[{"_id":5116246,"references":[{"order":"1","text":"Daniel Boudreau, Christian Dubuc and Frangois Patenaude. A Fast Automatic Modulation Recognition Algorithm and Its Implementation in a Spectrum Monitoring Application. IEEE Trans. on Cmmunicaitions. May 2000: 732-736.","title":"A Fast Automatic Modulation Recognition Algorithm and Its Implementation in a Spectrum Monitoring Application","context":[],"links":{"documentLink":"/document/904026","pdfSize":"411KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"K. C. Ho, W. Prokopiw W and Y. T. Chan. Modulation Identification of Digital Signals by the Wavelet Transform. IEEE Trans. on Signal Processing. 2000, 147(4): 169-176.","context":[],"refType":"biblio","id":"ref2"},{"order":"3","text":"Y. Li, P. Wen and D. Powers. Methods for the Blind Signal Separation Problem. IEEE Conf. Signal Processing. Dec.2003:1386-1389.","title":"Methods for the Blind Signal Separation Problem. IEEE Conf","context":[],"links":{"documentLink":"/document/1281131","pdfSize":"276KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"W. E. Daniel, C. W. Sommen. A Frequency Domain Blind Signal Separation Method Based on Decorrelation. IEEE Trans. on Signal Processing. 2002, 50( 8): 1855-1865.","title":"A Frequency Domain Blind Signal Separation Method Based on Decorrelation","context":[],"links":{"documentLink":"/document/1018779","pdfSize":"354KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"C. Y. Huang, A. Polydoros. Likelihood Methods for MPSK Modulation Classification. IEEE Trans. on Communications. Feb. 1995, 43(2): 1493-1504.","title":"Likelihood Methods for MPSK Modulation Classification","context":[],"links":{"documentLink":"/document/380199","pdfSize":"987KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"D. M. Bian, G. X. Zhang, X. Y. Yi. A Maximum Likelihood Based Carrier Frequency Estimation Algorithm. IEEE Trans. on Signal Processing. 2000: 185-188.","title":"A Maximum Likelihood Based Carrier Frequency Estimation Algorithm","context":[],"links":{"documentLink":"/document/894471","pdfSize":"195KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Wei Dai, Wang Youzheng, Wang Jing. Joint power estimation and modulation classification using second and higher statistics .2002, [C].2002: 156-158.","title":"Joint power estimation and modulation classification using second and higher statistics","context":[],"refType":"biblio","id":"ref7"},{"order":"8","text":"YANG Xiao-ming, TAO Ran. An Automatic Interference Recognition Method in Spread Spectrum. Communication System [J]. Journal of China Ordnance.2007 (03).","title":"An Automatic Interference Recognition Method in Spread Spectrum. Communication System [J]","context":[],"refType":"biblio","id":"ref8"},{"order":"9","text":"S. Mallat. A Wavelet Tour of Signal Processing[M].China Machine Press. 2002.","context":[],"refType":"biblio","id":"ref9"},{"order":"10","text":"A. Akansu and M.J.Smith. Subband and Wavelet Transforms. KLUWER.1995.","title":"Subband and Wavelet Transforms","context":[],"refType":"biblio","id":"ref10"},{"order":"11","text":"XIONG Mei-ying, LI Chi-sheng, DAI Ren-lin. Recognition of the Communication Signal Modulation [J]. Modern Electronic Technique. 2007 30(15): 32-33,37.","context":[],"refType":"biblio","id":"ref11"},{"order":"12","text":"WANG Feng-guo, FENG Xiang-chu, ZHANG Xiao-bo. Stationary wavelet transform for affine invariant image object recognition [J]. Computer Engineering and Applications. 2007, 43 (21): 239-241.","title":"ZHANG Xiao-bo. Stationary wavelet transform for affine invariant image object recognition [J]","context":[],"refType":"biblio","id":"ref12"}],"articleNumber":"5116246","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"MPSK Signal Modulation Recognition Based on Wavelet Transformation","publisher":"IEEE","displayDocTitle":"MPSK Signal Modulation Recognition Based on Wavelet Transformation","htmlAbstractLink":"/document/5116246/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5116246/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5116246","openAccessFlag":"F","title":"MPSK Signal Modulation Recognition Based on Wavelet Transformation","contentTypeDisplay":"Conferences","mlTime":"PT0.296789S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5116188"},{"_id":5116250,"references":[{"order":"1","text":"Federal Communications Commission, \"Spectrum policy task force report,\" ET Docket No. 02-135, 2002.","title":"Spectrum policy task force report","context":[{"sec":"sec1","text":" Studies sponsored by FCC in show that over 70% of the allocated spectrum is no in use at any time even in a crowded area where the spectral usage is intensive [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Minolta, J. \"Cognitive radio: An integrated agent architecture for software defined radio\". Ph.D. Dissertation, KTH, 2000.","title":"Cognitive radio: An integrated agent architecture for software defined radio","context":[{"sec":"sec1","text":" This is called the dynamic spectrum access (DSA) scheme, which can be realized by cognitive radio (CR) techniques [2].","part":"1"},{"sec":"sec2b","text":" The region of space-time-frequency in which a particular secondary use is possible is called a \u2018spectrum hole\u2019 [2] and it is shown in Fig. 2.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"A. Ghasemi and E. S. Sousa, \"Collaborative spectrum sensing for opportunistic access in fading environments,\" Proc. IEEE DySPAN, pp.131--136, Nov. 2005.","title":"Collaborative spectrum sensing for opportunistic access in fading environments","context":[{"sec":"sec1","text":" In the cognitive radio, the secondary cognitive terminals transmit the signals on the frequency band assigned to the primary avoid the interference toward the primary systems [3].","part":"1"}],"links":{"documentLink":"/document/1542627","pdfSize":"184KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"T. Fujii and Y. Suzuki, \"Ad-hoc cognitive radio - development to frequency sharing system by using multi-hop network-,\" Proc. IEEE DySPAN, pp.589-592, Nov. 2005.","title":"Ad-hoc cognitive radio - development to frequency sharing system by using multi-hop network-","context":[{"sec":"sec1","text":" In order to solve the problem giving interference toward the primary system, a cognitive radio using ad-hoc networks has been considered [4].","part":"1"}],"links":{"documentLink":"/document/1542675","pdfSize":"110KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"V. Srivastava and M. Motani, \"Cross-layer design: a survey and the road ahead,\" IEEE Comm. Mag, vol. 43, no. 12, Dec. 2005, pp: 112-119.","title":"Cross-layer design: A survey and the road ahead","context":[{"sec":"sec3a","text":" Cross-layer design [5] refers to protocol design done by actively exploiting the dependence between the protocol layers to obtain performance gains.","part":"1"},{"sec":"sec3b","text":" Recent research [5] showed PHY layer information exchange with the MAC and network layer has exhibited superior network performance.","part":"1"}],"links":{"documentLink":"/document/1561928","pdfSize":"118KB"},"refType":"biblio","id":"ref5"}],"articleNumber":"5116250","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"The Novel Cross-Layer Design for Channel Access in Ad Hoc Cognitive Radio Network","publisher":"IEEE","displayDocTitle":"The Novel Cross-Layer Design for Channel Access in Ad Hoc Cognitive Radio Network","htmlAbstractLink":"/document/5116250/","isConference":true,"htmlLink":"/document/5116250/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5116250","openAccessFlag":"F","title":"The Novel Cross-Layer Design for Channel Access in Ad Hoc Cognitive Radio Network","contentTypeDisplay":"Conferences","mlTime":"PT0.041202S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5116188"},{"_id":5116266,"references":[{"order":"1","text":"B.Widrow and S. D. Stearns, Adaptive Signal Processing, Englewood Cliffs, NJ: Prentice Hall, 1985.","title":"Adaptive Signal Processing","context":[{"sec":"sec1","text":"In the past few years, there has been considerable interest in the the investigation and development of efficient signal arraying techniques [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"V.A.Vilnrotter,E.R.Rodemich and S.J.Dolinar, \"Real-time combining of residual carrier array signals using ML weight estimates,\" Communications, IEEE Transactions,vol.40,pp. 604-615,1992.","title":"Real-time combining of residual carrier array signals using ML weight estimates","context":[{"sec":"sec1","text":" A number of combining algorithms have been studied and can be found in [2]\u2013[6].","part":"1"},{"sec":"sec1","text":" Vilnrotter et al [2] proposed an optimal combining weight for residual carrier array signal using maximum likelihood(ML) weight estimators.","part":"1"}],"links":{"documentLink":"/document/135731","pdfSize":"1088KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Kar-Ming Cheung, \"Eigen Theory for Optimal Signal Combining: A Unified Approach,\" TDA Progress Report 42-126, Jet Propulsion Laboratory, Pasadena, CA, pp.1-9, August 15,1996.","title":"Eigen Theory for Optimal Signal Combining: A Unified Approach,","context":[{"sec":"sec1","text":" A number of combining algorithms have been studied and can be found in [2]\u2013[3][6].","part":"1"},{"sec":"sec1","text":" The method in [3] computes the optimal weight based on the Eigen theory which requires investigation of the efficient techniques for matrix inversion, eigenvalue and eigenvector computation.","part":"1"},{"sec":"sec4","text":" As it is described in Fig. 3, although it has slower convergence, no more than 10 iterations, the combining output SNR loss of our algorithm (\u201csum-reference-based MMSE\u201d in the Fig. 3), still produces 0.1dB slightly better than Eigen combined [3] and \u22122.5dB better than the traditional MMSE(\u201csingle-reference-based MMSE in the\u201d Fig. 3) with a fixed-single reference.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Foutz, A. Spanias, S. Bellofiore and C.A.Balanis, \"Adaptive Eigen-projection Beamforming Algorithms for 1-D and 2-D Antenna Arrays,\" Antennas and Wireless Propagation Letters, IEEE, vol. 2, pp.62-65, 2003.","title":"Adaptive Eigen-projection Beamforming Algorithms for 1-D and 2-D Antenna Arrays","context":[{"sec":"sec1","text":" A number of combining algorithms have been studied and can be found in [2]\u2013[4][6].","part":"1"}],"links":{"documentLink":"/document/1206466","pdfSize":"266KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J.F.Diouris, B.Feuvrie and J.Saillard, \"A Digital Adaptive Array Receiver for Mobile Communication,\" IEEE Vehicular Technology Conference, vol.42,pp.13-16,1992.","title":"A Digital Adaptive Array Receiver for Mobile Communication","context":[{"sec":"sec1","text":" A number of combining algorithms have been studied and can be found in [2]\u2013[5][6].","part":"1"},{"sec":"sec1","text":" Our approach based on minimize mean square error(MMSE) estimator similar to the traditional MMSE adaptive arrays [5] gets the optimal combining weight from correlating each element signal with the sum of other element signals, which is different from [5].","part":"1"},{"sec":"sec1","text":" The optimal weight is solved for iteratively and has the advantage of lower combining loss than tradional MMSE weight in [5], both lower combining loss and less complexity than Eigen.","part":"1"}],"links":{"documentLink":"/document/245408","pdfSize":"235KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J.G.Proakis, C.M.Rader and Fuyun.Ling, Algorithms for Statical Signal Processing ,Pearson Eduacation ,Inc.Prentice Hall,2002","title":"Algorithms for Statical Signal Processing ,Pearson Eduacation","context":[{"sec":"sec1","text":" A number of combining algorithms have been studied and can be found in [2]\u2013[6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"D.H.Rogstad, \"The Sumple Algorithm for Aligning Arrays of Receiving Radio Antennas:Coherence Achieved with Less Hardware and Lower Combining Loss,\" IPN Progress Report42-162,Jet Propulsion Laboratory,Pasadena,CA,pp. 1-29, August 15,2005.","context":[{"sec":"sec1","text":" The thought of correlation each element signal with the sum of other element signals is called as the SUMPLE algorithm [7], originated from D.","part":"1"},{"sec":"sec2","text":"The weight has a problem of successive calculation of the weight amplitude from becoming unstable which also exists in both the SIMPLE and the SUMPLE algorithm [7], although they use a factor \\$R_{k+1}\\$ to constrain the weight.","part":"1"},{"sec":"sec4","text":" The performance of our algorithm is equivalent to the SUMPLE algorithm [7] when the input \\$SNR_{i}\\$ doesn't change with the elements.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"C.H.Lee, V.Vilnrotter, E.Satorius, Z.Ye,D.Fort and K-M.Cheung, \"Large-Array Signal Processing for Deep-Space Application,\" IPN Progress Report42-150,Jet Propulsion Laboratory,Pasadena, CA,pp.1-28,August 15,2002.","context":[{"sec":"sec2","text":" In the case of the array's alignment, the combined output power is maximized, which is equivalent to maximized the combined output SNR [8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"D.H.Rogstad, \"Suppressed Carried Full-Spectrum Combining,\" TDA Progress Report42-107, Jet Propulsion Laboratory, Pasadena, CA, pp.12-20,pp.1-9,November 15,1991.","context":[{"sec":"sec2","text":" The problem of the weight amplitude could be solve by multiply \\$Y_{ik+1}\\$ by a corrected coefficient [9]\n where \\$P_{i}\\$ and \\$\\sigma_{i}\\$ denotes the signal power and the noise variance for the \\$ith\\$ receiver. \\$P_{0}\\$ and \\$\\sigma_{0}\\$ are the signal power and the noise power of the reference.","part":"1"}],"refType":"biblio","id":"ref9"}],"articleNumber":"5116266","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Optimal Combining Algorithm for Signal Arraying Using MMSE Weight Estimate","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5116266/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5116266/","displayDocTitle":"Optimal Combining Algorithm for Signal Arraying Using MMSE Weight Estimate","articleId":"5116266","openAccessFlag":"F","title":"Optimal Combining Algorithm for Signal Arraying Using MMSE Weight Estimate","contentTypeDisplay":"Conferences","mlTime":"PT0.16358S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5116188"},{"_id":5116298,"references":[{"order":"1","text":"Batlle C., Barquin J., A Strategic Production Costing Model for Electricity Market Price Analysis, IEEE Transactions on Power Systems, 2005 20(1): 67\u201374","title":"A Strategic Production Costing Model for Electricity Market Price Analysis","context":[],"refType":"biblio","id":"ref1"},{"order":"2","text":"Reneses J., Centeno E., Barquin J., Medium-term Marginal Costs in Competitive Generation Power Markets, IEE Proceedings Generation, Transmission and Distribution, 2004,151(5): 604\u2013610","title":"Medium-term Marginal Costs in Competitive Generation Power Markets","context":[],"refType":"biblio","id":"ref2"},{"order":"3","text":"Dondo M.G., E I- Hawary M.E., Real-time Electricity Pricing using a Neural Network Approach, 1995 Canadian Conference on Electrical and Computer Engineering, 1995(1): 358\u2013361","title":"Real-time Electricity Pricing using a Neural Network Approach","context":[],"refType":"biblio","id":"ref3"},{"order":"4","text":"Hongming Yang, Xianzhong Duan., Chaotic characteristics of electricity price and its forecasting model, IEEE CCECE 2003 Canadian Conference on Electrical and Computer Engineering, 20031: 659\u2013662","title":"Chaotic characteristics of electricity price and its forecasting model","context":[],"refType":"biblio","id":"ref4"},{"order":"5","text":"Nogales F.J., Contreras J., Conejo A.J., Espinola R., Forecasting next-day electricity prices by time series models, IEEE Transactions on Power Systems, 2002 17(2): 342\u2013348","title":"Forecasting next-day electricity prices by time series models","context":[],"refType":"biblio","id":"ref5"},{"order":"6","text":"Barquin J., Garro A., Sanchez-Ubeda E. Fco., Tejero S. A new model for electricity price series modelling and forward and volatility curves computation, 2004 International Conference on robabilistic Methods Applied to Power Systems, Sept. 2004:8\u201313","title":"A new model for electricity price series modelling and forward and volatility curves computation","context":[],"refType":"biblio","id":"ref6"},{"order":"7","text":"Obradovic Z., Tomsovic K., Time series methods for forecasting electricity market pricing, IEEE Power Engineering Society Summer Meeting, 1999 2: 1264\u20131265","title":"Time series methods for forecasting electricity market pricing","context":[],"refType":"biblio","id":"ref7"},{"order":"8","text":"Garcia R. C., Contreras J., Van Akkeren M., Garcia J. B. C., A GARCH Forecasting Model to Predict Day-Ahead Electricity Prices, IEEE Transactions on Power Systems: Accepted for future publication, 2005","title":"A GARCH Forecasting Model to Predict Day-Ahead Electricity Prices","context":[],"refType":"biblio","id":"ref8"},{"order":"9","text":"Gonzalez A.M., Roque A.M.S., Garcia-Gonzalez J., Modeling and forecasting electricity prices with input/output hidden Markov models, IEEE Transactions on Power Systems, 2005 20(1): 13\u201324","title":"Modeling and forecasting electricity prices with input/output hidden Markov models","context":[],"refType":"biblio","id":"ref9"}],"articleNumber":"5116298","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Notice of Retraction: The Short-term Forecast of System Marginal Price Based on Artificial Neural Network","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5116298/","displayDocTitle":"Notice of Retraction: The Short-term Forecast of System Marginal Price Based on Artificial Neural Network","isConference":true,"htmlLink":"/document/5116298/","xploreDocumentType":"Conference Publication","articleId":"5116298","openAccessFlag":"F","title":"Notice of Retraction: The Short-term Forecast of System Marginal Price Based on Artificial Neural Network","contentTypeDisplay":"Conferences","mlTime":"PT0.032215S","lastupdate":"2021-12-17","contentType":"conferences","definitions":"false","publicationNumber":"5116273"},{"_id":5116333,"references":[{"order":"1","text":"Meijuan Gao, Kai Li, Jingwen Tian. Wireless Sensor Network for Community Intrusion Detection System Based on Embedded System. Proceeding of 2008 Chinese Control and Decision Conference. 2008.","title":"Wireless Sensor Network for Community Intrusion Detection System Based on Embedded System","context":[{"sec":"sec1","text":" Also, it is difficult to find the intruded action from a lot of stored images, if the intruded actions have been happened [1]\u2013[2].","part":"1"}],"links":{"documentLink":"/document/4598221","pdfSize":"198KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Meijuan Gao, Jingwen Tian, Kai Li, Hao Wu. Community Intrusion Detection and Pre-warning System Based on Wireless Mesh Network. Proceeding of International Conferences on Cybernetics & Intelligent Systems and Robotics, Automation & Mechatronics, 2008.","title":"Community Intrusion Detection and Pre-warning System Based on Wireless Mesh Network","context":[{"sec":"sec1","text":" Also, it is difficult to find the intruded action from a lot of stored images, if the intruded actions have been happened [1]\u2013[2].","part":"1"}],"links":{"documentLink":"/document/4681478","pdfSize":"2630KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Jiao Licheng. Neural network system theory. Xian: Xi an electronic science and technology university press, 1995.","title":"Neural network system theory","context":[{"sec":"sec1","text":" The artificial neural network is a high nonlinearity dynamics system, and the error back propagation BP network is a new technique in recent years, its ability to approach nonlinear function has been proved in theory and actual applications [3].","part":"1"},{"sec":"sec1","text":" But the BP network has some problems such as converge to local minimum and slow converge speed [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"Zhao Zhenning, Xu Yongmao. Introduction to fuzzy theory and neural networks and their application, Beijing: Tsinghua University Press, 1996.","title":"Introduction to fuzzy theory and neural networks and their application","context":[{"sec":"sec1","text":" Genetic algorithm is also a new optimum algorithm developed fast recently [4], it has some advantages such as the parallel search and the searching efficiency is higher, in addition, it belongs to the random optimize process essentially, so the local convergence question is not exist.","part":"1"},{"sec":"sec1","text":" But the genetic algorithm also exist some shortage, it can but search out the approximate to excellent solution that near to global optimal solution in a short time [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Osama Aboul-Magd, et al, Joint SEE-mesh/Wi-mesh proposal to 802111 TGs, doc-IEEE 802.11-06/0328r0, 2006-02-27.","context":[{"sec":"sec2","text":"When information transmits by network, signal is sent to the network control centre with wireless mesh network transmission protocol [5]\u2013[6].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Santosh Abraham, Jonathan Agre, Hidenori Aoki, et al. 802.11 TGs simple efficient extensible mesh (SEE2Mesh) proposal, 2006.","context":[{"sec":"sec2","text":"When information transmits by network, signal is sent to the network control centre with wireless mesh network transmission protocol [5]\u2013[6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Grefenstetle J, \"Optimization of control parameters for genetic algorithm\", IEEE Trans on Syst, Man and Cybern, vol. 16, no. 1, pp. 122-128, 1986.","title":"Optimization of control parameters for genetic algorithm","context":[{"sec":"sec3d","text":"GA is a perfect tool to optimize the BP network, which enables it avoid the local minimum and enhance the converging speed of network [7].","part":"1"}],"links":{"documentLink":"/document/4075583","pdfSize":"1783KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Wei Xie, Mingbo Xiao, Yan Yao, WMN: A New Type of Wideband Wireless Network, Telecommunications Science, Vol.22, No.6, pp.48-52, 2006.","title":"A New Type of Wideband Wireless Network, Telecommunications","context":[],"refType":"biblio","id":"ref8"},{"order":"9","text":"Shizhu Yin, \"Intellectual security system of residence based on video monitor\", Knowledge and technology of computer, no. 3, 2006.","title":"Intellectual security system of residence based on video monitor","context":[],"refType":"biblio","id":"ref9"},{"order":"10","text":"Yunxia Liu, \"Perspective of security system of intellectual residence\", Scientific information and economy, no. 7, 2007.","title":"Perspective of security system of intellectual residence","context":[],"refType":"biblio","id":"ref10"}],"articleNumber":"5116333","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Wireless Sensor Network for Community Intrusion Detection System Based on Improved Genetic Algorithm Neural Network","publisher":"IEEE","htmlAbstractLink":"/document/5116333/","displayDocTitle":"Wireless Sensor Network for Community Intrusion Detection System Based on Improved Genetic Algorithm Neural Network","isConference":true,"htmlLink":"/document/5116333/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5116333","openAccessFlag":"F","title":"Wireless Sensor Network for Community Intrusion Detection System Based on Improved Genetic Algorithm Neural Network","contentTypeDisplay":"Conferences","mlTime":"PT0.058876S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5116273"},{"_id":5116376,"references":[{"order":"1","text":"Liu Sifeng, Guo Tianbang, Dang Yaoguo, Grey System Theory and Its Application, Science Press, Oct. 1999","title":"Grey System Theory and Its Application","context":[],"refType":"biblio","id":"ref1"},{"order":"2","text":"Shang Gang, Z hong Lou, Yan Jingsheng, Establishment and Application of Two Grey Neural Network Model, Journal of Wuhan University of Technology Vol. 24, Dec. 2002","title":"Establishment and Application of Two Grey Neural Network Model","context":[],"refType":"biblio","id":"ref2"},{"order":"3","text":"Peng Tao, Yang Anying2, Liang Xing, Prediction of soft ground settlement based on BP neural network-grey system united model, Rock and Soil Mechanics, Vol.26, Nov. 2005, pp. 1810\u20131815","title":"Prediction of soft ground settlement based on BP neural network-grey system united model","context":[],"refType":"biblio","id":"ref3"},{"order":"4","text":"Liu Yuan, Cao Jianhua, Dai Yue, Network traffic prediction based on compensated grey neural network model, Computer Applications, Vol. 27,Sep. 2007, pp. 2224\u20132226","title":"Network traffic prediction based on compensated grey neural network model","context":[],"refType":"biblio","id":"ref4"},{"order":"5","text":"Li Jing, Wu Qixun, Grey Neural Network Model and its Application, Copmuters and Applied Chemistr, Vol. 24, Aug. 2007, pp. 1078\u20131080","title":"Grey Neural Network Model and its Application","context":[],"refType":"biblio","id":"ref5"},{"order":"6","text":"Fan Chunling, Zhang Jing, Novel Model Method for Grey RBF Network and its Application, Systems Engineering and Electronics, Vol. 27, Feb. 2005, pp. 316\u2013319","title":"Novel Model Method for Grey RBF Network and its Application","context":[],"refType":"biblio","id":"ref6"}],"articleNumber":"5116376","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Notice of Retraction: Mechanism of N-addition Grey Neural Network Model and its Application","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5116376/","displayDocTitle":"Notice of Retraction: Mechanism of N-addition Grey Neural Network Model and its Application","isConference":true,"htmlLink":"/document/5116376/","xploreDocumentType":"Conference Publication","articleId":"5116376","openAccessFlag":"F","title":"Notice of Retraction: Mechanism of N-addition Grey Neural Network Model and its Application","contentTypeDisplay":"Conferences","mlTime":"PT0.032482S","lastupdate":"2021-12-17","contentType":"conferences","definitions":"false","publicationNumber":"5116273"},{"_id":5116412,"references":[{"order":"1","text":"Han Kuk Hyun, Kim Jong Hwan, Quantum Inspired Evolutionary Algorithm for a Class of Combinatorial Optimization. IEEE Transactions on Evolutionary Computation,2002, 6(6): 580-593","title":"Quantum Inspired Evolutionary Algorithm for a Class of Combinatorial Optimization","context":[{"sec":"sec1","text":"Quantum Evolutionary Algorithm[1] is a new probability optimization method based on quantum calculation theory.","part":"1"}],"links":{"documentLink":"/document/1134125","pdfSize":"1178KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Wang L,Wu H,Tang F. Hybrid quantum genetic algorithms and performance analysis [J].Control and Decision,2005,20 (2): 156-160.","context":[{"sec":"sec1","text":" QEA has triumphantly applied to the optimization of continuous and low dimensionality functions of [2]\u2013[5] multi-peak.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Yang J A , Li B, Zhuang Z Q. Research of quantum genetic algorithms and its application in blind source separation[J]. Journal of Electronics, 2003, 20 (1): 62-68","title":"Research of quantum genetic algorithms and its application in blind source separation[J]","context":[{"sec":"sec1","text":" QEA has triumphantly applied to the optimization of continuous and low dimensionality functions of [2]\u2013[3][5] multi-peak.","part":"1"}],"links":{"documentLink":"/document/1279292","pdfSize":"348KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Yang S Y, Liu F, Jiao L C. A novel genetic algorithm based on the quantum chromosome[J].Journal of Xidian University, 2004,31(1) 76-81","context":[{"sec":"sec1","text":" QEA has triumphantly applied to the optimization of continuous and low dimensionality functions of [2]\u2013[4][5] multi-peak.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Y.J.LV, N.X.LIU, Application of Quantum Genetic Algorithm on Finding Minimal Reduct, IEEE International Conference on Granular Computing, 2007, 728-733","title":"Application of Quantum Genetic Algorithm on Finding Minimal Reduct","context":[{"sec":"sec1","text":" QEA has triumphantly applied to the optimization of continuous and low dimensionality functions of [2]\u2013[5] multi-peak.","part":"1"}],"links":{"documentLink":"/document/4403196","pdfSize":"401KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"He M W, Li G H, Ruan B Y, Application of modified quantum genetic algorithm in optimization of multi-peak functions[J],Computer Engineering and Applications,2008,44(7): F41-43","title":"Application of modified quantum genetic algorithm in optimization of multi-peak functions[J],Computer Engineering and Applications","context":[{"sec":"sec1","text":" However, when QEA is used to deal with the complex functions, it will definitely become slow converging [6] speed and prematurity.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Xie P, Li B, Zhuang Z Q, A New Hybrid Quantum Evolutionary Algorithm[J],Computer Science,2008,35(2): F166-170","title":"A New Hybrid Quantum Evolutionary Algorithm[J],Computer","context":[{"sec":"sec1","text":" In Xie's paper[7], he attempts to make a new hybrid quantum evolution algorithm, and the result indicates that the new hybrid QEA is better than QEA in both quality of final result and the convergence rate.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"Li Y Y, Jiao L C,Quantum Clonal Genetic Algorithms[J].Computer Science,2007,34(11): F147-149","title":"Quantum Clonal Genetic Algorithms[J].Computer","context":[{"sec":"sec1","text":" Li [8] is the pioneer to import the mechanisms of clone to QEA, he design a new quantum inspired evolution algorithm which can be used for solving the prematurity effectively in a shorter time, however, the fact of Li's algorithm is just combine the theory of quantum with the mechanisms of clone simply, and the result of clone is to copy each chromosome to keep the diversity of the solution space of functions, so when the chromosome is replaced with quantum gate, the probability of the diversity of the solution space of functions will be increased.","part":"1"},{"sec":"sec3b","text":"When QEA is In the step of mutation, there are often three mutation methods [8].\n\n1.\ntraditional mutation;\n2.\nbuild the values of the updated Q-bit \\$({\\alpha}, {\\beta})\\$ random;\n3.\nuse the appropriate Q-gate, by which operation the Q-bit should be updated.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"Ren Ailian, Zhou Liang, Qu Hongjian, An Improved Evolutionary Algorithm and Its Application, Proceedings of the 3 International Conference on Product Innovation Management, 2008, 10:1428-1431","title":"An Improved Evolutionary Algorithm and Its Application","context":[{"sec":"sec3b","text":"In the formula (7), Q-gate has a parameter \\${\\theta}\\$, which can get as follows [9]:\n\n.","part":"1"}],"refType":"biblio","id":"ref9"}],"articleNumber":"5116412","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A New Quantum Clone Evolutionary Algorithm for Multi-objective Optimization","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5116412/","displayDocTitle":"A New Quantum Clone Evolutionary Algorithm for Multi-objective Optimization","isConference":true,"htmlLink":"/document/5116412/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5116412","openAccessFlag":"F","title":"A New Quantum Clone Evolutionary Algorithm for Multi-objective Optimization","contentTypeDisplay":"Conferences","mlTime":"PT0.174963S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5116398"},{"_id":5116489,"references":[{"order":"1","text":"Merton. R, \"On the Pricing of Corporate Debt : the Risk Structure of Interest Rates\", Journal of Finance, 1974, 29, pp. 449-470.","title":"On the Pricing of Corporate Debt : The Risk Structure of Interest Rates","context":[{"sec":"sec3","text":" We use a and bi as common random positive variable, where a, bi \\$\\in\\$ [1], [10] in the pricing model with normal distribution.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.2307/2978814"},"refType":"biblio","id":"ref1"},{"order":"2","text":"F. Black, J.C.Cox, \"Valuing Corporate Securities: Some Effects of Bond Indenture Provisions\", Journal of Finance, 1976, 31,pp.351-367.","title":"Valuing Corporate Securities: Some Effects of Bond Indenture Provisions","context":[],"links":{"crossRefLink":"https://doi.org/10.2307/2326607"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R.A. Jarrow, S.M. Turnbull, \"Pricing Derivatives on Financial Securities Subject to Credit Risk\", Journal of Finance, 1995, 50, pp.53-85.","title":"Pricing Derivatives on Financial Securities Subject to Credit Risk","context":[],"links":{"crossRefLink":"https://doi.org/10.2307/2329239"},"refType":"biblio","id":"ref3"},{"order":"4","text":"D,Lando, \"On Cox Processed and Credit-Risky Securities\", Review of Derivatives Research, 1998, 2,pp.99-120.","title":"On Cox Processed and Credit-Risky Securities","context":[],"links":{"crossRefLink":"https://doi.org/10.1007/BF01531332"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. Duffie, D. Filipovic, and W.Schachermayer, \"Affine Processes and Applications in Finance[J]. Annals of Applied Probability, 2003, 13: 984-1053.","title":"Affine Processes and Applications in Finance[J]","context":[],"refType":"biblio","id":"ref5"},{"order":"6","text":"Myers, S.C, \"The Capital Structure Puzzles \", Journal of Finance ,1984, 39,pp.56-72.","title":"The Capital Structure Puzzles","context":[],"links":{"crossRefLink":"https://doi.org/10.2307/2327916"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S.C.Myers, Majluf, \"The Capital Structure Puzzle\", Journal of Finance, 1984, 34(3),pp.221-253.","title":"The Capital Structure Puzzle","context":[],"links":{"crossRefLink":"https://doi.org/10.2307/2327916"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Ang, Cole, Lin., \"Agency Costs and Ownership Structure\", The Journal of Finance , 2000, Vol. LV,pp.122-143.","title":"Agency Costs and Ownership Structure","context":[],"links":{"crossRefLink":"https://doi.org/10.1111/0022-1082.00201"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Helwege, Nellie Liang, \"Is There A Pecking Order? Evidence From A Panel of IPO Firms\", Journal of Financial Economic, 1996, vol. 40, pp. 56-81.","title":"Is There A Pecking Order? Evidence From A Panel of IPO Firms","context":[],"links":{"crossRefLink":"https://doi.org/10.1016/0304-405X(95)00851-5"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Fazzari, S.M., R.G. Hubbard, B.C. Petersen, \"Financing Constraints and Corporate Investment\", Brooking Papers on Economic Activity, Vol. 1988, No. 1, 141-2006, 1988, pp.33-56.","context":[{"sec":"sec1","text":" As for Japan, it is expected that SMEs contribute to revitalizing the Japanese economy because of the large share of economic activity (Yuji Honjo, 2006).","part":"1"},{"sec":"sec3","text":" We use a and bi as common random positive variable, where a, bi \\$\\in\\$ [1], [10] in the pricing model with normal distribution.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"Hall, B.H, \"The Financing of Research and Development\", Oxford Review of Economic Policy, Vol. 18, no. 1, 2002, pp. 89-103.","title":"The Financing of Research and Development","context":[{"sec":"sec1","text":" The records for Spain are in line with it: there were 2,591,318 SMEs (99.8% of total firms) in 2000, providing 79.8% of Spanish employment and 62% of Spanish firm's total sales (Dgpyme, 2002).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1093/oxrep/18.1.35"},"refType":"biblio","id":"ref11"},{"order":"12","text":"M. Harrison, S.Pliska, \"Martingales and Stochastic Integrals in the Theory of Continuous Trading\", Stochastic Processes and Their Applications, 1981, 11, pp. 215-260.","title":"Martingales and Stochastic Integrals in the Theory of Continuous Trading","context":[{"sec":"sec2c","text":" We assume the existence and uniqueness of P, so that bond markets are complete and priced by arbitrage as shown in discrete time by Harrison and Kreps (1979) and in continuous time by Harrison and Pliska (1981).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/0304-4149(81)90026-0"},"refType":"biblio","id":"ref12"}],"articleNumber":"5116489","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Pricing Model of\u00a0\u00a0Small-Medium Enterprise Mutual Guarantee Bonds with Unexpected Defaults","publisher":"IEEE","displayDocTitle":"Pricing Model of\u00a0\u00a0Small-Medium Enterprise Mutual Guarantee Bonds with Unexpected Defaults","htmlAbstractLink":"/document/5116489/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5116489/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5116489","openAccessFlag":"F","title":"Pricing Model of\u00a0\u00a0Small-Medium Enterprise Mutual Guarantee Bonds with Unexpected Defaults","contentTypeDisplay":"Conferences","mlTime":"PT0.590804S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5116398"},{"_id":5116606,"references":[{"order":"1","text":"F. Yang, S. Chakravarty, N. Devta-Prasanna, S.M. Reddy, I. Pomeranz. \"On the Detectability of Scan Chain Internal Faults - And Industrial Case Study\", IEEE VLSI Test Symposium, 2008.","title":"On the Detectability of Scan Chain Internal Faults - And Industrial Case Study","context":[{"sec":"sec1","text":"Industrial designs can have nearly half of their logic circuit transistors inside the scan flip-flops, as reported by [1].","part":"1"},{"sec":"sec1","text":"A number of prior work focused on detection of faults and defects inside latches and flip-flops [1], [8]\u2013[14]; however, this is the first work, to the best of our knowledge, which focuses on the detection of defects inside sense-amplifier-based flip-flops.","part":"1"}],"links":{"documentLink":"/document/4511700","pdfSize":"482KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"R. Ahmadi. \"A Low Power Sense Amplifier Flip-Flop with Balanced Rise/Fall Delay\", IEEE International Conference on Electronics, Circuits and Systems, 2006.","title":"A Low Power Sense Amplifier Flip-Flop with Balanced Rise/Fall Delay","context":[{"sec":"sec1","text":"Traditional master-slave type flip-flops may not always be suitable for high-speed low-power designs due their relatively large setup-times and clock loading [2].","part":"1"},{"sec":"sec2","text":"Many different types of sense-amplifier-based flip-flops were proposed in the literature [2]\u2013[7]; however, they are all composed of a very fast pre-charged sense-amplifier stage followed by an output latch stage.","part":"1"},{"sec":"sec5","text":"Even though there is a variety of sense-amplifier-based flip-flop designs [2]\u2013[7], all of their sense-amplifier stages are almost the same, which we analyzed in this paper.","part":"1"}],"links":{"documentLink":"/document/4263611","pdfSize":"94KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"A.G.M. Strollo, D. De Caro, E. Napoli, N. Petra. \"A Novel High-Speed Sense-Amplifier-Based Flip-Flop\", IEEE Transactions on VLSI Systems, Nov 2005.","title":"A Novel High-Speed Sense-Amplifier-Based Flip-Flop","context":[{"sec":"sec1","text":" Sense-amplifier-based flip-flops, initially proposed in [6] and [7], have near-zero setup times, and small clock loading, which make them attractive for high-speed and low-power designs [3].","part":"1"},{"sec":"sec2","text":"Many different types of sense-amplifier-based flip-flops were proposed in the literature [2]\u2013[3][7]; however, they are all composed of a very fast pre-charged sense-amplifier stage followed by an output latch stage.","part":"1"},{"sec":"sec5","text":"Even though there is a variety of sense-amplifier-based flip-flop designs [2]\u2013[3][7], all of their sense-amplifier stages are almost the same, which we analyzed in this paper.","part":"1"}],"links":{"documentLink":"/document/1564079","pdfSize":"825KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"B. Nikolic, et al. \"Improved sense-amplifier-based flip-flop: Design and measurements,\" IEEE J. Solid-State Circuits, June 2000.","title":"Improved sense-amplifier-based flip-flop: Design and measurements","context":[{"sec":"sec2","text":"Many different types of sense-amplifier-based flip-flops were proposed in the literature [2]\u2013[4][7]; however, they are all composed of a very fast pre-charged sense-amplifier stage followed by an output latch stage.","part":"1"},{"sec":"sec5","text":"Even though there is a variety of sense-amplifier-based flip-flop designs [2]\u2013[4][7], all of their sense-amplifier stages are almost the same, which we analyzed in this paper.","part":"1"}],"links":{"documentLink":"/document/845191","pdfSize":"266KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Kim, Y. Jang, and H. Park. \"CMOS sense-amplifier-based flip-flop with two N-C2MOS output latches,\" Electron. Lett., Mar 2000.","title":"CMOS sense-amplifier-based flip-flop with two N-C2MOS output latches","context":[{"sec":"sec2","text":"Many different types of sense-amplifier-based flip-flops were proposed in the literature [2]\u2013[5][7]; however, they are all composed of a very fast pre-charged sense-amplifier stage followed by an output latch stage.","part":"1"},{"sec":"sec2","text":" This latch stage is identical to the one shown in [5], except for 2 nMOS transistors swapped for better electrical characteristics.","part":"1"},{"sec":"sec5","text":"Even though there is a variety of sense-amplifier-based flip-flop designs [2]\u2013[5][7], all of their sense-amplifier stages are almost the same, which we analyzed in this paper.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20000409","pdfSize":"348KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Matsui, et al. \"A 200 MHz 13 mm 2D DCT Macrocell using Sense-amplifying Pipeline Flip-flop Scheme\", IEEE J. Solid-State Circuits, Dec 1994.","title":"A 200 MHz 13 mm 2D DCT Macrocell using Sense-amplifying Pipeline Flip-flop Scheme","context":[{"sec":"sec1","text":" Sense-amplifier-based flip-flops, initially proposed in [6] and [7], have near-zero setup times, and small clock loading, which make them attractive for high-speed and low-power designs [3].","part":"1"},{"sec":"sec2","text":"Many different types of sense-amplifier-based flip-flops were proposed in the literature [2]\u2013[6][7]; however, they are all composed of a very fast pre-charged sense-amplifier stage followed by an output latch stage.","part":"1"},{"sec":"sec5","text":"Even though there is a variety of sense-amplifier-based flip-flop designs [2]\u2013[6][7], all of their sense-amplifier stages are almost the same, which we analyzed in this paper.","part":"1"}],"links":{"documentLink":"/document/340421","pdfSize":"819KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Montanaro, et al. \"A 160 MHz 32-b 0.5W CMOS RISC microprocessor,\" IEEE J. Solid-State Circuits, Nov 1996.","title":"A 160 MHz 32-b 0.5W CMOS RISC microprocessor","context":[{"sec":"sec1","text":" Sense-amplifier-based flip-flops, initially proposed in [6] and [7], have near-zero setup times, and small clock loading, which make them attractive for high-speed and low-power designs [3].","part":"1"},{"sec":"sec2","text":"Many different types of sense-amplifier-based flip-flops were proposed in the literature [2]\u2013[7]; however, they are all composed of a very fast pre-charged sense-amplifier stage followed by an output latch stage.","part":"1"},{"sec":"sec5","text":"Even though there is a variety of sense-amplifier-based flip-flop designs [2]\u2013[7], all of their sense-amplifier stages are almost the same, which we analyzed in this paper.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"M.K. Reddy and S.M. Reddy. \"Detecting FET stuck-open faults in CMOS latches and flip-flops,\" IEEE D&T of Computers, Oct 1986.","title":"Detecting FET stuck-open faults in CMOS latches and flip-flops","context":[{"sec":"sec1","text":"A number of prior work focused on detection of faults and defects inside latches and flip-flops [1], [8]\u2013[14]; however, this is the first work, to the best of our knowledge, which focuses on the detection of defects inside sense-amplifier-based flip-flops.","part":"1"}],"links":{"documentLink":"/document/4069866","pdfSize":"4360KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"K. J. Lee and M.A. Breuer. \"A Universal Test Sequence for CMOS Scan Registers,\" Custom Integrated Circuits Conf, 1990.","title":"A Universal Test Sequence for CMOS Scan Registers","context":[{"sec":"sec1","text":"A number of prior work focused on detection of faults and defects inside latches and flip-flops [1], [8]\u2013[9][14]; however, this is the first work, to the best of our knowledge, which focuses on the detection of defects inside sense-amplifier-based flip-flops.","part":"1"}],"links":{"documentLink":"/document/124822","pdfSize":"408KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"W.K. Al-Assadi. \"Faulty behavior of storage elements and its effects on sequential circuits,\" IEEE Trans. on VLSI, Dec 1993.","title":"Faulty behavior of storage elements and its effects on sequential circuits","context":[{"sec":"sec1","text":"A number of prior work focused on detection of faults and defects inside latches and flip-flops [1], [8]\u2013[10][14]; however, this is the first work, to the best of our knowledge, which focuses on the detection of defects inside sense-amplifier-based flip-flops.","part":"1"}],"links":{"documentLink":"/document/250192","pdfSize":"737KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"S.R. Makar and E.J. McCluskey. \"Functional Tests for Scan Chain Latches,\" Proc. ITC, 1995.","title":"Functional Tests for Scan Chain Latches","context":[{"sec":"sec1","text":"A number of prior work focused on detection of faults and defects inside latches and flip-flops [1], [8]\u2013[11][14]; however, this is the first work, to the best of our knowledge, which focuses on the detection of defects inside sense-amplifier-based flip-flops.","part":"1"}],"links":{"documentLink":"/document/529889","pdfSize":"966KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"S.R. Makar and E.J. McCluskey, \"Checking Experiments To Test Latches,\" Proc. VLSI Test Symposium, 1995.","title":"Checking Experiments To Test Latches","context":[{"sec":"sec1","text":"A number of prior work focused on detection of faults and defects inside latches and flip-flops [1], [8]\u2013[12][14]; however, this is the first work, to the best of our knowledge, which focuses on the detection of defects inside sense-amplifier-based flip-flops.","part":"1"}],"links":{"documentLink":"/document/512637","pdfSize":"514KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"S.R. Makar and E.J. McCluskey, \"ATPG for Scan Chain Latches and Flip-Flops,\" Proc. VLSI Test Symposium, 1997.","title":"ATPG for Scan Chain Latches and Flip-Flops","context":[{"sec":"sec1","text":"A number of prior work focused on detection of faults and defects inside latches and flip-flops [1], [8]\u2013[13][14]; however, this is the first work, to the best of our knowledge, which focuses on the detection of defects inside sense-amplifier-based flip-flops.","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"C. Aissi and J. Olaniyan, \"Design and Implementation of A Full Testable CMOS D-Latch,\" IEEE 5th IPFA, 1995.","title":"Design and Implementation of A Full Testable CMOS D-Latch","context":[{"sec":"sec1","text":"A number of prior work focused on detection of faults and defects inside latches and flip-flops [1], [8]\u2013[14]; however, this is the first work, to the best of our knowledge, which focuses on the detection of defects inside sense-amplifier-based flip-flops.","part":"1"}],"links":{"documentLink":"/document/487622","pdfSize":"512KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"A. Cabrini, et al. \"A Test Structure for Contact and Via Failure Analysis in Deep-Submicrometer CMOS Technologies\", IEEE Transactions on Semiconductor Manufacturing, Feb 2006.","title":"A Test Structure for Contact and Via Failure Analysis in Deep-Submicrometer CMOS Technologies","context":[{"sec":"sec3b","text":"Even though [16] reports that most resistive contacts have resistances larger than 10 \\${\\rm K}\\Omega\\$ for a process with aluminum interconnect, [15] shows that natural distribution of contact resistances include many contacts with resistances in the 500 \\$\\Omega\\$ to 1000 \\$\\Omega\\$ range for a more modern process with copper interconnect.","part":"1"},{"sec":"sec3b","text":" Additionally, [15] reports a novel technique to collect quite precise contact/via resistance statistics.","part":"1"},{"sec":"sec3b","text":" Figure 13 in [15] illustrates that hundreds of contacts can have resistances in the 500 \\$\\Omega\\$ to 1000 \\$\\Omega\\$ range out of half a million contacts, even though the nominal resistance of a contact is a few Ohms.","part":"1"}],"links":{"documentLink":"/document/1588863","pdfSize":"1661KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"R.R. Montanes, J.P. de Gyvez, P. Volf. \"Resistance Characterization for Weak Open Defects\", IEEE D. & T. of Computers, Sep-Oct 2002.","context":[{"sec":"sec3b","text":"Even though [16] reports that most resistive contacts have resistances larger than 10 \\${\\rm K}\\Omega\\$ for a process with aluminum interconnect, [15] shows that natural distribution of contact resistances include many contacts with resistances in the 500 \\$\\Omega\\$ to 1000 \\$\\Omega\\$ range for a more modern process with copper interconnect.","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"N. Ahmed, et al., \"Local At-Speed Scan Enable Generation for Transition Fault Testing Using Low-Cost Testers\", IEEE Transactions on CAD, May 2007.","title":"Local At-Speed Scan Enable Generation for Transition Fault Testing Using Low-Cost Testers","context":[{"sec":"sec4c","text":" This test is also used for scan-based at-speed testing, and it can result in 60% reduction in the number of patterns, compared to LOC, as reported in [18] and [17], which also show that LOS patterns can provide higher transition fault coverage than LOC patterns.","part":"1"}],"links":{},"refType":"biblio","id":"ref17"},{"order":"18","text":"S. Goel, R.A. Parekhji. \"Choosing the Right Mix of At-Speed Structural Test Patterns: Comparisons in Pattern Volume Reduction and Fault Detection Efficiency\", Asian Test Symposium, 2005.","title":"Choosing the Right Mix of At-Speed Structural Test Patterns: Comparisons in Pattern Volume Reduction and Fault Detection Efficiency","context":[{"sec":"sec4c","text":" This test is also used for scan-based at-speed testing, and it can result in 60% reduction in the number of patterns, compared to LOC, as reported in [18] and [17], which also show that LOS patterns can provide higher transition fault coverage than LOC patterns.","part":"1"}],"links":{"documentLink":"/document/1575451","pdfSize":"251KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"R. Aitken. \"Defect-Oriented Testing\", Chapter 1 in \"Advances in Electronic Testing: Challenges and Methodologies\", edited by D. Gizopoulos, Springer 2006.","title":"Defect-Oriented Testing","context":[{"sec":"sec4a","text":"Since a wide range of resistance values for actual shorts have been measured [19], defects with resistance values in Table 3 can be easily encountered in real chips.","part":"1"}],"refType":"biblio","id":"ref19"}],"articleNumber":"5116606","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Defect Detection Differences between Launch-Off-Shift and Launch-Off-Capture in Sense-Amplifier-Based Flip-Flop Testing","publisher":"IEEE","displayDocTitle":"Defect Detection Differences between Launch-Off-Shift and Launch-Off-Capture in Sense-Amplifier-Based Flip-Flop Testing","htmlAbstractLink":"/document/5116606/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5116606/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5116606","openAccessFlag":"F","title":"Defect Detection Differences between Launch-Off-Shift and Launch-Off-Capture in Sense-Amplifier-Based Flip-Flop Testing","contentTypeDisplay":"Conferences","mlTime":"PT0.269562S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5116585"},{"_id":5116607,"references":[{"order":"1","text":"R.C. Baumann, \"Soft errors in advanced semiconductor devices - part I: the three radiation sources,\" IEEE Transactions on Device and Materials Reliability, Volume 5, Issue 3, pp. 305-316, Sept. 2005","title":"Soft errors in advanced semiconductor devices - part I: The three radiation sources","context":[{"sec":"sec1","text":" Due to the lower Vdd and the smaller node capacitance, the amount of charge stored on a circuit node is becoming increasingly smaller, thus making circuits more susceptible to spurious voltage variations caused by externally induced phenomena such as cosmic ray neutrons and \\$\\alpha\\$-particles [1].","part":"1"}],"links":{"documentLink":"/document/1545891","pdfSize":"379KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"C. Detcheverry, C. Dachs, E. Lorfevre, C. Sudre, G. Bruguier, J.M. Palau, J. Gasiot, and E. Ecoffet, \"SEU Critical Charge and Sensitive Area in a Submicron CMOS Technology,\" IEEE Transactions on Nuclear Science, vol. 44, pp. 2266-2273, Dec. 1997.","title":"SEU Critical Charge and Sensitive Area in a Submicron CMOS Technology","context":[{"sec":"sec1","text":" These energy particles travel through the silicon bulk and create minority carriers that may be collected by the source/drain diffusion, thus altering the voltage value of the nodes [2].","part":"1"}],"links":{"documentLink":"/document/659045","pdfSize":"1019KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"P.E. Dodd and L.W. Massengill, \"Basic Mechanisms and Modeling of Single-Event Upset in Digital Microelectronics,\" IEEE Transactions on Nuclear Science, pp. 583-602, June 2003.","title":"Basic Mechanisms and Modeling of Single-Event Upset in Digital Microelectronics","context":[{"sec":"sec1","text":" If a TF is latched by a sampling element (latch), then this may result in a so-called soft error (SE) [3].","part":"1"}],"links":{"documentLink":"/document/1208578","pdfSize":"1383KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"N. Seifert, X. Zhu, and L.W. Massengill, \"Impact of Scaling on Soft-Error Rates in Commercial Microprocessors,\" IEEE Transactions on Nuclear Science, vol. 49, no. 6, pp. 3100-3106, Dec. 2002.","title":"Impact of Scaling on Soft-Error Rates in Commercial Microprocessors","context":[{"sec":"sec1","text":" SER occurrence is expected to be significantly higher for deep submicron/nano CMOS [4].","part":"1"}],"links":{"documentLink":"/document/1134267","pdfSize":"457KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"K. Furutani, K. Arimoto, H. Miyamoto, T. Kobayashi, K. Yasuda, K. Mashiko, \"A built-in Hamming code ECC circuit for DRAMs,\" IEEE Journal of Solid-State Circuits, Volume 24, Issue 1, pp. 50-56, Feb. 1989","title":"A built-in Hamming code ECC circuit for DRAMs","context":[{"sec":"sec1","text":" Memories can be protected against TFs at a relatively low cost by using error detecting/correcting codes [5].","part":"1"}],"links":{"documentLink":"/document/16301","pdfSize":"596KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"T. Calin, M. Nicolaidis, R. Velazco, \"Upset Hardened Memory Design for Submicron CMOS Technology,\" IEEE Transactions on Nuclear Science, Volume 43, Issue 6, Part 1, pp. 2874-2878, Dec. 1996.","context":[{"sec":"sec1","text":" For SEs due to TFs affecting a sampling element, hardening has been proposed for low-cost robust design of latches [6]\u2013[10].","part":"1"},{"sec":"sec1","text":" An example of first type of cell has been reported in [6] and is commonly known as DICE.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"D. Bessot, R. Velazco, \"Design of SEU-Hardened CMOS Memory Cells: The HIT Cell,\" in Proceedings 1994 RADECS Conference, pp. 563-570.","title":"Design of SEU-Hardened CMOS Memory Cells: The HIT Cell","context":[{"sec":"sec1","text":" For SEs due to TFs affecting a sampling element, hardening has been proposed for low-cost robust design of latches [6]\u2013[7][10].","part":"1"}],"links":{"documentLink":"/document/316519","pdfSize":"736KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Omana, D. Rossi, C. Metra, \"Novel Transient Fault Hardened Static Latch\", in Proceedings 18 International Test Conference, pp. 886-892, 2003.","title":"Novel Transient Fault Hardened Static Latch","context":[{"sec":"sec1","text":" For SEs due to TFs affecting a sampling element, hardening has been proposed for low-cost robust design of latches [6]\u2013[8][10].","part":"1"},{"sec":"sec7","text":" These designs outperform the existing latch configurations of [8] [9] [11], and provide excellent performance at the reduced feature size of 32nm.","part":"1"}],"links":{"documentLink":"/document/1271074","pdfSize":"569KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"M. Omana, D. Rossi, C. Metra, \"Latch Susceptibility to Transient Faults and New Hardening Approach\", IEEE Transactions on Computers, Volume 56, Issue 9, pp. 1255-1268, Sept. 2007.","title":"Latch Susceptibility to Transient Faults and New Hardening Approach","context":[{"sec":"sec1","text":" For SEs due to TFs affecting a sampling element, hardening has been proposed for low-cost robust design of latches [6]\u2013[9][10].","part":"1"},{"sec":"sec1","text":" For the second category of hardened designs, approaches using Schmitt triggers and/or innovative feedback arrangements are utilized to protect storage cells from TFs [9] [11].","part":"1"},{"sec":"sec3b","text":" Hardened latch designs based on this approach have been proposed in [9] and [11].","part":"1"},{"sec":"sec3b","text":" A split internal node low-cost latch (SIN-LC latch) has been proposed in [9].","part":"1"},{"sec":"sec3b","text":" Therefore, inverters I1 and I2 are added to the SIN-LC latch of [9] for fair comparison with the reference latch design.","part":"1"},{"sec":"sec3b","text":" However, it affects the input-output delay, thus worsening its performance due to conflicts between the transistors M1-M4 and the latch input driver [9].","part":"1"},{"sec":"sec7","text":" These designs outperform the existing latch configurations of [8] [9] [11], and provide excellent performance at the reduced feature size of 32nm.","part":"1"}],"links":{"documentLink":"/document/4288092","pdfSize":"3268KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"M. Nicolaidis, R. Perez, D. Alexandrescu, \"Low-Cost Highly-Robust Hardened Cells Using Blocking Feedback Transistors,\" in Proceedings of 26th IEEE VLSI Test Symposium, 2008. pp. 371-376, April 27 2008-May 1 2008","title":"Low-Cost Highly-Robust Hardened Cells Using Blocking Feedback Transistors","context":[{"sec":"sec1","text":" For SEs due to TFs affecting a sampling element, hardening has been proposed for low-cost robust design of latches [6]\u2013[10].","part":"1"},{"sec":"sec1","text":"Hardening design approaches can be classified into two categories [10].","part":"1"}],"links":{"documentLink":"/document/4511753","pdfSize":"291KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Y. Sasaki, K. Namba, H. Ito, \"Soft Error Masking Circuit and Latch Using Schmitt Trigger Circuit,\" in Proceedings of 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 327-335, Oct. 2006.","title":"Soft Error Masking Circuit and Latch Using Schmitt Trigger Circuit","context":[{"sec":"sec1","text":" For the second category of hardened designs, approaches using Schmitt triggers and/or innovative feedback arrangements are utilized to protect storage cells from TFs [9] [11].","part":"1"},{"sec":"sec3b","text":" Hardened latch designs based on this approach have been proposed in [9] and [11].","part":"1"},{"sec":"sec3b","text":" A soft error masking latch using the Schmitt trigger circuit (SEM-latch) has been proposed in [11].","part":"1"},{"sec":"sec7","text":" These designs outperform the existing latch configurations of [8] [9] [11], and provide excellent performance at the reduced feature size of 32nm.","part":"1"}],"links":{"documentLink":"/document/4030944","pdfSize":"253KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"P. Hazucha, and C. Svensson, \"Impact of CMOS technology scaling on the atmospheric neutron soft error rate,\" IEEE Transactions on Nuclear Science, Volume 47, Issue 6, Part 3, pp. 2586-2594, Dec. 2000","context":[{"sec":"sec2a","text":" In the model proposed in [12] [13], the SER (Soft Error rate) is given by\n.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"R. Ramanarayanan, V. Degalahal, N. Vijaykrishnan, M.J. Irwin, D. Duarte, \"Analysis of soft error rate in flip-flops and scannable latches,\" in Proceedings of IEEE International SOC Conference, 2003, pp. 231-234, Sept. 2003.","title":"Analysis of soft error rate in flip-flops and scannable latches","context":[{"sec":"sec2a","text":" In the model proposed in [12] [13], the SER (Soft Error rate) is given by\n.","part":"1"},{"sec":"sec3a","text":"As reported in [13], the critical charge, \\$Q_{crit}\\$, is estimated only at specific nodes having a low \\$Q_{crit}\\$.","part":"1"}],"links":{"documentLink":"/document/1241499","pdfSize":"281KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"F.L. Yang and R.A. Saleh, \"Simulation and Analysis of Transient Faults in Digital Circuits,\" IEEE J. Solid State Circuits, vol. 27, no. 3, pp. 258-264, Mar. 1992.","title":"Simulation and Analysis of Transient Faults in Digital Circuits","context":[{"sec":"sec1","text":"\nEquivalent circuits [14] used for simulation of (a) negative and (b) positive glitches\n\n.","part":"1"},{"sec":"sec2a","text":" Fig. 1 shows the soft error occurrence model of [14]; this model is also used in this paper for simulation.","part":"1"},{"sec":"sec3a","text":" Once they are identified, current pulses that model charge generation (shown previously in Fig. 1) are applied to these nodes [14].","part":"1"}],"links":{"documentLink":"/document/121546","pdfSize":"749KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"J. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, 2nd ed. Englewood Cliffs, NJ: Prentice Hall, 2002.","title":"Digital Integrated Circuits: A Design Perspective","context":[{"sec":"sec4b","text":" In the ST latch, node ln 1 is connected to a Schmitt trigger that consists of six transistors [15].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"V. Zyuban, \"Optimization of scannable latches for low energy,\" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 11, Issue 5, pp. 778-788, Oct. 2003.","title":"Optimization of scannable latches for low energy","context":[{"sec":"sec5a","text":" Comparison of the performance of the different latches is based on simulation of the switching characteristics of each latch for different values of data setup as proposed in [16], i.e.","part":"1"}],"links":{"documentLink":"/document/1234397","pdfSize":"880KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"J.M. Cazeaux, D. Rossi, M. Omana, and C. Metra, \"On Transistor Level Gate Sizing for Increased Robustness to Transient Faults,\" in Proc. 11th IEEE Int'l On-Line Testing Symp. (IOLTS'05), pp. 23-28, 2005.","title":"On Transistor Level Gate Sizing for Increased Robustness to Transient Faults","context":[{"sec":"sec5c","text":"Transistor sizing can have a significant impact on the critical charge of a CMOS circuit [17].","part":"1"}],"links":{"documentLink":"/document/1498124","pdfSize":"224KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"The MOSIS service, http://www.mosis.org/Technical/Designrules/scmos/ scmos-main.html.","context":[{"sec":"sec5c","text":" Layout design based on MOSIS deep sub-micrometer design rules [18] shows the proposed ST latch has only 10% area increase compared with the reference latch in Fig. 2, and 4.7% area increase compared with SEM-latch shown in Fig. 3.","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"L.-S. Kim, R.W. Dutton, \"Metastability of CMOS latch/flip-flop, \" IEEE Journal of Solid-State Circuits, Volume 25, Issue 4, pp. 942-951, Aug. 1990.","title":"Metastability of CMOS latch/flip-flop","context":[{"sec":"sec6","text":" As reported in [19], the cascode configuration provides a better capability to exit the metastable state than the transmission gate configuration due to the reduced Miller effect that will degrade performance when used for a small-signal amplifier.","part":"1"}],"links":{"documentLink":"/document/58286","pdfSize":"854KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"Berkeley Predictive Technology Model website, http://www.eas.asu.edu/ ~ptm/.","title":"Berkeley Predictive Technology Model website","context":[{"sec":"sec7","text":" Novel configurations for latches have been proposed, analyzed, and simulated using the predictive technology file at 32nm [20] for tolerance to soft errors.","part":"1"}],"refType":"biblio","id":"ref20"}],"articleNumber":"5116607","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Soft-Error Hardening Designs of Nanoscale CMOS Latches","publisher":"IEEE","displayDocTitle":"Soft-Error Hardening Designs of Nanoscale CMOS Latches","htmlAbstractLink":"/document/5116607/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5116607/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5116607","openAccessFlag":"F","title":"Soft-Error Hardening Designs of Nanoscale CMOS Latches","contentTypeDisplay":"Conferences","mlTime":"PT0.32639S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5116585"},{"_id":5116608,"references":[{"order":"1","text":"Dutta, A., and N.A. Touba, \"Multiple-Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DEAC Code,\" Prof. of VLSI Test Symopsium, pp. 349-354, 2007.","title":"Multiple-Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DEAC Code","context":[{"sec":"sec1","text":" In [Dutta 07], it was shown that by carefully selecting and ordering the columns in the H-matrix for an SEC-DED code, it is possible to correct all adjacent double-bit errors in addition to correcting all single bit errors thereby creating an SEC-DAEC code.","part":"1"},{"sec":"sec1","text":" The SEC-DAEC code reported in [Dutta 07] for 32 bit data words has a 51% double-bit miscorrection probability.","part":"1"},{"sec":"sec2","text":"In [Dutta 07], the H-matrix is constructed using odd-weight columns where the columns are carefully ordered so that adjacent columns when XORed together give a syndrome that is not equal to the syndrome for any single-bit error or the syndrome for any other adjacent double-bit error.","part":"1"}],"links":{"documentLink":"/document/4209937","pdfSize":"223KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Hamming, R.W., \"Error Correcting and Error Detecting Codes\", Bell Sys. Tech. Journal, Vol. 29, pp. 147-160, Apr. 1950.","title":"Error Correcting and Error Detecting Codes","context":[{"sec":"sec1","text":" The most common error correcting code that is used is single-error-correcting, double-error-detecting (SEC-DED) codes [Hamming 50], [Hsiao 70].","part":"1"},{"sec":"sec2","text":"Conventional SEC-DED codes [Hamming 50], [Hsiao 70] are systematic linear block codes [Peterson 72], [Pradhan 96].","part":"1"},{"sec":"sec2","text":" For an SEC Hamming code, each column vector in the H-matrix is non-zero and distinct [Hamming 50].","part":"1"}],"links":{"documentLink":"/document/6772729","pdfSize":"4071KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Hsiao, M. Y., \"A Class of Optimal Minimum Odd-weight-column SEC-DED codes\", IBM Journal of Research and Development, Vol. 14, pp. 395-401, 1970.","title":"A Class of Optimal Minimum Odd-weight-column SEC-DED codes","context":[{"sec":"sec1","text":" The most common error correcting code that is used is single-error-correcting, double-error-detecting (SEC-DED) codes [Hamming 50], [Hsiao 70].","part":"1"},{"sec":"sec1","text":" One limitation of SEC-DED codes is that if a triple-bit error occurs, it may not be detected, but rather it may be miscorrected as if it were a single bit error [Hsiao 70].","part":"1"},{"sec":"sec2","text":"Conventional SEC-DED codes [Hamming 50], [Hsiao 70] are systematic linear block codes [Peterson 72], [Pradhan 96].","part":"1"},{"sec":"sec2","text":" To avoid this, it was shown in [Hsiao 70], that if every column of the H-matrix has an odd number of 1's and is distinct, then the code will be SEC-DED.","part":"1"},{"sec":"sec5","text":" Results are compared with the best codes from [Hsiao 70] and [Richter 08].","part":"1"}],"links":{"documentLink":"/document/5391627","pdfSize":"563KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Kawakami, Y., et al., \"Investigation of Soft Error Rate Including Multi-Bit Upsets in Advanced SRAM Using Neutron Irradiation Test and 3D Mixed-mode Device Simulation\", Proc. of IEEE Int'l Electronic Device Meeting, pp. 945-948, Dec. 2004.","title":"Investigation of Soft Error Rate Including Multi-Bit Upsets in Advanced SRAM Using Neutron Irradiation Test and 3D Mixed-mode Device Simulation","context":[{"sec":"sec1","text":" Studies have shown that 1\u20135% of single event upsets (SEUs) can cause multiple-bit errors (MBUs) [Satoh 00], [Makihara 00], [Kawakami 04].","part":"1"}],"links":{"documentLink":"/document/1419340","pdfSize":"248KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Kim, I., Y. Zorian, G. Komoriya, H. Pham, F.P. Higgins, and J.L. Lewandowski, \"Built In Self Repair for Embedded High Density SRAM,\" Proc. of International Test Conference, pp. 1112-1119, 1998.","title":"Built In Self Repair for Embedded High Density SRAM","context":[{"sec":"sec1","text":" In order to improve yield, spare rows and columns are often included in a memory to allow for repairing the memory [Kim 98], [Zorian 03].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Makihara, A., et al., \"Analysis of Single-Ion Multiple-Bit Upset in High-Density DRAMS\", IEEE Trans. on Nuclear Science, Vol. 47, No. 6, Dec. 2000.","title":"Analysis of Single-Ion Multiple-Bit Upset in High-Density DRAMS","context":[{"sec":"sec1","text":" Studies have shown that 1\u20135% of single event upsets (SEUs) can cause multiple-bit errors (MBUs) [Satoh 00], [Makihara 00], [Kawakami 04].","part":"1"}],"links":{"documentLink":"/document/903783","pdfSize":"98KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Peterson, W.W., and E.J. Weldon, Error Correcting Codes, MIT Press, Cambridge, MA, 1972","title":"Error Correcting Codes","context":[{"sec":"sec2","text":"Conventional SEC-DED codes [Hamming 50], [Hsiao 70] are systematic linear block codes [Peterson 72], [Pradhan 96].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"Pradhan, D.K., Fault-Tolerant Computer System Design, Prentice Hall, Upper Saddle River, NJ, 1996.","title":"Fault-Tolerant Computer System Design","context":[{"sec":"sec2","text":"Conventional SEC-DED codes [Hamming 50], [Hsiao 70] are systematic linear block codes [Peterson 72], [Pradhan 96].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"Richter, M., K. Oberlaender, and M. Goessel, \"New Linear SEC-DED Codes with Reduced Triple Error Miscorrection Probability\", Proc. of International On-Line Testing Symposium, pp. 37-42, 2008.","title":"New Linear SEC-DED Codes with Reduced Triple Error Miscorrection Probability","context":[{"sec":"sec1","text":" In [Richter 08], a search procedure was described for selecting the columns in an H-matrix for a shortened code that minimizes the miscorrection probability for triple bit errors.","part":"1"},{"sec":"sec1","text":" In [Richter 08], a better code was found which has a 37% double-error miscorrection probability.","part":"1"},{"sec":"sec5","text":" Results are compared with the best codes from [Hsiao 70] and [Richter 08].","part":"1"}],"links":{"documentLink":"/document/4567057","pdfSize":"264KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Satoh, S., Y. Tosaka, S.A. Wender, \"Geometric Effect of Multiple-bit Soft Errors Induced by Cosmic-ray Neutrons on DRAMs\", Proc. of IEEE Int'l Electronic Device Meeting, pp. 310-312, Jun. 2000.","title":"Geometric Effect of Multiple-bit Soft Errors Induced by Cosmic-ray Neutrons on DRAMs","context":[{"sec":"sec1","text":" Studies have shown that 1\u20135% of single event upsets (SEUs) can cause multiple-bit errors (MBUs) [Satoh 00], [Makihara 00], [Kawakami 04].","part":"1"}],"links":{"documentLink":"/document/843160","pdfSize":"44KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Stapper, Charles H., Hsing-san Lee, \"Synergistic Fault-Tolerance for Memory Chips\", Proc of IEEE Transactions on Computers, Vol. 41, No. 9, pp 1078-1087, Sep. 1992.","title":"Synergistic Fault-Tolerance for Memory Chips","context":[{"sec":"sec1","text":" In [Stapper 92], interleaved words with redundant word lines and bit lines are used in addition to the check bits on each word.","part":"1"}],"links":{"documentLink":"/document/165390","pdfSize":"902KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Zorian, Y., and S. Skoukourian, \"Embedded-Memory Test and Repair: Infrastructure IP for SOC Yield,\" IEEE Design & Test of Computers, Vol. 20, Issue 3, pp. 58-66, May 2003.","title":"Embedded-Memory Test and Repair: Infrastructure IP for SOC Yield","context":[{"sec":"sec1","text":" In order to improve yield, spare rows and columns are often included in a memory to allow for repairing the memory [Kim 98], [Zorian 03].","part":"1"}],"links":{"documentLink":"/document/1198687","pdfSize":"246KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5116608","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Exploiting Unused Spare Columns to Improve Memory ECC","publisher":"IEEE","displayDocTitle":"Exploiting Unused Spare Columns to Improve Memory ECC","htmlAbstractLink":"/document/5116608/","htmlLink":"/document/5116608/","isStaticHtml":true,"isConference":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5116608","openAccessFlag":"F","title":"Exploiting Unused Spare Columns to Improve Memory ECC","contentTypeDisplay":"Conferences","mlTime":"PT0.203462S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5116585"},{"_id":5116609,"references":[{"order":"1","text":"J.-C. Yeh, K.-L. Cheng, Y.-F. Chou, and C.-W. Wu, \"Flash memory testing and built-in self-diagnosis with march-like test algorithms,\" IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 6, pp. 1101-1113, Jun. 2007.","title":"Flash memory testing and built-in self-diagnosis with march-like test algorithms","context":[{"sec":"sec1","text":" To increase the yield, built-in self test and diagnosis designs are often added [1], [2].","part":"1"}],"links":{"documentLink":"/document/4167999","pdfSize":"676KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J.-C. Yeh, Y.-T. Lai, Y.-Y. Shih, and C.-W. Wu, \"Flash memory built-in self-diagnosis with test mode control,\" in Proc. IEEE VLSI Test Symp. (VTS), Palm Springs, May 2005, pp. 15-20.","title":"Flash memory built-in self-diagnosis with test mode control","context":[{"sec":"sec1","text":" To increase the yield, built-in self test and diagnosis designs are often added [1], [2].","part":"1"}],"links":{"documentLink":"/document/1443393","pdfSize":"230KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Y.-Y. Hsiao, C.-H. Chen, and C.-W. Wu, \"A built-in self-repair scheme for NOR-type flash memory,\" in Proc. IEEE VLSI Test Symp. (VTS), Berkeley, Apr. 2006, pp. 114-119.","title":"A built-in self-repair scheme for NOR-type flash memory","context":[{"sec":"sec1","text":" As for increasing the reliability and endurance, redundant elements (i.e., spare elements) [3] and fault tolerant methods are often proposed.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Gregori, A. Cabrini, O. Khouri, and G. Torelli, \"On-chip error correcting techniques for new-generation flash memories,\" Proc. of the IEEE, vol. 91, no. 4, pp. 602-616, Apr. 2003.","title":"On-chip error correcting techniques for new-generation flash memories","context":[{"sec":"sec1","text":" Because of the endurance and reliability issues, ECC becomes increasingly important to flash memory [4], [5].","part":"1"}],"links":{"documentLink":"/document/1199087","pdfSize":"579KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Silvagni, G. Fusillo, R. Ravasio, M. Picca, and S. Zanardi, \"An overview of logic architecture inside flash memory devices,\" Proc. of the IEEE, vol. 91, no. 4, pp. 569-580, Apr. 2003.","title":"An overview of logic architecture inside flash memory devices","context":[{"sec":"sec1","text":" Because of the endurance and reliability issues, ECC becomes increasingly important to flash memory [4], [5].","part":"1"}],"links":{"documentLink":"/document/1199084","pdfSize":"634KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"S. Lin and D. J. Costello, Error Control Coding: Fundamentals and Applications, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall Inc., 2004.","title":"Error Control Coding: Fundamentals and Applications","context":[{"sec":"sec1","text":" The BCH code is for multiple-error correction [6], [7].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"T. K. Moon, Error Correction Coding: Mathematical Methods and Algorithms. New York: John Wiley & Sons, 2005.","title":"Error Correction Coding: Mathematical Methods and Algorithms","context":[{"sec":"sec1","text":" The BCH code is for multiple-error correction [6], [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0471739219"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. L. Massey, \"Shift-register synthesis and BCH decoding,\" IEEE Trans. on Information Theory, vol. 15, pp. 122-127, 1969.","title":"Shift-register synthesis and BCH decoding","context":[{"sec":"sec2c","text":"A well known iterative method for finding error-location polynomials is the Berlekamp-Massey algorithm (BMA) [8].","part":"1"}],"links":{"documentLink":"/document/1054260","pdfSize":"741KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"X. Youzhi, \"Implementation of Berlekamp-Massey algorithm without inversion,\" Communications, Speech and Vision, IEE Proceedings I, vol. 138, pp. 138-140, 1991.","title":"Implementation of Berlekamp-Massey algorithm without inversion, Communications, Speech and Vision","context":[{"sec":"sec2c","text":" The hardware implementation of the BMA without inversion is presented in [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"R. Chien, \"Cyclic decoding procedures for Bose-Chaudhuri-Hocquenghem codes,\" IEEE Trans. on Information Theory, vol. 10, pp. 357-363, 1964.","title":"Cyclic decoding procedures for Bose-Chaudhuri-Hocquenghem codes","context":[{"sec":"sec2d","text":" The Chien search proposed by Chien [10] is a procedure that searches all the roots of the error-location polynomial.","part":"1"}],"links":{"documentLink":"/document/1053699","pdfSize":"706KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Y. Chen and K. Parhi, \"Small area parallel Chien search architectures for long BCH codes,\" IEEE Trans. on VLSI Systems, vol. 12, pp. 545-549, 2004.","title":"Small area parallel Chien search architectures for long BCH codes","context":[{"sec":"sec2d","text":" The implementations are discussed in [11] and [12].","part":"1"}],"links":{"documentLink":"/document/1291433","pdfSize":"162KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"J. Cho and W. Sung, \"Strength-reduced parallel Chien search architecture for strong bch codes,\" IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing, vol. 55, pp. 427-431, 2008.","title":"Strength-reduced parallel Chien search architecture for strong bch codes","context":[{"sec":"sec2d","text":" The implementations are discussed in [11] and [12].","part":"1"}],"links":{"documentLink":"/document/4459249","pdfSize":"249KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"O. N. F. I. Workgroup, \"Open NAND flash interface (ONFi) specification Rev2.0,\" http://www.onfi.org/, 2008.","context":[{"sec":"sec6c","text":" Even for the Open NAND Flash Interface (ONFi) 2.0 specification [13], the fastest I/O operation clock period is 15\\$ns\\$.","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"Samsung Electronics, \"K9XXG08UXA 512M \u00d7 8 Bit/1G \u00d7 8 Bit NAND Flash Memory,\" http://www.samsung.com/, 2006.","context":[],"refType":"biblio","id":"ref14"},{"order":"15","text":"-, \"K9F8G08UXM 1G \u00d7 8 Bit/2G \u00d7 8 Bit NAND Flash Memory,\" http://www.samsung.com/, 2007.","title":"K9F8G08UXM 1G \u00d7 8 Bit/2G \u00d7 8 Bit NAND Flash Memory","context":[],"refType":"biblio","id":"ref15"},{"order":"16","text":"ST Microelectronics, \"4 Gbit, 8 Gbit, 2112 Byte/1056 Word Page 3V, NAND Flash Memories,\" http://www.st.com/, 2007.","context":[],"refType":"biblio","id":"ref16"},{"order":"17","text":"-, \"8/16 Gbit, 2112 byte page, 3 V supply, multilevel, multiplane, NAND Flash memory,\" http://www.st.com/, 2007.","title":"8/16 Gbit, 2112 byte page, 3 V supply, multilevel, multiplane, NAND Flash memory","context":[],"refType":"biblio","id":"ref17"},{"order":"18","text":"R. Micheloni, R. Ravasio, A. Marelli, E. Alice, V. Altieri, A. Bovino, L. Crippa, G. D. Martino, L. D'Onofrio, A. Gambardella, E. Grillea, G. Guerra, D. Kim, C. Missiroli, I. Motta, A. Prisco, G. Ragone, M. Romano, M. Sangalli, P. Sauro, M. Scotti, and S. Won, \"A 4Gb 2b/cell NAND flash memory with embedded 5b BCH ECC for 36MB/s system read throughput,\" in Proc. IEEE Int'l Solid-State Cir. Conf. (ISSCC), 2006, pp. 497-506.","title":"A 4Gb 2b/cell NAND flash memory with embedded 5b BCH ECC for 36MB/s system read throughput","context":[{"sec":"sec6c","text":"Table V is the comparison between our work and the one published in ISSCC06 [18].","part":"1"},{"sec":"sec6c","text":" The reason why the encoding and decoding time of [18] are shorter than ours is that their design is targeted on the ECC inside the flash memory modules.","part":"1"},{"sec":"sec6c","text":" In that situation, the decoding latency will be 12.7\\$\\mu s\\$ which is shorter than the result from [18].","part":"1"},{"sec":"sec6c","text":" Besides, the maximum decoding latency of our design is far shorter than the result from [18].","part":"1"},{"sec":"sec6c","text":" In that case our codec covers 24-bit error but [18] only support 5-bit error.","part":"1"},{"sec":"sec6c","text":"The area of our design is also smaller than the design from [18].","part":"1"},{"sec":"sec6c","text":" However, the equivalent gate count of the design from [18] is 325\\$K\\$.","part":"1"}],"links":{"documentLink":"/document/1696082","pdfSize":"636KB"},"refType":"biblio","id":"ref18"}],"articleNumber":"5116609","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"An Adaptive-Rate Error Correction Scheme for NAND Flash Memory","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"An Adaptive-Rate Error Correction Scheme for NAND Flash Memory","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5116609/","htmlAbstractLink":"/document/5116609/","xploreDocumentType":"Conference Publication","articleId":"5116609","openAccessFlag":"F","title":"An Adaptive-Rate Error Correction Scheme for NAND Flash Memory","contentTypeDisplay":"Conferences","mlTime":"PT0.251336S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5116585"},{"_id":5116613,"references":[{"order":"1","text":"Abramovici, M., and Y.-C. Hsu, \"A New Approach to Silicon Debug,\" Proc. of Int. Silicon Debug and Diagnosis Workshop (SDD), 2005.","title":"A New Approach to Silicon Debug","context":[],"refType":"biblio","id":"ref1"},{"order":"2","text":"Abramovici, M., P. Bradley, K. Dwarakanath, P. Levin, G. Memmi, and D. Miller, \"A Reconfigurable Design-for-Debug Infrastructure for SoCs,\" Proc. of Design Automation Conference, pp. 7-12, 2006.","title":"A Reconfigurable Design-for-Debug Infrastructure for SoCs","context":[],"links":{"pdfSize":"3321KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Anis, E., and N. Nicolici, \"On Using Lossless Compression of Debug Data in Embedded Logic Analysis,\" Proc. of Int. Test Conference, Paper 18.3, 2007.","title":"On Using Lossless Compression of Debug Data in Embedded Logic Analysis","context":[],"links":{"documentLink":"/document/4437613","pdfSize":"219KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Anis, E., and N. Nicolici, \"Low Cost Debug Architecture using Lossy Compression for Silicon Debug,\" Proc. of Design, Automation, and Test in Europe, pp. 1-6, 2007.","title":"Low Cost Debug Architecture using Lossy Compression for Silicon Debug","context":[],"links":{"documentLink":"/document/4211800","pdfSize":"201KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Brglez, F., D. Bryan, and K. Kozminski, \"Combinational Profiles of Sequential Benchmark Circuits,\" Proc. of International Symposium on Circuits and Systems, pp. 1929-1934, 1989.","title":"Combinational Profiles of Sequential Benchmark Circuits","context":[],"links":{"documentLink":"/document/100747","pdfSize":"503KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"http://www.gnu.org/software/glpk/glpk.html","context":[],"refType":"biblio","id":"ref6"},{"order":"7","text":"Hopkins, A., and K. McDonald-Maier, \"Debug Support for Complex Systems on-Chip: A Review,\" Proc. on Computers and Digital Techniques, Vol 153, No. 4, pp. 197-207, Jul. 2006.","title":"Debug Support for Complex Systems on-Chip: A Review","context":[],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cdt:20050194","pdfSize":"586KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Hsu, Y.-C., F. Tsai, W. Jong and Y.-T. Chang, \"Visibility Enhancement for Silicon Debug,\" Proc. of Design Automation Conference, pp. 13-18, 2006.","title":"Visibility Enhancement for Silicon Debug","context":[],"links":{},"refType":"biblio","id":"ref8"},{"order":"9","text":"Jang, W., Ding, D. and Pan., D., \"A Voltage-Frequency Island Aware Energy Optimization Framework for Networks-on-Chip\", Proc. of Int. Conf. on Computer-Aided Design, 2008.","title":"A Voltage-Frequency Island Aware Energy Optimization Framework for Networks-on-Chip","context":[],"links":{"documentLink":"/document/6035993","pdfSize":"1220KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Josephson, D. and Gottlieb, B., \"The Crazy Mixed up World of Silicon Debug,\" Proc. of Custom Integrated Circuits Conference, pp. 665-670, 2004","title":"The Crazy Mixed up World of Silicon Debug","context":[],"refType":"biblio","id":"ref10"},{"order":"11","text":"Ko, H. F., and Nicolici, N., \"Automated Trace Signals Identification and State Restoration for Improving Observability in Post-Silicon Validation\", Proc. of Design, Automation, and Test in Europe, pp. 1298-1303, 2008.","title":"Automated Trace Signals Identification and State Restoration for Improving Observability in Post-Silicon Validation","context":[],"links":{"documentLink":"/document/4484858","pdfSize":"336KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Park, S.-B., and Mitra, S., \"IFRA: Instruction Footprint Recording and Analysis for Post-Silicon Bug Localization in Processors\", Proc. of Design Automation Conf., pp. 373-378, 2008.","title":"IFRA: Instruction Footprint Recording and Analysis for Post-Silicon Bug Localization in Processors","context":[],"links":{"documentLink":"/document/4555846","pdfSize":"501KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Vermeulen, B., Oostdijk, S. and Bouwman, F., \"Test and Debug Strategy of the PNX8525 Nexperia\u2122 Digital Video Platform System Chip\", Proc. of Int. Test Conference, pp. 121-130, 2001.","title":"Test and Debug Strategy of the PNX8525 Nexperia\u2122 Digital Video Platform System Chip","context":[],"links":{"documentLink":"/document/966625","pdfSize":"1009KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"Vermeulen, B., Waayers, T. and Goel, S.K., \"Core-Based Scan Architecture for Silicon Debug\", Proc. of Int. Test Conference, pp. 638-647, 2002.","title":"Core-Based Scan Architecture for Silicon Debug","context":[],"links":{"documentLink":"/document/1041815","pdfSize":"704KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"Yang, J.-S., and Touba, N. A., \"Expanding Trace Buffer Observation Window for In-System Silicon Debug through Selective Capture\", Proc. of VLSI Test Symp., pp. 345-351, 2008.","title":"Expanding Trace Buffer Observation Window for In-System Silicon Debug through Selective Capture","context":[],"links":{"documentLink":"/document/4511748","pdfSize":"438KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"Yang, J.-S., and Touba, N. A., \"Enhancing Silicon Debug via Periodic Monitoring\", Proc. of Symposium on Defect and Fault Tolerance, pp. 125-133, 2008.","title":"Enhancing Silicon Debug via Periodic Monitoring","context":[],"links":{"documentLink":"/document/4641165","pdfSize":"395KB"},"refType":"biblio","id":"ref16"}],"articleNumber":"5116613","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Automated Selection of Signals to Observe for Efficient Silicon Debug","publisher":"IEEE","htmlAbstractLink":"/document/5116613/","displayDocTitle":"Automated Selection of Signals to Observe for Efficient Silicon Debug","isConference":true,"htmlLink":"/document/5116613/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5116613","openAccessFlag":"F","title":"Automated Selection of Signals to Observe for Efficient Silicon Debug","contentTypeDisplay":"Conferences","mlTime":"PT1.099621S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5116585"},{"_id":5116615,"references":[{"order":"1","text":"G. J. Van Rootselaar and B. Vermeulen, \"Silicon debug: scan chains alone are not enough,\" Proc. Int'l Test Conf., pp. 892-902, Sept. 1999.","title":"Silicon debug: Scan chains alone are not enough","context":[{"sec":"sec1","text":" Problems could range from logic or functional bugs, to circuit sensitivities / marginalities and timing or critical speed-path issues [1] [2].","part":"1"}],"links":{"documentLink":"/document/805821","pdfSize":"1010KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"D. Josephson, S. Poehlman, and V. Govan, \"Debug Methodology for the McKinley Processor,\" Proc. Int'l Test Conf., pp. 451-460, 30 Oct. 1 Nov. 2001.","title":"Debug Methodology for the McKinley Processor","context":[{"sec":"sec1","text":" Problems could range from logic or functional bugs, to circuit sensitivities / marginalities and timing or critical speed-path issues [1] [2].","part":"1"},{"sec":"sec2b","text":"Observe-only scan is a specialized version of scan that is typically used for debug purposes [2] [5] [6].","part":"1"}],"links":{"documentLink":"/document/966662","pdfSize":"987KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Jeremy A. Rowlette and Travis M. Eiles, \"Critical Timing Analysis in Microprocessors Using Near-IR Laser Assisted Device Alteration (LADA),\" Proc. Int'l Test Conf., pp. 264-273.","title":"Critical Timing Analysis in Microprocessors Using Near-IR Laser Assisted Device Alteration (LADA)","context":[{"sec":"sec1","text":" The traditional process of relying on probing techniques like laser-assisted device alteration (LADA) [3] and a manual process for isolated speed-path failures can be expensive both in terms of time and effort.","part":"1"}],"links":{"documentLink":"/document/1270848","pdfSize":"1201KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Parvathala, P.; Maneparambil, K.; Lindsay, W., \"FRITS - a microprocessor functional BIST method\", Proc. Int'l Test Conf., 2002, pp. 590-598.","title":"FRITS - a microprocessor functional BIST method","context":[{"sec":"sec2a","text":"Functional tests from the validation suite, direct-random tests generated in an automated fashion [4] and other handcrafted tests are written and run against the DUT in a controlled environment on a functional tester.","part":"1"}],"links":{"documentLink":"/document/1041810","pdfSize":"570KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Carbine, \"Scan Mechanism for Monitoring the State of Internal Signals of a VLSI Microprocessor Chip,\" U.S. Patent No. 5,253,255. October 12, 1993","context":[{"sec":"sec2b","text":"Observe-only scan is a specialized version of scan that is typically used for debug purposes [2] [5] [6].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Carbine and D. Feltham, \"Pentium Pro Processor Design for Test and Debug,\" Proc. Int'l Test Conf., pp. 294-303, 1-6 Nov 1997.","title":"Pentium Pro Processor Design for Test and Debug","context":[{"sec":"sec2b","text":"Observe-only scan is a specialized version of scan that is typically used for debug purposes [2] [5] [6].","part":"1"}],"links":{"documentLink":"/document/639630","pdfSize":"1024KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"N. A. Kurd, J. S. Barkarullah, R. O. Dizon, T. D. Fletcher, and P. D. Madland, \"A multigigahertz clocking scheme for the Pentium 4 microprocessor,\" IEEE Journal of Solid-State Circuits, Vol. 36, No. 11, pp. 1647-1653, Nov. 2001.","title":"A multigigahertz clocking scheme for the Pentium 4 microprocessor","context":[{"sec":"sec2b","text":" Figure 3 illustrates the clock controls for the Pentium 4 microprocessor [7].","part":"1"},{"sec":"sec2b","text":" Without this kind of system, much of the performance will be lost due to the natural skews that can be introduced by on-die process variations [7].","part":"1"}],"links":{"documentLink":"/document/962284","pdfSize":"351KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Josephson, D.; Gottlieb, B.; The crazy mixed up world of silicon debug [IC validation]; Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004; 3-6 Oct. 2004 Page(s):665-670","context":[{"sec":"sec2b","text":" Since the clock distribution system can be deskewed, intentional skews can also be introduced through additional adjustment above and beyond what is needed for deskewing [8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"R.C. Tekumalla, S. Venkataraman, and J. G. Dastidar, \"On Diagnosing Path Delay Faults in an At-Speed Environment\", IEEE VLSI Test Symposium, April-May 2001, pp. 28-33.","title":"On Diagnosing Path Delay Faults in an At-Speed Environment","context":[{"sec":"sec3c2","text":"A path tracing procedure similar to critical paths tracing [9] is performed to identify of sensitized paths.","part":"1"}],"links":{"documentLink":"/document/923414","pdfSize":"520KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"S. Venkataraman, S. Drummonds, \"Poirot: Applications of a Logic Fault Diagnosis Tool\", IEEE Design & Test of Computers, Jan.-Feb. 2001 pp. 19-31.","title":"Poirot: Applications of a Logic Fault Diagnosis Tool","context":[{"sec":"sec3c3","text":" The metric intersection is used to describe a match between fault and the defect behavior [10] as shown in figure 13.","part":"1"},{"sec":"sec3c3","text":" These additional simulation failures are termed as mispredictions [10], and they are caused by non-excitation of the failure on those test patterns.","part":"1"}],"links":{"documentLink":"/document/902819","pdfSize":"309KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5116615","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Automated Debug of Speed Path Failures Using Functional Tests","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5116615/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5116615/","xploreDocumentType":"Conference Publication","displayDocTitle":"Automated Debug of Speed Path Failures Using Functional Tests","articleId":"5116615","openAccessFlag":"F","title":"Automated Debug of Speed Path Failures Using Functional Tests","contentTypeDisplay":"Conferences","mlTime":"PT0.105804S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5116585"},{"_id":5116629,"references":[{"order":"1","text":"S. Shamshiri, P. Lisherness, S.-J. Pan, and K.-T. Cheng, \"A cost analysis framework for multi-core systems with spares,\" in Proceedings IEEE Int. Test Conference, 2008.","title":"A cost analysis framework for multi-core systems with spares","context":[{"sec":"sec1","text":" More recently, it has been used in single-chip multiprocessors [1], [14].","part":"1"},{"sec":"sec1","text":"We have recently proposed in [1] a yield and cost analysis framework for multi-core processors that use spare cores to recover from both manufacturing and in-field failures.","part":"1"},{"sec":"sec3","text":"By adding the defect coverage \\$(\\Omega_{c})\\$ of the manufacturing testing into (1), we can model the observed yield of the core [1]:\n.","part":"1"},{"sec":"sec4b","text":" We use the Weibull distribution function [1], [16] to model the field failure rates of each component and each wire.","part":"1"},{"sec":"sec4b","text":" For this example, we assume that the shape parameter for each component is 0.6 during the infant mortality period [1].","part":"1"},{"sec":"sec4c","text":" If, however, we have some spare cores in the system, it could be more cost efficient to eliminate the burn-in process and let the in-field recovery procedure use the available spare cores to replace the faulty ones [1].","part":"1"}],"links":{"documentLink":"/document/4700562","pdfSize":"2191KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Vangal et al., \"An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS,\" in Proceedings IEEE Int. Solid-State Circuits Conference, 2007, pp. 98-589.","title":"An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS","context":[{"sec":"sec1","text":"Multi-core processors and SoCs are quickly becoming the dominant architectures, driven by shrinking processes and diminishing returns from additional per-core complexity [2]\u2013[6].","part":"1"},{"sec":"sec1","text":" We use an exemplary 9-core processor and the Intel 80-core processor [2] as a case study and show how spare cores and wires can significantly reduce the overall cost.","part":"1"},{"sec":"sec4c","text":"\nOne tile of the Intel 80-core processor [2].","part":"1"}],"links":{"documentLink":"/document/4242283","pdfSize":"2991KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"L. Hammond, B.A. Nayfeh, and K. Olukotun, \"A single-chip multiprocessor,\" IEEE Computer, vol. 30, no. 9, 1997, pp. 79-85.","title":"A single-chip multiprocessor","context":[{"sec":"sec1","text":"Multi-core processors and SoCs are quickly becoming the dominant architectures, driven by shrinking processes and diminishing returns from additional per-core complexity [2]\u2013[3][6].","part":"1"}],"links":{"documentLink":"/document/612253","pdfSize":"301KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Gschwind et al., \"Synergistic processing in Cell's multicore architecture,\" IEEE Micro, vol. 26, no. 2, 2006, pp. 10-24.","title":"Synergistic processing in Cell's multicore architecture","context":[{"sec":"sec1","text":"Multi-core processors and SoCs are quickly becoming the dominant architectures, driven by shrinking processes and diminishing returns from additional per-core complexity [2]\u2013[4][6].","part":"1"}],"links":{"documentLink":"/document/1624323","pdfSize":"510KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Kumar, D.M. Tullsen, N.P. Jouppi, and P. Ranganathan, \"Heterogeneous chip multiprocessors,\" IEEE Computer, vol. 38, no. 11, 2005, pp. 32-38.","title":"Heterogeneous chip multiprocessors","context":[{"sec":"sec1","text":"Multi-core processors and SoCs are quickly becoming the dominant architectures, driven by shrinking processes and diminishing returns from additional per-core complexity [2]\u2013[5][6].","part":"1"}],"links":{"documentLink":"/document/1541876","pdfSize":"201KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"D. Pham et al., \"The design and implementation of a first-generation CELL processor,\" in Proceedings IEEE Int. Solid-State Circuits Conference, 2005, pp. 184-592.","title":"The design and implementation of a first-generation CELL processor","context":[{"sec":"sec1","text":"Multi-core processors and SoCs are quickly becoming the dominant architectures, driven by shrinking processes and diminishing returns from additional per-core complexity [2]\u2013[6].","part":"1"}],"links":{"documentLink":"/document/1493930","pdfSize":"831KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"T. Hsieh, K. Lee, and M.A. Breuer, \"An error-oriented test methodology to improve yield with error-tolerance,\" in Proceedings IEEE VLSI Test Symposium, 2006, pp. 130-135.","title":"An error-oriented test methodology to improve yield with error-tolerance","context":[{"sec":"sec1","text":" While the individual core complexity is tapering off, larger die sizes, increasing device counts, and higher defect rates are leading to lower yields [7], [8].","part":"1"}],"links":{"documentLink":"/document/1617575","pdfSize":"319KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"International Technology Roadmap for Semiconductors; http://www.itrs.net/Links/2006Update/2006UpdateFinal.htm","context":[{"sec":"sec1","text":" While the individual core complexity is tapering off, larger die sizes, increasing device counts, and higher defect rates are leading to lower yields [7], [8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"I. Koren and Z. Koren, \"Defect tolerance in VLSI circuits: techniques and yield analysis,\" in Proceedings of the IEEE, vol. 86, no. 9, 1998, pp. 1819-1837.","title":"Defect tolerance in VLSI circuits: Techniques and yield analysis","context":[{"sec":"sec1","text":"A common approach to solve this yield problem has been the addition of redundancy [9].","part":"1"},{"sec":"sec1","text":" It has also been proposed for use in logic devices with similarly repetitive structures, such as programmable logic arrays (PLAs) [9], field programmable gate arrays (FPGAs) [12], and systolic array processors [13].","part":"1"}],"links":{"documentLink":"/document/705525","pdfSize":"411KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"R.T. Smith et al., \"Laser programmable redundancy and yield improvement in a 64K DRAM,\" IEEE Journal of Solid-State Circuits, vol. 16, no. 5, 1981, pp. 506-514.","title":"Laser programmable redundancy and yield improvement in a 64K DRAM","context":[{"sec":"sec1","text":" This approach has become ubiquitous in memories, whose highly repetitive structures and high densities both enable and demand a high degree of defect tolerance [10], [11].","part":"1"}],"links":{"documentLink":"/document/1051630","pdfSize":"1390KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"J.H. Kim and S.M. Reddy, \"On the design of fault-tolerant twodimensional systolic arrays for yield enhancement,\" IEEE Transactions on Computers, vol. 38, no. 4, 1989, pp. 515-525.","title":"On the design of fault-tolerant twodimensional systolic arrays for yield enhancement","context":[{"sec":"sec1","text":" This approach has become ubiquitous in memories, whose highly repetitive structures and high densities both enable and demand a high degree of defect tolerance [10], [11].","part":"1"}],"links":{"documentLink":"/document/21144","pdfSize":"1123KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"F. Hatori et al., \"Introducing redundancy in field programmable gate arrays,\" in Proceedings IEEE Custom Integrated Circuits Conference, 1993, pp. 7.1.1-7.1.4.","context":[{"sec":"sec1","text":" It has also been proposed for use in logic devices with similarly repetitive structures, such as programmable logic arrays (PLAs) [9], field programmable gate arrays (FPGAs) [12], and systolic array processors [13].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"I. Kim et al., \"Built in self repair for embedded high density SRAM,\" in Proceedings IEEE Int. Test Conference, 1998, pp. 1112-1119.","title":"Built in self repair for embedded high density SRAM","context":[{"sec":"sec1","text":" It has also been proposed for use in logic devices with similarly repetitive structures, such as programmable logic arrays (PLAs) [9], field programmable gate arrays (FPGAs) [12], and systolic array processors [13].","part":"1"}],"links":{"documentLink":"/document/743312","pdfSize":"623KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"S. Makar, T. Altinis, N. Patkar, and J. Wu, \"Testing of Vega2, a chip multi-processor with spare processors,\" in Proceedings IEEE Int. Test Conference, 2007, pp. 1-10.","title":"Testing of Vega2, a chip multi-processor with spare processors","context":[{"sec":"sec1","text":" More recently, it has been used in single-chip multiprocessors [1], [14].","part":"1"}],"links":{"documentLink":"/document/4437584","pdfSize":"347KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"J.M. Carulli and T.J. Anderson, \"The impact of multiple failure modes on estimating product field reliability,\" IEEE Design & Test of Computers, vol. 23, no. 2, 2006, pp. 118-126.","title":"The impact of multiple failure modes on estimating product field reliability","context":[{"sec":"sec1","text":" In our model, for different chip components such as cores, level 1 and 2 caches, network interfaces, routers, and wires, we consider parameters such as the raw yield, defect density [15], defect coverage of manufacturing test, shape and scale parameter of the failure rate curve [16], and defect coverage for the faults that happen in the field.","part":"1"},{"sec":"sec3","text":"The true yield of a core can be modeled by the clustering parameter \\$(\\alpha)\\$, defect density \\$(\\lambda_{c})\\$, and the area of the core \\$(A_{c})\\$ [15]:\n\n\nFigure 1.","part":"1"}],"links":{"documentLink":"/document/1613792","pdfSize":"244KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"J.T. de Sousa and V.D. Agrawal, \"Reducing the complexity of defect level modeling using the clustering effect,\" in Proceedings IEEE Design, Automation and Test in Europe (DATE), 2000, pp. 640-644.","title":"Reducing the complexity of defect level modeling using the clustering effect","context":[{"sec":"sec1","text":" In our model, for different chip components such as cores, level 1 and 2 caches, network interfaces, routers, and wires, we consider parameters such as the raw yield, defect density [15], defect coverage of manufacturing test, shape and scale parameter of the failure rate curve [16], and defect coverage for the faults that happen in the field.","part":"1"},{"sec":"sec4b","text":" We use the Weibull distribution function [1], [16] to model the field failure rates of each component and each wire.","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"G. De Micheli and L. Benini, Networks on Chips, Morgan Kaufmann Publishers, 2006.","title":"Networks on Chips","context":[{"sec":"sec1","text":"In an on-chip network, roughly 80% of the faults are transient [17].","part":"1"},{"sec":"sec2","text":" Each port has an input and output buffer; the size of each buffer depends on the specific flow control implementation (e.g. send and wait, sliding window) [17].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"T. Lehtonen, P. Liljeberg, and J. Plosila, \"Self-timed NoC links using combinations of fault tolerance methods,\" in Proceedings IEEE Design Automation and Test in Europe (DATE), 2007.","title":"Self-timed NoC links using combinations of fault tolerance methods","context":[{"sec":"sec1","text":" Different fault tolerance approaches such as Forward Error Control (FEC), Automatic Repeat Query (ARQ), and multi-path routing have been used and compared in literature for reliable on-chip transmission [18], [19], [20].","part":"1"},{"sec":"sec1","text":" The idea of having spare wires in conjunction with Hamming codes was proposed in [18], but no yield and cost analysis of the system is provided.","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"M. C. Neuenhahn, D. Lemmer, H. Blume, and T. G. Noll, \"Quantitative cost modeling of error protection for Network-on-Chip,\" ProRISK Workshop, 2007.","title":"Quantitative cost modeling of error protection for Network-on-Chip","context":[{"sec":"sec1","text":" Different fault tolerance approaches such as Forward Error Control (FEC), Automatic Repeat Query (ARQ), and multi-path routing have been used and compared in literature for reliable on-chip transmission [18], [19], [20].","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"Y. Jiao, Y. Yang, M. He, M. Yang, and Y. Jiang, \"Multi-path routing for mesh/torus-based NoCs,\" in Proceedings IEEE International Conference on Information Technology ITNG, 2007, pp. 734-742.","title":"Multi-path routing for mesh/torus-based NoCs","context":[{"sec":"sec1","text":" Different fault tolerance approaches such as Forward Error Control (FEC), Automatic Repeat Query (ARQ), and multi-path routing have been used and compared in literature for reliable on-chip transmission [18], [19], [20].","part":"1"},{"sec":"sec1","text":" Other fault tolerant approaches such as multi-path routing [20], end-to-end error control, or hop-by-hop detection-only cannot locate the failed wire and so cannot help with wire replacement.","part":"1"}],"links":{"documentLink":"/document/4151769","pdfSize":"317KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"S. Shamshiri and K.-T. Cheng, \"Yield and cost analysis for spareenhanced Network-on-Chips,\" UCSB Technical Report, http://cadlab.ece.ucsb.edu, 2008.","title":"Yield and cost analysis for spareenhanced Network-on-Chips,","context":[{"sec":"sec1","text":" The complete set of models and equations is available in [21] and a software which performs automatic analysis based on these models and equations has been developed and publicly released.","part":"1"}],"links":{"documentLink":"/document/5116629","pdfSize":"894KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"P. Gratz et al., \"On-chip interconnection networks of the TRIPS chip,\" IEEE Micro, vol. 27, no. 5, 2007, pp. 41-50.","title":"On-chip interconnection networks of the TRIPS chip","context":[{"sec":"sec2","text":" The shared memory can also be a network of memory blocks as is found in the TRIPS processor [22].","part":"1"}],"links":{"documentLink":"/document/4378782","pdfSize":"636KB"},"refType":"biblio","id":"ref22"}],"articleNumber":"5116629","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Yield and Cost Analysis of a Reliable NoC","publisher":"IEEE","displayDocTitle":"Yield and Cost Analysis of a Reliable NoC","htmlAbstractLink":"/document/5116629/","isDynamicHtml":true,"isConference":true,"htmlLink":"/document/5116629/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5116629","openAccessFlag":"F","title":"Yield and Cost Analysis of a Reliable NoC","contentTypeDisplay":"Conferences","mlTime":"PT0.261437S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5116585"},{"_id":5116631,"references":[{"order":"1","text":"A. Tan and G. Wei, \"Phase Mismatch Detection and Compensation for PLL/DLL Based Multi-Phase Clock Generation, IEEE CICC, pp. 417-420, Sept, 2006.","title":"Phase Mismatch Detection and Compensation for PLL/DLL Based Multi-Phase Clock Generation","context":[{"sec":"sec1","text":" Recent work has proposed compensating for offset [1], [2], but these methods use PLL circuits to measure the phase offset, and may therefore susceptible to the same imperfections which cause the phase offset.","part":"1"}],"links":{"documentLink":"/document/4114993","pdfSize":"330KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Y. Liu, W. Rhee, D. Friedman and D. Ham, \"All-Digital Dynamic Self-Detection and Self-Compensation of Static Phase Offsets in Charge-Pump PLLs,\" IEEE ISSCC, pp. 176-177, Deb., 2007.","title":"All-Digital Dynamic Self-Detection and Self-Compensation of Static Phase Offsets in Charge-Pump PLLs","context":[{"sec":"sec1","text":" Recent work has proposed compensating for offset [1], [2], but these methods use PLL circuits to measure the phase offset, and may therefore susceptible to the same imperfections which cause the phase offset.","part":"1"}],"links":{"documentLink":"/document/4242322","pdfSize":"1899KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Montanaro, et al, \"A 160-MHz, 32-b, 0.5W CMOS RISC Microprocessor,\" IEEE Journal of Solid-State Circuits 31, pp. 1703-1714 (1996).","title":"A 160-MHz, 32-b, 0.5W CMOS RISC Microprocessor","context":[{"sec":"sec2","text":" An edge-sensitive latch [3], has a high output if signal \\${\\bf C}\\$ arrives later than signal \\${\\bf D}\\$.","part":"1"}],"links":{"documentLink":"/document/542315","pdfSize":"1450KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"D. Woeste, M. Dina, T. Nguyen, and J. Strom, \"Digital-Phase Aligner Macro for Clock Tree Compensation with 70ps Jitter,\" IEEE ISSCC, February, 1996.","title":"Digital-Phase Aligner Macro for Clock Tree Compensation with 70ps Jitter","context":[{"sec":"sec2","text":" The delay chains were designed for simplicity, small size, and scalability [4].","part":"1"}],"links":{"documentLink":"/document/488542","pdfSize":"557KB"},"refType":"biblio","id":"ref4"}],"articleNumber":"5116631","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A Scalable, Digital BIST Circuit for Measurement and Compensation of Static Phase Offset","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"A Scalable, Digital BIST Circuit for Measurement and Compensation of Static Phase Offset","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5116631/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5116631/","articleId":"5116631","openAccessFlag":"F","title":"A Scalable, Digital BIST Circuit for Measurement and Compensation of Static Phase Offset","contentTypeDisplay":"Conferences","mlTime":"PT0.079982S","lastupdate":"2021-12-16","contentType":"conferences","definitions":"false","publicationNumber":"5116585"},{"_id":5116636,"references":[{"order":"1","text":"M. Agarwal, et al., \"Circuit Failure Prediction and Its Application to Transistor Aging,\" VTS, 2007.","context":[{"sec":"sec1","text":"On-line circuit failure prediction [Agarwal 07], [Agarwal 08], [Mitra 08a], [Mitra 08b] can overcome circuit aging challenges in an adaptive fashion for robust systems with built-in self-healing.","part":"1"},{"sec":"sec3d","text":" Flip-flops with built-in aging sensors (e.g., [Agarwal 07], [Agarwal 08]), consisting of stability checkers that check for signal transitions at the outputs of the circuit under test, minimize the need for hazard-free tests [Franco 91].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Agarwal, et al., \"Optimized Circuit Failure Prediction for Aging: Practicality and Promise,\" ITC, 2008.","context":[{"sec":"sec1","text":"On-line circuit failure prediction [Agarwal 07], [Agarwal 08], [Mitra 08a], [Mitra 08b] can overcome circuit aging challenges in an adaptive fashion for robust systems with built-in self-healing.","part":"1"},{"sec":"sec2","text":" As argued in [Agarwal 08], this approximation is overly pessimistic, and the value of \\$\\alpha=0.95\\$ may be more realistic (by taking into account some specific characteristics of NBTI aging related to \u201crecovery\u201d from aging).","part":"1"},{"sec":"sec3d","text":" Flip-flops with built-in aging sensors (e.g., [Agarwal 07], [Agarwal 08]), consisting of stability checkers that check for signal transitions at the outputs of the circuit under test, minimize the need for hazard-free tests [Franco 91].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"N. Ahmed, et al., \"A Novel Framework for Faster-than-at-Speed Delay Test Considering IR-drop Effects,\" ICCAD, 2006.","title":"A Novel Framework for Faster-than-at-Speed Delay Test Considering IR-drop Effects","context":[{"sec":"sec3d","text":" For delay testing using scan chains, one must also be careful about over-testing and under-testing [Ahmed 06a], [Ahmed 06b], [Lee 07], [Rearick 05].","part":"1"}],"links":{"documentLink":"/document/4110174","pdfSize":"7792KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"N. Ahmed, et al., \"Timing-based delay test for screening small delay defects,\" DAC, 2006.","context":[{"sec":"sec3d","text":" For delay testing using scan chains, one must also be careful about over-testing and under-testing [Ahmed 06a], [Ahmed 06b], [Lee 07], [Rearick 05].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"G. Bersuker, et al., \"Mechanism of Electron Trapping and Characteristics of Traps in HfO2 Gate Stacks,\" IEEE Trans. Device and Materials Reliability, pp. 138-145, March, 2007.","title":"Mechanism of Electron Trapping and Characteristics of Traps in HfO2 Gate Stacks","context":[{"sec":"sec2","text":" Note that, the techniques presented in this paper are applicable for other aging models as well (e.g., [Krishnan 03], [Paul 05], [Reddy 02]) as well as NMOS bias temperature instability (PBTI) which can be important in future technologies [Berkuser 07].","part":"1"}],"links":{"documentLink":"/document/4271480","pdfSize":"935KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"S. Bhardwaj, et al., \"Predictive Modeling of the NBTI Effect for Reliable Design,\" CICC, 2006.","title":"Predictive Modeling of the NBTI Effect for Reliable Design","context":[{"sec":"sec2","text":"We use a well-known NBTI aging model [Bhardwaj 06]:  where \\$\\Delta t\\$ is the increase in the delay between one input node to the output of a gate due to NBTI aging.","part":"1"}],"links":{"documentLink":"/document/4114936","pdfSize":"2733KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"D. Blaauw, et al., \"Statistical Timing Analysis: From Basic Principles to State of the Art, IEEE Trans. CAD, pp. 589-607, April, 2008.","title":"Statistical Timing Analysis: From Basic Principles to State of the Art","context":[{"sec":"sec3","text":" It may be possible to combine statistical path selection (e.g., [Blaauw 08], [Jyu 93], [Liou 03], [Wang 04]) with our techniques.","part":"1"}],"links":{"documentLink":"/document/4359932","pdfSize":"623KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"S. Borkar, \"Electronics beyond nano-scale CMOS,\" DAC, 2006.","context":[{"sec":"sec1","text":" For example, Negative Bias Temperature Instability or NBTI is a dominant transistor aging mechanism which degrades the threshold voltage of a PMOS transistor over time, resulting in circuit speed degradation [Borkar 06], [Schroder 03].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"\"Stanford CVA Group,\" http://cva.stanford.edu.","title":"Group","context":[{"sec":"sec4","text":" The routers were developed in the Concurrent VLSI Architecture Group at Stanford University [CVA 09].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"P. Franco, and E. J. McCluskey, \"Delay Testing of Digital Circuits by Output Waveform Analysis,\" ITC 1991.","context":[{"sec":"sec3d","text":" Flip-flops with built-in aging sensors (e.g., [Agarwal 07], [Agarwal 08]), consisting of stability checkers that check for signal transitions at the outputs of the circuit under test, minimize the need for hazard-free tests [Franco 91].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"R. L. Haupt, and S. E. Haupt, Practical genetic Algorithms, 2nd ed.: Wiley & Sons, 2004.","title":"Practical genetic Algorithms","context":[],"refType":"biblio","id":"ref11"},{"order":"12","text":"K. Heragu, et al., \"Fast identification of untestable delay faults using implications,\" ICCAD, 1997.","title":"Fast identification of untestable delay faults using implications","context":[{"sec":"sec3d","text":" Several techniques for identifying unsensitizable paths exist [Heragu 97], [Kajihara 97], [Murakami 00].","part":"1"}],"links":{"documentLink":"/document/643606","pdfSize":"628KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Jeffrey Hicks, et al., \"45nm Transistor Reliability,\" Intel Technology Journal, June, 2008.","title":"45nm Transistor Reliability","context":[{"sec":"sec1","text":" Moreover, there is significant concern about increased aging with CMOS scaling [Hicks 08], [Kuhn 08].","part":"1"}],"links":{"documentLink":"/document/5173277","pdfSize":"474KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"J. H. Holland, Adaptation in Natural and Artificial Systems, Ann Arbor, University of Michigan Press, 1975.","title":"Adaptation in Natural and Artificial Systems","context":[],"refType":"biblio","id":"ref14"},{"order":"15","text":"H. Inoue, et al., \"VAST: Virtualization-Assisted Concurrent Autonomous Self-Test,\" ITC, 2008.","context":[{"sec":"sec1","text":"This paper presents techniques for selecting paths to be tested for aging during on-line circuit failure prediction using on-line self-test techniques such as Logic BIST, CASP [Li 08] or VAST [Inoue 08].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"S. Joshi and S. Boyd, \"An Efficient Method for Large-Scale Gate Sizing,\" IEEE Trans. Circuits and Systems I: pp. 2,760-2,773, October, 2008.","title":"An Efficient Method for Large-Scale Gate Sizing","context":[{"sec":"sec5","text":" The non-differentiable max function is approximated as: \\$\\max(a_{1}, a_{2}, \\cdots, a_{n})\\cong(a_{1}^{m}+a_{1}^{m}+\\cdots+a_{n}^{m})^{{}^{1\\!\\!}/_{\\!\\!m}}, m\\geq\\$ [Joshi 03].","part":"1"}],"links":{"documentLink":"/document/4468751","pdfSize":"563KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"H. F. Jyu, et al., \"Statistical timing analysis of combinational logic circuits,\" IEEE Trans. VLSI, pp. 126-137, June 1993.","title":"Statistical timing analysis of combinational logic circuits","context":[{"sec":"sec3","text":" It may be possible to combine statistical path selection (e.g., [Blaauw 08], [Jyu 93], [Liou 03], [Wang 04]) with our techniques.","part":"1"}],"links":{"documentLink":"/document/238423","pdfSize":"1264KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"S. Kajihara, et al., \"A method for identifying robust dependent and functionally unsensitizable paths,\" Tenth International Conference on VLSI Design, 1997.","title":"A method for identifying robust dependent and functionally unsensitizable paths","context":[{"sec":"sec3d","text":" Several techniques for identifying unsensitizable paths exist [Heragu 97], [Kajihara 97], [Murakami 00].","part":"1"}],"links":{"documentLink":"/document/567965","pdfSize":"710KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"Krishnan, et al., \"NBTI impact on transistor and circuit: models, mechanisms and scaling effects\" IEDM, 2003.","title":"NBTI impact on transistor and circuit: Models, mechanisms and scaling effects IEDM","context":[{"sec":"sec2","text":" Note that, the techniques presented in this paper are applicable for other aging models as well (e.g., [Krishnan 03], [Paul 05], [Reddy 02]) as well as NMOS bias temperature instability (PBTI) which can be important in future technologies [Berkuser 07].","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"B. Krishnamurthy, I. G. Tollis, \"Improved techniques for estimating signal probabilities,\" IEEE Trans. Computers, pp. 1041-1045, July, 1989.","title":"Improved techniques for estimating signal probabilities","context":[],"links":{"documentLink":"/document/30854","pdfSize":"615KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"B. Kruseman, et al., \"On hazard-free patterns for fine-delay fault testing,\" ITC, 2004.","context":[{"sec":"sec3d","text":" Hazard filtering [Kruseman 04] can also be useful.","part":"1"}],"refType":"biblio","id":"ref21"},{"order":"22","text":"K. Kuhn, et al., \"Managing Process Variation in Intel's 45nm CMOS Technology,\" Intel Technology Journal, June, 2008.","title":"Managing Process Variation in Intel's 45nm CMOS Technology","context":[{"sec":"sec1","text":" Moreover, there is significant concern about increased aging with CMOS scaling [Hicks 08], [Kuhn 08].","part":"1"}],"refType":"biblio","id":"ref22"},{"order":"23","text":"L. Lavagno, et al., Electronic Design Automation for Integrated Circuits Handbook, CRC Taylor & Francis, 2006.","title":"Electronic Design Automation for Integrated Circuits Handbook, CRC Taylor & Francis","context":[{"sec":"sec3","text":" The required time of a line is the latest time at which a signal must arrive in order to meet the desired clock cycle constraint [Lavagno 06].","part":"1"}],"refType":"biblio","id":"ref23"},{"order":"24","text":"D. Lee, et al., \"Empirical Validation of Yield Recovery Using Idle-Cycle Insertion,\" IEEE Design & Test of Computers, pp. 362-372, July-Aug. 2007.","title":"Empirical Validation of Yield Recovery Using Idle-Cycle Insertion","context":[{"sec":"sec3d","text":" For delay testing using scan chains, one must also be careful about over-testing and under-testing [Ahmed 06a], [Ahmed 06b], [Lee 07], [Rearick 05].","part":"1"}],"links":{"documentLink":"/document/4293182","pdfSize":"1216KB"},"refType":"biblio","id":"ref24"},{"order":"25","text":"W. N. Li, et al., \"On Path Selection in Combinational Logic-Circuits,\" DAC, 1988.","context":[{"sec":"sec6","text":" [Li 89], [Li 90], [Sharma 02] focus on the problem where gate delays are fixed numbers.","part":"1"}],"refType":"biblio","id":"ref25"},{"order":"26","text":"W. N. Li, et al., \"Long and short covering edges in combination logic circuits,\" ICCAD, 1990.","title":"Long and short covering edges in combination logic circuits","context":[{"sec":"sec6","text":"Path selection for delay testing is a very well known problem and several solutions exist. [Li 89], [Li 90], [Sharma 02] focus on the problem where gate delays are fixed numbers.","part":"1"}],"links":{"documentLink":"/document/62769","pdfSize":"961KB"},"refType":"biblio","id":"ref26"},{"order":"27","text":"Y. Li, et al., \"CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns,\" DATE, 2008.","title":"CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns","context":[{"sec":"sec1","text":"This paper presents techniques for selecting paths to be tested for aging during on-line circuit failure prediction using on-line self-test techniques such as Logic BIST, CASP [Li 08] or VAST [Inoue 08].","part":"1"}],"links":{},"refType":"biblio","id":"ref27"},{"order":"28","text":"J.-J. Liou, et al., \"Experience in critical path selection for deep sub-micron delay test and timing validation,\" ASPDAC, 2003.","title":"Experience in critical path selection for deep sub-micron delay test and timing validation","context":[{"sec":"sec3","text":" It may be possible to combine statistical path selection (e.g., [Blaauw 08], [Jyu 93], [Liou 03], [Wang 04]) with our techniques.","part":"1"}],"links":{"documentLink":"/document/1195120","pdfSize":"678KB"},"refType":"biblio","id":"ref28"},{"order":"29","text":"R. Marculescu, et al., \"Probabilistic modeling of dependencies during switching activity analysis,\" IEEE Trans. CAD, pp. 73-83, February, 1998.","title":"Probabilistic modeling of dependencies during switching activity analysis","context":[{"sec":"sec5","text":" Depending on the application, this assumption may not hold and it may be possible to extend our analysis using correlation analysis [Marculescu 98], [Uchino 96].","part":"1"}],"links":{"documentLink":"/document/681258","pdfSize":"397KB"},"refType":"biblio","id":"ref29"},{"order":"30","text":"S. Mitra, \"Globally Optimized Robust Systems to Overcome Scaled CMOS Reliability Challenges,\" DATE, 2008.","title":"Globally Optimized Robust Systems to Overcome Scaled CMOS Reliability Challenges","context":[{"sec":"sec1","text":"On-line circuit failure prediction [Agarwal 07], [Agarwal 08], [Mitra 08a], [Mitra 08b] can overcome circuit aging challenges in an adaptive fashion for robust systems with built-in self-healing.","part":"1"}],"links":{},"refType":"biblio","id":"ref30"},{"order":"31","text":"S. Mitra, \"Circuit failure prediction for robust system design in scaled CMOS,\" IRPS, 2008.","title":"Circuit failure prediction for robust system design in scaled CMOS","context":[{"sec":"sec1","text":"On-line circuit failure prediction [Agarwal 07], [Agarwal 08], [Mitra 08a], [Mitra 08b] can overcome circuit aging challenges in an adaptive fashion for robust systems with built-in self-healing.","part":"1"}],"links":{"documentLink":"/document/4558940","pdfSize":"205KB"},"refType":"biblio","id":"ref31"},{"order":"32","text":"A. Murakami, et al., \"Selection of potentially testable path delay faults for test generation,\" ITC, 2000.","context":[{"sec":"sec3d","text":" Several techniques for identifying unsensitizable paths exist [Heragu 97], [Kajihara 97], [Murakami 00].","part":"1"}],"refType":"biblio","id":"ref32"},{"order":"33","text":"F. Nekoogar, Timing Verification of Application-Specific Integrated Circuits, Prentice Hall, 1999.","title":"Timing Verification of Application-Specific Integrated Circuits","context":[{"sec":"sec3","text":"A static timing analysis (STA)-based path selection approach (STA-based algorithm) for transistor aging is to calculate arrival and required times with respect to aging delays using well-known STA methods [Nekoogar 99], and then to discard all lines (and paths passing through those lines) with positive slacks.","part":"1"},{"sec":"sec3c","text":" Longest path segments can be pre-computed for each gate during step 1 using non-path-enumerative techniques [Nekoogar 99].","part":"1"}],"refType":"biblio","id":"ref33"},{"order":"34","text":"\"OPENCORES.ORG\" http://opencores.org/","context":[{"sec":"sec4","text":" The Ethernet Controller and OpenRISC can be downloaded from [Opencores 09].","part":"1"}],"refType":"biblio","id":"ref34"},{"order":"35","text":"\"An Open Source Processor used in Sun SPARC Servers\" http://www.opensparc.net/","title":"An Open Source Processor used in Sun SPARC Servers","context":[{"sec":"sec4","text":" The OpenSparc ALU is the arithmetic logic unit of the OpenSPARC T1 core [OpenSPARC 09].","part":"1"}],"refType":"biblio","id":"ref35"},{"order":"36","text":"S. Padmanaban, and S. Tragoudas, \"A critical path selection method for delay testing,\" ITC, 2004.","context":[{"sec":"sec6","text":" The method presented in [Padmanaban 04], [Padmanaban 05] considers path selection using bounded delay model.","part":"1"}],"refType":"biblio","id":"ref36"},{"order":"37","text":"S. Padmanaban, and S. Tragoudas, \"Efficient identification of (critical) testable path delay faults using decision diagrams,\" IEEE Trans. CAD, pp. 77-87, Jan, 2005.","title":"Efficient identification of (critical) testable path delay faults using decision diagrams","context":[{"sec":"sec6","text":" The method presented in [Padmanaban 04], [Padmanaban 05] considers path selection using bounded delay model.","part":"1"}],"links":{"documentLink":"/document/1372663","pdfSize":"443KB"},"refType":"biblio","id":"ref37"},{"order":"38","text":"K. P. Parker, E. J. McCluskey, \"Probabilistic Treatment of General Combinational Networks,\" IEEE Trans. Computers, pp. 668-670, June, 1975.","title":"Probabilistic Treatment of General Combinational Networks","context":[{"sec":"sec5","text":" The signal probability of a given line is the probability that the line has logic value 1 [Parker 75].","part":"1"},{"sec":"sec5","text":" Hence, probability propagation methods described in [Parker 75] can be directly used to calculate the signal probability of each line in the circuit.","part":"1"},{"sec":"sec5","text":" Term \\$\\alpha_{j}\\$ is a function of \\$p_{i}\\$'s [Parker 75].","part":"1"}],"links":{"documentLink":"/document/1672872","pdfSize":"555KB"},"refType":"biblio","id":"ref38"},{"order":"39","text":"B. C. Paul, et al., \"Impact of NBTI on the temporal performance degradation of digital circuits,\" IEEE Electron Device Letters, pp. 560-562, August, 2005.","title":"Impact of NBTI on the temporal performance degradation of digital circuits","context":[{"sec":"sec2","text":" Note that, the techniques presented in this paper are applicable for other aging models as well (e.g., [Krishnan 03], [Paul 05], [Reddy 02]) as well as NMOS bias temperature instability (PBTI) which can be important in future technologies [Berkuser 07].","part":"1"}],"links":{"documentLink":"/document/1468222","pdfSize":"196KB"},"refType":"biblio","id":"ref39"},{"order":"40","text":"J. Rearick and R. Rodgers, \"Calibrating Clock Stretch during AC Scan Testing,\" ITC, 2005.","context":[{"sec":"sec3d","text":" For delay testing using scan chains, one must also be careful about over-testing and under-testing [Ahmed 06a], [Ahmed 06b], [Lee 07], [Rearick 05].","part":"1"}],"refType":"biblio","id":"ref40"},{"order":"41","text":"V. Reddy, et al., \"Impact of negative bias temperature instability on digital circuit reliability,\" IRPS, 2002.","title":"Impact of negative bias temperature instability on digital circuit reliability","context":[{"sec":"sec2","text":" Note that, the techniques presented in this paper are applicable for other aging models as well (e.g., [Krishnan 03], [Paul 05], [Reddy 02]) as well as NMOS bias temperature instability (PBTI) which can be important in future technologies [Berkuser 07].","part":"1"}],"refType":"biblio","id":"ref41"},{"order":"42","text":"D. K. Schroder, and J. A. Babcock, \"Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing,\" Journal of Applied Physics, pp. 1-18, July, 2003.","title":"Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing","context":[{"sec":"sec1","text":" For example, Negative Bias Temperature Instability or NBTI is a dominant transistor aging mechanism which degrades the threshold voltage of a PMOS transistor over time, resulting in circuit speed degradation [Borkar 06], [Schroder 03].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.1567461"},"refType":"biblio","id":"ref42"},{"order":"43","text":"M. Sharma, and J. H. Patel, \"Finding a small set of longest testable paths that cover every gate,\" ITC, 2002.","context":[{"sec":"sec6","text":"Path selection for delay testing is a very well known problem and several solutions exist. [Li 89], [Li 90], [Sharma 02] focus on the problem where gate delays are fixed numbers.","part":"1"}],"refType":"biblio","id":"ref43"},{"order":"44","text":"S. Tani, et al., \"Efficient path selection for delay testing based on partial path evaluation,\" VTS, 1998.","context":[{"sec":"sec6","text":" A bounded delay model is used in [Tani 98], [Tani 99] to account for process variations.","part":"1"},{"sec":"sec6","text":" The algorithms presented in [Tani 98], [Tani 99] exploit sharing among paths and use structural correlation for path pruning.","part":"1"}],"refType":"biblio","id":"ref44"},{"order":"45","text":"S. Tani, et al., \"Efficient path selection for delay testing based on path clustering,\" JETTA, pp. 75-85, Aug 1999.","title":"Efficient path selection for delay testing based on path clustering","context":[{"sec":"sec6","text":" A bounded delay model is used in [Tani 98], [Tani 99] to account for process variations.","part":"1"},{"sec":"sec6","text":" The algorithms presented in [Tani 98], [Tani 99] exploit sharing among paths and use structural correlation for path pruning.","part":"1"}],"links":{"documentLink":"/document/670867","pdfSize":"239KB"},"refType":"biblio","id":"ref45"},{"order":"46","text":"T. Uchino, et al., \"Switching activity analysis for sequential circuits using Boolean approximation method,\" ISLPED, 1996.","title":"Switching activity analysis for sequential circuits using Boolean approximation method","context":[{"sec":"sec5","text":" Depending on the application, this assumption may not hold and it may be possible to extend our analysis using correlation analysis [Marculescu 98], [Uchino 96].","part":"1"}],"links":{"documentLink":"/document/542734","pdfSize":"612KB"},"refType":"biblio","id":"ref46"},{"order":"47","text":"L. C. Wang, et al., \"Critical path selection for delay fault testing based upon a statistical timing model,\" IEEE Trans. CAD, pp. 1550-1565, November, 2004.","title":"Critical path selection for delay fault testing based upon a statistical timing model","context":[{"sec":"sec3","text":" It may be possible to combine statistical path selection (e.g., [Blaauw 08], [Jyu 93], [Liou 03], [Wang 04]) with our techniques.","part":"1"}],"links":{"documentLink":"/document/1350881","pdfSize":"692KB"},"refType":"biblio","id":"ref47"},{"order":"48","text":"W. Wang, et al., \"An efficient method to identify critical gates under circuit aging,\" ICCAD, 2007.","title":"An efficient method to identify critical gates under circuit aging","context":[{"sec":"sec2","text":" For NBTI-aware timing analysis, characterization of \\$\\Delta t\\$ for various logic gates in a technology library is discussed [Wang 07].","part":"1"},{"sec":"sec6","text":" [Wang 07] defines a set of protected paths as the paths whose delays exceed the clock period of a circuit under worst aging and introduces path-enumerative methods for finding them.","part":"1"}],"refType":"biblio","id":"ref48"},{"order":"49","text":"S. Yen, et al., \"Efficient Algorithms for Extracting the K Most Critical Paths in Timing Analysis,\" DAC, 1989.","context":[{"sec":"sec3d","text":" Efficient algorithms to find \\$k\\$ longest paths segments in a circuit exist [Yen 89].","part":"1"}],"refType":"biblio","id":"ref49"}],"articleNumber":"5116636","formulaStrippedArticleTitle":"Testing for Transistor Aging","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5116636/","displayDocTitle":"Testing for Transistor Aging","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5116636/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5116636","openAccessFlag":"F","title":"Testing for Transistor Aging","contentTypeDisplay":"Conferences","mlTime":"PT0.536356S","lastupdate":"2021-10-22","contentType":"conferences","definitions":"false","publicationNumber":"5116585"},{"_id":5116638,"references":[{"order":"1","text":"A. Singh, \"Scan Delay Testing of Nanometer SOCs,\" Tutorial, VLSI Test Symposium, May 2007.","title":"Scan Delay Testing of Nanometer SOCs","context":[{"sec":"sec1","text":"Scan-based delay fault testing has been well studied in academic research and is becoming commonplace as a delay-defect screening technology in the industry, either replacing or complementing traditional functional speed defect test content [1], [2].","part":"1"}],"links":{"documentLink":"/document/4450471","pdfSize":"529KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Krstic and K.-T. Cheng, \"Delay Fault Testing for VLSI Circuits,\" Springer US, 1998.","title":"Delay Fault Testing for VLSI Circuits","context":[{"sec":"sec1","text":"Scan-based delay fault testing has been well studied in academic research and is becoming commonplace as a delay-defect screening technology in the industry, either replacing or complementing traditional functional speed defect test content [1], [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Rearick, \"Too Much Delay Fault Coverage Is A Bad Thing,\" International Test Conference, 2001.","title":"Too Much Delay Fault Coverage Is A Bad Thing","context":[{"sec":"sec1","text":"The first concern was raised by Rearick in [3], where the author showed that a high-coverage delay test can lead to over-testing of a design.","part":"1"}],"links":{"documentLink":"/document/966682","pdfSize":"730KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Rearick and R. Rodgers, \"Calibrating Clock Stretch During AC Scan Testing,\" International Test Conference, 2005.","title":"Calibrating Clock Stretch During AC Scan Testing","context":[{"sec":"sec1","text":"The second issue was also raised by Rearick, et al. in [4].","part":"1"}],"links":{"documentLink":"/document/1583984","pdfSize":"397KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Muhtaroglu, G. Taylor and T. Rahal-Arabi, \"On-Die Droop Detector for Analog Sensing of Power Supply Noise,\" IEEE Journal of Solid-State Circuits, Pg. 651-660, Vol. 39, No. 4, April 2004.","title":"On-Die Droop Detector for Analog Sensing of Power Supply Noise","context":[{"sec":"sec2","text":"When talking about a power supply network's response to a sudden change in current, it is important to understand the difference between the first, second and third droop events [5].","part":"1"}],"links":{"documentLink":"/document/1278584","pdfSize":"940KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"H.Y. Loo, B.H. Oh, P.T. Oh and E.K. Lee, \"CPU Package Design Optimization for Performance Improvement and Package Cost Reduction,\" International Conference on Electronic Materials and Packaging, 2006.","title":"CPU Package Design Optimization for Performance Improvement and Package Cost Reduction","context":[{"sec":"sec2","text":"The resonant frequency of the first droop is determined by the package characteristics and is fixed for a particular design [6].","part":"1"}],"links":{"documentLink":"/document/4430591","pdfSize":"1992KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"P. Maxwell, I. Hartanto and L. Bentz, \"Comparing Functional and Structural Tests,\" International Test Conference, 2000.","title":"Comparing Functional and Structural Tests","context":[{"sec":"sec3","text":"A number of experiments have been described [7], [8] to compare the delay defect screening capabilities of at-speed scan tests and traditional functional tests.","part":"1"}],"links":{"documentLink":"/document/894231","pdfSize":"687KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Zeng, M. Abadir, G. Vandling, L. Wang, A. Kolhatkar and J. Abraham, \"On Correlating Structural Tests with Functional Tests for Speed Binning of High Performance Design,\" International Test Conference, 2004.","title":"On Correlating Structural Tests with Functional Tests for Speed Binning of High Performance Design","context":[{"sec":"sec3","text":"A number of experiments have been described [7], [8] to compare the delay defect screening capabilities of at-speed scan tests and traditional functional tests.","part":"1"}],"links":{"documentLink":"/document/1386934","pdfSize":"421KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"D. Josephson and B. Gottlieb, \"Advances in Electronic Testing: Ch. 3: Silicon Debug,\" Springer US, 2006.","title":"Advances in Electronic Testing","context":[{"sec":"sec3a","text":" The pass/fail status of the tests at each operating condition can then be plotted in a 2-D chart, which is typically referred to as a shmoo [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"J. Saxena, K. Butler, V. Jayaram, S. Kundu, N. V. Arvind, P. Sreeprakash and M. Hachinger, \"A Case Study of IR-Drop in Structured At-Speed Testing,\" International Test Conference, 2003.","title":"A Case Study of IR-Drop in Structured At-Speed Testing","context":[{"sec":"sec1","text":" It is undesirable to further constrain the ATPG tools, since it may lead to greatly reduced coverage and increased run times [10].","part":"1"},{"sec":"sec5","text":"Past research has also shown that the effects of droop can be mitigated by constraining the ATPG algorithms to reduce the amount of switching activity during at-speed scan testing [10], [13].","part":"1"},{"sec":"sec7","text":"Additional correlation measurements have shown that at-speed scan patterns exhibit a much higher failure rate than functional tests at the specified Vmin of our design (also reported in [10]).","part":"1"}],"links":{"documentLink":"/document/1271098","pdfSize":"816KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"H. Liu, H. Li, Y. Hu and X. Li, \"A Scan-Based Delay Test Method for Reduction of Over-testing,\" International Symposium on Electronic Design, Test & Applications, 2008.","title":"A Scan-Based Delay Test Method for Reduction of Over-testing","context":[{"sec":"sec5","text":"One of the options that have been proposed to reduce the effect of power supply droop [11] is to increase the length of the capture sequence and apply the first few capture cycles at slower speeds.","part":"1"}],"links":{"documentLink":"/document/4459606","pdfSize":"473KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"B. Nadeau-Dostie, K. Takeshita and J. C\u00f4t\u00e9, \"Power-Aware At-Speed Scan Test Methodology for Circuits with Synchronous Clocks,\" International Test Conference, 2008.","title":"Power-Aware At-Speed Scan Test Methodology for Circuits with Synchronous Clocks","context":[{"sec":"sec6","text":"In [12], it was reported that the at-speed content showed additional miscorrelation in the first 12 vectors.","part":"1"},{"sec":"sec6","text":" From the data reported in [12], the second droop recovery takes 200\u03bcs, the shift frequency is 50 MHz (20ns/bit) and the average chain length is 412 bits.","part":"1"}],"links":{"documentLink":"/document/4700574","pdfSize":"321KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"S. Sde-Paz and E. Salomon, \"Frequency and Power Correlation between At-Speed Scan and Functional Tests,\" International Test Conference, 2008.","title":"Frequency and Power Correlation between At-Speed Scan and Functional Tests","context":[{"sec":"sec5","text":"Past research has also shown that the effects of droop can be mitigated by constraining the ATPG algorithms to reduce the amount of switching activity during at-speed scan testing [10], [13].","part":"1"}],"links":{"documentLink":"/document/4700586","pdfSize":"2932KB"},"refType":"biblio","id":"ref13"}],"articleNumber":"5116638","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Understanding Power Supply Droop during At-Speed Scan Testing","publisher":"IEEE","htmlAbstractLink":"/document/5116638/","displayDocTitle":"Understanding Power Supply Droop during At-Speed Scan Testing","isConference":true,"htmlLink":"/document/5116638/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5116638","openAccessFlag":"F","title":"Understanding Power Supply Droop during At-Speed Scan Testing","contentTypeDisplay":"Conferences","mlTime":"PT0.376742S","lastupdate":"2021-11-02","contentType":"conferences","definitions":"false","publicationNumber":"5116585"},{"_id":5116651,"references":[{"order":"1","text":"B. Razavi, \"Design Considerations for Direct-Conversion Receivers,\" IEEE TCAS-II, vol. 44, no. 6, pp. 428-435, Jun 1997.","title":"Design Considerations for Direct-Conversion Receivers","context":[{"sec":"sec1","text":" For example, 2% gain imbalance and 2\u00b0 phase imbalance reduce the ideally infinite image rejection to 40dB at the receiver [1]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/592569","pdfSize":"125KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J. Crols and M. Steyaert, \"A Single-Chip 900 MHz CMOS Receiver Front-End with A High Performance Low-IF Topology,\" IEEE TJSSC, vol. 30, no. 12, p. 14831492, Dec 1995.","title":"A Single-Chip 900 MHz CMOS Receiver Front-End with A High Performance Low-IF Topology","context":[{"sec":"sec1","text":" For example, 2% gain imbalance and 2\u00b0 phase imbalance reduce the ideally infinite image rejection to 40dB at the receiver [1]\u2013[2][3].","part":"1"}],"links":{"documentLink":"/document/482196","pdfSize":"1036KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"-, \"Low-IF Topologies for High-Performance Analog Front-Ends of Fully Integrated Receivers,\" IEEE TCAS-II, vol. 45, no. 3, p. 269282, Mar 1998.","title":"Low-IF Topologies for High-Performance Analog Front-Ends of Fully Integrated Receivers","context":[{"sec":"sec1","text":" For example, 2% gain imbalance and 2\u00b0 phase imbalance reduce the ideally infinite image rejection to 40dB at the receiver [1]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/664233","pdfSize":"288KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"K. Asami, \"An Algorithm to Evaluate Wide-band Quadrature Mixers,\" in IEEE ITC, Oct 2007, pp. 1-7.","title":"An Algorithm to Evaluate Wide-band Quadrature Mixers","context":[{"sec":"sec1","text":" I/Q time skew is also an important performance parameter that typically needs to be characterized [4].","part":"1"}],"links":{"documentLink":"/document/4437642","pdfSize":"292KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Haider, S. Bhattacharya, G. Srinivasan, and A. Chatterjee, \"A System-Level Alternate Test Approach for Specification Test of RF Transceivers in Loopback Mode,\" in IEEE Int. Conference on VLSI Design, Jan 2005, pp. 289-294.","title":"A System-Level Alternate Test Approach for Specification Test of RF Transceivers in Loopback Mode","context":[{"sec":"sec1","text":" Test-dedicated load board subsystems such as frequency up/down converters for RF signal processing [5]\u2013[7] have been proposed earlier.","part":"1"},{"sec":"sec1","text":"In BiST approaches for transceiver systems, researchers have used the loop-back setup to measure circuit characteristics [5]\u2013[14] while eliminating the need of expensive RF instrumentation.","part":"1"}],"links":{"documentLink":"/document/1383290","pdfSize":"433KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Valdes-Garcia, J. Silva-Martinez, and E. Sanchez-Sinencio, \"On-Chip Testing Techniques for RF Wireless Transceivers,\" IEEE Design & Test of Computers, vol. 23, no. 4, pp. 268-277, Apr 2006.","title":"On-Chip Testing Techniques for RF Wireless Transceivers","context":[{"sec":"sec1","text":" Test-dedicated load board subsystems such as frequency up/down converters for RF signal processing [5]\u2013[6][7] have been proposed earlier.","part":"1"},{"sec":"sec1","text":" Therefore, utilization of on-chip resources for test purposes [6]\u2013[8], which is also known as built-in-self-test (BiST), has received much attention recently.","part":"1"},{"sec":"sec1","text":"In BiST approaches for transceiver systems, researchers have used the loop-back setup to measure circuit characteristics [5]\u2013[6][14] while eliminating the need of expensive RF instrumentation.","part":"1"}],"links":{"documentLink":"/document/1683713","pdfSize":"162KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Dabrowski and R. Ramzan, \"Offset Loopback Test For IC RF Transceivers,\" Jun 2006, pp. 583-586.","title":"Offset Loopback Test For IC RF Transceivers","context":[{"sec":"sec1","text":" Test-dedicated load board subsystems such as frequency up/down converters for RF signal processing [5]\u2013[7] have been proposed earlier.","part":"1"},{"sec":"sec1","text":" Therefore, utilization of on-chip resources for test purposes [6]\u2013[7][8], which is also known as built-in-self-test (BiST), has received much attention recently.","part":"1"},{"sec":"sec1","text":"In BiST approaches for transceiver systems, researchers have used the loop-back setup to measure circuit characteristics [5]\u2013[7][14] while eliminating the need of expensive RF instrumentation.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"E. Erdogan and S. Ozev, \"Single-Measurement Diagnostic Test Method for Parametric Faults of I/Q Modulating RF Transceivers,\" in IEEE VTS, May 2008, pp. 209-214.","title":"Single-Measurement Diagnostic Test Method for Parametric Faults of I/Q Modulating RF Transceivers","context":[{"sec":"sec1","text":" Therefore, utilization of on-chip resources for test purposes [6]\u2013[8], which is also known as built-in-self-test (BiST), has received much attention recently.","part":"1"},{"sec":"sec1","text":"In BiST approaches for transceiver systems, researchers have used the loop-back setup to measure circuit characteristics [5]\u2013[8][14] while eliminating the need of expensive RF instrumentation.","part":"1"},{"sec":"sec1","text":" In our earlier work, we proposed a loop-back diagnostic test solution for QPSK systems [8].","part":"1"},{"sec":"sec1","text":"The multi-site approach that we propose herein resembles the loop-back based diagnostic test approach we presented in our earlier work [8].","part":"1"},{"sec":"sec1","text":" The time-variance of the I/Q symbols prohibits the use of the estimation technique presented in [8].","part":"1"},{"sec":"sec4","text":"While we have presented a similar transceiver model with impairments in [8], we modify this model to add the effect of the additional unknowns into the equations.","part":"1"},{"sec":"sec4","text":" As such, we cannot apply the technique that we have developed in [8].","part":"1"},{"sec":"sec4","text":" If we take I arms as reference for both the transmitter (of DUT A) and the receiver (of DUT B), and follow similar steps as in [8] using the new two-device system model, we can calculate the I/Q signals at the receiver output of DUT B (after channel filtering to eliminate the high frequency components of the down converted I/Q signals due to the frequency mixing operation) as:  where \\$\\alpha(t)\\$ is due to frequency/phase offsets between LOs and the path delay. \\$\\alpha(t)\\$ is expressed as follows .","part":"1"},{"sec":"sec5","text":"In our earlier work [8], the matrix entries in Equation 7 representing the system behavior were time-independent.","part":"1"}],"links":{"documentLink":"/document/4511724","pdfSize":"305KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"D. Lupea, U. Pursche, and H. Jentschel, \"RF-BIST: Loopback Spectral Signature Analysis,\" in IEEE DATE, Apr 2003, pp. 478-483.","title":"RF-BIST: Loopback Spectral Signature Analysis","context":[{"sec":"sec1","text":" Some or all of the tester resources required for the particular test can be implemented on-chip [9]\u2013[11].","part":"1"},{"sec":"sec1","text":"In BiST approaches for transceiver systems, researchers have used the loop-back setup to measure circuit characteristics [5]\u2013[9][14] while eliminating the need of expensive RF instrumentation.","part":"1"}],"links":{"documentLink":"/document/1253655","pdfSize":"921KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J. Dabrowski, \"BiST Model for IC RF-Transceiver Frontend,\" in IEEE Int. Symposium on Defect and Fault Tolerance in VLSI Systems, Nov 2003, pp. 295-302.","title":"BiST Model for IC RF-Transceiver Frontend","context":[{"sec":"sec1","text":" Some or all of the tester resources required for the particular test can be implemented on-chip [9]\u2013[10][11].","part":"1"},{"sec":"sec1","text":"In BiST approaches for transceiver systems, researchers have used the loop-back setup to measure circuit characteristics [5]\u2013[10][14] while eliminating the need of expensive RF instrumentation.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"S. Bhattacharya and A. Chatterjee, \"A Built-in Loopback Test Methodology for RF Transceiver Circuits Using Embedded Sensor Circuits,\" in IEEE ATS, Nov 2004, pp. 68-73.","title":"A Built-in Loopback Test Methodology for RF Transceiver Circuits Using Embedded Sensor Circuits","context":[{"sec":"sec1","text":" Some or all of the tester resources required for the particular test can be implemented on-chip [9]\u2013[11].","part":"1"},{"sec":"sec1","text":"In BiST approaches for transceiver systems, researchers have used the loop-back setup to measure circuit characteristics [5]\u2013[11][14] while eliminating the need of expensive RF instrumentation.","part":"1"}],"links":{"documentLink":"/document/1376538","pdfSize":"203KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"S. Ozev and C. Olgaard, \"Wafer-level RF Test and DfT for VCO Modulating Transceiver Architectures,\" in IEEE VTS, Apr 2004, pp. 217-222.","title":"Wafer-level RF Test and DfT for VCO Modulating Transceiver Architectures","context":[{"sec":"sec1","text":"In BiST approaches for transceiver systems, researchers have used the loop-back setup to measure circuit characteristics [5]\u2013[12][14] while eliminating the need of expensive RF instrumentation.","part":"1"}],"links":{"documentLink":"/document/1299246","pdfSize":"1368KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"E. Acar and S. Ozev, \"Delayed-RF Based Test Development for FM Transceivers Using Signature Analysis,\" in IEEE ITC, Oct 2004, pp. 783-792.","title":"Delayed-RF Based Test Development for FM Transceivers Using Signature Analysis","context":[{"sec":"sec1","text":"In BiST approaches for transceiver systems, researchers have used the loop-back setup to measure circuit characteristics [5]\u2013[13][14] while eliminating the need of expensive RF instrumentation.","part":"1"}],"links":{"documentLink":"/document/1387341","pdfSize":"682KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"G. Srinivasan, A. Chatterjee, and F. Taenzler, \"Alternate Loop-back Diagnostic Tests for Wafer-level Diagnosis of Modern Wireless Transceivers Using Spectral Signatures,\" in IEEE VTS, May 2006, pp. 1-6.","title":"Alternate Loop-back Diagnostic Tests for Wafer-level Diagnosis of Modern Wireless Transceivers Using Spectral Signatures","context":[{"sec":"sec1","text":"In BiST approaches for transceiver systems, researchers have used the loop-back setup to measure circuit characteristics [5]\u2013[14] while eliminating the need of expensive RF instrumentation.","part":"1"}],"links":{"documentLink":"/document/1617593","pdfSize":"613KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"L. Zhang, D. Heaton, and H. Largey, \"Low cost multisite testing of quadruple band GSM transceivers,\" in IEEE ITC, Nov 2005, pp. 1-7.","title":"Low cost multisite testing of quadruple band GSM transceivers","context":[{"sec":"sec1","text":" Fortunately, there is recent trend towards multi-site testing in high volume production environment which can take advantage of multiple devices on the load boards [15], [16].","part":"1"}],"links":{"documentLink":"/document/1583999","pdfSize":"494KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"G. Srinivasan, H. Chao, and F. Taenzler, \"Octal-Site EVM Tests for WLAN Transceivers on 'Very' Low-Cost ATE Platforms,\" in IEEE ITC, Oct 2008, pp. 1-9.","title":"Octal-Site EVM Tests for WLAN Transceivers on 'Very' Low-Cost ATE Platforms","context":[{"sec":"sec1","text":" Fortunately, there is recent trend towards multi-site testing in high volume production environment which can take advantage of multiple devices on the load boards [15], [16].","part":"1"}],"links":{"documentLink":"/document/4700601","pdfSize":"613KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"S. Ozev, C. Olgaard, and A. Orailoglu, \"Testability Implications in Low-Cost Integrated Radio Transceivers: A Bluetooth Case Study,\" in IEEE ITC, Nov 2001, pp. 965-974.","title":"Testability Implications in Low-Cost Integrated Radio Transceivers: A Bluetooth Case Study","context":[{"sec":"sec1","text":" This makes the approach applicable to a wide range of architectures, including low-IF, and wide-IF architectures, where direct loop-back is not feasible [17].","part":"1"}],"links":{"documentLink":"/document/966721","pdfSize":"1058KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"T. Coleman and Y. Li, \"On the Convergence of Reflective Newton Methods for Large-Scale Nonlinear Minimization Subject to Bounds,\" Mathematical Programming, vol. 67, no. 2, pp. 189-224, 1994.","title":"On the Convergence of Reflective Newton Methods for Large-Scale Nonlinear Minimization Subject to Bounds","context":[{"sec":"sec2","text":"In order to extract impairment parameters, we have developed a new nonlinear analysis technique based on NLS [18] that can handle the time-dependent mapping between baseband input/output signals and system parameters.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF01582221"},"refType":"biblio","id":"ref18"},{"order":"19","text":"J. Yoon and W. Eisenstadt, \"Embedded Loopback Test for RF ICs,\" IEEE TIM, vol. 54, no. 5, pp. 1715-1720, Oct 2005.","title":"Embedded Loopback Test for RF ICs","context":[{"sec":"sec3","text":" An attenuator may be needed to reduce the powerful transmitter output to within the dynamic range of the receiver [19].","part":"1"}],"links":{"documentLink":"/document/1514620","pdfSize":"522KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"3GPP. (2008, Sep) The 3rd Generation Partnership Project Agreement. [Online]. Available: http://www.3gpp.org","context":[{"sec":"sec3b","text":" We have used GMSK digital modulation technique to generate test input signals from the Normal GSM Burst [20] to be compatible with the packet based GSM transceiver standard.","part":"1"},{"sec":"sec6a","text":" GSM packet format, which is defined in [20], is used to generate test inputs with pulse duration of 1.25 \\$\\mu s\\$.","part":"1"}],"refType":"biblio","id":"ref20"}],"articleNumber":"5116651","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A Packet Based 2x-Site Test Solution for GSM Transceivers with Limited Tester Resources","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5116651/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5116651/","xploreDocumentType":"Conference Publication","displayDocTitle":"A Packet Based 2x-Site Test Solution for GSM Transceivers with Limited Tester Resources","articleId":"5116651","openAccessFlag":"F","title":"A Packet Based 2x-Site Test Solution for GSM Transceivers with Limited Tester Resources","contentTypeDisplay":"Conferences","mlTime":"PT0.517793S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5116585"},{"_id":5116652,"references":[{"order":"1","text":"R. B. Fair et al, \"Electrowetting-based on-chip sample processing for integrated microfluidics,\" Proc. IEDM, pp. 32.5.1-32.5.4, 2003.","context":[{"sec":"sec1","text":"The emergence of microfluidic biochips has led to the automation of laboratory procedures in biochemistry and the miniaturization of laboratory instruments [1], [2].","part":"1"},{"sec":"sec1","text":" An alternative category of microfluidic biochips relies on \u201cdigital microfluidics\u201d, which is based on the principle of electrowetting-on-dielectric [1].","part":"1"},{"sec":"sec2","text":"A digital microfluidic biochip utilizes the phenomenon of electrowetting to manipulate and move nanoliter droplets containing biological samples on a two-dimensional electrode array [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"J. Zeng and T. Korsmeyer \"Principles of droplet electrohydrodynamics for lab-on-a-chip\", Lab on a Chip, vol. 4, issue, 44, pp. 265-277, 2004","title":"Principles of droplet electrohydrodynamics for lab-on-a-chip","context":[{"sec":"sec1","text":"The emergence of microfluidic biochips has led to the automation of laboratory procedures in biochemistry and the miniaturization of laboratory instruments [1], [2].","part":"1"},{"sec":"sec1","text":"Many commercially-available biochips today rely on continuous fluid flow in etched microchannels [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1039/b403082f"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R. B. Fair et al., \"Chemical and biological applications of digital-microfluidic devices\". IEEE Design & Test of Computers, vol. 24, issue 1, pp. 10-24, 2007.","title":"Chemical and biological applications of digital-microfluidic devices","context":[{"sec":"sec1","text":" These devices are now being advocated for a wide range of applications such as high-throughput DNA sequencing, immunoassays and clinical chemistry, environmental toxicity monitoring and the detection of airborne contaminants, detection of explosives such as TNT, and point-of-care diagnosis [3].","part":"1"},{"sec":"sec2","text":" In addition to electrodes, optical detectors such as LEDs and photodiodes are also integrated in digital microfluidic arrays to monitor colorimetric bioassays [3].","part":"1"}],"links":{"documentLink":"/document/4212064","pdfSize":"1362KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Berthier, Microdrops and Digital Microfluidics, William Andrew Publishing, Norwich, NY, 2008.","title":"Microdrops and Digital Microfluidics","context":[{"sec":"sec1","text":"Recent years have seen a steady increase in the system complexity of digital microfluidic biochips [4]\u2013[7].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Gong et al., \"Portable digital microfluidics platform with active but disposable lab-on-chip,\" Proc. IEEE MEMS, pp. 355-358, 2004.","title":"Portable digital microfluidics platform with active but disposable lab-on-chip","context":[{"sec":"sec1","text":"Recent years have seen a steady increase in the system complexity of digital microfluidic biochips [4]\u2013[5][7].","part":"1"}],"links":{"documentLink":"/document/1290595","pdfSize":"318KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"T. Xu et al, \"Digital microfluidic biochip for protein crystallization\", IEEE-NIH Life Science Systems and Applications Workshop, MD, 2007.","title":"Digital microfluidic biochip for protein crystallization","context":[{"sec":"sec1","text":"Recent years have seen a steady increase in the system complexity of digital microfluidic biochips [4]\u2013[6][7].","part":"1"},{"sec":"sec1","text":" A prototype has been developed for protein crystallization, which requires the concurrent execution of hundreds of operations [6], [8].","part":"1"}],"links":{"documentLink":"/document/5433748","pdfSize":"1382KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"I. B.-Nad et al., \"Digital microfluidics for cell-based assays\", Lab on a Chip, vol. 8, pp. 519-526, 2008.","context":[{"sec":"sec1","text":"Recent years have seen a steady increase in the system complexity of digital microfluidic biochips [4]\u2013[7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"T. Xu et al., \"Design and optimization of a digital microfluidic biochip for protein crystallization\", Proc. IEEE/ACM International Conference on Computer-Aided Design, pp. 297-301, 2008.","title":"Design and optimization of a digital microfluidic biochip for protein crystallization","context":[{"sec":"sec1","text":" A prototype has been developed for protein crystallization, which requires the concurrent execution of hundreds of operations [6], [8].","part":"1"}],"links":{"documentLink":"/document/5433748","pdfSize":"1382KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Silicon Biosystems, http://www.siliconbiosystems.com.","title":"Silicon Biosystems","context":[{"sec":"sec1","text":" A commercially available droplet-based biochip (using dielectrophoresis) embeds more than 600,000 20 \u00b5m by 20 \u00b5m electrodes with integrated optical detectors [9].","part":"1"},{"sec":"sec1","text":" However, tremendous growth has been predicted for this technology and biochips for clinical diagnostics and cell sorting are now appearing in the marketplace [9], [15].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"N. Deb and R. D. Blanton, \"Analysis of failure sources in surface-micromachined MEMS\", Proc. International Test Conference, pp. 739-749, 2007.","title":"Analysis of failure sources in surface-micromachined MEMS","context":[{"sec":"sec1","text":"A number of test methods for digital microfluidic biochips have been proposed [10]\u2013[14].","part":"1"},{"sec":"sec4","text":" These test methods add fluid-handling aspects to MEMS testing techniques [10], [11].","part":"1"}],"links":{"documentLink":"/document/894270","pdfSize":"1022KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"A. Dhayni et al., \"Pseudorandom functional BIST for linear and nonlinear MEMS\", Proc. Design Automation and Test in Europ, pp. 664-669, 2006.","title":"Pseudorandom functional BIST for linear and nonlinear MEMS","context":[{"sec":"sec1","text":"A number of test methods for digital microfluidic biochips have been proposed [10]\u2013[11][14].","part":"1"},{"sec":"sec4","text":" These test methods add fluid-handling aspects to MEMS testing techniques [10], [11].","part":"1"}],"links":{"documentLink":"/document/1656970","pdfSize":"420KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"S. Mir et al., \"Extending fault-based testing to microelectromechanical Systems\", Journal of Electronic Testing: Theory and Applications, vol. 16, pp. 279-288, 2000.","title":"Extending fault-based testing to microelectromechanical Systems","context":[{"sec":"sec1","text":"A number of test methods for digital microfluidic biochips have been proposed [10]\u2013[12][14].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1023/A:1008303717862"},"refType":"biblio","id":"ref12"},{"order":"13","text":"T. Xu and K. Chakrabarty, \"Parallel scan-like test and multiple-defect diagnosis for digital microfluidic biochips\", IEEE Transactions on Biomedical Circuits and Systems, vol. 1, pp. 148-158, June 2007.","title":"Parallel scan-like test and multiple-defect diagnosis for digital microfluidic biochips","context":[{"sec":"sec1","text":"A number of test methods for digital microfluidic biochips have been proposed [10]\u2013[13][14].","part":"1"}],"links":{"documentLink":"/document/4375311","pdfSize":"1431KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"T. Xu and K. Chakrabarty, \"Functional testing of digital microfluidic biochips\", Proc. IEEE International Test Conference, 2007.","title":"Functional testing of digital microfluidic biochips","context":[{"sec":"sec1","text":"A number of test methods for digital microfluidic biochips have been proposed [10]\u2013[14].","part":"1"},{"sec":"sec4","text":"More recently, several techniques have been presented for the functional testing of digital microfluidic biochips [14].","part":"1"},{"sec":"sec6b","text":"The test operations used in the above testability-aware pin-constrained design method can be determined using the functional test method in [14].","part":"1"},{"sec":"sec6b","text":" According to [14], a mixing functional test can be reduced to a droplet-merging test, which actuates a series of three adjacent electrodes to determine whether two droplets can be merged on them.","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"Advanced Liquid Logic, Inc, http://www.liquid-logic.com.","context":[{"sec":"sec1","text":" However, tremendous growth has been predicted for this technology and biochips for clinical diagnostics and cell sorting are now appearing in the marketplace [9], [15].","part":"1"},{"sec":"sec1","text":"\n\nFig. 1:\nA fabricated digital microfluidic biochip [15]\n\n.","part":"1"},{"sec":"sec7b","text":" Recently, the feasibility of performing droplet-based PCR on digital microfluidics-based biochips has been successfully demonstrated [15].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"V. Srinivasan et al., \"An integrated digital microfluidic lab-on-a-chip for clinical diagnostics on human physiological fluids\". Lab on a Chip, pp. 310-315, 2004","title":"An integrated digital microfluidic lab-on-a-chip for clinical diagnostics on human physiological fluids","context":[{"sec":"sec1","text":" To further reduce the number of control pins, pin-constrained design techniques are used in practice, whereby multiple electrodes are connected to a single control pin [16]\u2013[19].","part":"1"},{"sec":"sec3","text":"Pin-constrained design of digital microfluidic biochips was first proposed and analyzed in [16].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1039/b403341h"},"refType":"biblio","id":"ref16"},{"order":"17","text":"S. K. Fan et al., \"Manipulation of multiple droplets on N\u00d7M grid by cross-reference EWOD driving scheme and pressure-contact packaging\", Proc. IEEE MEMS Conf., pp. 694-697, 2003.","title":"Manipulation of multiple droplets on N\u00d7M grid by cross-reference EWOD driving scheme and pressure-contact packaging","context":[{"sec":"sec1","text":" To further reduce the number of control pins, pin-constrained design techniques are used in practice, whereby multiple electrodes are connected to a single control pin [16]\u2013[17][19].","part":"1"},{"sec":"sec3","text":"An alternative method based on a cross-reference driving scheme is presented in [17], [18].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"T. Xu and K. Chakrabarty, \"A droplet-manipulation method for achieving high-throughput in cross-referencing-based digital microfluidic biochips\", IEEE TCAD, vol. 27, no. 11, pp. 1905-1917, November 2008.","title":"A droplet-manipulation method for achieving high-throughput in cross-referencing-based digital microfluidic biochips","context":[{"sec":"sec1","text":" To further reduce the number of control pins, pin-constrained design techniques are used in practice, whereby multiple electrodes are connected to a single control pin [16]\u2013[18][19].","part":"1"},{"sec":"sec3","text":"An alternative method based on a cross-reference driving scheme is presented in [17], [18].","part":"1"}],"links":{"documentLink":"/document/4655552","pdfSize":"1561KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"T. Xu et al., \"Automated design of pin-constrained digital microfluidic biochips under droplet-interference constraints\", ACM Journal on Emerging Technologies in Computing Systems, 2007, vol. 3, Article 14.","title":"Automated design of pin-constrained digital microfluidic biochips under droplet-interference constraints","context":[{"sec":"sec1","text":" To further reduce the number of control pins, pin-constrained design techniques are used in practice, whereby multiple electrodes are connected to a single control pin [16]\u2013[19].","part":"1"},{"sec":"sec3","text":" The partitioning algorithm is based on the concept of \u201cdroplet trace\u201d, which is extracted from the scheduling and droplet routing results produced by a synthesis tool [19].","part":"1"}],"links":{},"refType":"biblio","id":"ref19"},{"order":"20","text":"T. Xu and K. Chakrabarty, \"Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips\", Proc. IEEE/ACM Design Automation Conference, pp. 173-178, 2008.","title":"Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips","context":[{"sec":"sec3","text":"More recently a broadcast-addressing-based design technique for pin-constrained multi-functional biochips has been proposed [20].","part":"1"},{"sec":"sec5","text":"Fig. 2 shows a pin-constrained chip design for a representative protein-dilution assay [20].","part":"1"},{"sec":"sec6a","text":"The pin assignment in the proposed test-aware design method is based on the broadcast-addressing pin-constrained chip design technique presented in [20].","part":"1"},{"sec":"sec7a","text":" For comparison, the pin assignment generated using the test-oblivious broadcast-addressing method of [20] is shown in Fig. 11.","part":"1"}],"links":{},"refType":"biblio","id":"ref20"},{"order":"21","text":"H. G. Kerkhoff and M. Acar, \"Testable design and testing of micro-electro-fluidic arrays\", Proc. IEEE VTS, 2003, pp. 403-409.","title":"Testable design and testing of micro-electro-fluidic arrays","context":[{"sec":"sec4","text":" Fault models and a fault simulation method for continuous-flowmicrofluidic biochips have been proposed in [21].","part":"1"}],"links":{"documentLink":"/document/1197681","pdfSize":"352KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"F. Su et al., \"Ensuring the operational health of droplet-based microelectrofluidic biosensor systems\", IEEE Sensors, 2005, vol. 5, pp. 763-773.","title":"Ensuring the operational health of droplet-based microelectrofluidic biosensor systems","context":[{"sec":"sec4","text":" For digital microfluidic chips, techniques for defect classification, test planning, and test resource optimization were first presented [22].","part":"1"},{"sec":"sec4","text":" The test methods discussed in [22], [23] are referred to as structural test, since they route test droplets to all the electrodes in the array to ensure structural integrity.","part":"1"}],"links":{"documentLink":"/document/1468136","pdfSize":"940KB"},"refType":"biblio","id":"ref22"},{"order":"23","text":"F. Su et al., \"Defect-oriented testing and diagnosis of digital microfluidics-based biochips\", Proc. IEEE International Test Conference, pp. 487-496, 2005.","title":"Defect-oriented testing and diagnosis of digital microfluidics-based biochips","context":[{"sec":"sec4","text":" A testing method based on Euler paths in graphs is proposed in [23].","part":"1"},{"sec":"sec4","text":" The test methods discussed in [22], [23] are referred to as structural test, since they route test droplets to all the electrodes in the array to ensure structural integrity.","part":"1"},{"sec":"sec6b","text":"Given an irregular chip layout, the Euler-path-based functional test method first maps it to an undirected graph and extracts the Euler path [23].","part":"1"}],"refType":"biblio","id":"ref23"}],"articleNumber":"5116652","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Design-for-Testability for Digital Microfluidic Biochips","publisher":"IEEE","htmlAbstractLink":"/document/5116652/","displayDocTitle":"Design-for-Testability for Digital Microfluidic Biochips","isConference":true,"htmlLink":"/document/5116652/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5116652","openAccessFlag":"F","title":"Design-for-Testability for Digital Microfluidic Biochips","contentTypeDisplay":"Conferences","mlTime":"PT0.236021S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5116585"},{"_id":5116653,"references":[{"order":"1","text":"R. Wadsack, \"Fault modeling and logic simulation of CMOS and MOS integrated circuits,\" Bell Systems Tech. J., 1449-1488, May-June 1978.","title":"Fault modeling and logic simulation of CMOS and MOS integrated circuits","context":[{"sec":"sec1","text":"In the 1980s era, the failure analysis and test world knew, wrote about, and discussed the CMOS stuck-open fault failure mode [1].","part":"1"}],"links":{"documentLink":"/document/6771597","pdfSize":"1611KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J. Soden, K. Treece, M. Taylor, C. Hawkins, \"CMOS IC stuck-open fault electrical effects and design considerations,\" Int. Test Conf., pp. 423-430, August 1989.","title":"CMOS IC stuck-open fault electrical effects and design considerations","context":[{"sec":"sec1","text":" A paper written in 1989 found 125 papers written in that decade about this peculiarity, but during the 1990s only a few papers were written [2].","part":"1"},{"sec":"sec2","text":"Older technologies had larger load capacitances and minimal transistor leakage, so that high-Z drift time constants were on the order of seconds [2].","part":"1"}],"links":{"documentLink":"/document/82325","pdfSize":"718KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Li, C.W. Tseng, E.J. McCluskey, \"Testing for resistive and stuck-opens,\" Int. Test Conf., pp 1049-1058, Oct. 2001.","title":"Testing for resistive and stuck-opens","context":[{"sec":"sec1","text":" Some papers appeared since 2000 [3]\u2013[7].","part":"1"},{"sec":"sec1","text":" Li et al investigated the influence of supply voltage, speed, and temperature on testing stuck-open faults [3].","part":"1"}],"links":{"documentLink":"/document/966731","pdfSize":"968KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Li, C.W. Tseng, E.J. McCluskey, \"Diagnosis for sequence dependent chips,\" VLSI Test Symp., pp 187-192, April 2002.","title":"Diagnosis for sequence dependent chips","context":[{"sec":"sec1","text":" Some papers appeared since 2000 [3]\u2013[4][7].","part":"1"},{"sec":"sec1","text":" Some papers dealt with diagnostic tools [4]\u2013[6].","part":"1"},{"sec":"sec1","text":" Li et al showed experimental diagnosis results based in the stuck-open fault model [4].","part":"1"}],"links":{"documentLink":"/document/1011137","pdfSize":"272KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Li, E.J. McCluskey, \"Diagnosis of Resistive and Stuck-open Defects in Digital CMOS ICs,\" IEEE Trans. on Computer Aided-Design, Vol. 24, Issue 11, pp. 1748-1759, Nov. 2005.","title":"Diagnosis of Resistive and Stuck-open Defects in Digital CMOS ICs","context":[{"sec":"sec1","text":" Some papers appeared since 2000 [3]\u2013[5][7].","part":"1"},{"sec":"sec1","text":" Some papers dealt with diagnostic tools [4]\u2013[5][6].","part":"1"}],"links":{"documentLink":"/document/1522441","pdfSize":"317KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"X. Fan, W. Moore, C. Hora, G. Gronthoud, \"A novel stuck - at based method for transistor stuck-open fault diagnosis with stuck-at model,\" Int. Test Conf., Nov. 2005.","title":"A novel stuck - at based method for transistor stuck-open fault diagnosis with stuck-at model","context":[{"sec":"sec1","text":" Some papers appeared since 2000 [3]\u2013[6][7].","part":"1"},{"sec":"sec1","text":" Some papers dealt with diagnostic tools [4]\u2013[6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"X. Lin, J. Rajski, \"The Impacts of Untestable Defects on Transition Fault Testing,\" 24th IEEE VLSI Test Symposium, 30 April 2006.","context":[{"sec":"sec1","text":" Some papers appeared since 2000 [3]\u2013[7].","part":"1"},{"sec":"sec1","text":" Lin and Rajski investigated the impact of untestable faults, modeled by stuck-open faults on the quality of a transition fault test [7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"R. Rodriguez-Montanez et al., \"Impact of gate tunnelling leakage on CMOS circuits with full open defects,\" IEE Electronics Letters, Vol. 43, No. 21, 2007.","title":"Impact of gate tunnelling leakage on CMOS circuits with full open defects","context":[{"sec":"sec1","text":" Rodriguez-Montanez et al analyzed the influence of gate tunneling on the behavior of CMOS circuits with full open defects [8]\u2013[9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20072117","pdfSize":"105KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"R. Rodriguez-Montanez et al., \"Full Open Defects in Nano-metric CMOS,\" IEEE VLSI Test Symposium, pp. 119-124, 2008.","title":"Full Open Defects in Nano-metric CMOS","context":[{"sec":"sec1","text":" Rodriguez-Montanez et al analyzed the influence of gate tunneling on the behavior of CMOS circuits with full open defects [8]\u2013[9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"S. Mukhopadyay et al., \"Modeling and Analysis of Leakage Currents in Double-Gate Technologies,\" IEEE Trans. On Computer-Aided Design, Vol. 25, No. 10, Oct 2006.","title":"Modeling and Analysis of Leakage Currents in Double-Gate Technologies","context":[{"sec":"sec3b","text":" This work is based in intrinsic body symmetric device with (near midgap) metal gates MGDG which present lower leakage than symmetrical and asymmetrical devices [10].","part":"1"},{"sec":"sec3b","text":" The main leakage mechanisms for FinFET MGDG are (Fig. 3) [10]: a) subthreshold current, b) gate-to-channel leakage current, and c) edge direct tunneling (EDT).","part":"1"},{"sec":"sec3b2","text":"The total gate-to-channel tunneling current (Igc) is given by [10]: The gate to channel leakage current is divided between the source (Igcs) and the drain (Igcd).","part":"1"},{"sec":"sec3b3","text":" The equations to estimate the EDT current density for MGDG FinFET in the OFF state are given in [10].","part":"1"}],"links":{"documentLink":"/document/1677690","pdfSize":"877KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"G. Baccarani and S. Reggiani, \"A compact double-gate MOSFET model comprising quantum-mechanical and non static effects,\" IEEE Trans. Electron Devices, vol. 46, no. 8, pp. 1656-1666, Aug. 1999.","title":"A compact double-gate MOSFET model comprising quantum-mechanical and non static effects","context":[{"sec":"sec3b1","text":"The subthreshold current is given by [11]: where Cg is the effective gate capacitance, V, is the thermal voltage and S is the subthreshold swing factor (estimated using [12]).","part":"1"}],"links":{"documentLink":"/document/777154","pdfSize":"515KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Q. Cheng, et al., \"A comprehensible analytical subthreshold swing (S) model for double-gate MOSFETs,\" IEEE Trans. Electron Devices, Vol. 49, issue 6, pp. 1086-1090, 2002.","title":"A comprehensible analytical subthreshold swing (S) model for double-gate MOSFETs","context":[{"sec":"sec3b1","text":"The subthreshold current is given by [11]: where Cg is the effective gate capacitance, V, is the thermal voltage and S is the subthreshold swing factor (estimated using [12]).","part":"1"}],"links":{"documentLink":"/document/1003757","pdfSize":"292KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"L. Chang et al., \"Direct tunneling gate leakage current in double-gate and ultrathin body MOSFETs,\" IEEE Trans. Electron Devices, vol. 49, no. 12, pp. 2288-2295, Dec. 2002.","title":"Direct tunneling gate leakage current in double-gate and ultrathin body MOSFETs","context":[{"sec":"sec3b2","text":"The gate-to-channel leakage is due to Conduction Band Electron Tunneling (CBET) from the inverted channel in the ON state [13].","part":"1"},{"sec":"sec3b2","text":" The tunneling current density is given by [13]\u2013[14] as: where \\${ J} _{(j,i)}\\$ represents the tunneling current density from the \\$(j,i)th\\$ state due to the charge \\$Q _{(j,i)}\\$ confined in the energy levels \\$E_{(j,i)}\\$ [15]\u2013[16], \\$T_{WKB(i,j)}T_{R(i,j)}\\$ is the transmission probability from the \\$(j,i)th\\$ state estimated using the WKB method [14], and \\$f_{(j,i)}\\$ is the impact frequency of the electron.","part":"1"}],"links":{"documentLink":"/document/1177996","pdfSize":"612KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"L. F. Register, et al., \"Analytic model for direct tunneling current in polycristaline silicon-gate metal- oxide- semiconductor devices,\" Appl. Phys. Lett., vol. 74, pp. 457-459, 1999.","context":[{"sec":"sec3b2","text":" The tunneling current density is given by [13]\u2013[14] as: where \\${ J} _{(j,i)}\\$ represents the tunneling current density from the \\$(j,i)th\\$ state due to the charge \\$Q _{(j,i)}\\$ confined in the energy levels \\$E_{(j,i)}\\$ [15]\u2013[16], \\$T_{WKB(i,j)}T_{R(i,j)}\\$ is the transmission probability from the \\$(j,i)th\\$ state estimated using the WKB method [14], and \\$f_{(j,i)}\\$ is the impact frequency of the electron.","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, New York, 1998.","title":"Fundamentals of Modern VLSI Devices","context":[{"sec":"sec3b2","text":" The tunneling current density is given by [13]\u2013[14] as: where \\${ J} _{(j,i)}\\$ represents the tunneling current density from the \\$(j,i)th\\$ state due to the charge \\$Q _{(j,i)}\\$ confined in the energy levels \\$E_{(j,i)}\\$ [15]\u2013[16], \\$T_{WKB(i,j)}T_{R(i,j)}\\$ is the transmission probability from the \\$(j,i)th\\$ state estimated using the WKB method [14], and \\$f_{(j,i)}\\$ is the impact frequency of the electron.","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"B. Majkusiak et al., \"Semiconductor thickness effects in double-gate SOI MOSFET,\" IEEE Trans. Electron Devices, vol. 45, no. 5, pp. 1127-1133, May 1998.","title":"Semiconductor thickness effects in double-gate SOI MOSFET","context":[{"sec":"sec3b2","text":" The tunneling current density is given by [13]\u2013[14] as: where \\${ J} _{(j,i)}\\$ represents the tunneling current density from the \\$(j,i)th\\$ state due to the charge \\$Q _{(j,i)}\\$ confined in the energy levels \\$E_{(j,i)}\\$ [15]\u2013[16], \\$T_{WKB(i,j)}T_{R(i,j)}\\$ is the transmission probability from the \\$(j,i)th\\$ state estimated using the WKB method [14], and \\$f_{(j,i)}\\$ is the impact frequency of the electron.","part":"1"}],"links":{"documentLink":"/document/669563","pdfSize":"214KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"K. Yang et al., \"Characterization and modeling of edge direct tunneling (EDT) leakage in ultrathin gate oxide MOSFETs,\" IEEE Trans. Electron Devices, vol. 48, No. 6, June 2001, pp. 1159-1164.","title":"Characterization and modeling of edge direct tunneling (EDT) leakage in ultrathin gate oxide MOSFETs","context":[{"sec":"sec3b3","text":"To determine the tunneling current of an MGDG transistor in the ON state, first calculate the electric field through the oxide as [17]: where VGD is the gate-drain voltage, VFB is the flatband voltage, Vpoly is the voltage drop at the polysilicon, and VDE is the drop voltage at the overlapping drain region.","part":"1"}],"links":{"documentLink":"/document/925242","pdfSize":"182KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"http://www.maplesoft.com.","context":[{"sec":"sec3c","text":"In order to simulate circuits based in FinFET technology the different equations modeling the transistor were implemented using Maple [18].","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"Mohan Vamsi Dunga, \"Nanoscale CMOS Modeling-Technical Report No. UCB/EECS-2008-20,\" http://www.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS- 2008-20.html March 3, 2008.","context":[{"sec":"sec3c","text":"The transistor drain current behavior is based in the BSIM-CMG model [19], where all the electric variables such as currents, charges, and capacitances are derived from the surface potentials.","part":"1"},{"sec":"sec3c","text":"The intrinsic capacitance is determined using the BSIM-CMG model [19].","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"Wen. Wu et al., \"Analysis of Geometry-Dependent Parasitics in Multifin Double-Gate FinFETs,\" IEEE Trans. Electron Devices, vol. 54, No. 4, pp. 692-698, April 2007.","title":"Analysis of Geometry-Dependent Parasitics in Multifin Double-Gate FinFETs","context":[{"sec":"sec3c","text":" The overlap and fringe parasitic capacitances are determined using the models proposed in [20].","part":"1"}],"links":{"documentLink":"/document/4142911","pdfSize":"408KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"S. Mukhopadyay, et al., \"Modeling and Analysis of Gate Leakage in Ultra-thin Oxide Sub-50nm Double Gate Devices and Circuit,\" Proceedings of the Sixth International Symposium on Quality Electronic Design, 2005.","title":"Modeling and Analysis of Gate Leakage in Ultra-thin Oxide Sub-50nm Double Gate Devices and Circuit","context":[{"sec":"sec3c","text":" Figure 4 compares the gate-to-channel current densities using our implementation in Maple with that obtained in [21].","part":"1"},{"sec":"sec3c","text":"\nComparison of the density gate-to-channel tunneling current between [21] and our implementation.","part":"1"}],"links":{"documentLink":"/document/1410617","pdfSize":"1356KB"},"refType":"biblio","id":"ref21"}],"articleNumber":"5116653","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Stuck-Open Fault Leakage and Testing in Nanometer Technologies","publisher":"IEEE","displayDocTitle":"Stuck-Open Fault Leakage and Testing in Nanometer Technologies","htmlAbstractLink":"/document/5116653/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5116653/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5116653","openAccessFlag":"F","title":"Stuck-Open Fault Leakage and Testing in Nanometer Technologies","contentTypeDisplay":"Conferences","mlTime":"PT0.364848S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5116585"},{"_id":5116655,"references":[{"order":"1","text":"Bar El H., Choukri H., Naccache D., Tunstall M., Whelan C., \"The sorcerer's Apprentice guide to fault attacks\", Proceedings of the IEEE, vol. 94, no. 2, February 2006, pp. 370-382.","title":"The sorcerer's Apprentice guide to fault attacks","context":[{"sec":"sec1","text":" Attacks are known allowing a hacker to take advantage of this kind of implementation to steal secret data such as cryptographic keys [1].","part":"1"}],"links":{"documentLink":"/document/1580506","pdfSize":"1336KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Maingot V., Ferron J. B., Leveugle R., Pouget V., Douin A., \"Configuration errors analysis in SRAM-based FPGAs: software tool and practical results\". Microelectronics Reliability, Elsevier, vol. 47, no. 9-11, September-November 2007, pp. 1836-1840.","title":"Configuration errors analysis in SRAM-based FPGAs: Software tool and practical results","context":[{"sec":"sec1","text":"Previous papers reported on the analysis of the global effects of a laser-based attack, with either multiple shots and error accumulations [2] or single shots [3].","part":"1"},{"sec":"sec1","text":" These analyses have shown that the probability to flip a configuration bit depends on the value of this bit for a given design [2].","part":"1"},{"sec":"sec2c","text":"The tool used to analyze the errors generated in the configuration is based on the JBits Java classes designed by Xilinx and was presented in [2], [3].","part":"1"},{"sec":"sec4","text":" This is coherent with previous results that already announced a higher probability to flip a bit configured at 1 [2].","part":"1"},{"sec":"sec6","text":" Previous papers reported multiple bit flips due to single or multiple laser shots [2], [3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.microrel.2007.07.074"},"refType":"biblio","id":"ref2"},{"order":"3","text":"G. Canivet, J. Cl\u00e9di\u00e8re, J.B. Ferron, F. Valette, M. Renaudin, R. Leveugle, \"Detailed analyses of single laser shot effects in the configuration of a Virtex-II FPGA\", 14th IEEE International On-Line Testing symposium, Rhodes, Greece, July 6-9, 2008, pp. 289-294.","title":"Detailed analyses of single laser shot effects in the configuration of a Virtex-II FPGA","context":[{"sec":"sec1","text":"Previous papers reported on the analysis of the global effects of a laser-based attack, with either multiple shots and error accumulations [2] or single shots [3].","part":"1"},{"sec":"sec2c","text":"The tool used to analyze the errors generated in the configuration is based on the JBits Java classes designed by Xilinx and was presented in [2], [3].","part":"1"},{"sec":"sec6","text":" Previous papers reported multiple bit flips due to single or multiple laser shots [2], [3].","part":"1"}],"links":{"documentLink":"/document/4567108","pdfSize":"336KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"T. Tuan, T. Strader, S. Trimberger, \"Analysis of Data Remanence in a 90nm FPGA\", IEEE Custom Integrated Circuits Conference (CICC), 2007, pp. 93-96.","title":"Analysis of Data Remanence in a 90nm FPGA","context":[{"sec":"sec5","text":"The electrical structure of such a memory element is not similar to a classical SRAM cell [4]; the 6-transistor structure is replaced by a 5-transistor memory element, with a 6th transistor used to perform a power-up reset, avoiding any unauthorized configuration at initialization.","part":"1"},{"sec":"sec5","text":" Finally, the bit lines are precharged at high level [4] and therefore the leakage currents from both the input transistor and the reset transistor tend to force a zero on the cell output.","part":"1"}],"links":{"documentLink":"/document/4405689","pdfSize":"300KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Lesea, S. Drimer, J. J. Fabula, C. Carmichael, P. Alfke, \"The rosetta experiment: atmospheric soft error rate testing in differing technology FPGAs\", IEEE Transactions of Device and Materials Reliability, vol. 5, no. 3, September 2005, pp. 317-328.","title":"The rosetta experiment: Atmospheric soft error rate testing in differing technology FPGAs","context":[{"sec":"sec5","text":" Also, this is coherent with the main design goal for the FPGA configuration memory, i.e. stability [5].","part":"1"}],"links":{"documentLink":"/document/1545892","pdfSize":"1146KB"},"refType":"biblio","id":"ref5"}],"articleNumber":"5116655","formulaStrippedArticleTitle":"Characterization of Effective Laser Spots during Attacks in the Configuration of a Virtex-II FPGA","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"htmlAbstractLink":"/document/5116655/","displayDocTitle":"Characterization of Effective Laser Spots during Attacks in the Configuration of a Virtex-II FPGA","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5116655/","articleId":"5116655","openAccessFlag":"F","title":"Characterization of Effective Laser Spots during Attacks in the Configuration of a Virtex-II FPGA","contentTypeDisplay":"Conferences","mlTime":"PT0.7242S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5116585"},{"_id":5116737,"references":[{"order":"1","text":"J. H. Holland, Adaptation in Natural and Artificial Systems, The University of Michigan Press, 1975.","title":"Adaptation in Natural and Artificial Systems","context":[{"sec":"sec1","text":"Genetic algorithms (GAs), formally introduced by Holland [1] at the University of Michigan, provide a randomized, parallel, and global search approach to find the optimum solution of problems, especially for optimization problems, based on the mechanics of natural selection and natural genetics.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Y.-T. Wu and F. Y. Shih, \"An adjusted-purpose digital watermarking technique,\" Pattern Recognition, vol. 37, no. 12, pp. 2349-2359, Dec. 2004.","title":"An adjusted-purpose digital watermarking technique","context":[],"links":{"crossRefLink":"https://doi.org/10.1016/S0031-3203(04)00189-X"},"refType":"biblio","id":"ref2"},{"order":"3","text":"F. Y.Shih and Y.-T. Wu, \"Decomposition of binary morphological structuring elements based on genetic algorithms,\" Computer Vision and Image Understanding, vol. 99, no. 2, pp. 291-302, August 2005","title":"Decomposition of binary morphological structuring elements based on genetic algorithms","context":[{"sec":"sec1","text":"Although there are lots of researchers working in the area of GA, most of them are merely adopting GA as a tool to find the solutions to their specific problems [3]\u2013[6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.cviu.2005.01.001"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Y.-T. Wu and F. Y. Shih, \"Genetic Algorithm Based Methodology for Breaking the Steganalytic Systems,\" IEEE Trans. on Systems, Man and Cybernetics, Part B, vol. 36, no. 1, pp. 24-31, Feb. 2006.","context":[{"sec":"sec1","text":"Although there are lots of researchers working in the area of GA, most of them are merely adopting GA as a tool to find the solutions to their specific problems [3]\u2013[4][6].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"F. Y.Shih and Y.-T. Wu, \"Enhancement of image watermark retrieval based on genetic algorithm,\" Journal of Visual Communication and Image Representation, vol. 16, pp. 115-133, April 2005.","title":"Enhancement of image watermark retrieval based on genetic algorithm","context":[{"sec":"sec1","text":"Although there are lots of researchers working in the area of GA, most of them are merely adopting GA as a tool to find the solutions to their specific problems [3]\u2013[5][6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.jvcir.2004.05.002"},"refType":"biblio","id":"ref5"},{"order":"6","text":"N. Melab and E. Talbi, \"A parallel genetic algorithm for rule mining,\" Proc. of the 15th International Parallel & Distributed Processing Symposium, pp.1347-1352, San Francisco, CA, USA, 2001.","title":"A parallel genetic algorithm for rule mining","context":[{"sec":"sec1","text":"Although there are lots of researchers working in the area of GA, most of them are merely adopting GA as a tool to find the solutions to their specific problems [3]\u2013[6].","part":"1"}],"links":{"documentLink":"/document/925112","pdfSize":"130KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"W. Pedrycz, Z. A. Sosnowski, \"Genetically optimized fuzzy decision trees,\" IEEE Trans. on Systems, Man and Cybernetics, Part B, vol. 35, no. 3, pp. 633-641, June 2005.","context":[{"sec":"sec1","text":" Some researchers combine GA with other techniques such as Fuzzy Logic and Neural Networks [7], [8] to develop new algorithms.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"K. Namjin, N. Kehtarnavaz, M. B. Yeary, S. Thornton, \"DSP-based hierarchical neural network modulation signal classification,\" IEEE Trans. on Neural Networks, vol. 14, no. 5, pp. 1065-1071, Sep, 2003.","title":"DSP-based hierarchical neural network modulation signal classification","context":[{"sec":"sec1","text":" Some researchers combine GA with other techniques such as Fuzzy Logic and Neural Networks [7], [8] to develop new algorithms.","part":"1"}],"links":{"documentLink":"/document/1243710","pdfSize":"487KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5116737","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Rule Acquisition with an Entropy-Based Hybrid Genetic Algorithm","publisher":"IEEE","htmlAbstractLink":"/document/5116737/","displayDocTitle":"Rule Acquisition with an Entropy-Based Hybrid Genetic Algorithm","isConference":true,"htmlLink":"/document/5116737/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5116737","openAccessFlag":"F","title":"Rule Acquisition with an Entropy-Based Hybrid Genetic Algorithm","contentTypeDisplay":"Conferences","mlTime":"PT0.100099S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5116188"},{"_id":5116800,"references":[{"order":"1","text":"<em>E-UTRAN Overall Description \u2014 Stage 2</em>, Mar. 2008.","title":"E-UTRAN Overall Description \u2014 Stage 2","context":[{"sec":"sec1","text":" [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"H. Wu and T. Haustein, \"Energy and Spectrum Efficient Transmission Modes for the 3GPP-LTE UL\", <em>IEEE Symp. PIMRC</em>, pp. 1-5, 2007-Sept.","title":"Energy and Spectrum Efficient Transmission Modes for the 3GPP-LTE UL","context":[{"sec":"sec1","text":" There are various methods, such as discontinuous reception (DRX) [2]\u2013[5] in LTE and idle/sleep modes in WiMAX, introduced to improve UE battery lifetime.","part":"1"}],"links":{"documentLink":"/document/4394538","pdfSize":"217KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J-H. Yeh, \"Performance Analysis of Energy Consumption in 3GPP Networks\", <em>Wireless Telecommun. Symp.</em>, pp. 67-72, 2004-May.","title":"Performance Analysis of Energy Consumption in 3GPP Networks","context":[{"sec":"sec1","text":" There are various methods, such as discontinuous reception (DRX) [2]\u2013[3][5] in LTE and idle/sleep modes in WiMAX, introduced to improve UE battery lifetime.","part":"1"}],"links":{"documentLink":"/document/1319559","pdfSize":"355KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S-R. Yang, \"Modeling UMTS Power Saving with Bursty Packet Data Traffic\", <em>IEEE Trans. Mobile Comp.</em>, vol. 6, no. 12, pp. 1398-1409, Dec. 2007.","title":"Modeling UMTS Power Saving with Bursty Packet Data Traffic","context":[{"sec":"sec1","text":" There are various methods, such as discontinuous reception (DRX) [2]\u2013[4][5] in LTE and idle/sleep modes in WiMAX, introduced to improve UE battery lifetime.","part":"1"}],"links":{"documentLink":"/document/4358272","pdfSize":"1391KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S-R. Yang and Y-B. Lin, \"Modeling of UMTS Discontinuous Reception Mechanism\", <em>IEEE Trans. Wireless Commun.</em>, vol. 4, no. 1, pp. 312-319, Jan. 2005.","title":"Modeling of UMTS Discontinuous Reception Mechanism","context":[{"sec":"sec1","text":" There are various methods, such as discontinuous reception (DRX) [2]\u2013[5] in LTE and idle/sleep modes in WiMAX, introduced to improve UE battery lifetime.","part":"1"}],"links":{"documentLink":"/document/1381448","pdfSize":"385KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"<em>E-UTRA: User Equipment Procedures in Idle Mode</em>, May 2008.","title":"E-UTRA: User Equipment Procedures in Idle Mode","context":[{"sec":"sec1","text":" Furthermore, UE has to perform scanning of the neighboring eNB in the event of detecting signal quality degradation with respect to the serving eNB [6], [7].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"<em>E-UTRA; Radio Resource Control (RRC) Protocol Specification</em>, May 2008.","title":"E-UTRA; Radio Resource Control (RRC) Protocol Specification","context":[{"sec":"sec1","text":" Furthermore, UE has to perform scanning of the neighboring eNB in the event of detecting signal quality degradation with respect to the serving eNB [6], [7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"<em>Medium Access Control (MAC) Protocol Specification</em>, May 2008.","title":"Medium Access Control (MAC) Protocol Specification","context":[{"sec":"sec3","text":" Optionally on the DL, eNB may send DRX Command MAC control element to the UE to initiate the DRX mode [8].","part":"1"},{"sec":"sec3","text":"The DRX parameters associated with each data bearer are as follows [8]:\n\n\n\u2022\nDRX inactivity timer \\$(T_{1})\\$ indicating the time in number of consecutive subframes (without the scheduled traffic) to wait before enabling DRX.","part":"1"},{"sec":"sec4c","text":" We assume \\$\\tau_{1}\\$ is a uniformly distributed random variable with mean \\$T/2\\$. \\$\\tau_{2}\\$ is evaluated based on a RACH procedure as described in [8]. \\$P_{\\rm page}\\$ is the probability of UE being paged unsuccessfully.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"<em>CDMA2000 Evaluation Methodology</em>, Dec. 2004.","title":"CDMA2000 Evaluation Methodology","context":[{"sec":"sec3d2","text":"Video streaming is characterized by fixed video frame rate (e.g., 10 frames/s) and within the frame there are fixed number of packets of varying sizes [9].","part":"1"},{"sec":"sec3d2","text":" Simulations are performed based on video streaming model proposed in [9].","part":"1"}],"refType":"biblio","id":"ref9"}],"articleNumber":"5116800","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"DRX mechanism for power saving in LTE","publisher":"IEEE","htmlAbstractLink":"/document/5116800/","displayDocTitle":"DRX mechanism for power saving in LTE","htmlLink":"/document/5116800/","isJournal":true,"isStaticHtml":true,"xploreDocumentType":"Journals & Magazine","isDynamicHtml":true,"articleId":"5116800","openAccessFlag":"F","title":"DRX mechanism for power saving in LTE","contentTypeDisplay":"Magazines","mlTime":"PT0.300311S","lastupdate":"2021-10-02","contentType":"periodicals","definitions":"false","publicationNumber":"35"},{"_id":5116801,"references":[{"order":"1","text":"R. Knopp and P. Humblet, \"Information Capacity and Power Control in Single-Cell Multiuser Communications\", <em>Proc. IEEE ICC</em>, vol. 1, pp. 331-335, 1995-June.","title":"Information Capacity and Power Control in Single-Cell Multiuser Communications","context":[{"sec":"sec1","text":" If we consider the terminals in a cell as a virtual antenna array, this scheduling approach is similar to selection combining and exploits what is called multiuser diversity [1].","part":"1"},{"sec":"sec1","text":" With opportunistic approaches as in [1] a user at the cell edge is never served.","part":"1"}],"links":{"documentLink":"/document/525188","pdfSize":"504KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"G. Raleigh and J. Cioffi, \"Spatio-Temporal Coding for Wireless Communication\", <em>IEEE Trans. Commun.</em>, vol. 46, no. 3, pp. 357-366, Mar. 1998.","title":"Spatio-Temporal Coding for Wireless Communication","context":[{"sec":"sec1","text":" Simple MIMO algorithms for flat fading channels are sufficient for channel equalization [2].","part":"1"}],"links":{"documentLink":"/document/662641","pdfSize":"401KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"T. Bonald, \"A Score-based Opportunistic Scheduler for Fading Radio Channels\", <em>Proc. 5th Euro. Wireless Conf.</em>, 2004-Feb.","title":"A Score-based Opportunistic Scheduler for Fading Radio Channels","context":[{"sec":"sec1","text":" The score-based scheduler provides good heuristics to realize these objectives [3].","part":"1"},{"sec":"sec3","text":" These lists form the basis for extending the original score-based scheduling approach [3], which assigns each transmission resource a score representing a quality rank.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"L. Zheng and D. Tse, \"Diversity and Multiplexing: A Fundamental Trade-Off between in Multiple Antenna Channels\", <em>IEEE Trans. Info. Theory</em>, vol. 49, no. 5, pp. 1073-1096, May 2003.","title":"Diversity and Multiplexing: A Fundamental Trade-Off between in Multiple Antenna Channels","context":[{"sec":"sec1","text":" A MIMO system can in principle select the operation point in the diversity gain vs. multiplexing gain plane [4] by using a particular transmission mode according to the channel conditions.","part":"1"}],"links":{"documentLink":"/document/1197843","pdfSize":"1596KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"V. Jungnickel, \"Link Adaptation in a Multi-Antenna System\", <em>Proc. 57th IEEE VTC 2003-Spring</em>, vol. 2, pp. 862-866, 2003.","title":"Link Adaptation in a Multi-Antenna System","context":[{"sec":"sec1","text":" The preferred mode and corresponding rates are fed back to the BS where the radio link is optimized [5].","part":"1"}],"links":{"documentLink":"/document/1207748","pdfSize":"354KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"<em>Iterative Table-Driven (ITA) MIMO Concept for E-UTRA</em>, 2005.","title":"Iterative Table-Driven (ITA) MIMO Concept for E-UTRA","context":[{"sec":"sec1","text":" Refer to [6] for an initial proposal of frequency-selective MIMO mode switching.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"M. Schellmann, \"Rate-Maximized Switching between Spatial Transmission Modes\", <em>Proc. IEEE 40th Asilomar Conf. Signals Sys. Comp.</em>, pp. 1635-1639, 2006-Nov.","title":"Rate-Maximized Switching between Spatial Transmission Modes","context":[{"sec":"sec1","text":" Single-cell performance with two-user support is investigated in [7], and fair scheduling for multiple users in [8].","part":"1"},{"sec":"sec4","text":"As already mentioned, an in-depth performance analysis of the spatial mode switching concept is reported in [7], [8].","part":"1"}],"links":{"documentLink":"/document/4176846","pdfSize":"243KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Schellmann, \"A Fair Score-Based Scheduler for Spatial Transmission Mode Selection\", <em>Proc. IEEE 41st Asilomar Conf. Signals Sys. Comp.</em>, pp. 1961-1966, 2007-Nov.","title":"A Fair Score-Based Scheduler for Spatial Transmission Mode Selection","context":[{"sec":"sec1","text":" Single-cell performance with two-user support is investigated in [7], and fair scheduling for multiple users in [8].","part":"1"},{"sec":"sec4","text":"As already mentioned, an in-depth performance analysis of the spatial mode switching concept is reported in [7], [8].","part":"1"}],"links":{"documentLink":"/document/4487579","pdfSize":"1740KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"L. Thiele, \"Capacity Scaling of Multi-User MIMO with Limited Feedback in a Multi-Cell Environment\", <em>Proc. IEEE 41st Asilomar Conf. Signals Sys. Comp.</em>, pp. 93-100, 2007-Nov.","title":"Capacity Scaling of Multi-User MIMO with Limited Feedback in a Multi-Cell Environment","context":[{"sec":"sec1","text":" Multicell performance is analyzed in [9].","part":"1"},{"sec":"sec5","text":" As shown in [9] where channel estimation and feedback are assumed ideal, the throughput also scales linearly with the number of antennas in the interference-limited scenario.","part":"1"}],"links":{"documentLink":"/document/4487172","pdfSize":"5754KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"T. Wirth, \"Realtime Multi-User Multi-Antenna Downlink Measurements\", <em>Proc. IEEE WCNC</em>, pp. 1328-1333, 2008-Mar.","title":"Realtime Multi-User Multi-Antenna Downlink Measurements","context":[{"sec":"sec1","text":" Physical and MAC layer implementation and early field trials are reported in [10].","part":"1"},{"sec":"sec6","text":" The transmitter and receiver can be switched between ss and ms mode in each RB and each scheduling interval by an adaptive data mapping unit at the BS [10], while a vector and a matrix are applied as filter weights at the receiver, respectively, according to control information provided with the data.","part":"1"}],"links":{"documentLink":"/document/4489270","pdfSize":"452KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"L. Thiele, \"On the Value of Synchronous Downlink MIMO-OFDMA Systems with Linear Equalizers\", <em>Proc. IEEE ISWCS '08</em>, pp. 428-432, 2008-Oct.","title":"On the Value of Synchronous Downlink MIMO-OFDMA Systems with Linear Equalizers","context":[{"sec":"sec1","text":" The temporal variation of the covariance can hardly be tracked in a mobile scenario, and the potential gains are ruined [11].","part":"1"}],"links":{"documentLink":"/document/4726092","pdfSize":"252KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"V. Jungnickel, \"Synchronization of Cooperative Base Stations\", <em>IEEE ISWCS '08</em>, pp. 329-334, 2008-Oct.","title":"Synchronization of Cooperative Base Stations","context":[{"sec":"sec1","text":" As a way out, we propose to synchronize the BSs (e.g., by GPS or over the network using the IEEE 1588v2 standard [12]) and provide cell-specific reference signals.","part":"1"},{"sec":"sec5","text":" BS synchronization [12] and the introduction of pilots allowing an estimation of the frequency-selective channel for adjacent BSs [13] enable both better suppression of the interference at the physical layer and more precise SINR estimation as well.","part":"1"}],"links":{"documentLink":"/document/4726071","pdfSize":"151KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"L. Thiele, \"Multi-Cell Channel Estimation using Virtual Pilots\", <em>Proc. IEEE 67th VTC 2008-Spring</em>, pp. 1211-1215, 2008-May.","title":"Multi-Cell Channel Estimation using Virtual Pilots","context":[{"sec":"sec1","text":" At each terminal, the channels to the strongest BSs are estimated [13].","part":"1"},{"sec":"sec5","text":" BS synchronization [12] and the introduction of pilots allowing an estimation of the frequency-selective channel for adjacent BSs [13] enable both better suppression of the interference at the physical layer and more precise SINR estimation as well.","part":"1"},{"sec":"sec5","text":" In [13] we have proposed virtual pilot sequences identifying the cells by which the conventional pilots are scrambled in the time domain.","part":"1"},{"sec":"sec5","text":" The following results include the residual estimation errors of the multicell channel if the cells use the virtual pilot sequence assignment in [13].","part":"1"},{"sec":"sec5","text":" In the synchronous network the SINR is obtained in a frequency-selective manner after channel estimation based on virtual pilots as described in [13].","part":"1"}],"links":{"documentLink":"/document/4525812","pdfSize":"273KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"<em>E-UTRA \u2014 Physical Channels and Modulation (Release 8)</em>, Sept. 2007.","title":"E-UTRA \u2014 Physical Channels and Modulation (Release 8)","context":[{"sec":"sec4","text":" We have used the unitary beam sets C1 and C2 defined in [14].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"V. Jungnickel, \"Demonstration of Virtual MIMO in the Uplink\", <em>Proc. IET Smart Antennas Cooperative Commun. Seminar</em>, 2007-Oct.","title":"Demonstration of Virtual MIMO in the Uplink","context":[{"sec":"sec6","text":" For more details of the physical layer implementation refer to [15].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"V. Jungnickel, \"Feedback Design for Multi-User MIMO Systems\", <em>Proc. 13th Int'l. OFDM Wksp.</em>, pp. 188-192, 2008.","title":"Feedback Design for Multi-User MIMO Systems","context":[{"sec":"sec5","text":" The CQI information must be available at the BS RB-wise and with 5-bit granularity [16], which needs smarter compression.","part":"1"}],"refType":"biblio","id":"ref16"}],"articleNumber":"5116801","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Interference-aware scheduling in the multiuser MIMO-OFDM downlink","publisher":"IEEE","displayDocTitle":"Interference-aware scheduling in the multiuser MIMO-OFDM downlink","htmlAbstractLink":"/document/5116801/","isJournal":true,"isStaticHtml":true,"htmlLink":"/document/5116801/","xploreDocumentType":"Journals & Magazine","isDynamicHtml":true,"articleId":"5116801","openAccessFlag":"F","title":"Interference-aware scheduling in the multiuser MIMO-OFDM downlink","contentTypeDisplay":"Magazines","mlTime":"PT0.311154S","lastupdate":"2021-10-05","contentType":"periodicals","definitions":"false","publicationNumber":"35"},{"_id":5116802,"references":[{"order":"1","text":"R. van Nee and R. Prasad, OFDM for Wireless Multimedia Communications, Artech House, 2000.","title":"OFDM for Wireless Multimedia Communications","context":[{"sec":"sec1","text":" For short-range devices, despite the high peak-to-average power ratio (PAPR) of the transmit OFDM signal [1], these solutions are now more common than their single carrier counterparts.","part":"1"},{"sec":"sec1","text":" OFDMA is an OFDM-based multiple access scheme [1] that provides each user with a unique fraction of the system bandwidth.","part":"1"},{"sec":"sec1","text":" OFDMA is highly suitable for broadband wireless access networks (particularly the downlink) since it combines scalability, multipath robustness, and multiple-input multiple-output (MIMO) compatibility [1].","part":"1"},{"sec":"sec2","text":" OFDMA has been chosen on the LTE downlink because of the spectral efficiency and robustness it offers in the presence of multipath propagation [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"H. G. Myung, <em>Single Carrier Orthogonal Multiple Access Technique for Broadband Wireless Communication</em>, Jan. 2007.","title":"Single Carrier Orthogonal Multiple Access Technique for Broadband Wireless Communication","context":[{"sec":"sec1","text":" This supports different carrier bandwidths (1.25\u201320 MHz) in both frequency-division duplex (FDD) and time-division duplex (TDD) modes [2].","part":"1"},{"sec":"sec2","text":" The principle of SC-FDMA signaling is presented in [2].","part":"1"},{"sec":"sec3b","text":" It is based on a geometric ray model [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"T. Jiang and Y. Wu, \"An Overview: Peak-to-Average Power Ratio Reduction Techniques for OFDM Signals\", <em>IEEE Trans. Broadcasting</em>, vol. 54, June 2008.","title":"An Overview: Peak-to-Average Power Ratio Reduction Techniques for OFDM Signals","context":[{"sec":"sec1","text":" In [3] the statistical PAPR characteristics are investigated for OFDM signals.","part":"1"},{"sec":"sec1","text":" Different techniques for PAPR reduction in OFDM signals are summarized in [3].","part":"1"},{"sec":"sec2","text":" Different methods for PAPR reduction were proposed in [3] based on techniques dedicated to single-user (SU) OFDM.","part":"1"}],"links":{"documentLink":"/document/4446229","pdfSize":"764KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. B. Slimane, \"Reducing the Peak-to-Average Power Ratio of OFDM Signals through Precoding\", <em>IEEE Trans. Vehic. Tech.</em>, vol. 56, no. 2, pp. 686-695, Mar. 2007.","title":"Reducing the Peak-to-Average Power Ratio of OFDM Signals through Precoding","context":[{"sec":"sec1","text":" Ben Slimane, in [4], presents a novel linear PAPR reduction technique for OFDM based on transmit precoding.","part":"1"},{"sec":"sec1","text":" Design procedures for this precoding matrix are presented in [4].","part":"1"},{"sec":"sec2","text":"In [4] PAPR reduction was achieved through a transparent precoding scheme.","part":"1"}],"links":{"documentLink":"/document/4138047","pdfSize":"314KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. Falconer, \"Frequency Domain Equalization for Single-Carrier Broadband Wireless Systems\", <em>IEEE Commum. Mag.</em>, Apr. 2002.","title":"Frequency Domain Equalization for Single-Carrier Broadband Wireless Systems","context":[{"sec":"sec2","text":" This immunity is a direct result of the narrow-band transmissions that occur on each of the orthogonal subcarriers [5].","part":"1"},{"sec":"sec4","text":"Because of its inherent single carrier structure, SC-FDMA can be considered an extension of SC-FDE [5], but with greater flexibility in resource allocation.","part":"1"}],"links":{"documentLink":"/document/995852","pdfSize":"146KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"G. Huang, A. Nix and S. Armour, \"Decision Feedback Equalization in SC-FDMA\", <em>IEEE 19th PIMRC</em>, 2008-Sept.","title":"Decision Feedback Equalization in SC-FDMA","context":[{"sec":"sec4","text":" DFE is considered for use on the uplink of 3GPP LTE to increase throughput and achieve more power-efficient transmission as demonstrated in [6].","part":"1"},{"sec":"sec4","text":" This is especially noticeable when combined with forward error correcting (FEC) codes [6].","part":"1"}],"links":{"documentLink":"/document/4699507","pdfSize":"2982KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M. Tomlinson, \"New Automatic Equalizer Employing Modulo Arithmetic\", <em>Elect. Lett.</em>, vol. 7, pp. 138-139, Mar. 1971.","title":"New Automatic Equalizer Employing Modulo Arithmetic","context":[{"sec":"sec5","text":" These include block-based DFE, FDE with noise prediction, and THP [7], [8].","part":"1"},{"sec":"sec5","text":" The operation of THP is presented in [7], [8], where the authors demonstrated that the multipath diversity of the wide-band channel can be exploited at the transmitter through precoding.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19710089","pdfSize":"283KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"H. Harashima and H. Miyakawa, \"Matched-Transmission Technique for Channels with Intersymbol Interference\", <em>IEEE Trans. Commun.</em>, vol. 20, pp. 774-780, Aug. 1972.","title":"Matched-Transmission Technique for Channels with Intersymbol Interference","context":[{"sec":"sec5","text":" These include block-based DFE, FDE with noise prediction, and THP [7], [8].","part":"1"},{"sec":"sec5","text":" The operation of THP is presented in [7], [8], where the authors demonstrated that the multipath diversity of the wide-band channel can be exploited at the transmitter through precoding.","part":"1"}],"links":{"documentLink":"/document/1091221","pdfSize":"600KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"N. Benvenuto and S. Tomasin, \"On the Comparison between OFDM and Single-Carrier Modulation with a DFE Using a Frequency-Domain Feedforward Filter\", <em>IEEE Trans. Commun.</em>, vol. 50, no. 6, pp. 947-955, June 2002.","title":"On the Comparison between OFDM and Single-Carrier Modulation with a DFE Using a Frequency-Domain Feedforward Filter","context":[{"sec":"sec5a","text":" The precoder's coefficients are derived as demonstrated in [9].","part":"1"}],"links":{"documentLink":"/document/1010614","pdfSize":"367KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"H. G. Myung, \"Peak Power Characteristics of Single Carrier FDMA MIMO Precoding System\", <em>IEEE VTC 2007-Fall</em>, 2007-Oct.","title":"Peak Power Characteristics of Single Carrier FDMA MIMO Precoding System","context":[{"sec":"sec6b","text":" In [10] a study of the PAPR characteristics of beamforming with unitary precoding for SC-FDMA has shown that the increase in PAPR of the precoded waveform is not significant when compared to the single antenna system or the non-precoded MIMO SC-FDMA case.","part":"1"}],"links":{"documentLink":"/document/4349760","pdfSize":"281KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"C. Ciochina, \"A Novel Space-Frequency Coding Scheme for Single-Carrier Modulations\", <em>Proc. IEEE PIMRC</em>, 2007-Sept.","title":"A Novel Space-Frequency Coding Scheme for Single-Carrier Modulations","context":[{"sec":"sec6b","text":" In the context of SC-FDMA, [11] shows the possibility of employing transmit diversity for SC-FDMA in the form of space-time/frequency block coding (STBC/SFBC) or the more novel SC-SFBC.","part":"1"}],"links":{"documentLink":"/document/4394409","pdfSize":"301KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"N. Tavangaran, A. Wilzeck and T. Kaiser, \"MIMO SCFDMA System Performance for Space Time/Frequency Coding and Spatial Multiplexing\", <em>Int'l. ITG Wksp. Smart Antennas</em>, pp. 382-386, 2008.","title":"MIMO SCFDMA System Performance for Space Time/Frequency Coding and Spatial Multiplexing","context":[{"sec":"sec6b","text":" In [12] a study of the PAPR characteristics together with the error performance of MIMO SC-FDMA was presented for both SM and STC.","part":"1"}],"links":{"documentLink":"/document/4475586","pdfSize":"209KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Z. Yu and K. B. Letaief, \"Frequency Domain Equalization with Tomlinson-Harashima Precoding for Single Carrier Broadband MIMO Systems\", <em>IEEE Trans. Wireless Commun.</em>, vol. 6, no. 12, pp. 4420-4431, Dec. 2008.","title":"Frequency Domain Equalization with Tomlinson-Harashima Precoding for Single Carrier Broadband MIMO Systems","context":[{"sec":"sec6b","text":"In [13] Zhu and Letaief proposed the use of THP with FDE for single carrier MIMO systems.","part":"1"}],"refType":"biblio","id":"ref13"}],"articleNumber":"5116802","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Frequency-domain precoding for single carrier frequency-division multiple access","publisher":"IEEE","htmlAbstractLink":"/document/5116802/","displayDocTitle":"Frequency-domain precoding for single carrier frequency-division multiple access","isJournal":true,"isStaticHtml":true,"htmlLink":"/document/5116802/","xploreDocumentType":"Journals & Magazine","isDynamicHtml":true,"articleId":"5116802","openAccessFlag":"F","title":"Frequency-domain precoding for single carrier frequency-division multiple access","contentTypeDisplay":"Magazines","mlTime":"PT0.172555S","lastupdate":"2021-10-02","contentType":"periodicals","definitions":"false","publicationNumber":"35"},{"_id":5116805,"references":[{"order":"1","text":"\"P802.16Rev2/D9\", <em>Part 16: Air Interface for Broadband Wireless Access Systems</em>, Jan. 2009.","title":"Part 16: Air Interface for Broadband Wireless Access Systems","context":[{"sec":"sec1","text":" Mobile WiMAX was the first mobile broadband wireless-access solution based on the IEEE 802.16e-2005 standard [1] that enabled convergence of mobile and fixed broadband networks through a common wide-area radio-access technology and flexible network architecture.","part":"1"},{"sec":"sec2","text":" The reference system is defined as a system that is compliant with a subset of the IEEE 802.16e-2005 [1] features as specified by the WiMAX Forum mobile system profile, Release 1.0 [2].","part":"1"},{"sec":"sec3","text":"The IEEE 802.16 standard [1] describes medium-access-control (MAC) and physical-layer (PHY) protocols for fixed and mobile broadband wireless-access systems.","part":"1"},{"sec":"sec3","text":"The IEEE 802.16 MAC layer is composed of two sublayers: the convergence sublayer (CS) and the MAC common-part sublayer (MAC CPS) [1].","part":"1"},{"sec":"sec5f1","text":" This control structure is conceptually similar to legacy sub-MAPs containing one user [1]; however, the modulation and coding of the control blocks are not known to the MS; hence, blind detection must be utilized by the MS.","part":"1"},{"sec":"sec6i","text":" MAC management messages can be used for the sleep mode request/response [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"<em>Mobile System Profile Release 1.0 Approved Specification</em>, Nov. 2008,  [online]  Available: http://www.wimaxforum.org/technology/documents.","title":"Mobile System Profile, Release 1.0 Approved Specification","context":[{"sec":"sec2","text":" The reference system is defined as a system that is compliant with a subset of the IEEE 802.16e-2005 [1] features as specified by the WiMAX Forum mobile system profile, Release 1.0 [2].","part":"1"},{"sec":"sec6","text":"There are various MAC functionalities and features that are specified by the IEEE 802.16m standard, some of which are extensions of the existing features in mobile WiMAX [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"<em>Requirements Related to Technical System Performance for IMT-Advanced Radio Interface(s) [IMT.TECH]</em>, Nov. 2008.","title":"Requirements Related to Technical System Performance for IMT-Advanced Radio Interface(s) [IMT.TECH]","context":[{"sec":"sec2","text":"The IMT-advanced requirements defined and approved by ITU-R/Working Party 5D and published as Report ITU-R M.2134 [3] are referred to as target requirements in the IEEE 802.16m system requirement document and will be evaluated based on the methodology and guidelines specified by Report ITU-R M.2135 [4].","part":"1"},{"sec":"sec2","text":" Table 1 summarizes the IEEE 802.16m baseline system requirements and the corresponding requirements specified by Report ITU-R M.2134 [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"<em>Guidelines for Evaluation of Radio Interface Technologies for IMT-Advanced [IMT.EVAL]</em>, Nov. 2008.","title":"Guidelines for Evaluation of Radio Interface Technologies for IMT-Advanced [IMT.EVAL]","context":[{"sec":"sec2","text":"The IMT-advanced requirements defined and approved by ITU-R/Working Party 5D and published as Report ITU-R M.2134 [3] are referred to as target requirements in the IEEE 802.16m system requirement document and will be evaluated based on the methodology and guidelines specified by Report ITU-R M.2135 [4].","part":"1"},{"sec":"sec2","text":"The IEEE 802.16m systems are expected to meet all service requirements for IMT-advanced systems as specified by Report ITU-R M.1822 [7], where compliance is verified through inspection [4].","part":"1"},{"sec":"sec2","text":" There are similarities and differences between the evaluation guidelines, test scenarios, and configuration parameters specified by Report ITU-R M.2135 [4] and the IEEE 802.16m evaluation methodology document [5].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"\"IEEE 802.16m-08/004r5\", <em>IEEE 802.16m Evaluation Methodology Document</em>, Jan. 2009,  [online]  Available: http://ieee802.org/16tgm/index.html.","title":"IEEE 802.16m Evaluation Methodology Document","context":[{"sec":"sec2","text":" The baseline performance requirements will be evaluated according to the IEEE 802.16m evaluation methodology document [5].","part":"1"},{"sec":"sec2","text":"The IEEE 802.16m evaluation methodology document [5] provides simulation parameters and guidelines for evaluation of the candidate proposals against the IEEE 802.16m system requirements [6].","part":"1"},{"sec":"sec2","text":" There are similarities and differences between the evaluation guidelines, test scenarios, and configuration parameters specified by Report ITU-R M.2135 [4] and the IEEE 802.16m evaluation methodology document [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"\"IEEE 802.16m-07/002r8\", <em>IEEE 802.16m System Requirements</em>, Jan. 2009,  [online]  Available: http://ieee802.org/16/tgm/index.html.","title":"IEEE 802.16m System Requirements","context":[{"sec":"sec2","text":"The IEEE 802.16m evaluation methodology document [5] provides simulation parameters and guidelines for evaluation of the candidate proposals against the IEEE 802.16m system requirements [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"\"ITU-R M.1822 Rec.\", <em>Framework for Services Supported by IMT</em>, Oct. 2007.","title":"Framework for Services Supported by IMT","context":[{"sec":"sec2","text":"The IEEE 802.16m systems are expected to meet all service requirements for IMT-advanced systems as specified by Report ITU-R M.1822 [7], where compliance is verified through inspection [4].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"<em>WiMAX System Evaluation Methodology</em>, July 2008,  [online]  Available: http://www.wimaxforum.org/technology/documents.","title":"WiMAX System Evaluation Methodology","context":[{"sec":"sec2","text":" The evaluation scenarios and associated parameters specified in IEEE 802.16m evaluation methodology document are based mainly on those that were used for the evaluation of the reference system [8] to benchmark the relative improvements.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"<em>Network Architecture Stage 2-3</em>, Jan. 2008,  [online]  Available: http://www.wimaxforum.org/technology/documents.","title":"Network Architecture Stage 2-3","context":[{"sec":"sec3","text":"The WiMAX Network Architecture Release 1.0 [9] specifies a non-hierarchical, end-to-end network reference model (Fig. 1) for mobile WiMAX that can be expanded to further include optional relay entities for coverage and performance enhancement in future releases.","part":"1"},{"sec":"sec3","text":"\nMobile WiMAX network reference model [9].","part":"1"},{"sec":"sec3","text":"Mobile WiMAX network reference model [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"\"IEEE 802.1 6m-08/003r7\", <em>IEEE 802.16m System Description Document</em>, Jan. 2009,  [online]  Available: http://ieee802.org/ 16/tgm/index. html.","title":"IEEE 802.16m System Description Document","context":[{"sec":"sec3","text":"IEEE 802.16m protocol stack [10].","part":"1"},{"sec":"sec3","text":"IEEE 802.16m multicarrier protocol stack and frame structure [10].","part":"1"},{"sec":"sec4","text":"Mobile station state diagram [10].","part":"1"},{"sec":"sec4","text":"IEEE basic frame structure [10].","part":"1"},{"sec":"sec5b","text":" The use of the subframe concept with the latter parameter set would reduce the one-way air-link access latency from 18.5 ms (corresponding to the reference system) to less than 5 ms [10].","part":"1"},{"sec":"sec5b","text":"The legacy and new radio frames are offset by a fixed number of subframes to accommodate new features such as the IEEE 802.16m preambles, superframe header (system-configuration information), and control channels [10].","part":"1"},{"sec":"sec5b","text":" Alternative frame structures for CP = 1/16 and CP = 1/4 are used, which incorporate a different number of OFDMA symbols per subframe or a different number of subframes per frame [10].","part":"1"},{"sec":"sec5d","text":" Note that rate matching is used to create more MCS granularity [10].","part":"1"},{"sec":"sec5f1","text":" Multiple-antenna schemes are used for transmission of the primary and secondary superframe headers to improve coverage and reliability (i.e., two spatial streams and space-frequency block coding [10]).","part":"1"},{"sec":"sec5f1","text":" Both control and data channels are transmitted on logical resource units that span over all OFDMA symbols within a subframe [10].","part":"1"},{"sec":"sec5h1","text":"Illustration of downlink MIMO structure [10].","part":"1"},{"sec":"sec5h2","text":"Illustration of the UL MIMO structure [10].","part":"1"},{"sec":"sec6h","text":"General handover procedure [10].","part":"1"},{"sec":"sec6h","text":" In addition, the HO cancellation procedure is defined to allow an MS to cancel the HO procedure [10].","part":"1"},{"sec":"sec6i","text":" During the MS listening window, the BS can transmit the traffic indication message intended for one or multiple MSs [10].","part":"1"},{"sec":"sec6i","text":" The start of the paging-listening interval is calculated based on the paging cycle and the paging offset [10].","part":"1"},{"sec":"sec6j","text":" The encryption and integrity protection entity functions include user data encryption and authentication, management message authentication, and message confidentiality protection [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"A. Goldsmith, Wireless Communications, Cambridge University Press, 2005.","title":"Wireless Communications","context":[{"sec":"sec5h1","text":" In a single-user MIMO (SU-MIMO) scheme, only one user can be scheduled over one resource unit, whereas in multi-user MIMO (MU-MIMO), multiple users can be scheduled in one resource unit [11].","part":"1"},{"sec":"sec5h1","text":" Otherwise, it is defined as non-unitary MU-MIMO [11].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1017/CBO9780511841224"},"refType":"biblio","id":"ref11"}],"articleNumber":"5116805","formulaStrippedArticleTitle":"An overview of next-generation mobile WiMAX technology","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Journals & Magazine","isDynamicHtml":true,"htmlAbstractLink":"/document/5116805/","htmlLink":"/document/5116805/","isJournal":true,"isStaticHtml":true,"displayDocTitle":"An overview of next-generation mobile WiMAX technology","articleId":"5116805","openAccessFlag":"F","title":"An overview of next-generation mobile WiMAX technology","contentTypeDisplay":"Magazines","mlTime":"PT0.098135S","lastupdate":"2021-10-02","contentType":"periodicals","definitions":"false","publicationNumber":"35"},{"_id":5116806,"references":[{"order":"1","text":"\"IEEE P802.16d\", <em>IEEE Standard for Local and Metropolitan Area Networks Part 16: Air Interface for Fixed Broadband Wireless Access Systems</em>, Oct. 2004.","title":"IEEE Standard for Local and Metropolitan Area Networks, Part 16: Air Interface for Fixed Broadband Wireless Access Systems","context":[{"sec":"sec1","text":"The current WiMAX technology is based on IEEE 802.16d [1] and 802.16e [2] standards.","part":"1"},{"sec":"sec2a","text":" At these high speeds, channel variation prevents the transmitter from obtaining accurate CSI, and as a result open-loop MIMO systems are more desirable in mobility applications because they do not require CSIT. 802.16e adopts space-time coding (STC) as the main open-loop MIMO scheme and provides much more comprehensive STC support than 802.16d [1], which is primarily designed for fixed wireless channels.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"\"IEEE P802.16e\", <em>IEEE Standard for Local and Metropolitan Area Networks Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems</em>, Dec. 2007.","title":"IEEE Standard for Local and Metropolitan Area Networks, Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems","context":[{"sec":"sec1","text":"The current WiMAX technology is based on IEEE 802.16d [1] and 802.16e [2] standards.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"<em>Mobile System Profile Release 1.0 Approved Specification</em>, May 2007,  [online]  Available: http://www.wimaxforum.org/technology/documents.","title":"Mobile System Profile, Release 1.0 Approved Specification","context":[{"sec":"sec1","text":" The Mobile WiMAX System Profile [3] that defines the actual product specification was first released by the WiMAX Forum in early 2006.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"L. Zheng and D. N. C. Tse, \"Diversity and Multiplexing: A Fundamental Trade-Off in Multiple Antenna Channels\", <em>IEEE Trans. Info. Theory</em>, vol. 49, May 2003.","title":"Diversity and Multiplexing: A Fundamental Trade-Off in Multiple Antenna Channels","context":[{"sec":"sec2","text":" One can trade off the multiplexing rate and diversity [4].","part":"1"}],"links":{"documentLink":"/document/1197843","pdfSize":"1596KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"I. Johnstone, \"On the Distrinution of the Largest Eigenvalue in Principal Components Analysis\", <em>Annals Statistics</em>, vol. 29, no. 2, pp. 295-327, 2001.","title":"On the Distrinution of the Largest Eigenvalue in Principal Components Analysis","context":[{"sec":"sec2b","text":" Beamforming is capable of increasing the signal strength by a factor of about\n for large numbers of antennas [5], where \\$M\\$ and \\$N\\$ are the numbers of transmit and receive antennas, respectively.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1214/aos/1009210544"},"refType":"biblio","id":"ref5"},{"order":"6","text":"I. E. Telatar, <em>Capacity of Multi-Antenna Gaussian Channels</em>, 1995.","title":"Capacity of Multi-Antenna Gaussian Channels","context":[{"sec":"sec2b","text":" For independent identically distributed noise, one can compute the optimal beamforming matrix from the singular value decomposition (SVD) of H [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Q. Li, X. E. Lin and J. C. Zhang, \"MIMO Precoding in 802.16e WiMAX\", <em>J. Commun. Net.</em>, vol. 9, no. 2, pp. 141-149, June 2007.","title":"MIMO Precoding in 802.16e WiMAX","context":[{"sec":"sec2b2","text":" Moreover, quantization codebooks are predefined for each pair of transmit antenna number and multiplexing rate, and are stored in both the BS and each SS [7].","part":"1"}],"links":{"documentLink":"/document/6182833","pdfSize":"1127KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"\"IEEE P802.16j\", <em>IEEE Standard for Local and Metropolitan Area Networks Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems: Multihop Relay Specification</em>, Feb. 2008.","title":"IEEE Standard for Local and Metropolitan Area Networks, Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems: Multihop Relay Specification","context":[{"sec":"sec3","text":"Relay technology is introduced to WiMAX through 802.16j [8], where the RS is an infrastructure station rather than an SS.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"\"IEEE P802.16m\", <em>Project 802.16m Evaluation Methodology Document (EMD)</em>, Jan. 2009.","title":"Project 802.16m Evaluation Methodology Document (EMD)","context":[{"sec":"sec4","text":"In the IEEE 802.16m working group, the high-level system description and evaluation methodology are captured in [9], [10].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"\"IEEE P802.16m\", <em>The Draft IEEE 802.16m System Description Document</em>, Apr. 2009.","title":"The Draft IEEE 802.16m System Description Document","context":[{"sec":"sec4","text":"In the IEEE 802.16m working group, the high-level system description and evaluation methodology are captured in [9], [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"\"IEEE 802.16m-08/1345r2\", <em>Transformation Method for Codebook Based Precoding</em>, Nov. 2008.","title":"Transformation Method for Codebook Based Precoding","context":[{"sec":"sec4","text":" Noticeable ones are transformed codebook for beamforming feedback [11], differential beamforming feedback [12], open-loop multiuser MIMO, and collaborative multicell MIMO [13].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"\"IEEE 802.16m-09/0910927r5\", <em>Differential Feedback Scheme for Closed-Loop Beamforming</em>, May 2009.","title":"Differential Feedback Scheme for Closed-Loop Beamforming","context":[{"sec":"sec4","text":" Noticeable ones are transformed codebook for beamforming feedback [11], differential beamforming feedback [12], open-loop multiuser MIMO, and collaborative multicell MIMO [13].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"\"IEEE 802.16m-08/044r1\", <em>Network MIMO for Inter-cell Interference Mitigation</em>, Jan. 2008.","title":"Network MIMO for Inter-cell Interference Mitigation","context":[{"sec":"sec4","text":" Noticeable ones are transformed codebook for beamforming feedback [11], differential beamforming feedback [12], open-loop multiuser MIMO, and collaborative multicell MIMO [13].","part":"1"}],"refType":"biblio","id":"ref13"}],"articleNumber":"5116806","formulaStrippedArticleTitle":"Advancement of MIMO technology in WiMAX: from IEEE 802.16d/e/j to 802.16m","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5116806/","displayDocTitle":"Advancement of MIMO technology in WiMAX: from IEEE 802.16d/e/j to 802.16m","xploreDocumentType":"Journals & Magazine","isJournal":true,"htmlLink":"/document/5116806/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5116806","openAccessFlag":"F","title":"Advancement of MIMO technology in WiMAX: from IEEE 802.16d/e/j to 802.16m","contentTypeDisplay":"Magazines","mlTime":"PT0.202544S","lastupdate":"2021-09-18","contentType":"periodicals","definitions":"false","publicationNumber":"35"},{"_id":5116808,"references":[{"order":"1","text":"O. Oyman, J. N. Laneman and S. Sandhu, \"Multihop Relaying for Broadband Wireless Mesh Networks: From Theory to Practice\", <em>IEEE Commun. Mag.</em>, June 2007.","title":"Multihop Relaying for Broadband Wireless Mesh Networks: From Theory to Practice","context":[{"sec":"sec2","text":" Oyman showed that for any distance that separates two nodes communicating using wireless protocols, there is an optimal number of hops that maximizes the effective capacity of the link between the two nodes [1].","part":"1"}],"links":{"documentLink":"/document/4378330","pdfSize":"123KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"\"IEEE 802.16 WG SG on Mobile Multihop Relay\", <em>IEEE 802 Tutorial: 802.16 Mobile Multihop Relay</em>,  [online]  Available: http://www.ieee802.org/16/sg/mmr/docs/80216mmr-06_006.zip.","title":"IEEE 802 Tutorial: 802.16 Mobile Multihop Relay","context":[{"sec":"sec2","text":" Readers looking for additional information on the economic benefits of the deployment of RSs are referred to the IEEE 802 tutorial [2], which contains results of various studies carried out by the study group (within IEEE 802.16 WG) dealing with the economic impact of RS deployment.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"<em>Harmonized Contribution on 802.16j (Mobile Multihop Relay) Usage Models</em>,  [online]  Available: http://www.ieee802.org/16/relay/docs 80216j-06_015.pdf.","title":"Harmonized Contribution on 802.16j (Mobile Multihop Relay) Usage Models","context":[{"sec":"sec3","text":" Additional relevant information on RS deployment scenarios can be found in the IEEE 802.16j Usage Models document [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"\"IEEE P802.16j/D9\", <em>Air Interface for Fixed Broadband Wireless Access Systems: Multihop Relay Specifications</em>,  [online]  Available: http://wirelessman.org/pubs/ 80216j.html.","title":"Air Interface for Fixed Broadband Wireless Access Systems: Multihop Relay Specifications","context":[{"sec":"sec4","text":" At the time of writing this article, the IEEE 802.16j amendment had been completed by the IEEE 802.16 WG [4]; approval for publication by IEEE SA Standards Board was expected by the end of March 2009.","part":"1"},{"sec":"sec4","text":" In this article we refer to [4] as the 16j draft.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"\"IEEE P802.16Rev2/D9\", <em>Local and Metropolitan Area Networks Part 16: Air Interface for Broadband Wireless Access Systems</em>.","title":"Local and Metropolitan Area Networks Part 16: Air Interface for Broadband Wireless Access Systems","context":[{"sec":"sec4a","text":" Legacy here refers to the IEEE 802.16e standard (or simply 16e) [5], which defines the air interface on the BS-MS link.","part":"1"},{"sec":"fn1","text":"In 802.16 ranging refers to a collection of processes by which the MS and BS maintain the quality of the RF communication link between them [5].","type":"footnote"}],"refType":"biblio","id":"ref5"}],"articleNumber":"5116808","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"An evolved cellular system architecture incorporating relay stations","publisher":"IEEE","displayDocTitle":"An evolved cellular system architecture incorporating relay stations","htmlAbstractLink":"/document/5116808/","isJournal":true,"isStaticHtml":true,"htmlLink":"/document/5116808/","xploreDocumentType":"Journals & Magazine","isDynamicHtml":true,"articleId":"5116808","openAccessFlag":"F","title":"An evolved cellular system architecture incorporating relay stations","contentTypeDisplay":"Magazines","mlTime":"PT0.092215S","lastupdate":"2021-09-18","contentType":"periodicals","definitions":"false","publicationNumber":"35"},{"_id":5116811,"references":[{"order":"1","text":"H. Holma and A. Toskala, WCDMA for UMTS \u2014 HSPA Evolution and LTE, Wiley, 2007.","title":"WCDMA for UMTS \u2014 HSPA Evolution and LTE","context":[{"sec":"sec1","text":" In the hierarchical architecture base stations (BSs) are connected to the core network by one or many centralized network elements, such as the radio network controller (RNC) and the general packet radio service (GPRS) serving node (GSN) in Universal Mobile Telecommunications System (UMTS) networks [1], or the access service network gateway (ASN-GW) in mobile WiMAX networks [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/9780470512531"},"refType":"biblio","id":"ref1"},{"order":"2","text":"<em>WiMAX Forum Network Architecture</em>, Feb. 2009.","title":"WiMAX Forum Network Architecture","context":[{"sec":"sec1","text":" In the hierarchical architecture base stations (BSs) are connected to the core network by one or many centralized network elements, such as the radio network controller (RNC) and the general packet radio service (GPRS) serving node (GSN) in Universal Mobile Telecommunications System (UMTS) networks [1], or the access service network gateway (ASN-GW) in mobile WiMAX networks [2].","part":"1"},{"sec":"sec3","text":" The current WiMAX standard [2] defines three ASN profiles, profile A, B, and C.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Bauer, \"The UMTS Base Station Router\", <em>Bell Labs Tech. J.</em>, vol. 11, no. 4, pp. 93-111, Mar. 2007.","title":"The UMTS Base Station Router","context":[{"sec":"sec3","text":" The Alcatel-Lucent UMTS flat architecture network, called the base station router (BSR) [3], is a leading example.","part":"1"}],"links":{"documentLink":"/document/6771761","pdfSize":"414KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"<em>UMB Network Architecture</em>, 2007.","title":"UMB Network Architecture","context":[{"sec":"sec3","text":" The Qualcomm ultra mobile broadband (UMB) flat architecture [4] is another example.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"V. Chandrasekhar, J Andrews and A Gatherer, \"Femtocell Networks: A Survey\", <em>IEEE Commun. Mag.</em>, vol. 46, no. 9, pp. 59-67, Sept. 2008.","title":"Femtocell Networks: A Survey","context":[{"sec":"sec3","text":" A femtocell [5] is closely related to flat architecture as well.","part":"1"}],"links":{"documentLink":"/document/4623708","pdfSize":"192KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"<em>Proxy Mobile IPv6</em>, May 2008.","title":"Proxy Mobile IPv6","context":[{"sec":"sec3","text":" The proposed scheme combines two standard IP-mobility protocols, proxy mobile-IP (PMIP) [6] and fast mobile-IP (FMIP) [7], and customizes them for IEEE 802.16e-based mobile WiMAX networks [8].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"<em>Fast Handover for Mobile IPv6</em>, July 2005.","title":"Fast Handover for Mobile IPv6","context":[{"sec":"sec3","text":" The proposed scheme combines two standard IP-mobility protocols, proxy mobile-IP (PMIP) [6] and fast mobile-IP (FMIP) [7], and customizes them for IEEE 802.16e-based mobile WiMAX networks [8].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"\"IEEE Std 802.16e-2005 and IEEE 802.16-2004/Cor1 - 2005\".","context":[{"sec":"sec3","text":" The proposed scheme combines two standard IP-mobility protocols, proxy mobile-IP (PMIP) [6] and fast mobile-IP (FMIP) [7], and customizes them for IEEE 802.16e-based mobile WiMAX networks [8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"B. Li, \"A Survey on Mobile WiMAX\", <em>IEEE Commun. Mag.</em>, vol. 45, no. 12, pp. 70-75, Dec. 2007.","title":"A Survey on Mobile WiMAX","context":[{"sec":"sec4","text":" A survey on the state-of-the-art mobility solution for mobile WiMAX networks is given in [9].","part":"1"}],"links":{"documentLink":"/document/4395368","pdfSize":"113KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"W. Jiao, P. Jiang and Y. Ma, \"Fast Handover Scheme for Real-Time Applications in Mobile WiMAX\", <em>IEEE ICC</em>, 2007.","title":"Fast Handover Scheme for Real-Time Applications in Mobile WiMAX","context":[{"sec":"sec4","text":" So far, most research work [10] on the handover performance enhancement for mobile WiMAX has focused on the medium-access-control (MAC) layer handover.","part":"1"}],"links":{"documentLink":"/document/4289671","pdfSize":"431KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"<em>Mobility Support in IPv6</em>, June 2004.","title":"Mobility Support in IPv6","context":[{"sec":"sec4","text":" The proposed scheme achieves high-performance IP-mobility by applying three enhancements to the mobile IP (MIP) [11], the basic protocol for IP mobility.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"<em>The Network Simulator NS-2 NIST Add-on IEEE 802.16 Model (MAC + PHY)</em>, June 2007,  [online]  Available: http://www. antd.nist.gov/seamlessandsecure/toolsuite.html.","title":"The Network Simulator NS-2 NIST Add-on IEEE 802.16 Model (MAC + PHY)","context":[{"sec":"sec5","text":" We built a WiMAX BSR simulation module on top of the mobile WiMAX link-layer module contributed by the National Institute of Standards and Technology (NIST), which simulates the PHY and MAC layers of IEEE 802.16e [12].","part":"1"}],"refType":"biblio","id":"ref12"}],"articleNumber":"5116811","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Seamless IP mobility support for flat architecture mobile WiMAX networks","publisher":"IEEE","htmlAbstractLink":"/document/5116811/","displayDocTitle":"Seamless IP mobility support for flat architecture mobile WiMAX networks","isJournal":true,"isStaticHtml":true,"htmlLink":"/document/5116811/","xploreDocumentType":"Journals & Magazine","isDynamicHtml":true,"articleId":"5116811","openAccessFlag":"F","title":"Seamless IP mobility support for flat architecture mobile WiMAX networks","contentTypeDisplay":"Magazines","mlTime":"PT0.099026S","lastupdate":"2021-09-10","contentType":"periodicals","definitions":"false","publicationNumber":"35"},{"_id":5116816,"references":[{"order":"1","text":"C. Williams, \"Personal Area Technologies for Internetworked Services\", <em>IEEE Commun. Mag.</em>, vol. 42, no. 12, pp. 15-26, Dec. 2004.","title":"Personal Area Technologies for Internetworked Services","context":[{"sec":"sec1","text":" For these networks that also are referred to as personal-area networks [1], different radio frequency (RF) wireless solutions have been, and are being, developed.","part":"1"}],"links":{"documentLink":"/document/1367554","pdfSize":"2590KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"T. G. Zimmerman, \"Personal Area Networks (PAN): Near-Field Intra-Body Communication\", <em>IBM Sys. J.</em>, vol. 35, no. 3-4, pp. 609-617, 1996.","title":"Personal Area Networks (PAN): Near-Field Intra-Body Communication","context":[{"sec":"sec1","text":" However, since the 1990s, the idea of using the human body itself as a propagation medium [2]\u2013[5] seems a promising approach to find a direct solution to these issues.","part":"1"},{"sec":"sec2","text":"The second approach, here referred to as the capacitive approach, uses the environment as a reference to force or detect a variation of the electric potential of the human body [2].","part":"1"}],"links":{"documentLink":"/document/5387211","pdfSize":"4565KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. S. Wegmueller, <em>Intra-Body Communication for Biomedical Sensor Networks</em>, 2007.","title":"Intra-Body Communication for Biomedical Sensor Networks","context":[{"sec":"sec1","text":" However, since the 1990s, the idea of using the human body itself as a propagation medium [2]\u2013[3][5] seems a promising approach to find a direct solution to these issues.","part":"1"},{"sec":"sec2","text":"The first option, referred to here as the transmission-line approach, is to apply an electrical signal between two electrodes directly attached to the human body [3].","part":"1"},{"sec":"sec4","text":"Characterization of the galvanic-coupled, on-body channel is presented in [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"S.-J. Song, \"A 0.9 V 2.6 mW Body-Coupled Scalable PHY Transceiver for Body Sensor Applications\", <em>Proc. IEEE ISSCC</em>, 2007-Feb.","title":"A 0.9 V 2.6 mW Body-Coupled Scalable PHY Transceiver for Body Sensor Applications","context":[{"sec":"sec1","text":" However, since the 1990s, the idea of using the human body itself as a propagation medium [2]\u2013[4][5] seems a promising approach to find a direct solution to these issues.","part":"1"},{"sec":"sec5","text":" Recent implementations of BCC transceivers show that power levels of 1 nJoule/bit are achievable [4], [5], with data rates of 8\u201310 Mb/s at bit-error rates of below 10\u22123.","part":"1"},{"sec":"sec9","text":" First implementations of integrated energy-efficient solutions have been presented in the literature [4], [5].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Fazzi, S. Ouzounov and J. van den Homberg, \"A 2.75 mW Wideband Correlation-Based Transceiver for Body-Coupled Communication\", <em>Proc. IEEE ISSCC</em>, 2009-Feb.","title":"A 2.75 mW Wideband Correlation-Based Transceiver for Body-Coupled Communication","context":[{"sec":"sec1","text":" However, since the 1990s, the idea of using the human body itself as a propagation medium [2]\u2013[5] seems a promising approach to find a direct solution to these issues.","part":"1"},{"sec":"sec5","text":" Recent implementations of BCC transceivers show that power levels of 1 nJoule/bit are achievable [4], [5], with data rates of 8\u201310 Mb/s at bit-error rates of below 10\u22123.","part":"1"},{"sec":"sec9","text":" First implementations of integrated energy-efficient solutions have been presented in the literature [4], [5].","part":"1"}],"links":{"documentLink":"/document/4977379","pdfSize":"2484KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K. Fujii, \"Study on the Transmission Mechanism for Wearable Device Using the Human Body as a Transmission Channel\", <em>IEICE Trans. Commun.</em>, vol. E88-B, pp. 2401-2410, 2005.","title":"Study on the Transmission Mechanism for Wearable Device Using the Human Body as a Transmission Channel","context":[{"sec":"sec2","text":" At the transmitter side, a signal is applied between the electrodes: this generates a variable electric field in close proximity of the human body [6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1093/ietcom/e88-b.6.2401"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. A. Ruiz and S. Shimamoto, \"Statistical Modeling of Intra-Body Propagation Channel\", <em>Proc. IEEE WCNC</em>, pp. 2063-2068, 2007-Mar.","title":"Statistical Modeling of Intra-Body Propagation Channel","context":[{"sec":"sec4","text":" The on-body channel for the more attractive capacitive coupling has been characterized in other contributions [7], [8].","part":"1"}],"links":{"documentLink":"/document/4224632","pdfSize":"404KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"N. Cho, \"The Human Body Characteristics as a Signal Transmission Medium for Intrabody Communication\", <em>IEEE Trans. Microwave Theory Techniques</em>, vol. 55, no. 5, pp. 1080-1086, May 2007.","title":"The Human Body Characteristics as a Signal Transmission Medium for Intrabody Communication","context":[{"sec":"sec4","text":" The on-body channel for the more attractive capacitive coupling has been characterized in other contributions [7], [8].","part":"1"}],"links":{"documentLink":"/document/4195656","pdfSize":"1175KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"T. C. W. Schenk, \"Experimental Characterization of the Body-Coupled Communications Channel\", <em>Proc. ISWCS</em>, pp. 234-239, 2008-Oct.","title":"Experimental Characterization of the Body-Coupled Communications Channel","context":[{"sec":"sec4","text":" More details about the measurement system can be found in [9].","part":"1"},{"sec":"sec4","text":" From results presented in [9], we can conclude that the standard deviation of movement was below 2.5 dB.","part":"1"}],"links":{"documentLink":"/document/4726053","pdfSize":"356KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"D. Neirynck, \"Wideband Channel Characterisation For Body and Personal Area Networks\", <em>Proc. Wksp. Wearable Implantable Body Sensor Net.</em>, pp. 41-43, 2004-Apr.","title":"Wideband Channel Characterisation For Body and Personal Area Networks","context":[{"sec":"sec4","text":" For these systems, the body shadowing does create large channel variability due to body movements, namely, in the range of 30 to 40 dB [10].","part":"1"}],"refType":"biblio","id":"ref10"}],"articleNumber":"5116816","formulaStrippedArticleTitle":"Human-centric connectivity enabled by body-coupled communications","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Journals & Magazine","displayDocTitle":"Human-centric connectivity enabled by body-coupled communications","isStaticHtml":true,"htmlLink":"/document/5116816/","isJournal":true,"htmlAbstractLink":"/document/5116816/","isDynamicHtml":true,"articleId":"5116816","openAccessFlag":"F","title":"Human-centric connectivity enabled by body-coupled communications","contentTypeDisplay":"Magazines","mlTime":"PT0.107537S","lastupdate":"2022-01-21","contentType":"periodicals","definitions":"false","publicationNumber":"35"},{"_id":5116831,"references":[{"order":"1","text":"J. A. Fisher, \"Very long instruction word architectures and the ELI-512\", <em>Proc. 10th Annu. Int. Symp. Computer Architecture</em>, pp. 140-150, 1983-June.","title":"Very long instruction word architectures and the ELI-512","context":[{"sec":"","text":" Those listening to Fisher's first public \u201cblue-sky\u201d expositions of this technology [1] in the early 1980s did not generally expect it to succeed.","part":""},{"sec":"sec2e","text":"My Yale team and I then started a hardware/architecture project, called ELI, as outlined in a 1983 ISCA paper reprinted in this issue [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"P. Faraboschi, G. Brown, J. A. Fisher, G. Desoli and F. Homewood, \"Lx: A technology platform for customizable VLIW embedded processing\", <em>Proc. 27th Annu. Int. Symp. Computer Architecture</em>, pp. 203-213, 2000-June.","title":"Lx: A technology platform for customizable VLIW embedded processing","context":[{"sec":"","text":"For example, the VLIW family we are most familiar with, the STMicroelectronics ST200 [2], accounts for more than 70 million processor cores in just the past few years.","part":""}],"links":{"documentLink":"/document/854391","pdfSize":"1655KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. A. Fisher, P. Faraboschi and C. Young, Embedded Computing: A VLIW Approach to Architecture Tools and Compilers, CA, San Francisco:Morgan Kaufmann, 2005.","title":"Embedded Computing: A VLIW Approach to Architecture, Tools and Compilers","context":[{"sec":"","text":" The distinction is in the scheduling: Superscalars perform this in hardware, whereas VLIWs let the compiler rearrange the code so that the hardware can execute it without changing it. (From [3].).","part":""},{"sec":"","text":" Because of the obvious wire congestion in the center, the register files are often partitioned, with a subset of functional units getting fastest access to a corresponding subset of the registers. (From [3].).","part":""},{"sec":"","text":" VLIW and its compilation are covered in much greater depth in our book, Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools [3].","part":""},{"sec":"sec2b","text":" Trace scheduling, which considers larger regions, such as (b) traces, opened up a new field of research. (From [3].).","part":"1"},{"sec":"sec2g","text":" I don't have the space here, but the book Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools [3] describes my pondering at length.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"J. A. Fisher, <em>The optimization of horizontal microcode within and beyond basic blocks: An application of processor scheduling with resources</em>, Oct. 1979.","title":"The optimization of horizontal microcode within and beyond basic blocks: An application of processor scheduling with resources","context":[{"sec":"sec2a","text":"D. thesis [4], one of the few circumstances in which big thoughts from the young and inexperienced are tolerated, even encouraged.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.2172/5752434"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. M. Turing\u2019s ACE Report of 1946 and Other Papers, MA, Cambridge:MIT Press, 1986.","title":"A. M. Turing\u2019s ACE Report of 1946 and Other Papers","context":[{"sec":"sec2d","text":"There had been many prior processors that met the first criterion above\u2014I've already mentioned a few\u2014leading some to question of whether VLIWs didn't exist for a long time before 1980 (you can go back to Alan Turing's ACE report of 1946 to find some static ILP [5]).","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"J. R. Ellis, <em>Bulldog: A compiler for VLIW architectures</em>, 1985.","title":"Bulldog: A compiler for VLIW architectures","context":[{"sec":"sec2e","text":"The compiler succeeded in doing quality trace scheduling, as described beautifully in John Ellis' book Bulldog: A Compiler for VLIW Architectures [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"H. S. Stone, \"One-pass compilation of arithmetic expressions for a parallel processor\", <em>Commun. ACM</em>, vol. 10, no. 4, pp. 220-223, Apr. 1967.","title":"One-pass compilation of arithmetic expressions for a parallel processor","context":[{"sec":"sec2g","text":" [7].","part":"1"}],"links":{},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. T. Schwartz, \"Large parallel computers\", <em>J. ACM</em>, vol. 13, no. 1, pp. 25-32, Jan. 1966.","title":"Large parallel computers","context":[{"sec":"sec2g","text":" This feature makes it infeasible to extend this design to include parallelism on a very large scale\u201d [8].","part":"1"}],"links":{},"refType":"biblio","id":"ref8"},{"order":"9","text":"R. W. Allard, K. A. Wolf and R. A. Zemlin, \"Some effects of the 6600 computer on language structures\", <em>Commun. ACM</em>, vol. 7, no. 2, pp. 112-119, Feb. 1964.","title":"Some effects of the 6600 computer on language structures","context":[{"sec":"sec2g","text":" Indeed, a discussion was reported in Communications of the ACM in 1964\u2014involving such computer pioneers as Alan Perlis, John Backus, Robert Floyd, and Maurice Wilkes\u2014after the presentation of a paper on the subject [9].","part":"1"},{"sec":"sec2g","text":" [9].","part":"1"}],"links":{},"refType":"biblio","id":"ref9"},{"order":"10","text":"E. M. Riseman and C. C. Foster, \"The inhibition of potential parallelism by conditional jumps\", <em>IEEE Trans. Comput.</em>, vol. 21, no. 12, pp. 1405-1411, Dec. 1972.","title":"The inhibition of potential parallelism by conditional jumps","context":[{"sec":"sec2g","text":" Anecdotally, it is believed that it was killed by a series of experiments to measure the maximum ILP available in programs (the first of the so-called MaxPar experiments), most notably experiments done by Riseman and Foster [10].","part":"1"}],"links":{"documentLink":"/document/1672107","pdfSize":"1796KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5116831","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"VLIW processors: once blue sky, now commonplace","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5116831/","htmlLink":"/document/5116831/","isStaticHtml":true,"isOpenAccess":true,"isJournal":true,"xploreDocumentType":"Journals & Magazine","displayDocTitle":"VLIW processors: once blue sky, now commonplace","articleId":"5116831","openAccessFlag":"T","title":"VLIW processors: once blue sky, now commonplace","contentTypeDisplay":"Magazines","mlTime":"PT0.118097S","lastupdate":"2021-10-05","contentType":"periodicals","definitions":"false","publicationNumber":"4563670"},{"_id":5116857,"references":[{"order":"1","text":"S. Roundy, P. K. Wright and J. Rabaey, \"A study of low level vibrations as a power source for wireless sensor nodes\", <em>Comput. Commun.</em>, vol. 26, pp. 1131-1144, 2003.","title":"A study of low level vibrations as a power source for wireless sensor nodes","context":[{"sec":"sec1","text":"With technology advancements over the last few decades, the vast reduction in size and power consumption of complementary metal\u2013oxide\u2013semiconductor (CMOS) circuitry has led to a great research effort toward energy-harvesting devices (EHD) for the development of wireless sensors and ubiquitous networks of wireless communication nodes [1]\u2013[5].","part":"1"},{"sec":"sec3b","text":"*Optimized resistance based on [1].","part":"1"},{"sec":"sec3b","text":"*Optimized resistance based on [1].","part":"1"},{"sec":"sec4b","text":"It is worthwhile mentioning that here the optimized resistance value \\$R_{{\\rm opt}}\\$ has been taken based on the assumption that the vibrational amplitude is independent of the externally connected load resistor [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0140-3664(02)00248-7"},"refType":"biblio","id":"ref1"},{"order":"2","text":"P. D. Mitchson, E. M. Yeatman, G. K. Rao, A. S. Holmes and T. C. Green, \"Energy harvesting from human and machine motion for wireless electronic devcies\", <em>Proc. IEEE</em>, vol. 96, no. 9, pp. 1457-1486, Sep. 2008.","title":"Energy harvesting from human and machine motion for wireless electronic devcies","context":[{"sec":"sec1","text":"With technology advancements over the last few decades, the vast reduction in size and power consumption of complementary metal\u2013oxide\u2013semiconductor (CMOS) circuitry has led to a great research effort toward energy-harvesting devices (EHD) for the development of wireless sensors and ubiquitous networks of wireless communication nodes [1]\u2013[2][5].","part":"1"},{"sec":"sec1","text":" Significant progress has been made, and a large number of vibration-based EHD have been proposed and tested that use various mechanisms, including electromagnetic, electro-static, and piezoelectric [2]\u2013[6].","part":"1"}],"links":{"documentLink":"/document/4618735","pdfSize":"3730KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Kompis and S. Aliwell, <em>Energy harvesting technologies to enable remote and wireless sensing Sensors and Instrumentation-Knowledge Transfer Network</em>, Jun. 2008,  [online]  Available: http://sensors.globalwatchonline.com/epicentric_portal/binary/com.epicentric.contentmanagement.servlet.ContentDeliveryServlet/Sensors/Events/7730%2520-%2520SENSORS%2520DELEGATE%2520master.pdf.","title":"Energy harvesting technologies to enable remote and wireless sensing Sensors and Instrumentation-Knowledge Transfer Network","context":[{"sec":"sec1","text":"With technology advancements over the last few decades, the vast reduction in size and power consumption of complementary metal\u2013oxide\u2013semiconductor (CMOS) circuitry has led to a great research effort toward energy-harvesting devices (EHD) for the development of wireless sensors and ubiquitous networks of wireless communication nodes [1]\u2013[3][5].","part":"1"},{"sec":"sec1","text":" Significant progress has been made, and a large number of vibration-based EHD have been proposed and tested that use various mechanisms, including electromagnetic, electro-static, and piezoelectric [2]\u2013[3][6].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Priya, \"Advances in energy harvesting using low profile piezoelectric transducerds\", <em>J. Electroceram.</em>, vol. 19, pp. 165-182, Mar. 2007.","title":"Advances in energy harvesting using low profile piezoelectric transducerds","context":[{"sec":"sec1","text":"With technology advancements over the last few decades, the vast reduction in size and power consumption of complementary metal\u2013oxide\u2013semiconductor (CMOS) circuitry has led to a great research effort toward energy-harvesting devices (EHD) for the development of wireless sensors and ubiquitous networks of wireless communication nodes [1]\u2013[4][5].","part":"1"},{"sec":"sec1","text":" Significant progress has been made, and a large number of vibration-based EHD have been proposed and tested that use various mechanisms, including electromagnetic, electro-static, and piezoelectric [2]\u2013[4][6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s10832-007-9043-4"},"refType":"biblio","id":"ref4"},{"order":"5","text":"P. Spies, M. Pollak and G. Rohmer, <em>Power management for energy harvesting application</em>, Mar. 2009,  [online]  Available: http://www.iis.fraun-hofer.de/Images/power_management_for_energy_harvesting_applications_tcm278-91133.pdf.","title":"Power management for energy harvesting application","context":[{"sec":"sec1","text":"With technology advancements over the last few decades, the vast reduction in size and power consumption of complementary metal\u2013oxide\u2013semiconductor (CMOS) circuitry has led to a great research effort toward energy-harvesting devices (EHD) for the development of wireless sensors and ubiquitous networks of wireless communication nodes [1]\u2013[5].","part":"1"},{"sec":"sec1","text":" Significant progress has been made, and a large number of vibration-based EHD have been proposed and tested that use various mechanisms, including electromagnetic, electro-static, and piezoelectric [2]\u2013[5][6].","part":"1"},{"sec":"sec1","text":" Among them, piezoelectric EHD have received more attention due to their self-contained power generation capability, i.e., they do not require an external voltage source, high energy density, and good dynamic response, and ability to scavenge energy in the range of 1 to \\$200\\ \\mu {\\rm W}/{\\rm cm}^{3}\\$ (possibly higher in the near future as optimized designs and improved piezoelectric materials become available) from ambient vibration energy sources [5], [7].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"S. P. Beeby, M. J. Tudor and N. M. White, \"Energy harvesting vibration sources for microsystems applications\", <em>Meas. Sci. Technol.</em>, vol. 17, pp. 175-195, 2006.","title":"Energy harvesting vibration sources for microsystems applications","context":[{"sec":"sec1","text":" Significant progress has been made, and a large number of vibration-based EHD have been proposed and tested that use various mechanisms, including electromagnetic, electro-static, and piezoelectric [2]\u2013[6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/0957-0233/17/12/R01"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Y. C. Shu and I. C. Lien, \"Analysis of power output for piezoelectric energy harvesting systems\", <em>Smart Mater. Struct.</em>, vol. 15, pp. 1499-1512, 2006.","title":"Analysis of power output for piezoelectric energy harvesting systems","context":[{"sec":"sec1","text":" Among them, piezoelectric EHD have received more attention due to their self-contained power generation capability, i.e., they do not require an external voltage source, high energy density, and good dynamic response, and ability to scavenge energy in the range of 1 to \\$200\\ \\mu {\\rm W}/{\\rm cm}^{3}\\$ (possibly higher in the near future as optimized designs and improved piezoelectric materials become available) from ambient vibration energy sources [5], [7].","part":"1"},{"sec":"sec2a","text":" For simplicity, such devices have frequently been modeled as a current source in parallel with their intrinsic piezoelectric capacitance \\$C_{p}\\$ [7]\u2013[13].","part":"1"},{"sec":"sec2c","text":" Shu and Lien [7] developed an analytical model to estimate the power output of a piezoelectric energy-harvesting system while focusing on the ac-dc output.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/0964-1726/15/6/001"},"refType":"biblio","id":"ref7"},{"order":"8","text":"S. Roundy, E. S. Leland, J. Baker, E. Carleton, E. Reilly, E. Lai, et al., \"Improving power output for vibration-based energy scavengers\", <em>IEEE Trans. Pervasive Comput.</em>, vol. 4, pp. 28-36, 2005.","title":"Improving power output for vibration-based energy scavengers","context":[{"sec":"sec1","text":" This power level is suitable for an average consumption of approximately \\$100\\ \\mu {\\rm W}\\$ [8]; hence, it is particularly suitable for wireless sensors and communication nodes.","part":"1"},{"sec":"sec2a","text":" For simplicity, such devices have frequently been modeled as a current source in parallel with their intrinsic piezoelectric capacitance \\$C_{p}\\$ [7]\u2013[8][13].","part":"1"}],"links":{"documentLink":"/document/1401840","pdfSize":"1059KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"E. Lefeuvre, A. Badel, C. Richard and D. Guyomar, \"Piezoelectric energy harvesting devices optimization by synchronous electric charge extraction\", <em>J. Intell. Mater. Sys. Struct.</em>, vol. 16, no. 10, pp. 865-876, Oct. 2005.","title":"Piezoelectric energy harvesting devices optimization by synchronous electric charge extraction","context":[{"sec":"sec1","text":"Piezoelectric EHD are often connected with an electronic circuit that transforms the harvested electric energy into a usable form [9]\u2013[12].","part":"1"},{"sec":"sec2a","text":" For simplicity, such devices have frequently been modeled as a current source in parallel with their intrinsic piezoelectric capacitance \\$C_{p}\\$ [7]\u2013[9][13].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1177/1045389X05056859"},"refType":"biblio","id":"ref9"},{"order":"10","text":"E. Lefeuvre, A. Badel, G. Richard, L. Petit and D. Guyomar, \"A comparison between several vibration-powered piezoelectric generators for standalone systems\", <em>Sens. Actuators A</em>, vol. 126, pp. 405-416, 2006.","title":"A comparison between several vibration-powered piezoelectric generators for standalone systems","context":[{"sec":"sec1","text":"Piezoelectric EHD are often connected with an electronic circuit that transforms the harvested electric energy into a usable form [9]\u2013[10][12].","part":"1"},{"sec":"sec2a","text":" For simplicity, such devices have frequently been modeled as a current source in parallel with their intrinsic piezoelectric capacitance \\$C_{p}\\$ [7]\u2013[10][13].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.sna.2005.10.043"},"refType":"biblio","id":"ref10"},{"order":"11","text":"G. A. Lesieutre, G. K. Ottman and H. F. Hofmann, \"Damping as a result of piezoelectric energy harvesting\", <em>J. Sound Vibrat.</em>, vol. 269, pp. 991-1001, 2004.","title":"Damping as a result of piezoelectric energy harvesting","context":[{"sec":"sec1","text":"Piezoelectric EHD are often connected with an electronic circuit that transforms the harvested electric energy into a usable form [9]\u2013[11][12].","part":"1"},{"sec":"sec2a","text":" For simplicity, such devices have frequently been modeled as a current source in parallel with their intrinsic piezoelectric capacitance \\$C_{p}\\$ [7]\u2013[11][13].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0022-460X(03)00210-4"},"refType":"biblio","id":"ref11"},{"order":"12","text":"D. Guyomar, A. Badel, E. Lefeuvre and C. Richard, \"Toward energy harvesting using active materials and conversion improvement by nonlinear processing\", <em>IEEE Trans. Ultrason. Ferroelectr. Freq. Control</em>, vol. 52, pp. 584-595, Apr. 2005.","title":"Toward energy harvesting using active materials and conversion improvement by nonlinear processing","context":[{"sec":"sec1","text":"Piezoelectric EHD are often connected with an electronic circuit that transforms the harvested electric energy into a usable form [9]\u2013[12].","part":"1"},{"sec":"sec2a","text":" For simplicity, such devices have frequently been modeled as a current source in parallel with their intrinsic piezoelectric capacitance \\$C_{p}\\$ [7]\u2013[12][13].","part":"1"},{"sec":"sec2c","text":" [12] proposed a new approach to estimate the average harvested power for cases where coupling is high.","part":"1"},{"sec":"sec2c","text":" Whether this assumption is still held for cases of high electromechanical coupling is questionable, and the issue has not been addressed in [12].","part":"1"}],"links":{"documentLink":"/document/1428041","pdfSize":"975KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"G. K. Ottman, H. F. Hofmann and G. A. Lesieutre, \"Optimized piezoelectric energy harvesting circuit using step-down converter in discontinuous conduction mode\", <em>IEEE Trans. Power Electron.</em>, vol. 18, pp. 696-703, 2003.","title":"Optimized piezoelectric energy harvesting circuit using step-down converter in discontinuous conduction mode","context":[{"sec":"sec2a","text":" For simplicity, such devices have frequently been modeled as a current source in parallel with their intrinsic piezoelectric capacitance \\$C_{p}\\$ [7]\u2013[13].","part":"1"}],"links":{"documentLink":"/document/1189621","pdfSize":"633KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"F. Lu, H. P. Lee and S. P. Lim, \"Modelling and analysis of micropiezoelectric power generators for micro-electromechanical-systems applications\", <em>Smart Mater. Struct.</em>, vol. 13, pp. 57-63, 2004.","title":"Modelling and analysis of micropiezoelectric power generators for micro-electromechanical-systems applications","context":[{"sec":"sec2c","text":" Further analytical modeling and analysis of micro piezoelectric power generators was reported by Lu [14], who focused on the influence of the value of the load resistor on the power output of a cantilevered piezoelectric bimorph.","part":"1"},{"sec":"sec2c","text":" Finite element analysis (FEA) is an advanced and reliable numerical modeling method, which has already been used to simulate sensors and actuators in numerous applications and also used to calculate voltages in open circuit conditions and currents in short circuit conditions for piezoelectric EHD [14].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/0964-1726/13/1/007"},"refType":"biblio","id":"ref14"},{"order":"15","text":"<em>ANSYS Release 11.0 Documentation</em>.","title":"ANSYS Release 11.0 Documentation","context":[{"sec":"sec3","text":" Canonsburg, PA) [15] is used to develop the CPC numerical model of a piezoelectric EHD connected directly with a load resistor.","part":"1"},{"sec":"sec3a","text":"In the developed finite element models (FEM), the direction of polarization of the piezoelectric material is represented by the sign of the piezoelectric coefficients \\$e_{31}\\$ and \\$e_{33}\\$ [15].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"M. Zhu, P. Kirby and M. Y. Lim, \"Lagrange's formalism for modeling of a triaxial microaccelerometer with piezoelectric thin-film sensing\", <em>IEEE Sens. J.</em>, vol. 4, pp. 455-463, 2004.","title":"Lagrange's formalism for modeling of a triaxial microaccelerometer with piezoelectric thin-film sensing","context":[{"sec":"sec3b","text":" Because the piezoelectric material data sheet gives the compliances only, the elastic stiffness constants required in the model are obtained by conversion of the compliances into the stiffness constants [16]\u2013[18].","part":"1"}],"links":{"documentLink":"/document/1310337","pdfSize":"332KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"M. Zhu and G. Leighton, \"Dimensional reduction study of piezoelectric ceramics constitutive equations from 3-D to 2-D and 1-D\", <em>IEEE Trans. Ultrason. Ferroelectr. Freq. Control</em>, vol. 54, pp. 584-595, 2008.","title":"Dimensional reduction study of piezoelectric ceramics constitutive equations from 3-D to 2-D and 1-D","context":[{"sec":"sec3b","text":" Because the piezoelectric material data sheet gives the compliances only, the elastic stiffness constants required in the model are obtained by conversion of the compliances into the stiffness constants [16]\u2013[17][18].","part":"1"}],"links":{"documentLink":"/document/4686869","pdfSize":"338KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"J. M. Whitney, Structural Analysis of Laminated Anisotropic Plates, FL, Boca Raton:CRC Press, 1987.","title":"Structural Analysis of Laminated Anisotropic Plates","context":[{"sec":"sec3b","text":" Because the piezoelectric material data sheet gives the compliances only, the elastic stiffness constants required in the model are obtained by conversion of the compliances into the stiffness constants [16]\u2013[18].","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"C. J. Cross and S. Fleeter, \"Shunted piezoelectric for passive control of turbomachine blading flow-induced vibration\", <em>Smart Mater. Struct.</em>, vol. 11, pp. 239-248, Apr. 2002.","title":"Shunted piezoelectric for passive control of turbomachine blading flow-induced vibration","context":[{"sec":"sec4b","text":" This means that the generalized electromechanical coupling coefficient (\\$k_{31-{\\rm EDH}}\\$) of the piezoelectric EHD remains the same, because \\$k_{31}\\$ is determined by the open and short circuit resonant frequencies [19], [20]:\nwhere \\$f_{{\\rm oc}}\\$ and \\$f_{{\\rm sc}}\\$ are the open circuit and short circuit resonant frequencies, respectively.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/0964-1726/11/2/307"},"refType":"biblio","id":"ref19"},{"order":"20","text":"L. R. Corr and W. W. Clark, \"Comparison of low-frequency piezoelectric switching shunt techniques for structural damping\", <em>Smart Mater. Struct.</em>, vol. 11, pp. 370-376, May 2002.","title":"Comparison of low-frequency piezoelectric switching shunt techniques for structural damping","context":[{"sec":"sec4b","text":" This means that the generalized electromechanical coupling coefficient (\\$k_{31-{\\rm EDH}}\\$) of the piezoelectric EHD remains the same, because \\$k_{31}\\$ is determined by the open and short circuit resonant frequencies [19], [20]:\nwhere \\$f_{{\\rm oc}}\\$ and \\$f_{{\\rm sc}}\\$ are the open circuit and short circuit resonant frequencies, respectively.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/0964-1726/11/3/307"},"refType":"biblio","id":"ref20"}],"articleNumber":"5116857","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Analyses of power output of piezoelectric energy-harvesting devices directly connected to a load resistor using a coupled piezoelectric-circuit finite element method","publisher":"IEEE","htmlAbstractLink":"/document/5116857/","displayDocTitle":"Analyses of power output of piezoelectric energy-harvesting devices directly connected to a load resistor using a coupled piezoelectric-circuit finite element method","htmlLink":"/document/5116857/","isJournal":true,"isStaticHtml":true,"xploreDocumentType":"Journals & Magazine","isDynamicHtml":true,"articleId":"5116857","openAccessFlag":"F","title":"Analyses of power output of piezoelectric energy-harvesting devices directly connected to a load resistor using a coupled piezoelectric-circuit finite element method","contentTypeDisplay":"Journals","mlTime":"PT0.232378S","lastupdate":"2021-10-13","contentType":"periodicals","definitions":"false","publicationNumber":"58"},{"_id":5116874,"references":[{"order":"1","text":"R. A. Lemons and C. F. Quate, \"Acoustic microscope\u2014Scanning version\", <em>Appl. Phys. Lett.</em>, vol. 24, pp. 163-165, 1974.","title":"Acoustic microscope\u2014Scanning version","context":[{"sec":"sec1","text":" High-frequency ultrasonic measurements in the gigahertz range allow local properties to be probed on a micrometer scale [1]\u2013[3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.1655136"},"refType":"biblio","id":"ref1"},{"order":"2","text":"T. Kundu, J. Bereiter-Hahn and I. Karl, \"Cell property determination from the acoustic microscope generated voltage versus frequency curves\", <em>Biophys. J.</em>, vol. 78, pp. 2270-2279, 2000.","title":"Cell property determination from the acoustic microscope generated voltage versus frequency curves","context":[{"sec":"sec1","text":" High-frequency ultrasonic measurements in the gigahertz range allow local properties to be probed on a micrometer scale [1]\u2013[2][3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0006-3495(00)76773-7"},"refType":"biblio","id":"ref2"},{"order":"3","text":"T. Kundu, J.-P. Lee, C. Blase and J. Bereiter-Hahn, \"Acoustic microscope lens modeling and its application in determining biological cell properties from single- and multi-layered cell models\", <em>J. Acoust. Soc. Am.</em>, vol. 120, no. 3, pp. 1646-1654, 2006.","title":"Acoustic microscope lens modeling and its application in determining biological cell properties from single- and multi-layered cell models","context":[{"sec":"sec1","text":" High-frequency ultrasonic measurements in the gigahertz range allow local properties to be probed on a micrometer scale [1]\u2013[3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1121/1.2221556"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. M. M. Pinkerton, \"The absorption of ultrasonic waves in liquids and its relation to molecular constitution\", <em>Proc. Phys. Soc. London B</em>, vol. 62, pp. 129-141, 1949.","title":"The absorption of ultrasonic waves in liquids and its relation to molecular constitution","context":[{"sec":"sec1","text":" Nevertheless, regarding the longitudinal acoustic wave attenuation in the high-frequency range (\\$220\\ {\\rm dB/mm/GHz}^{2}\\$ in water at room temperature) [4], acoustical impedance matching between the substrate and the biological medium seems necessary to enhance power transmission.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/0370-1301/62/2/307"},"refType":"biblio","id":"ref4"},{"order":"5","text":"E. Bridoux, B. Nongaillard, J. M. Rouvaen, C. Bruneel, G. Thomin and R. Torguet, \"Optimization of a transmission acoustic microscope\", <em>J. Appl. Phys.</em>, vol. 49, no. 2, pp. 574-579, 1978.","title":"Optimization of a transmission acoustic microscope","context":[{"sec":"sec1","text":"Many papers have shown the interest in quarter-wavelength \\$(\\lambda/4)\\$ layers for creating a good impedance match [5]\u2013[9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.324681"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. Kushibiki, T. Sannmomiya and N. Chubachi, \"Performance of sputtered SiO<subscript>2</subscript> film as acoustic antireflection coating at sapphire/ water interface\", <em>Electron. Lett.</em>, vol. 16, no. 19, pp. 737-738, 1980.","title":"Performance of sputtered SiO<subscript>2</subscript> film as acoustic antireflection coating at sapphire/ water interface","context":[{"sec":"sec1","text":"Many papers have shown the interest in quarter-wavelength \\$(\\lambda/4)\\$ layers for creating a good impedance match [5]\u2013[6][9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19800524","pdfSize":"317KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"B. Hadimioglu and B. T. Khuri-Yakub, \"Polymer films as acoustic matching layers\", <em>Proc. IEEE Ultrason. Symp.</em>, pp. 1337-1340, 1990.","title":"Polymer films as acoustic matching layers","context":[{"sec":"sec1","text":"Many papers have shown the interest in quarter-wavelength \\$(\\lambda/4)\\$ layers for creating a good impedance match [5]\u2013[7][9].","part":"1"}],"links":{"documentLink":"/document/171581","pdfSize":"272KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"H. Wang, W. Cao, Q. F. Zhou, K. K. Sliung and Y. H. Huang, \"Silicon oxide colloidal/polymer nanocomposite films\", <em>Appl. Phys. Lett.</em>, vol. 85, no. 24, pp. 5998-6000, 2004.","title":"Silicon oxide colloidal/polymer nanocomposite films","context":[{"sec":"sec1","text":"Many papers have shown the interest in quarter-wavelength \\$(\\lambda/4)\\$ layers for creating a good impedance match [5]\u2013[8][9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.1836018"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Q. F. Zhou, C. Sharp, J. M. Cannata, K. K. Shung, G. H. Feng and E. S. Kim, \"Self-focused high frequency ultrasonic transducers based on ZnO piezoelectric films\", <em>Appl. Phys. Lett.</em>, vol. 90, no. 11, 2007.","title":"Self-focused high frequency ultrasonic transducers based on ZnO piezoelectric films","context":[{"sec":"sec1","text":"Many papers have shown the interest in quarter-wavelength \\$(\\lambda/4)\\$ layers for creating a good impedance match [5]\u2013[9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.2712813"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J. Carlier, S. Arscott, V. Thomy, J. C. Fourrier, F. Caron, J. C. Camart, et al., \"Integrated microfluidics based on multi-layered SU-8 for mass spectrometry analysis\", <em>7. Micromech. Microeng.</em>, vol. 14, no. 4, pp. 619-624, 2004.","title":"Integrated microfluidics based on multi-layered SU-8 for mass spectrometry analysis","context":[{"sec":"sec1","text":" As SU-8 is an epoxy-based negative photoresist that can be etched for high ratio structures [10], it can also be integrated in a lab-on-chip devoted to high-frequency acoustical microscopy.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/0960-1317/14/4/024"},"refType":"biblio","id":"ref10"},{"order":"11","text":"B. Kaelin and L. R. Johnson, \"Dynamic composite elastic medium theory. Part II. Three-dimensional media\", <em>J. Appl. Phys.</em>, vol. 84, no. 10, pp. 5458-5468, 1998.","title":"Dynamic composite elastic medium theory. Part II. Three-dimensional media","context":[{"sec":"sec1","text":" The larger the diameter of the nanoparticles, the greater the attenuation will be [11], so nanosize diameter particles were used to limit attenuation.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.368308"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Z. Hashin and S. Shtrikman, \"A variational approach to the theory of elastic behaviour of multiphase materials\", <em>J. Mech. Phys. Solids</em>, vol. 11, pp. 127-140, 1963.","title":"A variational approach to the theory of elastic behaviour of multiphase materials","context":[{"sec":"sec2","text":" The inclusion diameters being very small compared with the wavelength, the long wavelength limit of multiple scattering theories is sufficient [12].","part":"1"},{"sec":"sec2","text":" Self-consistent elastic moduli are obtained by minimizing (1)\u2013(3), for which the initial conditions can be selected anywhere inside the Hashin-Strickman bounds [12].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/0022-5096(63)90060-7"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Y. Deblock, P. Campistron, M. Lippert and C. Bruneel, \"Electrical characterization of plate piezoelectric transducers bonded to a finite substrate\", <em>J. Acoust. Soc. Am.</em>, vol. 111, no. 6, pp. 2681-2685, 2002.","title":"Electrical characterization of plate piezoelectric transducers bonded to a finite substrate","context":[{"sec":"sec2","text":" This electrical impedance has already been described in a previous study [13].","part":"1"},{"sec":"sec2","text":" It is useful to express \\$D_{1}\\$ using a Debye-series expansion [13]\nwhere \\$r_{ij}=(Z_{j}-Z_{i})/(Z_{j}+Z_{i})=-r_{ji}\\$ is the reflection coefficient of the wave propagating from medium \\$i\\$ to medium \\$j, \\theta_{i}=k_{i}e_{i}\\$ is the phase of the wave propagating through a thickness \\$e_{i}\\$ of the medium \\$i,\\, k_{i}=\\omega/v_{i}-i\\alpha_{i}\\$ is the wave number of this wave, \\$v_{i}\\$ and \\$\\alpha_{i}\\$ are the phase velocity and the absorption coefficient respectively, and \\$i^{2}=-1\\$.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1121/1.1416904"},"refType":"biblio","id":"ref13"},{"order":"14","text":"L. Szabo, \"Time domain wave equations for lossy media obeying a frequency power law\", <em>J. Acoust. Soc. Am.</em>, vol. 96, no. 1, pp. 491-500, 1994.","title":"Time domain wave equations for lossy media obeying a frequency power law","context":[{"sec":"sec2","text":" In this case, the dispersion relation of the phase velocity can be derived from the Kramers-Kronig relationship [14].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1121/1.410434"},"refType":"biblio","id":"ref14"},{"order":"15","text":"Y. Deblock, P. Campistron and B. Nongaillard, \"A continuous wave method for ultrasonic characterization of liquids materials\", <em>J. Acoust. Soc. Am.</em>, vol. 118, no. 3, pp. 1388-1393, 2005.","title":"A continuous wave method for ultrasonic characterization of liquids materials","context":[{"sec":"sec2","text":"The characterization of the materials was processed in the time domain using an efficient ultrasonic pulse-echo technique obtained by inverse Fourier transformation [15].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1121/1.2000771"},"refType":"biblio","id":"ref15"},{"order":"16","text":"D. Leedom, R. Krimholtz and G. L. Matthaei, \"Equivalent circuits for transducers having arbitrary even- or odd-symmetry piezoelectric excitation\", <em>IEEE Trans. Sonics Ultrason.</em>, vol. 18, pp. 128-141, 1971.","title":"Equivalent circuits for transducers having arbitrary even- or odd-symmetry piezoelectric excitation","context":[{"sec":"sec3","text":" The continuous line represents the numerical simulation derived from the KLM model [16] and the dashed line results from experimental measurements.","part":"1"}],"links":{"documentLink":"/document/1538613","pdfSize":"1345KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"T. Gorishnyy, J. -H. Jang, C. Y. Koh and E. L. Thomas, \"Direct observation of a hypersonic band gap in two-dimensional single crystalline phononic structures\", <em>Appl. Phys. Lett.</em>, vol. 91, no. 12, 2007.","title":"Direct observation of a hypersonic band gap in two-dimensional single crystalline phononic structures","context":[{"sec":"sec3","text":" Measured values are close to those in References [17], [18].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.2786605"},"refType":"biblio","id":"ref17"},{"order":"18","text":"G. Carlotti, L. Doncet and M. Dupeux, \"Comparative study of the elastic properties of silicate glass films grown by plasma enhanced chemical vapor deposition\", <em>J. Vac. Sci. Technol. B</em>, vol. 14, no. 6, pp. 3460-3464, 1996.","title":"Comparative study of the elastic properties of silicate glass films grown by plasma enhanced chemical vapor deposition","context":[{"sec":"sec3","text":" Measured values are close to those in References [17], [18].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1116/1.588780"},"refType":"biblio","id":"ref18"}],"articleNumber":"5116874","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Su-8-based nanocomposites for acoustical matching layer","publisher":"IEEE","htmlAbstractLink":"/document/5116874/","displayDocTitle":"Su-8-based nanocomposites for acoustical matching layer","htmlLink":"/document/5116874/","isJournal":true,"isStaticHtml":true,"xploreDocumentType":"Journals & Magazine","isDynamicHtml":true,"articleId":"5116874","openAccessFlag":"F","title":"Su-8-based nanocomposites for acoustical matching layer","contentTypeDisplay":"Journals","mlTime":"PT0.638157S","lastupdate":"2021-10-05","contentType":"periodicals","definitions":"false","publicationNumber":"58"},{"_id":5117644,"references":[{"order":"1","text":"S. Haykin, \"Cognitive radio: brain-empowered wireless communications\", <em>IEEE Journal on Selected Area in Communications</em>, vol. 23, no. 2, pp. 201-220, Feb. 2005.","title":"Cognitive radio: brain-empowered wireless communications","context":[{"sec":"sec1","text":" Recently, the cognitive radio concept is attracting much attention for dramatically improving the frequency usage efficiency [1].","part":"1"}],"links":{"documentLink":"/document/1391031","pdfSize":"572KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"R. D. Murch and K. B. Letaief, \"Antenna systems for broadband wireless access\", <em>IEEE Communications Magazine</em>, vol. 40, no. 4, pp. 76-83, April 2002.","title":"Antenna systems for broadband wireless access","context":[{"sec":"sec1","text":"A multiple-input multiple-output (MIMO) is the technique for parallel data transmission in single frequency band [2].","part":"1"}],"links":{"documentLink":"/document/995854","pdfSize":"104KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"T. Nishimura, Y. Takatori, T. Ohgane, Y. Ogawa and K. Cho, \"Transmit forming for a MIMO/SDMA downlink with receive antenna selection\", <em>Proc. IEEE Vehicular Technology Conference 2002 (VTC 2002-Fall)</em>, vol. 1, pp. 190-194, Sept. 2002.","title":"Transmit forming for a MIMO/SDMA downlink with receive antenna selection","context":[],"refType":"biblio","id":"ref3"},{"order":"4","text":"K. Sakaguchi, T. Fujii, F. Ono and K. Umebayashi, \"Cognitive MIMO Mesh Network rvSpatial Spectrum Sharing by using MIMO Algorithm rv\", <em>Technical Report IEICE SR 2006\u201343</em>, pp. 11-18, November 2006.","title":"Cognitive MIMO Mesh Network rvSpatial Spectrum Sharing by using MIMO Algorithm rv","context":[{"sec":"sec1","text":" In [4], when the secondary user tries to send the information in the frequency bandwidth of which the primary user has the license to use, it makes the wireless connection established to remove the signal interfered from the primary user with interference suppression technique.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Ohkawara, T. Nishimura, T. Ohgane and Y. Ogawa, \"A study on transmit-antenna selection for multiuser-MIMO uplink\", <em>Technical Report of IEICE RCS 2005\u2013135</em>, pp. 65-70, January 2006.","title":"A study on transmit-antenna selection for multiuser-MIMO uplink","context":[{"sec":"sec1","text":" In [5], the number of parallel transmitted signals is changed to be adaptive for the channel condition.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"E. Ohlmer, L. Ting-Jung and G. Fettweis, \"Algorithm for Detecting the Number of Transmit Antennas in MIMO-OFDM Systems\", <em>IEEE VTC 2008 Spring</em>, pp. 478-482, May 2008.","title":"Algorithm for Detecting the Number of Transmit Antennas in MIMO-OFDM Systems","context":[{"sec":"sec1","text":" In [6], the algorithm of recognizing the number of parallel transmitted signals is proposed but the special signal which the recognizer know is necessary.","part":"1"}],"links":{"pdfSize":"152KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M. Kay Steven, Fundamentals of Statistical Signal Procesing Volume II Detection Theory, Prentice-Hall PTR, 1998.","title":"Fundamentals of Statistical Signal Procesing Volume II Detection Theory","context":[{"sec":"sec3","text":" Therefore, the energy detection technique [7], which is the simple recognizing technique for determining the existence of the data signal, is useless for determining the number of parallel transmitted signals.","part":"1"}],"refType":"biblio","id":"ref7"}],"articleNumber":"5117644","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Detection method for recognizing number of parallel transmitted symbols in MIMO-cognitive wireless communication","publisher":"IEEE","htmlAbstractLink":"/document/5117644/","displayDocTitle":"Detection method for recognizing number of parallel transmitted symbols in MIMO-cognitive wireless communication","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117644/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117644","openAccessFlag":"F","title":"Detection method for recognizing number of parallel transmitted symbols in MIMO-cognitive wireless communication","contentTypeDisplay":"Conferences","mlTime":"PT0.123503S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4816040"},{"_id":5117678,"references":[{"order":"1","text":"C. Singh, S. Prasad, and P. Balsara, \"VLSI Architecture for Matrix Inversion using Modified Gram-Schmidt based QR Decomposition,\" International Conference on VLSI Design, pp. 836-841, Jan. 2007.","title":"VLSI Architecture for Matrix Inversion using Modified Gram-Schmidt based QR Decomposition","context":[{"sec":"sec1","text":" For MGS, [1] proposes an idea of using log-domain computations to implement these operations using low-complexity adders, subtractors and shifters.","part":"1"},{"sec":"sec5","text":" The QRD design in [1] requires considerable storage space to hold the look-up tables, and hence incurs large gate count.","part":"1"}],"links":{"documentLink":"/document/4092145","pdfSize":"376KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"P. Salmela, A. Burian, H. Sorokin, and J. Takala, \"Complex-valued QR decomposition implementation for MIMO receivers,\" in Proc. IEEE ICASSP 2008, pp. 1433-1436, Apr. 2008.","title":"Complex-valued QR decomposition implementation for MIMO receivers, in","context":[{"sec":"sec1","text":" In [2], a low-complexity approximation is presented to implement the inverse square-root function.","part":"1"},{"sec":"sec5","text":" In contrast, the QRD design in [2] achieves much smaller gate count by using a low-complexity approximation of the inverse square-root function, however, it has a very large QRD processing latency.","part":"1"}],"links":{"documentLink":"/document/4517889","pdfSize":"128KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Y. T. Hwang and W. D. Chen, \"A Low Complexity Complex QR Factorization Design for Signal Detection in MIMO OFDM Systems,\" in Proc. IEEE ISCAS 2008, pp. 932-935, May 2008.","title":"A Low Complexity Complex QR Factorization Design for Signal Detection in MIMO OFDM Systems, in","context":[{"sec":"sec1","text":" To alleviate this problem, a modified sequence of Givens rotations is presented in [3] that keeps the block-wise symmetry between the sub matrices intact during the annihilation process.","part":"1"},{"sec":"sec3","text":" The modified sequence of Givens rotations presented in [3] reduces the number of vectoring and rotation operations required to 16 and 136, respectively, which is still considerably large.","part":"1"},{"sec":"sec3","text":" Note that this scheme uses a special sequence of Givens rotations, partially derived from [3], that keeps the symmetry between the adjacent columns of \\${\\bf H}\\$ intact.","part":"1"}],"links":{"documentLink":"/document/4541572","pdfSize":"116KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Delosme and S. Hsiao, \"CORDIC algorithms in four dimensions,\" Advanced Signal Processing Algorithms, Architectures, and Implementations, Proc. SPIE, vol. 1348, no. 1, pp. 349-360, July 1990.","title":"CORDIC algorithms in four dimensions, Advanced Signal Processing Algorithms, Architectures, and Implementations","context":[{"sec":"sec1","text":" The computational complexity is further reduced using the extended multi-dimensional CORDIC algorithms and the Householder CORDIC algorithms, presented in [4] and [5] respectively, that only use shift and add operations to perform multi-dimensional vector rotations.","part":"1"},{"sec":"sec3","text":" However, in [4], 3D and 4D CORDIC algorithms are presented as an extension of the conventional 2D CORDIC algorithms, that use low-complexity shift and add operations to carry out Givens rotations for 3 and 4 dimensional vectors.","part":"1"},{"sec":"sec3","text":" The elementary rotation equations for the 4D CORDIC algorithm [4] can be derived as:\n\nwhere, the rotation directions are calculated as: \\$D_{1}^{i}=-sign(X_{1}^{i} X_{2}^{i}), D_{2}^{i}=-sign(X_{1}^{i}\\cdot X_{3}^{i})\\$ and \\$D_{3}^{i}=-sign(X_{1}^{i}\\cdot X_{4}^{i})\\$.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1117/12.23491"},"refType":"biblio","id":"ref4"},{"order":"5","text":"-, \"Householder CORDIC Algorithms,\" IEEE Transactions on Computers, vol. 44, no. 8, pp. 990-1001, Aug. 1995.","title":"Householder CORDIC Algorithms","context":[{"sec":"sec1","text":" The computational complexity is further reduced using the extended multi-dimensional CORDIC algorithms and the Householder CORDIC algorithms, presented in [4] and [5] respectively, that only use shift and add operations to perform multi-dimensional vector rotations.","part":"1"},{"sec":"sec3","text":" In [5], a novel Householder CORDIC algorithm is proposed, that can perform 3 and 4 dimensional vector rotations based on a sequence of simple Householder reflections using shift, carry-save-addition (CSA) and addition operations.","part":"1"},{"sec":"sec3","text":" The elementary rotation equations, for \\$i^{th}\\$ iteration of the Householder 3D CORDIC algorithm [5] can be derived from its elementary rotation matrix as follows:\n\nwhere, the rotation directions can be obtained from the input operands as: \\$D_{1}^{i}=sign(X_{1}^{i}\\cdot X_{2}^{i})\\$ and \\$D_{2}^{i}=sign(X_{1}^{i}\\cdot X_{3}^{i})\\$.","part":"1"},{"sec":"sec4b","text":"One of the strategies used to achieve lower gate count, is to use implicit angle transfer using the elementary rotation directions, rather than explicitly computing and transferring actual rotation angles [5].","part":"1"},{"sec":"sec5","text":" This can be explained by the fact that the CORDIC algorithm just approximates actual vector rotations, with the accuracy dependent on the number of iterations and the compensation scale factors [5].","part":"1"}],"links":{"documentLink":"/document/403715","pdfSize":"1104KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Shabany and P. G. Gulak, \"Scalable VLSI Architecture for K-Best Lattice Decoders,\" in Proc. IEEE ISCAS 2008, pp. 940-943, May 2008.","title":"Scalable VLSI Architecture for K-Best Lattice Decoders, in","context":[{"sec":"sec2","text":" The real-valued system model can be derived using the real valued decomposition (RVD) algorithm [6], and can be given as \\${\\bf y}={\\bf Hs}+{\\bf v}\\$ where the dimensions of \\${\\bf s}, {\\bf y}\\$ and \\${\\bf H}\\$ are \\$2N_{T}\\times 1,2N_{R}\\times 1\\$ and \\$2 N_{R}\\times 2N_{T}\\$, respectively.","part":"1"},{"sec":"sec2","text":"In this work, a QRD core is designed to be used with the K-Best \\$4 \\times 4\\$ MIMO detector presented in [6] with \\${\\bf K}=10\\$, and hence its performance specifications can be derived as follows.","part":"1"},{"sec":"sec2","text":" The K-Best detector in [6] requires a new input \\${\\bf z}\\$ vector every \\${\\rm K}=10\\$ clock cycles, and assumes that the channel is quasi-static and is updated every four channel use.","part":"1"}],"links":{"documentLink":"/document/4541574","pdfSize":"330KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"P.Luethi, A. Burg, S. Haene, D. Perels, N. Felber, and W. Fichtner, \"VLSI Implementation of a High-Speed Iterative Sorted MMSE QR Decomposition,\" in Proc. IEEE ISCAS 2007, pp. 1421-1424, May 2007.","title":"VLSI Implementation of a High-Speed Iterative Sorted MMSE QR Decomposition, in","context":[],"links":{"documentLink":"/document/4252915","pdfSize":"1347KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5117678","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A low-complexity high-speed QR decomposition implementation for MIMO receivers","publisher":"IEEE","htmlAbstractLink":"/document/5117678/","displayDocTitle":"A low-complexity high-speed QR decomposition implementation for MIMO receivers","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117678/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117678","openAccessFlag":"F","title":"A low-complexity high-speed QR decomposition implementation for MIMO receivers","contentTypeDisplay":"Conferences","mlTime":"PT0.148375S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117686,"references":[{"order":"1","text":"R. Bez and A. Pirovano, \"Non-volatile memory technologies: Emerging concepts and new materials,\" Materials Science in Semiconductor Processing, vol. 7, iss. 4-6, pp. 349-355, 2004.","title":"Non-volatile memory technologies: Emerging concepts and new materials","context":[{"sec":"sec1","text":" New memory technologies are widely being researched with particular focus on its scalability beyond conventional memory technologies [1]\u2013[3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.mssp.2004.09.127"},"refType":"biblio","id":"ref1"},{"order":"2","text":"K. Kim and G. Jeong, \"Memory technologies in the nano-era : Challenges and opportunities,\" in ICICDT, 2005, pp. 63-67.","context":[{"sec":"sec1","text":" New memory technologies are widely being researched with particular focus on its scalability beyond conventional memory technologies [1]\u2013[2][3].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"G. Muller, T. Happ, M. Kund, G.Y. Lee, N. Nagel, and R. Sezi, \"Status and outlook of emerging nonvolatile memory technologies,\" in IEDM Tech. Dig., 2004, pp.5 67-570.","title":"Status and outlook of emerging nonvolatile memory technologies","context":[{"sec":"sec1","text":" New memory technologies are widely being researched with particular focus on its scalability beyond conventional memory technologies [1]\u2013[3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Lai, \"Current status of the phase change memory and its future,\" in IEDM Tech. Dig., 2003. pp. 10.1.1-10.1.4.","context":[{"sec":"sec1","text":" Those with the most promise include phase change memory (PCM) [4] and transition metal oxide (TMO) memories such as NiO, TiO2, and HfO2 [5].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"I.G. Baek, M.S. Lee, S. Seo, M.J. Lee, D.H. Seo, D.-S. Suh, J.C. Park, S.O. Park, H.S. Kim, I.K.Yoo, U.-I. Chung, and J.T. Moon, \"Highly scalable non-volatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses,\" in IEDM Tech. Dig., 2004, pp. 587-590.","title":"Highly scalable non-volatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses","context":[{"sec":"sec1","text":" Those with the most promise include phase change memory (PCM) [4] and transition metal oxide (TMO) memories such as NiO, TiO2, and HfO2 [5].","part":"1"}],"links":{"documentLink":"/document/1419228","pdfSize":"259KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Pirovano, A. L. Lacaita, A. Benvenuti, F. Pellizzer, S. Hudgens, and R. Bez, \"Scaling analysis of phase-change memory technology,\" in IEDM Tech. Dig., 2003, 29.6.1-29.6.4.","context":[{"sec":"sec2a","text":"According to current predictions, phase change memory is expected to be highly scalable with scaled power consumption per cell and faster operation speed [6], [7].","part":"1"},{"sec":"sec2a","text":" Programming of the unselected cell through thermal cross-talk from adjacent cells is not a serious scaling issue since the thermal decay length is also scaled down by scaling down the cell size [6], [7].","part":"1"},{"sec":"sec2a","text":" These structures can also be directly used for memory cell fabrication since it is known that confined memory cell structure requires smaller programming current [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Kim and H.-S. P. Wong, \"Analysis of temperature in phase change memory scaling,\" IEEE Elec. Dev. Lett., vol. 28, no. 8, pp. 697-699, 2007.","title":"Analysis of temperature in phase change memory scaling","context":[{"sec":"sec2a","text":"According to current predictions, phase change memory is expected to be highly scalable with scaled power consumption per cell and faster operation speed [6], [7].","part":"1"},{"sec":"sec2a","text":" Programming of the unselected cell through thermal cross-talk from adjacent cells is not a serious scaling issue since the thermal decay length is also scaled down by scaling down the cell size [6], [7].","part":"1"}],"links":{"documentLink":"/document/4278362","pdfSize":"361KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Y.H. Ha, J.H. Yi, H. Horii, J.H. Park, S.H. Joo, S.O. Park, U-In Chung, and J.T. Moon, \"An edge contact type cell for phase change RAM featuring very low power consumption,\" in VLSI Symp. Tech. Dig., 2003, pp. 175-176.","title":"An edge contact type cell for phase change RAM featuring very low power consumption, in VLSI Symp","context":[{"sec":"sec2a","text":" Scaling of phase change memory requires scaling of the programming volume, which can be achieved by reducing contact area between phase change material and so-called heater [8]\u2013[10] or the volume of phase change material per cell [11], [12].","part":"1"}],"links":{"documentLink":"/document/1221142","pdfSize":"183KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"F. Pellizzer, A. Pirovano, F. Ottogalli, M. Magistretti, M. Scaravaggi, P. Zuliani, M. Tosi, A. Benvenuti, P. Besana, S. Cadeo, T. Marangon, R. Morandi, R. Piva, A. Spandre, R. Zonca, A. Modelli, E. Varesi, T. Lowrey, A. Lacaita, G. Casagrande, P. Cappelletti, and R. Bez, \"Novel \u03bcTrench phase-change memory cell for embedded and stand-alone non-volatile memory applications,\" in VLSI Symp. Tech. Dig., 2004, pp. 18-19.","title":"Novel \u03bcTrench phase-change memory cell for embedded and stand-alone non-volatile memory applications, in VLSI Symp","context":[{"sec":"sec2a","text":" Scaling of phase change memory requires scaling of the programming volume, which can be achieved by reducing contact area between phase change material and so-called heater [8]\u2013[9][10] or the volume of phase change material per cell [11], [12].","part":"1"}],"links":{"documentLink":"/document/1345368","pdfSize":"163KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Y.J. Song, K.C. Ryoo, Y.N. Hwang, C.W. Jeong, D.W. Lim, S.S. Park, J.I. Kim, J.H. Kim, S.Y. Lee, J.H. Kong, S.J. Ahn, S.H. Lee, J.H. Park, J.H. Oh, Y.T. Oh, J.S. Kim, J.M. Shin, J.H. Park, Y. Fai, G.H. Koh, G.T. Jeong, R.H. Kim, H.S. Lim, I.S. Park, H.S. Jeong, and K. Kim, \"Highly reliable 256Mb PRAM with advanced ring contact technology and novel encapsulating technology,\" in VLSI Symp. Tech. Dig., 2003, pp. 118-119.","title":"Highly reliable 256Mb PRAM with advanced ring contact technology and novel encapsulating technology, in VLSI Symp","context":[{"sec":"sec2a","text":" Scaling of phase change memory requires scaling of the programming volume, which can be achieved by reducing contact area between phase change material and so-called heater [8]\u2013[10] or the volume of phase change material per cell [11], [12].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"Y. C. Chen, C. T. Rettner, S. Raoux, G. W. Burrf, S. H. Chen, R. M. Shelby, M. Salinga, W. P. Risk, T. D. Happ, G. M. McClelland, M. Breitwisch, A. Schrott, J. B. Philipp, M. H. Lee, R. Cheek, T. Nirschl, M. Lamorey, C. F. Chen, E. Joseph, S. Zaidi, B. Yee, H. L. Lung, R. Bergmann, and C. Lam, \"Ultra-thin phase-change bridge memory device using GeSb,\" in IEDM Tech. Dig., 2006, pp. 777-780.","title":"Ultra-thin phase-change bridge memory device using GeSb","context":[{"sec":"sec2a","text":" Scaling of phase change memory requires scaling of the programming volume, which can be achieved by reducing contact area between phase change material and so-called heater [8]\u2013[10] or the volume of phase change material per cell [11], [12].","part":"1"}],"links":{"documentLink":"/document/4154329","pdfSize":"2170KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"S. Lee, Y. Jung, and R. Agarwal, \"Highly scalable non-volatile and ultra-low-power phase-change nanowire memory,\" Nature Nanotechnology Lett.,v. 2, pp. 626-630, 2007.","title":"Highly scalable non-volatile and ultra-low-power phase-change nanowire memory","context":[{"sec":"sec2a","text":" Scaling of phase change memory requires scaling of the programming volume, which can be achieved by reducing contact area between phase change material and so-called heater [8]\u2013[10] or the volume of phase change material per cell [11], [12].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1038/nnano.2007.291"},"refType":"biblio","id":"ref12"},{"order":"13","text":"S. Raoux, G. W. Burr, M. J. Breitwisch, C. T. Rettner, Y.-C. Chen, R. M. Shelby, M. Salinga, D. Krebs, S.-H. Chen, H.-L. Lung, and C. H. Lam, \"Phase-change random access memory: A scalable technology,\" IBM J. Res. & Dev., vol. 52, No. 4/5, pp. 465-479, 2008.","title":"Phase-change random access memory: A scalable technology","context":[{"sec":"sec2a","text":" This could be closely related to the other material properties such as crystallization and melting temperature that also change at the nanoscale due to the surface effect [13].","part":"1"}],"links":{"documentLink":"/document/5388621","pdfSize":"661KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"C. J. Hawker and T. P. Russell, \"Block copolymer lithography: Merging \"bottom-up\" with \"top-down\" processes,\" MRS Bull., v. 30, pp. 952-965, 2005.","title":"Block copolymer lithography: Merging \"bottom-up\" with \"top-down\" processes","context":[{"sec":"sec2b1","text":"Block copolymer patterning is expected to be a good supplement to conventional optical lithography for highly ordered nanoscopic structures [14].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1557/mrs2005.249"},"refType":"biblio","id":"ref14"},{"order":"15","text":"Y. Zhang, H.-S. P. Wong, S. Raoux, J. N. Cha, C. T. Rettner, L. E. Krupp, T. Topuria, D. J. Milliron, P. M. Rice, and J. L. Jordan-Sweet, \"Phase change nanodots arrays fabricated using a self-assembly diblock copolymer approach,\" Appl. Phys. Lett., v. 91, 013104, 2007.","title":"Phase change nanodots arrays fabricated using a self-assembly diblock copolymer approach","context":[{"sec":"sec2b1","text":"The example process flow to fabricate GeSb nanodots is the following [15] (Fig. 1).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.2753699"},"refType":"biblio","id":"ref15"},{"order":"16","text":"Y. Zhang, S. Raoux, D. Krebs, L. E. Krupp, T. Topuria, M. A. Caldwell, D. J. Milliron, A. Kellock, P. M. Rice, J. L. Jordan-Sweet, and H.-S. P. Wong, \"Phase change nanodots patterning using a self-assembled polymer lithography and crystallization analysis,\" J. Appl. Phys., vol. 104, 074312, 2008.","title":"Phase change nanodots patterning using a self-assembled polymer lithography and crystallization analysis","context":[{"sec":"sec2b1","text":" Nanodot arrays are also fabricated by an additive method that uses PS-b-PMMA as template followed by sputtering of the phase change material and lift-off [16].","part":"1"},{"sec":"sec2b3","text":" In case of Ge2Sb2Te5(GST) (XRD results are not shown in this paper), nanodots of GST crystallize directly into hexagonal phase in contrast to GST blanket film which shows two phase-transitions [16].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.2981070"},"refType":"biblio","id":"ref16"},{"order":"17","text":"M. Caldwell, S. Raoux, D. Milliron, and H.-S. P. Wong, \"Synthesis and characterization of germanium chalcogenide nanoparticles,\" presented at the Particles 2008 Conference: Particle Synthesis, Characterization, and Particle-Based Advanced Materials, Orlando, Florida, May 10-13, 2008.","title":"Synthesis and characterization of germanium chalcogenide nanoparticles","context":[{"sec":"sec2b2","text":"Another route to nanoscale units of phase change material is solution based colloidal co-precipitation [17].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"U. Russo, D. Jelmini, C. Cagli, A. L. Lacaita, S. Spiga, C. Wiemer, M. Perego, and M. Fanciulli, \"Conductive-filament switching analysis and self-accelerated thermal dissolution model for reset in NiO-based RRAM,\" in IEDM Tech. Dig., 2007, pp. 775-778.","title":"Conductive-filament switching analysis and self-accelerated thermal dissolution model for reset in NiO-based RRAM","context":[{"sec":"sec3a","text":"Filamentary conduction model for TMO memory suggests that the ultimate scaling limit of TMO is approximately the size of the filament in a few tens of nm or even smaller [18]\u2013[20].","part":"1"}],"links":{"documentLink":"/document/4419062","pdfSize":"3909KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"S. Seo, M. J. Lee, D. H. Seo, E. J. Jeoung, D.-S. Suh, Y. S. Joung, I. K. Yoo, I. R. Hwang, S. H. Kim, I. S. Byun, J.-S. Kim, J. S. Choi, and B. H. Park, \"Reproducible resistance switching in polycrystalline NiO films,\" Appl. Phys. Lett., vol. 85, no. 23, pp. 5655-5657, 2004.","title":"Reproducible resistance switching in polycrystalline NiO films","context":[{"sec":"sec3a","text":"Filamentary conduction model for TMO memory suggests that the ultimate scaling limit of TMO is approximately the size of the filament in a few tens of nm or even smaller [18]\u2013[19][20].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.1831560"},"refType":"biblio","id":"ref19"},{"order":"20","text":"K. M. Kim, B. J. Choi, and C. S. Hwang, \"Localized switching mechanism in resistive switching of atomic-layer-deposited TiO2 thin films,\" Appl. Phys. Lett., vol. 90, no. 24, p. 242906, 2007.","title":"Localized switching mechanism in resistive switching of atomic-layer-deposited TiO2 thin films","context":[{"sec":"sec3a","text":"Filamentary conduction model for TMO memory suggests that the ultimate scaling limit of TMO is approximately the size of the filament in a few tens of nm or even smaller [18]\u2013[20].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.2748312"},"refType":"biblio","id":"ref20"}],"articleNumber":"5117686","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Fabrication and characterization of emerging nanoscale memory","publisher":"IEEE","displayDocTitle":"Fabrication and characterization of emerging nanoscale memory","htmlAbstractLink":"/document/5117686/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117686/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117686","openAccessFlag":"F","title":"Fabrication and characterization of emerging nanoscale memory","contentTypeDisplay":"Conferences","mlTime":"PT0.374466S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117691,"references":[{"order":"1","text":"R. H. Bamberger, and M. J. T. Smith, \"A filter bank for directional decomposition of images: theory and design,\" IEEE Trans. Signal Proc. vol. 40, no. 4, pp. 882-893, April 1992.","title":"A filter bank for directional decomposition of images: Theory and design","context":[{"sec":"sec1","text":" The original 2D DFB was proposed by Bamberger and Smith in 1992 [1].","part":"1"},{"sec":"sec4","text":" This cannot be performed by the existing method [1]\u2013[4][6].","part":"1"}],"links":{"documentLink":"/document/127960","pdfSize":"1294KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"R. H. Bamberger, \"New results on two and three dimensional directional filter banks,\" in Proc. 27 Asilomar Conf. Signals, Systems and Computers, pp. 1286-1290, 1993.","title":"New results on two and three dimensional directional filter banks","context":[{"sec":"sec1","text":" Later, some researchers improved the original DFBs on solving frequency scrambling [2] and lowering design complexity [3], but there is no discussion on the number of directional subbands.","part":"1"},{"sec":"sec4","text":" This cannot be performed by the existing method [1]\u2013[2][4][6].","part":"1"}],"links":{"documentLink":"/document/342328","pdfSize":"497KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Park, M. J. T. Smith, and R. M. Mersereau, \"Improved structures of maximally decimated directional filter banks for spatial image analysis,\" IEEE Trans. Image Process., vol. 13, no. 11, pp. 1424-1431, November 2004.","title":"Improved structures of maximally decimated directional filter banks for spatial image analysis","context":[{"sec":"sec1","text":" Later, some researchers improved the original DFBs on solving frequency scrambling [2] and lowering design complexity [3], but there is no discussion on the number of directional subbands.","part":"1"},{"sec":"sec4","text":" This cannot be performed by the existing method [1]\u2013[3][4][6].","part":"1"}],"links":{"documentLink":"/document/1344034","pdfSize":"1230KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M. N. Do, and M. Vetterli, \"The contourlet transform: an efficient directional multiresolution image representation,\" IEEE Trans. Image Proc., vol. 14, no. 12, pp. 2091-2106, December 2005.","title":"The contourlet transform: An efficient directional multiresolution image representation","context":[{"sec":"sec1","text":" In [4], Do and Vetterli proposed the contourlet transform by combining the DFBs with the Laplacian pyramid [5], to achieve the multiresolution property.","part":"1"},{"sec":"sec4","text":" This cannot be performed by the existing method [1]\u2013[4][6].","part":"1"}],"links":{"documentLink":"/document/1532309","pdfSize":"1493KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M. N. Do, and M. Vetterli, \"Framing pyramids,\" IEEE Trans. Signal Processing, vol. 51, no. 9, pp. 2329-2342, September 2003.","title":"Framing pyramids","context":[{"sec":"sec1","text":" In [4], Do and Vetterli proposed the contourlet transform by combining the DFBs with the Laplacian pyramid [5], to achieve the multiresolution property.","part":"1"},{"sec":"sec1","text":" In order for the proposed method to have the property of multiresolution, we combine the proposed DFBs with Laplacian pyramid [5].","part":"1"},{"sec":"sec3b","text":" In order for the proposed method to have the ability of multiresolution analysis, we introduce the nonsubsampled Laplacian pyramid algorithm [5], leading to the lowpass and hihgpass subbands, and then we apply the proposed DFBs to the highpass subband.","part":"1"}],"links":{"documentLink":"/document/1223545","pdfSize":"978KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"T. T. Nguyen and S. Oraintara, \"Multiresolution direction filter banks: theory, design and applications,\" IEEE Trans. Signal Proc., vol. 53, no. 10, pp. 3895-3905, October 2005.","title":"Multiresolution direction filter banks: Theory, design and applications","context":[{"sec":"sec1","text":" For more flexibility on direction partition, multiresolution DFB was proposed in [6].","part":"1"},{"sec":"sec4","text":" This cannot be performed by the existing method [1]\u2013[4][6].","part":"1"}],"links":{"documentLink":"/document/1510995","pdfSize":"1536KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"A. Averbuch, R. Coifman, D. Donoho, M. Elad and M. Israeli, \"Fast and accurate polar Fourier transform,\" Appl. Comput. Harm. Anal., vol. 21, pp. 145-167, 2006.","title":"Fast and accurate polar Fourier transform","context":[{"sec":"sec1","text":" Such grid consists of equispaced points along rays, where different rays are equispaced in slope [7].","part":"1"},{"sec":"sec2","text":"The PPFT proposed in [7] evaluates the Fourier transform on the pseudo-polar grid.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.acha.2005.11.003"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. Averbuch, R. Coifman, D. L. Donoho, M. Israrli and Y. Shkolnisky, \"A Framework for discrete integral transforms I - the pseudopolar Fourier transform,\" SLAM J. Sci. Comput., vol. 30, pp. 764-784, 2008.","title":"A Framework for discrete integral transforms I - the pseudopolar Fourier transform","context":[{"sec":"sec2","text":"The PPFT of an \\$N \\times N\\$ image \\$x(n_{1},n_{2})\\$ in BV subset is expressed as\n\nand in BH subset is\n\nIn [8], Averbuch et al. developed a fast algorithm for the computation of PPFT, with the same complexity order as that of the Cartesian fast Fourier transform.","part":"1"},{"sec":"sec3b","text":"It should be pointed that the PPFT can be inversed exactly with an iterative or direct algorithm [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/060650283"},"refType":"biblio","id":"ref8"},{"order":"9","text":"M. Vetterli and D. Le Gall, \"Perfect reconstruction FIR filter banks: some properties and factorizations,\" IEEE Trans. Acoust. Speech Signal Process., vol. 37, pp.1057-1071, 1989.","title":"Perfect reconstruction FIR filter banks: Some properties and factorizations","context":[{"sec":"sec3b","text":"1D \\$M\\$-channel FBs have been widely studied in recent years [9]\u2013[12].","part":"1"}],"links":{"documentLink":"/document/32283","pdfSize":"1365KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"T. karp and N. J. Fliege, \"Modified DFT filter banks with perfect reconstruction,\" IEEE Trans. Circuits Syst.II, vol. 46, no. 11, November 1999.","title":"Modified DFT filter banks with perfect reconstruction","context":[{"sec":"sec3b","text":"1D \\$M\\$-channel FBs have been widely studied in recent years [9]\u2013[10][12].","part":"1"}],"links":{"documentLink":"/document/803480","pdfSize":"325KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"S. C. Chan, A. Nallanathan, T. S. Nq and P. C. Kwok, \"A class of M-channel linear-phase biorthogonal filter banks and their applications to subband coding,\" IEEE Trans. Signal processing, vol. 47, pp. 564-571, 1999.","title":"A class of M-channel linear-phase biorthogonal filter banks and their applications to subband coding","context":[{"sec":"sec3b","text":"1D \\$M\\$-channel FBs have been widely studied in recent years [9]\u2013[11][12].","part":"1"},{"sec":"sec4","text":" Such a FB is designed by cosine modulation method [11], of which all the filters have the same length of 40.","part":"1"}],"links":{"documentLink":"/document/740145","pdfSize":"572KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"P. P. Vaidyanathan, Multirate Systems and Filter Banks, Prentice Hall, Englewood Cliffsa, NJ, 1993.","title":"Multirate Systems and Filter Banks","context":[{"sec":"sec3b","text":"1D \\$M\\$-channel FBs have been widely studied in recent years [9]\u2013[12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"A. Cohen, I. Daubechies and J. C. Feauveau, \"Biothogonal bases of compactly supported wavelets,\" Commun. Pure Appl. Math., vol. 45, pp. 485-560, 1992.","title":"Biothogonal bases of compactly supported wavelets","context":[{"sec":"sec4","text":" A \u20189/7\u2019 biorthogonal filter [13] is chosen for the Laplacian pyramid stage.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/cpa.3160450502"},"refType":"biblio","id":"ref13"}],"articleNumber":"5117691","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Design of nonsubsampled directional filter banks with arbitrary number of channels","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5117691/","isConference":true,"htmlLink":"/document/5117691/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"Design of nonsubsampled directional filter banks with arbitrary number of channels","articleId":"5117691","openAccessFlag":"F","title":"Design of nonsubsampled directional filter banks with arbitrary number of channels","contentTypeDisplay":"Conferences","mlTime":"PT0.113972S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117700,"references":[{"order":"1","text":"H. Zhong and T. Zhang, \"Block-LDPC: A practical LDPC coding system design approach,\" IEEE Transactions on Circuit and Systems-I: regular papers, Vol. 52, No. 4, pp.766-775 , April 2005","title":"Block-LDPC: A practical LDPC coding system design approach","context":[{"sec":"sec1","text":" A Block-LDPC code [1] is a QC-LDPC code for which the weight of each circulant in its PCM is either 1 or 0.","part":"1"}],"links":{"documentLink":"/document/1417070","pdfSize":"585KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"D.-J.-C. MacKay, \"Good Error-Correcting Codes based on Very Sparse Matrices,\" IEEE Trans. Inf. Theory, vol. 45, no. 3, pp. 399-431, Jan. 1999.","title":"Good Error-Correcting Codes based on Very Sparse Matrices","context":[{"sec":"sec1","text":"Message passing decoding (MPD) algorithms including two phase message passage (TPMP) algorithm [2] and layered MPD [3] [4] can be used to decode LDPC codes.","part":"1"}],"links":{"documentLink":"/document/748992","pdfSize":"1422KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M.-M. Mansour and N.-R. Shanbhag, \"High-throughput LDPC decoders,\" IEEE Trans. VLSI System, vol. 11, no. 6, pp. 976-996, Dec. 2003.","title":"High-throughput LDPC decoders","context":[{"sec":"sec1","text":"Message passing decoding (MPD) algorithms including two phase message passage (TPMP) algorithm [2] and layered MPD [3] [4] can be used to decode LDPC codes.","part":"1"}],"links":{"documentLink":"/document/1255474","pdfSize":"2455KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"D.-E. Hovevar, \"A reduced complexity decoder architercure via layered decoding lf LDPC codes,\" IEEE Workshop on Signal Processing Systems, 2004 (SIPS '04) pp. 107-112, Oct. 2004.","title":"A reduced complexity decoder architercure via layered decoding lf LDPC codes","context":[{"sec":"sec1","text":"Message passing decoding (MPD) algorithms including two phase message passage (TPMP) algorithm [2] and layered MPD [3] [4] can be used to decode LDPC codes.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Y.-L. Ueng and C.-C. Cheng, \"A Fast-Convergence Decoding Method and Memory-Efficient VLSI Decoder Architecture for Irregular LDPC Codes in the IEEE 802.16e Standards,\" in Proc. IEEE Semiann. Vehicular Technology Conf., pp. 1255-1259, Oct. 2007.","title":"A Fast-Convergence Decoding Method and Memory-Efficient VLSI Decoder Architecture for Irregular LDPC Codes in the IEEE 802.16e Standards","context":[{"sec":"sec1","text":" Since the quasi-cyclic structure of Block-LDPC codes, the partitioned layers have regularity and can be decoded by using an identical core matrix \\${\\bf H}^{c}\\$, where the dimension of \\${\\bf H}^{c}\\$ is much smaller than that of \\${\\bf H}\\$[5].","part":"1"},{"sec":"sec1","text":" In addition, an LMPD-ICM based decoder has the advantage of low interconnection complexity [5].","part":"1"},{"sec":"sec2b","text":"It was shown in [5] that an \\$M\\times N\\$ Block-LDPC code can be partitioned into layers by a different point of view.","part":"1"},{"sec":"sec2b","text":" From the quasi-cyclic property of \\${\\bf H}\\$, it was demonstrated in [5] that all matrices \\${\\bf H}_{p}^{\\prime}, 0\\leq p< P\\$, are column-permutated versions of a core matrix denoted as \\${\\bf H}^{c}\\$.","part":"1"}],"links":{"documentLink":"/document/4349918","pdfSize":"209KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A.I.V. Casado, M. Griot, and R.D. Wesel \"Informed dynamic scheduling for Belief-Propagation decoding of LDPC codes,\" in Proc. IEEE ICC 2007, Glasgow, Scotland, June 2007.","title":"Informed dynamic scheduling for Belief-Propagation decoding of LDPC codes","context":[{"sec":"sec1","text":" In fact, we can select the message-passing schedule according to the observed rate of change of messages [6].","part":"1"},{"sec":"sec1","text":" The scheduling of MPD affects the performance of the LDPC decoder significantly [6].","part":"1"}],"links":{"documentLink":"/document/4288829","pdfSize":"212KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"F. Kienle and N. Wehn \"Low complexity stopping criterion for LDPC code decoders,\" in Proc. IEEE Semiann. Vehicular Technology Conf., pp.606-609, June 2005.","title":"Low complexity stopping criterion for LDPC code decoders","context":[{"sec":"sec1","text":" On the other hand, early termination is an important technique for iterative decoders since it can reduce the computational complexity, decoding latency, and power consumption significantly in hardware implementation by stopping unnecessary decoding iterations [7]\u2013[11].","part":"1"},{"sec":"sec4","text":" Stoping criteria using a posteriori probability (APP) values of variable nodes and check equations of check nodes were investigated in [7] [8] and [9] [10], respectively.","part":"1"}],"links":{"documentLink":"/document/1543363","pdfSize":"104KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Li, X.-H You, and J. Li, \"Early stopping for LDPC decoding: convergence of mean magnitude (CMM),\" in IEEE Commu. Lett., Vol. 10, pp. 667-669, Sept. 2006.","title":"Early stopping for LDPC decoding: Convergence of mean magnitude (CMM)","context":[{"sec":"sec1","text":" On the other hand, early termination is an important technique for iterative decoders since it can reduce the computational complexity, decoding latency, and power consumption significantly in hardware implementation by stopping unnecessary decoding iterations [7]\u2013[8][11].","part":"1"},{"sec":"sec4","text":" Stoping criteria using a posteriori probability (APP) values of variable nodes and check equations of check nodes were investigated in [7] [8] and [9] [10], respectively.","part":"1"}],"links":{"documentLink":"/document/1714539","pdfSize":"261KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"D. Alleyne, and J. Sodha \"On stopping criteria for Low-Density Parity-Check Codes,\" in IEEE Communication Systems, Networks and Digital Signal Processing. pp.633-637. July 2008.","title":"On stopping criteria for Low-Density Parity-Check Codes","context":[{"sec":"sec1","text":" On the other hand, early termination is an important technique for iterative decoders since it can reduce the computational complexity, decoding latency, and power consumption significantly in hardware implementation by stopping unnecessary decoding iterations [7]\u2013[9][11].","part":"1"},{"sec":"sec4","text":" Stoping criteria using a posteriori probability (APP) values of variable nodes and check equations of check nodes were investigated in [7] [8] and [9] [10], respectively.","part":"1"}],"links":{"documentLink":"/document/4610813","pdfSize":"313KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"D. Shin, K. Heo, S. Oh, and J. Ha, \"A Stopping Criterion for Low-Density Parity-Check Codes,\" in Proc. IEEE Semiann. Vehicular Technology Conf., pp.1529-1533, April 2007.","title":"A Stopping Criterion for Low-Density Parity-Check Codes","context":[{"sec":"sec1","text":" On the other hand, early termination is an important technique for iterative decoders since it can reduce the computational complexity, decoding latency, and power consumption significantly in hardware implementation by stopping unnecessary decoding iterations [7]\u2013[10][11].","part":"1"},{"sec":"sec4","text":" Stoping criteria using a posteriori probability (APP) values of variable nodes and check equations of check nodes were investigated in [7] [8] and [9] [10], respectively.","part":"1"}],"links":{"documentLink":"/document/4212747","pdfSize":"322KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"R.-Y. Shao, S. Lin, and M.P.C. Fossorier, \"Two simple stopping criteria for turbo decoding,\" in IEEE Trans. on Commu., Vol. 47, pp. 1117-1120, Aug. 1999.","title":"Two simple stopping criteria for turbo decoding","context":[{"sec":"sec1","text":" On the other hand, early termination is an important technique for iterative decoders since it can reduce the computational complexity, decoding latency, and power consumption significantly in hardware implementation by stopping unnecessary decoding iterations [7]\u2013[11].","part":"1"},{"sec":"sec4a","text":" Also included in this figure are the results of LMPD-ICM, conventional LMPD, and TPMP using hard-decision aided (HDA) criterion [11] which was used in the chip implementation of WiMAX decoder in [14].","part":"1"}],"links":{"documentLink":"/document/780444","pdfSize":"103KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"J. Chen and M. Fossorier, \"Density evolution for two improved BP-based decoding algorithms of LDPC codes,\" IEEE Commum. Lett., vol. 6, pp. 208-210, May 2002.","title":"Density evolution for two improved BP-based decoding algorithms of LDPC codes","context":[{"sec":"sec2","text":" Both sum-product algorithm (SPA) and offset min-sum algorithm (OMSA) [12] can be used in the check-node and variable-node operations.","part":"1"}],"links":{"documentLink":"/document/1001666","pdfSize":"198KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"S.C. Chou, M.K. Ku, and C.Y. Lin, \"Switching Activity Reducing Layered Decoding Algorithm for LDPC Codes,\" in IEEE Inter. Symp. on Circuits and Systems, pp. 528-531, May 2008.","title":"Switching Activity Reducing Layered Decoding Algorithm for LDPC Codes","context":[{"sec":"sec3","text":"The dynamic scheduling used in [13] continually monitors the status of variable nodes.","part":"1"},{"sec":"sec3","text":"In this paper, we investigate dynamic scheduling for LMPD-ICM from the point of check nodes instead of variable nodes used in [13].","part":"1"},{"sec":"sec3","text":" Like the approach used in [13], DS results in an error floor.","part":"1"}],"links":{"documentLink":"/document/4541471","pdfSize":"147KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"X.-Y. Shih, C.-Z. Zhan, C.-H. Lin and A.-Y. Wu, \"An 8.29 mm 52 mW Multi-Mode LDPC Decoder Design for Mobile WiMAX System in 0.13 \u03bcm CMOS Process,\" in IEEE J. Solid-State Circuits Vol. 43, pp. 672-683, March 2008.","title":"An 8.29 mm 52 mW Multi-Mode LDPC Decoder Design for Mobile WiMAX System in 0.13 \u03bcm CMOS Process","context":[{"sec":"sec4a","text":" Also included in this figure are the results of LMPD-ICM, conventional LMPD, and TPMP using hard-decision aided (HDA) criterion [11] which was used in the chip implementation of WiMAX decoder in [14].","part":"1"}],"links":{"documentLink":"/document/4456789","pdfSize":"2270KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"Z. Li, L. Chen, L. Zeng, S. Lin and W. H. Fong, \"Efficient Encoding of Quasi-Cyclic Low-Density Parity-Check Codes,\" in IEEE Trans. on Commu., vol. 54, pp. 71-81, Jan. 2006.","title":"Efficient Encoding of Quasi-Cyclic Low-Density Parity-Check Codes","context":[{"sec":"sec1","text":" An advantage of QC-LDPC codes is that efficient encoding methods in [15] can be used.","part":"1"},{"sec":"sec3b","text":" The encoding methods in [15] [16] can be used to encode this LDPC code.","part":"1"}],"links":{"documentLink":"/document/1576951","pdfSize":"638KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"IEEE 802.16e WiMAX Standard, IEEE P802.16e-2005, Oct. 2005.","context":[{"sec":"sec1","text":" The LDPC codes specified in WiMAX standard [16] are Block-LDPC codes.","part":"1"},{"sec":"sec3b","text":" The encoding methods in [15] [16] can be used to encode this LDPC code.","part":"1"}],"refType":"biblio","id":"ref16"}],"articleNumber":"5117700","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Modified layered message passing decoding with dynamic scheduling and early termination for QC-LDPC codes","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5117700/","displayDocTitle":"Modified layered message passing decoding with dynamic scheduling and early termination for QC-LDPC codes","isConference":true,"htmlLink":"/document/5117700/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5117700","openAccessFlag":"F","title":"Modified layered message passing decoding with dynamic scheduling and early termination for QC-LDPC codes","contentTypeDisplay":"Conferences","mlTime":"PT0.155542S","lastupdate":"2021-08-14","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117701,"references":[{"order":"1","text":"C. Fehn, R. De La Barre and S. Pastoor, \"Interactive 3-D TV: Concepts and Key Technologies, Proce. of the IEEE, vol. 94, pp. 524-538, 2006.","title":"Interactive 3-D TV: Concepts and Key Technologies","context":[{"sec":"sec1","text":"The initial deployment of 3-D video services should ideally be backward compatible with 2-D video applications, as most consumers only have 2-D video receivers [1].","part":"1"},{"sec":"sec2","text":"The colour and depth map based 3-D video representation is widely utilized in research and standardization activities due to its simplicity and adaptability [1], [9], [10].","part":"1"}],"links":{"documentLink":"/document/1605200","pdfSize":"2471KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Hannuksela M.M., Wang Y.-K., Gabbouj M., \"Sub-picture: ROI coding and unequal error protection\", Proceedings of International Conference on Image Processing, June 2002, pp. 537 - 540.","context":[{"sec":"sec1","text":" For example, Hannuksela et al. propose an UEP scheme based on Region Of Interest (ROI) coding [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Mansour H., Nasiopoulos P., Krishnamurthy V., \"Joint media-channel aware unequal error protection for wireless scalable video streaming\", IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP 2008),March 2008, pp. 1129 - 1132.","title":"Joint media-channel aware unequal error protection for wireless scalable video streaming","context":[{"sec":"sec1","text":" The proposed UEP schemes for scalable video streaming over wireless communication channels [3]\u2013[4] take the error sensitivity of each coded layer into consideration to provide unbalanced protection.","part":"1"}],"links":{"documentLink":"/document/4517813","pdfSize":"117KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Naghdinezhad A., Hashemi M.R., Fatemi O., \"A Novel Adaptive Unequal Error Protection Method for Scalable Video over Wireless Networks\", IEEE Inter. Symp. on Consu. Electro., June 2007, pp. 1 - 6.","title":"A Novel Adaptive Unequal Error Protection Method for Scalable Video over Wireless Networks","context":[{"sec":"sec1","text":" The proposed UEP schemes for scalable video streaming over wireless communication channels [3]\u2013[4] take the error sensitivity of each coded layer into consideration to provide unbalanced protection.","part":"1"}],"links":{"documentLink":"/document/4382226","pdfSize":"371KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Tan A. Serdar, Anil Aksay, Cagdas Bilen, Gozde Bozdagi Akar, and Erdal Arikan, \"Rate-distortion optimized layered stereoscopic video streaming with raptor codes, Packet Video, Nov. 2007, pp.98 - 104.","title":"Rate-distortion optimized layered stereoscopic video streaming with raptor codes","context":[{"sec":"sec1","text":" A prioritized left-and-right view stereoscopic video streaming with estimated distortion and UEP is discussed in [5].","part":"1"}],"links":{"documentLink":"/document/4397031","pdfSize":"1212KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"AlRegib G., Altunbasak Y., Rossignac J., \"An unequal error protection method for progressively transmitted 3D models, IEEE Transactions on Multimedia, vol. 7, no. 4, pp. 766 - 776, Aug. 2005.","title":"An unequal error protection method for progressively transmitted 3D models","context":[{"sec":"sec1","text":" Moreover, the study described in [6] proposes an UEP scheme for progressively transmitted 3D models based on their importance to the decoded model quality.","part":"1"}],"links":{"documentLink":"/document/1468160","pdfSize":"1141KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"C.T.E.R. Hewage, S. Worrall, S. Dogan and A.M. Kondoz, \"Frame Concealment Algorithm for Stereoscopic Video Using Motion Vector Sharing\", Proceedings of IEEE International Conference on Multimedia & Expo 2008 (ICME2008), Hannover, Germany, June 2008.","title":"Frame Concealment Algorithm for Stereoscopic Video Using Motion Vector Sharing","context":[{"sec":"sec1","text":" An UEP scheme using redundant motion information (i.e., more protection for the motion information of the coded data) for colour and depth map stereoscopic video streaming is described in [7].","part":"1"}],"links":{"documentLink":"/document/4607477","pdfSize":"493KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Bruggen T., Vary P., \"Unequal error protection by modulation with unequal power allocation\", IEEE Communications Letters, vol. 9, no. 6, pp. 484 - 486, Jun 2005.","title":"Unequal error protection by modulation with unequal power allocation","context":[{"sec":"sec1","text":" For example, the study described in [8] allocates different transmission powers to individual bits according to their bit error sensitivities.","part":"1"}],"links":{"documentLink":"/document/1437345","pdfSize":"3051KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Merkle P., Smolic A., Muller K., Wiegand T., \"Multi-View Video Plus Depth Representation and Coding, IEEE International Conf. on Image Processing (ICIP 2007), San Antonio, TX, Oct 2007, pp. 201 - 204.","title":"Multi-View Video Plus Depth Representation and Coding","context":[{"sec":"sec2","text":"The colour and depth map based 3-D video representation is widely utilized in research and standardization activities due to its simplicity and adaptability [1], [9], [10].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"A. Bourge and C. Fehn, \"White paper on ISO/IEC 23002-3 Auxiliary Video Data Representation\", ISO/IEC JTC1/SC29/WG11 N8039, 2006.","title":"White paper on ISO/IEC 23002-3 Auxiliary Video Data Representation","context":[{"sec":"sec2","text":"The colour and depth map based 3-D video representation is widely utilized in research and standardization activities due to its simplicity and adaptability [1], [9], [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"C. Fehn, \"A 3D-TV Approach using Depth-Image-Based Rendering (DIBR)\", In Proc. of Visualization, Imaging, and Image Processing (VIIP'03), pp. 482-487, 2003.","title":"A 3D-TV Approach using Depth-Image-Based Rendering (DIBR)","context":[{"sec":"sec2","text":" The coded colour image sequence is projected to the 3-D space, based on the depth map information, using the Depth Image-Based-Rendering (DIBR) method described in [11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"C.T.E.R. Hewage, S. Worrall, S. Dogan, H. Kodikara Arachchi and A.M. Kondoz, \"Stereoscopic TV over IP\", Proceedings of the 4th IET European Conference on Visual Media Production (CVMP'2007), London, UK, November 2007.","title":"Stereoscopic TV over IP","context":[{"sec":"sec2","text":" Coarsely quantized depth images achieve similar stereoscopic video quality compared to 3-D video rendered with good quality depth images [12].","part":"1"},{"sec":"sec2","text":" Furthermore, the effect of depth map transmission errors on the quality of reconstructed 3-D video is insignificant compared to the quality degradation due to the loss of colour video packets [12].","part":"1"},{"sec":"sec2","text":" The study in [12] also highlights the importance of prioritizing colour video data ahead of depth map information in order to improve the perceived 3-D video quality.","part":"1"}],"links":{"documentLink":"/document/4454277","pdfSize":"1121KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"C.T.E.R. Hewage, S. Worrall, S. Dogan and A.M. Kondoz, \"Quality Evaluation of Colour plus Depth Map Based Stereoscopic Video\", accepted to IEEE Journal of Selected Topics in Signal Processing:, May 2008 (accepted for publication in April 2009).","context":[{"sec":"sec2","text":" Moreover, the quality evaluation carried out in [13] shows that the effect of packet losses on depth perception is lower compared to the effect of packet losses on overall image quality.","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"C.T.E.R. Hewage, H.A. Karim, S. Worrall, S.Dogan and A.M. Kondoz. \"Comparison of Stereo Video Coding Support in MPEG-4 MAC, H.264/AVC and H.264/SVC\", In Proc. of IET Visual Information Engineering-VIE07, 2007.","title":"Comparison of Stereo Video Coding Support in MPEG-4 MAC, H.264/AVC and H.264/SVC","context":[{"sec":"sec2","text":" A performance analysis of this encoding architecture compared to other 3-D coding configurations is provided in [14].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"S. Zukang, J. G. Andrews, and B. L. Evans, \"Adaptive resource allocation in multiuser OFDM systems with proportional rate constraints\", Wireless Communications, IEEE Transactions on, vol. 4, no. 6, pp. 2726-2737, 2005.","title":"Adaptive resource allocation in multiuser OFDM systems with proportional rate constraints, Wireless","context":[{"sec":"sec2a","text":"The solution of (4) may be found using the methods given in [15].","part":"1"}],"links":{"documentLink":"/document/1545851","pdfSize":"364KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"WIMAX Modeling, \"SUIT Deliverable Document 208\", FP6 reference number IST-4-028042, Jan. 2007.","context":[{"sec":"sec3a","text":"A WiMAX baseband error trace simulator is utilized to generate error traces for a range of SNR levels, with the parameters given in Table I [16].","part":"1"}],"refType":"biblio","id":"ref16"}],"articleNumber":"5117701","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Unequal Error Protection for backward compatible 3-D video transmission over WiMAX","publisher":"IEEE","htmlAbstractLink":"/document/5117701/","displayDocTitle":"Unequal Error Protection for backward compatible 3-D video transmission over WiMAX","isConference":true,"htmlLink":"/document/5117701/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117701","openAccessFlag":"F","title":"Unequal Error Protection for backward compatible 3-D video transmission over WiMAX","contentTypeDisplay":"Conferences","mlTime":"PT0.291057S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117715,"references":[{"order":"1","text":"M. J. E. Lee, W. J. Dally, and P. Chiang, \"Low-power area-efficient high-speed I/O circuit techniques,\" IEEE J. Solid-State Circuits, vol. 35, pp. 1591-1599, Nov. 2000.","title":"Low-power area-efficient high-speed I/O circuit techniques","context":[{"sec":"sec1","text":"The sense amplifier is a fundamental but important component in many applications such as high-speed serial link receivers [1]\u2013[3], A/D converters [4], [5], and SRAMs [6].","part":"1"},{"sec":"sec1","text":"The StrongARM SA is one of the most conventional structures [1] [7], [8] of latch-type, voltage SAs due to its high input impedance, full output swing and negligible static power consumption.","part":"1"}],"links":{"documentLink":"/document/881204","pdfSize":"435KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"H. Zhang, V. George, and J. M. Rabaey, \"Low-swing on-chip signaling techniques: effectiveness and robustness,\" IEEE Trans on Very Large Scale Integration (VLSI) System, vol. 8, pp. 264-272, June 2000.","title":"Low-swing on-chip signaling techniques: Effectiveness and robustness","context":[{"sec":"sec1","text":"The sense amplifier is a fundamental but important component in many applications such as high-speed serial link receivers [1]\u2013[2][3], A/D converters [4], [5], and SRAMs [6].","part":"1"}],"links":{"documentLink":"/document/845893","pdfSize":"192KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"E. Mensink, D. Schinkel, E. Klumperink, E. van Tuijl, and B. Nauta, \"A 0.28pJ/b 2Gb/s/ch tranceiver in 90nm CMOS for 10mm on-chip interconnects,\" Proc. IEEE ISSCC Dig. Tech. Papers, pp. 414-415, Feb. 2007","title":"A 0.28pJ/b 2Gb/s/ch tranceiver in 90nm CMOS for 10mm on-chip interconnects","context":[{"sec":"sec1","text":"The sense amplifier is a fundamental but important component in many applications such as high-speed serial link receivers [1]\u2013[3], A/D converters [4], [5], and SRAMs [6].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Craninckx, and G. V. der Plas, \"A 65fJ/conversion-step 0-to-50MS/s 0-to-0.7mW 9b charge-sharing SAR ADC in 90nm digital CMOS\", Proc. IEEE ISSCC Dig. Tech. Papers, pp. 246-247, Feb. 2007.","title":"A 65fJ/conversion-step 0-to-50MS/s 0-to-0.7mW 9b charge-sharing SAR ADC in 90nm digital CMOS","context":[{"sec":"sec1","text":"The sense amplifier is a fundamental but important component in many applications such as high-speed serial link receivers [1]\u2013[3], A/D converters [4], [5], and SRAMs [6].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, and B. Nauta, \"A 1.9\u03bcW 4.4fJ/conversion-step 10b 1MS/s charge-redistribution ADC\", Proc. IEEE ISSCC Dig. Tech. Papers, pp. 244-245, Feb. 2008.","title":"A 1.9\u03bcW 4.4fJ/conversion-step 10b 1MS/s charge-redistribution ADC","context":[{"sec":"sec1","text":"The sense amplifier is a fundamental but important component in many applications such as high-speed serial link receivers [1]\u2013[3], A/D converters [4], [5], and SRAMs [6].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"N. Verma, and A. P. Chandrakasan, \"A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy\", IEEE J. Solid-State Circuits, vol. 43, pp. 141-149, Jan. 2008.","title":"A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy","context":[{"sec":"sec1","text":"The sense amplifier is a fundamental but important component in many applications such as high-speed serial link receivers [1]\u2013[3], A/D converters [4], [5], and SRAMs [6].","part":"1"}],"links":{"documentLink":"/document/4443213","pdfSize":"1485KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel, \"Yield and speed optimization of a latch-type voltage sense amplifier,\" IEEE J. Solid-State Circuits, vol. 39, pp. 1148-1158, July 2004.","title":"Yield and speed optimization of a latch-type voltage sense amplifier","context":[{"sec":"sec1","text":"The StrongARM SA is one of the most conventional structures [1] [7], [8] of latch-type, voltage SAs due to its high input impedance, full output swing and negligible static power consumption.","part":"1"}],"links":{"documentLink":"/document/1308589","pdfSize":"692KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"K. L. J. Wong and C. K. K. Yang, \"Offset compensation in comparators withminimum input-referred supply noise,\" IEEE J. Solid-State Circuits, vol. 39, pp. 837-840, May 2004.","title":"Offset compensation in comparators withminimum input-referred supply noise","context":[{"sec":"sec1","text":"The StrongARM SA is one of the most conventional structures [1] [7], [8] of latch-type, voltage SAs due to its high input impedance, full output swing and negligible static power consumption.","part":"1"}],"links":{"documentLink":"/document/1291689","pdfSize":"254KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, \"A double-tail latch-type voltage sense amplifier with 18ps setup+hold time,\" Proc. IEEE ISSCC Dig. Tech. Papers, pp. 314-315, Feb. 2007.","title":"A double-tail latch-type voltage sense amplifier with 18ps setup+hold time","context":[{"sec":"sec1","text":" However, this structure has several drawbacks such as limited voltage headroom under low power supply, high input offset due to transistor mismatch, and contradicting requirements for tail current between low offset and fast latching [9].","part":"1"},{"sec":"sec1","text":" The double-tail latch-type voltage SA was therefore proposed in [9], solving the above problems by using less stacking and enabling both a large tail current in the latching stage for fast regeneration, and a small tail current in the input stage for low offset.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"A. P. Chandrakasan, \"Low-power CMOS digital design\", IEEE J. Solid-State Circuits, vol. 27, pp. 473-484, Apr. 1992.","title":"Low-power CMOS digital design","context":[{"sec":"sec2","text":"The first low-power technique of lowering the supply voltage can reduce the power consumed by the SA [10], [11].","part":"1"}],"links":{"documentLink":"/document/126534","pdfSize":"1317KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"M. Horowitz, T. Indermaur, and R. Gonzalez, \"Low-power digital design,\" in IEEE Symp. Low Power Electron., San Diego, CA, Oct. 1994, pp. 8-11.","title":"Low-power digital design","context":[{"sec":"sec2","text":"The first low-power technique of lowering the supply voltage can reduce the power consumed by the SA [10], [11].","part":"1"}],"links":{"documentLink":"/document/573184","pdfSize":"469KB"},"refType":"biblio","id":"ref11"}],"articleNumber":"5117715","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Sense amplifier power and delay characterization for operation under low-Vdd and low-voltage clock swing","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"Sense amplifier power and delay characterization for operation under low-Vdd and low-voltage clock swing","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117715/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5117715/","articleId":"5117715","openAccessFlag":"F","title":"Sense amplifier power and delay characterization for operation under low-Vdd and low-voltage clock swing","contentTypeDisplay":"Conferences","mlTime":"PT0.120586S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117717,"references":[{"order":"1","text":"F. Aznar, S. Celma, B. Calvo and D. Dig\u00f3n, \"Inductorless AGC amplifier for 10GBase-LX4 Ethernet in 0.18 \u03bcm CMOS,\" Electron. Lett., vol. 44, no. 6, pp. 409-411, Mar. 2008.","title":"Inductorless AGC amplifier for 10GBase-LX4 Ethernet in 0.18 \u03bcm CMOS","context":[{"sec":"sec1","text":" However, to benefit from low-cost, low-power and small chip area, the integration of the optical front-end should be done in silicon deep-submicron CMOS technologies [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20080099","pdfSize":"138KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"C. Liao and S. Liu, \"A 40Gb/s transimpedance-AGC amplifier with 19dB DR in 90nm CMOS,\" IEEE International Solid-State Circuits Conference, pp. 54-55, 586, Feb. 2007.","title":"A 40Gb/s transimpedance-AGC amplifier with 19dB DR in 90nm CMOS","context":[{"sec":"sec1","text":" This constraint has motivated extensive research to accomplish the challenging task of designing high-performance CMOS receiver circuits able to operate at the ever-growing data rates [2].","part":"1"}],"links":{"documentLink":"/document/4242261","pdfSize":"2584KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. T. Sanz, J. M. Garc\u00eda del Pozo, S. Celma, J. P. Alegre and A. Sarmiento, \"Tunable transimpedance amplifiers with constant bandwidth for optical communications,\" IEEE International Symposium on Circuits and Systems, pp. 65-68, May 2008.","title":"Tunable transimpedance amplifiers with constant bandwidth for optical communications","context":[{"sec":"sec1","text":" The DR can be extended by using a variable \\${\\rm R}_{{\\rm F}}\\$ to vary the transimpedance as a function of the input signal strength, taking care of introducing a method to improve control of stability and bandwidth, as both the quality factor and the bandwidth change with \\${\\rm R}_{{\\rm F}}\\$ [3].","part":"1"}],"links":{"documentLink":"/document/4541355","pdfSize":"135KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"D. Micusik and H. Zimmermann, \"Transimpedance amplifier with 120dB dynamic range\", Electron. Lett., vol. 43, no. 3, pp. 159-160, Feb. 2007.","title":"Transimpedance amplifier with 120dB dynamic range","context":[{"sec":"sec1","text":" Alternatively, to improve DR, compression of the input photocurrent can be implemented [4].","part":"1"},{"sec":"sec4","text":" This technique, modified from a logarithmical DC compression [4], keeps an approximately linear input-output response, avoiding duty cycle distortion over the whole input dynamic range.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20073736"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. Micusik and H. Zimmermann, \"A 240 MHz-BW 112dB-DR TIA,\" IEEE Solid-State Circuits Conference, pp. 554-555, 621, Feb. 2007.","title":"A 240 MHz-BW 112dB-DR TIA","context":[{"sec":"sec1","text":"This paper presents a TIA design that incorporates an improved compression technique inspired by [5].","part":"1"}],"links":{"documentLink":"/document/4242511","pdfSize":"351KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"P. Mitran, F. Beaudoin and M. N. El-Gamal, \"A 2.5-Gbit/s CMOS optical receiver frontend,\" IEEE International Symposium on Circuits and Systems, vol. 5, pp. 441-444, May 2002.","title":"A 2.5-Gbit/s CMOS optical receiver frontend","context":[{"sec":"sec3","text":"In conclusion, this work shows competitive results compared with previously published designs, achieving better sensitivity (\u221230.5 dBm vs. \u221225 dBm) for the same bit rate [6] and similar or even better sensitivity and dynamic range than configurations with lower bit rates [7]\u2013[9].","part":"1"}],"links":{"documentLink":"/document/1010735","pdfSize":"445KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"T. Takeshita, T Nishimura, \"622Mb/s fully integrated optical IC with a wide range input,\" IEEE International Solid-State Circuits Conference, pp. 258-259, Feb. 2002.","title":"622Mb/s fully integrated optical IC with a wide range input","context":[{"sec":"sec3","text":"In conclusion, this work shows competitive results compared with previously published designs, achieving better sensitivity (\u221230.5 dBm vs. \u221225 dBm) for the same bit rate [6] and similar or even better sensitivity and dynamic range than configurations with lower bit rates [7]\u2013[9].","part":"1"}],"links":{"documentLink":"/document/992217","pdfSize":"350KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"T. Nakahara, H. Tsuda, H Ishihara, K.Tateno and C. Amano, \"High-sensitivity 1 Gb/s CMOS receiver integrated with GaAs- or InGaAs-photodiode by wafer-bonding,\" Electron. Lett., vol. 37, no. 12, pp 781-782, Jun. 2001.","title":"High-sensitivity 1 Gb/s CMOS receiver integrated with GaAs- or InGaAs-photodiode by wafer-bonding","context":[{"sec":"sec3","text":"In conclusion, this work shows competitive results compared with previously published designs, achieving better sensitivity (\u221230.5 dBm vs. \u221225 dBm) for the same bit rate [6] and similar or even better sensitivity and dynamic range than configurations with lower bit rates [7]\u2013[8][9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20010506","pdfSize":"390KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"P. Ossier, Y. C. Yi, J. Bauwelinck, X. Z. Qiu, J. Verndewege, E. Gilon, \"DC-coupled 1.25 Gb/s burst-mode receiver with automatic offset compensation\", Electron. Lett., Vol. 40, no.7, pp. 447-448, Apr. 2004.","title":"DC-coupled 1.25 Gb/s burst-mode receiver with automatic offset compensation","context":[{"sec":"sec3","text":"In conclusion, this work shows competitive results compared with previously published designs, achieving better sensitivity (\u221230.5 dBm vs. \u221225 dBm) for the same bit rate [6] and similar or even better sensitivity and dynamic range than configurations with lower bit rates [7]\u2013[9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20040295","pdfSize":"240KB"},"refType":"biblio","id":"ref9"}],"articleNumber":"5117717","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A highly sensitive 2.5 Gb/s transimpedance amplifier in CMOS technology","publisher":"IEEE","displayDocTitle":"A highly sensitive 2.5 Gb/s transimpedance amplifier in CMOS technology","isConference":true,"htmlLink":"/document/5117717/","isStaticHtml":true,"isDynamicHtml":true,"htmlAbstractLink":"/document/5117717/","xploreDocumentType":"Conference Publication","articleId":"5117717","openAccessFlag":"F","title":"A highly sensitive 2.5 Gb/s transimpedance amplifier in CMOS technology","contentTypeDisplay":"Conferences","mlTime":"PT0.234608S","lastupdate":"2021-12-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117720,"references":[{"order":"1","text":"IEEE Standard for Local and Metropolitan Area Networks - Part 16: Air Interface for Fixed Broadband Wireless Access Systems - Amendment 2: Medium Access Control Modifications and Additional Physical Layer Specifications for 2-11 GHz, 2003.","title":"IEEE Standard for Local and Metropolitan Area Networks - Part 16: Air Interface for Fixed Broadband Wireless Access Systems - Amendment 2: Medium Access Control Modifications and Additional Physical Layer Specifications for 2-11 GHz","context":[{"sec":"sec1","text":" A typical system has been proposed for the application of wireless metropolitan area networks (MANs) as the standard IEEE 802.16a [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"J.-J. van de Beek et. al, \"A time and frequency synchronization scheme for multiuser OFDM,\" IEEE Journal on Select. Areas in Commun., vol. 17, no. 11, pp.1900-1913, Nov. 1999.","title":"A time and frequency synchronization scheme for multiuser OFDM","context":[{"sec":"sec1","text":"Some approaches to dealing with CFOs in OFDMA systems can be found in the literature [2]\u2013[6].","part":"1"},{"sec":"sec1","text":" The method of CFO correction by cancelling the estimated offsets before the discrete-time Fourier transform (DFT) for different subscribers can be direct, which is an extension of the method used in single user OFDM [2].","part":"1"},{"sec":"sec1","text":"In those proposals [2]\u2013[6], CFOs for different subscribers are estimated and then the corrections are performed independently.","part":"1"},{"sec":"sec4","text":" The direct method [2] and the CLJL method only compensate for the effect of CFO, the MAI effect is not dealt with.","part":"1"}],"links":{"documentLink":"/document/806820","pdfSize":"582KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Choi, C. Lee, H. Won, and Y. H. Lee, \"Carrier frequency offset compensation for uplink of OFDM-FDMA systems,\" IEEE Commun. Letters, vol. 4, no. 12, pp. 414-416, Dec. 2000.","title":"Carrier frequency offset compensation for uplink of OFDM-FDMA systems","context":[{"sec":"sec1","text":"Some approaches to dealing with CFOs in OFDMA systems can be found in the literature [2]\u2013[3][6].","part":"1"},{"sec":"sec1","text":" In [3], a new method, called the CLJL scheme, was proposed to compensate for the effect of CFOs after the DFT using circular convolution.","part":"1"},{"sec":"sec1","text":"In those proposals [2]\u2013[3][6], CFOs for different subscribers are estimated and then the corrections are performed independently.","part":"1"}],"links":{"documentLink":"/document/898725","pdfSize":"80KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"D. Huang and K. B. Letaief, \"An interference-cancellation scheme for carrier frequency offsets correction in OFDMA systems,\" IEEE Trans. Commun., vol. 53, no. 7, pp. 1155-1165, July 2005.","title":"An interference-cancellation scheme for carrier frequency offsets correction in OFDMA systems","context":[{"sec":"sec1","text":"Some approaches to dealing with CFOs in OFDMA systems can be found in the literature [2]\u2013[4][6].","part":"1"},{"sec":"sec1","text":" Huang and Letaief [4], called the HL scheme, proposed an iterative interference cancellation scheme to reduce the effect of MUI.","part":"1"},{"sec":"sec1","text":" The method in [4] can be regarded as a parallel interference cancellation scheme and they showed that only a couple of iterations are required to obtain a satisfying performance.","part":"1"},{"sec":"sec1","text":"In those proposals [2]\u2013[4][6], CFOs for different subscribers are estimated and then the corrections are performed independently.","part":"1"},{"sec":"sec1","text":" However, the residual MAl due to different CFOs degrades the bit error rate (BER) performance even with the use of the MAl cancellation scheme [4].","part":"1"},{"sec":"sec4","text":" To avoid the interference among subscribers in using the preambles for initial estimation of CFOs and channel responses [4], the preambles are assigned on non-overlapped symbol instant slots for simplicity.","part":"1"}],"links":{"documentLink":"/document/1468438","pdfSize":"508KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M. Morelli, \"Timing and frequency synchronization for the uplink of an OFDMA system,\" IEEE Trans. Commun., vol. 52, no. 2, pp. 296-306, Feb. 2004.","title":"Timing and frequency synchronization for the uplink of an OFDMA system","context":[{"sec":"sec1","text":"Some approaches to dealing with CFOs in OFDMA systems can be found in the literature [2]\u2013[5][6].","part":"1"},{"sec":"sec1","text":" Other methods [5]\u2013[6] considered an assumed return path for control information based on the maximum likelihood (ML) estimation of the synchronization parameters.","part":"1"},{"sec":"sec1","text":"In those proposals [2]\u2013[5][6], CFOs for different subscribers are estimated and then the corrections are performed independently.","part":"1"}],"links":{"documentLink":"/document/1269978","pdfSize":"350KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M.-O. Pun, M. Morelli, and C.-C. Jay Kuo, \"Maximum-likelihood synchronization and channel estimation for OFDMA uplink transmissions,\" IEEE Trans. Commun., vol. 54, no. 4, pp. 726-736, Apr. 2006.","title":"Maximum-likelihood synchronization and channel estimation for OFDMA uplink transmissions","context":[{"sec":"sec1","text":"Some approaches to dealing with CFOs in OFDMA systems can be found in the literature [2]\u2013[6].","part":"1"},{"sec":"sec1","text":" Other methods [5]\u2013[6] considered an assumed return path for control information based on the maximum likelihood (ML) estimation of the synchronization parameters.","part":"1"},{"sec":"sec1","text":"In those proposals [2]\u2013[6], CFOs for different subscribers are estimated and then the corrections are performed independently.","part":"1"}],"links":{"documentLink":"/document/1621175","pdfSize":"686KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Y.-H. Lai, An OFDMA System with Minimum Mean Square Error via the Common Carrier Frequency Offset Compensation, Master Thesis, Department of Communication Engineering, National Central University, Taiwan, July 2008.","title":"An OFDMA System with Minimum Mean Square Error via the Common Carrier Frequency Offset Compensation","context":[{"sec":"sec3a","text":" From (2), after some mathematical manipulation we have [7]\n and\n where \\$D(x)=\\sin (Nx/2)/N\\sin (x/2)\\$.","part":"1"}],"refType":"biblio","id":"ref7"}],"articleNumber":"5117720","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Effect of common carrier frequency offset at the OFDMA receiver","publisher":"IEEE","htmlAbstractLink":"/document/5117720/","displayDocTitle":"Effect of common carrier frequency offset at the OFDMA receiver","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117720/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117720","openAccessFlag":"F","title":"Effect of common carrier frequency offset at the OFDMA receiver","contentTypeDisplay":"Conferences","mlTime":"PT0.04798S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117721,"references":[{"order":"1","text":"W. Strauss, \"Hanging up on analog and flexing Wireless/DSP muscles,\" Forward Concepts, Tech. Rep., 2008.","title":"Hanging up on analog and flexing Wireless/DSP muscles","context":[{"sec":"sec1","text":" In 2007, 74% of Digital Signal Processors sold were used for wireless applications [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"B. Evans, \"Modem Design, Implementation, and Testing Using NI's LabVIEW,\" in National Instrument Academic Day, Beirut, Lebanon, June 2005.","title":"Modem Design, Implementation, and Testing Using NI's LabVIEW","context":[{"sec":"sec1","text":" There-fore, the vast majority of embedded DSP applications are implemented in fixed-point architectures [2], [3], [4], [5].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Eyre and J. Bier, \"The evolution of DSP processors,\" IEEE Signal Processing Magazine, vol. 17, no. 2, pp. 43-51, March 2000.","title":"The evolution of DSP processors","context":[{"sec":"sec1","text":" There-fore, the vast majority of embedded DSP applications are implemented in fixed-point architectures [2], [3], [4], [5].","part":"1"}],"links":{"documentLink":"/document/826411","pdfSize":"751KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"W. Strauss, \"DSP chips take on many forms,\" DSP-FPGA.com Magazine, March 2006.","title":"DSP chips take on many forms","context":[{"sec":"sec1","text":" There-fore, the vast majority of embedded DSP applications are implemented in fixed-point architectures [2], [3], [4], [5].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Eyre and J. Bier, \"DSPs court the consumer,\" IEEE Spectrum, vol. 36, no. 3, pp. 47-53, 1999.","title":"DSPs court the consumer","context":[{"sec":"sec1","text":" There-fore, the vast majority of embedded DSP applications are implemented in fixed-point architectures [2], [3], [4], [5].","part":"1"}],"links":{"documentLink":"/document/750400","pdfSize":"3621KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"R. Rocher, D. Menard, N. Herve, and O. Sentieys, \"Fixed-Point Con-figurable Hardware Components,\" EURASIP Journal on Embedded Systems, vol. 2006, no. 1, pp. 20-20, 2006.","title":"Fixed-Point Con-figurable Hardware Components","context":[{"sec":"sec1","text":" In [6], an LMS (least mean square) adaptive filter has been studied.","part":"1"},{"sec":"sec4c","text":" The energy model used in this paper is based on a database where each operator is characterized for the various word-lengths [6].","part":"1"},{"sec":"sec4c","text":" The technique and the algorithm used to minimize the energy consumption under accuracy constraint are presented in [6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1186/1687-3963-2006-023197"},"refType":"biblio","id":"ref6"},{"order":"7","text":"D. Novo, B. Bougard, A. Lambrechts, L. Van der Perre, and F. Catthoor, \"Scenario-based fixed-point data format refinement to enable energy-scalable software defined radios,\" Design, Automation and Test in Europe, 2008 (DATE '08), pp. 722-727, March 2008.","title":"Scenario-based fixed-point data format refinement to enable energy-scalable software defined radios","context":[{"sec":"sec2","text":"In [7], different trade-offs between accuracy and energy are explored in the context of Software Defined Radio.","part":"1"}],"links":{"documentLink":"/document/4484764","pdfSize":"339KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"S. Yoshizawa and Y. Miyanaga, \"Tunable word length architecture for low power wireless OFDM demodulator,\" Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on, May 2006.","title":"Tunable word length architecture for low power wireless OFDM demodulator","context":[{"sec":"sec2","text":"In [8], word-length tunable VLSI architecture for an OFDM (Orthogonal Frequency Division Multiplexing) demodulator has been proposed.","part":"1"}],"links":{"documentLink":"/document/1693203","pdfSize":"3136KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"D. Pauluzzi and N. Beaulieu, \"A comparison of SNR estimation techniques for the AWGN channel,\" Communications, IEEE Transactions on, vol. 48, no. 10, pp. 1681-1691, Oct 2000.","title":"A comparison of SNR estimation techniques for the AWGN channel","context":[{"sec":"sec3a","text":" Different techniques can be used to estimate this SNR [9].","part":"1"}],"links":{"documentLink":"/document/871393","pdfSize":"428KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"M. Bhardwaj, R. Min, and A. Chandrakasan, \"Power-aware systems,\" in 34th Asilomar Conference on Signals, Systems and Computers, December 2000.","title":"Power-aware systems","context":[{"sec":"sec3b","text":" In [10], a multiplier able to perform operations on 9, 11, 14 and 16 bits is proposed.","part":"1"}],"links":{"documentLink":"/document/911278","pdfSize":"606KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"K. Tachikawa, W-CDMA Mobile Communications System. Wiley, 2002.","title":"W-CDMA Mobile Communications System","context":[{"sec":"sec4","text":"In WCDMA, two layers of spreading codes are used [11]: channelization code and scrambling code.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"R. Kearfott, \"Interval Computations: Introduction, Uses, and Resources,\" Euromath Bulletin, vol. 2, no. 1, pp. 95-112, 1996.","title":"Interval Computations: Introduction, Uses, and Resources","context":[{"sec":"sec4b","text":" An analytical approach based on interval arithmetic [12] is used to estimate the dynamic and to guarantee no overflow.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"D. Menard, R. Rocher, O. Sentieys, and O. Serizel, \"Accuracy Constraint Determination in Fixed-Point System Design,\" EURASIP Journal on Embedded Systems, Accepted for publication in 2008.","title":"Accuracy Constraint Determination in Fixed-Point System Design","context":[{"sec":"sec4c","text":" The technique presented in [13] is used to determine the accuracy constraint.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1155/2008/242584"},"refType":"biblio","id":"ref13"}],"articleNumber":"5117721","formulaStrippedArticleTitle":"Dynamic precision scaling for low power WCDMA receiver","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5117721/","displayDocTitle":"Dynamic precision scaling for low power WCDMA receiver","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5117721/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5117721","openAccessFlag":"F","title":"Dynamic precision scaling for low power WCDMA receiver","contentTypeDisplay":"Conferences","mlTime":"PT0.193735S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117724,"references":[{"order":"1","text":"M. T. Reiha and J. R. Long, \"A 1.2 V reactive-feedback 3.1-10.6 GHz low-noise amplifier in 0.13 \u03bcm CMOS,\" IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 1023-1033, May 2007.","context":[{"sec":"sec1","text":"Two competing standards of multi band orthogonal frequency division multiplexing (MB-OFDM) and impulse based direct sequence code division multiple access (DS-CDMA) have been proposed to exploit the large 7.5 GHz bandwidth of ultra wide band (UWB) technology [1].","part":"1"},{"sec":"sec1","text":" Various UWB LNA topologies like the distributed, feedback [1] and common gate (CG) [2] amplifiers have been reported to meet the aforementioned needs of a desired system.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"K.-H. Chen, J.-H. Lu, B.-J. Chen, and S.-I. Liu \"An Ultra-Wide-Band 0.4-10-GHz LNA in 0.18-\u03bcm CMOS\", IEEE Trans. Circuits Syst. II: Exp. Briefs, vol. 54, no. 3, pp. 217-221, Mar. 2007.","title":"An Ultra-Wide-Band 0.4-10-GHz LNA in 0.18-\u03bcm CMOS","context":[{"sec":"sec1","text":" Various UWB LNA topologies like the distributed, feedback [1] and common gate (CG) [2] amplifiers have been reported to meet the aforementioned needs of a desired system.","part":"1"}],"links":{"documentLink":"/document/4132952","pdfSize":"626KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"A. Bevilacqua and A. M. Niknejad, \"An ultrawideband CMOS low-noise amplifier for 3.1-10.6-GHz wireless receivers,\" IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2259-2268, Dec 2004.","title":"An ultrawideband CMOS low-noise amplifier for 3.1-10.6-GHz wireless receivers","context":[{"sec":"sec1","text":" Embedding a bandpass filter (BPF) in the input of LNA for wideband impedance matching that is reported in [3] is another way of UWB implementing.","part":"1"}],"links":{"documentLink":"/document/1362834","pdfSize":"871KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"C.-F. Liao and S.-I. Liu, \" A Broadband Noise-Canceling CMOS LNA for 3.1-10.6-GHz UWB Receivers\", IEEE J. Solid-State Circuits, vol. 42, no. 2, pp. 329-339, Feb. 2007.","title":"A Broadband Noise-Canceling CMOS LNA for 3.1-10.6-GHz UWB Receivers","context":[{"sec":"sec1","text":" Currently the design trend is toward the noise and distortion canceling [4], [5].","part":"1"},{"sec":"sec2b","text":" In other words, the different sign of induced voltage at the drain and source of the input transistor due to the drain noise current which is supposed to be the dominant transistor \\${\\rm M}_{1}\\$'s noise is responsible for such an outcome [4], [5].","part":"1"}],"links":{"documentLink":"/document/4077164","pdfSize":"1721KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"W.-H. Chen, G. Liu, B. Zdravko, and A. M. Niknejad, \"A Highly Linear Broadband CMOS LNA Employing Noise and Distortion Cancellation\", IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1164-1176, May 2008.","title":"A Highly Linear Broadband CMOS LNA Employing Noise and Distortion Cancellation","context":[{"sec":"sec1","text":" Currently the design trend is toward the noise and distortion canceling [4], [5].","part":"1"},{"sec":"sec2b","text":" In other words, the different sign of induced voltage at the drain and source of the input transistor due to the drain noise current which is supposed to be the dominant transistor \\${\\rm M}_{1}\\$'s noise is responsible for such an outcome [4], [5].","part":"1"},{"sec":"sec2c","text":" For calculating the IIP3 of this LNA we have used the guidelines from [5], [6].","part":"1"},{"sec":"sec2c","text":"One way to achieve a good linearity is placing a weak inversion (WI) biased transistor in the output by which the (16) term cancels [5], [6].","part":"1"}],"links":{"documentLink":"/document/4494645","pdfSize":"924KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"V. Aparin and L. E. Larson, \"Modified Derivative Superposition Method for Linearizing FET Low-Noise Amplifiers,\" IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp. 571-581, Feb. 2005.","title":"Modified Derivative Superposition Method for Linearizing FET Low-Noise Amplifiers","context":[{"sec":"sec2c","text":" For calculating the IIP3 of this LNA we have used the guidelines from [5], [6].","part":"1"},{"sec":"sec2c","text":"For a two tone excitation \\$V_{s}=A\\{cos(\\omega_{a}t)+\\cos(\\omega_{b}t)\\}\\$, the IIP3 is defined as (12), [6].","part":"1"},{"sec":"sec2c","text":"According to [6] \\$s_{1}=s_{2}=s_{b}\\$ and \\$s_{3}=-s_{a}\\$ in that \\$s_{a}\\sim s_{b}\\sim s\\$ which results in \\$Z_{d3}(s_{1}+s_{2}+s_{3})\\sim Z_{d3}(s)\\$.","part":"1"},{"sec":"sec2c","text":"One way to achieve a good linearity is placing a weak inversion (WI) biased transistor in the output by which the (16) term cancels [5], [6].","part":"1"},{"sec":"sec3","text":" IP3, \\$F\\$ is the noise factor, and Pdc is the dc power consumption [6].","part":"1"}],"links":{"documentLink":"/document/1393200","pdfSize":"430KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Q. Li and Y. P. Zhang, \"A 1.5-V 2-9.6-GHz Inductorless Low-Noise Amplifier in 0.13--m CMOS\", IEEE Trans. Microw. Theory Tech., vol. 55, no. 10, pp. 2015-2023, Oct. 2007.","title":"A 1.5-V 2-9.6-GHz Inductorless Low-Noise Amplifier in 0.13--m CMOS","context":[],"links":{"documentLink":"/document/4339618","pdfSize":"801KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"H.-Y. Yang, Y.-S. Lin and C.-C. Chen, \"2.5 dB NF 3.1-10.6 GHz CMOS UWB LNA with small group-delay variation\", Electron. Lett., vol. 44, no. 8, Apr. 2008.","context":[],"refType":"biblio","id":"ref8"},{"order":"9","text":"Y. Wang and K. Iniewski, \"A 4.7-10.5-GHz ultra-wideband CMOS LNA using inductive inter-stage bandwidth enhancement technique,\" IEEE MWSCAS 2006, pp. 215-219, Aug. 2006.","title":"A 4.7-10.5-GHz ultra-wideband CMOS LNA using inductive inter-stage bandwidth enhancement technique","context":[],"links":{"documentLink":"/document/4267326","pdfSize":"354KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"C.-L. Yang, W.-L. Hsieh and Y.-C. Chiang, \"A fully integrated and high linearity UWB LNA implemented with current-reused technique and using single-biasing voltage,\" Proceedings of the 10th European Conference on Wireless Technology (ECWT), pp. 94-97, Oct. 2007.","title":"A fully integrated and high linearity UWB LNA implemented with current-reused technique and using single-biasing voltage","context":[],"links":{"documentLink":"/document/4403954","pdfSize":"468KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5117724","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A noise-canceling CMOS LNA design for the upper band of UWB DS-CDMA receivers","publisher":"IEEE","displayDocTitle":"A noise-canceling CMOS LNA design for the upper band of UWB DS-CDMA receivers","htmlAbstractLink":"/document/5117724/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117724/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117724","openAccessFlag":"F","title":"A noise-canceling CMOS LNA design for the upper band of UWB DS-CDMA receivers","contentTypeDisplay":"Conferences","mlTime":"PT0.228248S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117725,"references":[{"order":"1","text":"FCC, \"Final Rule of the Federal Communications Commission, 47 CFR Part 15,Sec. 503\", Federal Register, vol. 67,no. 95,May 2002.","title":"Final Rule of the Federal Communications Commission, 47 CFR Part 15,Sec. 503","context":[{"sec":"sec1","text":"Since the approval of the ultra-wideband (UWB) radio technology for low power wireless communication application in February, 2002, [1] UWB systems has become an increasingly popular technology which is capable of transmitting data over a wide spectrum of frequency with very low power and high data rate.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"http://www.ieee802.org/15/pub/TG3a.html","context":[{"sec":"sec1","text":" The IEEE UWB standard (IEEE 802.15.3a [2]) has not been completely defined, two major proposed solutions, MB-OFDM and DS-UWB, are all allowed to transmit in a band between 3.1 and 10.6GHz.","part":"1"},{"sec":"sec1","text":" To develop an equation for the system noise figure, consider the block of Fig. 2 [2], where each \\$F_{n}\\$ is a noise factor and each \\$G_{n}\\$ is power gain.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Andrea Bevilacqua, and Ali M. Niknejad,\" An Ultrawideband CMOS Low-Noise Amplifier for 3.1-10.6-GHz Wireless Receivers\",IEEE JOURNAL OF SOLID-STATE CIRCUITS, Vol. 39, No. 12,pp.2259-2268,Dec 2004.","title":"An Ultrawideband CMOS Low-Noise Amplifier for 3.1-10.6-GHz Wireless Receivers","context":[{"sec":"sec2b","text":" Therefore, the input matching networks are resonated in three resonated frequency in 50 Ohm system, and the input wideband matching network is finished as the Chebyshev filter [3].","part":"1"}],"links":{"documentLink":"/document/1362834","pdfSize":"871KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Chih-Fan Liao; Shen-Iuan Liu, \"A broadband noise-canceling CMOS LNA for 3.1-10.6-GHz UWB receiver\", Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005., 18-21 Sept. 2005 Page(s):161 - 164.","context":[],"refType":"biblio","id":"ref4"},{"order":"5","text":"Chang, C.-P.; Chuang, H.-R., \"0.18 um 3-6 GHz CMOS broadband LNA for UWB radio\", Electronics Letters, Volume 41, Issue 12, June 2005 Page(s):33 - 34.","title":"0.18 um 3-6 GHz CMOS broadband LNA for UWB radio","context":[],"links":{"crossRefLink":"https://doi.org/10.1049/el:20057855","pdfSize":"131KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Chang-Wan Kim, Min-Suk Kang, Phan Tuan Anh, Hoon-Tae Kim, and Sang-Gug Lee, \"An Ultra-Wideband CMOS Low Noise Amplifier for 3-5-GHz UWB System\", IEEE JOURNAL OF SOLID-STATE CIRCUITS, Vol. 40, No. 2,pp.544-547, Feb. 2005.","title":"An Ultra-Wideband CMOS Low Noise Amplifier for 3-5-GHz UWB System","context":[],"links":{"documentLink":"/document/1388645","pdfSize":"412KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Zhe-Yang Huang, Che-Cheng Huang, Chun-Chieh Chen and Chung-Chih Hung, \"A 1V-2.39mW capacitor-coupling resonated low noise amplifier for 3-5GHz ultra-wideband system\", Proceedings of 2007 IEEE International SOC Conference, pp.101-104, Sept.26-29,2007.","context":[],"refType":"biblio","id":"ref7"},{"order":"8","text":"Zhe-Yang Huang, Che-Cheng Huang, Chun-Chieh Chen and Chung-Chih Hung, \"A 1V CMOS low-noise amplifier with inductive resonated for 3.1-10.6GHz UWB wireless receiver\", Proceedings of 2007 IEEE International SOC Conference, pp.15-18, Sept.26-29,2007.","context":[],"refType":"biblio","id":"ref8"}],"articleNumber":"5117725","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"An inductor-coupling resonated CMOS low noise amplifier for 3.1\u201310.6GHz ultra-wideband system","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"An inductor-coupling resonated CMOS low noise amplifier for 3.1\u201310.6GHz ultra-wideband system","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117725/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5117725/","articleId":"5117725","openAccessFlag":"F","title":"An inductor-coupling resonated CMOS low noise amplifier for 3.1\u201310.6GHz ultra-wideband system","contentTypeDisplay":"Conferences","mlTime":"PT0.042591S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117728,"references":[{"order":"1","text":"R. Hoctor and H. Tomlinson, \"Delay-hopped transmitted-reference rf communications,\" Ultra Wideband Systems and Technologies, 2002. Digest of Papers. 2002 IEEE Conference on, pp. 265-269, 2002.","title":"Delay-hopped transmitted-reference rf communications","context":[{"sec":"sec1","text":"The autocorrelation receiver (AcR) [1] is a popular receiver architecture for impulse radio (IR) ultra wideband (UWB) communication due to its simplicity, as illustrated in Fig. 1.","part":"1"}],"links":{"documentLink":"/document/1006368","pdfSize":"565KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Lee, S. Bagga, and W. Serdijn, \"A quadrature downconversion autocorrelation receiver architecture for uwb,\" Ultra Wideband Systems, 2004. Joint with Conference on Ultrawideband Systems and Technologies. Joint UWBST & IWUWBS. 2004 International Workshop on, pp. 6-10, May 2004.","title":"A quadrature downconversion autocorrelation receiver architecture for uwb","context":[{"sec":"sec1","text":"A Quadrature Downcoversion Autocorrelation Receiver (QDAR) as shown in Fig. 2, has been proposed to operate in the presence of strong narrowband interference [2].","part":"1"}],"links":{"documentLink":"/document/1320889","pdfSize":"338KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Bagga, S. Haddad, W. Serdijn, J. Long, and E. Busking, \"A delay filter for an ir-uwb front-end,\" Ultra-Wideband, 2005. ICU 2005. 2005 IEEE International Conference on, pp. 323-327, Sept. 2005.","title":"A delay filter for an ir-uwb front-end","context":[{"sec":"sec1","text":"In [3], Bagga et al have proposed a delay filter.","part":"1"}],"links":{"documentLink":"/document/1570007","pdfSize":"3622KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Bagga, L. Zhang, W. Serdijn, J. Long, and E. Busking, \"A quantized analog delay for an ir-uwb quadrature downconversion autocorrelation receiver,\" Ultra-Wideband, 2005. ICU 2005. 2005 IEEE International Conference on, pp. 328-332, Sept. 2005.","title":"A quantized analog delay for an ir-uwb quadrature downconversion autocorrelation receiver","context":[{"sec":"sec1","text":" A quantized analog delay was proposed in a mixed-signal approach in order to have a easy control of the delay time [4].","part":"1"}],"links":{"documentLink":"/document/1570008","pdfSize":"1705KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"B. Razavi, Design of Analog CMOS Intergrated Circuits. McGraw-Hill, 1st ed ed., 2000.","title":"Design of Analog CMOS Intergrated Circuits","context":[{"sec":"sec3b","text":" Fig. 10 demonstrates a delay-locked loop (DLL) based multiphase clock generator [5].","part":"1"}],"refType":"biblio","id":"ref5"}],"articleNumber":"5117728","formulaStrippedArticleTitle":"A time-interleaved sampling delay circuit for IR UWB receivers","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5117728/","xploreDocumentType":"Conference Publication","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117728/","displayDocTitle":"A time-interleaved sampling delay circuit for IR UWB receivers","articleId":"5117728","openAccessFlag":"F","title":"A time-interleaved sampling delay circuit for IR UWB receivers","contentTypeDisplay":"Conferences","mlTime":"PT0.144155S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117732,"references":[{"order":"1","text":"J. Vankka, \"Methods of mapping from phase to sine amplitude in direct digital frequency synthesis,\" IEEE Proceedings of the Frequency Control Symposium, June 5-7 1996, pp.942-950.","title":"Methods of mapping from phase to sine amplitude in direct digital frequency synthesis","context":[{"sec":"sec1","text":" Thus, large ROMs are needed to achieve the desirable and acceptable SFDR at the DDFS outputs [1].","part":"1"},{"sec":"sec1","text":" Many efficient compression techniques, which can reduce the size of lookup table, have been proposed [1]\u2013[4].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"S. C. Yi, K. T. Lee, J. J. Chen, and C. H. Lin, \"A low power efficient direct digital frequency synthesizer based on new two-level lookup table,\" IEEE Canadian Conference on Electrical and Computer Engineering 2006, May 2006, pp.963-966.","title":"A low power efficient direct digital frequency synthesizer based on new two-level lookup table","context":[{"sec":"sec1","text":" Many efficient compression techniques, which can reduce the size of lookup table, have been proposed [1][2]\u2013[4].","part":"1"},{"sec":"sec1","text":" The quadrant compression technique is able to compress the lookup table and reduce the ROM by 75% [2].","part":"1"}],"links":{"documentLink":"/document/4054824","pdfSize":"3369KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"D. A. Sunderland, R. A. Srauch, S. S. Wharfield, H. T. Peterson, and C. R. Cole, \"CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications,\" IEEE Journal of Solid-State Circuits, Vol.19, August 1984, pp.497-506.","title":"CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications","context":[{"sec":"sec1","text":" Many efficient compression techniques, which can reduce the size of lookup table, have been proposed [1][3]\u2013[4].","part":"1"},{"sec":"sec1","text":" The Sunderland architecture splits the ROM into two smaller memories [3] and the Nicholas architecture improves the Sunderland architecture to obtain higher ROM-compression ratio (32:1) [4].","part":"1"}],"links":{"documentLink":"/document/1052173","pdfSize":"1675KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"H. T. Nicholas, H. Samueli, and B. Kim, \"The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects,\" IEEE 42nd Annual Frequency Control Symposium, June 1-3 1988, pp.357-363.","title":"The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects","context":[{"sec":"sec1","text":" Many efficient compression techniques, which can reduce the size of lookup table, have been proposed [1]\u2013[4].","part":"1"},{"sec":"sec1","text":" The Sunderland architecture splits the ROM into two smaller memories [3] and the Nicholas architecture improves the Sunderland architecture to obtain higher ROM-compression ratio (32:1) [4].","part":"1"}],"links":{"documentLink":"/document/27625","pdfSize":"705KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. D. Caro, E. Napoli and A. G. M. Strollo, \"Direct digital frequency synthesizers with polynomial hyperfolding technique,\" IEEE Transactions of Circuits and Systems-II:Express Briefs, Vol.51, No.7, July 2004, pp.337-344.","title":"Direct digital frequency synthesizers with polynomial hyperfolding technique","context":[{"sec":"sec1","text":" The polynomial hyperfolding technique which uses high-order polynomial approximation to design DDFSs is proposed [5].","part":"1"}],"links":{"documentLink":"/document/1315881","pdfSize":"251KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Madisetti, A. Y. Kwentus, and A. N. Willson Jr, \"A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range,\" IEEE Journal of Solid-State Circuits, Vol.34, No.8, August 1999, pp.1034-1043.","title":"A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range","context":[{"sec":"sec1","text":" Recently, CORDIC algorithm has been used for design of DDFS in modern high-performance communication systems [6]\u2013[9].","part":"1"},{"sec":"sec4","text":" Table 1 shows various comparisons of the proposed DDFS with other methods in [6] and [12].","part":"1"}],"links":{"documentLink":"/document/777100","pdfSize":"360KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"E. Grayver and B. Daneshrad, \"Direct digital synthesis using a modified CORDIC,\" IEEE International Symposium on Circuits and Systems (ISCAS '98). Vol.5, May 1998, pp.241-244.","title":"Direct digital synthesis using a modified CORDIC","context":[{"sec":"sec1","text":" Recently, CORDIC algorithm has been used for design of DDFS in modern high-performance communication systems [6]\u2013[7][9].","part":"1"}],"links":{"documentLink":"/document/694454","pdfSize":"372KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"C. Y. Kang and E. E. Swartzlander Jr., \"Digit-pipelined direct digital frequency synthesis based on differential CORDIC,\" IEEE Transactions on Circuits and Systems I: Regular Papers, Vol.53, No.5, May 2006, pp.1035-1044.","title":"Digit-pipelined direct digital frequency synthesis based on differential CORDIC","context":[{"sec":"sec1","text":" Recently, CORDIC algorithm has been used for design of DDFS in modern high-performance communication systems [6]\u2013[8][9].","part":"1"}],"links":{"documentLink":"/document/1629242","pdfSize":"589KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"T. Y. Sung, H. C. Hsin, \"Design and simulation of reusable IP CORDIC core for special-purpose processors,\" IET Computers & Digital Techniques, Vol.1, No.5, Sept. 2007, pp.581-589.","title":"Design and simulation of reusable IP CORDIC core for special-purpose processors","context":[{"sec":"sec1","text":" Recently, CORDIC algorithm has been used for design of DDFS in modern high-performance communication systems [6]\u2013[9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/iet-cdt:20060075","pdfSize":"677KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Y. H. Hu, S. Naganathan, \"An angle recoding method for CORDIC algorithm implementation,\" IEEE Transactions on Computers, Vol.42, No.1, January 1993, pp.99-102.","title":"An angle recoding method for CORDIC algorithm implementation","context":[{"sec":"sec2a","text":"In order to reduce the number of CORDIC iterations, the input angle can be divided into encoded angles by using the modified Booth encoding (MBE) method shown in Table 1 [10].","part":"1"},{"sec":"sec2b","text":"By using the modified angle recoding method [10]\u2013[11], the input angle \\$\\psi\\$ can be divided as follows.\n where \\$\\phi(i)\\in\\{0,1\\}\\$, and \\$w\\$ is the word length.","part":"1"}],"links":{"documentLink":"/document/192217","pdfSize":"340KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"T. B. Juang, S. F. Hsiao and M. Y. Tsai, \"Para-CORDIC: parallel CORDIC rotation algorithm,\" IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol.51, No.8, August 2004, pp.1515-1524.","title":"Para-CORDIC: Parallel CORDIC rotation algorithm","context":[{"sec":"sec2b","text":"By using the modified angle recoding method [10]\u2013[11], the input angle \\$\\psi\\$ can be divided as follows.\n where \\$\\phi(i)\\in\\{0,1\\}\\$, and \\$w\\$ is the word length.","part":"1"}],"links":{"documentLink":"/document/1323204","pdfSize":"529KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"S. Wang, V. Piuri, E. E. Swartzlander, \"Hybrid CORDIC Algorithms\", IEEE Transactions on Computers, Vol.46, No.11, Nov. 1997, pp.1202-1207.","title":"Hybrid CORDIC Algorithms","context":[{"sec":"sec2b","text":" It follows that the resulting radix-8 CORDIC algorithm is represented as\n The scaling factor\\$K_{8}\\$\n It can be shown that the scaling factor turns out to be equal to 1 when the input angle is less than \\$2^{-w/2}\\$, and moreover, if the input angle is less than \\$2^{-w/3}\\$, equation (18) can be rewritten as [12]\n Fig. 3 depicts the proposed architecture for the modified scaling-free radix-8 CORDIC arithmetic.","part":"1"},{"sec":"sec4","text":" Table 1 shows various comparisons of the proposed DDFS with other methods in [6] and [12].","part":"1"}],"links":{"documentLink":"/document/644295","pdfSize":"268KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"\"TSMC 0.18 \u03bcm CMOS Design Libraries and Technical Data, v.3.2,\" Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan, and National Chip Implementation Center (CIC), National Science Council, Hsinchu, Taiwan, R.O.C., 2006.","context":[{"sec":"sec3","text":"The chip is synthesized by the TSMC \\$0.18\\ \\mu m\\$ 1P6M CMOS cell libraries [13].","part":"1"}],"refType":"biblio","id":"ref13"}],"articleNumber":"5117732","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Low-power and high-SFDR direct digital frequency synthesizer based on hybrid CORDIC algorithm","publisher":"IEEE","displayDocTitle":"Low-power and high-SFDR direct digital frequency synthesizer based on hybrid CORDIC algorithm","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117732/","htmlAbstractLink":"/document/5117732/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117732","openAccessFlag":"F","title":"Low-power and high-SFDR direct digital frequency synthesizer based on hybrid CORDIC algorithm","contentTypeDisplay":"Conferences","mlTime":"PT0.171388S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117733,"references":[{"order":"1","text":"J.-M. Muller, Elementary Functions: Algorithm Implementation, second ed. Birkhauser, 2006.","title":"Elementary Functions: Algorithm Implementation","context":[{"sec":"sec1","text":" Approximations only using polynomials have the advantage of being ROM-less, but they can impose large computational complexities and delays [1].","part":"1"},{"sec":"sec1","text":" By introducing table-based methods to the polynomials methods the computational complexity can be reduced and the delays can also be decreased to some extent [1].","part":"1"},{"sec":"sec2","text":" Tang [1].","part":"1"},{"sec":"sec3","text":" Tang [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"J. E. Volder, \"The CORDIC Trigonometric Computing Technique,\" IRE Transactions on Electronic Computers, vol. EC-8, no. 3, 1959, pp. 330-334.","title":"The CORDIC Trigonometric Computing Technique","context":[{"sec":"sec1","text":" The CORDIC (COordinate Rotation DIgital Computer) algorithm [2] [3] has been used for these applications since it is faster than a software approach.","part":"1"}],"links":{"documentLink":"/document/5222693","pdfSize":"825KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R. Andrata, \"A survey of CORDIC algorithms for FPGA based computers,\" Proc. of the 1998 ACM/SIGDA Sixth Inter. Symp. on Field Programmable Gate Array (FPGA'98) Feb. 1998, Monterey, CA, pp. 191-200.","title":"A survey of CORDIC algorithms for FPGA based computers","context":[{"sec":"sec1","text":" The CORDIC (COordinate Rotation DIgital Computer) algorithm [2] [3] has been used for these applications since it is faster than a software approach.","part":"1"}],"links":{},"refType":"biblio","id":"ref3"},{"order":"4","text":"E. M. Stein and R. Shakarchi, Fourier Analysis: An Introduction, Princeton University Press, Princeton, NJ, 2003.","title":"Fourier Analysis: An Introduction","context":[{"sec":"sec2b","text":"As in Fourier analysis [4] the proposed methodology is based on decomposition of basic functions.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"B. Parhami, \"Computer Arithmetic,\" New York: Oxford University Press, 2000.","title":"Computer Arithmetic","context":[{"sec":"sec3","text":"For the hardware implementation two's complement representation [5] is used.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"P. Ienneand, M. A. Viredaz, \"Bit-serial multipliers and squarers,\" IEEE Transactions on Computer, v.43, n.12, Dec. 1994, pp. 1445-1450.","title":"Bit-serial multipliers and squarers","context":[{"sec":"sec3b","text":" When analyzing the squarer in Fig. 2, it was found that the resemblance to a bit-serial squarer [6] [7] is large.","part":"1"}],"links":{"documentLink":"/document/338107","pdfSize":"506KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"K..Z.. Pekmestzi, P. Kalivas, and N. Moshopoulos, \"Long unsigned number systolic serial multipliers and squarers\", IEEE Circuits and Systems II:, vol. 48, no 3, Mar. 2001, pp. 316-321.","context":[{"sec":"sec3b","text":" When analyzing the squarer in Fig. 2, it was found that the resemblance to a bit-serial squarer [6] [7] is large.","part":"1"}],"refType":"biblio","id":"ref7"}],"articleNumber":"5117733","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Parabolic synthesis methodology implemented on the sine function","publisher":"IEEE","htmlAbstractLink":"/document/5117733/","displayDocTitle":"Parabolic synthesis methodology implemented on the sine function","isDynamicHtml":true,"isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117733/","xploreDocumentType":"Conference Publication","articleId":"5117733","openAccessFlag":"F","title":"Parabolic synthesis methodology implemented on the sine function","contentTypeDisplay":"Conferences","mlTime":"PT0.172928S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117736,"references":[{"order":"1","text":"T. Hall, C. Twigg, J. Gray, P. Hasler, and D. Anderson, \"Large-scale field-programmable analog arrays for analog signal processing,\" Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 52, no. 11, pp. 2298-2307, 2005.","title":"Large-scale field-programmable analog arrays for analog signal processing","context":[{"sec":"sec1","text":" The use of a \\$0.35 \\mu {\\rm m}\\$ technology, together with the FPAA's routing network switches limits it to frequencies below 100 kHz [1].","part":"1"},{"sec":"sec1","text":" Floating gates have been used before to set and tune FPAAs [1].","part":"1"},{"sec":"sec1","text":" To the author's knowledge, the presented FPAA is the first to incorporate all components necessary for floating gate programming on-chip, while also improving bandwidth by three orders of magnitude compared to [1].","part":"1"},{"sec":"sec3a","text":" Therefore, single-poly floating gates [4] are used instead of the standard double-poly [1].","part":"1"}],"links":{"documentLink":"/document/1528675","pdfSize":"968KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J. Becker, F. Henrici, S. Trendelenburg, M. Ortmanns, and Y. Manoli, \"A Continuous-Time Hexagonal Field Programmable Analog Array in 0.13 \u03bcm CMOS with 186 MHz GBW.\" in IEEE International Solid State Circuits Conference (ISSCC), San Francisco, USA, 2008.","title":"A Continuous-Time Hexagonal Field Programmable Analog Array in 0.13 \u03bcm CMOS with 186 MHz GBW","context":[{"sec":"sec1","text":" The second approach is the reduction of features and tunability to fit a narrower application scenario such as continuous-time signal processing, thus achieving a high performance [2].","part":"1"},{"sec":"sec1","text":"The new FPAA presented here uses the local interconnect architecture as introduced in [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"-, \"A hexagonal field programmable analog array consisting of 55 tunable OTAs with 186mhz GBW,\" in Proc. IEEE ISCAS, Seattle, WA, USA, 2008.","title":"A hexagonal field programmable analog array consisting of 55 tunable OTAs with 186mhz GBW","context":[{"sec":"sec2","text":" For more detail on the architecture, the reader is referred to [3].","part":"1"},{"sec":"sec2b","text":" The folded-cascode OTA can be switched on or off, and allows signal inversion, all without switches in the signal path [3].","part":"1"}],"links":{"documentLink":"/document/4542063","pdfSize":"3488KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"K. Ohsaki, N. Asamoto, and S. Takagaki, \"A single poly EEPROM cell structure for use in standard CMOS processes,\" IEEE Journal of Solid-State Circuits, vol. 29, no. 3, pp. 311-316, 1994.","title":"A single poly EEPROM cell structure for use in standard CMOS processes","context":[{"sec":"sec3a","text":" Therefore, single-poly floating gates [4] are used instead of the standard double-poly [1].","part":"1"}],"links":{"documentLink":"/document/278354","pdfSize":"421KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"F. Henrici, C. Peters, J. Becker, M. Ortmanns, and Y. Manoli, \"Reliability study of single-poly floating gates in 0.13\u03bcm CMOS for use in field programmable analog arrays,\" in Proc. IEEE MWSCAS, Knoxville, TN, USA, Aug. 2008, pp. 17-20.","title":"Reliability study of single-poly floating gates in 0.13\u03bcm CMOS for use in field programmable analog arrays","context":[{"sec":"sec3a","text":"Because of the capacitive divider formed by both transistors, the actual potential over the gate oxide is attenuated by their size ratio [5].","part":"1"},{"sec":"sec3a","text":"It has been shown that tuning information is retained with 99 % precision for four months, and the floating gate is still reliable after 500 complete programming cycles [5].","part":"1"},{"sec":"sec4","text":" There are different values for programming and erasing to accommodate the Fowler-Nordheim coefficients, which depend on the direction of the electron flow [5].","part":"1"},{"sec":"sec5a","text":" It decreases at higher currents, especially for low programming voltages [5].","part":"1"}],"links":{"documentLink":"/document/4616725","pdfSize":"978KB"},"refType":"biblio","id":"ref5"}],"articleNumber":"5117736","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A Field Programmable Analog Array using floating gates for high resolution tuning","publisher":"IEEE","displayDocTitle":"A Field Programmable Analog Array using floating gates for high resolution tuning","htmlAbstractLink":"/document/5117736/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117736/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117736","openAccessFlag":"F","title":"A Field Programmable Analog Array using floating gates for high resolution tuning","contentTypeDisplay":"Conferences","mlTime":"PT0.084301S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117748,"references":[{"order":"1","text":"M. L. Adams, M. Enzelberger, S. Quake, and A. Scherer, \"Microfluidic integration of detector arrays for absorption and fluorescence micro-spectrometers,\" Sensors and Actuators A, vol. 104, pp. 25-31, 2003.","title":"Microfluidic integration of detector arrays for absorption and fluorescence micro-spectrometers","context":[{"sec":"sec1","text":"Sensing functions expected for such CMOS sensor include light [1]\u2013[3], temperature, pH [4]\u2013[6], and electrochemical sensing [3], [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0924-4247(02)00477-6"},"refType":"biblio","id":"ref1"},{"order":"2","text":"T. Tokuda, A. Yamamoto, K. Kagawa, M. Nunoshita, J. Ohta, \"A CMOS image sensor with optical and potential dual imaging function for on-chip bioscientific applications,\" Sensors & Actuators: A 125 (2) 273-280 , 2006.","title":"A CMOS image sensor with optical and potential dual imaging function for on-chip bioscientific applications","context":[{"sec":"sec1","text":"Sensing functions expected for such CMOS sensor include light [1]\u2013[2][3], temperature, pH [4]\u2013[6], and electrochemical sensing [3], [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.sna.2005.08.023"},"refType":"biblio","id":"ref2"},{"order":"3","text":"T. Tokuda, K. Tanaka, M. Matsuo, K. Kagawa, M. Nunoshita, J. Ohta, \"Optical and Electrochemical dual-image CMOS sensor for on-chip biomolecular sensing applications,\" Sensors & Actuators: A, vol. 135, pp. 315-322, 2007.","title":"Optical and Electrochemical dual-image CMOS sensor for on-chip biomolecular sensing applications","context":[{"sec":"sec1","text":"Sensing functions expected for such CMOS sensor include light [1]\u2013[3], temperature, pH [4]\u2013[6], and electrochemical sensing [3], [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.sna.2006.08.027"},"refType":"biblio","id":"ref3"},{"order":"4","text":"T. Hizawa, K. Sawada, H. Takao, M. Ishida,\"Fabrication of a two-dimensional pH image sensor using a charge transfer technique,\" ,Sens. Act. B, vol.117, pp.509-515, 2006","title":"Fabrication of a two-dimensional pH image sensor using a charge transfer technique","context":[{"sec":"sec1","text":"Sensing functions expected for such CMOS sensor include light [1]\u2013[3], temperature, pH [4]\u2013[6], and electrochemical sensing [3], [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.snb.2006.01.056"},"refType":"biblio","id":"ref4"},{"order":"5","text":"P. A. Hammond, D. Ali, and D. R. S Cumming, \"Design of a Single-Chip pH Sensor Using a Conventional 0.6-\u03bcm CMOS Process,\" IEEE Sensors, vol. 4 pp. 706-712, 2004.","title":"Design of a Single-Chip pH Sensor Using a Conventional 0.6-\u03bcm CMOS Process","context":[{"sec":"sec1","text":"Sensing functions expected for such CMOS sensor include light [1]\u2013[3], temperature, pH [4]\u2013[5][6], and electrochemical sensing [3], [7].","part":"1"}],"links":{"documentLink":"/document/1359828","pdfSize":"796KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Paul A. Hammond, Danish Ali, and David R. S. Cumming, \"A System-on-Chip Digital pH Meter for Use in a Wireless Diagnostic Capsule, \" IEEE Trans. Biomed. Eng., vol. 52, pp. 687-694, 2005.","title":"A System-on-Chip Digital pH Meter for Use in a Wireless Diagnostic Capsule","context":[{"sec":"sec1","text":"Sensing functions expected for such CMOS sensor include light [1]\u2013[3], temperature, pH [4]\u2013[6], and electrochemical sensing [3], [7].","part":"1"}],"links":{"documentLink":"/document/1408125","pdfSize":"586KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"K. Sawada, C. Oda, H. Takao, and M. Ishida, \"Smart Microfluidic Electrochemical DNA Sensors with Signal Processing Circuits,\" Jpn. J. Appl. Phys., vol. 46, pp. 3135-3138, 2007.","title":"Smart Microfluidic Electrochemical DNA Sensors with Signal Processing Circuits","context":[{"sec":"sec1","text":"Sensing functions expected for such CMOS sensor include light [1]\u2013[3], temperature, pH [4]\u2013[6], and electrochemical sensing [3], [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1143/JJAP.46.3135"},"refType":"biblio","id":"ref7"},{"order":"8","text":"T. Tokuda, S. Sato, H. Yamada, and J. Ohta, \"Polarization analyzing CMOS sensor for microchamber / microfluidic system based on image sensor technlogy,\" in Proc. 2008 IEEE International Symposium on Circuits and Systems (ISCAS2008), pp. 3162-3165, 2008","title":"Polarization analyzing CMOS sensor for microchamber / microfluidic system based on image sensor technlogy","context":[{"sec":"sec1","text":" Differing form the previous report [8], we succeeded to measure the absolute polarization angle in real-time without any off-chip rotating polarizer.","part":"1"},{"sec":"sec2b","text":" This configuration is prepared for \\$\\theta+45\\$ deg. detection scheme [8].","part":"1"},{"sec":"sec3c","text":" This measurement limit was as good as best results obtained in differential measurement of optical rotation using variable incident polarization that requires highly accurate rotating polarizer system [8].","part":"1"}],"links":{"documentLink":"/document/4542129","pdfSize":"441KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. G. Andreou, Z. K. Kalayjian,\"Polarization imaging: principles and integrated polarimeters,\" IEEE Sensors Journal, vol. 2, pp. 566-576, 2002.","title":"Polarization imaging: Principles and integrated polarimeters","context":[{"sec":"sec2a","text":" Differing from other works [9], [10], no off-chip polarizer was required.","part":"1"}],"links":{"documentLink":"/document/1178170","pdfSize":"816KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"T. Sato, T. Araki, Y. Sasaki, T. Tsuru, T. Tadokoro, and S. Kawakami, \"Compact ellipsometer employing a static polarimeter module with arrayed polarizer and wave-plate elements,\" Appl. Optics, vol. 46, pp. 4963-4967, 2007.","title":"Compact ellipsometer employing a static polarimeter module with arrayed polarizer and wave-plate elements","context":[{"sec":"sec2a","text":" Differing from other works [9], [10], no off-chip polarizer was required.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1364/AO.46.004963"},"refType":"biblio","id":"ref10"},{"order":"11","text":"E. R. Fossum, \"Active pixel sensors - are CCDs dinosaurs ?,\" Proc. SPIE, 1900, pp. 2-14, 1993.","title":"Active pixel sensors - are CCDs dinosaurs ?","context":[{"sec":"sec2b","text":" From the viewpoint of the circuitry, the sensor is designed with the architecture of conventional CMOS image sensor equipped with 3 transistor active pixel sensor (APS) [11].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1117/12.148585"},"refType":"biblio","id":"ref11"},{"order":"12","text":"W. K. Pratt, \"Digital Image Processing,\" A Wiley-Interscience Publication.","title":"Digital Image Processing","context":[{"sec":"sec3b","text":" Since the period of the profile is known as 180 deg.s \\$\\varphi\\$ can be estimated using following formula based on Fourier transform in image processing [12]:\n.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0471221325"},"refType":"biblio","id":"ref12"}],"articleNumber":"5117748","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Polarization-analyzing CMOS image sensor using monolithically embedded polarizer for microchemistry systems","publisher":"IEEE","htmlAbstractLink":"/document/5117748/","displayDocTitle":"Polarization-analyzing CMOS image sensor using monolithically embedded polarizer for microchemistry systems","isConference":true,"htmlLink":"/document/5117748/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117748","openAccessFlag":"F","title":"Polarization-analyzing CMOS image sensor using monolithically embedded polarizer for microchemistry systems","contentTypeDisplay":"Conferences","mlTime":"PT0.26421S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117752,"references":[{"order":"1","text":"L. T. Bruton and N. R. Bartley, \"Highly selective three-dimensional recursive beam filters using intersecting resonant planes\", IEEE Trans. on Circuits and Systems, vol. 30, no. 3, 1983, pp. 190-193.","title":"Highly selective three-dimensional recursive beam filters using intersecting resonant planes","context":[{"sec":"sec1","text":"Three-dimensional (3D) beamforming plane-wave filters enable the highly selective directional enhancement of \u201cfar-field\u201d electromagnetic plane-waves based on their direction of arrival (DOA) [1].","part":"1"},{"sec":"sec1","text":" A beam plane-wave filter is obtained by cascading two \\$1^{{\\rm st}}\\$-order 3D frequency-planar (FP) filters according to [2] such that their resonant planes intersect along the axis of the required beam shaped passband [1].","part":"1"}],"links":{"documentLink":"/document/1085340","pdfSize":"435KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"L. T. Bruton and N. R. Bartley, \"Three-dimensional image processing using the concept of network resonance\", IEEE Trans. on Circuits and Systems, vol. 32, no. 7, 1985, pp. 664-672.","title":"Three-dimensional image processing using the concept of network resonance","context":[{"sec":"sec1","text":" A beam plane-wave filter is obtained by cascading two \\$1^{{\\rm st}}\\$-order 3D frequency-planar (FP) filters according to [2] such that their resonant planes intersect along the axis of the required beam shaped passband [1].","part":"1"},{"sec":"sec1","text":" As shown in Fig. 1, such 3D IIR FP filters [3] FP filter have the 3D frequency response transfer function [2] \\$H(j\\omega_{1}, j\\omega _{2},j\\omega_{3})={R\\over R+j(\\omega_{1}L_{1}+\\omega_{2}L_{2}+\\omega_{3}L_{3})}\\$ and is unity everywhere in the 3D plane given by \\$\\omega_{1}L_{1}+\\omega_{2}L_{2}+\\omega_{3}L_{3}=0\\$.","part":"1"},{"sec":"sec1","text":" Plane-waves have their region of support (ROS) on a line through the origin of the 3D frequency space [2], enabling selective enhancement using beam filters, which are realized in the 3D discrete domain using 3D difference-equations (DEs).","part":"1"},{"sec":"sec1","text":" Following [2], the 3D z-domain TF of a 1st-order 3D IIR FP filter is given by\n\n\nFig. 1\nTwo slices of a typical 3D frequency-planar filter passband, shown at \\$\\omega_{3}=0,\\pi/2\\$.","part":"1"},{"sec":"sec1","text":" The feedback coefficients in (1), for a 3D passband having its normal oriented at \\$(\\theta,\\phi)\\$ in spherical coordinates, are given by [2] [4]\n.","part":"1"}],"links":{"documentLink":"/document/1085773","pdfSize":"1104KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"P. Agathoklis and L. T. Bruton, \"Practical-BIBO stability of N-dimensional discrete systems\", Proc. Inst. Elec. Eng. , vol. 130, Pt. G, no. 6, Dec. 1983, pp. 236-242.","title":"Practical-BIBO stability of N-dimensional discrete systems","context":[{"sec":"sec1","text":" As shown in Fig. 1, such 3D IIR FP filters [3] FP filter have the 3D frequency response transfer function [2] \\$H(j\\omega_{1}, j\\omega _{2},j\\omega_{3})={R\\over R+j(\\omega_{1}L_{1}+\\omega_{2}L_{2}+\\omega_{3}L_{3})}\\$ and is unity everywhere in the 3D plane given by \\$\\omega_{1}L_{1}+\\omega_{2}L_{2}+\\omega_{3}L_{3}=0\\$.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-g-1.1983.0045","pdfSize":"962KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"H. L. P. A. Madanayake and L. T. Bruton, \"A Systolic-array Architecture for First-Order 3D IIR Frequency-planar Filters\", IEEE Trans. Circuits and Systems: Regular Papers, vol. 55, no. 6, July 2008, pp. 1546-1559.","title":"A Systolic-array Architecture for First-Order 3D IIR Frequency-planar Filters","context":[{"sec":"sec1","text":" The feedback coefficients in (1), for a 3D passband having its normal oriented at \\$(\\theta,\\phi)\\$ in spherical coordinates, are given by [2] [4]\n.","part":"1"},{"sec":"sec1","text":"The implementation of (1) is via iteration of the a 3D DE (under zero initial conditions) having the form \\$y(n_{1},n_{2},n_{3})=\\$\n\nReal-time 3D plane-wave filtering is achieved in digital circuits that recursively and sequentially compute (3) [4], which is easily shown to be impossible at RF frame rates using current maximum VLSI clock rates of a few GHz.","part":"1"},{"sec":"sec1","text":"In [4], it is shown that systolic arrays enable real-time 3D FP IIR digital filters to be implemented at a throughput of one-frame-per-clock-cycle (OFPCC).","part":"1"},{"sec":"sec1","text":" However, even if such OFPCC systolic architectures are used, the best-case frame sample rate remains bottlenecked by the maximum clock frequency of a few GHz [4].","part":"1"}],"links":{"documentLink":"/document/4436205","pdfSize":"1485KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"P. P. Vaidyanathan, Multirate Systems and Filter Banks. Prentice-Hall, Englewood Cliffs, N.J. 07632, pp. 416-418, ISBN 0-13-605718-7.","title":"Multirate Systems and Filter Banks","context":[{"sec":"sec1","text":" The method proposed here alleviates this bottleneck [5]\u2013[7] by employing time-interleaved analog-to-digital (A/D) conversion and multirate polyphase signal processing [8] [9], yielding a novel 3D polyphase systolic array capable of multiple M-frames-per-clock-cycle (MFPCC) with \\$F_{S}= MF_{CLK}\\$ The proposed architecture trades computational complexity and circuit complexity for throughput and yields an M-fold increase in the frame sample rate, while maintaining chip power density and clock frequency at acceptable levels.","part":"1"},{"sec":"sec2","text":"Apply M-phase polyphase decomposition to (6) and use Polyphase Noble Identities (PNIs) [5] to propagate the sample rate conversion blocks \\$\\downarrow M\\$ towards the input ports of the PPCM and the blocks \\$\\uparrow M\\$ towards the output ports. 4.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"P. P. Vaidyanathan, \"Fundamentals of Multidimensional Multirate Digital Signal Processing\", Sadhana (India), vol. 15, no. 3, November 1990 pp. 157-176.","title":"Fundamentals of Multidimensional Multirate Digital Signal Processing","context":[{"sec":"sec1","text":" The method proposed here alleviates this bottleneck [5]\u2013[6][7] by employing time-interleaved analog-to-digital (A/D) conversion and multirate polyphase signal processing [8] [9], yielding a novel 3D polyphase systolic array capable of multiple M-frames-per-clock-cycle (MFPCC) with \\$F_{S}= MF_{CLK}\\$ The proposed architecture trades computational complexity and circuit complexity for throughput and yields an M-fold increase in the frame sample rate, while maintaining chip power density and clock frequency at acceptable levels.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF02812035"},"refType":"biblio","id":"ref6"},{"order":"7","text":"P. P. Vaidyanathan and Y.-P. Lin, \"Theory and Design of Two-Dimensional Filter Banks: A Review\", Multidimensional Systems and Signal Processing, vol. 7, no. 3/4, 1996 pp. 263-330.","title":"Theory and Design of Two-Dimensional Filter Banks: A Review","context":[{"sec":"sec1","text":" The method proposed here alleviates this bottleneck [5]\u2013[7] by employing time-interleaved analog-to-digital (A/D) conversion and multirate polyphase signal processing [8] [9], yielding a novel 3D polyphase systolic array capable of multiple M-frames-per-clock-cycle (MFPCC) with \\$F_{S}= MF_{CLK}\\$ The proposed architecture trades computational complexity and circuit complexity for throughput and yields an M-fold increase in the frame sample rate, while maintaining chip power density and clock frequency at acceptable levels.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF01826246"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Looney, \"Advanced Digital Post-Processing Techniques Enhance Performance in Time-Interleaved ADC Systems\", Analog Dialog, vol. 37, no 8, pp. 1-5, August 2003, Available online at http://www.analog.com/ analogdialogue.","title":"Advanced Digital Post-Processing Techniques Enhance Performance in Time-Interleaved ADC Systems","context":[{"sec":"sec1","text":" The method proposed here alleviates this bottleneck [5]\u2013[7] by employing time-interleaved analog-to-digital (A/D) conversion and multirate polyphase signal processing [8] [9], yielding a novel 3D polyphase systolic array capable of multiple M-frames-per-clock-cycle (MFPCC) with \\$F_{S}= MF_{CLK}\\$ The proposed architecture trades computational complexity and circuit complexity for throughput and yields an M-fold increase in the frame sample rate, while maintaining chip power density and clock frequency at acceptable levels.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"N. Vun and A. B. Premkumar, \"ADC Systems for SDR Digital Front-End\", Consumer Electronics 2005 (ISCE 2005), June 2005, pp. 359-363.","context":[{"sec":"sec1","text":" The method proposed here alleviates this bottleneck [5]\u2013[7] by employing time-interleaved analog-to-digital (A/D) conversion and multirate polyphase signal processing [8] [9], yielding a novel 3D polyphase systolic array capable of multiple M-frames-per-clock-cycle (MFPCC) with \\$F_{S}= MF_{CLK}\\$ The proposed architecture trades computational complexity and circuit complexity for throughput and yields an M-fold increase in the frame sample rate, while maintaining chip power density and clock frequency at acceptable levels.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"A. C. Davies, \"The Significance of Nullators, Norators, and Nullors in Active Network Theory\", Radio Electron. Eng., vol. 34, no., 1967 pp. 259-267.","title":"The Significance of Nullators, Norators, and Nullors in Active Network Theory","context":[{"sec":"sec2","text":"\n\nFig. 2\nA \\$2\\times 2\\$ section of the 1st-order spatial 2D FIR spatial filter of (1) can be implemented in analog circuitry (Nullor equivalent [10] shown without loss of generality).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ree.1967.0095","pdfSize":"814KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. John Wiley and Sons, ISBN: 0-471-24186-5, 1999.","title":"VLSI Digital Signal Processing Systems: Design and Implementation","context":[{"sec":"sec2","text":"Pipeline the IIR section [11] [12] in each PPCM by applying \\${\\rm M}^{{\\rm th}}\\$-order look-ahead (LA) to (5) in order to increase the 1st-order feedback loop to order M, leading to a 1D LA optimized pipelined implementation of (5) in hardware, given by\n\nwhere \\$\\beta^{k},k=01,2,.","part":"1"},{"sec":"sec2","text":" Now, if the critical path delay (CPD) is still too high, one may reapply LA to the 1st order IIR section \\$T(z_{3})\\$ in order to further reduce the CPD in order to achieve the maximum clock frequency supported by the VLSI implementation technology [11] [12].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"K. K. Parhi and D. Messerschmitt, \"Look-ahead computation: Improving iteration bound in linear recursions\", IEEE Intl. Conf. on Acoustics, Speech and Signal Processing, ICASSP'87, vol. 12, April 1987, pp. 1855-1858.","title":"Look-ahead computation: Improving iteration bound in linear recursions","context":[{"sec":"sec2","text":"Pipeline the IIR section [11] [12] in each PPCM by applying \\${\\rm M}^{{\\rm th}}\\$-order look-ahead (LA) to (5) in order to increase the 1st-order feedback loop to order M, leading to a 1D LA optimized pipelined implementation of (5) in hardware, given by\n\nwhere \\$\\beta^{k},k=01,2,.","part":"1"},{"sec":"sec2","text":" Now, if the critical path delay (CPD) is still too high, one may reapply LA to the 1st order IIR section \\$T(z_{3})\\$ in order to further reduce the CPD in order to achieve the maximum clock frequency supported by the VLSI implementation technology [11] [12].","part":"1"}],"links":{"documentLink":"/document/1169698","pdfSize":"210KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5117752","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"High-frequency systolic broadband beamforming using polyphase 3D IIR frequency-planar digital filters with interleaved A/D sampling","publisher":"IEEE","displayDocTitle":"High-frequency systolic broadband beamforming using polyphase 3D IIR frequency-planar digital filters with interleaved A/D sampling","htmlAbstractLink":"/document/5117752/","isConference":true,"htmlLink":"/document/5117752/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117752","openAccessFlag":"F","title":"High-frequency systolic broadband beamforming using polyphase 3D IIR frequency-planar digital filters with interleaved A/D sampling","contentTypeDisplay":"Conferences","mlTime":"PT0.19156S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117754,"references":[{"order":"1","text":"K. Wise, D. Anderson, J. Hetke, D. Kipke, and K. Najafi, \"Wireless implantable microsystems: High-density electronic interfaces to the nervous system,\" IEEE Proceedings, vol. 92, no. 1, pp. 76-97, January 2004.","title":"Wireless implantable microsystems: High-density electronic interfaces to the nervous system","context":[{"sec":"sec1","text":"In recent years, there has been a growing demand of biopotential sensor and communication technologies [1].","part":"1"}],"links":{"documentLink":"/document/1258173","pdfSize":"1549KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"R. R. Harrison, P. T. Watkins, R. J. Kier, R. O. Lovejoy, D. J. Black, B. Greger, and F. Solzbacher, \"A low-power integrated circuit for a wireless 100-electrode neural recording system,\" IEEE Journal of Solid-State Circuits, pp. 123-133, January 2007.","title":"A low-power integrated circuit for a wireless 100-electrode neural recording system","context":[{"sec":"sec1","text":" First, the speed of wireless devices are not sufficient to carry the large data streams from the sensor array [2].","part":"1"},{"sec":"sec1","text":" A neural spike has a duration around \\$250\\mu {\\rm s}\\$ [2].","part":"1"},{"sec":"sec1","text":"Besides the data reduction, the budget of power dissipation of implantable device suggests that the sensor unit only performs minimum required functions [2].","part":"1"}],"links":{"documentLink":"/document/4039585","pdfSize":"2838KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"P. Birrer, S. K. Arunachalam, M. Held, K. Mayaram, and T. S. Fiez, \"Schematic-driven substrate noise coupling analysis in mixed signal ic designs,\" IEEE Transactions on Circuits and Systems I, vol. 53, no. 12, pp. 2578-2587, Dec 2006.","title":"Schematic-driven substrate noise coupling analysis in mixed signal ic designs","context":[{"sec":"sec1","text":" Noise interference from digital transitions of the clock can become the dominant source of noise in the system [3].","part":"1"}],"links":{"documentLink":"/document/4026665","pdfSize":"1232KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Ouzounov, E. Roza, J. Hegt, G. van der Weide, and A. van Roermund, \"Analysis and design of high-performance asynchronous sigma-delta modulators with a binary quantizer,\" Solid-State Circuits, IEEE Journal of, vol. 41, no. 3, pp. 588-596, March 2006.","context":[{"sec":"sec1","text":" Although the data stream is not quantized in time, the asynchronous A/D conversion doesn't have quantization noise in amplitude [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"R. R. Harrison and C. Charles, \"A low-power low-noise cmos amplifier for neural recording applications,\" IEEE Journal of Solid-State Circuits, vol. 38, pp. 958-965, 2003.","title":"A low-power low-noise cmos amplifier for neural recording applications","context":[{"sec":"sec2a","text":"A low-power low-noise operational transconductance amplifier (OP AMP) [5] is used as the main amplifier, which is shown in Fig. 2.","part":"1"},{"sec":"sec2a","text":" Ma-Md are utilized as large pseudoresistors [5] to amplify low frequency signals and reject DC offsets.","part":"1"}],"links":{"documentLink":"/document/1201998","pdfSize":"641KB"},"refType":"biblio","id":"ref5"}],"articleNumber":"5117754","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A pulse-based amplifier and data converter for bio-potentials","publisher":"IEEE","htmlAbstractLink":"/document/5117754/","displayDocTitle":"A pulse-based amplifier and data converter for bio-potentials","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117754/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117754","openAccessFlag":"F","title":"A pulse-based amplifier and data converter for bio-potentials","contentTypeDisplay":"Conferences","mlTime":"PT0.090436S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117757,"references":[{"order":"1","text":"Mead, C.A., Analog VLSI and Neural Systems, Addison-Wesley. 1989.","title":"Analog VLSI and Neural Systems","context":[{"sec":"sec1","text":"Neuromorphic engineering [1] takes inspiration from neurobiology in the design of artificial neural systems in silicon integrated circuits, based upon function and structural organization of biological nervous systems.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Hogdkin, A.L.; Huxley, A.F. \"A Quantitative Description of Membrane Current and Its Application to Conduction and Excitation in Nerve,\" J. Physiol., vol. 117, pp. 500-544. 1952","title":"A Quantitative Description of Membrane Current and Its Application to Conduction and Excitation in Nerve","context":[{"sec":"sec1","text":" Hodgkin and Huxley's seminal work in the investigation and formalization of neuron dynamics have long been the standard of biophysical accuracy [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1113/jphysiol.1952.sp004764"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Andreou, A.; Boahen, K. \"Translinear Circuits in Subthreshold MOS,\" Analog Integrated Circuits and Signal Processing, vol. 9, pp. 141-166. 1996","title":"Translinear Circuits in Subthreshold MOS","context":[{"sec":"sec1","text":" Several integrated circuit implementations of Hodgkin-Huxley neurons have been formulated and demonstrated [3], [4], [5], [6], [7] and [8].","part":"1"},{"sec":"sec3b","text":" A translinear multiplier exploits the zero sum of voltages along a loop to implement a multiplication of current sources [3]:\n with similar constructs to implement the other gated conductances.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF00166411"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Simoni, Mario F.; Cymbalyuk, Gennady S.; Sorensen, Michael E.; Calabrese, Ronald L.; DeWeerth, Stephen P. \"A Multiconductance Silicon Neuron With Biologically Matched Dynamics,\" IEEE Transactions on Biomedical Engineering, vol. 51, no. 2. 2004","title":"A Multiconductance Silicon Neuron With Biologically Matched Dynamics","context":[{"sec":"sec1","text":" Several integrated circuit implementations of Hodgkin-Huxley neurons have been formulated and demonstrated [3], [4], [5], [6], [7] and [8].","part":"1"}],"links":{"documentLink":"/document/1262112","pdfSize":"1563KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Farquhar, E.; Hasler, P. \"A Bio-Physically Inspired Silicon Neuron,\" IEEE Transactions on Circuits and Systems - 1: Regular Papers, vol. 52, no. 3. 2005","title":"A Bio-Physically Inspired Silicon Neuron","context":[{"sec":"sec1","text":" Several integrated circuit implementations of Hodgkin-Huxley neurons have been formulated and demonstrated [3], [4], [5], [6], [7] and [8].","part":"1"}],"links":{"documentLink":"/document/1406175","pdfSize":"791KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Le Masson, S.; Laflaquiere, A.; Bal, T.; Le Masson, G. \"Analog Circuits for Modeling Biological Neural Networks: Design and Application,\" IEEE Transactions on Biomedical Engineering, vol. 46, no. 6. 1999","title":"Analog Circuits for Modeling Biological Neural Networks: Design and Application","context":[{"sec":"sec1","text":" Several integrated circuit implementations of Hodgkin-Huxley neurons have been formulated and demonstrated [3], [4], [5], [6], [7] and [8].","part":"1"}],"links":{"documentLink":"/document/764940","pdfSize":"259KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Georgiou, J.; Drakakis, E.M.; Toumazou, C.; Premanoj, P. \"An Analogue Micropower Log-Domain Silicon Circuit for the Hodgkin and Huxley Nerve Axon,\" Proc. IEEE ISCAS 1999, vol.2, pp.286-289. 1999","title":"An Analogue Micropower Log-Domain Silicon Circuit for the Hodgkin and Huxley Nerve Axon","context":[{"sec":"sec1","text":" Several integrated circuit implementations of Hodgkin-Huxley neurons have been formulated and demonstrated [3], [4], [5], [6], [7] and [8].","part":"1"}],"links":{"documentLink":"/document/780707","pdfSize":"326KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Saighi, S.; Bornat, Y.; Tomas, J.; Renaud, S. \"Neuromimetric ICs and System for Parameters Extraction in Biological Neuron Models,\" Proc. IEEE ISCAS 2006, pp. 4207-4211. 2006","title":"Neuromimetric ICs and System for Parameters Extraction in Biological Neuron Models","context":[{"sec":"sec1","text":" Several integrated circuit implementations of Hodgkin-Huxley neurons have been formulated and demonstrated [3], [4], [5], [6], [7] and [8].","part":"1"}],"links":{"documentLink":"/document/1693557","pdfSize":"4687KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Destexhe A., Z.F. Mainen and T.J. Sejnowski, \"Synthesis of Models for Excitable Membranes, Synaptic Transmission and Neuromodulation Using a Common Kinetic Formalism,\" J. Comp. Neuroscience, vol. 1, pp. 195-230. 1994.","title":"Synthesis of Models for Excitable Membranes, Synaptic Transmission and Neuromodulation Using a Common Kinetic Formalism","context":[{"sec":"sec2b","text":"The gating variables \\$n_{i}, m_{i}\\$, and \\$h_{i}\\$ in the HH neuron model, as well as the rate variables \\$r_{ij}\\$ in the synapse dynamics, are modeled by a rate-based approximation to the kinetics governing the random opening and closing of membrane channels [9]:\n where \\$\\alpha\\$ and \\$\\beta\\$ are the voltage dependent opening and closing rates of the channel gates, and \\$n\\$ (which stands for any of the \\$n, m, h\\$, and \\$r\\$ variables) is the fraction of channel gates in the open state.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF00961734"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Hynna, K.; Boahen, K. \"Thermodynamically Equivalent Silicon Models of Voltage-Dependent Ion Channels,\" Neural Computation, vol. 19, pp. 327-350. 2007","title":"Thermodynamically Equivalent Silicon Models of Voltage-Dependent Ion Channels","context":[{"sec":"sec3a","text":" A previous implementation by Hynna et al. in [10] uses just a few transistors to approximate the rate-based kinetics (3), but suffers from the effects of the transistor backgate effect.","part":"1"},{"sec":"sec3a","text":" Additional transistors in the circuit of [10] implement saturation in the opening and closing rates necessary for realistic time scales in the channel kinetics.","part":"1"}],"links":{"documentLink":"/document/6796750","pdfSize":"328KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Furth, P.M.; Andreou, A.G. \"Linearised Differential Transconductors in Subthreshold CMOS,\" Electronics Letters Online, vol. 31, no. 7. pp. 545-546. 1995","title":"Linearised Differential Transconductors in Subthreshold CMOS","context":[{"sec":"sec3c","text":"Each membrane conductance is implemented by a differential transconductance amplifier, linearized through shunting in the differential pairs for wide dynamic range in subthreshold MOS operation [11].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19950376","pdfSize":"301KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Vogelstein, R.J.; Mallik, U.; Vogelstein, J.T.; and Cauwenberghs, G. \"Dynamically Reconfigurable Silicon Array of Spiking Neurons With Conductance-Based Synapses,\" IEEE Trans. Neural Networks, vol. 18(1), pp. 253-265. 2007","title":"Dynamically Reconfigurable Silicon Array of Spiking Neurons With Conductance-Based Synapses","context":[],"links":{"documentLink":"/document/4049838","pdfSize":"1744KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5117757","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Analog VLSI neuromorphic network with programmable membrane channel kinetics","publisher":"IEEE","htmlAbstractLink":"/document/5117757/","displayDocTitle":"Analog VLSI neuromorphic network with programmable membrane channel kinetics","isConference":true,"htmlLink":"/document/5117757/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117757","openAccessFlag":"F","title":"Analog VLSI neuromorphic network with programmable membrane channel kinetics","contentTypeDisplay":"Conferences","mlTime":"PT0.24069S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117761,"references":[{"order":"1","text":"Joint Video Team, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, May 2003.","context":[{"sec":"sec1","text":"The state-of-the-art video coding technique H.264/AVC is widely adopted in current multimedia industry [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"D. Marpe, H. Schwarz and T. Wiegand, \"Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard\", Circuits and Systems for Video Technology, IEEE Transactions on Volume 13, Issue 7, July 2003 Page(s):620-636.","title":"Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard","context":[{"sec":"sec1","text":" Context-based Adaptive Binary Arithmetic Coding (CABAC) is an entropy coding tool employed in H.264 standard [2], which contributes the highest reduction ratio of data size among all entropy coders.","part":"1"},{"sec":"sec3b","text":"As mentioned in Table I, according to the standard, the adjusted values of range \\$(R^{\\prime})\\$ and offset (OS') are referred to whether MPS or LPS decoding happens [2].","part":"1"}],"links":{"documentLink":"/document/1218195","pdfSize":"806KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Yu-Jen Chen, Chen-Han Tsai and Liang-Gee Chen, \"Architecture design of area-efficient SRAM-based multi-symbol arithmetic encoder in H.264/AVC\", Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on 21-24 May 2006 Page(s):4 pp.","title":"Architecture design of area-efficient SRAM-based multi-symbol arithmetic encoder in H.264/AVC","context":[{"sec":"sec1","text":" For CABAC, a four-symbol parallel encoder has been implemented in [3].","part":"1"}],"links":{"documentLink":"/document/1693161","pdfSize":"4953KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Chung-Hyo Kim and In-Cheol Park, \"High speed decoding of context-based adaptive binary arithmetic codes using most probable symbol prediction\", Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on 21-24 May 2006 Page(s):4 pp.","title":"High speed decoding of context-based adaptive binary arithmetic codes using most probable symbol prediction","context":[{"sec":"sec1","text":" The proposed prediction-based parallel binary arithmetic decoder (BAD) in [4] decodes 2 bins in a cycle by assuming that the next CM of first bin is used for the second bin decoding, and then it gives the validation check about whether the prediction is right or not.","part":"1"},{"sec":"sec4","text":"Table II illustrates the performance comparison of proposed architecture with previous works [4] [5] [6].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Mei-hua Xu, Yu-lan Cheng, Feng Ran and Zhang-jin Chen, \"Optimizing Design and FPGA Implementation for CABAC Decoder\", High Density packaging and Microsystem Integration, 2007. HDP '07. International Symposium on 26-28 June 2007 Page(s):1-5","title":"Optimizing Design and FPGA Implementation for CABAC Decoder, High Density packaging and Microsystem Integration, 2007. HDP '07","context":[{"sec":"sec1","text":" Hardware architecture in [5] employs a prediction model for coeff_abs_level_minus1 and can decode 3 bins in one cycle at most.","part":"1"},{"sec":"sec3b","text":" Note that the FOD is the first-one detector proposed by Xu's [5].","part":"1"},{"sec":"sec4","text":"Table II illustrates the performance comparison of proposed architecture with previous works [4] [5] [6].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Jian-Wen Chen and Youn-Long Lin, \"A High-Performance Hardwired CABAC Decoder\", Acoustics, Speech and Signal Processing, 2007. ICASSP 2007. IEEE International Conference on Volume 2, 15-20 April 2007 Page(s):II-37 - II-40","context":[{"sec":"sec1","text":" The architecture in [6] applies for coeff_abs_level_minus1, significant_flag, and last_significant_flag cases with decoding 2 bins at most.","part":"1"},{"sec":"sec4","text":"Table II illustrates the performance comparison of proposed architecture with previous works [4] [5] [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Yi Y. and Park I.-C., \"High-Speed H.264/AVC CABAC Decoding\", Circuits and Systems for Video Technology, IEEE Transactions on Volume 17, Issue 4, April 2007 Page(s):490 - 494","title":"High-Speed H.264/AVC CABAC Decoding","context":[{"sec":"sec2","text":"Basically, the architecture work flow of CABAD can be divided into four stages like [7], as shown in Fig. 1.","part":"1"}],"links":{"documentLink":"/document/4162539","pdfSize":"357KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5117761","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A branch selection multi-symbol high throughput CABAC decoder architecture for H.264/AVC","publisher":"IEEE","displayDocTitle":"A branch selection multi-symbol high throughput CABAC decoder architecture for H.264/AVC","htmlAbstractLink":"/document/5117761/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117761/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117761","openAccessFlag":"F","title":"A branch selection multi-symbol high throughput CABAC decoder architecture for H.264/AVC","contentTypeDisplay":"Conferences","mlTime":"PT0.072022S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117762,"references":[{"order":"1","text":"X. Zhu, Y. Chen, J. Liu, R. Liu, \"A Novel Efficient Decoding Algorithm for CDHMM-based Speech Recognizer on Chip.\" Proc. of IEEE ICASSP, 2003.","title":"A Novel Efficient Decoding Algorithm for CDHMM-based Speech Recognizer on Chip","context":[{"sec":"sec1","text":" For fast time-to-market, a general-purpose DSP, MCU (Micro-controller), or a combination of both [1] [2] [3] are main implementation approaches for embedded speech recognition systems.","part":"1"}],"links":{"documentLink":"/document/1202352","pdfSize":"284KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Yuan, T. Lee, P. C. Ching, Y. Zhu, \"Speech Recognition on DSP: Issues on Computational Efficiency and Performance Analysis\". Proc. of IEEE ICCCAS, 2005.","title":"Speech Recognition on DSP: Issues on Computational Efficiency and Performance Analysis","context":[{"sec":"sec1","text":" For fast time-to-market, a general-purpose DSP, MCU (Micro-controller), or a combination of both [1] [2] [3] are main implementation approaches for embedded speech recognition systems.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2005.10.001"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Zh. Yang, J. Liu, E. Chan, L. Guan, Ch. Ching, \"DSP-based System-on-Chip Moves Speech Recognition from the Lab to Portable Devices\", www.embedded.com, Jan 2007.","title":"DSP-based System-on-Chip Moves Speech Recognition from the Lab to Portable Devices","context":[{"sec":"sec1","text":" For fast time-to-market, a general-purpose DSP, MCU (Micro-controller), or a combination of both [1] [2] [3] are main implementation approaches for embedded speech recognition systems.","part":"1"},{"sec":"sec1","text":" We target speech recognition systems with less demanding requirements on response time, such as those in telephone and toy, where processing time no more than speech length is acceptable [3].","part":"1"},{"sec":"sec2","text":" It has three steps, MFCC (Mel-Frequency Cepstral Coefficients) feature extracting, OPC, and Viterbi decoding [3] [5] [11].","part":"1"},{"sec":"sec2","text":"To avoid underflow, a logarithmic representation is often used for all the probabilities [3] [5] [11].","part":"1"},{"sec":"sec2","text":" With careful optimization in a general-purpose 16bit fix-point DSP Uni-Lite [3] [12], the result is shown in Table I.","part":"1"},{"sec":"sec4","text":"Test for the system is based on the same HMM used by Uni-Lite in Section II [3] [12].","part":"1"},{"sec":"sec4","text":" In comparison, power consumption of the Uni-Lite based system for OPC is 58.5mW [3] [12].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Yoshizawa, N.Wada, N. Hayasaka, Y. Miyanaga, \"Scalable architecture for word HMM-based speech recognition and VLSI implementation in complete system\". IEEE Trans. on Circuits and Systems I, Vol. 53, No. 1, Jan 2006, pp. 70-77.","title":"Scalable architecture for word HMM-based speech recognition and VLSI implementation in complete system","context":[{"sec":"sec1","text":" Since these implementations are not dedicated designs for speech recognition systems, they are not able to process efficiently the vast amount of vector operations required by complex speech recognition algorithms [4] [5].","part":"1"},{"sec":"sec1","text":" A scalable architecture implementing the whole speech recognition algorithm is reported in [4].","part":"1"},{"sec":"sec2","text":"In embedded speech recognition applications, the covariance matrix \\$\\Sigma_{jg}\\$ is usually a diagonal matrix [4] [5].","part":"1"},{"sec":"sec2","text":"For the add-log calculation in (4), look-up table method is often used [4] [7].","part":"1"},{"sec":"sec4","text":" We also compare the proposed system to that in [4], and it can be shown that the co-processor based speech recognition system can save energy by 41.8% for the same speech and HMM model, in spite of a longer processing delay.","part":"1"}],"links":{"documentLink":"/document/1576887","pdfSize":"593KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"P. Lee, M. Dong, W. Liang, R. Liu, \"Design of Speech Recognition Co-Processor for the Embedded Implementation\". Proc. of IEEE EDSSC, 2007.","title":"Design of Speech Recognition Co-Processor for the Embedded Implementation","context":[{"sec":"sec1","text":" Since these implementations are not dedicated designs for speech recognition systems, they are not able to process efficiently the vast amount of vector operations required by complex speech recognition algorithms [4] [5].","part":"1"},{"sec":"sec1","text":" A co-processor for Mahalanobis distance calculation had been designed in [5].","part":"1"},{"sec":"sec2","text":" It has three steps, MFCC (Mel-Frequency Cepstral Coefficients) feature extracting, OPC, and Viterbi decoding [3] [5] [11].","part":"1"},{"sec":"sec2","text":"To avoid underflow, a logarithmic representation is often used for all the probabilities [3] [5] [11].","part":"1"},{"sec":"sec2","text":"In embedded speech recognition applications, the covariance matrix \\$\\Sigma_{jg}\\$ is usually a diagonal matrix [4] [5].","part":"1"},{"sec":"sec3e","text":" Although dual-port SRAMs may seem necessary for the four SRAM blocks, we find that the area of a dual-port SRAM is more than twice of that of a single-port SRAM with the same capacity [5].","part":"1"}],"links":{"documentLink":"/document/4450335","pdfSize":"2266KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"F. L. Vargas, R. D. R. Fagundes, D. Jr. Barros, \"A FPGA-based Viterbi algorithm implementation for speech recognition systems\". Proc. of IEEE ICASSP, 2001.","title":"A FPGA-based Viterbi algorithm implementation for speech recognition systems","context":[{"sec":"sec1","text":" For example, a FPGA-based Viterbi algorithm had been implemented in [6].","part":"1"}],"links":{"documentLink":"/document/941143","pdfSize":"386KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"W. Han, K. Hon, Ch. Chan, T. Lee, Ch. Choy, K. Pun, P. C. Ching, \"An HMM-based speech recognition IC\". Proc. of IEEE ISCAS, 2003.","title":"An HMM-based speech recognition IC","context":[{"sec":"sec1","text":" Other hardware implementations for OPC are proposed in [7] [8].","part":"1"},{"sec":"sec1","text":" However, the look-up table based approach in [7] demands significant hardware resources.","part":"1"},{"sec":"sec2","text":"For the add-log calculation in (4), look-up table method is often used [4] [7].","part":"1"},{"sec":"sec3d","text":"Although polynomial fitting method for add-log calculation takes more clock periods than look-up table method [7], we can overcome this drawback by calculating add-log and Mahalanobis distance in parallel.","part":"1"}],"links":{"documentLink":"/document/1206081","pdfSize":"269KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Pihl, T. Svendsen, M. H. Johnsen, \"A VLSI implementation of PDF computations in HMM based speech recognition\". Proc. of IEEE TENCON, 1996.","title":"A VLSI implementation of PDF computations in HMM based speech recognition","context":[{"sec":"sec1","text":" Other hardware implementations for OPC are proposed in [7] [8].","part":"1"},{"sec":"sec1","text":" Besides, the sequent approach to calculate Mahalanobis distance and add-log in [8] reduces the system's processing speed.","part":"1"},{"sec":"sec2","text":"Define \\$G(x)\\$ as follows [8]:.","part":"1"}],"links":{"documentLink":"/document/608805","pdfSize":"585KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"C. F. Gerald, P. O. Wheatley, \"Applied Numerical Analysis\", Addison-Wesley, 2004.","title":"Applied Numerical Analysis","context":[{"sec":"sec1","text":" The designed co-processor has the following characteristics: 1) the hardware design for the add-log calculation is based on polynomial fitting method [9] which is more area-saving compared to look-up table method, 2) the co-processor can calculate Mahalanobis distance and add-log in parallel with separate control logic, 3) single port SRAMs are adopted to save hardware resource significantly, and 4) the co-processor can be easily controlled by MCU through a standard SRAM interface.","part":"1"},{"sec":"sec2","text":"As a result, the add-log calculation in (4) could be converted to a group of multiply-add calculations [9], where \\$A_{i}\\$ is the coefficient of the polynomial \\$({\\rm i}=0,1,2,\\ldots,n\\$, where \\$n\\$ is the maximum power of \\$x\\$ in (9)).","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"D. Seal, \"ARM Architecture Reference Manual\", Addison-Wesley, 2001.","title":"ARM Architecture Reference Manual","context":[{"sec":"sec3a","text":" The outer interface of this co-processor is realized by the standard SRAM, so that the co-processor can be easily controlled by various MCUs, such as ARM [10] or MIPS [13].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"X. Huang, A. Acero, H. Hon, \"Spoken Language Processing: A Guide to Theory, Algorithm, and System Development\", Prentice Hall, 2001.","title":"Spoken Language Processing: A Guide to Theory, Algorithm, and System Development","context":[{"sec":"sec2","text":"The typical processing flow of speech recognition algorithms based on CHMM is shown in Fig. 1 [11].","part":"1"},{"sec":"sec2","text":" It has three steps, MFCC (Mel-Frequency Cepstral Coefficients) feature extracting, OPC, and Viterbi decoding [3] [5] [11].","part":"1"},{"sec":"sec2","text":"To avoid underflow, a logarithmic representation is often used for all the probabilities [3] [5] [11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"\"Uni-Lite Device Specification\", Infineon Inc, 2005.","title":"Uni-Lite Device Specification","context":[{"sec":"sec2","text":" With careful optimization in a general-purpose 16bit fix-point DSP Uni-Lite [3] [12], the result is shown in Table I.","part":"1"},{"sec":"sec4","text":"Test for the system is based on the same HMM used by Uni-Lite in Section II [3] [12].","part":"1"},{"sec":"sec4","text":" In comparison, power consumption of the Uni-Lite based system for OPC is 58.5mW [3] [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"G. Kane, J. Heinrich, \"MIPS RISC Architecture\", Prentice Hall, 1991.","title":"MIPS RISC Architecture","context":[{"sec":"sec3a","text":" The outer interface of this co-processor is realized by the standard SRAM, so that the co-processor can be easily controlled by various MCUs, such as ARM [10] or MIPS [13].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/0141-9331(90)90109-9"},"refType":"biblio","id":"ref13"},{"order":"14","text":"\"Design Compiler User Guide\", Synopsys Inc. 2004.","title":"Design Compiler User Guide","context":[{"sec":"sec4","text":"Synopsys Design Compiler [14] is used to synthesize the RTL design to gate level in UMC \\$0.18\\mu m\\$ technology [15].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"\"UMC 180nm L180GII Process 1.8-Volt Standard Cell Library Databook\", United Microelectronics Corporation. 2001.","title":"UMC 180nm L180GII Process 1.8-Volt Standard Cell Library Databook","context":[{"sec":"sec4","text":"Synopsys Design Compiler [14] is used to synthesize the RTL design to gate level in UMC \\$0.18\\mu m\\$ technology [15].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"\"Virtuoso Layout Editor User Guide\", Cadence Inc. 2006.","title":"Virtuoso Layout Editor User Guide","context":[{"sec":"sec4","text":" Fig. 8 shows the physical layout in Cadence Virtuoso [16] after placement and routing by Synopsys Astro [17].","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"\"Astro User Guide\", Synopsys Inc. 2004.","title":"Astro User Guide","context":[{"sec":"sec4","text":" Fig. 8 shows the physical layout in Cadence Virtuoso [16] after placement and routing by Synopsys Astro [17].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"\"S3C44B0X RISC Microprocessor\", Samsung Inc. 2005.","title":"S3C44B0X RISC Microprocessor","context":[{"sec":"sec4","text":" To implement the whole speech recognition system, Samsung \\${\\rm S}3{\\rm C}44{\\rm b}0\\times\\$[18], which has an ARM7 core, is used as the main MCU.","part":"1"}],"refType":"biblio","id":"ref18"}],"articleNumber":"5117762","formulaStrippedArticleTitle":"Design a co-processor for Output Probability Calculation in speech recognition","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5117762/","xploreDocumentType":"Conference Publication","htmlLink":"/document/5117762/","isStaticHtml":true,"isConference":true,"isDynamicHtml":true,"displayDocTitle":"Design a co-processor for Output Probability Calculation in speech recognition","articleId":"5117762","openAccessFlag":"F","title":"Design a co-processor for Output Probability Calculation in speech recognition","contentTypeDisplay":"Conferences","mlTime":"PT0.543204S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117764,"references":[{"order":"1","text":"Kunhyuk Kang, Haldun Kufluoglu, Kaushik Roy, and Muhammad Ashraful Alam, \"Impact of Negative-Bias Temperature Instability in Nanoscale SRAM Array: Modeling and Analysis,\" IEEE TCAD, vol. 26, No. 10, pp. 1770-1781, Oct. 2007.","title":"Impact of Negative-Bias Temperature Instability in Nanoscale SRAM Array: Modeling and Analysis","context":[{"sec":"sec1","text":"Previous works have shown that RSNM was degraded by NBTI effects, while Write margin (WM) was improved [1].","part":"1"},{"sec":"sec2","text":" Alternating stress), the DC RD model is modified by a prefactor to account for the signal (stress) probability and recovery mechanism, and frequency, and the new formula is called AC RD model [1].","part":"1"},{"sec":"sec2","text":" The prefactors of AC RD framework for different cases are from [1].","part":"1"}],"links":{"documentLink":"/document/4305249","pdfSize":"1025KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Suhwan Kim, et al., \"Understanding and Minimizing Ground Bounce During Mode Transition of Power Gating Structures,\" ISLPED, pp. 22-25, 2003.","title":"Understanding and Minimizing Ground Bounce During Mode Transition of Power Gating Structures","context":[{"sec":"sec2","text":" Each power-gated SRAM array is packed by a package model [2], and parasitic capacitance, inductance and resistance of the package model are 5.32pF, 8.18nH, and \\$0.217\\Omega\\$, respectively.","part":"1"}],"links":{"documentLink":"/document/1231828","pdfSize":"370KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R. Fernandez, et al., \"AC NBTI studied in the 1 Hz - 2 GHz range on dedicated on-chip CMOS circuits,\" IEDM, Dec. 2006.","title":"AC NBTI studied in the 1 Hz - 2 GHz range on dedicated on-chip CMOS circuits","context":[{"sec":"sec2","text":" However, according to the results of [3], the impact of the signal frequency on VT drift is relatively insignificant.","part":"1"},{"sec":"sec8","text":"\nVT drifts induced by NBTI and PBTI using reaction-diffusion framework and calibrated with published data [3].","part":"1"}],"links":{"documentLink":"/document/4154196","pdfSize":"251KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"http://www.eas.asu.edu/\u223cptm/.","context":[{"sec":"sec2","text":"The following sections present detail simulation results based on BSIM Predictive High-k Metal-Gate Model for 32nm [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Zafar, et al., \"A Comparative Study of NBTI and PBTI (Charge Trapping) in SiO2/HfO2 Stacks with FUSI,TiN,Re Gates, \u0301 IEEE Symp. on VLSI Tech. Digest of Tech. Papers, pp.23-25, 2006.","context":[{"sec":"sec2","text":" The VT drift due to NBTI and PBTI are based on AC RD framework and calibrated with published data [5].","part":"1"}],"refType":"biblio","id":"ref5"}],"articleNumber":"5117764","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Impacts of NBTI and PBTI on power-gated SRAM with high-k metal-gate devices","publisher":"IEEE","htmlAbstractLink":"/document/5117764/","displayDocTitle":"Impacts of NBTI and PBTI on power-gated SRAM with high-k metal-gate devices","isStaticHtml":true,"htmlLink":"/document/5117764/","isConference":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117764","openAccessFlag":"F","title":"Impacts of NBTI and PBTI on power-gated SRAM with high-k metal-gate devices","contentTypeDisplay":"Conferences","mlTime":"PT0.067934S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117768,"references":[{"order":"1","text":"K. Zhang et al., \"A 3-GHz 70Mb SRAM in 65nm CMOS Technology with Integrated Column-Based Dynamic Power Supply,\" in Proc. ISSCC Dig., pp.474-475, Feb. 2005.","title":"A 3-GHz 70Mb SRAM in 65nm CMOS Technology with Integrated Column-Based Dynamic Power Supply","context":[{"sec":"sec1","text":" Therefore, nanoscale SRAM circuits have been widely researched [1]\u2013[4] for low-energy operation.","part":"1"},{"sec":"sec1","text":"To resolve the \\$V_{T}\\$ variation problem in an SRAM, Zhang et al. proposed that the voltage of the memory cell power line (MCPL) be decreased when writing [1].","part":"1"},{"sec":"sec2","text":" This situation is far different from that in previous SRAM circuits [1]\u2013[3], in which the MCPL can not be decreased to GND because the other data information would vanish.","part":"1"}],"links":{"documentLink":"/document/1564355","pdfSize":"925KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Yamaoka et al., \"Low-power embedded SRAM modules with expanding margins for writing,\" in Proc. ISSCC Dig., pp.480-481, Feb. 2005.","title":"Low-power embedded SRAM modules with expanding margins for writing","context":[{"sec":"sec1","text":" Therefore, nanoscale SRAM circuits have been widely researched [1]\u2013[2][4] for low-energy operation.","part":"1"},{"sec":"sec1","text":" In another type of SRAM, the MCPL is cut off from the power line [2], and an improved version of that circuit achieves a decrease in the MCPL voltage [3].","part":"1"},{"sec":"sec2","text":" This situation is far different from that in previous SRAM circuits [1]\u2013[2][3], in which the MCPL can not be decreased to GND because the other data information would vanish.","part":"1"},{"sec":"sec3","text":" This situation is the same as that in other proposed SRAM circuits [2]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/1494078","pdfSize":"318KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Ohbayashi et al., \"A 65 nm SoC Embedded 6T-SRAM Design for Manufacturing with Read and Write Cell Stabilizing Circuits,\" in Proc. Symp. VLSI Circuits Dig., pp.17-18, June 2006.","title":"A 65 nm SoC Embedded 6T-SRAM Design for Manufacturing with Read and Write Cell Stabilizing Circuits","context":[{"sec":"sec1","text":" Therefore, nanoscale SRAM circuits have been widely researched [1]\u2013[3][4] for low-energy operation.","part":"1"},{"sec":"sec1","text":" In another type of SRAM, the MCPL is cut off from the power line [2], and an improved version of that circuit achieves a decrease in the MCPL voltage [3].","part":"1"},{"sec":"sec2","text":" This situation is far different from that in previous SRAM circuits [1]\u2013[3], in which the MCPL can not be decreased to GND because the other data information would vanish.","part":"1"},{"sec":"sec3","text":" This situation is the same as that in other proposed SRAM circuits [2]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/1705290","pdfSize":"715KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Nakata, \"Adiabatic SRAM with the large margin of Vth variation by the gradual change of the voltage,\" IEICE Electron. Express, vol. 3, pp.304-309, July 2006.","title":"Adiabatic SRAM with the large margin of Vth variation by the gradual change of the voltage","context":[{"sec":"sec1","text":" Therefore, nanoscale SRAM circuits have been widely researched [1]\u2013[4] for low-energy operation.","part":"1"},{"sec":"sec1","text":"Recently, an adiabatic circuit has been proposed at the memory-cell level, in which the MCPL decreases to GND drastically [4].","part":"1"},{"sec":"sec2","text":" The circuit uses a low-resistivity pMOS transistor S1 connected between the power line and MCPL, which is different from the previous adiabatic SRAM circuit [4].","part":"1"},{"sec":"sec4","text":" As pointed out earlier, WL increases stepwise monotonically, which is different from the previous work [4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1587/elex.3.304"},"refType":"biblio","id":"ref4"},{"order":"5","text":"L. J. Svensson and J. G. Koller, \"Driving a capacitive load without dissipating fCV,\" in Proc. IEEE Symp. Low Power Electronics Dig., pp.100-101, Oct. 1994.","title":"Driving a capacitive load without dissipating fCV","context":[{"sec":"sec4","text":" There are three tank capacitors, the same as in the circuit in [5], while there are four in the circuit in [6].","part":"1"},{"sec":"sec4","text":" This means that we can make the circuit as compact as the one in [5].","part":"1"}],"links":{"documentLink":"/document/573220","pdfSize":"182KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"S. Nakata, \"Stability of adiabatic circuit using asymmetric 1D-capacitor array between the power supply and ground,\" IEICE Electron. Express, vol. 4, pp.165-171, Mar. 2007.","title":"Stability of adiabatic circuit using asymmetric 1D-capacitor array between the power supply and ground","context":[{"sec":"sec4","text":" There are three tank capacitors, the same as in the circuit in [5], while there are four in the circuit in [6].","part":"1"},{"sec":"sec4","text":" The stabilization can be explained by using the matrix theory of the eigenvalue [6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1587/elex.4.165"},"refType":"biblio","id":"ref6"}],"articleNumber":"5117768","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Adiabatic SRAM with a large margin of VT variation by controlling the cell-power-line and word-line voltage","publisher":"IEEE","htmlAbstractLink":"/document/5117768/","displayDocTitle":"Adiabatic SRAM with a large margin of VT variation by controlling the cell-power-line and word-line voltage","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117768/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117768","openAccessFlag":"F","title":"Adiabatic SRAM with a large margin of VT variation by controlling the cell-power-line and word-line voltage","contentTypeDisplay":"Conferences","mlTime":"PT0.146229S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117772,"references":[{"order":"1","text":"Reynolds et al.: \"A Silicon 60-GHz Receiver and Transmitter Chipset for Broadband Communications\", IEEE Journal of solid-state circuits, vol. 41, no. 12, Dec. 2006","title":"A Silicon 60-GHz Receiver and Transmitter Chipset for Broadband Communications","context":[{"sec":"sec1","text":" In [1], OFDM-QPSK transmission with a datarate of 630 MBit/s over a range of 10 meters has been already reported using a Si-Ge based 60 GHz transceiver chipset.","part":"1"}],"links":{"documentLink":"/document/4014631","pdfSize":"4329KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"http://www.ieee802.org/15/pub/TG3c.html","context":[{"sec":"sec1","text":" The taskgroup IEEE 802.15.3c is about to finalize a 60 GHz radio standard for 60 GHz indoor communication [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"M.Krstic, M.Piz, E.Grass: \"60 GHz Datapath Processor for 1 Gbit/s\", VLSI-SOC, Rhodes-Island, Oct 13-15 2008, pp. 156-159","title":"60 GHz Datapath Processor for 1 Gbit/s","context":[{"sec":"sec1","text":" We have recently published our work on the datapath processor [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"M.Piz, E.Grass, M.Peter: \"A simple OFDM physical layer for short-range high-data-rate transmission at 60 GHz\", OFDM-workshop TU Hamburg-Harburg, 2006, pp. 303-307","title":"A simple OFDM physical layer for short-range high-data-rate transmission at 60 GHz","context":[{"sec":"sec2","text":"In [4], PHY parameters of the demonstrator were discussed and simulated modulation performance was published for line-of-sight transmission in a typical indoor scenario.","part":"1"},{"sec":"sec2","text":" We have concluded from [4] that the system performs well if a directive antenna with sufficient gain is used.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"M.Piz, E.Grass: \"A synchronization scheme for OFDM-based 60 GHz WPANs\", International Symposium on Personal, Indoor and Mobile Radio Communications, Athens 2007","title":"A synchronization scheme for OFDM-based 60 GHz WPANs","context":[{"sec":"sec2","text":"In [5], we have presented a novel synchronization/channel estimation scheme.","part":"1"},{"sec":"sec3a","text":" The scheme was described in full detail in [5].","part":"1"}],"links":{"documentLink":"/document/4394084","pdfSize":"521KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J.G.Proakis: \"Digital signal processing: Principles, algorithms and applications\", Prentice Hall, 1996, 3rd edition, pp. 465-470","title":"Digital signal processing: Principles, algorithms and applications","context":[{"sec":"sec3b","text":"We have made use of the radix-4 algorithm [6] to realize a four-port 256-point FFT with four 64-point FFTs working in parallel.","part":"1"},{"sec":"sec4","text":" Using the time shifting property of the FFT ([6]), the current FFT window location with respect to the power maximum is proportional to the average phase increase in frequency domain and can be estimated via\n\nwhere \\$\\alpha=(N_{FFT}/(2N_{p}))\\$ is a constant.","part":"1"}],"refType":"biblio","id":"ref6"}],"articleNumber":"5117772","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"An OFDM baseband receiver for short-range communication at 60 GHz","publisher":"IEEE","htmlAbstractLink":"/document/5117772/","displayDocTitle":"An OFDM baseband receiver for short-range communication at 60 GHz","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117772/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117772","openAccessFlag":"F","title":"An OFDM baseband receiver for short-range communication at 60 GHz","contentTypeDisplay":"Conferences","mlTime":"PT0.059042S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117773,"references":[{"order":"1","text":"L. Anttila, M. Valkama, and M. Renfors, \"Frequency-selective I/Q mismatch calibration of wideband direct-conversion transmitters,\" Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 55, no. 4, pp. 359-363, April 2008.","title":"Frequency-selective I/Q mismatch calibration of wideband direct-conversion transmitters","context":[{"sec":"sec1","text":" However, its performance is seriously limited by I/Q-imbalance, which causes mirror-frequency interference [1].","part":"1"},{"sec":"sec1","text":" Recently, some efforts have been made to include the influence of frequency-dependent I/Q-imbalance in the system calibration or signal equalization [1], [5]\u2013[8].","part":"1"},{"sec":"sec1","text":" Compared to [1], [5], our proposed estimation scheme requires lower computational effort.","part":"1"},{"sec":"sec1","text":" By exploiting the symmetry of the Tx and the Rx structures, the Tx feedback-loop suggested by [1], [8] is avoided.","part":"1"},{"sec":"sec1","text":" Finally, instead of time domain signal processing as in [1], [4], [5], the parameter estimation and the signal equalization are carried out in frequency domain to achieve lower implementation complexity.","part":"1"},{"sec":"sec6","text":" The Image Rejection Ratios (IRR see [1], [5]) of the system in three cases were compared: no calibraion, only MOD/DMOD calibration and the proposed calibration in this paper.","part":"1"}],"links":{"documentLink":"/document/4476448","pdfSize":"326KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Valkama, M. Renfors, and V. Koivunen, \"Advanced methods for I/Q imbalance compensation in communication receivers,\" Signal Processing, IEEE Transactions on, vol. 49, no. 10, pp. 2335-2344, Oct 2001.","title":"Advanced methods for I/Q imbalance compensation in communication receivers","context":[{"sec":"sec1","text":"Various calibration and compensation methods have been presented for frequency-independent I/Q-imbalance [2]\u2013[4].","part":"1"}],"links":{"documentLink":"/document/950789","pdfSize":"238KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Windisch and G. Fettweis, \"Standard-independent I/Q imbalance compensation in ofdm direct-conversion receivers.\" Dresden, Germany: Proc. 9th Intl. OFDM Workshop (InOWo), September 2004, pp. 57-61.","title":"Standard-independent I/Q imbalance compensation in ofdm direct-conversion receivers","context":[{"sec":"sec1","text":"Various calibration and compensation methods have been presented for frequency-independent I/Q-imbalance [2]\u2013[3][4].","part":"1"},{"sec":"sec6","text":" The amplitude and phase imbalance of the MOD/DMOD are about 2% and 2\u00b0 as in [3], respectively.","part":"1"}],"links":{"documentLink":"/document/4301360","pdfSize":"301KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Kortke, \"Analysis and calibration of linear microstrip-patch- antenna-arrays,\" Ph.D. dissertation, Berlin University of Technology, 2006.","title":"Analysis and calibration of linear microstrip-patch- antenna-arrays,","context":[{"sec":"sec1","text":"Various calibration and compensation methods have been presented for frequency-independent I/Q-imbalance [2]\u2013[4].","part":"1"},{"sec":"sec1","text":" Finally, instead of time domain signal processing as in [1], [4], [5], the parameter estimation and the signal equalization are carried out in frequency domain to achieve lower implementation complexity.","part":"1"},{"sec":"sec1","text":" Section III briefly reviews the separate MOD/DMOD calibration in [4].","part":"1"},{"sec":"sec3","text":" However, in most of the literature, the MOD- and DMOD-imbalance are treated jointly, except in [4], where an efficient separate calibration technique for the MOD and DMOD was proposed.","part":"1"},{"sec":"sec3","text":"It was shown in [4] that the MOD/DMOD imbalance can be represented by the equivalent BB models shown in Fig. 3.","part":"1"},{"sec":"sec6","text":" Fortunnately, the technique in [4] provides very reliable MOD/DMOD imbalance estimates and thus enables good calibration performance.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"M. Valkama, M. Renfors, and V. Koivunen, \"Compensation of frequency-selective I/Q imbalances in wideband receivers: models and algorithms,\" SPAWC '01, 2001 IEEE, pp. 42-45, 2001.","title":"Compensation of frequency-selective I/Q imbalances in wideband receivers: Models and algorithms","context":[{"sec":"sec1","text":" Recently, some efforts have been made to include the influence of frequency-dependent I/Q-imbalance in the system calibration or signal equalization [1], [5]\u2013[8].","part":"1"},{"sec":"sec1","text":" Compared to [1], [5], our proposed estimation scheme requires lower computational effort.","part":"1"},{"sec":"sec1","text":" Finally, instead of time domain signal processing as in [1], [4], [5], the parameter estimation and the signal equalization are carried out in frequency domain to achieve lower implementation complexity.","part":"1"},{"sec":"sec6","text":" The Image Rejection Ratios (IRR see [1], [5]) of the system in three cases were compared: no calibraion, only MOD/DMOD calibration and the proposed calibration in this paper.","part":"1"}],"links":{"documentLink":"/document/923837","pdfSize":"406KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"E. Lopez-Estraviz, S. De Rore, F. Horlin, and L. Van der Perre, \"Optimal training sequences for joint channel and frequency-dependent IQ imbalance estimation in OFDM-based receivers,\" Communications, 2006. ICC '06. IEEE International Conference on, vol. 10, pp. 4595-4600, June 2006.","title":"Optimal training sequences for joint channel and frequency-dependent IQ imbalance estimation in OFDM-based receivers","context":[{"sec":"sec1","text":" Recently, some efforts have been made to include the influence of frequency-dependent I/Q-imbalance in the system calibration or signal equalization [1], [5]\u2013[6][8].","part":"1"},{"sec":"sec1","text":" Thus, the estimation needs only to be repeated with a relatively long time interval, whereas the schemes in [6], [7] require parameter estimation for each communication signal frame.","part":"1"}],"links":{"documentLink":"/document/4024762","pdfSize":"157KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"E. Lopez-Estraviz, S. De Rore, F. Horlin, and A. Bourdoux, \"Pilot design for joint channel and frequency-dependent transmit/receive IQ imbalance estimation and compensation in OFDM-based transceivers,\" ICC '07. IEEE International Conference on, pp. 4861-4866, June 2007.","title":"Pilot design for joint channel and frequency-dependent transmit/receive IQ imbalance estimation and compensation in OFDM-based transceivers","context":[{"sec":"sec1","text":" Recently, some efforts have been made to include the influence of frequency-dependent I/Q-imbalance in the system calibration or signal equalization [1], [5]\u2013[7][8].","part":"1"},{"sec":"sec1","text":" Thus, the estimation needs only to be repeated with a relatively long time interval, whereas the schemes in [6], [7] require parameter estimation for each communication signal frame.","part":"1"}],"links":{"documentLink":"/document/4289473","pdfSize":"248KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Y. Zou, M. Valkama, and M. Renfors, \"Pilot-based compensation of frequency-selective I/Q imbalances in direct-conversion OFDM transmitters,\" Vehicular Technology Conference, 2008. VTC 2008-Fall. IEEE 68th, pp. 1-5, Sept. 2008.","title":"Pilot-based compensation of frequency-selective I/Q imbalances in direct-conversion OFDM transmitters","context":[{"sec":"sec1","text":" Recently, some efforts have been made to include the influence of frequency-dependent I/Q-imbalance in the system calibration or signal equalization [1], [5]\u2013[8].","part":"1"},{"sec":"sec1","text":" By exploiting the symmetry of the Tx and the Rx structures, the Tx feedback-loop suggested by [1], [8] is avoided.","part":"1"}],"links":{"documentLink":"/document/4657060","pdfSize":"280KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. V. Oppenheim and R. W. Schafer, Digital Signal Processing. Prentice-Hall International Editions, 1975.","title":"Digital Signal Processing","context":[{"sec":"sec4","text":" According to the properties of DFT (see [9]), \\$s[n]\\$ is real valued.","part":"1"},{"sec":"sec5","text":" Fortunately, since \\$x_{{\\rm re}}[n]\\$ and \\$x_{{\\rm im}}[n]\\$ are real valued, their DFTs, \\$x^{Re}[k]\\$ and \\$X^{lm}[k]\\$, respectively, are conjugate symmetrical complex functions and can be extracted from \\$X[k]\\$ as follows (see [9]):\n.","part":"1"}],"refType":"biblio","id":"ref9"}],"articleNumber":"5117773","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Efficient self-calibration of frequency-dependent I/Q-imbalance in direct-conversion OFDM transceivers","publisher":"IEEE","htmlAbstractLink":"/document/5117773/","displayDocTitle":"Efficient self-calibration of frequency-dependent I/Q-imbalance in direct-conversion OFDM transceivers","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117773/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117773","openAccessFlag":"F","title":"Efficient self-calibration of frequency-dependent I/Q-imbalance in direct-conversion OFDM transceivers","contentTypeDisplay":"Conferences","mlTime":"PT0.219459S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117774,"references":[{"order":"1","text":"M. Brandolini et al.: \"Toward Multi-standard Mobile Terminals - Fully Integrated Receivers Requirements and Architectures\". IEEE Trans. On Microwave Theory and Techniques, pp. 1026-1038, March 2005.","title":"Toward Multi-standard Mobile Terminals - Fully Integrated Receivers Requirements and Architectures","context":[{"sec":"sec1","text":"The majority of reported multi-standard Radio-Frequency (RF) receivers use a single down-conversion scheme as conceptually depicted in Fig. 1 [1] [2].","part":"1"},{"sec":"sec1","text":" Moreover, the most common situation is that, in order to cope with the requirements of the different standards, separate (switchable) RF front-end paths (normally one per standard) are used whereas a single, digitally-programmed baseband section -from the mixer to the Analog-to-Digital Converter (ADC) - is shared by all standards [1].","part":"1"},{"sec":"sec1","text":" Although there has been some approaches to implement the architecture in Fig. 2 [3] [4], the integration of increasingly complex RF parts imposes a number of challenges and trade-offs that makes their design a key issue to guarantee the quality of service and we are still far from applying this scheme to 4th-Generation (4G) wireless systems [1].","part":"1"},{"sec":"sec1","text":" This problem is aggravated in the case of multi-standard applications, in which LNAs must operate over different frequency ranges, whereas keeping reduced number of passives to increase the integration [1]\u2013[4].","part":"1"}],"links":{"documentLink":"/document/1406308","pdfSize":"834KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"P. Mak et al.: \"Transceiver Architecture Selection: Review, State-of-the-Art Survey and Case Study\". IEEE Circuits and Systems Magazine, pp. 6-25, Second Quarter 2007.","title":"Transceiver Architecture Selection: Review, State-of-the-Art Survey and Case Study","context":[{"sec":"sec1","text":"The majority of reported multi-standard Radio-Frequency (RF) receivers use a single down-conversion scheme as conceptually depicted in Fig. 1 [1] [2].","part":"1"},{"sec":"sec1","text":"However, the trend is towards a maximum hardware reuse, by making as many transceiver building-blocks as possible digitally programmable and reconfigurable [2].","part":"1"},{"sec":"sec1","text":" This problem is aggravated in the case of multi-standard applications, in which LNAs must operate over different frequency ranges, whereas keeping reduced number of passives to increase the integration [1]\u2013[2][4].","part":"1"}],"links":{"documentLink":"/document/4299439","pdfSize":"1969KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"H. Darabi et al.: \"A Dual-Mode 802.11b/Bluetooth Radio in 0.35 ?m CMOS\". Proc. of the IEEE International Solid-State Circuits Conference (ISSCC), pp. 86-87, Feb. 2004.","title":"A Dual-Mode 802.11b/Bluetooth Radio in 0.35 ?m CMOS","context":[{"sec":"sec1","text":" Although there has been some approaches to implement the architecture in Fig. 2 [3] [4], the integration of increasingly complex RF parts imposes a number of challenges and trade-offs that makes their design a key issue to guarantee the quality of service and we are still far from applying this scheme to 4th-Generation (4G) wireless systems [1].","part":"1"},{"sec":"sec1","text":" This problem is aggravated in the case of multi-standard applications, in which LNAs must operate over different frequency ranges, whereas keeping reduced number of passives to increase the integration [1]\u2013[3][4].","part":"1"}],"links":{"documentLink":"/document/1408090","pdfSize":"1133KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Y.J. Jung et al.: \"A Dual-Mode Direct-Conversion CMOS Transceiver for Bluetooth and 802.11b\". Proc. of the European Solid-State Circuits Conference (ESSCIRC), pp. 225-228, Sept. 2003.","title":"A Dual-Mode Direct-Conversion CMOS Transceiver for Bluetooth and 802.11b","context":[{"sec":"sec1","text":" Although there has been some approaches to implement the architecture in Fig. 2 [3] [4], the integration of increasingly complex RF parts imposes a number of challenges and trade-offs that makes their design a key issue to guarantee the quality of service and we are still far from applying this scheme to 4th-Generation (4G) wireless systems [1].","part":"1"},{"sec":"sec1","text":" This problem is aggravated in the case of multi-standard applications, in which LNAs must operate over different frequency ranges, whereas keeping reduced number of passives to increase the integration [1]\u2013[4].","part":"1"}],"links":{"documentLink":"/document/1257113","pdfSize":"447KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"H. Hashemi and A. Hajimiri: \"Concurrent Multiband Low-Noise Amplifiers - Theory, Design, and Applications.\" IEEE Trans. on Microwave Theory and Techniques, pp. 288-301, January 2002.","title":"Concurrent Multiband Low-Noise Amplifiers - Theory, Design, and Applications","context":[{"sec":"sec1","text":" In order to solve the above-mentioned problems, several multi-standard LNAs have been reported in literature [5]\u2013[12].","part":"1"},{"sec":"sec2","text":"The above limitations can be partially solved by using concurrent multi-band LNAs [5] [11], as illustrated in Fig. 3(b), which allows a simultaneous reception of multiple signal bands without using switches.","part":"1"}],"links":{"documentLink":"/document/981282","pdfSize":"284KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"V. Vidojkovic et al.: \"Fully-Integrated DECT/Bluetooth Multi-band LNA in 0.18\u03bcm CMOS\". Proc. of the 2004 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 565-568.","title":"Fully-Integrated DECT/Bluetooth Multi-band LNA in 0.18\u03bcm CMOS","context":[{"sec":"sec1","text":" In order to solve the above-mentioned problems, several multi-standard LNAs have been reported in literature [5]\u2013[6][12].","part":"1"},{"sec":"sec2","text":"Most reported multi-standard CMOS LNAs are based on the use of a switchable passive network, as shown in Fig. 3(a), to select the resonance frequency, thus preserving immunity to out-of-band interferers, although only one signal band is received at one time [6]\u2013[8].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"C.S. Wang et al.: \"A Multi-Band Multi-Standard RF Front-End For IEEE 802.16a and IEEE 802.11 a/b/g Applications\". Proc. of the 2005 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 3974-3977.","title":"A Multi-Band Multi-Standard RF Front-End For IEEE 802.16a and IEEE 802.11 a/b/g Applications","context":[{"sec":"sec1","text":" In order to solve the above-mentioned problems, several multi-standard LNAs have been reported in literature [5]\u2013[7][12].","part":"1"},{"sec":"sec2","text":"Most reported multi-standard CMOS LNAs are based on the use of a switchable passive network, as shown in Fig. 3(a), to select the resonance frequency, thus preserving immunity to out-of-band interferers, although only one signal band is received at one time [6]\u2013[7][8].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"Y. Koolivand et al.: \"A New Technique for Design CMOS LNA for Multi-Standard Receivers\". Proc. of the 2005 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 3231-3234.","title":"A New Technique for Design CMOS LNA for Multi-Standard Receivers","context":[{"sec":"sec1","text":" In order to solve the above-mentioned problems, several multi-standard LNAs have been reported in literature [5]\u2013[8][12].","part":"1"},{"sec":"sec2","text":"Most reported multi-standard CMOS LNAs are based on the use of a switchable passive network, as shown in Fig. 3(a), to select the resonance frequency, thus preserving immunity to out-of-band interferers, although only one signal band is received at one time [6]\u2013[8].","part":"1"}],"links":{"documentLink":"/document/1465316","pdfSize":"310KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. Liscidini et al.: \"A 0.13\u03bcm CMOS Front-End, for DCS1800/UMTS/802.11b-g With Multiband Positive Feedback Low-Noise Amplifier\". IEEE J. of Solid-State Circuits, pp. 981-989, April 2006.","title":"A 0.13\u03bcm CMOS Front-End, for DCS1800/UMTS/802.11b-g With Multiband Positive Feedback Low-Noise Amplifier","context":[{"sec":"sec1","text":" In order to solve the above-mentioned problems, several multi-standard LNAs have been reported in literature [5]\u2013[9][12].","part":"1"},{"sec":"sec3","text":" These requirements were extracted from a number of previously reported RF receivers [9] [13] [14].","part":"1"}],"links":{"documentLink":"/document/1610642","pdfSize":"1137KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J. H.C. Zhang and S.S. Taylor: \"A 5GHz resistive-Feedback CMOS LNA for Low-Cost Multi-Standard Applications\". Proc. of the 2006 Int. Solid-State Circuits Conference (ISSCC), pp. 721-730.","title":"A 5GHz resistive-Feedback CMOS LNA for Low-Cost Multi-Standard Applications","context":[{"sec":"sec1","text":" In order to solve the above-mentioned problems, several multi-standard LNAs have been reported in literature [5]\u2013[10][12].","part":"1"},{"sec":"sec2","text":" This fact has motivated exploring other techniques, like the use of wideband resistive-feedback topologies [10] - shown in Fig. 3(c) - that can achieve good performance in a wide signal bandwidth without using inductors [12], usually at the price of increasing noise.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"C.W. Ang et al.: \"A Multi-band CMOS Low Noise Amplifier for Multi-Standard Wireless Receivers\". Proc. of the 2007 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 2802-2805.","title":"A Multi-band CMOS Low Noise Amplifier for Multi-Standard Wireless Receivers","context":[{"sec":"sec1","text":" In order to solve the above-mentioned problems, several multi-standard LNAs have been reported in literature [5]\u2013[11][12].","part":"1"},{"sec":"sec2","text":"The above limitations can be partially solved by using concurrent multi-band LNAs [5] [11], as illustrated in Fig. 3(b), which allows a simultaneous reception of multiple signal bands without using switches.","part":"1"}],"links":{"documentLink":"/document/4253260","pdfSize":"405KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"M. Vidojkovic et al.: \"A Broadband, Inductorless LNA for Multi-Standard Applications\". Proc. of the 2007 IEEE European Conference on Circuit Theory and Design (ECCTD), pp. 260-263.","title":"A Broadband, Inductorless LNA for Multi-Standard Applications","context":[{"sec":"sec1","text":" In order to solve the above-mentioned problems, several multi-standard LNAs have been reported in literature [5]\u2013[12].","part":"1"},{"sec":"sec2","text":" This fact has motivated exploring other techniques, like the use of wideband resistive-feedback topologies [10] - shown in Fig. 3(c) - that can achieve good performance in a wide signal bandwidth without using inductors [12], usually at the price of increasing noise.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"J.A.M Jarvinen et al.: \"2.4-GHz receiver for sensor applications\", IEEE J. of Solid-State Circuits, vol. 40, pp.1426-1433, July 2005.","title":"2.4-GHz receiver for sensor applications","context":[{"sec":"sec3","text":" These requirements were extracted from a number of previously reported RF receivers [9] [13] [14].","part":"1"}],"links":{"documentLink":"/document/1458985","pdfSize":"1032KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"P. Sivonen et al.: \"A 1.2-V RF front-end with on-chip VCO for PCS 1900 direct conversion receiver in 0.13\u03bcm CMOS\", IEEE J. of Solid-State Circuits, vol. 41, pp. 384-394, February 2006.","title":"A 1.2-V RF front-end with on-chip VCO for PCS 1900 direct conversion receiver in 0.13\u03bcm CMOS","context":[{"sec":"sec3","text":" These requirements were extracted from a number of previously reported RF receivers [9] [13] [14].","part":"1"}],"links":{"documentLink":"/document/1583802","pdfSize":"700KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"D. Linten et al.: \"A 5-GHz Fully Integrated ESD-Protected Low-Noise Amplifier in 90-nm RF CMOS\". IEEE J. of Solid-State Circuits, vol. 40, pp. 1434-1442, July 2005.","title":"A 5-GHz Fully Integrated ESD-Protected Low-Noise Amplifier in 90-nm RF CMOS","context":[{"sec":"sec4","text":" Those ones marked with' correspond to ICs showing experimental performance., by using the following Figures Of Merit (FOM) [15]:\n where \\$f_{c}\\$ is the operating frequency of the LNA.","part":"1"}],"links":{"documentLink":"/document/1458986","pdfSize":"1156KB"},"refType":"biblio","id":"ref15"}],"articleNumber":"5117774","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Adaptive CMOS LNAs for beyond-3G RF receivers - A multi-standard GSM/WCDMA/BT/WLAN case study","publisher":"IEEE","htmlAbstractLink":"/document/5117774/","displayDocTitle":"Adaptive CMOS LNAs for beyond-3G RF receivers - A multi-standard GSM/WCDMA/BT/WLAN case study","isConference":true,"htmlLink":"/document/5117774/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117774","openAccessFlag":"F","title":"Adaptive CMOS LNAs for beyond-3G RF receivers - A multi-standard GSM/WCDMA/BT/WLAN case study","contentTypeDisplay":"Conferences","mlTime":"PT0.454838S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117779,"references":[{"order":"1","text":"N. S. Szabo and R. I. Tanaka, Residue arithmetic and its applications to computer technology. New York : McGraw Hill, 1967.","title":"Residue arithmetic and its applications to computer technology","context":[{"sec":"sec1","text":"The residue number system (RNS) is a non-weighted number system which is capable of performing parallel carry free arithmetic [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"M. A. Sonderstrand et al., Residue number system arithmetic: Modern applications in digital signal processing, New York: IEEE Press, 1986.","title":"Residue number system arithmetic: Modern applications in digital signal processing","context":[{"sec":"sec1","text":" This inherent feature makes RNS highly suitable to achieve fast digital signal processing (DSP) applications [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"W. Wang, M. N. S. Swamy, M. O. Ahmad, and Y. Wang, \"A study of the residue-to-binary converters for the three-moduli sets,\" IEEE Trans.Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 2, pp. 235-243 , Feb. 2003.","title":"A study of the residue-to-binary converters for the three-moduli sets","context":[{"sec":"sec1","text":" In the past decade, many famous moduli sets are proposed in the literatures [3]\u2013[5].","part":"1"}],"links":{"documentLink":"/document/1183647","pdfSize":"710KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"B. Cao, C. H. Chang, T. Srikanthan, \"An Efficient Reverse Converter for the 4-Moduli Set (2-1, 2, 2 +1, 2+1) Based on the New Chinese Remainder Theorem,\" IEEE Trans. Circuits Syst. I, vol. 50, no. 10, pp. 1296-1303, Oct. 2003.","context":[{"sec":"sec1","text":" In the past decade, many famous moduli sets are proposed in the literatures [3]\u2013[4][5].","part":"1"},{"sec":"sec1","text":" The hardware design of the corresponding reverse converter for \\$M_{1}\\$ is also presented by Cao [4].","part":"1"},{"sec":"sec1","text":" The VLSI implementation results based on TSMC 0.13um CMOS design kit illustrate that the proposed reverse converter offers a more efficient reverse converter in terms of hardware cost, conversion delay and power consumption compared with the previously work [4].","part":"1"},{"sec":"sec2","text":" It revealed that the critical modulo \\$2^{2p}+1\\$ MAC delay for the proposed flexible moduli set is faster than critical modulo \\$2^{2n}+1\\$ MAC delay for \\$M_{1}\\$ with various DR requirements, where \\$n=\\lceil(w+1)/5\\rceil\\$ [4].","part":"1"},{"sec":"sec4","text":"As presented in [4], the final stage of modulo \\$2^{4p}-1\\$ adder can be implemented by two approaches so that all converter designs can be categorized into a Cost-Effective (CE) version and a High-Speed (HS) version.","part":"1"},{"sec":"sec4","text":" Fig. 3 illustrates that the proposed converters have significant less AD and DP and ADP products than [4] with respective to CE-version and HS-version designs.","part":"1"},{"sec":"sec4","text":"\n\nFig. 3\nAD, ADP, DP Trade-off savings against [4] for (a)CE, (b)HS\n\n\n\nFig. 4\nChip layout for the proposed 32-bit reverse RNS converter\n\n\n.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"A. A. Hiasat, \"VLSI Implementation of New Arithmetic Residue to Binary Decoders,\" IEEE Trans. VLSI, vol. 13, no. 1, pp. 153-158, Jan. 2005.","title":"VLSI Implementation of New Arithmetic Residue to Binary Decoders","context":[{"sec":"sec1","text":" In the past decade, many famous moduli sets are proposed in the literatures [3]\u2013[5].","part":"1"}],"links":{"documentLink":"/document/1386272","pdfSize":"234KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"R. Zimmermann, \"Efficient VLSI Implementation of modulo (2 \u00b11) addition and multiplication,\" in Proc. 14th IEEE Symp. Computer Arithmetic, Adelaide, Australia, Apr. 1999.","title":"Efficient VLSI Implementation of modulo (2 \u00b11) addition and multiplication","context":[{"sec":"sec2","text":" Since the multiply accumulate (MAC) is a basic arithmetic cell for constructing an RNS-based DSP system, the MAC delay is used to evaluate their RNS core speeds for determining the values of \\$p\\$ and \\$k\\$, In order to make a fair and accurate estimation for MAC delay, the efficient architecture design of modular MAC [6], [7], [8] is implemented for various p and k values.","part":"1"},{"sec":"sec2","text":" The TSMC 0.13um standard cell library is then used to modular MAC designs to formulate two delay functions of \\$D_{1}(p, k)= 0.2288\\\n\\lceil\\log_{2}(p+k) \\rceil+0.2906d(p+k)+\n0.623\\$ and \\$D_{2}(2p)=0.2288\\lceil\n\\log_{2}(2p)\\rceil +0.2906d(2p)+1.2768\\$ for modulo \\$2^{p+k}\\$ and modulo \\$2^{2p}+1\\$ MACs, where \\$d(p)\\$ indicates the depth of the Wallace tree [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"L. Kalamboukas, D. Nikolos, C. Efstathiou, H.T Vergos, and J. Kalamatianos, \"High-speed parallel-prefix modulo 2-1 adders,\" IEEE Trans. Computers, vol. 49, no. 7, pp. 673-680, July 2000.","title":"High-speed parallel-prefix modulo 2-1 adders","context":[{"sec":"sec2","text":" Since the multiply accumulate (MAC) is a basic arithmetic cell for constructing an RNS-based DSP system, the MAC delay is used to evaluate their RNS core speeds for determining the values of \\$p\\$ and \\$k\\$, In order to make a fair and accurate estimation for MAC delay, the efficient architecture design of modular MAC [6], [7], [8] is implemented for various p and k values.","part":"1"}],"links":{"documentLink":"/document/863036","pdfSize":"289KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"C. Efstathiou, H. T. Vergos and D. Nikolos \"Fast Parallel-Prefix Modulo 2+1 Adders,\" IEEE Trans. Computers, vol. 53, no. 9, pp. 1211-1216, Sept. 2004.","title":"Fast Parallel-Prefix Modulo 2+1 Adders","context":[{"sec":"sec2","text":" Since the multiply accumulate (MAC) is a basic arithmetic cell for constructing an RNS-based DSP system, the MAC delay is used to evaluate their RNS core speeds for determining the values of \\$p\\$ and \\$k\\$, In order to make a fair and accurate estimation for MAC delay, the efficient architecture design of modular MAC [6], [7], [8] is implemented for various p and k values.","part":"1"}],"links":{"documentLink":"/document/1315614","pdfSize":"580KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5117779","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Efficient VLSI design of a reverse RNS converter for new flexible 4-moduli set (2<sup>p+k</sup>, 2<sup>p</sup>+1, 2<sup>p</sup>\u22121, 2<sup>2p</sup>+1)","publisher":"IEEE","htmlAbstractLink":"/document/5117779/","displayDocTitle":"Efficient VLSI design of a reverse RNS converter for new flexible 4-moduli set (2<sup>p+k</sup>, 2<sup>p</sup>+1, 2<sup>p</sup>\u22121, 2<sup>2p</sup>+1)","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117779/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117779","openAccessFlag":"F","title":"Efficient VLSI design of a reverse RNS converter for new flexible 4-moduli set (2<sup>p+k</sup>, 2<sup>p</sup>+1, 2<sup>p</sup>\u22121, 2<sup>2p</sup>+1)","contentTypeDisplay":"Conferences","mlTime":"PT0.117551S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117781,"references":[{"order":"1","text":"M. F. Cowlishaw, \"Decimal Floating-Point: Algorism for Computers,\" 16th IEEE Symposium on Computer Arithmetic, pp. 104-111, Jun 2003.","title":"Decimal Floating-Point: Algorism for Computers","context":[{"sec":"sec1","text":"Nowadays, there are many commercial demands for DFP arithmetic operations such as financial analysis, tax calculation, phone billing, internet based applications, and e-commerce [1].","part":"1"}],"links":{"documentLink":"/document/1207666","pdfSize":"199KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"IEEE Standard 754-2008, \"IEEE Standard for Floating-Point Arithmetic,\" IEEE Computer Society, Aug, 2008.","context":[{"sec":"sec1","text":" Due to the significance of DFP arithmetic, the IEEE 754\u20132008 standard for floating-point arithmetic [2] includes it into the specifications.","part":"1"},{"sec":"sec1","text":" Moreover, the decimal logarithmic and antilogarithmic operation as a decimal arithmetic operation is defined in the new IEEE 754\u20132008 standard [2].","part":"1"},{"sec":"sec3e1","text":" Finally \\$W\\$[2] is obtained by subtracting \\$10^{2}\\times\\ln(1+e_{1}10^{-1})\\$ from 100\u00d7m in 10-digit CLA adder and \\$e_{2}\\$ is obtained by rounding \\$W\\$[2] to integer in Rounding logic.","part":"1"},{"sec":"sec3e1","text":" Finally, the exponential result \\$E\\$[2] of the first iteration is obtained by 10-digit CLA adder.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"E. M. Schwarz and J. S. Kapernick and M. F. Cowlishaw, \"Decimal Floating-Point Support on the IBM System z10 Processor,\" IBM Journal of Research and Development, Jan, 2009.","title":"Decimal Floating-Point Support on the IBM System z10 Processor","context":[{"sec":"sec1","text":" The decimal-encoded formats and arithmetic have been implemented in IBM system z10 processor [3].","part":"1"}],"links":{"documentLink":"/document/5388585","pdfSize":"162KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Pi\u0144eiro, \"Algorithms and Architectures for Elementary Function Computation,\" Ph.D Thesis, University of Santiago de Compostela, Jun 2003.","title":"Algorithms and Architectures for Elementary Function Computation,","context":[{"sec":"sec4","text":" Since there is no comparable decimal exponential converter, we compare the 7-digit decimal FXP exponential converter with a 24-bit radix-8 binary FXP exponential converter [4], because 1) they have similar dynamic range for the normalized coefficients \\$(2^{23} < 10^{7} < 2^{24})\\$; 2) they are implemented by same digit-recurrence algorithm with selection by rounding; and 3) the radix-10 is close to radix-8.","part":"1"},{"sec":"sec4","text":" Since the timing and area evaluation units in [4] are \\$\\tau\\$ and fa (\\$1\\tau\\$ =the delay of 1-bit full adder, 1fa=the area of 1-bit full adder), we use the same units to represent the delay and area of decimal FXP exponential converter in this paper2Note that the \\$\\tau\\$ and \\$fa\\$ are delay and area of 1-bit full adder (ADFULD4) in TMSC 0.18-um standard cell library [7].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Y. You, Y. Kim and J. Choi, \"Dynamic Decimal Adder Circuit Design by using the Carry Lookahead,\" IEEE Design and Diagnostics of Electronic Circuits and Systems, pp. 242-244, April 2006.","title":"Dynamic Decimal Adder Circuit Design by using the Carry Lookahead","context":[{"sec":"sec3e","text":" In the architecture, the 10-digit decimal CLA adder is implemented based on 1-digit decimal CLA adder described in literature [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"T. Lang and A. Nannarelli, \"A Radix-10 Combinational Multiplier,\" 40th Asilomar Conference on Signals, Systems and Computers, pp. 313-317, October 2006.","title":"A Radix-10 Combinational Multiplier","context":[{"sec":"sec3e","text":" The Constant Multiplier and Mult logic are implemented based on the literature [6].","part":"1"}],"links":{"documentLink":"/document/4176568","pdfSize":"262KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Virtual Silicon Technology Inc, \"Native-18 Standard Cell Library 0.18V TSMC Process,\" Sep 1999.","title":"Native-18 Standard Cell Library 0.18V TSMC Process","context":[{"sec":"fn2","text":"Note that the \\$\\tau\\$ and \\$fa\\$ are delay and area of 1-bit full adder (ADFULD4) in TMSC 0.18-um standard cell library [7].","type":"footnote"}],"refType":"biblio","id":"ref7"}],"articleNumber":"5117781","formulaStrippedArticleTitle":"A new decimal antilogarithmic converter","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5117781/","displayDocTitle":"A new decimal antilogarithmic converter","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5117781/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5117781","openAccessFlag":"F","title":"A new decimal antilogarithmic converter","contentTypeDisplay":"Conferences","mlTime":"PT0.079861S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117800,"references":[{"order":"1","text":"H.L. Garner, The residue Number System, IRE Trans. on Electronic Computers, pp. 140-147, 1959.","title":"The residue Number System","context":[{"sec":"sec1","text":"Residue Number System (RN S) [1], [2] is an integer number system with the capabilities to support parallel, carry-free addition, borrow-free subtraction and single step multiplication without partial product.","part":"1"}],"links":{"documentLink":"/document/5219515","pdfSize":"1286KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Szabo, N., and Tanaka, R., Residue arithmetic and its application to computer technology, McGraw-Hill, New York, 1967.","title":"Residue arithmetic and its application to computer technology","context":[{"sec":"sec1","text":"Residue Number System (RN S) [1], [2] is an integer number system with the capabilities to support parallel, carry-free addition, borrow-free subtraction and single step multiplication without partial product.","part":"1"},{"sec":"sec2","text":"The conversion from RNS to decimal using MRC can be formulated as follows [2]:.","part":"1"},{"sec":"sec2","text":"The improved MRC described in [14] requires a total of \\${n(n-1)\\over 2}\\$ subtractions just as in [2] but can reduce the arithmetic multiplications to \\$n-2\\$ instead of \\${n(n-1)\\over 2}\\$ required in [2] for computing the MRDs.","part":"1"},{"sec":"sec2","text":" The complexity of the MRC described in [2], [3]\u2013[6], and [14] either in terms of the number of arithmetic operations or in terms of the required number of look-up tables is in the order of \\$O(n^{2})\\$.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"N.B. Chakraborti, J.S. Soundararajan and A.L.N. Reddy, An implementation of mixed-radix conversion for residue number applications, IEEE Trans. Computers, Vol. C-35, Aug., 1986.","title":"An implementation of mixed-radix conversion for residue number applications","context":[{"sec":"sec1","text":"The work on residue to binary conversion is based on Chinese Remainder Theorem (CRT) [7]\u2013[9], [11], [15], [16] or on Mixed Radix Conversion (MRC) [3]\u2013[6], [10], [12], [14].","part":"1"},{"sec":"sec2","text":" Computation of the MRDs in a faster way based on look up tables has been described in [3]\u2013[6].","part":"1"},{"sec":"sec2","text":" The complexity of the MRC described in [2], [3]\u2013[6], and [14] either in terms of the number of arithmetic operations or in terms of the required number of look-up tables is in the order of \\$O(n^{2})\\$.","part":"1"},{"sec":"sec2","text":" The algorithm in [6] is reported to be better than that in [3] and [4].","part":"1"},{"sec":"sec4","text":" This constitutes a substantial improvement over the state of the art as the MRCs described in [3]\u2013[6], either in terms of the number of arithmetic operations or in terms of the required number of look-up tables, have asymptotic complexities in the order of \\$O(n^{2})\\$.","part":"1"}],"links":{"documentLink":"/document/1676829","pdfSize":"588KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"C.H. Huang, A fully parallel mixed-radix conversion algorithm for residue number applications, IEEE Trans. Computers, Vol. C-32, pp. 398-402, April, 1983.","title":"A fully parallel mixed-radix conversion algorithm for residue number applications","context":[{"sec":"sec1","text":"The work on residue to binary conversion is based on Chinese Remainder Theorem (CRT) [7]\u2013[9], [11], [15], [16] or on Mixed Radix Conversion (MRC) [3]\u2013[4][6], [10], [12], [14].","part":"1"},{"sec":"sec2","text":" Computation of the MRDs in a faster way based on look up tables has been described in [3]\u2013[4][6].","part":"1"},{"sec":"sec2","text":" The complexity of the MRC described in [2], [3]\u2013[4][6], and [14] either in terms of the number of arithmetic operations or in terms of the required number of look-up tables is in the order of \\$O(n^{2})\\$.","part":"1"},{"sec":"sec2","text":" The algorithm in [6] is reported to be better than that in [3] and [4].","part":"1"},{"sec":"sec4","text":" This constitutes a substantial improvement over the state of the art as the MRCs described in [3]\u2013[4][6], either in terms of the number of arithmetic operations or in terms of the required number of look-up tables, have asymptotic complexities in the order of \\$O(n^{2})\\$.","part":"1"}],"links":{"documentLink":"/document/1676242","pdfSize":"934KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"G.A. Jullien, Residue Number Scaling and other Operations using ROM arrays, IEEE Trans. Computers, Vol. C-27, pp. 325-336, April, 1978.","title":"Residue Number Scaling and other Operations using ROM arrays","context":[{"sec":"sec1","text":"The work on residue to binary conversion is based on Chinese Remainder Theorem (CRT) [7]\u2013[9], [11], [15], [16] or on Mixed Radix Conversion (MRC) [3]\u2013[5][6], [10], [12], [14].","part":"1"},{"sec":"sec2","text":" Computation of the MRDs in a faster way based on look up tables has been described in [3]\u2013[5][6].","part":"1"},{"sec":"sec2","text":" The complexity of the MRC described in [2], [3]\u2013[5][6], and [14] either in terms of the number of arithmetic operations or in terms of the required number of look-up tables is in the order of \\$O(n^{2})\\$.","part":"1"},{"sec":"sec4","text":" This constitutes a substantial improvement over the state of the art as the MRCs described in [3]\u2013[5][6], either in terms of the number of arithmetic operations or in terms of the required number of look-up tables, have asymptotic complexities in the order of \\$O(n^{2})\\$.","part":"1"}],"links":{"documentLink":"/document/1675105","pdfSize":"4117KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"D.F. Miller and W.S. McCormick, An arithmetic free parallel mixed-radix conversion algorithm, IEEE Trans. Circuits Syst. II Analog and Digital Signal Processing, Vol. 45, pp. 158-162, Jan., 1998.","title":"An arithmetic free parallel mixed-radix conversion algorithm","context":[{"sec":"sec1","text":"The work on residue to binary conversion is based on Chinese Remainder Theorem (CRT) [7]\u2013[9], [11], [15], [16] or on Mixed Radix Conversion (MRC) [3]\u2013[6], [10], [12], [14].","part":"1"},{"sec":"sec2","text":" Computation of the MRDs in a faster way based on look up tables has been described in [3]\u2013[6].","part":"1"},{"sec":"sec2","text":" The complexity of the MRC described in [2], [3]\u2013[6], and [14] either in terms of the number of arithmetic operations or in terms of the required number of look-up tables is in the order of \\$O(n^{2})\\$.","part":"1"},{"sec":"sec2","text":" The algorithm in [6] is reported to be better than that in [3] and [4].","part":"1"},{"sec":"sec2","text":" The algorithm presented in [6] is rather complex as it requires solving \\${n(n-1)\\over 2}\\$ linear Diophantine Equations (DE).","part":"1"},{"sec":"sec2","text":" The algorithm presented in this paper follows in a certain way the same assumptions and principles as [6] but without the need to solve any DE.","part":"1"},{"sec":"sec2","text":" Based on this observation and in a more simpler manner when compared to [6], we present in the next section a new method to compute the MR digits \\$a_{i}\\$ that exhibits more parallelism and entirely utilizes the modulo \\$-m_{i}\\$ ways in the RNS processor functional units.","part":"1"},{"sec":"sec4","text":" This constitutes a substantial improvement over the state of the art as the MRCs described in [3]\u2013[6], either in terms of the number of arithmetic operations or in terms of the required number of look-up tables, have asymptotic complexities in the order of \\$O(n^{2})\\$.","part":"1"}],"links":{"documentLink":"/document/659469","pdfSize":"152KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M.O. Ahmad, Y. Wang, M.N.S Swamy, Residue to Binary Converters for three moduli set, IEEE Trans. Circuits Syst. II,, Vol. 46, pp. 180-183, Feb., 1999.","title":"Residue to Binary Converters for three moduli set","context":[{"sec":"sec1","text":"The work on residue to binary conversion is based on Chinese Remainder Theorem (CRT) [7]\u2013[9], [11], [15], [16] or on Mixed Radix Conversion (MRC) [3]\u2013[6], [10], [12], [14].","part":"1"}],"links":{"documentLink":"/document/752949","pdfSize":"156KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"W. Wang, M.N.S. Swamy, M.O. Ahamad and Y. Wang: A high - Speed residue-to-binary converter and a Scheme for its VLSI Implementation. IEEE International Symposium on Circuits and Systems (ISCAS), pp. 330-333, 1999.","title":"A high - Speed residue-to-binary converter and a Scheme for its VLSI Implementation","context":[{"sec":"sec1","text":"The work on residue to binary conversion is based on Chinese Remainder Theorem (CRT) [7]\u2013[8][9], [11], [15], [16] or on Mixed Radix Conversion (MRC) [3]\u2013[6], [10], [12], [14].","part":"1"}],"links":{"documentLink":"/document/780162","pdfSize":"334KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"W. Wang, M.N.S. Swamy, and M.O. Ahmad, An Area-Time efficient residue-to-binary converter. 43rd IEEE MidWest Symp. On Circuits and Systems, Lansing MI, Aug.8-11,2000.","title":"An Area-Time efficient residue-to-binary converter","context":[{"sec":"sec1","text":"The work on residue to binary conversion is based on Chinese Remainder Theorem (CRT) [7]\u2013[9], [11], [15], [16] or on Mixed Radix Conversion (MRC) [3]\u2013[6], [10], [12], [14].","part":"1"}],"links":{"documentLink":"/document/952900","pdfSize":"375KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"H.M. Yassine, Fast Arithmetic based on Residue Number System Architectures. IEEE International Symposium on Circuits and Systems (ISCAS), Singapore, pp. 2947-2950, 1991.","title":"Fast Arithmetic based on Residue Number System Architectures","context":[{"sec":"sec1","text":"The work on residue to binary conversion is based on Chinese Remainder Theorem (CRT) [7]\u2013[9], [11], [15], [16] or on Mixed Radix Conversion (MRC) [3]\u2013[6], [10], [12], [14].","part":"1"}],"links":{"documentLink":"/document/176163","pdfSize":"266KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"A.A. Hiasat, Efficient Residue to Binary Converter. IEE Proceedings. Computers and Digital Techniques (IET Research Journals), Vol. 150, Issue 1, pp. 11-16, 2003.","title":"Efficient Residue to Binary Converter","context":[{"sec":"sec1","text":"The work on residue to binary conversion is based on Chinese Remainder Theorem (CRT) [7]\u2013[9], [11], [15], [16] or on Mixed Radix Conversion (MRC) [3]\u2013[6], [10], [12], [14].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cdt:20030060","pdfSize":"297KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"H.M. Yassine, Matrix Mixed-Radix Conversion For RNS Arithmetic Architectures. 34th Midwest Symposium on Circuits and Systems, pages 273-278,1992.","context":[{"sec":"sec1","text":"The work on residue to binary conversion is based on Chinese Remainder Theorem (CRT) [7]\u2013[9], [11], [15], [16] or on Mixed Radix Conversion (MRC) [3]\u2013[6], [10], [12], [14].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"W.Jenkins and B. Leon, The use of residue number systems in the design of finite impulse response digital filters. IEEE Transaction on Circuits and Systems, Vol.24, pp191-201, April, 1987.","title":"The use of residue number systems in the design of finite impulse response digital filters","context":[{"sec":"sec1","text":" These features enable RNS utilization in Digital Signal Processing (DSP) applications such as digital filtering, convolution, fast Fourier transform and image processing [13], [15].","part":"1"}],"links":{"documentLink":"/document/1084321","pdfSize":"1178KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"H.M. Yassine and W.R. Moore, Improved mixed-radix conversion for residue number architectures, IEE Proceedings-G, Vol. 138, No.1 pp. 120-124, Feb. 1991.","title":"Improved mixed-radix conversion for residue number architectures","context":[{"sec":"sec1","text":"The work on residue to binary conversion is based on Chinese Remainder Theorem (CRT) [7]\u2013[9], [11], [15], [16] or on Mixed Radix Conversion (MRC) [3]\u2013[6], [10], [12], [14].","part":"1"},{"sec":"sec1","text":" More in particular, when compared with the state of the art MRC in [14], our technique reduces the number of arithmetic operations by 5.26% and 38.64% for moduli set of length four and ten, respectively.","part":"1"},{"sec":"sec2","text":"The mixed radix digits can be computed as follows [14]:\n.","part":"1"},{"sec":"sec2","text":" One can easily deduce from Equation (2) and also in line with the discussion in [14] that a total of \\${n(n-1)\\over 2}\\$ arithmetic subtractions and multiplications are required.","part":"1"},{"sec":"sec2","text":"The improved MRC described in [14] requires a total of \\${n(n-1)\\over 2}\\$ subtractions just as in [2] but can reduce the arithmetic multiplications to \\$n-2\\$ instead of \\${n(n-1)\\over 2}\\$ required in [2] for computing the MRDs.","part":"1"},{"sec":"sec2","text":" The complexity of the MRC described in [2], [3]\u2013[6], and [14] either in terms of the number of arithmetic operations or in terms of the required number of look-up tables is in the order of \\$O(n^{2})\\$.","part":"1"},{"sec":"sec4","text":"In order to get a better estimate of the impact of our method in practice, we compute the number of required operations for the classic MRC, the method in [14] (MRC14), and our method (IMRC), for moduli sets of length of 3 to 10.","part":"1"},{"sec":"sec4","text":" The traditional MRC and the one in [14] respectively require \\${n(n-1)\\over 2}\\$ and \\$n-2\\$ multiplications with the same \\${n({n-1})\\over 2}\\$ additions for the computation of MRDs in addition to \\$n-1\\$ additions and \\$n-1\\$ multiplications required by Equation (1) to compute the decimal number.","part":"1"},{"sec":"sec4","text":" However, it should be noted that it is not in every case that the improved MRC in [14] reduces the arithmetic multiplications to \\$n-2\\$.","part":"1"},{"sec":"sec4","text":" We thus compare our proposal with this maximum arithmetic multiplication that can be provided by [14].","part":"1"},{"sec":"sec5","text":" More in particular, the utilization of our technique achieved 33.33% and 5.26% reductions with moduli sets of length four when compared with MRC and the improved MRC in [14],respectively.","part":"1"},{"sec":"sec5","text":" For moduli sets of length ten, our proposal achieved 66.67% and 38.64% reductions when compared with MRC and the improved MRC in [14], respectively.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-g-2.1991.0022","pdfSize":"409KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"K.A. Gbolagade and S.D. Cotofana,Residue Number System Operands to Decimal Conversion for 3-moduli sets, 51st Midwest Symposium on Circuits and Systems, Knoxville, USA, pp. 791-794, August, 2008.","title":"Residue Number System Operands to Decimal Conversion for 3-moduli sets","context":[{"sec":"sec1","text":" These features enable RNS utilization in Digital Signal Processing (DSP) applications such as digital filtering, convolution, fast Fourier transform and image processing [13], [15].","part":"1"},{"sec":"sec1","text":"The work on residue to binary conversion is based on Chinese Remainder Theorem (CRT) [7]\u2013[9], [11], [15], [16] or on Mixed Radix Conversion (MRC) [3]\u2013[6], [10], [12], [14].","part":"1"}],"links":{"documentLink":"/document/4616918","pdfSize":"386KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"K.A. Gbolagade and S.D. Cotofana,A Residue to Binary Converter for {2n + 2, 2n + 1, 2n} Moduli Set, 42nd Asilomar Conference on Circuits and Systems, California, USA, October 26-29, 2008 (to appear).","title":"A Residue to Binary Converter for {2n + 2, 2n + 1, 2n} Moduli Set","context":[{"sec":"sec1","text":" For successful application of RNS, data conversion must be very fast so that the conversion overhead doesn't nullify the RNS advantages [16].","part":"1"},{"sec":"sec1","text":"The work on residue to binary conversion is based on Chinese Remainder Theorem (CRT) [7]\u2013[9], [11], [15], [16] or on Mixed Radix Conversion (MRC) [3]\u2013[6], [10], [12], [14].","part":"1"}],"links":{"documentLink":"/document/5074734","pdfSize":"180KB"},"refType":"biblio","id":"ref16"}],"articleNumber":"5117800","formulaStrippedArticleTitle":"An O(n) Residue Number System to Mixed Radix Conversion technique","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5117800/","xploreDocumentType":"Conference Publication","htmlLink":"/document/5117800/","isStaticHtml":true,"isConference":true,"isDynamicHtml":true,"displayDocTitle":"An O(n) Residue Number System to Mixed Radix Conversion technique","articleId":"5117800","openAccessFlag":"F","title":"An O(n) Residue Number System to Mixed Radix Conversion technique","contentTypeDisplay":"Conferences","mlTime":"PT0.279681S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117803,"references":[{"order":"1","text":"M. Sawan, Y. Hu, and J. Coulombe, \"Wireless smart implants dedicated to multichannel monitoring and microstimulation,\" IEEE Circuits Syst. Mag., vol. 5, no. 1, pp. 21-39, 2005.","title":"Wireless smart implants dedicated to multichannel monitoring and microstimulation","context":[{"sec":"sec1","text":"Inductive links are the most commonly used method for remote powering of implantable devices [1]\u2013[4].","part":"1"}],"links":{"documentLink":"/document/1405898","pdfSize":"2300KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"G. A. Kendir, W. T. Liu, G. X. Wang, M. Sivaprakasam, R. Bashirullah, M. S. Humayun, and J. D. Weiland, \"An optimal design methodology for inductive power link with class-E amplifier,\" IEEE Trans. Circuits Syst. I, vol. 52, no. 5, pp. 857-866, 2005.","title":"An optimal design methodology for inductive power link with class-E amplifier","context":[{"sec":"sec1","text":"Inductive links are the most commonly used method for remote powering of implantable devices [1]\u2013[2][4].","part":"1"}],"links":{"documentLink":"/document/1427894","pdfSize":"967KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R. R. Harrison, \"Designing efficient inductive power links for implantable devices,\" in Proc. IEEE ISCAS'07, 2007, pp. 2080-2083.","title":"Designing efficient inductive power links for implantable devices","context":[{"sec":"sec1","text":"Inductive links are the most commonly used method for remote powering of implantable devices [1]\u2013[3][4].","part":"1"},{"sec":"sec1","text":"Previous studies have shown that the power efficiency of the inductive link can be increased by proper design of the geometry of the coils [3], [4].","part":"1"}],"links":{"documentLink":"/document/4253079","pdfSize":"309KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"K. M. Silay, C. Dehollain, and M. Declercq, \"Improvement of power efficiency of inductive links for implantable devices,\" in Proc. PRIME'08 Conf., 2008, pp. 229-232.","title":"Improvement of power efficiency of inductive links for implantable devices","context":[{"sec":"sec1","text":"Inductive links are the most commonly used method for remote powering of implantable devices [1]\u2013[4].","part":"1"},{"sec":"sec1","text":"Previous studies have shown that the power efficiency of the inductive link can be increased by proper design of the geometry of the coils [3], [4].","part":"1"},{"sec":"sec1","text":" The coils are designed by using the optimization procedure proposed in [4], for different load conditions.","part":"1"},{"sec":"sec2","text":"Fig. 1 shows the simplified model of a typical inductive link used for remote powering of the implantable devices [4].","part":"1"},{"sec":"sec2","text":" By following the analysis for calculating the power transfer function, as given in [4], and without making the narrowband approximation, it can be found that an optimum load condition exists which maximizes the power efficiency from the source to the load at the resonance frequency.","part":"1"},{"sec":"sec2","text":"Knowing that there is an optimum load condition for the power efficiency, the coils are designed by following a modified version of the optimization procedure introduced in [4].","part":"1"},{"sec":"sec2","text":" By using the approximate maximum efficiency given in [4] and inserting (3) to this equation, the power efficiency for optimum load can be approximated as:\n\nwhere, \\$Q_{1}^{\\prime} =\\omega L_{1}/(R_{s1}+R_{src})\\$.","part":"1"}],"links":{"documentLink":"/document/4595767","pdfSize":"475KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"V. Majidzadeh, A. Schmid, and Y. Leblebici, \"A fully on-chip LDO voltage regulator for remotely powered cortical implants,\" submitted to the 2009 VLSI Symposia, 2009.","title":"A fully on-chip LDO voltage regulator for remotely powered cortical implants","context":[{"sec":"sec3","text":" For proper operation of the regulator presented in [5], the output of the rectifier should always be larger than 2.1 V.","part":"1"}],"links":{"documentLink":"/document/5325969","pdfSize":"1255KB"},"refType":"biblio","id":"ref5"}],"articleNumber":"5117803","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Load optimization of an inductive power link for remote powering of biomedical implants","publisher":"IEEE","displayDocTitle":"Load optimization of an inductive power link for remote powering of biomedical implants","htmlAbstractLink":"/document/5117803/","isConference":true,"htmlLink":"/document/5117803/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117803","openAccessFlag":"F","title":"Load optimization of an inductive power link for remote powering of biomedical implants","contentTypeDisplay":"Conferences","mlTime":"PT0.079255S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117804,"references":[{"order":"1","text":"M. Sawan, Y. Hu, and J. Coulombe, \"Wireless smart implants dedicated to multichannel monitoring and microstimulation,\" Circuits and Systems Magazine, IEEE, vol. 5, no. 1, pp. 21-39, 2005.","title":"Wireless smart implants dedicated to multichannel monitoring and microstimulation","context":[{"sec":"sec1","text":"Polystim Neurotechnologies Laboratory's work has produced a high-speed transceiver using the binary phase shift keying (BPSK) modulation scheme that can be used for bidirectional transmission of information [1].","part":"1"}],"links":{"documentLink":"/document/1405898","pdfSize":"2300KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"R. O'Handley, J. Huang, D. Bono, and J. Simon, \"Improved wireless, transcutaneous power transmission for in vivo applications,\" Sensors Journal, IEEE, vol. 8, no. 1, pp. 57-62, Jan. 2008.","title":"Improved wireless, transcutaneous power transmission for in vivo applications","context":[{"sec":"sec2a","text":" This leaves us with a limited number of options, among which capacitive, magnetic, electromagnetic, optical and magneto-electric power transfer [2].","part":"1"}],"links":{"documentLink":"/document/4418370","pdfSize":"759KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Ghovanloo and S. Atluri, \"A wide-band power-efficient inductive wireless link for implantable microelectronic devices using multiple carriers,\" Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 54, no. 10, pp. 2211-2221, Oct. 2007.","title":"A wide-band power-efficient inductive wireless link for implantable microelectronic devices using multiple carriers","context":[{"sec":"sec2b","text":" This quantity is the coupling coefficient \\$k_{ij}\\$ [3].","part":"1"},{"sec":"sec2b","text":" Differentiation of \\$G(j\\omega_{0})\\$ with respect to \\$k\\$ provides the critical coupling coefficient \\$k_{crit}\\$ which maximizes gain [3].","part":"1"},{"sec":"sec3","text":"Within recent years, people have begun to push the downlink data rates above the 2.5 Mbps [3] threshold and are attempting to break the 10 Mbps barrier.","part":"1"},{"sec":"sec3","text":" Back telemetry, however, attracted much less the attention of researchers so far, until they introduced the possibility of using RF for this purpose [3], making their system an hybrid RF and dual band inductive link.","part":"1"},{"sec":"sec3","text":"Although [3], [5], [6] present the orthogonal geometry for their dual band inductive link, none have made an attempt at backtelemetry through a third inductive link.","part":"1"},{"sec":"sec4","text":" We present our numerical toolchain used to produce the results of this paper and then compare the orthogonal geometry [3] with our simple but convincing coplanar arrangement.","part":"1"}],"links":{"documentLink":"/document/4346666","pdfSize":"2376KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"R. Harrison, \"Designing efficient inductive power links for implantable devices,\" Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on, pp. 2080-2083, May 2007.","title":"Designing efficient inductive power links for implantable devices","context":[{"sec":"sec2b","text":" By definition, efficiency is the ratio of power consumed by the load to the power delivered by the source [4]:.","part":"1"}],"links":{"documentLink":"/document/4253079","pdfSize":"309KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"W. Liu, M. Sivaprakasam, G. Wang, M. Zhou, J. Granacki, J. Lacoss, and J. Wills, \"Implantable biomimetic microelectronic systems design,\" Engineering in Medicine and Biology Magazine, IEEE, vol. 24, no. 5, pp. 66-74, Sept.-Oct. 2005.","title":"Implantable biomimetic microelectronic systems design","context":[{"sec":"sec3","text":" Others are proposing dual band inductive links [5], [6], keeping LSK as a possible feedback path.","part":"1"},{"sec":"sec3","text":"Although [3], [5], [6] present the orthogonal geometry for their dual band inductive link, none have made an attempt at backtelemetry through a third inductive link.","part":"1"},{"sec":"sec3","text":" The coaxial geometry, which is a special case of the coplanar geometry where coils share a common centroid, is also presented by [5].","part":"1"}],"links":{"documentLink":"/document/1511502","pdfSize":"1399KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"L. Jung, P. Byrnes-Preston, R. Hessler, T. Lehmann, G. Suaning, and N. Lovell, \"A dual band wireless power and fsk data telemetry for biomedical implants,\" Engineering in Medicine and Biology Society, 2007. EMBS 2007. 29th Annual International Conference of the IEEE, pp. 6596-6599, Aug. 2007.","title":"A dual band wireless power and fsk data telemetry for biomedical implants","context":[{"sec":"sec3","text":" Others are proposing dual band inductive links [5], [6], keeping LSK as a possible feedback path.","part":"1"},{"sec":"sec3","text":"Although [3], [5], [6] present the orthogonal geometry for their dual band inductive link, none have made an attempt at backtelemetry through a third inductive link.","part":"1"}],"links":{"documentLink":"/document/4353871","pdfSize":"293KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"K. Silay, C. Dehollain, and M. Declercq, \"Improvement of power efficiency of inductive links for implantable devices,\" Research in Microelectronics and Electronics, 2008. PRIME 2008. Ph.D., pp. 229-232, 22 2008-April 25 2008.","title":"Improvement of power efficiency of inductive links for implantable devices","context":[{"sec":"sec4a","text":" Silay presents a methodology to improve efficiency of an inductive link with this process [7].","part":"1"}],"links":{"documentLink":"/document/4595767","pdfSize":"475KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"U.-M. Jow and M. Ghovanloo, \"Design and optimization of printed spiral coils for efficient inductive power transmission,\" Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International Conference on, pp. 70-73, Dec. 2007.","title":"Design and optimization of printed spiral coils for efficient inductive power transmission","context":[{"sec":"sec4c","text":" We made use of coplanar square coils as they are well documented and easier to fabricate on a number of substrates [8].","part":"1"}],"links":{"documentLink":"/document/4510933","pdfSize":"1617KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5117804","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Novel coils topology intended for biomedical implants with multiple carrier inductive link","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5117804/","htmlLink":"/document/5117804/","displayDocTitle":"Novel coils topology intended for biomedical implants with multiple carrier inductive link","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isConference":true,"articleId":"5117804","openAccessFlag":"F","title":"Novel coils topology intended for biomedical implants with multiple carrier inductive link","contentTypeDisplay":"Conferences","mlTime":"PT0.175974S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117806,"references":[{"order":"1","text":"M. Unser and A. Aldroubi, \"A review of wavelets in biomedical applications,' Proc. IEEE, vol. 84 no. 4, pp.626-638, april,1996.","title":"A review of wavelets in biomedical applications,","context":[{"sec":"sec1","text":"The wavelet transform (WT) is a useful tool for multi-resolution signal analysis and has been widely used in biomedical applications [1].","part":"1"}],"links":{"documentLink":"/document/488704","pdfSize":"1740KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"C. T. Huang, et al., \"Analysis and VLSI architecture for 1D and 2D discrete wavelet transform,\" IEEE Trans. Signal Processing, vol.53, pp.1575-1586, 2005.","title":"Analysis and VLSI architecture for 1D and 2D discrete wavelet transform","context":[{"sec":"sec1","text":" To perform the WT, software-based approaches combined with digital hardware have been employed [2] albeit at heavy computational cost and occupying a large chip area.","part":"1"}],"links":{"documentLink":"/document/1408205","pdfSize":"3047KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. A. P. Haddad, S. Bagga, and W. A. Serdijn, \"Log-domain wavelet bases,\" IEEE Trans. Cir. and Syst. I: Regular, vol. 52, no. 10, 2023-2032, Oct. 2005.","context":[{"sec":"sec1","text":"To meet the requirement for ultra low power real time signal processing, an analog wavelet filter (WF) performing the WT has been introduced employing the dynamic translinear or log domain circuit principle using bipolar transistors or MOSFETs in weak inversion [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"P. R. Agostinho, S. A. P. Haddad, J. A. De Lima and W. A. Serdijn, \"An ultra low power CMOS pA/V transconductor and its application to wavelet filters,\" Analog Integrated. Circuit and Signal Processing, DOI: 10.1007/s10470-008-9193-6","title":"An ultra low power CMOS pA/V transconductor and its application to wavelet filters","context":[{"sec":"sec1","text":"Trying to circumvent the pA current requirement, a \\$G_{m}\\hbox{-}C\\$ WF using very low gain triode MOS transconductors has been reported [4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s10470-008-9193-6"},"refType":"biblio","id":"ref4"},{"order":"5","text":"W. S. Zhao et al, \"Analogue VLSI implementation of wavelet transform based on switched current technology,\" Proc. ICWAPR, Beijing, China, 2007, pp. 1787-1791.","title":"Analogue VLSI implementation of wavelet transform based on switched current technology","context":[{"sec":"sec1","text":"Recently, a sampled data WF using the switched current (SI) technique has been reported [5].","part":"1"},{"sec":"sec1","text":" At first glance from [5], the aforementioned problems (tradeoff between capacitor size and bias current) seem to be elegantly solved, but unfortunately, for low voltage low power designs, SI circuits suffer from the imperfections of CMOS switches; driven by a low voltage clock amplitude, the on resistances of the switches are large and cause distortion [7].","part":"1"}],"links":{"documentLink":"/document/4421743","pdfSize":"416KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. B. Hughes, N. C. Bird, and I. C. Macbeth, \"Switched current: A new technique for analog sampled data signal processing,\" Proc. IEEE ISCAS, 1989, pp. 1584-1587.","title":"Switched current: A new technique for analog sampled data signal processing","context":[{"sec":"sec1","text":" As a SI circuit relies on matching rather than on the presence of linear elements, an SI WF is expected to fit into standard digital CMOS technology and to be precisely controlled by the clock sampling frequency only [6].","part":"1"}],"links":{"documentLink":"/document/100663","pdfSize":"267KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. M. de la Rosa, B. Perez-Verdu, and A. Rodriguez-Vazquez, Systematic Design of CMOS SI Bandpass Sigma-Delta Modulators for Digital Communication Chips, Ch..3, Kluwer Academic Publishers, 2004.","title":"Systematic Design of CMOS SI Bandpass Sigma-Delta Modulators for Digital Communication Chips","context":[{"sec":"sec1","text":" At first glance from [5], the aforementioned problems (tradeoff between capacitor size and bias current) seem to be elegantly solved, but unfortunately, for low voltage low power designs, SI circuits suffer from the imperfections of CMOS switches; driven by a low voltage clock amplitude, the on resistances of the switches are large and cause distortion [7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"O. Oliaei and P. Loumeau, \"Glitch reduction in 2 generation SI circuit,\" Electron. Lett., vol. 31, no. 8, 1995, pp. 597-598.","title":"Glitch reduction in 2 generation SI circuit","context":[{"sec":"sec1","text":" Furthermore, transient glitches are induced by the sudden change of operating voltages of the memory transistor [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19950437","pdfSize":"205KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"E.A. Vittoz and J. Fellrath, \"CMOS analog integrated circuits based on weak inversion operation,\"IEEE J. Solid-State Circuits, vol. 12, no. 3, pp. 224-231, 1977","title":"CMOS analog integrated circuits based on weak inversion operation","context":[{"sec":"sec1","text":" These requirements are very difficult to meet simultaneously in circuits operating at very low current densities [9].","part":"1"}],"links":{"documentLink":"/document/1050882","pdfSize":"1005KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"C. Sawigun and W. A. Serdijn, \"0.75V micro-power SI memory cell with CFT reduction,' Electron. Lett., vol. 44, no. 9, pp. 561-562, 2008.","title":"0.75V micro-power SI memory cell with CFT reduction","context":[{"sec":"sec1","text":" Furthermore, by the SGC topology itself, the switching error induced by the switch can be simply compensated by using the technique recently reported in [10].","part":"1"},{"sec":"sec3","text":" To reduce the switching error, the technique reported in [10] is applied to the SGC circuit, as shown in Fig. 3.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20080722","pdfSize":"124KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"A. J. Van der Veen, E. F. Deprettere, and A. L. Swindlehurst, \"Subspace-based signal analysis using singular value decomposition\", Proc. IEEE, vol. 81, PP 1277-1308, Sept. 1993.","title":"Subspace-based signal analysis using singular value decomposition","context":[{"sec":"sec1","text":"The conversion of a gauss1 impulse response in the time domain into a z-domain transfer function using the SVD approximation [11], in conjunction with the Schwarz form for state-space matrices [12], is presented in Section II.","part":"1"},{"sec":"sec2","text":" To perform the SVD approximation, (2) has to be put into the form of a Hankel (H) matrix [11], such that\n.","part":"1"}],"links":{"documentLink":"/document/237536","pdfSize":"3384KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"A. C. Antoulas and D. C. Sorensen, \"A new solution to the lyapunov equation\", Proc. CDC, Arizona, USA, 1999, pp. 2741.","title":"A new solution to the lyapunov equation","context":[{"sec":"sec1","text":"The conversion of a gauss1 impulse response in the time domain into a z-domain transfer function using the SVD approximation [11], in conjunction with the Schwarz form for state-space matrices [12], is presented in Section II.","part":"1"},{"sec":"sec2","text":" To reduce the complexity of the filter topology, we convert the matrices into a Schwarz form [12] which yields a more compact filter structure as shown below.","part":"1"}],"links":{"documentLink":"/document/831345","pdfSize":"90KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"S.A.P.Haddad, Ultra low-power Biomedical signal processing, PhD Thesis, Delft University of Technology, 2006.","title":"Ultra low-power Biomedical signal processing","context":[],"refType":"biblio","id":"ref13"},{"order":"14","text":"J. Mahattanakul and C. Toumazou, \"Current-mode approaches for tunable bipolar transconductors and multipliers,\" Proc. ECCTD'97, pp. 955-958, Budapest, 1997.","title":"Current-mode approaches for tunable bipolar transconductors and multipliers","context":[{"sec":"sec3","text":"From (10), we can see that a current gain is obtained by a ratio of bias currents of identical transconductors A and B that can be either linear or nonlinear [14].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"K.Wawryn and A. Mazurek, \"Low Power Programmable Current Mode Circuits,\" Analog Integrated Circuits and Signal Processing, vol. 36, no. 1-2, July, 2003, pp.119-136.","title":"Low Power Programmable Current Mode Circuits","context":[{"sec":"sec3","text":" It should be noted here that the concept of a transconductor-based tuneable track-and-hold cell using linear transconductors has been previously reported under the name \u2018Switched Transconductor\u2019 circuit [15].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1023/A:1024466117857"},"refType":"biblio","id":"ref15"},{"order":"16","text":"P. M. Furth and A. G. Andreou, \"Linearised differential transconductor in subthreshold CMOS,\" Electron. Lett., vol. 31, no. 7, pp. 547-554,1995.","title":"Linearised differential transconductor in subthreshold CMOS","context":[{"sec":"sec3","text":" Biasing this circuit in weak inversion with a very low bias current \\$I_{B}\\$ (nA range), its voltage to current relationship, that complies with (10), can be found to be \\$I_{o}=I_{B}\\tanh(V_{{\\rm id}}/2nV_{T})\\$ where \\$n\\$ is the sub-threshold slope factor [16].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19950376","pdfSize":"301KB"},"refType":"biblio","id":"ref16"}],"articleNumber":"5117806","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Nanopower sampled data wavelet filter design using Switched Gain Cell technique","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"Nanopower sampled data wavelet filter design using Switched Gain Cell technique","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117806/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5117806/","articleId":"5117806","openAccessFlag":"F","title":"Nanopower sampled data wavelet filter design using Switched Gain Cell technique","contentTypeDisplay":"Conferences","mlTime":"PT0.17018S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117808,"references":[{"order":"1","text":"R. F. Kennedy and S. Nahavandi, \"A Low-cost Intelligent Gas Sensing Device for Military Applications,\" in Congress on Image and Signal Processing. vol. 4, 2008, pp. 3-8.","title":"A Low-cost Intelligent Gas Sensing Device for Military Applications","context":[{"sec":"sec1","text":"Gas identification systems are widely used in military, industry and medical applications [1]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/4566606","pdfSize":"600KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"L. Wang, I. Kolmanovsky, and J. Sun, \"On-Line Identification and Adaptation of LNT Models for Improved Emission Control in Lean Burn Automotive Engines,\" in American Control Conference, Chicago, 2000, pp. 1006-1010.","title":"On-Line Identification and Adaptation of LNT Models for Improved Emission Control in Lean Burn Automotive Engines","context":[{"sec":"sec1","text":"Gas identification systems are widely used in military, industry and medical applications [1]\u2013[2][3].","part":"1"}],"links":{"documentLink":"/document/876652","pdfSize":"507KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. W. Gardner, M. Craven, C. Dow, and E. L. Hines, \"The prediction of bacterial type and culture growth phase by an electronic nose with a multi-layer perception network,\" Meas. Sci. Technol., vol. 9, pp. 120-127, 1998.","title":"The prediction of bacterial type and culture growth phase by an electronic nose with a multi-layer perception network","context":[{"sec":"sec1","text":"Gas identification systems are widely used in military, industry and medical applications [1]\u2013[3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/0957-0233/9/1/016"},"refType":"biblio","id":"ref3"},{"order":"4","text":"W. Gopel and K. D. Schierbaum, \"SnO sensors: current status and future prospects,\" Sensors and Actuators B, vol. 26-27, pp. 1-12, 1995.","title":"SnO sensors: Current status and future prospects","context":[{"sec":"sec1","text":" However, their selectivity is known to be poor [4].","part":"1"},{"sec":"sec2","text":" This dependence can be modeled by the following power law [4]: .","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/0925-4005(94)01546-T"},"refType":"biblio","id":"ref4"},{"order":"5","text":"B. Guo, A. Bermak, P. Chan, and Y. Gui-Zhen, \"Characterization of Integrated Tin Oxide Gas Sensors With Metal Additives and Ion Implantations,\" Sensors Journal, IEEE, vol. 8, pp. 1397-1398, 2008.","title":"Characterization of Integrated Tin Oxide Gas Sensors With Metal Additives and Ion Implantations","context":[{"sec":"sec1","text":" Different metal catalyst can be used in each column while different dopants can be used in each row [5].","part":"1"}],"links":{"documentLink":"/document/4567518","pdfSize":"127KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Shi, A. Bermak, S. Chandrasekaran, A. MAmira, and S. Brahim-Belhouari, \"A Committee Machine Gas Identification System Based on Dynamically Reconfigurable FPGA,\" IEEE Sensors J., vol. 8, pp. 403-414, 2008.","title":"A Committee Machine Gas Identification System Based on Dynamically Reconfigurable FPGA","context":[{"sec":"sec1","text":"Nevertheless, the complexity of traditional classifiers used for gas identification such as K nearest neighbors (KNNs), multilayer perceptron (MLP), radial basis function (RBF), Gaussian mixture model (GMM) and probabilistic principal component analysis (PPCA) [6]\u2013[10] is too high to enable the development of a low cost, low power, single-chip gas identification system.","part":"1"}],"links":{"documentLink":"/document/4459728","pdfSize":"1242KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"R. Gutierrez-Osuna, \"Pattern Analysis for machine olfaction: A Review,\" IEEE Sensors J., vol. 2, pp. 189-202, 2002.","title":"Pattern Analysis for machine olfaction: A Review","context":[{"sec":"sec1","text":"Nevertheless, the complexity of traditional classifiers used for gas identification such as K nearest neighbors (KNNs), multilayer perceptron (MLP), radial basis function (RBF), Gaussian mixture model (GMM) and probabilistic principal component analysis (PPCA) [6]\u2013[7][10] is too high to enable the development of a low cost, low power, single-chip gas identification system.","part":"1"}],"links":{"documentLink":"/document/1021060","pdfSize":"400KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Pardo and G. Sberveglieri, \"Learning from data: A tutorial with emphasis on modern pattern recognition methods,\" IEEE Sensors J., vol. 2, pp. 189-202, 2002.","title":"Learning from data: A tutorial with emphasis on modern pattern recognition methods","context":[{"sec":"sec1","text":"Nevertheless, the complexity of traditional classifiers used for gas identification such as K nearest neighbors (KNNs), multilayer perceptron (MLP), radial basis function (RBF), Gaussian mixture model (GMM) and probabilistic principal component analysis (PPCA) [6]\u2013[8][10] is too high to enable the development of a low cost, low power, single-chip gas identification system.","part":"1"}],"links":{"documentLink":"/document/1021061","pdfSize":"328KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"C. M. Bishop, Neural Networks for Pattern Recognition. Oxford, U.K.: Clarendon Press, 1995.","title":"Neural Networks for Pattern Recognition","context":[{"sec":"sec1","text":"Nevertheless, the complexity of traditional classifiers used for gas identification such as K nearest neighbors (KNNs), multilayer perceptron (MLP), radial basis function (RBF), Gaussian mixture model (GMM) and probabilistic principal component analysis (PPCA) [6]\u2013[9][10] is too high to enable the development of a low cost, low power, single-chip gas identification system.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"D. M. Titterington, A. F. M. Smith, and U. E. Makov, Statistical Analysis of Finite Mixture Distributions. New York: Wiley, 1985.","title":"Statistical Analysis of Finite Mixture Distributions","context":[{"sec":"sec1","text":"Nevertheless, the complexity of traditional classifiers used for gas identification such as K nearest neighbors (KNNs), multilayer perceptron (MLP), radial basis function (RBF), Gaussian mixture model (GMM) and probabilistic principal component analysis (PPCA) [6]\u2013[10] is too high to enable the development of a low cost, low power, single-chip gas identification system.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"B. Guo, A. Bermak, M. Ambard, and D. Martinez, \"A 4x4 Logarithmic Spike Timing Encoding Scheme for Olfactory Sensor Applications,\" in Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on, 2007, pp. 3554-3557.","title":"A 4x4 Logarithmic Spike Timing Encoding Scheme for Olfactory Sensor Applications","context":[{"sec":"sec1","text":" To alleviate this obstacle, we have proposed a biologically-inspired spike timing encoding scheme for SnO2gas sensor array [11].","part":"1"},{"sec":"sec1","text":" In contrast to prior work [11], it exhibits insensitivity to drift in the sensor baseline resistance.","part":"1"},{"sec":"sec2","text":" In [11], we have utilized this property to identify the sensed gas regardless of the gas concentration.","part":"1"},{"sec":"sec4","text":" The correct detection rate of our scheme is 88% which is about 10% higher than [11].","part":"1"}],"links":{"documentLink":"/document/4253448","pdfSize":"872KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"J. Watson, K. Ihokura, and G. S. V. Coles, \"The tin dioxide gas sensor,\" Meas. Sci. Technol., vol. 4, pp. 711-719, 1993.","title":"The tin dioxide gas sensor","context":[{"sec":"sec2","text":" By comparing \\$R_{seni}\\$ and \\$R_{oi}\\$ the difference in performance of various sensors in the array is directly indicated [12].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/0957-0233/4/7/001"},"refType":"biblio","id":"ref12"}],"articleNumber":"5117808","formulaStrippedArticleTitle":"A robust spike-based gas identification technique for SnO<inf>2</inf> gas sensors","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","displayDocTitle":"A robust spike-based gas identification technique for SnO<inf>2</inf> gas sensors","htmlAbstractLink":"/document/5117808/","isConference":true,"htmlLink":"/document/5117808/","isStaticHtml":true,"isDynamicHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5117808","openAccessFlag":"F","title":"A robust spike-based gas identification technique for SnO<inf>2</inf> gas sensors","contentTypeDisplay":"Conferences","mlTime":"PT0.16137S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117818,"references":[{"order":"1","text":"K. Vishnu Vardhan, S. K. Mohammed, A. Chockalingam, and B. Sundar Rajan, \"A Low-Complexity Detector for Large MIMO Systems and Multicarrier CDMA Systems,\" IEEE JSAC, vol. 26, no. 3, pp. 473-485, Apr. 2008.","title":"A Low-Complexity Detector for Large MIMO Systems and Multicarrier CDMA Systems","context":[{"sec":"sec1","text":" In this paper we address an hardware implementation of the likelihood ascent search (LAS) receiver proposed in [1], for large MIMO systems, with tens of transmit and receive antennas.","part":"1"},{"sec":"sec1","text":" A more detailed description can be found in [1].","part":"1"}],"links":{"documentLink":"/document/4481372","pdfSize":"689KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. M. M. Taherzadeh and A. K. Khandani, \"LLL lattice-basis reduction achieves maximum diversity in mimo systems,\" in Proc. IEEE Intern. Symp. Inf. Theory (ISIT), Adelaide, Australia, Sept. 9-10, 2005.","title":"LLL lattice-basis reduction achieves maximum diversity in mimo systems","context":[{"sec":"sec1","text":" LLL reduction has been shown to allow a full diversity detection at the expense of a very high decoding complexity [2].","part":"1"}],"links":{"documentLink":"/document/1523552","pdfSize":"155KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"K. Vishnu Vardhan, S. K. Mohammed, A. Chockalingam, and B. Sundar Rajan, \"A low-complexity near-ML performance achieving algorithm for large MIMO detection,\" in Proc. IEEE Intern. Symp. Inf. Theory (ISIT), Toronto, Canada, July 6-11, 2008.","title":"A low-complexity near-ML performance achieving algorithm for large MIMO detection","context":[{"sec":"sec2","text":" Using a standard technique [3], we can transform our system into a double-dimensional real one\n where \\${\\bf y}, {\\bf x}, {\\bf n}\\$ are real vectors with \\$2n\\$ entries, \\${\\bf x}\\$ entries belong to M-PAM, i.e., \\${\\bf x}\\in(M\\hbox{-}{\\bf PAM})^{2n}\\$, and \\${\\bf H}\\$ is a \\$2n\\times 2n\\$ real channel matrix.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"Milos D. Ercegovac and Tomas Lang, Digital Arithmetic, Morgan Kaufmann Publishers, 2004.","title":"Digital Arithmetic","context":[{"sec":"sec3b1","text":" Since this is an integer division whose result can be expressed on a small number of bits, we can use a simple fixed-point non-restoring binary division [4].","part":"1"}],"refType":"biblio","id":"ref4"}],"articleNumber":"5117818","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Hardware implementation of a low-complexity detector for large MIMO","publisher":"IEEE","htmlAbstractLink":"/document/5117818/","displayDocTitle":"Hardware implementation of a low-complexity detector for large MIMO","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117818/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117818","openAccessFlag":"F","title":"Hardware implementation of a low-complexity detector for large MIMO","contentTypeDisplay":"Conferences","mlTime":"PT0.106068S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117819,"references":[{"order":"1","text":"P. Bouvet, M. Helard, J. Le Masson, and C. Langlais, \"Iterative receivers for linear precoded MIMO system,\" in 4th Int. Symposium on turbo codes and related topics, Munich, Germany, Apr 2006.","title":"Iterative receivers for linear precoded MIMO system","context":[{"sec":"sec1","text":" We will focus on one of them that deals with the association of linear precoding and spatial multiplexing [1].","part":"1"},{"sec":"sec2","text":" More information can be found in [1][7][8].","part":"1"}],"links":{"documentLink":"/document/1371655","pdfSize":"475KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"C. Berrou, A. Glavieux, and P. Thitimajshima, \"Near Shannon limit error-correcting coding and decoding: Turbo-codes(I),\" ICC'93, Geneva, vol. 2, pp. 1064-1070, May 1993.","title":"Near Shannon limit error-correcting coding and decoding: Turbo-codes(I)","context":[{"sec":"sec1","text":" The presence of Forward Error Correcting (FEC) code in most of standardized systems allows the designer to take advantage of channel decoding by carrying out the turbo principle [2].","part":"1"}],"links":{"documentLink":"/document/397441","pdfSize":"580KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Douillard, M. J\u00e9z\u00e9quel, C. Berrou, P. Dider, and A. Picart, \"Iterative correction of intersymbol interference : turbo-equalization,\" European Trans. on Telecomm., vol. 6, no. 5, pp. 507-512, Sep 1995.","title":"Iterative correction of intersymbol interference : Turbo-equalization","context":[{"sec":"sec1","text":" In the context of transmission systems with interference, such an iterative receiver, known as turbo equalizer or turbo detector [3], achieves remarkable gains in BER performance, compared with a non iterative scheme.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/ett.4460060506"},"refType":"biblio","id":"ref3"},{"order":"4","text":"L. Boher, R. Rabineau, and M. Helard, \"Analysis of CORDIC-based triangularization for MIMO MMSE filtering,\" ISCAS'08, pp. 948-951, May 2008.","title":"Analysis of CORDIC-based triangularization for MIMO MMSE filtering","context":[{"sec":"sec1","text":" Numerous studies have been dedicated to the hardware implementation of minimum mean square error (MMSE) MIMO detector, and in particular to the design of the matrix inversion [4] [5].","part":"1"}],"links":{"documentLink":"/document/4541576","pdfSize":"301KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"F. Edman and V. \u00d6wall, \"A scalable pipelined complex valued matrix inversion architecture,\" in ISCAS'05, 2005, pp. 4489-4492.","title":"A scalable pipelined complex valued matrix inversion architecture","context":[{"sec":"sec1","text":" Numerous studies have been dedicated to the hardware implementation of minimum mean square error (MMSE) MIMO detector, and in particular to the design of the matrix inversion [4] [5].","part":"1"}],"links":{"documentLink":"/document/1465629","pdfSize":"205KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"L. Boher, R. Rabineau, and M. Helard, \"FPGA Implementation of an Iterative Receiver for MIMO-OFDM Systems,\" IEEE Journal on Selected Areas in Comm., vol. 26, no. 6, pp. 857-866, Aug 2008.","title":"FPGA Implementation of an Iterative Receiver for MIMO-OFDM Systems","context":[{"sec":"sec1","text":" Recently the first complete architecture of a turbo receiver dedicated to the space time bit interleaved coded modulation (ST-BICM) for MIMO systems has been proposed [6].","part":"1"}],"links":{"documentLink":"/document/4586303","pdfSize":"539KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Le Masson, \"Syst\u00e8mes de transmission avec precodage lineaire et traitement it\u00e9ratif,\" Ph.D. dissertation, ELEC - Dept. Electronique (Institut TELECOM; TELECOM Bretagne), 2005.","title":"Syst\u00e8mes de transmission avec precodage lineaire et traitement it\u00e9ratif,","context":[{"sec":"sec1","text":" However, this low complexity MF-IC is not able to achieve satisfactory frame error rate (FER) performance in the context of linearly precoded MIMO systems due to the high level of interference produced by the combination of linear precoding and spatial multiplexing [7].","part":"1"},{"sec":"sec2","text":" More information can be found in [1][7][8].","part":"1"},{"sec":"sec3a","text":" The approximation MAX-LOG [7] was applied to simplify the modulation/demodulation operations by eliminating the log/exp operators.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"D. Karakolah, C. J\u00e9go, C. Langlais, and M. J\u00e9z\u00e9quel, \"Architecture dedicated to the MMSE equalizer of iterative receiver for linearly precoded MIMO systems,\" in ICTTA '08, Damascus, Syria, Apr 2008, pp. 1-6.","title":"Architecture dedicated to the MMSE equalizer of iterative receiver for linearly precoded MIMO systems","context":[{"sec":"sec1","text":" In [8], we proposed an architectural solution for the MMSE-IC.","part":"1"},{"sec":"sec2","text":" More information can be found in [1][7][8].","part":"1"},{"sec":"sec3a","text":"A new formulation of the MMSE algorithm has been proposed as suggested in [8].","part":"1"},{"sec":"sec3a","text":" A survey of matrix inversion has been detailed in [8].","part":"1"}],"links":{"documentLink":"/document/4530222","pdfSize":"450KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"L. Bahl, J. Cocke, F. Jelinek, and J. Raviv, \"Optimal decoding of linear codes for minimizing symbol error rate (corresp.),\" IEEE Trans. on Inf Theory, vol. 20, no. 2, pp. 284-287, Mar 1974.","title":"Optimal decoding of linear codes for minimizing symbol error rate (corresp.)","context":[{"sec":"sec3b","text":"For convolutional turbo codes, the decoding is performed using the BCJR algorithm [9], also known as the MAP algorithm.","part":"1"}],"links":{"documentLink":"/document/1055186","pdfSize":"440KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"P. Robertson, E. Villebrun, and P. Hoeher, \"A comparison of optimal and sub-optimal map decoding algorithms operating in the log domain,\" ICC'95, Seattle, vol. 2, pp. 1009-1013, Jun 1995.","title":"A comparison of optimal and sub-optimal map decoding algorithms operating in the log domain","context":[{"sec":"sec3b","text":" In practice, an approximation of the log-domain derivation of the algorithm (MAX-LOG-MAP) is used [10].","part":"1"}],"links":{"documentLink":"/document/524253","pdfSize":"529KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"G. Masera, G. Piccinini, M. Roch, and M. Zamboni, \"VLSI architectures for turbo codes,\" IEEE Trans. on VLSI Sys., vol. 7, no. 3, pp. 369-379, Sep 1999.","title":"VLSI architectures for turbo codes","context":[{"sec":"sec3b","text":" In order to reduce the memory size, the sliding window principle can be applied [11], where each received frame has to be divided into several sliding windows.","part":"1"}],"links":{"documentLink":"/document/784098","pdfSize":"238KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"O. Muller, A. Baghdadi, and M. J\u00e9z\u00e9quel, \"Exploring Parallel Processing Levels for Convolutional Turbo Decoding,\" ICTTA '06, vol. 2, pp. 2353-2358, Apr 2006.","title":"Exploring Parallel Processing Levels for Convolutional Turbo Decoding","context":[{"sec":"sec3b","text":" A survey of sub-block initialization can be found in [12].","part":"1"},{"sec":"sec3b","text":" Moreover, a parallelism of BCJR computations [12] (branch metric unit and state metric unit) has been added in our architecture.","part":"1"}],"links":{"documentLink":"/document/1684774","pdfSize":"3657KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"B. Vucetic and J. Yuan, Turbo codes : principles and applications. Boston ; London : Kluwer Academic, 2000.","title":"Turbo codes : Principles and applications","context":[{"sec":"sec3c","text":" In a block interleaver [13], the data is written into a memory row by row and then is read column by column.","part":"1"}],"links":{"documentLink":"/document/5613834","pdfSize":"860KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"C. Berrou, Y. Saouter, C. Douillard, S. Kerouedan, and M. Jezequel, \"Designing good permutations for turbo codes: towards a single model,\" IEEE Int. Conf on Comm., vol. 1, pp. 341-345, Jun 2004.","title":"Designing good permutations for turbo codes: Towards a single model","context":[{"sec":"sec3c","text":" The first stage employs the following circular permutation [14]: \\$k=(p\\ast i){\\bf mod}N_{row}\\$ where \\$i, k\\$ denote the index of the coded bits before and after the first permutation. \\$p\\$ is a prime number that is different for each row and \\$N_{row}\\$ is the row size.","part":"1"}],"links":{"documentLink":"/document/1312507","pdfSize":"385KB"},"refType":"biblio","id":"ref14"}],"articleNumber":"5117819","formulaStrippedArticleTitle":"Design of an iterative receiver for linearly precoded MIMO systems","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5117819/","displayDocTitle":"Design of an iterative receiver for linearly precoded MIMO systems","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5117819/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5117819","openAccessFlag":"F","title":"Design of an iterative receiver for linearly precoded MIMO systems","contentTypeDisplay":"Conferences","mlTime":"PT0.494343S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117820,"references":[{"order":"1","text":"IEEE P802.11n\u2122/D5.0, \"Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications,\" May 2008.","context":[{"sec":"sec1","text":"Today, the demand for wireless LAN (WLAN) systems in mobile devices has increased, and recent multimedia applications have created a need for higher throughput such as IEEE 802.11n system [1].","part":"1"},{"sec":"sec3b","text":" The permutation rules of the interleaver are described in [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"E. Viterbo and J. Boutros, \"A universal lattice code decoder for fading channels,\" IEEE Trans. Inform. Theory, vol. 45, pp. 1639-1642, Jul. 1999.","title":"A universal lattice code decoder for fading channels","context":[{"sec":"sec1","text":" The detection algorithms with superior performance, such as maximum likelihood detection (MLD), sphere detection (SD) [2] and MLD with QR decomposition and M-algorithm (QRD-MLD) [3] require high computational complexity.","part":"1"}],"links":{"documentLink":"/document/771234","pdfSize":"118KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"H. Kawai, K. Higuchi, N. Maeda and M. Sawahashi, \"Adaptive control of surviving symbol replica candidates in QRM-MLD for OFDM MIMO multiplexing,\" IEEE J. Select. Areas Commun, vol. 24, pp. 1130-1140, Jun. 2006.","title":"Adaptive control of surviving symbol replica candidates in QRM-MLD for OFDM MIMO multiplexing","context":[{"sec":"sec1","text":" The detection algorithms with superior performance, such as maximum likelihood detection (MLD), sphere detection (SD) [2] and MLD with QR decomposition and M-algorithm (QRD-MLD) [3] require high computational complexity.","part":"1"}],"links":{"documentLink":"/document/1637719","pdfSize":"786KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Y. Jung, J. Kim, S. Lee, H. Yoon and J. Kim, \"Design and implementation of MIMO-OFDM baseband processor for high-speed wireless LANs,\" IEEE Trans. Circuits Syst. II, vol. 54, pp. 631-635, Jul. 2007.","title":"Design and implementation of MIMO-OFDM baseband processor for high-speed wireless LANs","context":[{"sec":"sec1","text":" Since these algorithms are inappropriate for real-time implementation, the authors have proposed a reduced-complexity MIMO-SDM detection algorithm in [4], which presents competitive performance.","part":"1"}],"links":{"documentLink":"/document/4273635","pdfSize":"776KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. Wubben, R. Bohnke, J. Rinas, V. Kuhn and K. D. Kammeyer, \"Efficeint algorithm for decoding layered space-time codes,\" IEE Electron. Lett., vol. 37, no. 22, pp. 1348-1350, Oct. 2001.","title":"Efficeint algorithm for decoding layered space-time codes","context":[{"sec":"sec4a","text":"Since the high computational complexity is a tradeoff of MIMO-SDM detection algorithm, the most commonly considered detection scheme for real-time implementation is ordered successive interference cancellation (OSIC) detection scheme combined with sorted QR decomposition (SQRD) method [5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20010899","pdfSize":"410KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"D. Wubben, R. Bohnke, V. Kuhn and K. D. Kammeyer, \"MMSE extension of V-BLAST based on sorted QR decomposition,\" in Proc. IEEE Vehicular Technol. Conf., vol. 1, pp. 508-512, Oct. 2003.","title":"MMSE extension of V-BLAST based on sorted QR decomposition","context":[{"sec":"sec4a","text":" However, since SQRD based algorithm does not always lead to the optimized detection order as reported in [6], performance degradation may occur compared to the OSIC detection algorithm.","part":"1"}],"links":{"documentLink":"/document/1285069","pdfSize":"260KB"},"refType":"biblio","id":"ref6"}],"articleNumber":"5117820","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Low-power low-complexity MIMO-OFDM baseband processor for wireless LANs","publisher":"IEEE","htmlAbstractLink":"/document/5117820/","displayDocTitle":"Low-power low-complexity MIMO-OFDM baseband processor for wireless LANs","isConference":true,"htmlLink":"/document/5117820/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117820","openAccessFlag":"F","title":"Low-power low-complexity MIMO-OFDM baseband processor for wireless LANs","contentTypeDisplay":"Conferences","mlTime":"PT0.160111S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117821,"references":[{"order":"1","text":"M. R. Raghavendra, E. Lior, S. Bhashyam, and K. Giridhar, \"Parametric channel estimation for pseudo-random tile-allocation in uplink OFDMA,\" IEEE Trans. on Signal Processing, vol. 55, no. 11, pp. 5370-5381, 2007.","title":"Parametric channel estimation for pseudo-random tile-allocation in uplink OFDMA","context":[{"sec":"sec1","text":"A wireless channel can often be modelled as a sparse channel, in which the delay spread could be very large but the number of paths is normally very small [1]\u2013[5].","part":"1"},{"sec":"sec1","text":" The first one estimates the complex amplitude and the delay of each path based on a non-sampling spaced parametrical channel modelling [1].","part":"1"}],"links":{"documentLink":"/document/4355330","pdfSize":"680KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Raghavendra and K. Giridhar, \"Improving channel estimation in OFDM systems for sparse multipath channels,\" IEEE Signal Processing Letters, vol. 12, no. 1, pp. 52-55, 2005.","title":"Improving channel estimation in OFDM systems for sparse multipath channels","context":[{"sec":"sec1","text":"A wireless channel can often be modelled as a sparse channel, in which the delay spread could be very large but the number of paths is normally very small [1]\u2013[2][5].","part":"1"},{"sec":"sec1","text":" The second kind is based on the sparsity assumption of the equivalent discrete-time channel [2]\u2013[5], in which only a few taps in the long tapped delay line are considered most significant.","part":"1"},{"sec":"sec1","text":" By exploiting the sparse structure of the channel, some improved channel estimation algorithms have been developed for OFDM systems [2], [5] and CDMA systems [3].","part":"1"},{"sec":"sec1","text":"It should be mentioned that all sampling-spaced sparse channel estimation methods follow two steps: (1) detect the position of the most significant taps (MSTs) based on initial LS estimation, or by utilizing some techniques such as the generalized Akaike information criterion, the on-off-keying detection and matching pursuit method [2]\u2013[4]; and (2) obtain an improved LS channel estimate by exploiting the position of the MSTs [2], [4].","part":"1"},{"sec":"sec2","text":" In this paper, the channel is assumed to contain many zero taps in the uniform delay line as in [2]\u2013[5].","part":"1"}],"links":{"documentLink":"/document/1369273","pdfSize":"174KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"D. K. Borah, \"Estimation of frequency-selective CDMA channels with large possible delay and Doppler spreads,\" IEEE Trans. on Vehicular Technology, vol. 55, no. 4, pp. 1126-1136, 2006.","title":"Estimation of frequency-selective CDMA channels with large possible delay and Doppler spreads","context":[{"sec":"sec1","text":"A wireless channel can often be modelled as a sparse channel, in which the delay spread could be very large but the number of paths is normally very small [1]\u2013[3][5].","part":"1"},{"sec":"sec1","text":" The second kind is based on the sparsity assumption of the equivalent discrete-time channel [2]\u2013[3][5], in which only a few taps in the long tapped delay line are considered most significant.","part":"1"},{"sec":"sec1","text":" By exploiting the sparse structure of the channel, some improved channel estimation algorithms have been developed for OFDM systems [2], [5] and CDMA systems [3].","part":"1"},{"sec":"sec1","text":"It should be mentioned that all sampling-spaced sparse channel estimation methods follow two steps: (1) detect the position of the most significant taps (MSTs) based on initial LS estimation, or by utilizing some techniques such as the generalized Akaike information criterion, the on-off-keying detection and matching pursuit method [2]\u2013[3][4]; and (2) obtain an improved LS channel estimate by exploiting the position of the MSTs [2], [4].","part":"1"},{"sec":"sec2","text":" In this paper, the channel is assumed to contain many zero taps in the uniform delay line as in [2]\u2013[3][5].","part":"1"}],"links":{"documentLink":"/document/1658411","pdfSize":"266KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"C. Carbonelli, S. Vedantam, and U. Mitra, \"Sparse channel estimation with zero tap detection,\" IEEE Trans. on Wireless Communications, vol. 6, no. 5, pp. 1743-1763, 2007.","title":"Sparse channel estimation with zero tap detection","context":[{"sec":"sec1","text":"A wireless channel can often be modelled as a sparse channel, in which the delay spread could be very large but the number of paths is normally very small [1]\u2013[4][5].","part":"1"},{"sec":"sec1","text":" The second kind is based on the sparsity assumption of the equivalent discrete-time channel [2]\u2013[4][5], in which only a few taps in the long tapped delay line are considered most significant.","part":"1"},{"sec":"sec1","text":"It should be mentioned that all sampling-spaced sparse channel estimation methods follow two steps: (1) detect the position of the most significant taps (MSTs) based on initial LS estimation, or by utilizing some techniques such as the generalized Akaike information criterion, the on-off-keying detection and matching pursuit method [2]\u2013[4]; and (2) obtain an improved LS channel estimate by exploiting the position of the MSTs [2], [4].","part":"1"},{"sec":"sec2","text":" In this paper, the channel is assumed to contain many zero taps in the uniform delay line as in [2]\u2013[4][5].","part":"1"}],"links":{"documentLink":"/document/4202180","pdfSize":"510KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"C. R. N. Athaudage and A. D. S. Jayalath, \"Delay-spread estimation using cyclic-prefix in wireless OFDM systems,\" IEE Proceedings- Communications, vol. 151, no. 6, pp. 559-566, 2004.","title":"Delay-spread estimation using cyclic-prefix in wireless OFDM systems","context":[{"sec":"sec1","text":"A wireless channel can often be modelled as a sparse channel, in which the delay spread could be very large but the number of paths is normally very small [1]\u2013[5].","part":"1"},{"sec":"sec1","text":" The second kind is based on the sparsity assumption of the equivalent discrete-time channel [2]\u2013[5], in which only a few taps in the long tapped delay line are considered most significant.","part":"1"},{"sec":"sec1","text":" By exploiting the sparse structure of the channel, some improved channel estimation algorithms have been developed for OFDM systems [2], [5] and CDMA systems [3].","part":"1"},{"sec":"sec1","text":" To increase the spectral efficiency, one cyclic-prefix (CP) based blind method has been proposed for the MST detection of OFDM systems [5].","part":"1"},{"sec":"sec2","text":" In this paper, the channel is assumed to contain many zero taps in the uniform delay line as in [2]\u2013[5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-com:20040551","pdfSize":"332KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"I. Barhumi, G. Leus, and M. Moonen, \"Optimal training design for MIMO OFDM systems in mobile wireless channels,\" IEEE Trans. on Signal Processing, vol. 51, no. 6, pp. 1615-1624, 2003.","title":"Optimal training design for MIMO OFDM systems in mobile wireless channels","context":[{"sec":"sec2","text":" It was shown in [6] that\n\nwhere\n\nand \\$\\xi_{{\\rm pi}{\\rm lo}{\\rm t}}(m)\\$ represents the frequency-domain noise corresponding to \\$v_{i_{R}}(m, n)\\$ in (1).","part":"1"}],"links":{"documentLink":"/document/1200150","pdfSize":"838KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"C.-A. Lin and Y.-S. Chen, \"Blind identification of MIMO channels using optimal periodic precoding,\" IEEE Trans. on Circuits and Systems I: Regular Papers, vol. 54, no. 4, pp. 901-911, April 2007.","title":"Blind identification of MIMO channels using optimal periodic precoding","context":[{"sec":"sec3a","text":"It is well known that the correlation function of the received signal vector \\$y(m, n)\\$ plays a crucial role in blind or semiblind channel estimation [7], which can be, in general, defined as\n\nIn this subsection, we would like to express \\$r(l)\\$ in terms of the effective sparse channel \\$z(d), (d=0,1, \\cdots, D-1)\\$, in the absence of noise, and show that \\$r(l)\\$ has only a few most significant lags (MSLs), i.e., most of \\$r(l)\\$ with \\$l\\in[0, P]\\$ are zero values. due to the sparse feature of the channel.","part":"1"}],"links":{"documentLink":"/document/4155037","pdfSize":"426KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"F. Wan, W.-P. Zhu, and M. N. S. Swamy, \"A semi-blind channel estimation approach for MIMO-OFDM systems,\" IEEE Trans. on Signal Processing, vol. 56, no. 7, pp. 2821-2834, 2008.","title":"A semi-blind channel estimation approach for MIMO-OFDM systems","context":[{"sec":"sec4","text":" The estimation performance is evaluated in terms of the MSE as in [8].","part":"1"}],"links":{"documentLink":"/document/4519398","pdfSize":"558KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5117821","formulaStrippedArticleTitle":"A semi-blind algorithm for most significant tap detection in channel estimation of OFDM systems","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5117821/","displayDocTitle":"A semi-blind algorithm for most significant tap detection in channel estimation of OFDM systems","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5117821/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5117821","openAccessFlag":"F","title":"A semi-blind algorithm for most significant tap detection in channel estimation of OFDM systems","contentTypeDisplay":"Conferences","mlTime":"PT0.096707S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117830,"references":[{"order":"1","text":"J. Georgiou, and C. Toumazou, \"A 126\u03bcW Cochlear Chip for a Totally Implantable System,\" IEEE JSSC, vol. 40, no. 2, pp. 430-443, 2005.","title":"A 126\u03bcW Cochlear Chip for a Totally Implantable System","context":[{"sec":"sec1","text":" It is therefore possible, that damage to this system can be overcome by applying similar methodologies to those used in modern neural implants [1].","part":"1"}],"links":{"documentLink":"/document/1388632","pdfSize":"1833KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"W. Gong and D. Merfeld, \"A prototype neural semicircular canal prosthesis using patterned electrical stimulation,\" Annals of Biomedical Engineering, vol. 28, pp. 572-581, 2000.","title":"A prototype neural semicircular canal prosthesis using patterned electrical stimulation","context":[{"sec":"sec1","text":" Specifically, it has been shown that restoration of balance can be achieved by bypassing a dysfunctional element in the vestibular pathway using artificial stimulation [2], [3].","part":"1"},{"sec":"sec1","text":" Excluding ourselves, there are three other groups [2]\u2013[4] developing such systems, all towards a common goal.","part":"1"},{"sec":"sec1","text":" [2] have developed a single axis semicircular canal prosthesis implemented using discrete components.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1114/1.293"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. C. Della Santina, A. A. Migliaccio, and A. H. Patel, \"A Multichannel Semicircular Canal Neural Prosthesis Using Electrical Stimulation to Restore 3-D Vestibular Sensation,\" IEEE Transactions on Biomedical Engineering, vol. 54, no. 6, pp. 1016-1030, 2007.","title":"A Multichannel Semicircular Canal Neural Prosthesis Using Electrical Stimulation to Restore 3-D Vestibular Sensation","context":[{"sec":"sec1","text":" Specifically, it has been shown that restoration of balance can be achieved by bypassing a dysfunctional element in the vestibular pathway using artificial stimulation [2], [3].","part":"1"},{"sec":"sec1","text":" Excluding ourselves, there are three other groups [2]\u2013[3][4] developing such systems, all towards a common goal.","part":"1"},{"sec":"sec1","text":" [3] have reported on animal trials of a 3-axis semicircular canal prosthesis developed at board-level.","part":"1"}],"links":{"documentLink":"/document/4203012","pdfSize":"1399KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. M. Shkel, and F.-G. Zeng, \"An Electronic Prosthesis Mimicking the Dynamic Vestibular Function,\" Audiology and Neurotology, vol. 11, pp. 113-122, 2006.","title":"An Electronic Prosthesis Mimicking the Dynamic Vestibular Function","context":[{"sec":"sec1","text":" Excluding ourselves, there are three other groups [2]\u2013[4] developing such systems, all towards a common goal.","part":"1"},{"sec":"sec1","text":" [4] have developed custom MEMS inertia sensors aimed towards an implantable prosthesis.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1159/000090684"},"refType":"biblio","id":"ref4"},{"order":"5","text":"T. G. Constandinou and J. Georgiou, \"A Micropower Tilt Processing Circuit,\" Proc. IEEE BioCAS, 2008.","title":"A Micropower Tilt Processing Circuit","context":[{"sec":"sec4a","text":" For a detailed description of the circuit implementation please refer to [5].","part":"1"},{"sec":"sec4b","text":" The transconductor circuit implementation is based on the circuit explained in [5].","part":"1"}],"links":{"documentLink":"/document/4696908","pdfSize":"930KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"T. G. Constandinou, J. Georgiou and C. Toumazou, \"A Fully-Integrated Semicircular Canal Processor for an Implantable Vestibular Prosthesis,\" Proc. IEEE ICECS, pp. 81-84, 2008.","title":"A Fully-Integrated Semicircular Canal Processor for an Implantable Vestibular Prosthesis","context":[{"sec":"sec4b","text":" This has been designed to provide an approximate bandpass transfer in preference to a biomimetic replica [6].","part":"1"}],"links":{"documentLink":"/document/4674796","pdfSize":"518KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. C. Lilly, J. R. Hughes, E. C. Alvord, and T. W. Galkin, \"Brief, Noninjurious Electric Waveform Stimulation of the Brain,\" Science, vol. 121, no. 3144, pp. 468-469, 1955.","title":"Brief, Noninjurious Electric Waveform Stimulation of the Brain","context":[{"sec":"sec4d","text":" Furthermore, we have chosen to implement an asymmetric (but charge-balanced biphasic) waveform profile [7], to match natural neurophysiological response, thus reducing fatigue of neural tissue.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1126/science.121.3144.468"},"refType":"biblio","id":"ref7"},{"order":"8","text":"T. G. Constandinou, J. Georgiou and C. Toumazou, \"A Partial-Current-Steering Biphasic Stimulation Driver for Vestibular Prostheses,\" IEEE TBCAS, vol. 2, no. 2, pp. 1-8, 2008.","title":"A Partial-Current-Steering Biphasic Stimulation Driver for Vestibular Prostheses","context":[{"sec":"sec4d","text":" For a detailed description of the circuit implementation please refer to [8].","part":"1"}],"links":{"documentLink":"/document/4579124","pdfSize":"1145KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5117830","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A neural implant ASIC for the restoration of balance in individuals with vestibular dysfunction","publisher":"IEEE","displayDocTitle":"A neural implant ASIC for the restoration of balance in individuals with vestibular dysfunction","htmlAbstractLink":"/document/5117830/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117830/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117830","openAccessFlag":"F","title":"A neural implant ASIC for the restoration of balance in individuals with vestibular dysfunction","contentTypeDisplay":"Conferences","mlTime":"PT0.295171S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117835,"references":[{"order":"1","text":"M. Chae et al., \"A 128-Channel 6mW Wireless Neural Recording IC with On-the-Fly Spike Sorting and UWB Tansmitter\", pp.146-147, ISSCC2008.","title":"A 128-Channel 6mW Wireless Neural Recording IC with On-the-Fly Spike Sorting and UWB Tansmitter","context":[{"sec":"sec1","text":"Simultaneous neural signal sensing from many neurons in the brain has various applications ranging from the study of biological neural networks to the development of medical treatments such as a brain-machine interface [1]\u2013[2].","part":"1"}],"links":{"documentLink":"/document/4523099","pdfSize":"1035KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Amir M. Sodagar et al., \"A Fully Integrated Mixed-Signal Neural Processor for Implantable Multichannel Cortical Recording,\" IEEE TRANS. ON BIOMEDICAL CIRCUITS AND SYSTEMS, VOL. 54, NO. 6, pp.1075-1088, Jun. 2007","title":"A Fully Integrated Mixed-Signal Neural Processor for Implantable Multichannel Cortical Recording","context":[{"sec":"sec1","text":"Simultaneous neural signal sensing from many neurons in the brain has various applications ranging from the study of biological neural networks to the development of medical treatments such as a brain-machine interface [1]\u2013[2].","part":"1"}],"links":{"documentLink":"/document/4203028","pdfSize":"2073KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Joseph N. Y. Aziz et al., \"Brain-Silicon Interface for High-Resolution in vitro Neural Recording,\" IEEE TRANS. ON BIOMEDICAL CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, pp. 56-62, Mar. 2007","title":"Brain-Silicon Interface for High-Resolution in vitro Neural Recording","context":[{"sec":"sec1","text":"In order to better detect weak neural signals, neural recording systems which included a low-noise amplifier with high input impedance have been developed [3]\u2013[4].","part":"1"}],"links":{"documentLink":"/document/4156128","pdfSize":"2107KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Reid R.Harrison et al., \"A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System,\" IEEE JSSC, VOL.42, NO.1, pp.123-133, Jan. 2007.","title":"A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System","context":[{"sec":"sec1","text":"In order to better detect weak neural signals, neural recording systems which included a low-noise amplifier with high input impedance have been developed [3]\u2013[4].","part":"1"},{"sec":"sec1","text":" Generally, the neural signals have been observed in vitro and in a noiseless measurement environment when it is not possible to use a high-density assembly like a Utah Microelectrode Array (UMA) [4].","part":"1"}],"links":{"documentLink":"/document/4039585","pdfSize":"2838KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"T. Yoshida et al., \"Design of a Wireless Neural-Sensing LSI\", IEICE Trans. Electrons., vol.E87-C, pp.996-1002, Jun. 2004.","title":"Design of a Wireless Neural-Sensing LSI","context":[{"sec":"sec2","text":" The SoC reported in [5] includes low-noise amplifiers, 10bit ADCs, a control unit and an RF transmitter.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Reid R.Harrison, \"A Low-Power Low-Noise CMOS Amplifier for Neural Recording Applications,\" IEEE JSSC, VOL.38, NO.6, pp.958-965,June 2003","title":"A Low-Power Low-Noise CMOS Amplifier for Neural Recording Applications","context":[{"sec":"sec2","text":" The amplifier equips an AC coupled capacitor C1 and resistors implemented by MOSFETs operated in subthreshold at the input nodes [6], thus the amplifier realized high input impedance and fixed the input DC level of the amplifier to the reference voltage.","part":"1"}],"refType":"biblio","id":"ref6"}],"articleNumber":"5117835","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A neural signal detection amplifier with low-frequency noise suppression","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"A neural signal detection amplifier with low-frequency noise suppression","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117835/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5117835/","articleId":"5117835","openAccessFlag":"F","title":"A neural signal detection amplifier with low-frequency noise suppression","contentTypeDisplay":"Conferences","mlTime":"PT0.07168S","lastupdate":"2021-12-16","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117840,"references":[{"order":"1","text":"Draft standard for Information Technology-Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications (IEEE 802.11n/D2.0), The IEEE Inc., Feb. 2007.","title":"Draft standard for Information Technology-Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications (IEEE 802.11n/D2.0)","context":[{"sec":"sec1","text":" Among the MIMO techniques, the closed loop precoding (beamforming) that can significantly improve the coverage range and system performance has already been adopted in several communication standards, e.g. in MIMO Wi-Fi (IEEE 802.11n) [1] and MIMO Wi-MAX (IEEE 802.16 family) standards [2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"IEEE Standard for Local and Metropolitan Area Networks- Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems (IEEE 802.16e), The IEEE Inc., Feb. 2006.","title":"IEEE Standard for Local and Metropolitan Area Networks- Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems (IEEE 802.16e)","context":[{"sec":"sec1","text":" Among the MIMO techniques, the closed loop precoding (beamforming) that can significantly improve the coverage range and system performance has already been adopted in several communication standards, e.g. in MIMO Wi-Fi (IEEE 802.11n) [1] and MIMO Wi-MAX (IEEE 802.16 family) standards [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"D. J. Love, R. W. Heath and T. Strohmer \"Grassmannian beamforming for multiple-input multiple-output wireless systems,\" IEEE Trans. Inform. Theory, vol. 49, pp. 2735-2747, Oct. 2003.","title":"Grassmannian beamforming for multiple-input multiple-output wireless systems","context":[{"sec":"sec1","text":"For link modes with one data stream which are important for hand held devices such as cellular phones and PDAs, the optimal precoder that maximizes the receive signal-to-noise ratio (SNR) is to choose the eigenvector corresponding to the maximum eigenvalue of the channel matrix [3].","part":"1"},{"sec":"sec1","text":" In [3], the authors proposed a Grassmannian precoding scheme that constructs the codebook in advance and then determines the best codeword from the codebook according to MIMO channel conditions.","part":"1"},{"sec":"sec1","text":" However, the optimal codebook is somewhat difficult to construct [3].","part":"1"},{"sec":"sec4","text":"We compare the performance of the following precoders: STBC with antenna selection [4], equal gain (EG) precoder with the proposed search algorithm, Grassmannian percoder [3], [6], and the optimal precoder.","part":"1"},{"sec":"sec4","text":" For the Grassmannian precoder, however, \\$B=9\\$ and 12 corresponds to the codebook sizes of 512 and 4096, respectively, which may not be easy to construct as mentioned in [3].","part":"1"}],"links":{"documentLink":"/document/1237152","pdfSize":"657KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"D. A. Gore, A. J. Paulraj \"MIMO Antenna Subset Selection with Space-time Coding,\" IEEE Trans. Signal Processing, vol. 50, pp. 2580-2588, Oct. 2002.","title":"MIMO Antenna Subset Selection with Space-time Coding","context":[{"sec":"sec1","text":" In [4], an antenna selection scheme with reduced complexity was proposed for space-time block code (STBC) to give full diversity order.","part":"1"},{"sec":"sec4","text":"We compare the performance of the following precoders: STBC with antenna selection [4], equal gain (EG) precoder with the proposed search algorithm, Grassmannian percoder [3], [6], and the optimal precoder.","part":"1"}],"links":{"documentLink":"/document/1033687","pdfSize":"369KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"E. Visotsky and U. Madhow \"Space-time transmit precoding with imperfect feedback,\" IEEE Trans. Inform. Theory, vol. 47 pp. 2632-2639, Sep. 2001.","title":"Space-time transmit precoding with imperfect feedback","context":[{"sec":"sec1","text":" In [5], only channel statistics such as mean and variance are sent back to improve the system performance.","part":"1"}],"links":{"documentLink":"/document/945281","pdfSize":"224KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"http://cobweb.ecn.purdue.edu/~djlove/grass","context":[{"sec":"sec1","text":" Some already constructed codebook can be found in [6].","part":"1"},{"sec":"sec4","text":"We compare the performance of the following precoders: STBC with antenna selection [4], equal gain (EG) precoder with the proposed search algorithm, Grassmannian percoder [3], [6], and the optimal precoder.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"D. J. Love and R. W. Heath Jr. \"Equal gain transmission in multiple-input multiple-output wireless systems,\" IEEE Trans. Communications, vol. 51, pp. 1102-1110, July 2003.","title":"Equal gain transmission in multiple-input multiple-output wireless systems","context":[{"sec":"sec1","text":" In [7], an equal gain precoder which greatly simplifies the feedback overhead was proposed.","part":"1"},{"sec":"sec2","text":" It was shown in [7] that in the MISO channel environment, there is a closed-form for the equal gain precoder to achieve its upper bound, which is given by\n.","part":"1"},{"sec":"sec3","text":"Let the total bits to represent \\${\\mbi\\Theta}\\$ be \\$B\\$ and define \\$B=b(N_{t}-1)\\$, where \\$b\\$ can be regarded as the number of quantization bits for each of the \\$(N_{t}-1)\\$ transmit antennas (the angle of the first transmit antenna can simply be set to 0 to reduce the feedback information [7]).","part":"1"}],"links":{"documentLink":"/document/1214832","pdfSize":"553KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"X. Zheng, Y. Xie, J. Li and P. Stoica \"MIMO transmission beamforming under uniform elemental power constraint,\" IEEE Trans. Signal Processing, vol. 55, pp.5395-5406, Nov. 2007.","title":"MIMO transmission beamforming under uniform elemental power constraint","context":[{"sec":"sec1","text":" To reduce the search complexity, the authors in [8] proposed a numerical method to cyclically search the precoding codeword.","part":"1"}],"links":{"documentLink":"/document/4355335","pdfSize":"2235KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5117840","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Reduced complexity MIMO equal gain precoding","publisher":"IEEE","htmlAbstractLink":"/document/5117840/","displayDocTitle":"Reduced complexity MIMO equal gain precoding","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117840/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117840","openAccessFlag":"F","title":"Reduced complexity MIMO equal gain precoding","contentTypeDisplay":"Conferences","mlTime":"PT0.09686S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117841,"references":[{"order":"1","text":"G. Dona, and W. A. Krzymien, \"MMSE Channel Estimation Using Two-Dimensional Filtering in Rapid Time-Variant Environments,\" in Proc. IEEE Int. Conf. on Vehicular Technology Conference, VTC2005-Spring, vol. 1, Sept. 2005, pp. 232-236.","title":"MMSE Channel Estimation Using Two-Dimensional Filtering in Rapid Time-Variant Environments","context":[{"sec":"sec1","text":" The authors in [1] have extended the well-known Wiener interpolator [2] to tackle fast-fading channels.","part":"1"},{"sec":"sec2","text":" The auto-correlation function of \\$\\tilde{H} _{m}(n, i)\\$ depends only on the frequency difference and time difference [1]\n where \\$r_{t}(\\rho)=J_{0}(2\\pi f_{Nd}\\rho)\\$ is the zeroth order Bessel function of the first kind, and \\$f_{Nd}\\$ is the normalized Doppler frequency with respect to the symbol duration \\$(N+Ng)T_{s}\\$, where \\$T_{s}\\$ is the sample time. \\$\\sigma_{\\mu}^{2}\\$ denotes the variance of the \\$\\mu {\\rm th}\\$ path gain.","part":"1"}],"links":{"documentLink":"/document/1543339","pdfSize":"131KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"P. Hoher, S. Kaiser, and P. Robertson, \"Two-dimensional pilot-symbol aided channel estimation by Wiener filtering,\" in Proc. IEEE Int. Conf. on ICASSP 1997, Munich, Germany, 1997, pp. 1845-1848.","title":"Two-dimensional pilot-symbol aided channel estimation by Wiener filtering","context":[{"sec":"sec1","text":" The authors in [1] have extended the well-known Wiener interpolator [2] to tackle fast-fading channels.","part":"1"},{"sec":"sec3a","text":" When realizing the minimum mean squared error (MMSE) Wiener interpolator [2], \\${\\bf c}\\$ is given by\n.","part":"1"}],"links":{"documentLink":"/document/598897","pdfSize":"405KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Sampei and T. Sunaga, \"Rayleigh fading compensation for QAM in land mobile radio communications,\" IEEE Trans. Veh. Technol., vol. 42, no. 2, pp. 137-147, May 1993.","title":"Rayleigh fading compensation for QAM in land mobile radio communications","context":[{"sec":"sec1","text":" For fast-fading channels, Gaussian, raised cosine (RC), and spline [3]\u2013[5] interpolators have been proposed to replace Wiener interpolator for the 1-D interpolation in the time direction.","part":"1"}],"links":{"documentLink":"/document/211451","pdfSize":"896KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"I. W. Lai and T. D. Chiueh, \"One-Dimensional Interpolation Based Channel Estimation for Mobile DVB-H Reception,\" in Proc. IEEE Int. Symposium on Circuit and System, ISCAS06 May 2006, pp. 5207-5210.","title":"One-Dimensional Interpolation Based Channel Estimation for Mobile DVB-H Reception","context":[{"sec":"sec1","text":" For fast-fading channels, Gaussian, raised cosine (RC), and spline [3]\u2013[4][5] interpolators have been proposed to replace Wiener interpolator for the 1-D interpolation in the time direction.","part":"1"},{"sec":"sec3a","text":" The 1-D RC [4] frequency-direction interpolator (FDI) is used to estimate the channel frequency responses of data subcarriers.","part":"1"}],"links":{"documentLink":"/document/1693806","pdfSize":"2679KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S. G. Kang, Y. M. Ha, and E. K. Joo, \"A comparative investigation on channel estimation algorithms for OFDM in mobile communications,\" IEEE Trans. Braodcast., vol. 49, pp. 142-149, Jun, 2003.","title":"A comparative investigation on channel estimation algorithms for OFDM in mobile communications","context":[{"sec":"sec1","text":" For fast-fading channels, Gaussian, raised cosine (RC), and spline [3]\u2013[5] interpolators have been proposed to replace Wiener interpolator for the 1-D interpolation in the time direction.","part":"1"}],"links":{"documentLink":"/document/1208429","pdfSize":"500KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"S. Tomasin, A. Gorokhov, H. Yang, and J.-P. Linnartz, \"Iterative Interference Cancellation and Channel Estimation for Mobile OFDM,\" IEEE Trans. Wireless Commun., vol. 4, no. 1, pp. 238-245, Jan. 2005.","title":"Iterative Interference Cancellation and Channel Estimation for Mobile OFDM","context":[{"sec":"sec1","text":" However, in these interpolators the storage is proportional to the product of the number of data subcarriers \\$N_{d}\\$, the time-direction pilot spacing \\$D_{t}\\$, and the tap number \\$K\\$ of the 1-D time-direction interpolator (TDI) [6] and is too large for realization.","part":"1"}],"links":{"documentLink":"/document/1381441","pdfSize":"403KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"X. Hou, C. Yin, and G. Yue, \"Two-Dimensional Recursive Least Square Adaptive Channel Estimation for OFDM Systems, in \"Proc. IEEE Int. Conf. on Wireless Network Communication and Mobile Computing, 2005, pp. 232-236.","title":"Two-Dimensional Recursive Least Square Adaptive Channel Estimation for OFDM Systems","context":[{"sec":"sec1","text":" However, conventional adaptive interpolators are less attractive as they usually require huge computational complexity to update coefficients [7], [8].","part":"1"},{"sec":"sec3a","text":" The conventional sample-adaptive RLS (CSA-RLS) channel estimator [7] does not exploit shift-invariant property, so each data subcarrier requires an individual interpolator.","part":"1"},{"sec":"sec5","text":" The linear TDI is attractive in time-invariant or slow-fading channel, while the proposed channel estimator delivers similar performance to [7], [8], validating that the replacement of the two cascaded interpolators sacrifices negligible performance.","part":"1"}],"links":{"documentLink":"/document/1544024","pdfSize":"260KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"T.-S. Yang, A. Duel-Hallen, and H. Hallen, \" Enabling adaptive OFDM for mobile radio channels,\" in Proc. IEEE Int. Conf. on MILCOM, vol. 2, Nov. 2004, pp. 704-710.","title":"Enabling adaptive OFDM for mobile radio channels","context":[{"sec":"sec1","text":" However, conventional adaptive interpolators are less attractive as they usually require huge computational complexity to update coefficients [7], [8].","part":"1"},{"sec":"sec3a","text":"Shift invariance utilized in [8] trains the interpolator co-efficients.","part":"1"},{"sec":"sec5","text":" The linear TDI is attractive in time-invariant or slow-fading channel, while the proposed channel estimator delivers similar performance to [7], [8], validating that the replacement of the two cascaded interpolators sacrifices negligible performance.","part":"1"}],"links":{"documentLink":"/document/1494882","pdfSize":"1534KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"T. D. Chiueh and P. Y. Tsai, \"OFDM Baseband Receiver Design for Wireless Communications\", Wiley, 2007.","title":"OFDM Baseband Receiver Design for Wireless Communications","context":[{"sec":"sec3a","text":" It is suited for the scattered pilot structure, such as the parallelogram-shaped grid or the hexagonal grid [9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/9780470822500"},"refType":"biblio","id":"ref9"},{"order":"10","text":"V. Fischer, A. Kurpiers and D. Karsunkc, \"ICI Reduction Method for OFDM Systems\" , 8th International OFDM-Workshop 2003, Hamburg, Germany, 24th/25th Sept. 2003","title":"ICI Reduction Method for OFDM Systems","context":[{"sec":"sec2","text":" Since the channel frequency response \\$H_{m}(i)\\$ (Note that it is the abbreviation of \\$H_{m}(i, i))\\$ is the time average of \\$\\tilde{H} _{m}(n, i)\\$ [10], its auto-correlation function can be obtained by averaging the auto-correlation function in (4)\n where\n.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"S. Godtman, I. -W. Lai, T. -D. Chiueh, G. Ascheid, H. Meyr, \"Tight Approximation of the Bit Error Rate for BICM(-ID) Assuming Imperfect CSI,\" IEEE Transactions on Wireless Communications, vol. 7, pp. 4468-4473, Nov. 2008.","title":"Tight Approximation of the Bit Error Rate for BICM(-ID) Assuming Imperfect CSI","context":[{"sec":"sec5","text":" Furthermore, ignoring the ICI and assuming that the transmitted signal power \\$\\sigma_{X}^{2}\\$ and channel variance \\$\\sigma_{H}^{2}\\$ are unity, the estimation error can be approximated as the SNR loss [11]\n where \\$\\sigma_{E}^{2}\\$ and \\$\\sigma_{V}^{2}\\$ are the variances of estimation error and noise, respectively.","part":"1"}],"links":{"documentLink":"/document/4686825","pdfSize":"248KB"},"refType":"biblio","id":"ref11"}],"articleNumber":"5117841","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Low-complexity adaptive channel estimation for OFDM system in fast-fading channel","publisher":"IEEE","htmlAbstractLink":"/document/5117841/","displayDocTitle":"Low-complexity adaptive channel estimation for OFDM system in fast-fading channel","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117841/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117841","openAccessFlag":"F","title":"Low-complexity adaptive channel estimation for OFDM system in fast-fading channel","contentTypeDisplay":"Conferences","mlTime":"PT0.377965S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117842,"references":[{"order":"1","text":"G. J. Foschini, \"Layered space-time architecture for wireless communication in a fading envirenment when using multiple antennas,\" Bell Laboratories Technical Journal, vol. 1, no. 2, pp. 41-59, Autumn 1996.","title":"Layered space-time architecture for wireless communication in a fading envirenment when using multiple antennas","context":[{"sec":"sec1","text":" Therefore, the multiple-input multiple-output (MIMO) technique [1] attracts much research attention because it contributes to a significant increase in data rate and link quality, and it also meets the formidable service requirements in the next-generation wireless communication.","part":"1"}],"links":{"documentLink":"/document/6770094","pdfSize":"586KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"P. W. Wolniansky, G. J. Foschini, G. D. Golden and R. A. Valenzuela, \"V-BLAST: an architecture for realizing very high data rates over the rich-scattering wireless channel,\" Proc. IEEE ISSSE-98, Pisa, Italy, Sept. 1998.","title":"V-BLAST: An architecture for realizing very high data rates over the rich-scattering wireless channel","context":[{"sec":"sec1","text":" Vertical BLAST (Bell Laboratories Layered Space-Time) detection algorithm [2] is a sub-optimal one.","part":"1"}],"links":{"documentLink":"/document/738086","pdfSize":"566KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"B. Hassibi, \"An efficient square-root algorithm for BLAST,\" Proc. IEEE ICASSP '00, vol. 2, pp. 737-740, June 2000.","title":"An efficient square-root algorithm for BLAST","context":[{"sec":"sec1","text":" Several literatures [3], [4], [5] have addressed the problem of the high computational complexity of V-BLAST detection because of its complicated matrix pseudo-inverse computations.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"D. W\u00fcbben, R. B\u00f6hnke, J. Rinas, V. K\u00fchn and K. D. Kammeyer, \"Efficient algorithm for decoding layered space-time codes,\" Electronic Lett., vol. 37, no. 22, pp. 1348-1350, Oct. 2001.","title":"Efficient algorithm for decoding layered space-time codes","context":[{"sec":"sec1","text":" Several literatures [3], [4], [5] have addressed the problem of the high computational complexity of V-BLAST detection because of its complicated matrix pseudo-inverse computations.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20010899","pdfSize":"410KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. B\u00f6hnke, D. W\u00fcbben, V. K\u00fchn and K. D. Kammeyer, \"Reduced complexity MMSE detection for BLAST architectures,\" Proc. IEEE GLOBECOM '03, vol. 4, pp. 2258-2262, Dec. 2003.","title":"Reduced complexity MMSE detection for BLAST architectures","context":[{"sec":"sec1","text":" Several literatures [3], [4], [5] have addressed the problem of the high computational complexity of V-BLAST detection because of its complicated matrix pseudo-inverse computations.","part":"1"}],"links":{"documentLink":"/document/1258637","pdfSize":"247KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"E. Agrell, T. Eriksson, A. Vardy and K. Zeger, \"Closest point search in lattices,\" IEEE Trans. on Inf. Theory, vol. 48, no. 8, pp. 2201-2214, Aug. 2002.","title":"Closest point search in lattices","context":[{"sec":"sec1","text":" Another category of the detection algorithm is the tree-search-based algorithm, such as sphere decoding (SD) [6] and K-best algorithm [7].","part":"1"}],"links":{"documentLink":"/document/1019833","pdfSize":"376KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"K. W. Wong, C. Y. Tsui, R. S. K. Cheng and W. H. Mow, \"A VLSI architecture of a K-best lattice decoding algorithm for MIMO channels,\" Proc. IEEE ISCAS '02, vol. 3, pp. 273-276, May 2002.","title":"A VLSI architecture of a K-best lattice decoding algorithm for MIMO channels","context":[{"sec":"sec1","text":" Another category of the detection algorithm is the tree-search-based algorithm, such as sphere decoding (SD) [6] and K-best algorithm [7].","part":"1"}],"links":{"documentLink":"/document/1010213","pdfSize":"387KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Y. C. Liang, D. K. Z. Kit, S. Attallah, W. S. Leon and C. L. Xu, \"Dynamic QRDM receivers for MIMO beamforming systems with imperfect channel state information,\" Proc. IEEE ICICS '05, pp. 801-805, Dec. 2005.","title":"Dynamic QRDM receivers for MIMO beamforming systems with imperfect channel state information","context":[{"sec":"sec2a","text":" To reduce this effect, a QRD-M algorithm was proposed to increase the detection probability by choosing more candidates at each stage [8].","part":"1"}],"links":{"documentLink":"/document/1689159","pdfSize":"387KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"M. Shabany and P. G. Gulak, \"Scalable VLSI architecture for K-best lattice decoders,\" Proc. IEEE ISCAS '08, pp. 940-943, May 2008.","title":"Scalable VLSI architecture for K-best lattice decoders","context":[{"sec":"sec2b","text":" It iterates between step (b) and (c) until searching is finished [9].","part":"1"}],"links":{"documentLink":"/document/4541574","pdfSize":"330KB"},"refType":"biblio","id":"ref9"}],"articleNumber":"5117842","formulaStrippedArticleTitle":"A scalable MIMO detection architecture with non-sorted multiple-candidate selection","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5117842/","displayDocTitle":"A scalable MIMO detection architecture with non-sorted multiple-candidate selection","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5117842/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5117842","openAccessFlag":"F","title":"A scalable MIMO detection architecture with non-sorted multiple-candidate selection","contentTypeDisplay":"Conferences","mlTime":"PT0.146674S","lastupdate":"2021-08-14","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117843,"references":[{"order":"1","text":"T. M. Schmidl and D. C. Cox, \"Robust frequency and timing synchronization for OFDM,\" IEEE trans. Commun., vol. 45, pp. 1613-1621, Dec. 1997.","title":"Robust frequency and timing synchronization for OFDM","context":[{"sec":"sec1","text":" Normalized metrics estimation proposed by Schmidl and Cox [1] uses a preamble that consists of two identical segments, which avoids the extra overhead of using a null symbol.","part":"1"}],"links":{"documentLink":"/document/650240","pdfSize":"283KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"H. Minn, V. K. Bhargava and K. B. Letaief, \"A Robust Timing and Frequency Synchronization for OFDM Systems,\" IEEE Trans. Wireless Commun., vol. 2, pp. 822-839, Jul. 2003.","title":"A Robust Timing and Frequency Synchronization for OFDM Systems","context":[{"sec":"sec1","text":" [2] employs a longer period preamble to enhance the SNR and thus can make the detection more accurate.","part":"1"}],"links":{"documentLink":"/document/1210747","pdfSize":"873KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"L. Hazy and M. El-Tanany, \"Synchronization of OFDM systems over frequency selective fading channels,\" IEEE Proceedings of Conference, vol. 3, pp. 2094-2098, May 1997.","title":"Synchronization of OFDM systems over frequency selective fading channels","context":[{"sec":"sec1","text":" The cross-correlation (CC) has been proposed in [3] and [4], which is for fine detection and is more robust in situation of low SNR.","part":"1"}],"links":{"documentLink":"/document/605967","pdfSize":"498KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"F. Tufvesson, O. Edfors and M. Faulkner, \"Time and frequency synchronization for OFDM using PN-sequency preambles,\" IEEE Proceedings of Vehicular Technology Conference, vol. 4, pp. 2203-2207, Sep. 1999.","title":"Time and frequency synchronization for OFDM using PN-sequency preambles","context":[{"sec":"sec1","text":" The cross-correlation (CC) has been proposed in [3] and [4], which is for fine detection and is more robust in situation of low SNR.","part":"1"}],"links":{"documentLink":"/document/797329","pdfSize":"520KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M. Speth, F. Classen and H. Meyr, \"Frame synchronization of OFDM systems in frequency selective fading channels,\" in Proc. IEEE Vehicular Technology Conf., Phoenix Arizona, USA, pp. 1807-1811, May 1997.","title":"Frame synchronization of OFDM systems in frequency selective fading channels","context":[{"sec":"sec2","text":"When the FFT window leads or lags by a large degree, such as in region A or C, ISI will be introduced and both the magnitude and phase of received signal will be distorted as (3) [5].","part":"1"}],"links":{"documentLink":"/document/605870","pdfSize":"492KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"\"Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications High-speed Physical Layer in the 5 GHz Band,\" IEEE std. 802.11a, Nov. 1999.","context":[],"refType":"biblio","id":"ref6"},{"order":"7","text":"A. Batra, J. Balakrishnan and A. Dabak et al., \"Multiband OFDM physical layer proposal for IEEE 802.15 Task Group 3a,\" IEEE P802.15-SG3a-03/268r4, IEEE P802.15 Working Group for WPANs, Mar. 2004.","title":"Multiband OFDM physical layer proposal for IEEE 802.15 Task Group 3a","context":[],"refType":"biblio","id":"ref7"},{"order":"8","text":"Jyh-Ting Lai, An-Yeu Wu and Wen-Chiang Chen, \"A Systematic Design Approach to the band-Tracking Packet Detector in OFDM-Based Ultra wideband Systems,\" IEEE trans. on vehicular technology, , vol. 56, No. 6, pp. 3791-3806, Nov. 2007.","title":"A Systematic Design Approach to the band-Tracking Packet Detector in OFDM-Based Ultra wideband Systems","context":[{"sec":"sec3b","text":" BT-PD algorithm [8] simplified matched filter by truncating preamble coefficients to sign-bit.","part":"1"}],"links":{"documentLink":"/document/4356914","pdfSize":"1008KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5117843","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Robust and low complexity packet detector design for MB-OFDM UWB","publisher":"IEEE","htmlAbstractLink":"/document/5117843/","displayDocTitle":"Robust and low complexity packet detector design for MB-OFDM UWB","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117843/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117843","openAccessFlag":"F","title":"Robust and low complexity packet detector design for MB-OFDM UWB","contentTypeDisplay":"Conferences","mlTime":"PT0.170319S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117844,"references":[{"order":"1","text":"IEEE, \"Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz band,\" IEEE std 802.11a-1999.","context":[{"sec":"sec2","text":"In the standard [1], the transmitted center frequency tolerance shall be \u00b120 parts per million (ppm).","part":"1"},{"sec":"sec2","text":"\nThe PLCP preamble of IEEE 802.11a]in [1]\n\n.","part":"1"},{"sec":"sec3","text":" This satisfies the required CFO value in standard [1] since the practical maximum normalized CFO value is 0.75 when the highest possible carrier frequency is 5.805 GHz (U-NII upper band) [5].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"T.M. Schmidl and D.C. Cox, \" Robust Frequency and Timing Synchronization for OFDM, \" IEEE Trans. Communications, Dec. 1997.","title":"Robust Frequency and Timing Synchronization for OFDM,","context":[{"sec":"sec2","text":" In packet mode based OFDM systems such as WLAN, the auto-correlation is used to calculate the phase difference between two successive training symbols to estimate CFO value [2], [4], and [5].","part":"1"}],"links":{"documentLink":"/document/650240","pdfSize":"283KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Rajan, S. Wang, R. Inkol, and A. Joyal, \"Efficient Approximations for the Arctangent Function,\" IEEE Signal Processing Magazine, pp. 108-111, May 2006.","title":"Efficient Approximations for the Arctangent Function","context":[{"sec":"sec1","text":" LUT based approaches require large memory whereas the computation is faster than that of CORDIC technique [3].","part":"1"}],"links":{"documentLink":"/document/1628884","pdfSize":"178KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"C. S. Peng and K. A. Wen, \"Synchronization for Carrier Frequency Offset in Wireless LAN 802.11a System,\" Wireless Personal Multimedia Communications, vol. 3, pp. 1083-1087, Oct. 2002.","title":"Synchronization for Carrier Frequency Offset in Wireless LAN 802.11a System","context":[{"sec":"sec1","text":"In IEEE 802.11a, both coarse and fine CFO estimations are required, since the CFO estimation range and accuracy of only one CFO estimation is limited [4]\u2013[6].","part":"1"},{"sec":"sec2","text":" In packet mode based OFDM systems such as WLAN, the auto-correlation is used to calculate the phase difference between two successive training symbols to estimate CFO value [2], [4], and [5].","part":"1"},{"sec":"sec3","text":"In general, coarse CFO estimation is used to estimate and compensate the integer part of CFO before performing the fine CFO processes [4].","part":"1"},{"sec":"sec3","text":" Compared to the conventional methods [4], [5], the comparison operation for Case I and the sign bit checker for Case II are required additionally.","part":"1"},{"sec":"sec4","text":" The approach in [4] requires whole estimation operations: auto-correlation, arctangent operation, and compensation for both coarse and fine CFO estimations.","part":"1"}],"links":{"documentLink":"/document/1088345","pdfSize":"445KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Troya, K. Maharatna, M. Krstic, E. Grass, U. Jagdhold, and R. Kraemer, \"Efficient inner-receiver design for OFDM-based WLAN systems: Algorithm and Architecture,\" IEEE Trans. Wireless Communications, vol. 6, no. 4, pp. 1374-1385, April 2007.","title":"Efficient inner-receiver design for OFDM-based WLAN systems: Algorithm and Architecture","context":[{"sec":"sec1","text":"In IEEE 802.11a, both coarse and fine CFO estimations are required, since the CFO estimation range and accuracy of only one CFO estimation is limited [4]\u2013[5][6].","part":"1"},{"sec":"sec2","text":" In packet mode based OFDM systems such as WLAN, the auto-correlation is used to calculate the phase difference between two successive training symbols to estimate CFO value [2], [4], and [5].","part":"1"},{"sec":"sec3","text":" In [5], coarse CFO estimation is employed using a range pointer of integer value of CFO and then coarse and fine CFO value are combined for joint compensation by which the number of CFO compensation is reduced from 2 to 1.","part":"1"},{"sec":"sec3","text":" This satisfies the required CFO value in standard [1] since the practical maximum normalized CFO value is 0.75 when the highest possible carrier frequency is 5.805 GHz (U-NII upper band) [5].","part":"1"},{"sec":"sec3","text":"In this paper, similar to [5] we reduce the number of the CFO compensation operations by using the range pointer method.","part":"1"},{"sec":"sec3","text":" The key idea of the proposed low-complexity CFO estimation algorithm compared to [5] is to use directly 16 sample based auto-correlation output, \\$A_{C}(n)\\$, for the integer part of CFO estimation.","part":"1"},{"sec":"sec3","text":" Compared to the conventional methods [4], [5], the comparison operation for Case I and the sign bit checker for Case II are required additionally.","part":"1"},{"sec":"sec4","text":"The simulation results in Fig. 5 and Fig. 6 show the performance of the proposed and conventional algorithm [5] in terms of mean square error (MSE).","part":"1"},{"sec":"sec4","text":" Since both algorithms use boundaries to estimate the integer part of CFO, we can see in Fig. 5 that the performance of both algorithms under low SNR (0 dB) is severely degraded near each boundary: 0, \u00b10.5 and \u00b11 for conventional work [5] and \u00b10.25, \u00b10.75 and \u00b11.25 for the proposed algorithm.","part":"1"},{"sec":"sec4","text":" Hence, the proposed algorithm outperforms the conventional algorithm in [5] approximately 0.5dB under low SNR shown in Fig. 6.","part":"1"},{"sec":"sec4","text":" In [5], the coarse CFO compensation process is removed by using the joint compensation.","part":"1"},{"sec":"sec4","text":"\nMSE performance of the proposed and conventional work [5]\n\n.","part":"1"}],"links":{"documentLink":"/document/4155677","pdfSize":"1043KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. Heiskala and J. Terrt, OFDM Wireless LANs: A Theoretical and Practical Guide, Sams, Indianapolis, IN, 2001.","title":"OFDM Wireless LANs: A Theoretical and Practical Guide","context":[{"sec":"sec1","text":" The effect of CFO in OFDM systems is the loss of orthogonality between subcarriers, which results in severe performance degradation caused by intercarrier interference (ICI) [6].","part":"1"},{"sec":"sec1","text":"In IEEE 802.11a, both coarse and fine CFO estimations are required, since the CFO estimation range and accuracy of only one CFO estimation is limited [4]\u2013[6].","part":"1"},{"sec":"sec2","text":" The ranges of two CFO estimation processes, coarse CFO estimation with STS (16 samples) and fine CFO estimation with LTS (64 samples), are 625 KHz and 156.25 KHz, respectively [6].","part":"1"}],"refType":"biblio","id":"ref6"}],"articleNumber":"5117844","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Low-complexity carrier frequency offset estimation using novel range pointer method for OFDM-based WLAN systems","publisher":"IEEE","htmlAbstractLink":"/document/5117844/","displayDocTitle":"Low-complexity carrier frequency offset estimation using novel range pointer method for OFDM-based WLAN systems","isConference":true,"htmlLink":"/document/5117844/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117844","openAccessFlag":"F","title":"Low-complexity carrier frequency offset estimation using novel range pointer method for OFDM-based WLAN systems","contentTypeDisplay":"Conferences","mlTime":"PT0.231342S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117845,"references":[{"order":"1","text":"G. Stuber, J. R. Barry, S. W. Mclaughlin, Y. Li, M. A. Ingram, and T. G. Pratt, \"Broadband MIMO-OFDM wireless communications,\" Proceedings of the IEEE, vol. 92, no. 2, pp. 271-294, 2004.","title":"Broadband MIMO-OFDM wireless communications","context":[{"sec":"sec1","text":"Recent studies have proved that the combination of two powerful technologies, multi-input multi-output (MIMO) and orthogonal frequency division multiplexing (OFDM) is the most promising wireless access scheme for B3G (beyond 3G) systems [1], [2].","part":"1"}],"links":{"documentLink":"/document/1266914","pdfSize":"1175KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. J. Paulraj, D. A. Gore, R. U. Nabar, and H. Bolcskei, \"An overview of MIMO communications-a key to gigabit wireless,\" Proceedings of the IEEE, vol. 92, no. 2, pp. 198-218, 2004.","title":"An overview of MIMO communications-a key to gigabit wireless","context":[{"sec":"sec1","text":"Recent studies have proved that the combination of two powerful technologies, multi-input multi-output (MIMO) and orthogonal frequency division multiplexing (OFDM) is the most promising wireless access scheme for B3G (beyond 3G) systems [1], [2].","part":"1"}],"links":{"documentLink":"/document/1266912","pdfSize":"857KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"F. Li, H. Liu, and R. J. Vaccaro, \"Performance analysis for DOA estimation algorithms: unification, simplification, and observations,\" IEEE Trans. on Aerospace and Electronic Systems, vol. 29, no. 4, pp. 1170-1184, 1993.","title":"Performance analysis for DOA estimation algorithms: Unification, simplification, and observations","context":[{"sec":"sec1","text":" By using the perturbation theory [3], [4], our previous study on the SOS-based blind channel estimation in [5] has shown that some conventional SOS-based blind algorithms such as those in [6]\u2013[9] are subject to a signal perturbation error due to the finite data length effect in the calculation of the correlation matrix of the received signal.","part":"1"}],"links":{"documentLink":"/document/259520","pdfSize":"1158KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Z. Xu, \"Perturbation analysis for subspace decomposition with applications in subspace-based algorithms,\" IEEE Trans. on Signal Processing, vol. 50, no. 11, pp. 2820-2830, 2002.","title":"Perturbation analysis for subspace decomposition with applications in subspace-based algorithms","context":[{"sec":"sec1","text":" By using the perturbation theory [3], [4], our previous study on the SOS-based blind channel estimation in [5] has shown that some conventional SOS-based blind algorithms such as those in [6]\u2013[9] are subject to a signal perturbation error due to the finite data length effect in the calculation of the correlation matrix of the received signal.","part":"1"}],"links":{"documentLink":"/document/1041039","pdfSize":"394KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"F. Wan, W.-P. Zhu, and M. N. S. Swamy, \"A semi-blind channel estimation approach for MIMO-OFDM systems,\" IEEE Trans. on Signal Processing, vol. 56, no. 7, pp. 2821-2834, 2008.","title":"A semi-blind channel estimation approach for MIMO-OFDM systems","context":[{"sec":"sec1","text":" By using the perturbation theory [3], [4], our previous study on the SOS-based blind channel estimation in [5] has shown that some conventional SOS-based blind algorithms such as those in [6]\u2013[9] are subject to a signal perturbation error due to the finite data length effect in the calculation of the correlation matrix of the received signal.","part":"1"},{"sec":"sec1","text":" In contrast, the semi-blind algorithm proposed in [5] imposes an ideal nulling constraint on the channel matrix in the absence of noise and therefore, gives a better channel estimation performance.","part":"1"},{"sec":"sec2","text":"An accurate estimation of the second order statistics (SOS) of the received signal in the time-domain, \\$y_{i_{R}}(n)\\$, is essential to blind and semi-blind MIMO-OFDM channel estimation algorithms [5].","part":"1"},{"sec":"sec2","text":" It has been proved in [5] that, when the transmitted frequency-domain signal can be considered as an i.i.d.","part":"1"},{"sec":"sec2","text":" By conducting a perturbation analysis, it has been shown in [5] that, even in the noise-free case, the linear prediction-based blind channel estimation algorithms are subject to a signal perturbation error.","part":"1"}],"links":{"documentLink":"/document/4519398","pdfSize":"558KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Gorokhov and P. Loubaton, \"Blind identification of MIMO-FIR systems: A generalized linear prediction approach,\" Signal Processing, vol. 73 (1-2), pp. 105-124, 1999.","title":"Blind identification of MIMO-FIR systems: A generalized linear prediction approach","context":[{"sec":"sec1","text":" By using the perturbation theory [3], [4], our previous study on the SOS-based blind channel estimation in [5] has shown that some conventional SOS-based blind algorithms such as those in [6]\u2013[9] are subject to a signal perturbation error due to the finite data length effect in the calculation of the correlation matrix of the received signal.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0165-1684(98)00187-X"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Houcke and P. Loubaton, \"A weighted linear prediction approach for the blind CDMA forward link channel estimation,\" in IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 5, 2000, pp. 2937-2940.","title":"A weighted linear prediction approach for the blind CDMA forward link channel estimation","context":[{"sec":"sec1","text":" By using the perturbation theory [3], [4], our previous study on the SOS-based blind channel estimation in [5] has shown that some conventional SOS-based blind algorithms such as those in [6]\u2013[7][9] are subject to a signal perturbation error due to the finite data length effect in the calculation of the correlation matrix of the received signal.","part":"1"}],"links":{"documentLink":"/document/861149","pdfSize":"415KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. K. Tugnait and B. Huang, \"Multistep linear predictors-based blind identification and equalization of multiple-input multiple-output channels,\" IEEE Trans. on Signal Processing, vol. 48, no. 1, pp. 26-38, 2000.","title":"Multistep linear predictors-based blind identification and equalization of multiple-input multiple-output channels","context":[{"sec":"sec1","text":" By using the perturbation theory [3], [4], our previous study on the SOS-based blind channel estimation in [5] has shown that some conventional SOS-based blind algorithms such as those in [6]\u2013[8][9] are subject to a signal perturbation error due to the finite data length effect in the calculation of the correlation matrix of the received signal.","part":"1"}],"links":{"documentLink":"/document/815476","pdfSize":"365KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"T. Chow, B. Wang, and K. Ng, \"Linear prediction based multipath channel identification algorithm,\" IEEE Trans. on Circuits and Systems I: Regular Papers, vol. 50, no. 6, pp. 769-774, 2003.","title":"Linear prediction based multipath channel identification algorithm","context":[{"sec":"sec1","text":" By using the perturbation theory [3], [4], our previous study on the SOS-based blind channel estimation in [5] has shown that some conventional SOS-based blind algorithms such as those in [6]\u2013[9] are subject to a signal perturbation error due to the finite data length effect in the calculation of the correlation matrix of the received signal.","part":"1"}],"links":{"documentLink":"/document/1208618","pdfSize":"298KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"F. Wan, W.-P. Zhu, and M. N. S. Swamy, \"A signal perturbation free transmit scheme for MIMO channel estimation,\" in IEEE Vehicular Technology Conference Fall, 2008.","title":"A signal perturbation free transmit scheme for MIMO channel estimation","context":[{"sec":"sec1","text":" In [10], we have proposed for the MIMO systems a signal-perturbation-free (SPF) transmit scheme, based on which the signal perturbation error can be cancelled at the receiver, leading to a signal-perturbation-free semi-blind MIMO channel estimation algorithm.","part":"1"},{"sec":"sec3","text":" Following a similar manner in the derivation of the signal-perturbation-free transmit structure for the MIMO systems in our previous work [10], the matrices \\${\\bf T}_{{\\rm L}}(k)\\$ and \\$T_R\\ (k)\\$ can be constructed using the singular values \\$\\sigma_{T,i}(k)\\$ and the singular vectors \\${\\bf u}_{T,i}(k)\\$ and \\${\\bf v}_{T,i}(k)\\$.","part":"1"}],"links":{"documentLink":"/document/4656979","pdfSize":"267KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5117845","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"An enhanced scheme for second-order-statistics estimation in MIMO-OFDM systems","publisher":"IEEE","htmlAbstractLink":"/document/5117845/","displayDocTitle":"An enhanced scheme for second-order-statistics estimation in MIMO-OFDM systems","isConference":true,"htmlLink":"/document/5117845/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117845","openAccessFlag":"F","title":"An enhanced scheme for second-order-statistics estimation in MIMO-OFDM systems","contentTypeDisplay":"Conferences","mlTime":"PT0.262616S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117846,"references":[{"order":"1","text":"Y.-W. Lin, H.-Y. Liu, and C.-Y. Lee, \"A 1-GS/s FFT/IFFT processor for UWB applications,\" IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1726-1735, Aug. 2005.","title":"A 1-GS/s FFT/IFFT processor for UWB applications","context":[{"sec":"sec1","text":"In conventional FFT processor design, the pipelined architecture can achieve higher data throughput by applying multiple processing elements (PE) and data paths [1], [2].","part":"1"},{"sec":"sec2a","text":"The radix-8 algorithm has been derived clearly in [1], [3].","part":"1"}],"links":{"documentLink":"/document/1487617","pdfSize":"929KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Y.-W. Lin and C.-Y. Lee, \"Design of an FFT/IFFT processor for MIMO OFDM systems,\" IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 4, pp. 807-815, Apr. 2007.","title":"Design of an FFT/IFFT processor for MIMO OFDM systems","context":[{"sec":"sec1","text":"In conventional FFT processor design, the pipelined architecture can achieve higher data throughput by applying multiple processing elements (PE) and data paths [1], [2].","part":"1"}],"links":{"documentLink":"/document/4155038","pdfSize":"1001KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Y.-W. Lin, H.-Y. Liu, and C.-Y. Lee, \"A dynamic scaling FFT processor for DVB-T applications,\" IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 2005-2013, Nov. 2004.","title":"A dynamic scaling FFT processor for DVB-T applications","context":[{"sec":"sec1","text":" In long-length FFT processor, memory-based architecture with higher radix FFT algorithm such as radix-23 will be a popular architecture as long as the data throughput is not a major issue [3].","part":"1"},{"sec":"sec2a","text":"The radix-8 algorithm has been derived clearly in [1], [3].","part":"1"},{"sec":"sec3b","text":" For these reasons, several dynamic data scaling approaches have been proposed to preserve effective data word-length and avoiding data overflow [3], [8].","part":"1"},{"sec":"sec4","text":" Our design is operated at four data sequences, and Lin's work [3] is operated at two data sequence, both are 2048-point FFT.","part":"1"}],"links":{"documentLink":"/document/1347331","pdfSize":"1178KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Magar, S. Shen, G. Luikuo, M. Fleming, and R. Aguilar, \"An application specific DSP chip set for 100 MHz data rates,\" in Proc. Int. Conf. Acoustics, Speech, and Signal Processing, pp. 1989-1992., Apr. 1988.","title":"An application specific DSP chip set for 100 MHz data rates","context":[{"sec":"sec3a","text":"In conventional memory-based FFT processor, it uses two memory blocks to be computational storage and I/O buffer, and each one has \\$N\\$ word-length [4].","part":"1"}],"links":{"documentLink":"/document/197015","pdfSize":"347KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Radhouane, P. Liu, and C. Modlin, \"Minimizing the memory requirement for continuous flow FFT implementation: continuous flow mixed mode FFT (CFMM-FFT),\" in Proc. IEEE Int. Symp. Circuits Systems (ISCAS), vol. I, pp. 116-119, May, 2000.","title":"Minimizing the memory requirement for continuous flow FFT implementation: Continuous flow mixed mode FFT (CFMM-FFT)","context":[{"sec":"sec3a","text":" Later, continuous-flow FFT is proposed to prevent bit-reversed order output [5].","part":"1"}],"links":{"documentLink":"/document/857040","pdfSize":"423KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"B. G. Jo and M. H. Sunwoo, \"New continuous-flow mixed radix (CFMR) FFT using novel in-place strategy,\" IEEE Trans. Circuits Syst., vol. 52, pp. 911-919, May. 2005.","title":"New continuous-flow mixed radix (CFMR) FFT using novel in-place strategy","context":[{"sec":"sec3a","text":" Then, a new continuous-flow strategy is proposed to apply on mixed-radix FFT algorithms [6].","part":"1"}],"links":{"documentLink":"/document/1427900","pdfSize":"686KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"B. M. Bass, \"A low-power, high-performance, 1024-point FFT processor, \"IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 380-387, Mar. 1999.","title":"A low-power, high-performance, 1024-point FFT processor","context":[{"sec":"sec3a","text":" The cache memory architecture is proposed to reduce amount of main memory accesses [7].","part":"1"}],"links":{"documentLink":"/document/748190","pdfSize":"437KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Y. Chen, Y.-W. Lin, and C.-Y. Lee, \"A block scaling FFT/IFFT processor for Wimax applications,\" in Proc. 2nd IEEE Asian Solid-State Circuits Conf., Hangzhou, China, pp. 203-206, Nov. 2006.","title":"A block scaling FFT/IFFT processor for Wimax applications","context":[{"sec":"sec3a","text":" Furthermore, the ping-pong cache memory architecture is proposed to further reduce memory accesses more efficiently [8].","part":"1"},{"sec":"sec3b","text":" For these reasons, several dynamic data scaling approaches have been proposed to preserve effective data word-length and avoiding data overflow [3], [8].","part":"1"},{"sec":"sec4","text":" With different technology process, we introduce in normalized area and power formulas shown in Eq. 6 and Eq. 7 [8], respectively to be our baseline of performance comparison.","part":"1"}],"links":{"documentLink":"/document/4197625","pdfSize":"5308KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Y.-T. Lin, P.-Y. Tsai, and T.-D. Chiueh, \"Low-power variable-length fast Fourier transform processor,\" In Proc. Comput. Digit. Tech., vol. 152, No. 4, pp. 499-506, July 2005.","context":[{"sec":"sec3c1","text":" Then, we can map all values from 0 to \\$2\\pi\\$ by the stored values from 0 to \\${\\pi\\over 4}\\$, [9].","part":"1"},{"sec":"sec3c2","text":" By substitute with Eq. 4, the area of the modified complex number multiplier can be reduced to 84.2% of the conventional one, [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"G. Zhong, F. Xu, and A. N. Willson Jr., \"A power-scalable reconfigurable FFT/IFFT IC based on a multi-processor ring,\" IEEE J. Solid-State Circuits, vol. 41, pp. 483-495, Feb. 2006.","title":"A power-scalable reconfigurable FFT/IFFT IC based on a multi-processor ring","context":[],"links":{"documentLink":"/document/1583812","pdfSize":"1080KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"E. Bidet, D. Castelain, C. Joanblanq, and P. Senn, \"A fast single-chip implementation of 8192 complex point FFT,\" IEEE J. Solid-State Circuits, vol. 20, pp. 205-300, Mar. 1995","title":"A fast single-chip implementation of 8192 complex point FFT","context":[],"refType":"biblio","id":"ref11"}],"articleNumber":"5117846","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A low power and variable-length FFT processor design for flexible MIMO OFDM systems","publisher":"IEEE","htmlAbstractLink":"/document/5117846/","displayDocTitle":"A low power and variable-length FFT processor design for flexible MIMO OFDM systems","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117846/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117846","openAccessFlag":"F","title":"A low power and variable-length FFT processor design for flexible MIMO OFDM systems","contentTypeDisplay":"Conferences","mlTime":"PT0.245678S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117847,"references":[{"order":"1","text":"G. J. Foschini, \"Layered space-time architecture for wireless communication in a fading environment when using multi-element antennas,\" Bell Labs Technical Journal, vol. 1, no. 2, pp. 41-59, 1996.","title":"Layered space-time architecture for wireless communication in a fading environment when using multi-element antennas","context":[{"sec":"sec1","text":"Multiple Input Multiple Output (MIMO) technology offers an increased bandwidth efficiency and thus enables higher data rates [1].","part":"1"}],"links":{"documentLink":"/document/6770094","pdfSize":"586KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"O. Edfors, M. Sandell, J.-J. van de Beek, D. Sandtr\u00f6m, and F. Sj\u00f6berg, \"An introduction to orthogonal frequency-division multiplexing,\" Division of Signal Processing, Lule\u00e5 University of Technology, Tech. Rep. TULEA 1996:16, 1996.","title":"An introduction to orthogonal frequency-division multiplexing","context":[{"sec":"sec1","text":" The prize that has to be paid for this is that some bandwidth and power is lost in the transmission of the so-called cyclic prefix (CP) [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"O. Edfors, M. Sandell, J.-J. van de Beek, S. K. Wilson, and P. O. B\u00f6rjesson, \"Analysis of DFT-based channel estimators for OFDM,\" Wireless Personal Communications, vol. 12, no. 1, pp. 55-70, Jan 2000.","title":"Analysis of DFT-based channel estimators for OFDM","context":[{"sec":"sec2","text":" In OFDM systems, the main theoretical ideas have been developed in a number of papers [3]\u2013[5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1023/A:1008864109605"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Y. Li, J. Cimini, L.J., and N. Sollenberger, \"Robust channel estimation for OFDM systems with rapid dispersive fading channels,\" Communications, IEEE Transactions on, vol. 46, no. 7, pp. 902-915, Jul 1998.","context":[{"sec":"sec2","text":" In OFDM systems, the main theoretical ideas have been developed in a number of papers [3]\u2013[4][5].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"O. Edfors, M. Sandell, J.-J. van de Beek, S. Wilson, and P. Borjesson, \"OFDM channel estimation by singular value decomposition,\" Communications, IEEE Transactions on, vol. 46, no. 7, pp. 931-939, Jul 1998.","title":"OFDM channel estimation by singular value decomposition","context":[{"sec":"sec2","text":" In OFDM systems, the main theoretical ideas have been developed in a number of papers [3]\u2013[5].","part":"1"},{"sec":"sec4a","text":" This is can be found as [5]\n\nwhere the weighting matrix \\${\\bf W}\\$ is\n where \\${\\bf R}_{hh}\\$ is the channel auto covariance matrix and \\$\\beta\\$ is a constellation dependent constant.","part":"1"},{"sec":"sec4b","text":" In addition, since \\${\\bf R}_{hh}\\$ is a hermitian, positive-semidefinite matrix it is possible to choose \\${\\bf V}={\\bf U}\\$ This allows for the simplified architecture shown in Fig. 6, where \\$\\delta_{0}\\ {\\rm to}\\\n\\delta_{M-1}\\$ are found as [5]\n where \\$\\lambda_{i}\\$ are the singular values of the SVD of \\${\\bf R}_{hh}\\$ and \\$\\delta_{M}\\ {\\rm to}\\ \\delta_{N-1}\\$ are disregarded due to their minor energy content.","part":"1"}],"links":{"documentLink":"/document/701321","pdfSize":"308KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Y. Li, N. Seshadri, and S. Ariyavisitakul, \"Channel estimation for OFDM systems with transmitter diversity in mobile wireless channels,\" Selected Areas in Communications, IEEE Journal on, vol. 17, no. 3, pp. 461-471, Mar 1999.","title":"Channel estimation for OFDM systems with transmitter diversity in mobile wireless channels","context":[{"sec":"sec2","text":" This has also been treated in the literature [6], [7].","part":"1"}],"links":{"documentLink":"/document/753731","pdfSize":"441KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"P. Hammarberg and O. Edfors, \"A comparison of DFT and SVD based channel estimation in MIMO OFDM systems,\" Personal, Indoor and Mobile Radio Communications, 2006 IEEE 17th International Symposium on, pp. 1-5, Sept. 2006.","title":"A comparison of DFT and SVD based channel estimation in MIMO OFDM systems","context":[{"sec":"sec2","text":" This has also been treated in the literature [6], [7].","part":"1"}],"links":{"documentLink":"/document/4022550","pdfSize":"241KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"D. Perels, S. Haene, P. Luethi, A. Burg, N. Felber, W. Fichtner, and H. Bolcskei, \"ASIC implementation of a MIMO-OFDM transceiver for 192 Mbps WLANs,\" Solid-State Circuits Conference, 2005. ESSCIRC 2005. Proceedings of the 31st European, pp. 215-218, Sept. 2005.","title":"ASIC implementation of a MIMO-OFDM transceiver for 192 Mbps WLANs","context":[{"sec":"sec2","text":" The MIMO OFDM implementations available use only basic least square estimates, which do not look at the subcarrier correlation [8], [9].","part":"1"}],"links":{"documentLink":"/document/1541598","pdfSize":"342KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. van Zelst and T. Schenk, \"Implementation of a MIMO OFDM-based wireless LAN system,\" Signal Processing, IEEE Transactions on, vol. 52, no. 2, pp. 483-494, Feb. 2004.","title":"Implementation of a MIMO OFDM-based wireless LAN system","context":[{"sec":"sec2","text":" The MIMO OFDM implementations available use only basic least square estimates, which do not look at the subcarrier correlation [8], [9].","part":"1"}],"links":{"documentLink":"/document/1261334","pdfSize":"466KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"A. Paulraj, R. Nabar, and D. Gore, Introduction to Space-Time Wireless Communications. Cambridge, UK: Cambridge University Press, 2003.","title":"Introduction to Space-Time Wireless Communications","context":[{"sec":"sec3b","text":" The antennas are sufficiently separated to be considered as independent [10].","part":"1"},{"sec":"sec3b2","text":" Exactly how this is done, is not described in detail but a number of different architectures exist [10].","part":"1"}],"refType":"biblio","id":"ref10"}],"articleNumber":"5117847","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Hardware architecture of an SVD based MIMO OFDM channel estimator","publisher":"IEEE","htmlAbstractLink":"/document/5117847/","displayDocTitle":"Hardware architecture of an SVD based MIMO OFDM channel estimator","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117847/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117847","openAccessFlag":"F","title":"Hardware architecture of an SVD based MIMO OFDM channel estimator","contentTypeDisplay":"Conferences","mlTime":"PT0.146171S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117857,"references":[{"order":"1","text":"S. G. Mallat, \"A theory for multi-resolution signal decomposition: The wavelet representation,\" IEEE Trans. on Pattern Analysis and Machine Intelligence, vol. 11, no. 7, pp. 674-693, July 1989.J. Clerk Maxwell, A Treatise on Electricity and Magnetism, 3rd ed., vol. 2. Oxford: Clarendon, 1892, pp.68-73.","context":[{"sec":"sec1","text":"Discrete wavelet transform (DWT) has been used for a wide range of applications, such as speech analysis, numerical analysis, signal analysis, image coding, pattern recognition, computer vision, and biometrics [1].","part":"1"},{"sec":"sec1","text":" Generally, the realization of the 2-D DWT can be classified into two categories: convolution-based operation [1] and lifting-based operation (LDWT) [2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"W. Sweldens, \"The lifting scheme: A custom-design construction of biorthogonal wavelets,\" Applied and Computation Harmonic Analysis, vol. 0015, no. 3, pp.186-200, March 1997.K. Elissa, \"Title of paper if known,\" unpublished.","context":[{"sec":"sec1","text":" Generally, the realization of the 2-D DWT can be classified into two categories: convolution-based operation [1] and lifting-based operation (LDWT) [2].","part":"1"},{"sec":"sec1","text":" Because the convolution-based implementation of DWT has high computational complexity and large memory requirements, the lifting-based implementation of DWT was proposed to overcome drawbacks of the convolution-based DWT [2].","part":"1"},{"sec":"sec2","text":"The lifting-based scheme proposed by Daubechies and Sweldens requires fewer computations than the traditional convolution-based approach [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"J.-R. Ohm, \"Advances in scalable video coding,\" Proc. of The IEEE, vol. 95, no.1, pp. 42-56, Jan. 2005.","title":"Advances in scalable video coding","context":[{"sec":"sec1","text":" The lifting-based scheme can provide a low-complexity solution for image/video compression applications, such as JPEG2000 [10], motion-JPEG2000 [9], MPEG-4 still image coding [10], and MC-EZBC [3].","part":"1"}],"links":{"documentLink":"/document/1369697","pdfSize":"1286KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"C. T. Huang, P. C. Tseng and L. G. Chen, \"Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform,\" IEEE Trans. Signal Processing, vol. 52, no. 4, pp. 1080-1089, Apr. 2004.","title":"Flipping structure: An efficient VLSI architecture for lifting-based discrete wavelet transform","context":[],"links":{"documentLink":"/document/1275679","pdfSize":"798KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"JPEG2000 Part 1 Final Committee Draft Version 1.0, \"ISO/IEC 15444-1 JTC1/SC29 WG1, Information Technology,\" 2000.","context":[{"sec":"sec2","text":"The lifting steps of the 9/7 filter are specified in JPEG2000 [5] and described from Eq. (4) to Eq. (11).","part":"1"},{"sec":"sec2a3","text":" Additionally, the increasing number of the pipelined registers increases the internal memory size of the 2-D DWT architecture [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"P. C. Tseng, C. T. Huang, and L. G. Chen, \"Generic RAM-based architecture for two-dimensional discrete wavelet transform with line-based method,\" in Proc. Asia-Pacific Conference on Circuits and Systems, 2002, pp. 363-366.","title":"Generic RAM-based architecture for two-dimensional discrete wavelet transform with line-based method","context":[],"links":{"documentLink":"/document/1114971","pdfSize":"351KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"C. Xiong, J. Tian, and J. Liu, \"Efficient architectures for two-dimensional discrete wavelet transform using lifting scheme,\" IEEE Trans. on Image processing, vol. 16, no. 3, Mar. 2007.","title":"Efficient architectures for two-dimensional discrete wavelet transform using lifting scheme","context":[],"links":{"documentLink":"/document/4099412","pdfSize":"483KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"H. Liao, M. Kr. Mandal, and B. F. Cockburn, \"Efficient architectures for 1-D and 2-D lifting-based wavelet transforms,\" IEEE Trans. Signal Processing, vol. 52, no. 5, pp. 1315-1326, May 2004.","title":"Efficient architectures for 1-D and 2-D lifting-based wavelet transforms","context":[],"links":{"documentLink":"/document/1284829","pdfSize":"945KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Motion JPEG2000, \"ISO/IEC ISO/IEC 15444-3, Information Technology,\" 2002.","context":[{"sec":"sec1","text":" The lifting-based scheme can provide a low-complexity solution for image/video compression applications, such as JPEG2000 [10], motion-JPEG2000 [9], MPEG-4 still image coding [10], and MC-EZBC [3].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"Coding of Moving Picture and Audio, \"ISO/IEC JTC1/SC29 WG11, Information Technology,\" 2001.","context":[{"sec":"sec1","text":" The lifting-based scheme can provide a low-complexity solution for image/video compression applications, such as JPEG2000 [10], motion-JPEG2000 [9], MPEG-4 still image coding [10], and MC-EZBC [3].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"M. Vishwanath, R. M. Owens, and M. J. Irwin, \"VLSI architecture for the discrete wavelet transform,\" IEEE Transactions on Circuits and Systems II, vol. 42, no. 5, pp. 305-316, May 1995.","title":"VLSI architecture for the discrete wavelet transform","context":[{"sec":"sec1","text":" Several VLSI architectures of 2-D LDWT have been proposed to reduce the transpose memory requirements and communication between the processors, such as the architectures presented in [11] and [12].","part":"1"},{"sec":"sec1","text":" For 9/7 filter with an \\$N\\times N\\$ image, [11] needs \\$22N\\$ and [12] needs \\$14N\\$ sizes of transpose memory.","part":"1"}],"links":{"documentLink":"/document/386170","pdfSize":"1289KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"C.-T. Huang, P.-C. Tseng, and L.-G. Chen, \"Efficient VLSI architecture of lifting-based discrete wavelet transform by systematic design method,\" IEEE International Symposium on Circuits and Systems, vol. 5, pp. 26-29, May 2002.","title":"Efficient VLSI architecture of lifting-based discrete wavelet transform by systematic design method","context":[{"sec":"sec1","text":" Several VLSI architectures of 2-D LDWT have been proposed to reduce the transpose memory requirements and communication between the processors, such as the architectures presented in [11] and [12].","part":"1"},{"sec":"sec1","text":" For 9/7 filter with an \\$N\\times N\\$ image, [11] needs \\$22N\\$ and [12] needs \\$14N\\$ sizes of transpose memory.","part":"1"}],"refType":"biblio","id":"ref12"}],"articleNumber":"5117857","formulaStrippedArticleTitle":"Memory-efficient architecture of 2-D dual-mode discrete wavelet transform using lifting scheme for motion-JPEG2000","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5117857/","displayDocTitle":"Memory-efficient architecture of 2-D dual-mode discrete wavelet transform using lifting scheme for motion-JPEG2000","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5117857/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5117857","openAccessFlag":"F","title":"Memory-efficient architecture of 2-D dual-mode discrete wavelet transform using lifting scheme for motion-JPEG2000","contentTypeDisplay":"Conferences","mlTime":"PT0.269456S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117863,"references":[{"order":"1","text":"J. A. Olsson and P. H\u00e4fliger, \"Mismatch reduction with relative reset in integrate-and-fire photo-pixel array,\" in Proc. IEEE BioCAS, 2008, pp. 277-280.","title":"Mismatch reduction with relative reset in integrate-and-fire photo-pixel array","context":[{"sec":"sec1","text":"The demonstration will be based on a vision sensor published in [1], a so called \u2018octopus retina\u2019.","part":"1"}],"links":{"documentLink":"/document/4696928","pdfSize":"465KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"P. Lichtsteiner and T. Delbruck, \"jAER,\" http://sourceforge. net/projects/ jaer/ .","context":[{"sec":"sec1","text":"We are going to employ the open source software jAER [2], specifically developed to process and visualize AER streams.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Costas-Santos, T. Serrano-Gotarredona, R. Serrano-Gotarredona, and B. Linares-Barranco, \"A spatial contrast retina with on-chip calibration for neuromorphic spike-based AER vision systems,\" IEEE Trans. Circuits and Systems I, vol. 54, no. 7, pp. 1444-1458, 2007.","title":"A spatial contrast retina with on-chip calibration for neuromorphic spike-based AER vision systems","context":[{"sec":"sec2","text":" [3]) select edges, temporal contrast sensor (e.g. [4]) select motion.","part":"1"}],"links":{"documentLink":"/document/4268401","pdfSize":"3787KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"P. Lichtsteiner, C. Posch, and T. Delbruck, \"An 128x128 120db 15uslatency temporal contrast vision sensor,\" IEEE J. Solid State Circuits, vol. 43, no. 2, pp. 566-576, 2007.","title":"An 128x128 120db 15uslatency temporal contrast vision sensor","context":[{"sec":"sec2","text":" [4]) select motion.","part":"1"}],"links":{"documentLink":"/document/4444573","pdfSize":"2528KB"},"refType":"biblio","id":"ref4"}],"articleNumber":"5117863","formulaStrippedArticleTitle":"Live demonstration of an asynchronous integrate-and-fire pixel-event vision sensor","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","displayDocTitle":"Live demonstration of an asynchronous integrate-and-fire pixel-event vision sensor","htmlAbstractLink":"/document/5117863/","isConference":true,"htmlLink":"/document/5117863/","isStaticHtml":true,"isDynamicHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5117863","openAccessFlag":"F","title":"Live demonstration of an asynchronous integrate-and-fire pixel-event vision sensor","contentTypeDisplay":"Conferences","mlTime":"PT0.033883S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117864,"references":[{"order":"1","text":"Han Su and Feng-Gang Huang, \"Human gait recognition based on motion analysis,\" 2005 International Conference on Machine Learning and Cybernetics, Aug. 2005, vol. 7, pp. 4464-468.","title":"Human gait recognition based on motion analysis","context":[{"sec":"sec1","text":" Works on human gait recognition [1], standing posture recognition with different arm poses [2] and dynamic gesture such as sign language recognition [3] were presented.","part":"1"},{"sec":"sec1","text":" As a matter of fact, the first step of many computer vision algorithms is to remove the background and extract object edges or motion contours [1] [9].","part":"1"},{"sec":"sec2","text":" This shows great computational efficiency as compared to conventional image sensors used in other systems [1] [9].","part":"1"}],"links":{"documentLink":"/document/1527725","pdfSize":"601KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Boulay B., et al., \"Posture recognition with a 3D human model,\" The IEE International Symposium on Imaging for Crime Detection and Prevention, Jun. 2005, pp.135-138.","title":"Posture recognition with a 3D human model","context":[{"sec":"sec1","text":" Works on human gait recognition [1], standing posture recognition with different arm poses [2] and dynamic gesture such as sign language recognition [3] were presented.","part":"1"}],"links":{"documentLink":"/document/1515879","pdfSize":"679KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Isaacs J. and Foo S., \"Hand pose estimation for American sign language recognition,\" 36th Southeastern Symposium on System Theory, 2004, pp. 132-136.","title":"Hand pose estimation for American sign language recognition","context":[{"sec":"sec1","text":" Works on human gait recognition [1], standing posture recognition with different arm poses [2] and dynamic gesture such as sign language recognition [3] were presented.","part":"1"}],"links":{"documentLink":"/document/1295634","pdfSize":"561KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Takahashi K., et al.,, \"Remarks on Real-Time Human Posture Estimation from Silhouette Image Using Neural Network,\" IEEE International Conference on Systems, Man and Cybernetics, Oct. 2004, pp. 370-375.","title":"Remarks on Real-Time Human Posture Estimation from Silhouette Image Using Neural Network","context":[{"sec":"sec1","text":" In general, those approaches first detect moving objects by the analysis of video stream, then extract human silhouettes using background subtraction technique [4] [5].","part":"1"}],"links":{"documentLink":"/document/1398325","pdfSize":"501KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"E. H-Jaraha, et al., \"Detected motion classification with a doublebackground and a Neighborhood-based difference,\" Pattern Recognition Letters, 2003, Vol. 24, pp. 2079-2092.","title":"Detected motion classification with a doublebackground and a Neighborhood-based difference","context":[{"sec":"sec1","text":" In general, those approaches first detect moving objects by the analysis of video stream, then extract human silhouettes using background subtraction technique [4] [5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0167-8655(03)00045-X"},"refType":"biblio","id":"ref5"},{"order":"6","text":"L.H.W. Aloysius, et al., \"Human posture recognition in video sequence using Pseudo 2-D Hidden Markov Models,\" 8th Control, Automation, Robotics and Vision Conference, 2004, Dec. 2004, pp. 712-716.","title":"Human posture recognition in video sequence using Pseudo 2-D Hidden Markov Models, 8th Control, Automation","context":[{"sec":"sec1","text":" Blob metrics are represented into multiple appearance models [6] and finally posture profiling is conducted based on frame-by-frame posture classification algorithms.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Spagnolo P., et al., \"Posture estimation in visual surveillance of archaeological sites,\" IEEE Conference on Advanced Video and Signal Based Surveillance, Jul. 2003, pp. 277-283.","title":"Posture estimation in visual surveillance of archaeological sites","context":[{"sec":"sec1","text":" Due to the complexity, these algorithms are implemented on powerful computers, even when recognizing only a small subset of human body postures, such as standing, bending, sitting and lying [7].","part":"1"}],"links":{"documentLink":"/document/1217932","pdfSize":"243KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"E. Culurciello and A. Savvides, \"Address-Event Image Sensor Network, ISCAS 2006, 21-24 May 2006, pp. 955-958.","context":[{"sec":"sec1","text":" Large amounts of unimportant data have to be read and processed before obtaining the features of interest [8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"Triesch J. and von der Malsburg C.,\"A system for person-independent hand posture recognition against complex backgrounds,\" IEEE IEEE TPAMI, Vol. 23, Dec. 2001, pp. 1449-1453.","title":"A system for person-independent hand posture recognition against complex backgrounds","context":[{"sec":"sec1","text":" As a matter of fact, the first step of many computer vision algorithms is to remove the background and extract object edges or motion contours [1] [9].","part":"1"},{"sec":"sec2","text":" This shows great computational efficiency as compared to conventional image sensors used in other systems [1] [9].","part":"1"}],"links":{"documentLink":"/document/977568","pdfSize":"407KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Z.M. Fu, E. Culurciello, \"A 1.2mW CMOS Temporal-Difference Image Sensor for Sensor Networks,\" ISCAS 2008, May 2008, pp. 1064-1067.","title":"A 1.2mW CMOS Temporal-Difference Image Sensor for Sensor Networks","context":[{"sec":"sec2","text":" It includes an image sensor working at temporal difference mode (MotoTrigger [10]), a hierarchical edge feature extraction unit and a classifier with a set of library postures.","part":"1"}],"links":{"documentLink":"/document/4541605","pdfSize":"315KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Thomas Serre, \"Learning a Dictionary of Shape-Components in Visual Cortex: Comparison with Neurons, Humans and Machines,\" Ph.D Thesis of Brain and Cognitive Sciences Department, MIT, April, 2006.","title":"Learning a Dictionary of Shape-Components in Visual Cortex: Comparison with Neurons, Humans and Machines,","context":[{"sec":"sec3","text":" Inspired by the pioneering work in the modeling of the human visual system [11], which involves tuning and selection of maximal responses at different topological scales, we perform edge extraction at 3 resolution levels.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"Yongsheng Gao and Leung M.K.H., \"Face recognition using line edge map,\" IEEE TPAMI, Jun. 2002, pp. 764-779.","title":"Face recognition using line edge map","context":[{"sec":"sec3b","text":"In computer vision, a large number of object recognition algorithms were reported based on Line Segment Hausdorff Distance [12].","part":"1"},{"sec":"sec3b","text":"Our definition differs with that described in [12], where the parallel distance of two lines is considered to be zero if one line is within the vicinity of the other.","part":"1"},{"sec":"sec3c","text":" As witnessed in face recognition, two face images are aligned based on the location of the eyes [12].","part":"1"}],"links":{"documentLink":"/document/1008383","pdfSize":"681KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5117864","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A bio-inspired event-based size and position invariant human posture recognition algorithm","publisher":"IEEE","displayDocTitle":"A bio-inspired event-based size and position invariant human posture recognition algorithm","htmlAbstractLink":"/document/5117864/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117864/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117864","openAccessFlag":"F","title":"A bio-inspired event-based size and position invariant human posture recognition algorithm","contentTypeDisplay":"Conferences","mlTime":"PT0.209208S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117865,"references":[{"order":"1","text":"Z.M. Fu, E. Culurciello, \"A 1.2mW CMOS Temporal-Difference Image Sensor for Sensor Networks,\" ISCAS 2008, May 2008, pp. 1064-1067.","title":"A 1.2mW CMOS Temporal-Difference Image Sensor for Sensor Networks","context":[{"sec":"sec2","text":"The equipment of the proposed demo system includes an image sensor working at temporal difference mode (Mo-toTrigger [1]), an OpalKelly 3001v2 FPGA board to perform hierarchical edge feature extraction and posture classification, a laptop computer providing user interface to display the recognition result.","part":"1"}],"links":{"documentLink":"/document/4541605","pdfSize":"315KB"},"refType":"biblio","id":"ref1"}],"articleNumber":"5117865","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Live demonstration: A bio-inspired event-based size and position invariant human posture recognition algorithm","publisher":"IEEE","htmlAbstractLink":"/document/5117865/","displayDocTitle":"Live demonstration: A bio-inspired event-based size and position invariant human posture recognition algorithm","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117865/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117865","openAccessFlag":"F","title":"Live demonstration: A bio-inspired event-based size and position invariant human posture recognition algorithm","contentTypeDisplay":"Conferences","mlTime":"PT0.018145S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117867,"references":[{"order":"1","text":"Available: http://www.youtube.com/watch?v=lwvTyC7m4LQ","context":[{"sec":"sec1","text":" One example available online [1] shows a Sarcos industrial robot balancing a pole approximately 1m long with a weighted top and two colored markers which are used for tracking.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"A 128x128 120dB 15us Latency Asynchronous Temporal Contrast Vision Sensor, (2007) Lichtsteiner, P., C. Posch and T. Delbruck. IEEE Journal of Solid State Circuits, Feb. 2008, 43(2) 566-576.","context":[{"sec":"sec2","text":"The dynamic vision sensor (DVS) [2], [5] used as a pair in this demonstration is an address-event silicon retina that responds to temporal contrast (Fig 1).","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Fast sensory motor control based on event-based hybrid neuromorphic-procedural system. (2007) T. Delbruck, T. and P. Lichtsteiner, ISCAS 2007, New Orleans, 27-30 May 2007 Page(s):845-848.","context":[{"sec":"sec7","text":" The average update rate is about 4 times higher than observed in a previous robotic goalie [3], because here the average event rate is much higher.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"Frame-free dynamic digital vision, T. Delbruck, Proceedings of Intl. Symposium on Secure-Life Electronics, Advanced Electronics for Quality Life and Society, University of Tokyo, Tokyo, Japan, Mar. 6-7, 2008, pp. 21-26.","context":[{"sec":"sec4","text":"Processing of TAEs from the 2 DVSs and generation of desired hand positions is computed on a 2.6GHz Core2 Duo PC running Windows XP and jAER [4], [6], a Java software package that facilitates computation in AE-based systems.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Available: http://siliconretina.ini.uzh.ch","context":[{"sec":"sec2","text":"The dynamic vision sensor (DVS) [2], [5] used as a pair in this demonstration is an address-event silicon retina that responds to temporal contrast (Fig 1).","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Available: http://jaer.wiki.sourceforge.net","context":[{"sec":"sec4","text":"Processing of TAEs from the 2 DVSs and generation of desired hand positions is computed on a 2.6GHz Core2 Duo PC running Windows XP and jAER [4], [6], a Java software package that facilitates computation in AE-based systems.","part":"1"},{"sec":"sec4","text":" All source code for the balancer is open-source and can be examined in the package ch.unizh.ini.jaer.projects. pencilbalancer in the jAER project [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Available: http://www.ini.uzh.ch/~conradt/projects/PencilBalancer.","context":[{"sec":"sec7","text":"Videos of the balancer in operation that demonstrate its performance are available online [7].","part":"1"}],"refType":"biblio","id":"ref7"}],"articleNumber":"5117867","formulaStrippedArticleTitle":"A pencil balancing robot using a pair of AER dynamic vision sensors","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5117867/","displayDocTitle":"A pencil balancing robot using a pair of AER dynamic vision sensors","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5117867/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5117867","openAccessFlag":"F","title":"A pencil balancing robot using a pair of AER dynamic vision sensors","contentTypeDisplay":"Conferences","mlTime":"PT0.037184S","lastupdate":"2021-10-21","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117872,"references":[{"order":"1","text":"S. Haene, D. Perels, and A. Burg, \"A real-time 4-stream MIMO-OFDM transceiver: System design, FPGA implementation, and characterization,\" IEEE J. Select. Areas Commun., vol. 26, no. 6, pp. 877-889, Aug. 2008.","title":"A real-time 4-stream MIMO-OFDM transceiver: System design, FPGA implementation, and characterization","context":[{"sec":"sec1","text":" Although the performance improvement of MIMO in terms of throughput and/or quality of service entails high signal processing complexity, it has been shown that MIMO is feasible in practice for up to four streams [1].","part":"1"},{"sec":"sec1","text":" [1], [3], [4], or performing offline processing, e.g. [5], [6].","part":"1"},{"sec":"sec1","text":"Contributions: This paper describes an FPGA-based hardware platform and the necessary extensions of [1] in order to obtain MU-MIMO-OFDM communication capabilities.","part":"1"},{"sec":"sec2","text":"The former hardware platform described in [1] consists of one XILINX Virtex-II FPGA, two digital-to-analog conversion (DAC) and analog-to-digital conversion (ADC) modules, and four super-heterodyne RF chains.","part":"1"},{"sec":"sec3","text":" A detailed description of its implementation can be found in [1].","part":"1"},{"sec":"sec3a","text":"The MIMO PHY layer is based on [1] and the modulation parameters of the PHY layer are summarized in Tbl.","part":"1"},{"sec":"sec6","text":" The addition of an embedded MAC layer to the PHY layer of [1] enables experiments involving cross-layer, real-time, and space-division multiple access (SDMA) aspects, such as, e.g., rate adaptation, feedback of channel state information, or MU scheduling algorithms.","part":"1"}],"links":{"documentLink":"/document/4586305","pdfSize":"575KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"D. Gesbert, M. Kountouris, R. Heath, C.-B. Chae, and T. Salzer, \"Shifting the MIMO paradigm,\" IEEE Signal Processing Mag., vol. 24, no. 5, pp. 36-46, Sep. 2007.","title":"Shifting the MIMO paradigm","context":[{"sec":"sec1","text":"In MIMO communication, the shift from single-user to multi-user scenarios requires changes in the PHY layer as well as in the MAC layer [2].","part":"1"}],"links":{"documentLink":"/document/4350224","pdfSize":"766KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Mehlf\u00fchrer, M. Rupp, F. Kaltenberger, and G. Humer, \"A scalable rapid prototyping system for real-time MIMO OFDM transmissions,\" in Proc. 2nd IEE/EURASIP Conference on DSP enabled Radio, Sep. 2005, pp. 7-14.","title":"A scalable rapid prototyping system for real-time MIMO OFDM transmissions","context":[{"sec":"sec1","text":" Various testbeds focusing on implementation aspects of the single-user MIMO PHY layer exist, either running in real-time, e.g. [1], [3], [4], or performing offline processing, e.g. [5], [6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ic:20050372"},"refType":"biblio","id":"ref3"},{"order":"4","text":"T. Haustein, A. Forck, H. G\u00e4bler, V. Jungnickel, and S. Schiffermller, \"Real-time signal processing for multiantenna systems: Algorithms, optimization, and implementation on an experimental testbed,\" EURASIP Journal on Applied Signal Processing, vol. 2006, 2006.","title":"Real-time signal processing for multiantenna systems: Algorithms, optimization, and implementation on an experimental testbed","context":[{"sec":"sec1","text":" Various testbeds focusing on implementation aspects of the single-user MIMO PHY layer exist, either running in real-time, e.g. [1], [3], [4], or performing offline processing, e.g. [5], [6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1155/ASP/2006/27573"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Rao, S. Lang, and B. Daneshrad, \"Field measurements with a 5.25 GHz broadband MIMO-OFDM communication system,\" IEEE Trans. Wireless Commun., vol. 6, no. 8, pp. 2848-2859, Aug. 2007.","title":"Field measurements with a 5.25 GHz broadband MIMO-OFDM communication system","context":[{"sec":"sec1","text":" [5], [6].","part":"1"}],"links":{"documentLink":"/document/4290027","pdfSize":"1986KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K. Nishimori, R. Kudo, Y. Takatoti, A. Ohta, and K. Tsunekawa, \"Performance evaluation of 8 x 8 multi-user MIMO-OFDM testbed in an actual indoor environment,\" in IEEE 17th International Symp. on Personal, Indoor and Mobile Radio Comm., Sep. 2006, pp. 1-5.","title":"Performance evaluation of 8 x 8 multi-user MIMO-OFDM testbed in an actual indoor environment","context":[{"sec":"sec1","text":" Various testbeds focusing on implementation aspects of the single-user MIMO PHY layer exist, either running in real-time, e.g. [1], [3], [4], or performing offline processing, e.g. [5], [6].","part":"1"},{"sec":"sec1","text":" In [6] for example, transmit beam-forming experiments for MU-MIMO communications on an offline-processing-based testbed have been described.","part":"1"}],"links":{"documentLink":"/document/4022536","pdfSize":"2843KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"T. Wirth, V. Jungnickel, A. Forck, S. Wahls, H. Gaebler, T. Haustein, J. Eichinger, D. Monge, E. Schulz, C. Juchems, F. Luhn, and R. Zavrtak, \"Phy 51-3 - realtime multi-user multi-antenna downlink measurements,\" in IEEE Wireless Comm. and Netw. Conf. (WCNC'08), Apr. 2008, pp. 1328-1333.","title":"Phy 51-3 - realtime multi-user multi-antenna downlink measurements","context":[{"sec":"sec1","text":" A real-time MU-MIMO implementation and corresponding measurements based on the forthcoming longterm evolution of the 3G air interface can be found in [7].","part":"1"}],"links":{"documentLink":"/document/4489270","pdfSize":"452KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. Burg, S. Haene, D. Perels, P. Luethi, N. Felber, and W. Fichtner, \"Algorithm and VLSI architecture for linear MMSE detection in MIMO-OFDM systems,\" in Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS'06).","title":"Algorithm and VLSI architecture for linear MMSE detection in MIMO-OFDM systems","context":[{"sec":"sec4a","text":"The latency introduced by the PHY layer varies with the frame length due to the preprocessing latency [8].","part":"1"}],"links":{"documentLink":"/document/1693531","pdfSize":"3823KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"V. Erceg and et al., TGn channel models. IEEE 802.11-03/940r4, May 2004.","context":[{"sec":"sec4b","text":" Therefore, uni-directional measurements of the frame error rate for different frame lengths and the IEEE TGn channel model A (flat-fading) and C (residential, 200 ns maximum delay spread) [9] were carried out.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"N. L. for Applied Network Research (NLANR)/Distributed Applications Support Team (DAST), \"Iperf, measuring maximum TCP and UDP bandwidth performance,\" 2005, http://dast.nlanr.net/Projects/Iperf/, http://openmaniak.com/iperf.php.","context":[{"sec":"sec4b1","text":"Over-the-air measurements were carried out using the Iperf-tool [10].","part":"1"}],"refType":"biblio","id":"ref10"}],"articleNumber":"5117872","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Hardware platform and implementation of a real-time multi-user MIMO-OFDM testbed","publisher":"IEEE","htmlAbstractLink":"/document/5117872/","displayDocTitle":"Hardware platform and implementation of a real-time multi-user MIMO-OFDM testbed","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117872/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117872","openAccessFlag":"F","title":"Hardware platform and implementation of a real-time multi-user MIMO-OFDM testbed","contentTypeDisplay":"Conferences","mlTime":"PT0.225106S","lastupdate":"2021-08-14","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117874,"references":[{"order":"1","text":"M. Cui, H. Murata, and K. Araki, \"FPGA implementation of 4x4 MIMO test-bed for spatial multiplexing systems,\" in Proc. of PIMRC 2004, vol. 4, Barcelona, Spain, Sept.5V8 2004, pp. 3045V3048.","context":[{"sec":"sec1","text":"In the published, Field Programmable Gate Array (FPGA) devices [1], development and testing of a mobile WiMAX physical-layer [2], utilizes software radio solution [3], mixed hardware-software testbed [4] have been developed and published.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Su Hu, Gang Wu, Yong Liang Guan, Choi Look Law, Yanxin Yan and Shaoqian Li, \"Development and Performance Evaluation of Mobile WiMAX Testbed,\" in Proc. of WIMAX 2007, Mar. 2007, pp. 104-107.","title":"Development and Performance Evaluation of Mobile WiMAX Testbed","context":[{"sec":"sec1","text":"In the published, Field Programmable Gate Array (FPGA) devices [1], development and testing of a mobile WiMAX physical-layer [2], utilizes software radio solution [3], mixed hardware-software testbed [4] have been developed and published.","part":"1"}],"links":{"documentLink":"/document/4156104","pdfSize":"294KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Jamieson, S. Melvin and J. Ilow, \"Rapid Prototyping Hardware Platforms for the Development and Testing of OFDM based Communication Systems,\" in Proc. of CNSR 2005, May 2005, pp. 57-62.","title":"Rapid Prototyping Hardware Platforms for the Development and Testing of OFDM based Communication Systems","context":[{"sec":"sec1","text":"In the published, Field Programmable Gate Array (FPGA) devices [1], development and testing of a mobile WiMAX physical-layer [2], utilizes software radio solution [3], mixed hardware-software testbed [4] have been developed and published.","part":"1"}],"links":{"documentLink":"/document/1429945","pdfSize":"349KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Nicola, A. Dassatti, G. Masera, A. Concil and A. Poloni, \"Mixed Hardware-Software Testbed for IEEE-802.11n,\" in Proc. of TRIDNT. 2006, Mar. 2006, pp. 8.","title":"Mixed Hardware-Software Testbed for IEEE-802.11n","context":[{"sec":"sec1","text":"In the published, Field Programmable Gate Array (FPGA) devices [1], development and testing of a mobile WiMAX physical-layer [2], utilizes software radio solution [3], mixed hardware-software testbed [4] have been developed and published.","part":"1"}],"links":{"documentLink":"/document/1649185","pdfSize":"763KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J. M. Lin and H. P. Ma, \"A Baseband Transceiver for IEEE 802.16e-2005 MIMO-OFDMA Uplink Communications,\" in Proc. IEEE GLOBECOM, Nov. 2007, pp. 4291-4295.","title":"A Baseband Transceiver for IEEE 802.16e-2005 MIMO-OFDMA Uplink Communications","context":[{"sec":"sec2a3","text":" According to the derived equation in [5], ICI signal reconstruction requires lots of complex value multiplications and divisions.","part":"1"}],"links":{"documentLink":"/document/4411726","pdfSize":"444KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Y. Yingwei and G. B. Giannakis, \"Blind Carrier Frequency Offset Estimation in SISO, MIMO and Multiuser OFDM Systems,\" IEEE Trans. Commun., vol. 53, no. 1, pp. 173-183, Jan. 2005.","title":"Blind Carrier Frequency Offset Estimation in SISO, MIMO and Multiuser OFDM Systems","context":[{"sec":"sec5b","text":" The results show that the proposed method is much better than [6] no matter how worse the CFO impairment is.","part":"1"}],"links":{"documentLink":"/document/1391202","pdfSize":"461KB"},"refType":"biblio","id":"ref6"}],"articleNumber":"5117874","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A baseband testbed for uplink mobile MIMO WiMAX communications","publisher":"IEEE","htmlAbstractLink":"/document/5117874/","displayDocTitle":"A baseband testbed for uplink mobile MIMO WiMAX communications","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117874/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117874","openAccessFlag":"F","title":"A baseband testbed for uplink mobile MIMO WiMAX communications","contentTypeDisplay":"Conferences","mlTime":"PT0.096938S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117875,"references":[{"order":"1","text":"M. Cui, H. Murata, and K. Araki, \"FPGA implementation of 4x4 MIMO test-bed for spatial multiplexing systems,\" in Proc. of PIMRC 2004, vol. 4, Barcelona, Spain, Sept.5V8 2004, pp. 3045V3048.","context":[{"sec":"sec3","text":" In the literature, Field Programmable Gate Array (FPGA) devices [1], development and testing of a mobile WiMAX physical-layer [2], utilizes software radio solution [3], mixed hardware-software testbed [4] have been developed and published.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Su Hu, Gang Wu, Yong Liang Guan, Choi Look Law, Yanxin Yan and Shaoqian Li, \"Development and Performance Evaluation of Mobile WiMAX Testbed,\" in Proc. of WIMAX 2007, Mar. 2007, pp. 104-107.","title":"Development and Performance Evaluation of Mobile WiMAX Testbed","context":[{"sec":"sec3","text":" In the literature, Field Programmable Gate Array (FPGA) devices [1], development and testing of a mobile WiMAX physical-layer [2], utilizes software radio solution [3], mixed hardware-software testbed [4] have been developed and published.","part":"1"}],"links":{"documentLink":"/document/4156104","pdfSize":"294KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Jamieson, S. Melvin and J. Ilow, \"Rapid Prototyping Hardware Platforms for the Development and Testing of OFDM based Communication Systems,\" in Proc. of CNSR 2005, May 2005, pp. 57-62.","title":"Rapid Prototyping Hardware Platforms for the Development and Testing of OFDM based Communication Systems","context":[{"sec":"sec3","text":" In the literature, Field Programmable Gate Array (FPGA) devices [1], development and testing of a mobile WiMAX physical-layer [2], utilizes software radio solution [3], mixed hardware-software testbed [4] have been developed and published.","part":"1"}],"links":{"documentLink":"/document/1429945","pdfSize":"349KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Nicola, A. Dassatti, G. Masera, A. Concil and A. Poloni, \"Mixed Hardware-Software Testbed for IEEE-802.11n,\" in Proc. of TRIDNT. 2006, Mar. 2006, pp. 8.","title":"Mixed Hardware-Software Testbed for IEEE-802.11n","context":[{"sec":"sec3","text":" In the literature, Field Programmable Gate Array (FPGA) devices [1], development and testing of a mobile WiMAX physical-layer [2], utilizes software radio solution [3], mixed hardware-software testbed [4] have been developed and published.","part":"1"}],"links":{"documentLink":"/document/1649185","pdfSize":"763KB"},"refType":"biblio","id":"ref4"}],"articleNumber":"5117875","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Live demonstration: A baseband testbed for uplink mobile MIMO WiMAX communications","publisher":"IEEE","htmlAbstractLink":"/document/5117875/","displayDocTitle":"Live demonstration: A baseband testbed for uplink mobile MIMO WiMAX communications","isConference":true,"htmlLink":"/document/5117875/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117875","openAccessFlag":"F","title":"Live demonstration: A baseband testbed for uplink mobile MIMO WiMAX communications","contentTypeDisplay":"Conferences","mlTime":"PT0.187729S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117877,"references":[{"order":"1","text":"Charge Pump Circuit Design, Feng, P. and Samaddar, T., McGraw-Hill, 2006.","context":[{"sec":"sec1","text":"On-chip voltage multiplication based on charge-pumps [1] requires bulky capacitors to ensure moderate ripples on the raised voltage during inherent switching, as well as load transitions.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Steensgaard, J. - \"Bootstrapped low-voltage analog switches\", Proc. of ISCAS, Vol. 2, pp. 29-32, May, 1999.","title":"Bootstrapped low-voltage analog switches","context":[{"sec":"sec1","text":"A standard alternative is the bootstrapping technique [2]\u2013[5], using an external capacitor \\${\\rm C}_{{\\rm B}}\\$, whose positive terminal, at potential \\${\\rm V}_{{\\rm BOOT}}\\$, is connected to \\${\\rm PV}_{{\\rm IN}}\\$ either through an internal switch \\${\\rm M}_{{\\rm SW}}\\$ or an external Schottky diode.","part":"1"}],"links":{"documentLink":"/document/780611","pdfSize":"428KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Power Sources and Supplies: World Class Design, Brown M., Kularatna, N. and Sanjaya, M., Newnes, 2007.","context":[{"sec":"sec1","text":"A standard alternative is the bootstrapping technique [2]\u2013[3][5], using an external capacitor \\${\\rm C}_{{\\rm B}}\\$, whose positive terminal, at potential \\${\\rm V}_{{\\rm BOOT}}\\$, is connected to \\${\\rm PV}_{{\\rm IN}}\\$ either through an internal switch \\${\\rm M}_{{\\rm SW}}\\$ or an external Schottky diode.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"Aksin, D., Al-Shyoukh, M. and Maloberti, F. - \"Swithcing Bootstrapping for Precise Sampling Beyond Supply Voltage\", IEEE JSSC, Vol. 41, No.8, August 2006.","title":"Swithcing Bootstrapping for Precise Sampling Beyond Supply Voltage","context":[{"sec":"sec1","text":"A standard alternative is the bootstrapping technique [2]\u2013[4][5], using an external capacitor \\${\\rm C}_{{\\rm B}}\\$, whose positive terminal, at potential \\${\\rm V}_{{\\rm BOOT}}\\$, is connected to \\${\\rm PV}_{{\\rm IN}}\\$ either through an internal switch \\${\\rm M}_{{\\rm SW}}\\$ or an external Schottky diode.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Smart Power ICs: Technologies and Applications, Bruno Murari et al., Springer, 2002.","title":"Technologies and Applications. Bruno Murari et al","context":[{"sec":"sec1","text":"A standard alternative is the bootstrapping technique [2]\u2013[5], using an external capacitor \\${\\rm C}_{{\\rm B}}\\$, whose positive terminal, at potential \\${\\rm V}_{{\\rm BOOT}}\\$, is connected to \\${\\rm PV}_{{\\rm IN}}\\$ either through an internal switch \\${\\rm M}_{{\\rm SW}}\\$ or an external Schottky diode.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"De Lima, J., Saez, R. and Pimenta, W. - \"Bootstrap Clamping Circuit for DC/DC Regulators and Method Thereof\", Patent Pending, Freescale Semiconductor.","title":"Bootstrap Clamping Circuit for DC/DC Regulators and Method Thereof","context":[{"sec":"sec1","text":"To overcome such limitations, this paper introduces a simple and fast active clamping that controls \\${\\rm V}_{{\\rm BC}}\\$ within good precision against PVT spread, whereas employing only low-and medium-voltage devices [6].","part":"1"}],"refType":"biblio","id":"ref6"}],"articleNumber":"5117877","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A current-mode active clampling for boostrap circuit applied to DC/DC buck converters","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5117877/","isConference":true,"htmlLink":"/document/5117877/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"A current-mode active clampling for boostrap circuit applied to DC/DC buck converters","articleId":"5117877","openAccessFlag":"F","title":"A current-mode active clampling for boostrap circuit applied to DC/DC buck converters","contentTypeDisplay":"Conferences","mlTime":"PT0.048814S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117900,"references":[{"order":"1","text":"R. Gallager, \"Low-density parity-check Codes,\" IRE Trans. Inf. Theory, vol. 7, pp. 21-28, Jan. 1962.","title":"Low-density parity-check Codes","context":[{"sec":"sec1","text":"Since the rediscovery of low-density parity-check (LDPC) codes [1] by Mackay [2], LDPC codes have attracted tremendous research interest because of their near-capacity performance and their potential of highly parallel implementation of decoder.","part":"1"}],"links":{"documentLink":"/document/1057683","pdfSize":"1001KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"D. Mackay, \"Good error correcting codes based on very sparse matrices,\" IEEE Trans. Inform. Theory, vol. 45, no. 2, pp. 399-431, Mar. 1999.","title":"Good error correcting codes based on very sparse matrices","context":[{"sec":"sec1","text":"Since the rediscovery of low-density parity-check (LDPC) codes [1] by Mackay [2], LDPC codes have attracted tremendous research interest because of their near-capacity performance and their potential of highly parallel implementation of decoder.","part":"1"},{"sec":"sec1","text":" Sum-product algorithm (SPA) [2] and minimum sum algorithm (MSA) [5] can be used in the operations of check and variable nodes.","part":"1"}],"links":{"documentLink":"/document/748992","pdfSize":"1422KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"IEEE 802.16e WiMAX Standard, IEEE P802.16e-2005, Oct. 2005","context":[{"sec":"sec1","text":" LDPC codes are included in many standards such as IEEE 802.16e (WiMax) [3].","part":"1"},{"sec":"sec2a","text":"The \\$M\\times N\\$ PCM \\$H\\equiv[H_{ij}]\\$ of the quasi-cyclic (QC) LDPC code specified in the standard of WiMax [3] is constructed based on an \\$M_{b}\\times N_{b}\\$ matrix \\$H_{b}\\$, where \\$M=zM_{b}, N=zN_{b}\\$, and \\$z\\$ is a positive integer.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"R. M. Tanner, \"A recursive approach to low complexity codes,\" IEEE Trans. Inform. Theory, vol. IT-27, pp. 533-547, Sep. 1981.","title":"A recursive approach to low complexity codes","context":[{"sec":"sec1","text":" LDPC codes can be decoded by message passing decoding (MPD) algorithms based on the Tanner graph [4] of its parity check matrices (PCMs).","part":"1"}],"links":{"documentLink":"/document/1056404","pdfSize":"1849KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M. Fossorier, M. Mihaljevic, and H. Imai, \"Reduced complexity iterative decoding of low-density parity check codes based on belief propagation\", IEEE Trans. Commum., vol. 47, pp. 673-680, May 1999.","title":"Reduced complexity iterative decoding of low-density parity check codes based on belief propagation","context":[{"sec":"sec1","text":" Sum-product algorithm (SPA) [2] and minimum sum algorithm (MSA) [5] can be used in the operations of check and variable nodes.","part":"1"}],"links":{"documentLink":"/document/768759","pdfSize":"189KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. Chen and M. Fossorier, \"Density evolution for two improved BP-based decoding algorithms of LDPC codes,\" IEEE Commum. Lett., vol. 6, pp. 208-210, May 2002.","title":"Density evolution for two improved BP-based decoding algorithms of LDPC codes","context":[{"sec":"sec1","text":" It was demonstrated in [6] that the offset MSA (OMSA) can achieve the same bit error rate (BER) with a loss of 0.05 dB in signal-to-noise ratio and lower complexity as compared to SPA.","part":"1"},{"sec":"sec3a","text":"Like offset MSA in [6], we can introduce an offset factor to (7) for improving the error performance.","part":"1"}],"links":{"documentLink":"/document/1001666","pdfSize":"198KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"D.E. Hocevar, \"A reduced complexity decoder architecture via layered decoding of LDPC codes,\" IEEE Workshop on Signal Processing Systems, 2004 (SIPS '04) pp. 107-112, 13-15 Oct. 2004.","title":"A reduced complexity decoder architecture via layered decoding of LDPC codes","context":[{"sec":"sec1","text":" Based on horizontal scheduling, layered MPD (LMPD) in [7] which was called turbo decoding message passing (TDMP) algorithm in [8] was used to achieve a convergence speed faster than that of TPMP.","part":"1"}],"links":{"documentLink":"/document/1363033","pdfSize":"335KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. M. Mansour and N. R. Shanbhag, \"High-throughput LDPC decoders,\" IEEE Trans. VLSI System, vol. 11, no. 6, pp. 976-996, Dec. 2003.","title":"High-throughput LDPC decoders","context":[{"sec":"sec1","text":" Based on horizontal scheduling, layered MPD (LMPD) in [7] which was called turbo decoding message passing (TDMP) algorithm in [8] was used to achieve a convergence speed faster than that of TPMP.","part":"1"}],"links":{"documentLink":"/document/1255474","pdfSize":"2455KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Juntan Zhang, M.P.C Fossorier, \"Shuffled Iterative Decoding,\" IEEE Trans. Communications. Theory, vol. 53, no. 6, pp. 209-213, Feb. 2005.","title":"Shuffled Iterative Decoding","context":[{"sec":"sec1","text":"Instead of horizontal scheduling, in [9], the authors proposed a shuffled version of MPD based on vertical scheduling which has about the same computational complexity and converges faster as compared to TPMP using SPA.","part":"1"},{"sec":"sec1","text":" We also compare the error performance of the proposed decoding method with those of TPMP, shuffled MPD in [9], and LMPD.","part":"1"},{"sec":"sec2c","text":" The shuffled MPD algorithm proposed in [9] provides a shuffling of the horizontal and vertical steps of the standard TPMP algorithm.","part":"1"},{"sec":"sec2c","text":" In the following, we describe group-based shuffled MPD in [9].","part":"1"},{"sec":"sec2c2","text":" It was demonstrated in [9] that the shuffled BP algorithm can achieve a convergence speed faster than that of TPMP.","part":"1"},{"sec":"sec3","text":"Although the shuffled MPD in [9] can achieve a convergence speed faster than that of TPMP, this shuffled MPD is not suitable for memory-based hardware implementation.","part":"1"},{"sec":"sec3","text":" Now we describe this problem by using \\$N_{G} \\ = \\ 1\\$, i.e, bit-based shuffled MPD in [9].","part":"1"},{"sec":"sec3a","text":"In [9], the complex functions such as tanh() and log() are used in the horizontal step or check-node operations.","part":"1"},{"sec":"sec3b","text":" Also included in this figure are the results of the same LDPC code using the conventional shuffled MPD in [9], TPMP, and LMPD.","part":"1"},{"sec":"sec5","text":"\nBER of the LDPC code using different decoding algorithms. \\$N_{it}\\$ denotes number of iterations. (A) TPMP, \\$N_{it}=30\\$, OMSA; (B) LMPD, \\$N_{it}=15\\$, OMSA; (C) shuffled MPD in [9], \\$N_{it}=15\\$, SPA; (D) Proposed shuffled MPD, \\$\\gamma=4, N_{it}=15\\$, OMSA; (E) Proposed shuffled MPD, \\$\\gamma=3,N_{it}=15\\$, OMSA; (F) Proposed shuffled MPD, \\$\\gamma=2, N_{it}=15\\$, OMSA.","part":"1"}],"links":{"documentLink":"/document/1402639","pdfSize":"223KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"T. Brack, M. Alles, F. Kienle, and N. Wehn, \"A synthesizable IP core for WiMAX 802.16e LDPC code decoding,\" in Proc. IEEE Annual International Symposium on Personal Indoor and Mobile Radio Communications (PIMRC 2006), Helsinki, Finland, 11-14 September, 2006.","title":"A synthesizable IP core for WiMAX 802.16e LDPC code decoding","context":[{"sec":"sec1","text":" In Section IV, we implement a rate-5/6 LDPC decoder and compare these results with those given in [10] [11] which can support the rate-5/6 LDPC code.","part":"1"},{"sec":"sec4b","text":"The implementation results and the comparison of our decoder with those in [10] [11] are given in Table I and Table II, respectively.","part":"1"},{"sec":"sec4b","text":" Since it is difficult to implement LMPD for high-rate LDPC codes efficiently, the authors in [10] used TPMP to implement the decoder for rate-5/6 and rate-3/4 LDPC codes in WiMAX.","part":"1"}],"links":{"documentLink":"/document/4022320","pdfSize":"3306KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"C.-H. Liu, S.-W. Yen, C.-L. Chen, H.-C. Chang, C.Y. Lee, Y.-S. Hsu, and S.-J. Jou, \"An LDPC decoder chip based on self-routing network for IEEE 802.16e Applications,\" IEEE J. Solid-State Circuits, vol.43, pp. 684-694, March 2008.","title":"An LDPC decoder chip based on self-routing network for IEEE 802.16e Applications","context":[{"sec":"sec1","text":" In Section IV, we implement a rate-5/6 LDPC decoder and compare these results with those given in [10] [11] which can support the rate-5/6 LDPC code.","part":"1"},{"sec":"sec4b","text":"The implementation results and the comparison of our decoder with those in [10] [11] are given in Table I and Table II, respectively.","part":"1"},{"sec":"sec4b","text":" In [11], the authors proposed a WiMAX decoder based on their phase-overlapping message passing decoding (PO-MPD).","part":"1"}],"links":{"documentLink":"/document/4456784","pdfSize":"2768KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Marjan Karkooti, Predrag Radosavljevic, and Joseph R Cavllaro, \"Configurabel, high throughput, irregular LDPC decoder architecture tradeoff analysis and implementation,\" in Proc. IEEE 2006 Application-specific Systems, Architectures and Processors (ASAP'06).","title":"Configurabel, high throughput, irregular LDPC decoder architecture tradeoff analysis and implementation","context":[{"sec":"sec4a","text":" The rotator and inverse rotator, which can be implemented by flexible permutater in [12], are used to perform necessary permutation of values of \\$R_{i,j}\\$ and \\$Q_{j,i}\\$, respectively.","part":"1"}],"links":{"documentLink":"/document/4019541","pdfSize":"208KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5117900","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A shuffled message-passing decoding method for memory-based LDPC decoders","publisher":"IEEE","displayDocTitle":"A shuffled message-passing decoding method for memory-based LDPC decoders","htmlAbstractLink":"/document/5117900/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117900/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117900","openAccessFlag":"F","title":"A shuffled message-passing decoding method for memory-based LDPC decoders","contentTypeDisplay":"Conferences","mlTime":"PT0.440146S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117901,"references":[{"order":"1","text":"R. G. Gallager, \"Low density parity check codes,\" IRE Trans. Inform. Theory, vol. IT-8, pp. 21-28, Jan. 1962.","title":"Low density parity check codes","context":[{"sec":"sec1","text":"Low-density parity-check (LDPC) codes have attracted much attention in the last decade due to their capacity-approaching error correcting performance [1] [2].","part":"1"}],"links":{"documentLink":"/document/1057683","pdfSize":"1001KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"D. J. C. MacKay and R. M. Neal, \"Near Shannon limit performance of low density parity check codes,\" Electronics Letters, vol. 32, p. 1645, 1996.","title":"Near Shannon limit performance of low density parity check codes","context":[{"sec":"sec1","text":"Low-density parity-check (LDPC) codes have attracted much attention in the last decade due to their capacity-approaching error correcting performance [1] [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19961141","pdfSize":"283KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"F. Kienle and N. Wehn, \"Low complexity stopping criterion for LDPC code decoders,\" in Proc. IEEE 61st Vehicular Technology Conference (VTC 2005-Spring), pp. 606-609, May-June 2005.","title":"Low complexity stopping criterion for LDPC code decoders","context":[{"sec":"sec1","text":"To this end, some works in the literature tried to reduce the average number of decoding iterations by distinguishing the received block into decodable and undecodable [3]\u2013[7].","part":"1"},{"sec":"sec1","text":" In [3] [4], Variable Node Reliability (VNR) is defined as the sum of the absolutes of all intermediate variable node LLRs.","part":"1"}],"links":{"documentLink":"/document/1543363","pdfSize":"104KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"T. Lehnigk-Emden, C. Brehm, T. Brack, N. Wehn, F. Berens, and C. Derdiyok, \"Energy Consumption of Channel Decoders for OFDM-based UWB Systems,\" in Proc. IEEE International Conference on Ultra-Wideband (ICUWB 2007), pp.447-452, Sept. 2007.","title":"Energy Consumption of Channel Decoders for OFDM-based UWB Systems","context":[{"sec":"sec1","text":"To this end, some works in the literature tried to reduce the average number of decoding iterations by distinguishing the received block into decodable and undecodable [3]\u2013[4][7].","part":"1"},{"sec":"sec1","text":" In [3] [4], Variable Node Reliability (VNR) is defined as the sum of the absolutes of all intermediate variable node LLRs.","part":"1"}],"links":{"documentLink":"/document/4380986","pdfSize":"5341KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Li, X.-H. You, and J. Li, \"Early stopping for LDPC decoding: convergence of mean magnitude (CMM),\" IEEE Communications Letters, vol.10, no.9, pp.667-669, Sept. 2006.","title":"Early stopping for LDPC decoding: Convergence of mean magnitude (CMM)","context":[{"sec":"sec1","text":"To this end, some works in the literature tried to reduce the average number of decoding iterations by distinguishing the received block into decodable and undecodable [3]\u2013[5][7].","part":"1"},{"sec":"sec1","text":" A similar stopping criterion in [5] is based on the convergence of the mean magnitude (CMM) of the log-likelihood ratio messages at the end of each decoding iteration.","part":"1"}],"links":{"documentLink":"/document/1714539","pdfSize":"261KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"D. Shin, K. Heo, S. Oh, and J. Ha, \"A stopping criterion for low-density parity-check codes,\" in Proc. IEEE 65th Vehicular Technology Conference (VTC2007-Spring), pp.1529-1533, April 2007.","title":"A stopping criterion for low-density parity-check codes","context":[{"sec":"sec1","text":"To this end, some works in the literature tried to reduce the average number of decoding iterations by distinguishing the received block into decodable and undecodable [3]\u2013[6][7].","part":"1"},{"sec":"sec1","text":" In [6] [7], the detection is based on a simpler measure, the number of satisfied parity check constraints.","part":"1"},{"sec":"sec2","text":"For iteration reduction, the measure we use to estimate the decoding behavior is the number of satisfied parity checks \\$(N_{spc})\\$ in each decoding iteration [6]. \\$N_{spc}\\$ is defined as  where \\$M\\$ is the number of total parity checks and \\$s_{i}\\$ is the syndrome, i.e., the result of the parity checks.","part":"1"},{"sec":"fn1","text":" The definition of the parameters is explained in [6].","type":"footnote"}],"links":{"documentLink":"/document/4212747","pdfSize":"322KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"D. Alleyne and J. Sodha, \"On stopping criteria for low-density parity-check codes,\" in Proc. 6th International Symposium on Communication Systems, Networks and Digital Signal Processing (CSNDSP 2008), pp.633-637, July 2008.","title":"On stopping criteria for low-density parity-check codes","context":[{"sec":"sec1","text":"To this end, some works in the literature tried to reduce the average number of decoding iterations by distinguishing the received block into decodable and undecodable [3]\u2013[7].","part":"1"},{"sec":"sec1","text":" In [6] [7], the detection is based on a simpler measure, the number of satisfied parity check constraints.","part":"1"}],"links":{"documentLink":"/document/4610813","pdfSize":"313KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"E. Zimmermann, G. Fettweis, P. Pattisapu, and P. K. Bora, \"Reduced complexity LDPC decoding using forced convergence,\" in Proc. Int. Symp. Wireless Personal Multimedia Communications (WPMC 2004), vol. 3, pp. 243-246, Padova, Italy, Sep. 2004.","title":"Reduced complexity LDPC decoding using forced convergence","context":[{"sec":"sec3","text":" In [8]\u2013[11], the magnitude of log likelihood ratio (LLR) value produced by each bit node is used as the reliability measure and a bit node is deactivated when the LLR magnitude is higher than a certain threshold.","part":"1"}],"links":{"documentLink":"/document/5755261","pdfSize":"1506KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. Blad, O. Gustafsson, and L. Wanhammar, \"Early decision decoding methods for low-density parity-check codes,\" in Proc. Swedish System-on-Chip Conference, Tammsvik, Sweden, April 2005.","title":"Early decision decoding methods for low-density parity-check codes","context":[{"sec":"sec3","text":" In [8]\u2013[9][11], the magnitude of log likelihood ratio (LLR) value produced by each bit node is used as the reliability measure and a bit node is deactivated when the LLR magnitude is higher than a certain threshold.","part":"1"}],"links":{"documentLink":"/document/1599817","pdfSize":"143KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"S.-C. Chou, M.-K. Ku, and C.-Y. Lin, \"Switching activity reducing layered decoding algorithm for LDPC codes,\" in Proc. IEEE International Symposium on Circuits and Systems (ISCAS 2008), pp. 528-531, May 2008.","title":"Switching activity reducing layered decoding algorithm for LDPC codes","context":[{"sec":"sec3","text":" In [8]\u2013[10][11], the magnitude of log likelihood ratio (LLR) value produced by each bit node is used as the reliability measure and a bit node is deactivated when the LLR magnitude is higher than a certain threshold.","part":"1"},{"sec":"sec4","text":" The proposed method reduces higher percentage of operations in low SNR regions and the method in [10] performs better in high SNR regions.","part":"1"}],"links":{"documentLink":"/document/4541471","pdfSize":"147KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"D. Levin, E. Sharon, and S. Litsyn, \"Lazy scheduling for LDPC decoding,\" IEEE Comminicatoin Letters, vol. 11, No. 1, pp. 70-72, Jan. 2007.","title":"Lazy scheduling for LDPC decoding","context":[{"sec":"sec3","text":" In [8]\u2013[11], the magnitude of log likelihood ratio (LLR) value produced by each bit node is used as the reliability measure and a bit node is deactivated when the LLR magnitude is higher than a certain threshold.","part":"1"}],"links":{"documentLink":"/document/4114230","pdfSize":"122KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"E. Cavus and B. Daneshrad, \"A computationally efficient selective node updating scheme for decoding of LDPC codes,\" in Proc. IEEE Military Communications Conference (MILCOM 2005), vol. 3, pp. 1375-1379, Oct. 2005.","title":"A computationally efficient selective node updating scheme for decoding of LDPC codes","context":[{"sec":"sec3","text":" In [12] the syndrome generated after each iteration is used to decide node reliability.","part":"1"},{"sec":"sec3","text":" However, the estimation of node reliabilities in [12] is not very accurate.","part":"1"}],"links":{"documentLink":"/document/1605869","pdfSize":"2365KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5117901","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Node operation reduced decoding for LDPC codes","publisher":"IEEE","htmlAbstractLink":"/document/5117901/","displayDocTitle":"Node operation reduced decoding for LDPC codes","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117901/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117901","openAccessFlag":"F","title":"Node operation reduced decoding for LDPC codes","contentTypeDisplay":"Conferences","mlTime":"PT0.108799S","lastupdate":"2021-08-14","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117902,"references":[{"order":"1","text":"D. A. McGrew and J. Viega. (2005, May). The Galois/Counter mode of operation (GCM). Inst. Stand. Technol. [Online]. pp. 1-8. Available: http://www.csrc.nist.gov/groups/ST/toolkit/BCM/documents/proposedmodes/gcm/ gcm-revised-spec.pdf.","title":"The Galois/Counter mode of operation (GCM)","context":[{"sec":"sec1","text":"Galois/Counter Mode (GCM) [1], which is an authenticated encryption algorithm, was designed by Viega and McGrew as an improvement to Carter-Wegman Counter (CWC) mode.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"IEEE Standard for Local and Metropolitan Area Networks-Media Access Control (MAC) Security, IEEE Standard 802.1ae, 2006.","title":"Security, IEEE Standard 802.1ae","context":[{"sec":"sec1","text":" New communication standards such as IEEE 802.1ae [2], ANSI FC-SP, IEEE P1619.1, IETF IPSec standards, and NIST 800-38D have considered employing GCM to enhance their performance.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"K.-S. Han, K.-O. Kim, T. W. Yoo, and Y. Kwon, \"The design and implementation of MAC security in EPON,\" in Proc. IEEE International Conference on Advanced Communication Technology (ICACT), Feb. 2006, pp. 20-22.","title":"The design and implementation of MAC security in EPON","context":[{"sec":"sec1","text":" Han et al [3] developed a GCM encryptor with TSMC \\$0.18 \\ \\mu {\\rm m}\\$ process, which is a part of the MAC Security chip in Ethernet Passive Optical Network (EPON) without giving out the exact throughput and hardware consumption.","part":"1"}],"links":{"documentLink":"/document/1625914","pdfSize":"5101KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"B. Yang, S. Mishra, and R. Karri. (2005, June). High speed architecture for Galois/Counter mode of operation (GCM). Cryptology ePrint Archi ve. [Online]. pp. 1-15. Available: http://eprint.iacr.org/2005/146.pdf.","title":"High speed architecture for Galois/Counter mode of operation (GCM)","context":[{"sec":"sec1","text":" Yang et al [4] proposed an implementation of high-throughput GCM using a \\$0.18 \\ \\ \\mu {\\rm m}\\$ CMOS standard cell library.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Satoh, \"High-speed parallel hardware architecture for Galois counter mode,\" in Proc. IEEE Symp. Circuits and Systems (ISCAS), pp. 1863-1866, May 2007.","title":"High-speed parallel hardware architecture for Galois counter mode","context":[{"sec":"sec1","text":" In order to achieve a throughput higher than 100 Gb/s, Satoh [5] proposed parallel GCM hardware architecture with parallel GHASH module.","part":"1"},{"sec":"sec1","text":" It is shown that the proposed design achieves 97.9 Gb/s encryption throughput with the gate count of only 547 k, and consequently the same hardware efficiency as [5] while the latter does not support IEEE 802.1 ae.","part":"1"},{"sec":"sec3","text":" For more details, please refer directly to [5].","part":"1"}],"links":{"documentLink":"/document/4253025","pdfSize":"421KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"X. Zhang and K. K.Parhi, \"High-speed VLSI architectures for the AES algorithm\" IEEE Trans.Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 9, pp. 957-967, Sept. 2004.","title":"High-speed VLSI architectures for the AES algorithm","context":[{"sec":"sec4b","text":"A fully subpipelining loop-free KeyExp module is used to support key changes every cycle according to IEEE 802.1ae [6].","part":"1"}],"links":{"documentLink":"/document/1327632","pdfSize":"555KB"},"refType":"biblio","id":"ref6"}],"articleNumber":"5117902","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"High-throughput GCM VLSI architecture for IEEE 802.1ae applications","publisher":"IEEE","displayDocTitle":"High-throughput GCM VLSI architecture for IEEE 802.1ae applications","htmlAbstractLink":"/document/5117902/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117902/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117902","openAccessFlag":"F","title":"High-throughput GCM VLSI architecture for IEEE 802.1ae applications","contentTypeDisplay":"Conferences","mlTime":"PT0.167053S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117904,"references":[{"order":"1","text":"R. G. Gallager, \"Low density parity check codes,\" IRE Trans. Inform. Theory, vol. IT-8, pp. 21-28, Jan. 1962.","title":"Low density parity check codes","context":[{"sec":"sec1","text":"Low-density parity-check (LDPC) codes are known to show near Shannon-limit performance when decoded with a belief-propagation based iterative algorithm [1]\u2013[3].","part":"1"},{"sec":"sec1","text":" Among various decoding algorithms, the soft-decision based sum-product algorithm (SPA) [3]\u2013[4] and the hard-decision based bit-flipping (BF) algorithm [1] are the extreme counterparts, which have lead many variants to overcome their weaknesses.","part":"1"}],"links":{"documentLink":"/document/1057683","pdfSize":"1001KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"D. J. C. MacKay, \"Good error-correcting codes based on very sparse matrices,\" IEEE Trans. Inform. Theory, vol. 45, pp. 399-432, Mar. 1999.","title":"Good error-correcting codes based on very sparse matrices","context":[{"sec":"sec1","text":"Low-density parity-check (LDPC) codes are known to show near Shannon-limit performance when decoded with a belief-propagation based iterative algorithm [1]\u2013[2][3].","part":"1"}],"links":{"documentLink":"/document/748992","pdfSize":"1422KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R. M. Tanner, \"A recursive approach to low complexity codes,\" IEEE Trans. Inform. Theory, vol. IT-27, pp. 533-547, Sep. 1981.","title":"A recursive approach to low complexity codes","context":[{"sec":"sec1","text":"Low-density parity-check (LDPC) codes are known to show near Shannon-limit performance when decoded with a belief-propagation based iterative algorithm [1]\u2013[3].","part":"1"},{"sec":"sec1","text":" Among various decoding algorithms, the soft-decision based sum-product algorithm (SPA) [3]\u2013[4] and the hard-decision based bit-flipping (BF) algorithm [1] are the extreme counterparts, which have lead many variants to overcome their weaknesses.","part":"1"}],"links":{"documentLink":"/document/1056404","pdfSize":"1849KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"F. R. Kschischang, B. J. Frey, and H.-A. Loeliger, \"Factor graphs and the sum-product algorithm,\" IEEE Trans. Inform. Theory, vol. 47, no. 2, pp. 498-519, Feb. 2001.","title":"Factor graphs and the sum-product algorithm","context":[{"sec":"sec1","text":" Among various decoding algorithms, the soft-decision based sum-product algorithm (SPA) [3]\u2013[4] and the hard-decision based bit-flipping (BF) algorithm [1] are the extreme counterparts, which have lead many variants to overcome their weaknesses.","part":"1"}],"links":{"documentLink":"/document/910572","pdfSize":"455KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Cho and W. Sung, \"Soft bit-flipping algorithm for decoding of LDPC codes,\" unpublished.","title":"Soft bit-flipping algorithm for decoding of LDPC codes","context":[{"sec":"sec1","text":"The soft bit-flipping (SBF) algorithm [5] is one of the variants which mediate between SPA and BF algorithm.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Y. Kou, S. Lin, and M. P. C. Fossorier, \"Low-density parity-check codes based on finite geometries: a rediscovery and new results,\" IEEE Trans. Inform. Theory, vol. 47, no. 7, pp. 2711-2736, Nov. 2001.","title":"Low-density parity-check codes based on finite geometries: A rediscovery and new results","context":[{"sec":"sec1","text":" Therefore, the LDPC codes which show good error performance but have a high column or row weight, such as projective geometry (PG)-LDPC codes [6], can be practically implemented using the SBF algorithm.","part":"1"},{"sec":"sec2a","text":" The error rate performance curves of various decoding algorithms for the (1057, 813) PG-LDPC code are depicted in Fig. 1, where the performance of SPA, weighted bit-flipping (WBF) algorithm [6] and improved modified WBF (IMWBF) algorithm [7] are also plotted for comparison.","part":"1"}],"links":{"documentLink":"/document/959255","pdfSize":"928KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M. Jiang, C. Zhao, Z. Shi, and Y. Chen, \"An improvement on the modified weighted bit flipping decoding algorithm for LDPC codes,\" IEEE Commun. Lett., vol. 9, no. 9, pp. 814-816, Sep. 2005.","title":"An improvement on the modified weighted bit flipping decoding algorithm for LDPC codes","context":[{"sec":"sec2a","text":" The error rate performance curves of various decoding algorithms for the (1057, 813) PG-LDPC code are depicted in Fig. 1, where the performance of SPA, weighted bit-flipping (WBF) algorithm [6] and improved modified WBF (IMWBF) algorithm [7] are also plotted for comparison.","part":"1"}],"links":{"documentLink":"/document/1506712","pdfSize":"359KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5117904","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"VLSI implementation of a soft bit-flipping decoder for PG-LDPC codes","publisher":"IEEE","htmlAbstractLink":"/document/5117904/","displayDocTitle":"VLSI implementation of a soft bit-flipping decoder for PG-LDPC codes","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117904/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117904","openAccessFlag":"F","title":"VLSI implementation of a soft bit-flipping decoder for PG-LDPC codes","contentTypeDisplay":"Conferences","mlTime":"PT0.124776S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117910,"references":[{"order":"1","text":"Garcia R.A. (1999) Digital Watermarking of Audio Signals Using a Psychoacoustic Auditory Model and Spread Spectrum Theory. 107th Convention, Audio Engineering Society, preprint 5073.","title":"Digital Watermarking of Audio Signals Using a Psychoacoustic Auditory Model and Spread Spectrum Theory","context":[{"sec":"sec1","text":" Among many schemes to embed watermark in audio signals [1]\u2013[10], the approach using the least significant bit (LSB) of the samples is also a powerful method of embedding additional information in audio signals, both in high information rate and ease of implementation.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Hsieh C. T. & Tsou P. Y. (2002). Blind Cepstrum Domain Audio Watermarking Based on Time Energy Features. 4th Int. Conf. on Digital Signal Processing, 705-708.","title":"Blind Cepstrum Domain Audio Watermarking Based on Time Energy Features","context":[{"sec":"sec1","text":" Among many schemes to embed watermark in audio signals [1]\u2013[2][10], the approach using the least significant bit (LSB) of the samples is also a powerful method of embedding additional information in audio signals, both in high information rate and ease of implementation.","part":"1"}],"links":{"documentLink":"/document/1028188","pdfSize":"241KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"N. Cvejic and T. Sepp\u00e4nen, \"Increasing robustness of LSB audio steganography by reduced distortion LSB coding,\" Journal of University Computer Science, vol 11, p56, 2006.","title":"Increasing robustness of LSB audio steganography by reduced distortion LSB coding","context":[{"sec":"sec1","text":" Among many schemes to embed watermark in audio signals [1]\u2013[3][10], the approach using the least significant bit (LSB) of the samples is also a powerful method of embedding additional information in audio signals, both in high information rate and ease of implementation.","part":"1"},{"sec":"sec2","text":" Sepp\u00e4nen [3], [4], bits at other layers can also be changed.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"N. Cvejic, and T. Sepp\u00e4nen, \"Digital Audio Watermarking Techniques and Technologies,\" Information Science reference, New York, 2007, pp.1-11.","title":"Digital Audio Watermarking Techniques and Technologies","context":[{"sec":"sec1","text":" Among many schemes to embed watermark in audio signals [1]\u2013[4][10], the approach using the least significant bit (LSB) of the samples is also a powerful method of embedding additional information in audio signals, both in high information rate and ease of implementation.","part":"1"},{"sec":"sec2","text":" Sepp\u00e4nen [3], [4], bits at other layers can also be changed.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.4018/978-1-59904-513-9.ch001"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Xing He, \"Watermarking in Audio, Key Techniques and Technologies,\" Combria Press, New York, 2008.","title":"Watermarking in Audio, Key Techniques and Technologies","context":[{"sec":"sec1","text":" Among many schemes to embed watermark in audio signals [1]\u2013[5][10], the approach using the least significant bit (LSB) of the samples is also a powerful method of embedding additional information in audio signals, both in high information rate and ease of implementation.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Juergen Seitz, \"Digital Watermarking for Digital Media,\" Information Science Publishing, 2005.","title":"Digital Watermarking for Digital Media","context":[{"sec":"sec1","text":" Among many schemes to embed watermark in audio signals [1]\u2013[6][10], the approach using the least significant bit (LSB) of the samples is also a powerful method of embedding additional information in audio signals, both in high information rate and ease of implementation.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.4018/978-1-59140-518-4"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Foo S.W., Yeo T.H. & Huang D.Y. (2001). An adaptive audio watermarking system. IEEE Tencon., 509-513.","title":"An adaptive audio watermarking system","context":[{"sec":"sec1","text":" Among many schemes to embed watermark in audio signals [1]\u2013[7][10], the approach using the least significant bit (LSB) of the samples is also a powerful method of embedding additional information in audio signals, both in high information rate and ease of implementation.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"Foo S.W., Ho S.M. & Ng L.M. (2004). Audio watermarking using time-frequency compression expansion. IEEE International Symposium on Circuits and Systems, 201-204.","title":"Audio watermarking using time-frequency compression expansion","context":[{"sec":"sec1","text":" Among many schemes to embed watermark in audio signals [1]\u2013[8][10], the approach using the least significant bit (LSB) of the samples is also a powerful method of embedding additional information in audio signals, both in high information rate and ease of implementation.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"Foo S.W., Xue F. & Li M. (2005). A blind audio watermarking scheme using peak point extraction. IEEE International Symposium on Circuits and Systems, 4409-4412.","title":"A blind audio watermarking scheme using peak point extraction","context":[{"sec":"sec1","text":" Among many schemes to embed watermark in audio signals [1]\u2013[9][10], the approach using the least significant bit (LSB) of the samples is also a powerful method of embedding additional information in audio signals, both in high information rate and ease of implementation.","part":"1"}],"links":{"documentLink":"/document/1465609","pdfSize":"329KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Bassia, P, Pitas, \"Robust Audio Watermarking In Time Domain\", EUSIPCO 1998, 8-11 Sept., Patras, Greece, pp. 25-28.","context":[{"sec":"sec1","text":" Among many schemes to embed watermark in audio signals [1]\u2013[10], the approach using the least significant bit (LSB) of the samples is also a powerful method of embedding additional information in audio signals, both in high information rate and ease of implementation.","part":"1"}],"refType":"biblio","id":"ref10"}],"articleNumber":"5117910","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Robustness of One Bit Per Sample audio watermarking","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5117910/","isConference":true,"htmlLink":"/document/5117910/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"Robustness of One Bit Per Sample audio watermarking","articleId":"5117910","openAccessFlag":"F","title":"Robustness of One Bit Per Sample audio watermarking","contentTypeDisplay":"Conferences","mlTime":"PT0.086476S","lastupdate":"2021-12-16","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117913,"references":[{"order":"1","text":"Robert Ulichney and Shiufun Cheung, Pixel Bit-Depth Increase by Bit Replication. Color Imaging: Device Independent Color (Proc. of SPIE vol. 3300), p. 232-241, 1998.","title":"Pixel Bit-Depth Increase by Bit Replication","context":[{"sec":"sec1","text":" There are some existing methods to decide the value of the extra Least Significant Bits (LSB) such as Zero padding, Multiplication by Ideal Gain and Bit Replication [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1117/12.298285"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M.S. Fu, O.C. Au, Hybrid Inverse Halftoning using Adaptive Filtering, Proc. of IEEE Int. Sym. on Circuits and Systems, May 1999.","title":"Hybrid Inverse Halftoning using Adaptive Filtering","context":[{"sec":"sec1","text":" There are some other existing methods for color bit-depth expansion, such as Spatial Varying Filter proposed in [2], [3].","part":"1"}],"links":{"documentLink":"/document/779991","pdfSize":"586KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M.S. Fu, O.C. Au, Fast Adaptive Spatial Varying Filtering for Inverse Halftoning, Proc. Of SPIE Conf. On Visual Communication and Image Processing, Jan 2001.","title":"Fast Adaptive Spatial Varying Filtering for Inverse Halftoning","context":[{"sec":"sec1","text":" There are some other existing methods for color bit-depth expansion, such as Spatial Varying Filter proposed in [2], [3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1117/12.411862"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Chun Hung LIU, Oscar C. AU, P. H. W. WONG, and M. C. KUNG, \"Bit-Depth Expansion By Adaptive Filter,\" in Proc. of IEEE Int. Sym. on Circuits and Systems, May 2008.","title":"Bit-Depth Expansion By Adaptive Filter","context":[{"sec":"sec1","text":"Recently, an Adaptive filtering method is proposed in [4] that gives good statistical results.","part":"1"}],"links":{"documentLink":"/document/4541463","pdfSize":"625KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"C. M. Miceli and K. J. Parker, Inverse Halftoning, Journal of Electronic Imaging, Vol. 1, no. 2, pp. 143-151, 1992.","title":"Inverse Halftoning","context":[{"sec":"sec1","text":" Inverse half-toning approaches are presented in [5], [6], [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1117/12.57675"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Z. Xiong, M. T. Orchard and K. Ramchandran, Wavelet-Based Approach to Inverse Halftoning, Proc. of IS&T/SPIE Sym. on Electronic Imaging Science and Technology, 1997.","title":"Wavelet-Based Approach to Inverse Halftoning","context":[{"sec":"sec1","text":" Inverse half-toning approaches are presented in [5], [6], [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1117/12.271578"},"refType":"biblio","id":"ref6"},{"order":"7","text":"R. L. Stevenson, Inverse Halftoning via MAP Estimation. IEEE Transactions on Image Processing, vol. 5, no. 4, pp. 574-583, April 1997.","title":"Inverse Halftoning via MAP Estimation","context":[{"sec":"sec1","text":" Inverse half-toning approaches are presented in [5], [6], [7].","part":"1"}],"links":{"documentLink":"/document/563322","pdfSize":"1323KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5117913","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Bit-depth expansion by contour region reconstruction","publisher":"IEEE","htmlAbstractLink":"/document/5117913/","displayDocTitle":"Bit-depth expansion by contour region reconstruction","isConference":true,"htmlLink":"/document/5117913/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117913","openAccessFlag":"F","title":"Bit-depth expansion by contour region reconstruction","contentTypeDisplay":"Conferences","mlTime":"PT0.130724S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117918,"references":[{"order":"1","text":"C. E. Shannon \"A Mathematical Theory of Communication\", The Bell System Technical Journal, Vol 27, pp. 379-423, July 1948","title":"A Mathematical Theory of Communication","context":[{"sec":"sec1","text":"Shannon [1] states in digital communication, greater channel capacity can be utilised with the use of larger bandwidth.","part":"1"},{"sec":"sec3d","text":" Depending on the OF value of the lower 2-bit T2B, the higher or lower LSB and MSB of the 2 2-bit T2B are forwarded to the output of the combiner as bit[0] and bit[1], and OF of the lower T2B is itself bit[3] of the combiner.","part":"1"}],"links":{"documentLink":"/document/6773024","pdfSize":"14545KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Van Nee. R., Prasad, R.; \"OFDM For Wireless Multimedia Communication\", Artech House Publishers, 2000, ISBN 0-89006-530-6.","title":"OFDM For Wireless Multimedia Communication","context":[{"sec":"sec1","text":" With the aim of tackling this problem, Orthogonal Frequency Division Multiplex (OFDM) [2] is commonly used, where the signal is modulated over a series of sub-carriers spaced over frequency where great attenuation of one sub-carrier only leads to the loss of data loaded on that particular sub-carrier.","part":"1"},{"sec":"sec1","text":" The PAP ratio is proportional to the number of sub-carriers [2].","part":"1"},{"sec":"sec2a","text":" The symbols will have different PAP ratios, and it can be shown that excluding symbols with near maximum PAP ratios for an alphabet, the PAP ratio of the majority of symbols within the alphabet are Gaussian distributed [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"R. J. van de Plassche, \"Integrated Analog-to-Digital and Digital-to-Analog Converters.\" Norwood, MA: Kluwer, 1994","title":"Integrated Analog-to-Digital and Digital-to-Analog Converters","context":[{"sec":"sec3a","text":"Apart from static INL, dynamic INL due to charging and discharging of the comparator input pair can limit the performance of the converter [3].","part":"1"},{"sec":"sec3d","text":" Depending on the OF value of the lower 2-bit T2B, the higher or lower LSB and MSB of the 2 2-bit T2B are forwarded to the output of the combiner as bit[0] and bit[1], and OF of the lower T2B is itself bit[3] of the combiner.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-2748-0"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Srinivas, V.; Pavan, S.; Lachhwani, A.; Sasidhar, N. \"A Distortion Compensating Flash Analog-to-Digital Conversion Technique\", Journalof Solid State Circuits, Sep 2006, Vol 41, pp. 1959-1969","title":"A Distortion Compensating Flash Analog-to-Digital Conversion Technique","context":[{"sec":"sec3b","text":" Reference [4] discusses how calibration during conversion can be used with little statistical loss of data.","part":"1"}],"links":{"documentLink":"/document/1683888","pdfSize":"1292KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"K. Findlater, et. al , \"A 90nm CMOS Dual Channel Powerline Communication AFE for Home-Plug AV with a Gb extension\", ISSCC Technical Digest, pp. 464-465, February 2008","title":"A 90nm CMOS Dual Channel Powerline Communication AFE for Home-Plug AV with a Gb extension","context":[{"sec":"sec4c","text":"A prototype 1-GHz pseudo 7-bit flash converter was fabricated and measured in 90nm CMOS process as part of an AFE[5].","part":"1"}],"links":{"documentLink":"/document/4523258","pdfSize":"766KB"},"refType":"biblio","id":"ref5"}],"articleNumber":"5117918","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A non-uniform resolution step GHz 7-bit flash A/D converter for wideband OFDM signal conversion","publisher":"IEEE","htmlAbstractLink":"/document/5117918/","displayDocTitle":"A non-uniform resolution step GHz 7-bit flash A/D converter for wideband OFDM signal conversion","isConference":true,"htmlLink":"/document/5117918/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117918","openAccessFlag":"F","title":"A non-uniform resolution step GHz 7-bit flash A/D converter for wideband OFDM signal conversion","contentTypeDisplay":"Conferences","mlTime":"PT0.090637S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117919,"references":[{"order":"1","text":"A. Koukab, K. Banerjee, M. Declercq, \"Modeling techniques and verification methodologies for substrate coupling effects in mixedsignal system-on-chip designs\", IEEE TCAD, Vol. 23, No. 6, 2004","title":"Modeling techniques and verification methodologies for substrate coupling effects in mixedsignal system-on-chip designs","context":[{"sec":"sec1","text":" The integration, however, of sensitive analog circuits on the same chip with high-speed digital circuitry can lead to severe performance degradation of the analog circuitry, due to the increasing digital switching noise [1].","part":"1"}],"links":{"documentLink":"/document/1302184","pdfSize":"1115KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"P. Heydari, \"Characterizing the effects of the PLL jitter due to substrate noise in discrete-time delta-sigma modulators\", IEEE TCAS I: Regular papers, Vol.52, No 6, 2005","title":"Characterizing the effects of the PLL jitter due to substrate noise in discrete-time delta-sigma modulators","context":[{"sec":"sec1","text":"A significant part of the research on the impact of substrate noise on analog circuit performance focused mainly on clock generating circuits (e.g phase-locked-loops (PLL) [2]).","part":"1"}],"links":{"documentLink":"/document/1440630","pdfSize":"1060KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Y. Zinzius, G. Gielen, and W. Sansen, \"Modeling Impact of Digital Substrate Noise on Embedded Regenerative Comparators,\" Proc. ESSIRC 2003, pp. 253-256.","title":"Modeling Impact of Digital Substrate Noise on Embedded Regenerative Comparators","context":[{"sec":"sec1","text":" Zinzius et al. performed a statistical analysis of the measured jitter at the output of a comparator and developed a mathematical model of the impact [3].","part":"1"}],"links":{"documentLink":"/document/1257120","pdfSize":"420KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"P. Nuzzo, F. De Bernardinis, P. Terreni, G. Van der Plas, \"Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures\", IEEE TCAS I, Vol. 55, No. 6, 2008","title":"Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures","context":[{"sec":"sec1","text":" Nuzzo et al. provided a more detailed work on noise analysis of regenerative comparators but that was only restricted to thermal noise, not taking into account any external interference [4].","part":"1"}],"links":{"documentLink":"/document/4446769","pdfSize":"1180KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Y. Zinzius, G. Gielen, W. Sansen, \"Analyzing the impact of substrate noise on embedded Analog-to-Digital Converters\", Proc. IEEE Circuits and Systems for Communications, pp.82-85, 2002.","title":"Analyzing the impact of substrate noise on embedded Analog-to-Digital Converters","context":[{"sec":"sec2a","text":"\nSchematic of CMOS regenerative comparator [5], with identified substrate noise entry points\n\n\n.","part":"1"}],"links":{"documentLink":"/document/1029050","pdfSize":"388KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Badaroglu et. al, \"Evolution of Substrate Noise Generation Mechanisms With CMOS Technology Scaling\", IEEE TCAS I:Regular papers, Vol. 53, No. 2, Febr. 2006, pp. 296-305","title":"Evolution of Substrate Noise Generation Mechanisms With CMOS Technology Scaling","context":[{"sec":"sec2b","text":"Substrate noise enters the comparator mainly by coupling via the ground rails of the two stages, and the bulk contacts of the nMOS transistors [6], as indicated in Fig. 1.","part":"1"}],"links":{"documentLink":"/document/1593936","pdfSize":"1400KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"D. Su, M. Loinaz, S. Masui and B. Wooley, \"Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits\", IEEE JSSC, Vol.28, pp.420-429, 1993","title":"Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits","context":[{"sec":"sec2b","text":" The resulting effect is the induction of common-mode and differential-mode currents [7] that flow in the two input branches of the comparator.","part":"1"}],"links":{"documentLink":"/document/210024","pdfSize":"1213KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Gustavsson, J. J. Wikner, N. N. Tan, CMOS Data Converters for Communication, Kluwer Academic Publishers, Boston, 2002","title":"CMOS Data Converters for Communication","context":[{"sec":"sec3a","text":" The spectrum representation of the respective non-uniform sampled signal is given by [8]:\n where:\n In particular, for a non-uniformly sampled sinusoid of frequency \\${\\rm f}_{0}\\$, the spectrum comprises M components, with the main signal tone located at \\${\\rm f}_{0}\\$ with magnitude \\$\\vert {\\rm A}(0)\\vert\\$ and the rest located at \\$f_{0}+{m\\over M}\\cdot f_{s}\\$ and with magnitude \\$\\vert {\\rm A}({\\rm m})\\vert\\$, as shown in Fig. 3.","part":"1"},{"sec":"sec3a","text":"\nPeriodic non-uniform sampled signal (top) and its resulting spectrum in the case of a sinusoidal signal (bottom) [8]\n\n\n.","part":"1"},{"sec":"sec3c","text":" This offset creates additional spectrum harmonics of amplitude:\n located at \\${m\\cdot f_s\\over M}\\$[8], where \\${\\rm m= 0, \\ldots, (M-1)}\\$.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"Y-C Jenq, \"Digital Spectra of Non-uniformly Sampled Signals-Digital Look-up Tunable Sinusoidal Oscillators\", IEEE Trans. On Instrumentation and Measurement, Vol. 37, No. 3, September 1988","title":"Digital Spectra of Non-uniformly Sampled Signals-Digital Look-up Tunable Sinusoidal Oscillators","context":[{"sec":"sec3b","text":"The perturbation signal creates a periodic sampling error at the frequency of the input signal, resulting in a non-uniform sampled signal spectrum:\n where the magnitudes of the spectral lines are given by [9]:\n and \\$M_{1}={f_s\\over f_{in}}\\$ defines the periodicity of the timing error.","part":"1"}],"links":{"documentLink":"/document/7455","pdfSize":"421KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Y-C Jenq, \"Digital Spectra of Non-uniformly Sampled Signals: Fundamentals and high-speed Waveform Digitizers\", IEEE Trans. On Instrumentation and Measurement, Vol. 37, No. 2, June 1988","title":"Digital Spectra of Non-uniformly Sampled Signals: Fundamentals and high-speed Waveform Digitizers","context":[],"links":{"documentLink":"/document/6060","pdfSize":"635KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"M. Badaroglu et. al, \"Methodology and Experimental Verification for Substrate Noise Reduction in CMOS Mixed-Signal ICs with Synchronous Digital Circuits\", IEEE JSSC, Vol.37, No.11, 2002, pp. 1383-1395","title":"Methodology and Experimental Verification for Substrate Noise Reduction in CMOS Mixed-Signal ICs with Synchronous Digital Circuits","context":[{"sec":"sec3c","text":"In the presence of digital switching noise injected in the substrate, the substrate voltage is considered as a sum of sinusoids of different frequencies and amplitudes [11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"J. Roychowdhury, D. Long, P. Feldmann, \"Cyclostationary Noise Analysis of Large RF Circuits with Multitone Excitations\", IEEE JSSC, Vol. 33, No. 3, 1998","title":"Cyclostationary Noise Analysis of Large RF Circuits with Multitone Excitations","context":[{"sec":"sec3c","text":" Due to the time-varying nature of the term, it can be expanded as a series [12]:\n where \\$\\hat{H}_{i,n}^{S3}(\\omega)\\$ are the Fourier coefficients, known as the harmonic impulse responses of the linear periodically time-varying (LPTV) system.","part":"1"},{"sec":"sec3c","text":" The Fourier transform of equation (11) gives the harmonic transfer function of the LPTV system [12], [13].","part":"1"}],"links":{"documentLink":"/document/661198","pdfSize":"394KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"P. Vanassche, G. Gielen, W. Sansen, \"Symbolic Modeling of Periodically Time-Varying Sytems Using Harmonic Transfer Matrices\", IEEE TCAD, Vol.21, No.9, 2002","title":"Symbolic Modeling of Periodically Time-Varying Sytems Using Harmonic Transfer Matrices","context":[{"sec":"sec3c","text":" The Fourier transform of equation (11) gives the harmonic transfer function of the LPTV system [12], [13].","part":"1"}],"links":{"documentLink":"/document/1028102","pdfSize":"434KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"J. Gray, S. Addison, \"Computing the Characteristic Function for Sums of Sinusoidal Random Variables\", Proc. 38th Southeastern Symposium on System Theory, March 2006","title":"Computing the Characteristic Function for Sums of Sinusoidal Random Variables","context":[{"sec":"sec3b","text":" Equation (8) is subsequently calculated by setting \\$E[e^{-j2\\pi a_{m}}]=J_{0}(2\\pi a)\\$, where \\${\\rm E}[.]\\$ denotes the expected value [14] and \\${\\rm J}_{0}\\$ is the zero-order Bessel function.","part":"1"}],"links":{"documentLink":"/document/1619123","pdfSize":"215KB"},"refType":"biblio","id":"ref14"}],"articleNumber":"5117919","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Prediction of non-uniform sampling distortion due to substrate noise coupling in regenerative comparators","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5117919/","isConference":true,"htmlLink":"/document/5117919/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"Prediction of non-uniform sampling distortion due to substrate noise coupling in regenerative comparators","articleId":"5117919","openAccessFlag":"F","title":"Prediction of non-uniform sampling distortion due to substrate noise coupling in regenerative comparators","contentTypeDisplay":"Conferences","mlTime":"PT0.265014S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117920,"references":[{"order":"1","text":"N. Verma and A.C Chandrakasan, \"A 25 \u03bcW 100kS/s 12b ADC for wireless application\", IEEE International Solid State Circuits Conference Dig. Tech. Papers(ISSCC), pp. 222-223, Feb. 2006.","title":"A 25 \u03bcW 100kS/s 12b ADC for wireless application","context":[{"sec":"sec1","text":"Recently, low power ADCs have been developed for many energy-constrained applications, such as wireless sensor networks and bio-medical applications [1], [2].","part":"1"}],"links":{"documentLink":"/document/1696122","pdfSize":"724KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Van Elzakker. M. et al., \"A 1.9 \u03bcW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC,\" IEEE International Solid State Circuits Conference Dig. Tech. Papers(ISSCC), pp. 244-610, Feb. 2008.","title":"A 1.9 \u03bcW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC","context":[{"sec":"sec1","text":"Recently, low power ADCs have been developed for many energy-constrained applications, such as wireless sensor networks and bio-medical applications [1], [2].","part":"1"}],"links":{"documentLink":"/document/4523148","pdfSize":"546KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Rafal, Dlugosz, and K. Iniewski, \"Flexible architecture of ultra-low-power current-mode interleaved successive approximation analog-to digital converter for wireless sensor networks,\" VLSI Design, 2007, pp13, Apr. 2007.","title":"Flexible architecture of ultra-low-power current-mode interleaved successive approximation analog-to digital converter for wireless sensor networks","context":[{"sec":"sec1","text":" Especially, SAR ADC is the most widely used for low energy application [3] due to its minimum analog blocks.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"Yazicioqlu. R.F., Merken. P. , Puers. R and Van Hoof. C.,\"A 200uw Eight-Channel Acquisition ASIC for Ambulatory EEG Systems,\" IEEE International Solid State Circuits Conference Dig. Tech. Papers(ISSCC), pp. 164-603, Feb. 2008.","title":"A 200uw Eight-Channel Acquisition ASIC for Ambulatory EEG Systems","context":[{"sec":"sec1","text":" Many applications require relatively high resolution while maintaining low energy consumption [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Brian P. Ginsburg and Anantha P. Chandrakasan, \"An Energy-Efficient Charge Recycling Approach for a SAR Converter With Capacitive DAC,\" in Proc. IEEE Int. Symp. Circuits and Systems, 2005, vol. 1, pp.184-187.","title":"An Energy-Efficient Charge Recycling Approach for a SAR Converter With Capacitive DAC","context":[{"sec":"sec1","text":" A lot of works focusing on saving the switching energy of capacitor array have been reported [5]\u2013[7].","part":"1"},{"sec":"sec1","text":" They use special capacitor array switching method such as capacitor splitting [5], [6] or junction-splitting [7] to reduce their energy consumption.","part":"1"},{"sec":"sec1","text":"We propose Dual-Sampling method which reduces the switching energy by 49%, and reduces total capacitance by a half, compared with previous method [5], [6].","part":"1"},{"sec":"sec2","text":"\nSwitching Sequence of Previous Method [5], [6]\n\n\n\nFig. 4.","part":"1"},{"sec":"sec3","text":"Fig. 3 shows operation and consumed energy of SAR architecture reported in [5], [6].","part":"1"},{"sec":"sec3","text":"Fig. 5. (a) shows comparisons of switching operation between Split Cap [5], [6] and Dual-Sampling method.","part":"1"},{"sec":"sec3","text":" In Split Cap method [5], [6], \\${\\rm V}_{\\rm ref}\\$\u2013 \\${\\rm V}_{\\rm in}\\$ is sampled in 2nCo.","part":"1"},{"sec":"sec3","text":" Because the capacitance of (N-1) bit DAC is a half of N-bit CDAC, CDAC I Operation in Dual Sampling consumes half energy of that in Split Cap [5], [6].","part":"1"},{"sec":"sec3","text":" In the same way, CDAC II Operation in Dual Sampling dissipates half the energy of that in [5], [6].","part":"1"},{"sec":"sec3","text":" From the second cycle, the switching energy in this method consumes half of previous cycle in [5], [6].","part":"1"},{"sec":"sec3","text":" If all the energy consumption at each step is accumulated, the total switching energy in the Dual-Sampling method is a half of that in [5], [6].","part":"1"},{"sec":"sec3","text":"\nComparisons of (a) switching operation between Split Cap [5], [6] and Dual Sampling. (b) switching energy at each cycle.","part":"1"},{"sec":"sec4","text":"A 10bit SAR ADC is simulated with three models: Conventional model, Split Cap model [5], [6], and the proposed Dual-Sampling model.","part":"1"},{"sec":"sec4","text":" It shows that the Dual-Sampling method saves 68% and 49% of switching energy compared with conventional method and Split cap method [5], [6], respectively.","part":"1"},{"sec":"sec4","text":" In Fig. 6, Split capacitor method [5], [6] draws a parabolic shape.","part":"1"},{"sec":"sec4","text":" Because of these features, the standard deviation of Dual-Sampling is smaller than that of [5], [6] and conventional method.","part":"1"},{"sec":"sec4","text":" A half of total capacitor is used in the Dual-Sampling method compared with that in Split-Cap method [5], [6].","part":"1"},{"sec":"sec4","text":" The Dual Sampling method reduces energy consumption by 68% and 49% compared with conventional method and Split Cap [5], [6], respectively.","part":"1"},{"sec":"sec4","text":" Standard deviation of switching energy is only 13% and 50% compared with conventional method and Split Cap [5], [6], respectively.","part":"1"}],"links":{"documentLink":"/document/1464555","pdfSize":"166KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Brian P. Ginsburg and Anantha P. Chandrakasan, \"500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC,\" IEEE J.Solid-State Circuits, vol. 42, no. 4, pp.739-747 ,Apr.2007.","title":"500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC","context":[{"sec":"sec1","text":" A lot of works focusing on saving the switching energy of capacitor array have been reported [5]\u2013[6][7].","part":"1"},{"sec":"sec1","text":" They use special capacitor array switching method such as capacitor splitting [5], [6] or junction-splitting [7] to reduce their energy consumption.","part":"1"},{"sec":"sec1","text":" Capacitor splitting [6] proposes an energy efficient switching methodology by charge recycling.","part":"1"},{"sec":"sec1","text":"We propose Dual-Sampling method which reduces the switching energy by 49%, and reduces total capacitance by a half, compared with previous method [5], [6].","part":"1"},{"sec":"sec2","text":"\nSwitching Sequence of Previous Method [5], [6]\n\n\n\nFig. 4.","part":"1"},{"sec":"sec3","text":"Fig. 3 shows operation and consumed energy of SAR architecture reported in [5], [6].","part":"1"},{"sec":"sec3","text":"Fig. 5. (a) shows comparisons of switching operation between Split Cap [5], [6] and Dual-Sampling method.","part":"1"},{"sec":"sec3","text":" In Split Cap method [5], [6], \\${\\rm V}_{\\rm ref}\\$\u2013 \\${\\rm V}_{\\rm in}\\$ is sampled in 2nCo.","part":"1"},{"sec":"sec3","text":" Because the capacitance of (N-1) bit DAC is a half of N-bit CDAC, CDAC I Operation in Dual Sampling consumes half energy of that in Split Cap [5], [6].","part":"1"},{"sec":"sec3","text":" In the same way, CDAC II Operation in Dual Sampling dissipates half the energy of that in [5], [6].","part":"1"},{"sec":"sec3","text":" From the second cycle, the switching energy in this method consumes half of previous cycle in [5], [6].","part":"1"},{"sec":"sec3","text":" If all the energy consumption at each step is accumulated, the total switching energy in the Dual-Sampling method is a half of that in [5], [6].","part":"1"},{"sec":"sec3","text":"\nComparisons of (a) switching operation between Split Cap [5], [6] and Dual Sampling. (b) switching energy at each cycle.","part":"1"},{"sec":"sec4","text":"A 10bit SAR ADC is simulated with three models: Conventional model, Split Cap model [5], [6], and the proposed Dual-Sampling model.","part":"1"},{"sec":"sec4","text":" It shows that the Dual-Sampling method saves 68% and 49% of switching energy compared with conventional method and Split cap method [5], [6], respectively.","part":"1"},{"sec":"sec4","text":" In Fig. 6, Split capacitor method [5], [6] draws a parabolic shape.","part":"1"},{"sec":"sec4","text":" Because of these features, the standard deviation of Dual-Sampling is smaller than that of [5], [6] and conventional method.","part":"1"},{"sec":"sec4","text":" A half of total capacitor is used in the Dual-Sampling method compared with that in Split-Cap method [5], [6].","part":"1"},{"sec":"sec4","text":" The Dual Sampling method reduces energy consumption by 68% and 49% compared with conventional method and Split Cap [5], [6], respectively.","part":"1"},{"sec":"sec4","text":" Standard deviation of switching energy is only 13% and 50% compared with conventional method and Split Cap [5], [6], respectively.","part":"1"}],"links":{"documentLink":"/document/4140585","pdfSize":"1060KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Jeong-Sup Lee and In-Cheol Park, \"Capacitor array structure and switch control for energy-efficient SAR analog-to-digital converters,\" in Proc. IEEE Int. Symp. Circuits and Systems, 2008, pp.236-239","title":"Capacitor array structure and switch control for energy-efficient SAR analog-to-digital converters","context":[{"sec":"sec1","text":" A lot of works focusing on saving the switching energy of capacitor array have been reported [5]\u2013[7].","part":"1"},{"sec":"sec1","text":" They use special capacitor array switching method such as capacitor splitting [5], [6] or junction-splitting [7] to reduce their energy consumption.","part":"1"},{"sec":"sec1","text":" Although the energy consumption is dramatically minimized in [7], the charge sharing between the isolation switches and capacitor array may result in miscalculation of LSB range.","part":"1"}],"links":{"documentLink":"/document/4541398","pdfSize":"170KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5117920","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"An energy-efficient dual sampling SAR ADC with reduced capacitive DAC","publisher":"IEEE","displayDocTitle":"An energy-efficient dual sampling SAR ADC with reduced capacitive DAC","isConference":true,"htmlLink":"/document/5117920/","isStaticHtml":true,"isDynamicHtml":true,"htmlAbstractLink":"/document/5117920/","xploreDocumentType":"Conference Publication","articleId":"5117920","openAccessFlag":"F","title":"An energy-efficient dual sampling SAR ADC with reduced capacitive DAC","contentTypeDisplay":"Conferences","mlTime":"PT0.074312S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117923,"references":[{"order":"1","text":"Dieter Draxelmayr, \"A 6b 600MHz 10mW ADC Array in Digital 90nm CMOS,\" in IEEE Conf. ISSCC Dig.Tech. papers, pp.264-265, Feb. 2004.","title":"A 6b 600MHz 10mW ADC Array in Digital 90nm CMOS, in IEEE Conf","context":[{"sec":"sec1","text":" For example, in [1], eight identical time-interleaved channels of SAR ADCs have been used for a 6-bit 600MHz ADC design.","part":"1"}],"links":{"documentLink":"/document/1332695","pdfSize":"624KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Brian P, Ginsburg, Anatha P, Chandrakasan, \"Highly Interleaved 5b 250MS/s ADC with Redundant Channels in 65nm CMOS,\" in IEEE Conf. ISSCC Dig.Tech. papers, pp.240-241, Feb. 2008.","context":[{"sec":"sec1","text":" Thus, highly time-interleaved designs often require mismatch calibration schemes or redundant channels [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Zhiheg Cao, Shouli Yan, Yunchu Li, \"A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13\u03bcm CMOS,\" in IEEE Conf. ISSCC Dig.Tech. papers, pp.542-543, Feb. 2008.","title":"A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13\u03bcm CMOS, in IEEE Conf","context":[{"sec":"sec1","text":" Such an inherent speed limitation of SAR ADC could be improved by the 2-bits/cycle decision algorithm [3].","part":"1"},{"sec":"sec1","text":" However, according to [3], in order to determine 2-bits/cycle, the hardware complexity has been increased about 3 times compared with normal SAR ADCs.","part":"1"},{"sec":"sec2b","text":"The hardware efficiency and the expected figure of merit (FoM) of the proposed architecture are to be compared with previous designs in [3] [4].","part":"1"},{"sec":"sec2b","text":" Also, the 2-bit/step SAR ADC [3] can be compared with the proposed work.","part":"1"},{"sec":"sec2b","text":" In [3], equivalently three 6-bit SAR ADCs are used to build a single channel 2-bit/step SAR ADC while the required number of clock cycles is the same as that of the proposed work.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"Pedro M. Figueiredo, Paulo Cardoso, Ana Lopes, Carlos Fachada, Naoyuki Hamanishi, Ken Tanabe, Jo\u00e3o Vital \"A 90nm CMOS 1.2V 6b 1GS/s Two-Step Subranging ADC,\" in IEEE Conf. ISSCC Dig.Tech. papers, pp.568-569, Feb. 2006.","title":"A 90nm CMOS 1.2V 6b 1GS/s Two-Step Subranging ADC, in IEEE Conf","context":[{"sec":"sec2b","text":"The hardware efficiency and the expected figure of merit (FoM) of the proposed architecture are to be compared with previous designs in [3] [4].","part":"1"},{"sec":"sec2b","text":" In [4], a 6-bit two-step sub-ranging architecture employing a 3-bit flash ADC as a course ADC and two 4-bit flash ADCs as fine ones was introduced.","part":"1"},{"sec":"sec2b","text":" However, the number of comparators which need 6-bit offset cancellation is much more than that in the proposed architecture, and therefore, the power and area overhead related to the flash offset cancellation can be the major drawback of [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Brian P. Ginsburg, Anantha P. Chandrakasan, \"Dual Time-Interleaved Successive Approximation Register ADCs for an Ultra-Wideband Receiver,\" in IEEE J. Solid-State Circuit, vol. 42, No. 2, pp.247-257, Feb.2007","title":"Dual Time-Interleaved Successive Approximation Register ADCs for an Ultra-Wideband Receiver","context":[{"sec":"sec2a","text":" However, even if the power consumption from a 3-bit flash can be much less than that of a 6-bit SAR ADC [5], its overhead is considered in this design, and we suggest a new power and size-efficient flash-SAR based high speed time-interleaved ADC architecture.","part":"1"},{"sec":"sec2b","text":" According to the comparison between the flash and SAR in [5], 3-bit flash has better power efficiency than any resolution SAR ADCs.","part":"1"},{"sec":"sec2b","text":"Based on the Fig 4 in [5].","part":"1"}],"links":{"documentLink":"/document/4077162","pdfSize":"1204KB"},"refType":"biblio","id":"ref5"}],"articleNumber":"5117923","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A time-interleaved flash-SAR architecture for high speed A/D conversion","publisher":"IEEE","displayDocTitle":"A time-interleaved flash-SAR architecture for high speed A/D conversion","htmlAbstractLink":"/document/5117923/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117923/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117923","openAccessFlag":"F","title":"A time-interleaved flash-SAR architecture for high speed A/D conversion","contentTypeDisplay":"Conferences","mlTime":"PT0.042754S","lastupdate":"2021-10-06","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117931,"references":[{"order":"1","text":"Y. H. Ghallab, and W. Badawy \"Sensing Methods of Dielectrophorieses from Bulky instruments to Lab-on-chip\", IEEE Circuit and Systems Magazine, Q3 issue, vol. 4, pp.5-15, June 2004.","title":"Sensing Methods of Dielectrophorieses from Bulky instruments to Lab-on-chip","context":[{"sec":"sec1","text":"Lab-on-chip based biomedical applications hold the promise of giving biology the advantage of miniaturization for carrying out complex experiments [1].","part":"1"}],"links":{"documentLink":"/document/1337805","pdfSize":"1502KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Romani, F.Campi, S. Ronconi, M. Tartagni, G. Medoro and N. Manaresi, \" A system-on-a-programmable-chip for real-time control of massively parallel arrays of biosensors and actuators,\" Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003.","title":"A system-on-a-programmable-chip for real-time control of massively parallel arrays of biosensors and actuators","context":[{"sec":"sec1","text":" Lab-on-chip provides many advantages, such as portability, miniaturization and disposability [2].","part":"1"},{"sec":"sec5","text":" [2] although the used FPGA in this work is an old series (Virtex\u2122-II is about 9 years old).","part":"1"},{"sec":"sec6","text":" [2].","part":"1"},{"sec":"sec6","text":" Romani et. al. stated in [2] that a standard microcontroller with an operating frequency similar to that used in their FPGA programmable control system (20 MHz) may not be able to generate control signals with the same specifications they require for their LOC system.","part":"1"},{"sec":"sec6","text":" In this paper the same frequency (1MHz) required in [2] can be generated with a less operating frequency (8 MHz) if an external clock crystal is used with the microcontroller evaluation kit.","part":"1"},{"sec":"sec6","text":" Also the microcontroller system is capable of reading analog samples at a sampling rate of one sample every 200 nsec which is better than that achieved in [2] in which a sample is taken every 500 nsec.","part":"1"}],"links":{"documentLink":"/document/1213041","pdfSize":"387KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Lee Hartley, Karan V. I. S. Kaler, and Orly Yadid-Pecht \"Hybrid Integration of an Active Pixel Sensor and Microfluidics for Cytometry on a Chip\" IEEE Transactions On Circuits And Systems, VOL. 54, NO. 1, 2007","title":"Hybrid Integration of an Active Pixel Sensor and Microfluidics for Cytometry on a Chip","context":[{"sec":"sec1","text":" Currently, many groups are working to achieve a fully automated lab-on-chip that can be used in biomedical applications [3].","part":"1"}],"links":{"documentLink":"/document/4061015","pdfSize":"4865KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Yehya H. Ghallab, and Wael Badawy, \"DeFET, A Novel Electric field Sensor for Lab-on-chip and Biomedical Applications,\" IEEE Journal of Sensor, vol.6, no.4, pp. 1027-1037, August 2006","title":"DeFET, A Novel Electric field Sensor for Lab-on-chip and Biomedical Applications","context":[{"sec":"sec1","text":" Both of these controllers are used with an existing lab-on-chip prototype that is successfully used to characterize biological cells [4]\u2013[8].","part":"1"}],"links":{"documentLink":"/document/1661589","pdfSize":"445KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Mohamed F. Ibrahim, Fahmi Elsayed, Yehya H. Ghalab, Wael Badawy, \"New Type of High Sensitive Detection of Particles Based on DeFET\" NSTI-Nanotech 2008, Vol. 1","title":"New Type of High Sensitive Detection of Particles Based on DeFET","context":[{"sec":"sec1","text":" Both of these controllers are used with an existing lab-on-chip prototype that is successfully used to characterize biological cells [4]\u2013[5][8].","part":"1"},{"sec":"sec2","text":"The whole system in general is composed of two parts: the control sub-system and the controlled lab-on-chip (LOC) target subsystem [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"T. Borghi, Borghi, A. Bonfanti, G. Zambra, R. Gusmeroli, A. S. Spinelli, and G.Baranauskas Dip, \"A Compact Multichannel System for Acquisition and Processing of Neural Signals,\" Proceedings of the 29th Annual International. Conference of the IEEE EMBS, France August 23-26, 2007.","title":"A Compact Multichannel System for Acquisition and Processing of Neural Signals","context":[{"sec":"sec1","text":" Both of these controllers are used with an existing lab-on-chip prototype that is successfully used to characterize biological cells [4]\u2013[6][8].","part":"1"},{"sec":"sec3","text":"FPGAs are being used in many medical applications, such as Neural Signals [6], Ultrasound Imaging [7], and Magneto-Encephalography [8].","part":"1"}],"links":{"documentLink":"/document/4352318","pdfSize":"529KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Jin Ho Chang, Jesse T. Yen, and K. Kirk Shung, \"A Novel Envelope Detector for High-Frame Rate, High-Frequency Ultrasound Imaging,\", IEEE transactions on ultrasonics, ferroelectrics, and frequency control, vol. 54, no. 9, september 2007","title":"A Novel Envelope Detector for High-Frame Rate, High-Frequency Ultrasound Imaging,","context":[{"sec":"sec1","text":" Both of these controllers are used with an existing lab-on-chip prototype that is successfully used to characterize biological cells [4]\u2013[7][8].","part":"1"},{"sec":"sec3","text":"FPGAs are being used in many medical applications, such as Neural Signals [6], Ultrasound Imaging [7], and Magneto-Encephalography [8].","part":"1"}],"links":{"documentLink":"/document/4337739","pdfSize":"954KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"H. Rongen, V. Hadamschek, and M. Schiek, \"Real Time Data Acquisition and Online Signal Processing for Magnetoencephalography,\" IEEE Transaction On Nuclear Science, Vol. 53, NO. 3, JUNE 2006","title":"Real Time Data Acquisition and Online Signal Processing for Magnetoencephalography","context":[{"sec":"sec1","text":" Both of these controllers are used with an existing lab-on-chip prototype that is successfully used to characterize biological cells [4]\u2013[8].","part":"1"},{"sec":"sec3","text":"FPGAs are being used in many medical applications, such as Neural Signals [6], Ultrasound Imaging [7], and Magneto-Encephalography [8].","part":"1"}],"links":{"documentLink":"/document/1644929","pdfSize":"2717KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5117931","formulaStrippedArticleTitle":"On the design of digital control for lab-on-chip systems","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5117931/","displayDocTitle":"On the design of digital control for lab-on-chip systems","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5117931/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5117931","openAccessFlag":"F","title":"On the design of digital control for lab-on-chip systems","contentTypeDisplay":"Conferences","mlTime":"PT0.272209S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117937,"references":[{"order":"1","text":"Mitola, \"The software radio architecture,\" IEEE Commun. Mag., vol. 33, no. 5, pp. 26-38, May 1995.","title":"The software radio architecture","context":[{"sec":"sec1","text":" It is a consequence of the ability of software radio receivers (SRRs) to cover various standards using the same hardware [1].","part":"1"},{"sec":"sec2","text":"In 1996, Mitola [1] considered the architecture of the canonical software radio receiver.","part":"1"}],"links":{"documentLink":"/document/393001","pdfSize":"1284KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. A. Abidi, \"The Path to the Software-Defined Radio Receiver,\" IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 954-966, May 2007.","title":"The Path to the Software-Defined Radio Receiver","context":[{"sec":"sec1","text":" Furthermore, the SRRs allow multichannel reception, what makes them interesting for military applications [2].","part":"1"}],"links":{"documentLink":"/document/4160058","pdfSize":"1715KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"P.-I. Mak, S.-P. U, and R. P. Martins, \"Transceiver Architecture Selection: Review, State-of-the-Art Survey and Case Study,\" IEEE Circ. Sys. Mag., vol. 7, no. 2, pp. 6-25, Sec. Quarter 2007.","context":[{"sec":"sec1","text":"The major part of today's research in software radio is placed in the field of mobile communications, satellite navigation, and wireless computer networks (see for example [3] and the references therein).","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"C. F. A. Oscarsson, \"Digital HF receiver,\" in Proc. Sixth Int. Conf. Radio Receivers and Associated Syst., pp. 47-51, Bath, UK, Sept. 1995.","title":"Digital HF receiver","context":[{"sec":"sec1","text":" However, in the shadow of these attractive fields, research has also been being done in the design of high-frequency (HF) software radio receivers and transmitters [4]\u2013[8].","part":"1"}],"links":{"documentLink":"/document/533429","pdfSize":"438KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Y. Izawa, D. K. Asano, and D. Takeuchi, \"An Implementation of a Software Radio using an FPGA,\" in Proc. 2nd Magneto-Electronics Int. Symp., pp. 351-353, Nagano, Japan, 20-22 Oct. 1999.","title":"An Implementation of a Software Radio using an FPGA","context":[{"sec":"sec1","text":" However, in the shadow of these attractive fields, research has also been being done in the design of high-frequency (HF) software radio receivers and transmitters [4]\u2013[5][8].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"N. C. Davies, \"A high performance HF software radio,\" in Proc. 8th Int. Conf. HF Radio Systems and Techniques, pp. 249-256, Guildford, U.K., 2000.","title":"A high performance HF software radio","context":[{"sec":"sec1","text":" However, in the shadow of these attractive fields, research has also been being done in the design of high-frequency (HF) software radio receivers and transmitters [4]\u2013[6][8].","part":"1"},{"sec":"sec1","text":" Therefore, application specific integrated circuits are often used for processing the signals near the receiver's front end, as for example in [6].","part":"1"},{"sec":"sec3a","text":"The available signal to noise ratio (SNR) of an ADC can be estimated as [6]\n\nwhere \\$f_{in}\\$ is the frequency of analog input signal, \\$t_{jrms}\\$ is the total rms jitter including ADC's internal aperture jitter and the period jitter of the clock source, \\$\\varepsilon\\$ is the average differential non-linearity of the ADC, \\$V_{noise}\\$ is the equivalent rms thermal noise at the ADC's input, and \\$N\\$ is the number of bits.","part":"1"},{"sec":"sec3a","text":" The obtained value of 113dB also represents the receiver's instantaneous dynamic range, as well as its blocking range [6].","part":"1"},{"sec":"sec5","text":" The reception in the HF band is often externally noise limited due to galactic, atmospheric or man-made noise [6].","part":"1"},{"sec":"sec5","text":" The obtained noise figure ensures the reception which is always externally noise limited, even if the receiver is placed in a quiet (rural) site, as shown in Figure 3 in [6].","part":"1"}],"links":{"documentLink":"/document/882726","pdfSize":"753KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Ko, V. C. Gaudet, and R. Hang, \"Tier 3 software defined AM radio,\" in Proc. Fifth Int. Workshop on System-on-Chip for Real-Time Applications, pp. 257-261, Banft: Canada, 20-24 Jul. 2005.","title":"Tier 3 software defined AM radio","context":[{"sec":"sec1","text":" However, in the shadow of these attractive fields, research has also been being done in the design of high-frequency (HF) software radio receivers and transmitters [4]\u2013[7][8].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"M. W. Chamberlain, \"A software defined HF radio,\" in Proc. 2005 IEEE Military Commun. Conf., vol. 4, pp. 2448-2453, Atlantic City, NJ, USA, 17-20 Oct. 2005.","title":"A software defined HF radio","context":[{"sec":"sec1","text":" However, in the shadow of these attractive fields, research has also been being done in the design of high-frequency (HF) software radio receivers and transmitters [4]\u2013[8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"G. Girau, A. Tomatis, F. Dovis, and P. Mulassano, \"Efficient Software Defined Radio Implementations of GNSS Receivers,\" in Proc. 2007 IEEE Int. Symp. Circuits Syst., pp. 1733-1736, New Orleans, LA, USA, 27-30 May 2007.","title":"Efficient Software Defined Radio Implementations of GNSS Receivers","context":[{"sec":"sec1","text":" Furthermore, the recent development of field-programmable-gate-array (FPGA) devices has enabled their use at intermediate frequencies of GSM, GNSS, WLAN, and UMTS receivers [9]\u2013[11].","part":"1"}],"links":{"documentLink":"/document/4252993","pdfSize":"308KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"M.-U.-R. Awan, M. M. AIam, P. Koch, and N. Behjou, \"Design and implementation of an FPGA-based multi-standard software radio receiver,\" in Proc. 26th Norchip Conf., pp. 1-5, Aalborg, Denmark, 1920 Nov. 2007.","context":[{"sec":"sec1","text":" Furthermore, the recent development of field-programmable-gate-array (FPGA) devices has enabled their use at intermediate frequencies of GSM, GNSS, WLAN, and UMTS receivers [9]\u2013[10][11].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"M. L. Dickens, B. P. Dunn, and 1. N. Laneman, \"Design and Implementation of a Portable Software Radio,\" IEEE Commun. Mag., vol. 46, no. 8, pp. 58-66, Aug. 2008.","context":[{"sec":"sec1","text":" Furthermore, the recent development of field-programmable-gate-array (FPGA) devices has enabled their use at intermediate frequencies of GSM, GNSS, WLAN, and UMTS receivers [9]\u2013[11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"Spartan-3 FPGA Family Data Sheet, Xilinx Inc., San Jose, CA, USA 2008.","title":"Spartan-3 FPGA Family Data Sheet","context":[{"sec":"sec1","text":"State-of-the-art FPGA devices [12] contain dedicated circuits such as multipliers and configurable memory blocks.","part":"1"},{"sec":"sec5","text":"The digital subsystem was implemented on Spartan-3 FPGA device XC3S1500\u20134FG676 [12].","part":"1"},{"sec":"sec5","text":" Apparently, the proposed digital receiver can also be implemented on smaller FPGA devices of the Spartan-3 family, as for example on XC3S400 [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"ADS5542 14-Bit, 80 MSPS Analog-To-Digital Converter Data Sheet, Texas Instruments Inc., Dallas, TX, USA, rev. Feb. 2007.","title":"ADS5542 14-Bit, 80 MSPS Analog-To-Digital Converter Data Sheet","context":[{"sec":"sec3a","text":" The ADC we used in our receiver has available SNR of 74dB when sampling the input signals within the HF band, with the sampling frequency \\$f_{s}=50{\\rm MHz}\\$ (see figure 35 in [13]).","part":"1"},{"sec":"sec3c","text":" For example, the SFDR of up to 90dBc [13] can be achieved for signals approaching the ADC's full scale.","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"P. Alike, Efficient shift registers, LFSR counters, and long pseudo-random sequence generators, Xilinx Appl. Note XAPP 052, 1996.","context":[{"sec":"sec3a","text":" A good set of design templates for its design can be found in [14].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"M. P. Langlois and D. Al-Khalili, \"Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis,\" IEE Proc. Circuits, Devices and Syst., vol. 151, no. 6, pp 519-528, 15 Dec. 2004.","title":"Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis","context":[{"sec":"sec3a","text":" A good survey of these techniques is given in [15].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cds:20040500","pdfSize":"585KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"E. B. Hogenauer, \"An economical class of digital filters for decimation and interpolation,\" IEEE Trans. Acoust. Speech, Signal Process., vol. 29, no 2, pp. 155-162, Apr. 1981.","title":"An economical class of digital filters for decimation and interpolation","context":[{"sec":"sec3a","text":" The decimators are realized using Hogenauer's method [16].","part":"1"},{"sec":"sec3a","text":" We used a high sampling rate CIC interpolator designed using Hogenauer's method [16].","part":"1"}],"links":{"documentLink":"/document/1163535","pdfSize":"807KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"Using Embedded Multipliers in Spartan-3 FPGAs, Application Note: Spartan-3, Xilinx Inc., San Jose, CA, USA, 2003.","title":"Using Embedded Multipliers in Spartan-3 FPGAs, Application Note: Spartan-3","context":[{"sec":"sec3a","text":" The 35 bits wide multiplier is implemented using four 18-bit multipliers as shown in [17].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"Signal Processing Toolbox\u2122 6 User's Guide, The MathWorks, Inc., Natic, MA, USA 2007.","title":"Signal Processing Toolbox\u2122 6 User's Guide","context":[{"sec":"sec3a","text":" The filter was designed as a positive-pass filter (PPF) with equiripple magnitude response, using MATLAB function cfirpm [18].","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"M. Vucic and M. Butorac, \"All-Digital High-Dynamic Automatic Gain Control,\" in Proc. 2009 IEEE Int. Symp. Circuits Syst., Taipei, Taiwan, May 2009.","title":"All-Digital High-Dynamic Automatic Gain Control","context":[{"sec":"sec3a","text":" We used the AGC circuit described in [19], with the attack time and the release time set to 0.64ms and 330ms.","part":"1"}],"links":{"documentLink":"/document/5117935","pdfSize":"729KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"B. Brannon, Overcoming Converter Nonlinearities with Dither, Application note AN-410, Analog Devices, 1995.","title":"Overcoming Converter Nonlinearities with Dither","context":[{"sec":"sec3c","text":" The spurs rather depend on the distribution of bad codes in ADC's transfer function [20].","part":"1"},{"sec":"sec3c","text":" This technique is known as dithering [20].","part":"1"},{"sec":"sec5","text":" The use of dither deteriorates this result because it reduces the usable dynamic range of the ADC [20].","part":"1"}],"refType":"biblio","id":"ref20"},{"order":"21","text":"PicoBlaze 8-bit Embedded Microcontroller User Guide, Xilinx Inc., San Jose, CA, USA, 2008.","title":"PicoBlaze 8-bit Embedded Microcontroller User Guide","context":[{"sec":"sec3e","text":"The receiver's operating parameters are controlled by the microcontroller unit, which is based on the PicoBlaze microcontroller [21].","part":"1"}],"refType":"biblio","id":"ref21"},{"order":"22","text":"AD8099 - Ultralow Distortion, High Speed, 0.95 nV/Hz Voltage Noise Op Amp, Data Sheet, Analog Devices, Inc., rev. B, 2004.","title":"AD8099 - Ultralow Distortion, High Speed, 0.95 nV/Hz Voltage Noise Op Amp","context":[{"sec":"sec4","text":" The front-end amplifier is realized using low-noise high-bandwidth operational amplifier AD8099 [22].","part":"1"}],"refType":"biblio","id":"ref22"}],"articleNumber":"5117937","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"FPGA implementation of high-frequency software radio receiver","publisher":"IEEE","htmlAbstractLink":"/document/5117937/","displayDocTitle":"FPGA implementation of high-frequency software radio receiver","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117937/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117937","openAccessFlag":"F","title":"FPGA implementation of high-frequency software radio receiver","contentTypeDisplay":"Conferences","mlTime":"PT0.199559S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117939,"references":[{"order":"1","text":"Joint Video Team of ISO/IDC MPEG and ITU-T VCEG. \"Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264/ISO/IEC 14 496-10 AVC).\"","context":[{"sec":"sec1","text":"H.264/MPEG-4 Part 10 Advanced Video Coding [1] is the latest standard with outstanding compression efficiency.","part":"1"},{"sec":"sec3b2a","text":" Because the minimum register precision required for Low is 10 bits [1], other bits, named as overflow-bits, with indices larger than 9 should output to a bit-stream.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"D. Marpe, H. Schwarz, and T. Wiegand, \"Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard,\" IEEE Transactions on Circuits and Systems for Video Technology, pp. 620-636, July 2003.","title":"Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard","context":[{"sec":"sec1","text":" CABAC delivers better compression efficiency over H.264 baseline entropy coder, CAVLC, by 9% ~ 14% [2].","part":"1"}],"links":{"documentLink":"/document/1218195","pdfSize":"806KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"L. Li, Y. Song, T. Ikenaga, and S. Goto, \"A CABAC encoding core with dynamic pipeline for H.264/AVC main profile,\" IEEE Asia Pacific Conference on Circuits and System (APCCAS), pp. 760-763, Dec. 2006.","title":"A CABAC encoding core with dynamic pipeline for H.264/AVC main profile","context":[{"sec":"sec1","text":" Several pipelined BAE architecture has been proposed [3]\u2013[6].","part":"1"},{"sec":"sec1","text":" [3] and [4] proposed a one-bin BAE and optimized the context memory access to realize a hazard-free pipelined architecture.","part":"1"}],"links":{"documentLink":"/document/4145504","pdfSize":"174KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"P. S. Liu, J. W. Chen, and Y. L. Lin, \"A hardwired context-based adaptive binary arithmetic encoder for H.264 advanced video coding,\" Proceedings of International Symposium on VLSI Design, Automation, and Test (VLSI-DAT), April 2007.","title":"A hardwired context-based adaptive binary arithmetic encoder for H.264 advanced video coding","context":[{"sec":"sec1","text":" Several pipelined BAE architecture has been proposed [3]\u2013[4][6].","part":"1"},{"sec":"sec1","text":" Ref. [3] and [4] proposed a one-bin BAE and optimized the context memory access to realize a hazard-free pipelined architecture.","part":"1"},{"sec":"sec4b","text":" The throughput of our new work is 2.15 times higher than our previous work [4].","part":"1"}],"links":{"documentLink":"/document/4239431","pdfSize":"3294KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. R. Osorio and J. D. Bruguera, \"High-throughput architecture for H.264/AVC CABAC compression system,\" IEEE Transactions on Circuits and Systems for Video Technology, vol.16, no. 11, pp. 1376-1384, Nov. 2006.","title":"High-throughput architecture for H.264/AVC CABAC compression system","context":[{"sec":"sec1","text":" Several pipelined BAE architecture has been proposed [3]\u2013[5][6].","part":"1"},{"sec":"sec1","text":" [5] and [6] are able to process multiple bins in parallel.","part":"1"}],"links":{"documentLink":"/document/4012010","pdfSize":"632KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Y. J. Chen, C. H. Tsai, and L. G. Chen, \"Novel configurable architecture of ML-decomposed binary arithmetic encoder for multimedia applications,\" International Symposium on VLSI Design, Automation, and Test (VLSI-DAT), April 2007.","title":"Novel configurable architecture of ML-decomposed binary arithmetic encoder for multimedia applications","context":[{"sec":"sec1","text":" Several pipelined BAE architecture has been proposed [3]\u2013[6].","part":"1"},{"sec":"sec1","text":" Ref. [5] and [6] are able to process multiple bins in parallel.","part":"1"}],"links":{"documentLink":"/document/4239430","pdfSize":"3263KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"JM H.264/AVC Reference Software version 11.0 [Online] Available http://iphome.hhi.de/suehring/tml","context":[{"sec":"sec2a","text":"We analyze the nunber of bins of each Syntax Element (SE) type for six video sequences using the reference software JM 11.0 [7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"H. Shojania, and S. Sudharsanan, \"A high performance cabac encoder,\" Proc. Of NEWCAS, pp. 315-318, June 2005.","title":"A high performance cabac encoder","context":[],"links":{"documentLink":"/document/1496683","pdfSize":"210KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"X. H. Tian, T. M. Le, B. L. Ho, Y. Lian, \"A CABAC encoder design of H.264/AVC with RDO support,\" IEEE/IFIP International Workshop on Rapid System Prototyping (RSP), pp. 167-173, May 2007.","title":"A CABAC encoder design of H.264/AVC with RDO support","context":[],"links":{"documentLink":"/document/4228502","pdfSize":"387KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Y. J. Chen, C. H. Tsai, and L. G. Chen, \"Analysis and architecture design for multi-bin arithmetic encoder in H.264/AVC,\" VLSI Design/CAD Symposium, 2005","title":"Analysis and architecture design for multi-bin arithmetic encoder in H.264/AVC","context":[],"refType":"biblio","id":"ref10"},{"order":"11","text":"J. L. Chen, Y. K Lin, and T. S. Chang, \"A low cost context adaptive arithmetic coder for H.264/MPEG-4 AVC video coding,\" Proceedings of ICASSP, pp. II-105 - II-108, April 2007.","title":"A low cost context adaptive arithmetic coder for H.264/MPEG-4 AVC video coding","context":[],"links":{"documentLink":"/document/4217356","pdfSize":"355KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"V. H. HA, W. S. Shim, and J. W. Kim, \"Real-time MPEG-4 AVC/H.264 CABAC enctropy coder,\" Proc. Int. Conf. Comsumer Electron. (ICCE), 2005","title":"Real-time MPEG-4 AVC/H.264 CABAC enctropy coder","context":[],"links":{"documentLink":"/document/1429814","pdfSize":"181KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5117939","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A high throughput CABAC encoder for ultra high resolution video","publisher":"IEEE","htmlAbstractLink":"/document/5117939/","displayDocTitle":"A high throughput CABAC encoder for ultra high resolution video","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117939/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117939","openAccessFlag":"F","title":"A high throughput CABAC encoder for ultra high resolution video","contentTypeDisplay":"Conferences","mlTime":"PT0.275969S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117944,"references":[{"order":"1","text":"Joint Video Team, Draft ITU-T Recommendation and fianl Draft International Standard of Joint Video Specification, ITU-T Rec.H.264 and ISO/IEC 14496-10 AVC, May, 2003.","title":"ITU-T Rec.H.264 and ISO/IEC 14496-10 AVC","context":[{"sec":"sec1","text":"In the latest video coding standard H.264/AVC [1], algorithms of quarter sample interpolation and variable block size lead to larger amount of external memory accesses compared with previous standards, which consequently aggravate the bottleneck problem of external memory bandwidth in the design of HD H.264/AVC video decoder.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"R. Wang, M. Li, J. Li, and Y. Zhang, \"High Throughput and Low Memory Access Sub-pixel Interpolation Architecture for H.264/AVC HDTV Decoder,\" IEEE Trans. Consumer Electronics, vol. 51, no. 3, Aug, 2005, pp. 1006-1013.","title":"High Throughput and Low Memory Access Sub-pixel Interpolation Architecture for H.264/AVC HDTV Decoder","context":[{"sec":"sec1","text":" In [2], Ronggang Wang proposed three strategies to reduce memory access in MC.","part":"1"}],"links":{"documentLink":"/document/1510515","pdfSize":"247KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"B. Zatt, A. Azevedo, L. Agostini, A. Sunsin, and S. Bampi, \"Memory Hierarchy Targeting Bi-Predictive Motion Compensation for H.264/AVC Decoder,\" IVLSI'07, Mar. 2007, pp. 445-446.","title":"Memory Hierarchy Targeting Bi-Predictive Motion Compensation for H.264/AVC Decoder","context":[{"sec":"sec1","text":" Bruno Zatt used three-dimensional cache memory to reduce memory access in MC [3].","part":"1"}],"links":{"documentLink":"/document/4208954","pdfSize":"188KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Y. Li, Y. Qu, and Y. He, \"Memory Cache Based Motion Compensation Architure for HDTV H.264/AVC Decoder,\" 2007, pp.2906-2909.","title":"Memory Cache Based Motion Compensation Architure for HDTV H.264/AVC Decoder","context":[{"sec":"sec1","text":" Yu Li proposed horizontal and vertical reuse strategy to reduce bandwidth [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"J. H. Kim, G. H. Hyun, and H. J. Lee, \"Cache Organization for H.264/AVC Motion Compensation,\" RTCSA.2007, Aug. 2007, pp. 534-541.","title":"Cache Organization for H.264/AVC Motion Compensation","context":[{"sec":"sec1","text":" Ju-Hyun Kim succeeded in reducing MC bandwidth by split-index direct mapped cache and circular cache and solving latency problem by prefetch strategy [5].","part":"1"},{"sec":"sec4a","text":"Prefetch strategy used in [5] to solve latency is based on prediction of motion vector of next block.","part":"1"},{"sec":"sec6","text":"The bandwidth reduction ratio is shown in Table I and it is also compared with [5].","part":"1"},{"sec":"sec6","text":" The average bandwidth reduction ratio of the first four sequences is 74.5%, which is better than split-index cache and circular cache in [5].","part":"1"},{"sec":"sec6","text":" In addition, the block-pipelining strategy we used to solve latency problem overcomes the deficiencies of prefetch strategy of [5].","part":"1"}],"links":{"documentLink":"/document/4296894","pdfSize":"252KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. L. Hennessy and D. A. Patterson, \"Computer Architecture: A Quantative Approach, 3rd ed.,\" Morgan Kaufmann, 2002, pp. 424-425.","context":[{"sec":"sec3","text":"Unlike locality in computer [6], both temporal locality and spatial locality in MC exists in two-dimensional space.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"T. A. Lin, S. Z. Wang, T. M. Liu, and C. Y. Lee, \"An H.264/AVC decoder with 4x4-block level pipeline,\" ISCAS.2005, May, 2005, pp1810-1813.","title":"An H.264/AVC decoder with 4x4-block level pipeline","context":[],"links":{"documentLink":"/document/1464961","pdfSize":"714KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"C. C. Lin, J. W. Chen, H. C. Chang, Y. C. Yang, Y. H. O. Yang, M. C. Tsai, J. I. Guo, and J. S. Wang, \"A 160K Gates/4.5 KB SRAM H.264 Video Decoder for HDTV Applications,\" IEEE Journal on Solid-state Circuits, vol. 42, no. 1, Jan. 2007, pp.170-182.","title":"A 160K Gates/4.5 KB SRAM H.264 Video Decoder for HDTV Applications","context":[],"links":{"documentLink":"/document/4039593","pdfSize":"2964KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5117944","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Block-pipelining cache for motion compensation in high definition H.264/AVC video decoder","publisher":"IEEE","htmlAbstractLink":"/document/5117944/","displayDocTitle":"Block-pipelining cache for motion compensation in high definition H.264/AVC video decoder","isConference":true,"htmlLink":"/document/5117944/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117944","openAccessFlag":"F","title":"Block-pipelining cache for motion compensation in high definition H.264/AVC video decoder","contentTypeDisplay":"Conferences","mlTime":"PT0.117273S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117951,"references":[{"order":"1","text":"K. Finkenzeller, \"RFID-Handbuch\", John Wiley and Sons Ltd, 2nd edition, ISBN: 0470844027, 2003.","title":"RFID-Handbuch","context":[{"sec":"sec1","text":" The input frequencies of most vibrational powered energy harvesting generators are between 10 Hz and 1 kHz, while telemetric frequencies start at 125 kHz and go up to the commonly used 13.56 MHz [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0470868023"},"refType":"biblio","id":"ref1"},{"order":"2","text":"E. Dallago, D. Miatton, G. Venchi, G. Frattini, G. Ricotti, \"Self-Supplied Integrable Active High-Efficiency AC-DC Converter for Piezoelectric Energy Scavenging Systems\", Proc. ISCAS, pp. 1633-1636, 2007.","title":"Self-Supplied Integrable Active High-Efficiency AC-DC Converter for Piezoelectric Energy Scavenging Systems","context":[{"sec":"sec1","text":" These rectifiers provide output voltages nearly at the level of the input voltage with power consumptions in the low microwatt range [2], [3].","part":"1"}],"links":{"documentLink":"/document/4252968","pdfSize":"498KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Peters, O. Kessling, F. Henrici, M. Ortmanns and Y. Manoli, \"CMOS Integrated Highly Efficient Full Wave Rectifier\", Proc. ISCAS, pp. 2415-2418, 2007.","title":"CMOS Integrated Highly Efficient Full Wave Rectifier","context":[{"sec":"sec1","text":" These rectifiers provide output voltages nearly at the level of the input voltage with power consumptions in the low microwatt range [2], [3].","part":"1"}],"links":{"documentLink":"/document/4253163","pdfSize":"296KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"T. Lehmann, Y. Moghe, \"On-chip active power rectifiers for biomedical applications\", Proc. ISCAS, pp. 732-735, 2005.","title":"On-chip active power rectifiers for biomedical applications","context":[{"sec":"sec1","text":" But for the higher frequencies of telemetric powered devices, only few active diodes exist [4], [5].","part":"1"}],"links":{"documentLink":"/document/1464692","pdfSize":"236KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"G. Bawa, M. Ghovanloo, \"A back telemetry-capable active high efficiency rectifier in standard CMOS process\", Proc. ISCAS, pp. 2514-2517, 2008.","title":"A back telemetry-capable active high efficiency rectifier in standard CMOS process","context":[{"sec":"sec1","text":" But for the higher frequencies of telemetric powered devices, only few active diodes exist [4], [5].","part":"1"}],"links":{"documentLink":"/document/4541967","pdfSize":"851KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Ghovanloo, K. Najafi, \"Fully integrated wideband high-current rectifier for inductively powered devices\", IEEE J. Solid-State Circuits, vol. 39, pp 1976-1984, 2004.","title":"Fully integrated wideband high-current rectifier for inductively powered devices","context":[{"sec":"sec1","text":" Consequently, passive rectifiers with lower efficiency are commonly used for such applications [6].","part":"1"},{"sec":"sec3","text":"This FG diode can operate as a half wave rectifier or in combination with the circuit presented in [6] as a full wave rectifier (Fig. 3).","part":"1"},{"sec":"sec3","text":"\nRectifier presented in [6] with two PMOS diodes (MPD1, MPD2) and two NMOS transistors working as switches (MNS1, MNS2).","part":"1"}],"links":{"documentLink":"/document/1347328","pdfSize":"1581KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"C. Peters, F. Henrici, M. Ortmanns, Y. Manoli, \"High-bandwidth floating gate CMOS rectifiers with reduced voltage drop\", Proc. ISCAS, pp. 2598 - 2601, 2008.","title":"High-bandwidth floating gate CMOS rectifiers with reduced voltage drop","context":[{"sec":"sec1","text":" This concept has been introduced on simulation level in [7].","part":"1"}],"links":{"documentLink":"/document/4541988","pdfSize":"128KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"K. Ohsaki, N. Asamoto, S. Takagaki, \"A single poly EEPROM cell structure for use in standard CMOS processes\", IEEE J. Solid-State Circuits, Vol. 29, pp. 311-316, 1994.","title":"A single poly EEPROM cell structure for use in standard CMOS processes","context":[{"sec":"sec2","text":" Due to this, single-poly floating gate devices have been introduced [8], which can be used for data storage or trimming of analog circuits [9], [10].","part":"1"}],"links":{"documentLink":"/document/278354","pdfSize":"421KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"V. Srinivasan, G. J. Serrano, J. Gray, P. Hasler, \"A precision CMOS amplifier using floating-gate transistors for offset cancellation\", IEEE J. Solid-State Circuits, Vol. 42, pp. 280-291, 2007.","title":"A precision CMOS amplifier using floating-gate transistors for offset cancellation","context":[{"sec":"sec2","text":" Due to this, single-poly floating gate devices have been introduced [8], which can be used for data storage or trimming of analog circuits [9], [10].","part":"1"}],"links":{"documentLink":"/document/4077175","pdfSize":"1271KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"S. A. Jackson, J. C. Killens, B. J. Blalock, \"A programmable current mirror for analag trimming using single-poly floating-gate devices in standard CMOS technology\", IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., Vol. 48, pp. 100-102, 2001.","title":"A programmable current mirror for analag trimming using single-poly floating-gate devices in standard CMOS technology","context":[{"sec":"sec2","text":" Due to this, single-poly floating gate devices have been introduced [8], which can be used for data storage or trimming of analog circuits [9], [10].","part":"1"},{"sec":"sec2","text":"Programming and erasing of the device can be done by Fowler-Nordheim (FN) tunneling or hot electron injection [10].","part":"1"},{"sec":"sec3","text":" MNP is implemented using minimal dimensions to enable efficient FN tunneling [10].","part":"1"},{"sec":"sec4","text":" MPC is large to have a large gate capacitance for efficient FN tunneling over the gate of the small MPC [10].","part":"1"}],"links":{"documentLink":"/document/913192","pdfSize":"102KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5117951","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Experimental results on power efficient single-poly floating gate rectifiers","publisher":"IEEE","displayDocTitle":"Experimental results on power efficient single-poly floating gate rectifiers","htmlAbstractLink":"/document/5117951/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117951/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117951","openAccessFlag":"F","title":"Experimental results on power efficient single-poly floating gate rectifiers","contentTypeDisplay":"Conferences","mlTime":"PT0.299528S","lastupdate":"2021-08-14","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117954,"references":[{"order":"1","text":"Y. Tsividis, \"Digital signal processing in continuous time\", Proc. IEEE ICASSP,vol. II, 2004, pp. 589-592.","title":"Digital signal processing in continuous time","context":[{"sec":"sec1","text":"Digital signal processing (DSP) in continuous time (CT), introduced in [1], offers the advantages of noise immunity and programmability as in conventional digital systems, but without using a clock; no sampling is used, thus no aliasing occurs.","part":"1"},{"sec":"sec2","text":" The output is then periodic, as shown in Fig. 1b; it can be expressed as a Fourier series with components at the input frequency \\$f_{in}\\$ and its harmonics, where the latter are caused by the quantization error \\$e=x-x_{q}\\$ [1], [3].","part":"1"},{"sec":"sec2","text":"The total quantization error in a CT ADC is the same as in conventional systems involving sampling; however, the inband error of the CT signal has been shown to be less [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20031015","pdfSize":"234KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"B. Schell, and Y. Tsividis.\"A Clockless ADC/DSP/DAC System with Activity-Dependent Power Dissipation and No Aliasing,\" Proc. IEEE Solid-State Circuit Conference, vol. 51, pp 550-551, 2008.","title":"A Clockless ADC/DSP/DAC System with Activity-Dependent Power Dissipation and No Aliasing","context":[{"sec":"sec1","text":" [2] has confirmed this experimentally, using a VLSI implementation of a system consisting of an ADC, DSP and DAC, all functioning in continuous time.","part":"1"},{"sec":"sec2","text":" This has been confirmed experimentally [2], and can be traced to the absence of sampling.","part":"1"},{"sec":"sec2","text":" In the case of signals more complicated than sinusoids, including non-periodic ones for which a Fourier series is replaced by a Fourier transform, similar advantages are obtained (see [2] and simulations below), although the quantitative description becomes more complicated.","part":"1"},{"sec":"sec3","text":"The proposed scheme is described in the context of a Delta modulation converter architecture, as used in [2]; however, it is not limited to such an implementation.","part":"1"}],"links":{"documentLink":"/document/4523301","pdfSize":"548KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"B. Schell. \"Continuous-Time Digital Signal Processors: Analysis and Implementation, Ph.D. dissertation, Columbia University, New York, 2008.","title":"Continuous-Time Digital Signal Processors","context":[{"sec":"sec1","text":" Without sacrificing the quality of the output signal, as suggested in [3], a reduction in power dissipation is achieved.","part":"1"},{"sec":"sec2","text":" The output is then periodic, as shown in Fig. 1b; it can be expressed as a Fourier series with components at the input frequency \\$f_{in}\\$ and its harmonics, where the latter are caused by the quantization error \\$e=x-x_{q}\\$ [1], [3].","part":"1"},{"sec":"sec4","text":" The figure illustrates that the performance for such inputs changes drastically with small variations in amplitude; this effect is discussed in [3].","part":"1"}],"links":{"documentLink":"/document/4253117","pdfSize":"312KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"H. Pan and A. Abidi, \"Spectral spurs due to quantization in Nyquist ADCs,\" IEEE Trans. on Circuits and Systems - I, vot. 51, no.8, pp.1422-1439, Aug. 2004.","title":"Spectral spurs due to quantization in Nyquist ADCs","context":[{"sec":"sec2","text":" As might be expected, the largest spur in Fig. 2 corresponds to a frequency of approximately \\${1\\over T_{SAW, min}}\\$ (an intuitively obvious result, but one which requires a lengthy proof) [4].","part":"1"},{"sec":"sec2","text":" The amplitude of this spur decreases by 9 dB for each additional bit of resolution [4].","part":"1"},{"sec":"sec3a3","text":" As a result, the largest spur at frequency \\${1\\over T_{SAW, min}}\\$ moves towards the baseband and its power increases by approximately \\$9\\log_{2}k=14 \\ {\\rm dB}\\$, as can be deduced by using results from [4].","part":"1"}],"links":{"documentLink":"/document/1323197","pdfSize":"1337KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Haykin, Communication Theory, John Wiley and Sons, New York, 2001.","title":"Communication Theory","context":[{"sec":"sec3","text":" This variable step size approach is similar to that used in Adaptive Differential PCM and Adaptive Delta Modulation, where \\$\\Delta\\$ is varied to reduce the bit rate using predictive algorithms [5]; however, the motivation there is to reduce slope overload of the clocked modulator, whereas in our case it is to decrease the number of tokens processed by the CT DSP for lower power dissipation.","part":"1"}],"refType":"biblio","id":"ref5"}],"articleNumber":"5117954","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Signal-dependent variable-resolution quantization for continuous-time digital signal processing","publisher":"IEEE","htmlAbstractLink":"/document/5117954/","displayDocTitle":"Signal-dependent variable-resolution quantization for continuous-time digital signal processing","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117954/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117954","openAccessFlag":"F","title":"Signal-dependent variable-resolution quantization for continuous-time digital signal processing","contentTypeDisplay":"Conferences","mlTime":"PT0.093561S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117959,"references":[{"order":"1","text":"T. Tuan et. al, \"A 90-nm Low-Power FPGA for Battery-Powered Applications\", IEEE Trans CAD of ICs and Sys., vol. 26, no. 2, February, 2007.","title":"A 90-nm Low-Power FPGA for Battery-Powered Applications","context":[{"sec":"sec1","text":"The active power in an FPGA is comparable to that of existing mobile devices while the static power consumption is about two orders of magnitude higher [1].","part":"1"},{"sec":"sec1","text":" The power consumed by the configuration memory is negligible since it is built using high Vth and thick oxide transistors [1].","part":"1"},{"sec":"sec4a","text":" The configuration memory leakage power is negligible [1] and, therefore, it can be set into logic \u20181\u2019 state corresponding to decoded multiplexer without leakage overhead.","part":"1"}],"links":{"documentLink":"/document/4068935","pdfSize":"365KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Srinivasan, A. Gayasen , N. Vijaykrishnan, T. Tuan, \"Leakage control in FPGA routing fabric\" ASP-DAC, 2005, pp. 661-664.","title":"Leakage control in FPGA routing fabric","context":[{"sec":"sec1","text":" The interconnect fabric of an FPGA consumes almost 60% of the total leakage power consumption [2].","part":"1"},{"sec":"sec1","text":" Input signal forcing techniques have been used in [2] to reduce leakage power in FPGA's.","part":"1"},{"sec":"sec1","text":" The authors in [2] have demonstrated substantial leakage power saving without much area and performance penalties by applying the minimum leakage vector to the unused and partially used FPGA multiplexers.","part":"1"},{"sec":"sec1","text":" Moreover, it has also been observed that almost 90% of the routing multiplexers are unused in the targeted FPGA for benchmark designs [2].","part":"1"},{"sec":"sec1","text":" Moreover, the authors in [2] have also assumed that all the bits in the configuration memory corresponding to the unused portions of the FPGA is equal to \u20180\u2019.","part":"1"},{"sec":"sec2","text":" A CLB consists of 4 logic slices and an interconnect switch matrix which consists of a large number of multiplexers driving wires of different lengths as shown in Fig. 1[2].","part":"1"},{"sec":"sec2","text":" A hybrid design comprising of a combination of decoded and encoded multiplexer, shown in Fig. 4, for a 16\u20131 multiplexer is commonly used for larger than 4:1 multiplexers to achieve the best area-delay tradeoff [2].","part":"1"},{"sec":"sec2","text":" The output of these multiplexers are pulled-up in an FPGA mainly due to the presence of a feedback PMOS transistor [2].","part":"1"},{"sec":"sec4a","text":" The last vector resets to \u20180\u2019 all the selection, input lines of the multiplexer along with its output by using a pull-down transistor at the output of the multiplexer along with one more level restoring transistor across the first inverter, which is referred to as \u2018Tuan\u2019 approach [2].","part":"1"},{"sec":"sec4c","text":"The authors in [2] have implemented a large number of benchmark circuits in an FPGA and have found that almost 92% of the multiplexers are dead multiplexers i.e. neither the input nor the output of these multiplexers are used for these designs in the targeted Virtex-II FPGA.","part":"1"}],"links":{},"refType":"biblio","id":"ref2"},{"order":"3","text":"A. Rahman and V. Polavarapuv, \"Evaluation of Low-Power Design Techniques for Field Programmable Gate Arrays\", 12 Int. FPGA Symp., 2004, pp. 23-30.","title":"Evaluation of Low-Power Design Techniques for Field Programmable Gate Arrays","context":[{"sec":"sec1","text":"Majority of the leakage reduction techniques for FPGA's in the literature such as power gating, use of dual supply voltages, gate length biasing, body biasing, multiple threshold voltage transistors, redundancy in circuit design etc. have area and performance penalties [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"J.H. Anderson and F.N. Najm, \"Active Leakage Power Optimization for FPGAs,\" IEEE Trans. CAD of ICs and Sys., vol. 25, no. 3, March, 2006, pp. 423- 437.","title":"Active Leakage Power Optimization for FPGAs","context":[{"sec":"sec1","text":" The authors in [4] have managed to reduce leakage power of the utilized parts of an FPGA through exploiting a look-up table property that allows a signal to be interchanged with its complement.","part":"1"},{"sec":"sec2","text":"The multiplexers in FPGA interconnect are implemented using NMOS transistor trees [4] as shown in Fig. 2 and Fig. 3.","part":"1"},{"sec":"sec2","text":" The size of the multiplexer in an FPGA varies from 4\u20131 to 30\u20131 depending upon the length of the wire segment to be driven [4].","part":"1"},{"sec":"sec4a","text":" The second stage of the level restoring buffer is sized three times higher than the first stage [4].","part":"1"}],"links":{"documentLink":"/document/1597379","pdfSize":"731KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Mukhopadhyay, S. Bhunia ,K. Roy, \"Modeling and Analysis of loading effect on leakage of nanoscaled bulk-CMOS logic circuits\", IEEE Trans. CAD of ICs and Sys., vol. 25, no. 8, August, 2006.","title":"Modeling and Analysis of loading effect on leakage of nanoscaled bulk-CMOS logic circuits","context":[{"sec":"sec1","text":" It has been found that the leakage power of a stage depends on the output stage loading [5] and, therefore, the power consumed by the multiplexer depends upon the power consumed in the output buffer stage and hence, the combination should be simulated for arriving at the minimum leakage vector.","part":"1"}],"links":{"documentLink":"/document/1637738","pdfSize":"544KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"\"Berkeley Predictive Technology Model, Device Group, UC Bereleley\", http:// www-device.eecs.berkeley.edu/ptm.","title":"Berkeley Predictive Technology Model, Device Group, UC Bereleley","context":[{"sec":"sec1","text":" This paper investigates the leakage power of different sizes and topologies of multiplexers used in FPGA devices with different transistor sizes at different temperatures in deep submicron 22nm technology node by using BPTM [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"V. Betz and J. Rose, \"Circuit design, transistor sizing and wire layout of FPGA interconnect.\" in Cust. ICs Conference, 1999, pp. 171-174.","title":"Circuit design, transistor sizing and wire layout of FPGA interconnect","context":[{"sec":"sec4a","text":" The optimum sized multiplexers are ten times wider than the minimum size one for best area-delay tradeoff in FPGA multiplexers[7].","part":"1"}],"links":{"documentLink":"/document/777267","pdfSize":"494KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5117959","formulaStrippedArticleTitle":"Leakage reduction in FPGA routing multiplexers","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5117959/","displayDocTitle":"Leakage reduction in FPGA routing multiplexers","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5117959/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5117959","openAccessFlag":"F","title":"Leakage reduction in FPGA routing multiplexers","contentTypeDisplay":"Conferences","mlTime":"PT0.104625S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117960,"references":[{"order":"1","text":"M. K. A. Aziz, P. N. Fletcher, and A. R. Nix, \"Performance analysis of IEEE 802.11n solutions combining MIMO architectures with iterative decoding and sub-optimal ML detection via MMSE and zero forcing GIS solutions,\" IEEE Wireless Communications and Networking Conference, 2004, vol. 3, pp. 1451-1456, Mar. 2004.","title":"Performance analysis of IEEE 802.11n solutions combining MIMO architectures with iterative decoding and sub-optimal ML detection via MMSE and zero forcing GIS solutions","context":[{"sec":"sec1","text":"Applications such as 802.11a/g/n [1], and 802.16 (WiMAX) [2], which use OFDM modulation, require real-time high data throughput as well as increased flexibility to adapt to real life communication environments [3].","part":"1"}],"links":{"documentLink":"/document/1311657","pdfSize":"380KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Ghosh and D. R. Wolter, \"Broadband wireless access with WiMax/802.16: current performance benchmarks and future potential,\" IEEE Communications Magazine, vol. 43, no. 2, pp. 129-136, Feb. 2005.","title":"Broadband wireless access with WiMax/802.16: Current performance benchmarks and future potential","context":[{"sec":"sec1","text":"Applications such as 802.11a/g/n [1], and 802.16 (WiMAX) [2], which use OFDM modulation, require real-time high data throughput as well as increased flexibility to adapt to real life communication environments [3].","part":"1"}],"links":{"documentLink":"/document/1391513","pdfSize":"498KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Yoshizawa, K. Nishi, and Y. Miyanaga, \"Reconfigurable two-dimensional pipeline FFT processor in OFDM cognitive radio systems,\" in IEEE International Symposium on Circuits and Systems, (ISCAS '08), May 2008, pp. 1248-1251.","title":"Reconfigurable two-dimensional pipeline FFT processor in OFDM cognitive radio systems","context":[{"sec":"sec1","text":"Applications such as 802.11a/g/n [1], and 802.16 (WiMAX) [2], which use OFDM modulation, require real-time high data throughput as well as increased flexibility to adapt to real life communication environments [3].","part":"1"}],"links":{"documentLink":"/document/4541651","pdfSize":"180KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"B. Le Floch, R. Halbert-Lassalle, and D. Castelain, \"Digital sound broadcasting to mobile receivers,\" IEEE Transactions on Consumer Electronics, vol. 35, no. 3, pp. 493-503, Aug. 1989.","title":"Digital sound broadcasting to mobile receivers","context":[{"sec":"sec1","text":" Moreover, digital audio/video broadcasting [4], [5], and asymmetrical digital/very-high-speed digital subscriber line (ADSL/VDSL) [6] standards have also adopted OFDM modulation [7].","part":"1"}],"links":{"documentLink":"/document/44309","pdfSize":"782KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"U. Reimers, \"DVB-T: the COFDM-based system for terrestrial televi-sion,\" Electronics and Communications Engineering Journal, vol. 9, no. 1, pp. 28-32, Feb. 1997.","title":"DVB-T: The COFDM-based system for terrestrial televi-sion","context":[{"sec":"sec1","text":" Moreover, digital audio/video broadcasting [4], [5], and asymmetrical digital/very-high-speed digital subscriber line (ADSL/VDSL) [6] standards have also adopted OFDM modulation [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ecej:19970105","pdfSize":"798KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. A. C. Bingham, ADSL, VDSL and Multicarrier Modulation, John Wiley and Sons, Hoboken, NJ, 2000.","title":"ADSL, VDSL and Multicarrier Modulation","context":[{"sec":"sec1","text":" Moreover, digital audio/video broadcasting [4], [5], and asymmetrical digital/very-high-speed digital subscriber line (ADSL/VDSL) [6] standards have also adopted OFDM modulation [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0471200727"},"refType":"biblio","id":"ref6"},{"order":"7","text":"B. G. Jo and M. H. Sunwoo, \"New continuous-flow mixed-radix (CFMR) FFT processor using novel in-place strategy,\" IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52, no. 5, pp. 911-919, May 2005.","title":"New continuous-flow mixed-radix (CFMR) FFT processor using novel in-place strategy","context":[{"sec":"sec1","text":" Moreover, digital audio/video broadcasting [4], [5], and asymmetrical digital/very-high-speed digital subscriber line (ADSL/VDSL) [6] standards have also adopted OFDM modulation [7].","part":"1"},{"sec":"sec1","text":" A mixed-radix FFT (MRFFT) architecture combines multiple radices\u2014typically radix-2 and radix-4-and has been utilized in previous FFT processors [7], [14].","part":"1"},{"sec":"sec3a","text":"For continuous in-place FFT operation, a scheme for mapping addresses with data indices was developed (similar to one by Jo [7]).","part":"1"},{"sec":"sec5","text":"Compared to other architectures, the presented design is most similar to the one proposed by Jo [7].","part":"1"},{"sec":"sec5","text":" The FFT processor of [7] has a throughput of one 512-pt FFT per 640 cycles, and one 1024-pt FFT per 1280 cycles.","part":"1"}],"links":{"documentLink":"/document/1427900","pdfSize":"686KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"S. He and M. Torkelson, \"Designing pipeline FFT processor for OFDM (de)modulation,\" International Symposium on Signals, Systems, and Electronics., pp. 257-262, Oct. 1998.","title":"Designing pipeline FFT processor for OFDM (de)modulation","context":[{"sec":"sec1","text":"To achieve the high throughput necessary for these standards, pipelined FFT architectures have been proposed which rely on additional processing elements (PEs) in lieu of memory banks [8], [9].","part":"1"}],"links":{"documentLink":"/document/738077","pdfSize":"888KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"W.-C. Yeh and C.-W. Jen, \"High-speed and low-power split-radix FFT,\" IEEE Transactions on Signal Processing, vol. 51, no. 3, pp. 864-874, Mar. 2003.","title":"High-speed and low-power split-radix FFT","context":[{"sec":"sec1","text":"To achieve the high throughput necessary for these standards, pipelined FFT architectures have been proposed which rely on additional processing elements (PEs) in lieu of memory banks [8], [9].","part":"1"}],"links":{"documentLink":"/document/1179780","pdfSize":"765KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"W. Han, T. Arslan, A.T. Erdogan, and M. Hasan, \"Multiplier-less based parallel-pipelined FFT architectures for wireless communication applications,\" in IEEE International Conference on Acoustics, Speech, and Signal Processing, (ICASSP '05), 2005, vol. 5, pp. v45-v48.","title":"Multiplier-less based parallel-pipelined FFT architectures for wireless communication applications","context":[{"sec":"sec1","text":" Generally, this comes at the cost of increased area and power [10].","part":"1"}],"links":{"documentLink":"/document/1416236","pdfSize":"357KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"L. Jia, Y. Gao, and H. Tehunen, \"A pipelined shared-memory architecture for FFT procesor,\" in Proc. IEEE 42nd Midwest Symposium on Circuits and Systems, 1999, pp. 804-807.","title":"A pipelined shared-memory architecture for FFT procesor","context":[{"sec":"sec1","text":" For larger FFTs, the additional number of PEs needed increases by a factor of \\$(r-1){\\ast}lo{\\rm g}_{r}(N)\\$ multipliers, where \\$r\\$ is the radix, and \\$N\\$ is the number of points of the FFT (i.e., size) [11],.","part":"1"},{"sec":"sec1","text":" On the other hand, PE area, address generation, and datapath control become large and complex, which limit practical designs to lower radices [11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"L. G. Johnson, \"Conflict free memory addressing for dedicated FFT hardware,\" IEEE Transactions on Circuits and Systems, vol. 39, no. 5, pp. 312-316, May 1992.","title":"Conflict free memory addressing for dedicated FFT hardware","context":[{"sec":"sec1","text":"Memory architectures can have reduced data storage requirements through an \u201cin-place\u201d addressing scheme where output data are written to the same memory locations from where input data are read [12].","part":"1"}],"links":{"documentLink":"/document/142032","pdfSize":"406KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"R. Radhouane, P. Liu, and C. Modlin, \"Minimizing the memory requirement for continuous flow FFT implementation: continuous flow mixed mode FFT (CFMM-FFT),\" IEEE International Symposium on Circuits and Systems, vol. 1, pp. 116-119, May 2000.","title":"Minimizing the memory requirement for continuous flow FFT implementation: Continuous flow mixed mode FFT (CFMM-FFT)","context":[{"sec":"sec1","text":" This architecture was first introduced using addresses that alternate between Decimation In Frequency (DIF) and Decimation In Time (DIT) FFTs [13].","part":"1"}],"links":{"documentLink":"/document/857040","pdfSize":"423KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"J. H. Baek, B. S. Son, B. G. Jo, M. H. Sunwoo, and S. K. Oh, \"A continuous flow mixed-radix FFT architecture with an in-place algorithm,\" International Symposium on Circuits and Systems 2003., vol. 2, pp. 133-136, May 2003.","title":"A continuous flow mixed-radix FFT architecture with an in-place algorithm","context":[{"sec":"sec1","text":" An alternate in-place address generation method using modulo arithmetic has also been devised [14].","part":"1"},{"sec":"sec1","text":" A mixed-radix FFT (MRFFT) architecture combines multiple radices\u2014typically radix-2 and radix-4-and has been utilized in previous FFT processors [7], [14].","part":"1"}],"links":{"documentLink":"/document/1205911","pdfSize":"281KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"B. M. Baas, An Approach to Low-power, High-performance, Fast Fourier Transform Processor Design, Ph.D. thesis, Stanford University, Stanford, CA, USA, 1999.","title":"An Approach to Low-power, High-performance, Fast Fourier Transform Processor Design","context":[{"sec":"sec1","text":" Because 25 % fewer complex multiplications are needed when performing radix-4 computations [15], recent efficient FFT implementations often use radix \u22124 butterflies rather than radix \u2212 2 to reduce the number of computational iterations for memory-based FFT architectures.","part":"1"},{"sec":"sec2","text":" The base radix-4 butterfly can be easily turned into a radix-2 butterfly if we take the following two equations from Fig. 1,\n and set inputs \\$B\\$ and \\$D\\$ to zero [15].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"B. M. Baas, \"A low-power, high-performance 1024-point FFT processor,\" IEEE Journal of Solid-State Circuits, vol. 34, no. 3, pp. 380-387, Mar. 1999.","title":"A low-power, high-performance 1024-point FFT processor","context":[{"sec":"sec2","text":" The FFT processing element thus alternates between memory banks, and as long as new data are sent to the non-active memory bank (i.e., the bank not being used by the PE), memory starvation is avoided and continuous operation of the PE occurs, maximizing the throughput of the FFT processor [16].","part":"1"}],"links":{"documentLink":"/document/748190","pdfSize":"437KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"T.-Y. Sung, \"Memory-efficient and high-speed split-radix FFT/IFFT processor based on pipelined CORDIC rotations,\" IEEE Proceedings on Vision, Image and Signal Processing, vol. 153, no. 4, pp. 405-410, Aug. 2006.","title":"Memory-efficient and high-speed split-radix FFT/IFFT processor based on pipelined CORDIC rotations","context":[{"sec":"sec4","text":" The CORDIC algorithm presents one efficient method of direct calculation which has been reported to be of lower power and area than ROM implementations [17].","part":"1"},{"sec":"sec4","text":" However, a similar memory-based implementation utilizing CORDIC [17] with the same SRAM size as the processor reported here is approximately 5x larger when scaled to the same fabrication technology.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-vis:20045148","pdfSize":"198KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"Y.-N. Chang and K. K. Parhi, \"An efficient pipelined FFT architecture,\" IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 50, no. 6, pp. 322-325, June 2003.","title":"An efficient pipelined FFT architecture","context":[{"sec":"sec4","text":" A ROM storing the twiddle factors from \\$0\\$ to \\$\\pi/2\\$ was used by Chang [18].","part":"1"}],"links":{"documentLink":"/document/1209310","pdfSize":"314KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"Y.-T. Lin, P.-Y. Tsai, and T.-D. Chiueh, \"Low-power variable-length fast Fourier transform processor,\" IEEE Proceedings on Computer and Digital Techniques, vol. 152, no. 4, pp. 499-506, July 2005.","title":"Low-power variable-length fast Fourier transform processor","context":[{"sec":"sec4","text":" Symmetry can be further exploited by only storing twiddle factor values from \\$0\\$ to \\$\\pi/4\\$[19].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cdt:20041224","pdfSize":"293KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"L. R. Rabiner and B. Gold., Theory and Application of Digital Signal Processing, Prentice-Hall, Inc., Englewood Cliffs, NJ, 1975.","title":"Theory and Application of Digital Signal Processing","context":[{"sec":"sec4","text":"For a radix-4 butterfly, the twiddle factors \\$W_{b}, W_{c}\\$, and \\$W_{d}\\$, can be represented by Eq. (10), where \\$\\theta_{N}=2\\pi/N\\$.\n\n\\$W_{c}\\$ and \\$W_{d}\\$ can be calculated via \\$W_{b}\\$ through the following relationships [20]:\n\nBased on these equations, the \\$W_{c}\\$ ROM address is found simply by doubling the \\$W_{b}\\$ address, and similarly \\$W_{d}\\$ is found by tripling the \\$W_{b}\\$ address, which correlates to squaring and cubing \\$W_{b}\\$ itself, respectively.","part":"1"}],"refType":"biblio","id":"ref20"},{"order":"21","text":"G. Zhong, F. Xu, and A. Willson Jr., \"A power-scalable reconfigurable FFT/IFFT IC based on a multi-processor ring,\" in IEEE Journal of Solid-State Circuits (JSSC), Feb. 2006, vol. 41, pp. 483-495.","title":"A power-scalable reconfigurable FFT/IFFT IC based on a multi-processor ring","context":[{"sec":"sec5","text":" A reconfigurable \u201cring\u201d FFT/IFFT processor obtains a high SQNR of 61 dB [21]; however, it needs 5280 cycles to complete a 1024-pt FFT.","part":"1"}],"links":{"documentLink":"/document/1583812","pdfSize":"1080KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"H. Lee and M. Shin, \"A high-speed low-complexity two-parallel radix-24 FFT/IFFT processor for UWB applications,\" in IEEE Asian Solid-State Circuits Conference, Nov. 2007, pp. 284-287.","title":"A high-speed low-complexity two-parallel radix-24 FFT/IFFT processor for UWB applications","context":[{"sec":"sec5","text":" In contrast, fixed \\$N\\$ high-speed architectures have achieved only a modest SQNR of 27 dB [22] and 32.7 dB [23].","part":"1"}],"links":{"documentLink":"/document/4425686","pdfSize":"1400KB"},"refType":"biblio","id":"ref22"},{"order":"23","text":"Y. Chen, Y.-C. Tsao, Y.-W. Lin, C.-H. Lin, and C.-Y. Lee, \"An indexed-scaling pipelined FFT processor for OFDM-based WPAN applications,\" in IEEE Transactions on Circuits and Systems II (TCAS), Feb. 2008, vol. 55, pp. 146-150.","title":"An indexed-scaling pipelined FFT processor for OFDM-based WPAN applications","context":[{"sec":"sec5","text":" In contrast, fixed \\$N\\$ high-speed architectures have achieved only a modest SQNR of 27 dB [22] and 32.7 dB [23].","part":"1"}],"links":{"documentLink":"/document/4415038","pdfSize":"1333KB"},"refType":"biblio","id":"ref23"},{"order":"24","text":"D. Truong, W. Cheng, T. Mohsenin, Z. Yu, T. Jacobson, G. Landge, M. Meeuwsen, C. Watnik, P. Mejia, A. Tran, J. Webb, E. Work, Z. Xiao, and B. M. Baas, \"A 167-processor 65 nm computational array for highly-efficient DSP and embedded application processing,\" in IEEE HotChips Symposium on High-Performance Chips, Aug. 2008.","title":"A 167-processor 65 nm computational array for highly-efficient DSP and embedded application processing","context":[{"sec":"sec5","text":" Initial results show that at 866 MHz, it dissipates on average of \\$35 {\\rm mW}\\$ at 1.3 V [24].","part":"1"}],"refType":"biblio","id":"ref24"},{"order":"25","text":"A. Tran, D. Truong, and B. Baas, \"A complete real-time 802.11a base-band receiver implemented on an array of programmable processors,\" in Asilomar Conference on Signals, Systems and Computers, Oct. 2008.","title":"A complete real-time 802.11a base-band receiver implemented on an array of programmable processors","context":[{"sec":"sec5","text":" This processor has been successfully integrated into a 167-processor platform and has been used in software radio applications such as a 54 Mbps 802.11 a receiver [25].","part":"1"}],"links":{"documentLink":"/document/5074384","pdfSize":"314KB"},"refType":"biblio","id":"ref25"}],"articleNumber":"5117960","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"The design of a reconfigurable continuous-flow mixed-radix FFT processor","publisher":"IEEE","displayDocTitle":"The design of a reconfigurable continuous-flow mixed-radix FFT processor","htmlAbstractLink":"/document/5117960/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117960/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117960","openAccessFlag":"F","title":"The design of a reconfigurable continuous-flow mixed-radix FFT processor","contentTypeDisplay":"Conferences","mlTime":"PT0.634065S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117961,"references":[{"order":"1","text":"L. Wanhammar, DSP Integrated Circuits, Academic Press, 1999.","title":"DSP Integrated Circuits","context":[{"sec":"sec1","text":" Also, many different architectures to efficiently map the FFT algorithm to hardware have been proposed [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/B978-012734530-7/50001-5"},"refType":"biblio","id":"ref1"},{"order":"2","text":"E. H. Wold and A. M. Despain, \"Pipeline and parallel-pipeline FFT processors for VLSI implementations,\" IEEE Trans. Comp., vol. 33, no. 5, pp. 414-426, May 1984","title":"Pipeline and parallel-pipeline FFT processors for VLSI implementations","context":[{"sec":"sec1","text":"A commonly used architecture for transforms of length \\$N=b^{r}\\$ is the pipelined FFT [2].","part":"1"}],"links":{"documentLink":"/document/1676458","pdfSize":"4652KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. He and M. Torkelson, \"A new approach to pipeline FFT processor,\" in Proc. IEEE Parallel Processing Symp., 1996, pp. 766-770.","title":"A new approach to pipeline FFT processor","context":[{"sec":"sec1","text":" A \\$W_{4}\\$ multiplier only performs multiplication by \\$\\{1, j, -1, -j\\}\\$, in practice 1 or \\$-j\\$, and is most commonly realized by combining it in the subsequent butterfly (often denoted BFII as opposed to the standard butterfly BFI following [3]).","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"S. He and M. Torkelson, \"Designing pipeline FFT processor for OFDM(de)Modulation,\" in Proc. IEEE URSI Int. Symp. Sig. Elect., 1998, pp. 257-262.","title":"Designing pipeline FFT processor for OFDM(de)Modulation","context":[],"links":{"documentLink":"/document/738077","pdfSize":"888KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J.-E. Oh and M.-S. Lim, \"New radix-2 to the 4th power pipeline FFT processor,\"IEICE Trans. Electron, vol. E88-C, no. 8, pp. 1740-1764, Aug. 2005.","title":"New radix-2 to the 4th power pipeline FFT processor","context":[{"sec":"sec1","text":" A method related to that proposed here was suggested in [5] based on trigonometric identities.","part":"1"},{"sec":"sec1","text":" We will revisit this structure here and show that the complexity can be reduced compared to the approach considered in [5], despite using the same trigonometric equations.","part":"1"},{"sec":"sec2","text":"In [5] a \\$W_{16}\\$-multiplier based on the trigonometric identity was introduced.","part":"1"},{"sec":"sec2","text":" The structure shown in Fig. 3 is slightly modified compared to that in [5] as two multiplexers are added at the output to allow multiplication by 1 in the structure.","part":"1"},{"sec":"sec2","text":"\nComplex constant \\$W_{16}\\$ multiplier [5].","part":"1"},{"sec":"sec3","text":" Second, for simplicity we assume, as in [5], that we can use the same number of fractional bits for the internal multipliers as for the MCM and Booth multipliers.","part":"1"},{"sec":"sec3a","text":"As stated earlier the considered \\$W_{16}\\$-multiplier was originally proposed in [5].","part":"1"},{"sec":"table-fn2","text":"Using CSD-multipliers as proposed in [5].","type":"footnote"}],"links":{"crossRefLink":"https://doi.org/10.1093/ietele/e88-c.8.1740"},"refType":"biblio","id":"ref5"},{"order":"6","text":"O. Gustafsson, A. G. Dempster, K. Johansson, M. D. Macleod, and L. Wanhammar, \"Simplified design of constant coefficient multipliers,\" Circuits, Systems and Signal Processing, vol. 25, no. 2, pp. 225-251, Apr. 2006.","title":"Simplified design of constant coefficient multipliers","context":[{"sec":"sec1","text":" The constant multiplier can be realized using a minimum number of adders using the method in [6].","part":"1"},{"sec":"sec3","text":" Third, we point out that the wordlengths for the adders and multiplexers varies in the circuits [6].","part":"1"},{"sec":"sec3a","text":" Here, we here also consider the minimum adder approach in [6].","part":"1"},{"sec":"table-fn1","text":"Using minimum adder multipliers from [6].","type":"footnote"}],"links":{"crossRefLink":"https://doi.org/10.1007/s00034-005-2505-5"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Y.-E. Kim, K.-J. Cho, and J.-G. Chung, \"Low power small area modified Booth multiplier design for predetermined coefficients,\" IEICE Trans. Fund., vol. E90-A, no. 3, pp. 694-697, Mar. 2007.","title":"Low power small area modified Booth multiplier design for predetermined coefficients","context":[{"sec":"sec1","text":" In [7] an architecture based on a reduced Booth-coded multiplier was proposed.","part":"1"},{"sec":"sec1","text":" However, both the constant multipliers approaches in [7] and [8] can be generalized to more coefficients.","part":"1"},{"sec":"sec3","text":"Additionally, we will compare with the reduced Booth multipliers for predetermined coefficients proposed in [7].","part":"1"},{"sec":"sec3a","text":" Compared to the reduced Booth-like multipliers in [7] the considered multipliers always have a lower complexity, both in terms of adders and multiplexers.","part":"1"},{"sec":"sec3b","text":" Here it can be seen that the adder complexity is typically slightly smaller for the reduced Booth multipliers proposed in [7] compared to the proposed complex constant multiplier in Fig. 4.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1093/ietfec/e90-a.3.694"},"refType":"biblio","id":"ref7"},{"order":"8","text":"W. Han, T. Arslan, A. T. Erdogan and M. Hasan, \"High-performance low-power FFT cores,\" ETRI Journal, vol. 30, no. 3, pp. 451-460, June 2008.","title":"High-performance low-power FFT cores","context":[{"sec":"sec1","text":" In [8] sub-expression sharing was used to simultaneously multiply with all required coefficients.","part":"1"},{"sec":"sec1","text":" However, both the constant multipliers approaches in [7] and [8] can be generalized to more coefficients.","part":"1"},{"sec":"sec3","text":" In [8] it was proposed to use this architecture for the \\$W_{16}\\$-multipliers.","part":"1"},{"sec":"sec3a","text":" Finally, the MCM approach originating from [8] is as good or slightly worse compared to the complex constant multiplier in Fig. 3.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.4218/etrij.08.0107.0189"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Y. Voronenko and M. P\u00fcschel, \"Multiplierless multiple constant multiplication,\" ACM Trans. Algorithms, vol. 3, no. 2, May 2007.","title":"Multiplierless multiple constant multiplication","context":[{"sec":"sec3","text":" To obtain the results in this work we instead apply the better MCM algorithms presented in [9], [10], and for each case select the best solution.","part":"1"}],"links":{},"refType":"biblio","id":"ref9"},{"order":"10","text":"O. Gustafsson, \"A difference based adder graph heuristic for multiple constant multiplication problems,\" in Proc. IEEE Int. Symp. Circuits Syst., New Orleans, LA, 2007, pp. 1097-1100.","title":"A difference based adder graph heuristic for multiple constant multiplication problems","context":[{"sec":"sec3","text":" To obtain the results in this work we instead apply the better MCM algorithms presented in [9], [10], and for each case select the best solution.","part":"1"}],"links":{"documentLink":"/document/4252830","pdfSize":"152KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5117961","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Low-complexity reconfigurable complex constant multiplication for FFTs","publisher":"IEEE","htmlAbstractLink":"/document/5117961/","displayDocTitle":"Low-complexity reconfigurable complex constant multiplication for FFTs","isConference":true,"htmlLink":"/document/5117961/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117961","openAccessFlag":"F","title":"Low-complexity reconfigurable complex constant multiplication for FFTs","contentTypeDisplay":"Conferences","mlTime":"PT0.23166S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117970,"references":[{"order":"1","text":"B. Forejt et al., \"A 250 mW class D design with direct battery hookup in a 90-nm process\", in Proc. IEEE CICC, 2004, pp. 169-172.","title":"A 250 mW class D design with direct battery hookup in a 90-nm process","context":[{"sec":"sec1","text":" Although state-of-the-art class-D amplifiers for mobile applications are now fully implemented on-chip [1] [2] [3], most of them take advantage of high voltage process (5\u20137 V) or special MOS transistor options (extended drain MOS for example) to sustain the battery supply voltage (2.7\u20135.4 V).","part":"1"},{"sec":"sec1","text":" The output power is higher or comparable to those reported for SoC systems [1], [2] or even for stand-alone devices [3].","part":"1"},{"sec":"sec3c","text":" Another approach is to use extended drain or drift transistors [1] available in some standard deep-micron processes.","part":"1"},{"sec":"sec5","text":" The performance for distortion, output power, efficiency and silicon area is superior to other designs implemented in SoC [1] [2] or on-chip with additional highvoltage process option [3].","part":"1"}],"links":{"documentLink":"/document/1358767","pdfSize":"470KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"B. Forejt, V.Rentala, J.D Arteaga, and G. Burra, \"A 700+-mW class D design with direct battery hookup in a 90-nm process\", IEEE Journal of Solid-States Circuits, Vol. 40, September 2005.","title":"A 700+-mW class D design with direct battery hookup in a 90-nm process","context":[{"sec":"sec1","text":" Although state-of-the-art class-D amplifiers for mobile applications are now fully implemented on-chip [1] [2] [3], most of them take advantage of high voltage process (5\u20137 V) or special MOS transistor options (extended drain MOS for example) to sustain the battery supply voltage (2.7\u20135.4 V).","part":"1"},{"sec":"sec1","text":" The output power is higher or comparable to those reported for SoC systems [1], [2] or even for stand-alone devices [3].","part":"1"},{"sec":"sec5","text":" The performance for distortion, output power, efficiency and silicon area is superior to other designs implemented in SoC [1] [2] or on-chip with additional highvoltage process option [3].","part":"1"}],"links":{"documentLink":"/document/1501987","pdfSize":"1007KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"P. Muggler et al., \"A filter free class D audio amplifier with 86% powerefficiency,\" in Proc. ISCAS, 2004, p. 1036-1038.","title":"A filter free class D audio amplifier with 86% powerefficiency","context":[{"sec":"sec1","text":" Although state-of-the-art class-D amplifiers for mobile applications are now fully implemented on-chip [1] [2] [3], most of them take advantage of high voltage process (5\u20137 V) or special MOS transistor options (extended drain MOS for example) to sustain the battery supply voltage (2.7\u20135.4 V).","part":"1"},{"sec":"sec1","text":" The output power is higher or comparable to those reported for SoC systems [1], [2] or even for stand-alone devices [3].","part":"1"},{"sec":"sec5","text":" The performance for distortion, output power, efficiency and silicon area is superior to other designs implemented in SoC [1] [2] or on-chip with additional highvoltage process option [3].","part":"1"}],"links":{"documentLink":"/document/1328375","pdfSize":"598KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Berkhout, \"An Integrated 200 W Class-D Audio Amplifier\", IEEE Journal of Solid-State Circuits, Vol. 38, No. 7, July 2003.","title":"An Integrated 200 W Class-D Audio Amplifier","context":[{"sec":"sec3b","text":" Therefore a 2nd order loop-filter was chosen [4].","part":"1"}],"links":{"documentLink":"/document/1208469","pdfSize":"883KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"W. Groeneweg, \"Analog Signal Processing for a Class D Audio Amplifier in 65 nm CMOS Technology\" Proc. ESSCIRC, pp.322-325, Sept. 2008.","title":"Analog Signal Processing for a Class D Audio Amplifier in 65 nm CMOS Technology","context":[{"sec":"sec3b","text":"The amplifier uses a differential feedback loop with the loop-filter embodying a 2nd -order integrator as shown in Fig. 2, [5].","part":"1"}],"links":{"documentLink":"/document/4681857","pdfSize":"212KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K. Nielsen, \"A Review and Comparaison of Pulse Width Modulation (PWM) Methods For Analog and Digital Input Switching Power Amplifiers\" presented at the 102 AES Convention, Munich, Germany, March 1997.","title":"A Review and Comparaison of Pulse Width Modulation (PWM) Methods For Analog and Digital Input Switching Power Amplifiers","context":[{"sec":"sec2","text":"The aforementioned PWM signals are binary signals (AD modulation [6]) whose frequency spectrum contains the audio signal, the carrier frequency with its harmonics as well as intermodulation products around the harmonics.","part":"1"},{"sec":"sec2","text":" The requirements for filtering can be improved with a ternary PWM signal (BD or filter-less modulation [6]).","part":"1"}],"refType":"biblio","id":"ref6"}],"articleNumber":"5117970","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A 650mW filterless class-D audio power amplifier for mobile applications in 65-nm technology","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"A 650mW filterless class-D audio power amplifier for mobile applications in 65-nm technology","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117970/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5117970/","articleId":"5117970","openAccessFlag":"F","title":"A 650mW filterless class-D audio power amplifier for mobile applications in 65-nm technology","contentTypeDisplay":"Conferences","mlTime":"PT0.12663S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117971,"references":[{"order":"1","text":"E. Gaalaas, B. Y. Liu, N. Nishimura, R. Adams, K. Sweetland, \"Integrated Stereo Delta-Sigma Class-D Amplifier\", IEEE J.Solid-State Cicuits, vol. 40, no.12, pp.2388-2397, December 2005","title":"Integrated Stereo Delta-Sigma Class-D Amplifier","context":[{"sec":"sec2d","text":" The reference voltage for comparison is determined by the previous comparator output, as is often done for dynamic hysteresis [1].","part":"1"}],"links":{"documentLink":"/document/1546215","pdfSize":"1203KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"R. Schreier, G.C.Temes, Understanding Delta-Sigma Data Converters, IEEE Press, 2005","title":"Understanding Delta-Sigma Data Converters","context":[],"refType":"biblio","id":"ref2"},{"order":"3","text":"V. M. Tousi, F. Sahandi, M. Atarodi and M. Shojaei, \"A 3.3V/1W Class D Audio Power Amplifer with 103dB DR and 90% Efficiency\", MIEL, 2002","title":"A 3.3V/1W Class D Audio Power Amplifer with 103dB DR and 90% Efficiency","context":[],"refType":"biblio","id":"ref3"},{"order":"4","text":"T. Ido, S. Ishizuka, L. Risbo, F. Aoyagi, T. Hamasaki, \"A Digital Input Controller for Audio Class-D. Amplifiers with 100W 0.004% THD+N and 113dB. DR\", ISSCC, 2006","title":"A Digital Input Controller for Audio Class-D. Amplifiers with 100W 0.004% THD+N and 113dB. DR","context":[],"links":{"documentLink":"/document/1696185","pdfSize":"1875KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"H. S. Kim, S. W. Jung, H. M. Jung, J. K. Shin, P. Choi, \"Low Cost Implementation of Filterless Class D Audio Amplifier with Constant Switching Frequency\", IEEE Trans, Vol. 52, No.4, November 2006","title":"Low Cost Implementation of Filterless Class D Audio Amplifier with Constant Switching Frequency","context":[{"sec":"sec1","text":" [5], [6].","part":"1"}],"links":{"documentLink":"/document/4050079","pdfSize":"1259KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. R. Oliva, S. S. Ang, T. V. Vo, \"A multi-loop voltage-feedback filterless class-D switching audio amplifier using unipolar pulse-width- modulation.\", IEEE Trans. Consumer Electronics, vol.50, no.1, pp.312-319, February 2004.","title":"A multi-loop voltage-feedback filterless class-D switching audio amplifier using unipolar pulse-width- modulation","context":[{"sec":"sec1","text":" However, the ternary modulation class-D amplifiers reported to date have not been designed for high audio fidelity. [5], [6].","part":"1"}],"links":{"documentLink":"/document/1277879","pdfSize":"926KB"},"refType":"biblio","id":"ref6"}],"articleNumber":"5117971","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Filterless multi-level delta-sigma class-D amplifier for portable applications","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5117971/","isConference":true,"htmlLink":"/document/5117971/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"Filterless multi-level delta-sigma class-D amplifier for portable applications","articleId":"5117971","openAccessFlag":"F","title":"Filterless multi-level delta-sigma class-D amplifier for portable applications","contentTypeDisplay":"Conferences","mlTime":"PT0.04526S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117972,"references":[{"order":"1","text":"Meng-Tong Tan, Hock-Chuan Chua, Bah-Hwee Gwee, JS Chang, \"An investigation on the parameters affecting total harmonic distortion in class D amplifier\", IEEE International Symposium on Circuits and Systems ISCAS, Geneva, vol. 4, pp. 193-196, 28-31 May 2000.","title":"An investigation on the parameters affecting total harmonic distortion in class D amplifier","context":[{"sec":"sec1","text":" However the major drawback of switching amplifier is linked to non linear behavior limiting the audio performances [1]\u2013[3].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"K. Nielsen, \"Linearity and Efficiency Performance of Switching Audio Power Amplifier Output Stages - A fundamental Analysis\", 105 AES Convention, San Francisco, 1998.","title":"Linearity and Efficiency Performance of Switching Audio Power Amplifier Output Stages - A fundamental Analysis","context":[{"sec":"sec1","text":" However the major drawback of switching amplifier is linked to non linear behavior limiting the audio performances [1]\u2013[2][3].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Wei Shu, JS Chang, Tong Ge, Meng Tong Tan, \"Fourier Series Analysis for Nonlinearities Due to the Power Supply Noise in Open-Loop Class D Amplifiers\", IEEE Asia Pacific Conference on Circuits and Systems APCCAS, pp. 720-723, 4-7 Dec. 2006.","title":"Fourier Series Analysis for Nonlinearities Due to the Power Supply Noise in Open-Loop Class D Amplifiers","context":[{"sec":"sec1","text":" However the major drawback of switching amplifier is linked to non linear behavior limiting the audio performances [1]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/4145494","pdfSize":"189KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"E. Gaalaas, BY Liu, N. Nishimura, R Adams, \"Integrated stereo \u0394\u03a3 class D amplifier\", IEEE Journal of Solid-State Circuits, Volume 40, Issue 12, pp. 2388 - 2397, Dec. 2005","title":"Integrated stereo \u0394\u03a3 class D amplifier","context":[{"sec":"sec1","text":" Recent design, using efficient close-loop topology to alleviate this problem, can achieved around 0.01% THD+N for H-bridge power stage configuration: those architectures show control based on Sigma Delta Modulator [4], Controlled Oscillated Modulator (COM) architecture [5], PWM feedback [6], digital feedback [7], hysteresis control [8], [9], and sliding mode [10].","part":"1"},{"sec":"sec2a","text":" The feedback signal is the output taken from the power stage before the passive low pass filter as for most solutions [4]\u2013[10].","part":"1"}],"links":{"documentLink":"/document/1546215","pdfSize":"1203KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"L. Soo-Hyoung, S. Jae-Young Shin, L. Ho-Young Lee, \"A 2W, 92% efficiency and 0.01% THD+N class-D audio power amplifier for mobile applications, based on the novel SCOM architecture\", IEEE Custom Integrated Circuits Conference, pp. 291-294, 3-6 Oct. 2004","title":"A 2W, 92% efficiency and 0.01% THD+N class-D audio power amplifier for mobile applications, based on the novel SCOM architecture","context":[{"sec":"sec1","text":" Recent design, using efficient close-loop topology to alleviate this problem, can achieved around 0.01% THD+N for H-bridge power stage configuration: those architectures show control based on Sigma Delta Modulator [4], Controlled Oscillated Modulator (COM) architecture [5], PWM feedback [6], digital feedback [7], hysteresis control [8], [9], and sliding mode [10].","part":"1"},{"sec":"sec2a","text":" The feedback signal is the output taken from the power stage before the passive low pass filter as for most solutions [4]\u2013[5][10].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"A. R. Oliva, S.S. Ang, T. V. Vo, \"A multi-loop voltage feedback filterless class-D switching audio amplifier using unipolar pulse- widthmodulation\", IEEE Trans. On Consumer Electronics, vol. 50, issue 1, pp. 312-319, Feb. 2004","title":"A multi-loop voltage feedback filterless class-D switching audio amplifier using unipolar pulse- widthmodulation","context":[{"sec":"sec1","text":" Recent design, using efficient close-loop topology to alleviate this problem, can achieved around 0.01% THD+N for H-bridge power stage configuration: those architectures show control based on Sigma Delta Modulator [4], Controlled Oscillated Modulator (COM) architecture [5], PWM feedback [6], digital feedback [7], hysteresis control [8], [9], and sliding mode [10].","part":"1"},{"sec":"sec2a","text":" The feedback signal is the output taken from the power stage before the passive low pass filter as for most solutions [4]\u2013[6][10].","part":"1"}],"links":{"documentLink":"/document/1277879","pdfSize":"926KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"P. Midya, B. Roeckner, T. Paulo, \"High Performance Digital Feedback for PWM Digital Audio Amplifiers\", 121 AES convention, San Francisco, 5-8 Oct. 2006","title":"High Performance Digital Feedback for PWM Digital Audio Amplifiers","context":[{"sec":"sec1","text":" Recent design, using efficient close-loop topology to alleviate this problem, can achieved around 0.01% THD+N for H-bridge power stage configuration: those architectures show control based on Sigma Delta Modulator [4], Controlled Oscillated Modulator (COM) architecture [5], PWM feedback [6], digital feedback [7], hysteresis control [8], [9], and sliding mode [10].","part":"1"},{"sec":"sec2a","text":" The feedback signal is the output taken from the power stage before the passive low pass filter as for most solutions [4]\u2013[7][10].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"T. Ge, M.T. Tan, JS. Chang, \"Design and analysis of a micropower low-voltage bang-bang control class D amplifier\", IEEE Int. Symposium on Circuits and Systems, pp. 224-227, 23-26 May 2005","title":"Design and analysis of a micropower low-voltage bang-bang control class D amplifier","context":[{"sec":"sec1","text":" Recent design, using efficient close-loop topology to alleviate this problem, can achieved around 0.01% THD+N for H-bridge power stage configuration: those architectures show control based on Sigma Delta Modulator [4], Controlled Oscillated Modulator (COM) architecture [5], PWM feedback [6], digital feedback [7], hysteresis control [8], [9], and sliding mode [10].","part":"1"},{"sec":"sec2a","text":" The feedback signal is the output taken from the power stage before the passive low pass filter as for most solutions [4]\u2013[8][10].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"S. Poulsen, M.A.E Andersen, \"Hysteresis controller with constant switching frequency\", IEEE Transactions on Consumer Electronics, Volume 51, Issue 2, pp. 688-693, May 2005","title":"Hysteresis controller with constant switching frequency","context":[{"sec":"sec1","text":" Recent design, using efficient close-loop topology to alleviate this problem, can achieved around 0.01% THD+N for H-bridge power stage configuration: those architectures show control based on Sigma Delta Modulator [4], Controlled Oscillated Modulator (COM) architecture [5], PWM feedback [6], digital feedback [7], hysteresis control [8], [9], and sliding mode [10].","part":"1"},{"sec":"sec2a","text":" The feedback signal is the output taken from the power stage before the passive low pass filter as for most solutions [4]\u2013[9][10].","part":"1"}],"links":{"documentLink":"/document/1468020","pdfSize":"528KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"M. A. Rojas-Gonzalez, E. Sanchez-Sinencio, \"Design of Class D Audio Amplifier IC Using Sliding Mode Control and Negative Feedback\", IEEE trans. on Consumer electronics, vol. 53, issue 2, pp. 209-217, may 2007","title":"Design of Class D Audio Amplifier IC Using Sliding Mode Control and Negative Feedback","context":[{"sec":"sec1","text":" Recent design, using efficient close-loop topology to alleviate this problem, can achieved around 0.01% THD+N for H-bridge power stage configuration: those architectures show control based on Sigma Delta Modulator [4], Controlled Oscillated Modulator (COM) architecture [5], PWM feedback [6], digital feedback [7], hysteresis control [8], [9], and sliding mode [10].","part":"1"},{"sec":"sec2a","text":" The feedback signal is the output taken from the power stage before the passive low pass filter as for most solutions [4]\u2013[10].","part":"1"}],"links":{"documentLink":"/document/4266949","pdfSize":"971KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Yong-Hee Lee et al., \"A 1.3mW per-channel 103dB SNR stereo audio DAC with class D head phone amplifier in 65nm CMOS\", IEEE symposium on VLSI circuits, pp.176-177, 18-20 Jun 2008","title":"A 1.3mW per-channel 103dB SNR stereo audio DAC with class D head phone amplifier in 65nm CMOS","context":[{"sec":"sec1","text":" Class-D amplifier is not the preferred candidate because it provides a poor audio quality and a low power supply rejection with single ended power stage topology (imposed by headset connector) [11].","part":"1"}],"links":{"documentLink":"/document/4585996","pdfSize":"390KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"G. Pillonnet, R. Cellier, N. Abouchi, M. Chiollaz, \"An integrated class D audio amplifier based on sliding mode control\", IEEE International Conference on Integrated Circuit Design and Technology and Tutorial, ICICDT 2008. pp. 117-120, 2-4 Jun. 2008","title":"An integrated class D audio amplifier based on sliding mode control","context":[{"sec":"sec1","text":" We prove in [12] that this solution is efficient for H-Bridge output stage.","part":"1"},{"sec":"sec2e","text":"The effect of modulation index on Class-D switching frequency implies that audio signal level should be limited to a proper value in order to keep the switching frequency variation into allowed range [12].","part":"1"}],"links":{"documentLink":"/document/4567259","pdfSize":"2288KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Tong Ge, Chang J.S., \"Bang-Bang Control Class-D Amplifiers: Power-Supply Noise\", IEEE transaction on Circuits and Systems II, vol. 55, Issue: 8, pp. 723-727, Aug. 2008.","title":"Bang-Bang Control Class-D Amplifiers: Power-Supply Noise","context":[{"sec":"sec2c","text":"The power supply rejection ratio is one of the most relevant characteristics for an audio amplifier in mobile phone [13].","part":"1"}],"links":{"documentLink":"/document/4252731","pdfSize":"295KB"},"refType":"biblio","id":"ref13"}],"articleNumber":"5117972","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A 0.01%THD, 70dB PSRR Single Ended Class D using variable hysteresis control for headphone amplifiers","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"A 0.01%THD, 70dB PSRR Single Ended Class D using variable hysteresis control for headphone amplifiers","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117972/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5117972/","articleId":"5117972","openAccessFlag":"F","title":"A 0.01%THD, 70dB PSRR Single Ended Class D using variable hysteresis control for headphone amplifiers","contentTypeDisplay":"Conferences","mlTime":"PT0.175815S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117979,"references":[{"order":"1","text":"K. Hart and Slob, A. (1972), 'Integrated injection logic: a new approach to LSI, IEEE J. Solid State Circuits, Vol. SC-7, pp. 346-351.","title":"Integrated injection logic: A new approach to LSI","context":[{"sec":"sec1","text":" Though it was known for a long time, that microelectronic devices are very sensitive to light, this effect was only spuriously used [1].","part":"1"}],"links":{"documentLink":"/document/1052891","pdfSize":"740KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"B. Wilburn et al. (2005) High-Performance Imaging using Large Camera Arrays, ACM Transactions on Graphics, Vol 24, No 3, pp. 765-776.","title":"High-Performance Imaging using Large Camera Arrays","context":[{"sec":"sec1","text":" For things such as a large aperture camera [2], this moves the problems to integration subjects such as image stitching and synchronization.","part":"1"},{"sec":"sec3","text":" In extension of this work lies the camera array, where the server stitches the individual images to a single large aperture one [2].","part":"1"}],"links":{},"refType":"biblio","id":"ref2"},{"order":"3","text":"A. Rodriguez-Vazquez et al. (2008) The Eye-RIS CMOS Vision System, pp. 15-32, in: (H. Casier et al.) Analog circuit design (Springer, Dordrecht).","title":"Analog circuit design","context":[{"sec":"sec1","text":" Anafocus has added basic image processing hardware in analog circuitry to the focal plane sensor that extracts features rather than communicate full image [3].","part":"1"},{"sec":"sec3","text":"This paper proposes a technique where the feature extraction is performed within each single camera [3] [4], where upon the server inspects the feature values to come with a consolidated decision [9].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"R. Kleihorst et al. (2005) Scalable IC Platform for smart cameras, Eurasip J. on Applied Signal Processing, Vol. 2005, Nr. 1, pp. 2018-2025.","context":[{"sec":"sec1","text":" On the other hand, NXP has created an image processor that performs lengthy operations on double-buffered image lines to reduce the bandwidth requirements [4].","part":"1"},{"sec":"sec3","text":"This paper proposes a technique where the feature extraction is performed within each single camera [3] [4], where upon the server inspects the feature values to come with a consolidated decision [9].","part":"1"},{"sec":"sec4","text":"In a typical Wica system [4], the foundation will be handled by the 8051 controller, while the processing is performed by the IC3D intelligent vision processing chip.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"M.H. terBrugge, Nijuis, J.A.G. and Spaanenburg, L (1999) 'License-Plate Recognition', pp. 263-296, in: L.C. Jain and Lazzarini, Intelligent Techniques in Character Recognition, CRC Press.","context":[{"sec":"sec2","text":" In [5], the license plate viewed in a car image is checked versus the known size of the characters and of the plate, according to the traffic regulations.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Peter Sundstr\u00f6m (2005) Stereo Vision with uncalibrated cameras, Msc. Thesis, Lund University.","title":"Stereo Vision with uncalibrated cameras","context":[{"sec":"sec2","text":"Secondly, two cameras can be used to view the same object [6].","part":"1"},{"sec":"sec3","text":" Both cameras provide an image and the server manipulates them to establish the calibration settings [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Jean-Yves Bouguet and Pietro Perona (1998), 3D Photography on Your Desk, Proceedings Eusipco, pp. 1273-1276.","title":"3D Photography on Your Desk","context":[{"sec":"sec2","text":" An alternative approach is reported in [7], where a known object is moving into the scene.","part":"1"}],"links":{"documentLink":"/document/710699","pdfSize":"1240KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Mingchih Lu, Wang Weiyen, Chu Chun-Yen (2006), Image-Based Distance and Area Measuring Systems, IEEE Sensors Journal, Vol. 6, No. 2, pp. 495-503.","title":"Image-Based Distance and Area Measuring Systems","context":[{"sec":"sec2","text":"Thirdly, additional laser projectors can be applied to cast a spot on the object [8].","part":"1"},{"sec":"sec2","text":" In line with [8] we can now formulate the single camera model.","part":"1"},{"sec":"sec5","text":" The use of a laser beam can again be helpful [8].","part":"1"}],"links":{"documentLink":"/document/1608095","pdfSize":"493KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"E. Simmons, Ljung, E. and Kleihorst, R. (2006), Distributed Vision with Multiple Uncalibrated Smart Cameras, ACM Workshop on Distributed Smart Cameras, Boulder (Colorado).","title":"Distributed Vision with Multiple Uncalibrated Smart Cameras","context":[{"sec":"sec3","text":"This paper proposes a technique where the feature extraction is performed within each single camera [3] [4], where upon the server inspects the feature values to come with a consolidated decision [9].","part":"1"},{"sec":"sec4","text":" The application layer is available on each camera, but only one of the cameras in the dynamically configured network will function as the cloud server [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"J. Hollm\u00e9n (1996). Process Modeling using the Self-Organizing Map (Master Thesis report). Helsinki: Helsinki University of Technology.","title":"Process Modeling using the Self-Organizing Map","context":[{"sec":"sec4","text":" In the category of neural networks, the SOFM seemed to have gained the highest popularity [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"J. J\u00e4rvinen (2002). Real-time surface inspection of steel strips. Machine Vision News, (Vol 7). [online].","title":"Real-time surface inspection of steel strips","context":[{"sec":"sec4","text":" Examples can be found in steel [11] as well as wooden [12] surface inspection.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"M. Niskanen, Silv\u00e9n, O., & Kauppinen, H. (2001). Experiments with SOM based inspection of wood. Oulo: University of Oulo, Machine Vision and Intelligent Systems Group, Infotech Oulu. http://www.ee.oulu.fi/~nisu/Experiments-with-SOM-based-inspection-of-wood.pdf.","title":"Experiments with SOM based inspection of wood","context":[{"sec":"sec4","text":" Examples can be found in steel [11] as well as wooden [12] surface inspection.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"E. Alpaydin and Marchal, P. (1989). Why an 'A' is an 'A'. Proceedings Journ\u00e9es d'\u00c9lectronique (Lausanne, Switzerland) pp. 88-103.","title":"Why an 'A' is an 'A","context":[{"sec":"sec4","text":" As previously discussed by Alpaydin [13], a proper skinning of the process from application-oriented global to realization-oriented localized issues allows introducing clear, invariant and certifiable concepts.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1111/j.1479-828X.1992.tb01918.x"},"refType":"biblio","id":"ref13"},{"order":"14","text":"C. Grunditz and Spaanenburg, L. (2004) A parametrisable system for physically plausible surface inspection, Journal of Intelligent and Fuzzy Systems, Vol. 15, No. 1, pp. 29-39.","title":"A parametrisable system for physically plausible surface inspection","context":[{"sec":"sec5","text":"Where the single camera system has an error rate of up to 5 % [14], this number rapidly goes down by combining the observations of multiple cameras.","part":"1"}],"refType":"biblio","id":"ref14"}],"articleNumber":"5117979","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Intelligent camera cloud computing","publisher":"IEEE","htmlAbstractLink":"/document/5117979/","displayDocTitle":"Intelligent camera cloud computing","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117979/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117979","openAccessFlag":"F","title":"Intelligent camera cloud computing","contentTypeDisplay":"Conferences","mlTime":"PT0.232281S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117983,"references":[{"order":"1","text":"(2008) ClearSpeed Inc. [Online]. Available: http://www.clearspeed.com/","context":[{"sec":"sec1","text":" [1] contains a 1-D array of 96 execution units, which work on a SIMD fashion.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"(2008) MathStar Inc. [Online]. Available: http://www.mathstar.com/","context":[{"sec":"sec1","text":" The Mathstar FPOA (Field Programmable Object Array) architecture [2] contains different types of 16bit execution units, called Silicon Objects, which are arranged on a 2-D grid.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"(2008) Tilera Inc. [Online]. Available: http://www.tilera.com/","context":[{"sec":"sec1","text":" The Tilera Tile64 architecture [3] is a regular array of general purpose processors, called Tile Processors, arranged on an 8\u00d78 grid.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Kocs\u00e1rdi, Z. Nagy, \u00c1. Cs\u00edk, and P. Szolgay, \"Simulation of two-dimensional inviscid, adiabatic, compressible flows on emulated digital CNN-UM,\" International Journal of Circuit Theory and Applications, vol. DOI:10.1002/cta.565, 2008.","title":"Simulation of two-dimensional inviscid, adiabatic, compressible flows on emulated digital CNN-UM","context":[{"sec":"sec1","text":" On the other hand development time of an optimized software solution is much shorter than designing a reconfigurable architecture [4] [5], however its computational efficiency is smaller in terms of area and power.","part":"1"},{"sec":"sec4","text":" The simplest algorithm we consider is first-order both in space and time [4] [5].","part":"1"}],"links":{"documentLink":"/document/4588672","pdfSize":"2097KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"-, \"Two-dimensional compressible flow simulation on emulated digital CNN-UM,\" in Proc. IEEE 11 International Workshop on Cellular Neural Networks and their Applications (CNNA'08), Santiago de Compostella, Spain, July 2008, pp. 169-174.","title":"Two-dimensional compressible flow simulation on emulated digital CNN-UM","context":[{"sec":"sec1","text":" On the other hand development time of an optimized software solution is much shorter than designing a reconfigurable architecture [4] [5], however its computational efficiency is smaller in terms of area and power.","part":"1"},{"sec":"sec4","text":" The simplest algorithm we consider is first-order both in space and time [4] [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurerand, and D. Shippy, \"Introduction to the Cell multiprocessor,\" IBM Journal of Research and Development, 2005.","title":"Introduction to the Cell multiprocessor","context":[{"sec":"sec2a","text":"The Cell Broadband Engine Architecture (CBEA) [6] is designed to achieve high computing performance with better area/performance and power/performance ratios than the conventional multi-core architectures.","part":"1"}],"links":{"documentLink":"/document/5388817","pdfSize":"342KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. D. Anderson, Computational Fluid Dynamics - The Basics with Applications. McGraw Hill, 1995.","title":"Computational Fluid Dynamics - The Basics with Applications","context":[{"sec":"sec3","text":" By neglecting all these non-ideal processes and assuming adiabatic variations, we obtain the Euler equations [7], [8], describing the dynamics of dissipation-free, in-viscid, compressible fluids.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"T. J. Chung, Computational Fluid Dynamics. Cambridge University Press, 2002.","title":"Computational Fluid Dynamics","context":[{"sec":"sec3","text":" By neglecting all these non-ideal processes and assuming adiabatic variations, we obtain the Euler equations [7], [8], describing the dynamics of dissipation-free, in-viscid, compressible fluids.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1017/CBO9780511606205"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Z. Nagy, L. K\u00e9k, Z. Kincses, A. Kiss, and P. Szolgay, \"Toward exploitation of Cell multi-processor array in time-consuming applications by using CNN model,\" Int. J. of Circuit Theory and Applications, vol. 36, no. 5-6, pp. 605-622, 2008.","title":"Toward exploitation of Cell multi-processor array in time-consuming applications by using CNN model","context":[{"sec":"sec5","text":" During implementation the environment of the CNN simulation kernel was used [9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/cta.508"},"refType":"biblio","id":"ref9"}],"articleNumber":"5117983","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Supersonic flow simulation on IBM cell processor based emulated digital Cellular Neural Networks","publisher":"IEEE","htmlAbstractLink":"/document/5117983/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117983/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"displayDocTitle":"Supersonic flow simulation on IBM cell processor based emulated digital Cellular Neural Networks","articleId":"5117983","openAccessFlag":"F","title":"Supersonic flow simulation on IBM cell processor based emulated digital Cellular Neural Networks","contentTypeDisplay":"Conferences","mlTime":"PT0.065166S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117984,"references":[{"order":"1","text":"J. V. Team: \"Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification,\" ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, May 2003.","context":[{"sec":"sec1","text":"A new video coding standard, AVC/H.264, was defined by the Joint Video Team (JVT) in May 2003 [1] with better coding performances and encompassing wider applications.","part":"1"},{"sec":"sec2d","text":"By looking through these sub-tables in the RunBefore table (see table 9\u201310 in [1]), [10] discovered an explicit relationship between codeword and symbols.","part":"1"},{"sec":"sec2e","text":"Since most codewords in the RunBefore table (see table 9\u201310 in [1]) do not exceed three bits, the short codeword length property makes the multi-symbol decoder more reasonable when implementing a high throughput decoder.","part":"1"},{"sec":"sec3","text":" For comprehensive consideration, we also built a simulation followed by the Level limitation in the AVC/H.264 standard [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Q. Xue et al., \"AVC/H.264 Baseline Profile Decoder Optimization on Independent Platform,\" International Conference on Wireless Communications, Networking and Mobile Computing, pp.1253-1256, 2005.","title":"AVC/H.264 Baseline Profile Decoder Optimization on Independent Platform","context":[{"sec":"sec1","text":" Moreover, due to different encoding configurations, the computational complexity of CAVLC is increased up to 28% [2] of the entire computation in the decoder.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Alle, J. Biswas, and S.K. Nandy, \"High performance VLSI architecture design for H.264 CAVLC decoder,\" IEEE Int. Conf. Applica. Specific Syst. Architect. Processors, pp. 317-322, 2006.","title":"High performance VLSI architecture design for H.264 CAVLC decoder","context":[{"sec":"sec1","text":"To achieve high-throughput architecture for CAVLC decoding, Alle's design [3], which is based on Chang's architecture [4], adopted early terminating scheme to avoid unnecessary decoding procedure.","part":"1"}],"links":{"documentLink":"/document/4019535","pdfSize":"135KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"H.C. Chang, C.C. Lin, and J.I. Guo, \"A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding,\" IEEE International Symposium on Circuits and Systems, May 2005.","title":"A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding","context":[{"sec":"sec1","text":"To achieve high-throughput architecture for CAVLC decoding, Alle's design [3], which is based on Chang's architecture [4], adopted early terminating scheme to avoid unnecessary decoding procedure.","part":"1"}],"links":{"documentLink":"/document/1466034","pdfSize":"250KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"G.S. Yu and T.S. Chang, \"A zero-skipping multi-symbol CAVLC decoder for MPEG-4 AVC/H.264,\" ISCAS, pp. 5583-5586, May 2006.","title":"A zero-skipping multi-symbol CAVLC decoder for MPEG-4 AVC/H.264","context":[{"sec":"sec1","text":" On the other hand, there are other high-throughput architectures with multi-symbol decoders [5]\u2013[7].","part":"1"},{"sec":"sec1","text":" In [5], the decoder achieves two-symbol decoding if the consecutive symbols use different ZeroLeft tables.","part":"1"}],"links":{"documentLink":"/document/1693900","pdfSize":"4387KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"T.W. Chen et al., \"Architecture design of AVC/H.264 decoder with hybrid task pipelining for high definition videos,\" IEEE International Symposium on Circuits and Systems, pp. 2931-2934, May 2005.","title":"Architecture design of AVC/H.264 decoder with hybrid task pipelining for high definition videos","context":[{"sec":"sec1","text":" On the other hand, there are other high-throughput architectures with multi-symbol decoders [5]\u2013[6][7].","part":"1"},{"sec":"sec1","text":" As for [6], Chen et al. built multi-symbol VLD tables for levels and runs directly, so that CAVLD can decode consecutive multiple levels or runs in one cycle.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Y.N. Wen et al., \"Multiple-Symbol Parallel CAVLC Decoder for AVC/H.264\", APCCAS, pp. 1240-1243, Dec. 2006.","title":"Multiple-Symbol Parallel CAVLC Decoder for AVC/H.264","context":[{"sec":"sec1","text":" On the other hand, there are other high-throughput architectures with multi-symbol decoders [5]\u2013[7].","part":"1"},{"sec":"sec1","text":" In [7], Wen et al. utilized five parallel RunBefore decoders for multiple-symbol decoder.","part":"1"},{"sec":"sec3","text":" In [7], the author also utilizes parallel RunBefore decoders for multiple-symbol decoder.","part":"1"},{"sec":"sec3","text":" With little area cost, the operating frequency of our design can be lower than [7].","part":"1"}],"links":{"documentLink":"/document/4145624","pdfSize":"317KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"X. Qin and X. Yan, \"A memory and speed efficient CAVLC decoder,\" Proceedings of SPIE-The International Society for Optical Engineering, pp. 1418-1426, 2005.","title":"A memory and speed efficient CAVLC decoder","context":[{"sec":"sec2a","text":"On the other hand, the variable-length code decoders are implemented based on the group-based and structural VLC table which is similar to [8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"Y.H. Kim et al., \"Memory-efficient AVC/H.264 CAVLC for fast decoding,\" IEEE Trans. Consum. Electron., pp. 943-952, August 2006.","title":"Memory-efficient AVC/H.264 CAVLC for fast decoding","context":[{"sec":"sec2b","text":" However, Level decoding process can be simplified by using arithmetic operations because it is Golomb-based structured variable length code [9].","part":"1"}],"links":{"documentLink":"/document/1706492","pdfSize":"975KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Y.H. Moon, G.Y. Kim and J.H. Kim, \"An efficient decoding of CAVLC in AVC/H.264 video coding standard,\" IEEE Trans. Consum. Electron., pp. 933-938, Aug. 2005.","title":"An efficient decoding of CAVLC in AVC/H.264 video coding standard","context":[{"sec":"sec2d","text":"By looking through these sub-tables in the RunBefore table (see table 9\u201310 in [1]), [10] discovered an explicit relationship between codeword and symbols.","part":"1"},{"sec":"sec2d","text":" Instead of using [10] directly, this study modified the arithmetic operation to further reduce the hardware cost.","part":"1"},{"sec":"sec2d","text":" Take \\${ ZeroLeft} = 6\\$ for example, we replace (8) in [10] by (2).","part":"1"},{"sec":"sec2d","text":" Compared with (8) in [10], (2) requires less operations and then leads to lower hardware cost.","part":"1"}],"links":{"documentLink":"/document/1510506","pdfSize":"181KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"J. Nikara, S. Vassiliadis, J. Takala, and P. Liuha, \"Multiple-symbol parallel decoding for variable length codes,\" IEEE Trans. VLSI Systems, pp. 676-685, July 2004.","title":"Multiple-symbol parallel decoding for variable length codes","context":[{"sec":"sec2e","text":"The main goal of this multi-symbol decoder is to break the recursive dependency between codewords [11].","part":"1"}],"links":{"documentLink":"/document/1308201","pdfSize":"367KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"T.H. Tsai and D.L. Fang, \"A novel design of CAVLC decoder with low power consideration,\" IEEE Asian Conf. Solid-State Circuits, pp. 196-199, Nov. 2007.","title":"A novel design of CAVLC decoder with low power consideration","context":[],"links":{"documentLink":"/document/4425764","pdfSize":"394KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"M. Oh, W. Lee, Y. Jung, and J. Kim, \"Design of High-Speed CAVLC Decoder Architecture for AVC/H.264,\" ETRI Journal, vol.30, no.1, pp.167-169, Feb. 2008.","title":"Design of High-Speed CAVLC Decoder Architecture for AVC/H.264","context":[],"links":{"crossRefLink":"https://doi.org/10.4218/etrij.08.0207.0208"},"refType":"biblio","id":"ref13"},{"order":"14","text":"D. Wu, W. Gao, M. Hu, and Z. Ji, \"A VLSI architecture design of CAVLC decoder,\" Proceedings of ASIC. 5th International Conference, pp. 962-965, Oct. 2003.","title":"A VLSI architecture design of CAVLC decoder","context":[{"sec":"sec2","text":" The decoding flows of the example in Fig. 1 for Wu's [14] architecture and our new CAVLC design are in Figs. 2(a) and 2(b), respectively.","part":"1"},{"sec":"sec2","text":"\nCAVLC decoding flow: (a) Wu's [14] design (b) Proposed\n\n.","part":"1"},{"sec":"sec2","text":"CAVLC decoding flow: (a) Wu's [14] design (b) Proposed.","part":"1"}],"refType":"biblio","id":"ref14"}],"articleNumber":"5117984","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Low complexity and high throughput VLSI architecture for AVC/H.264 CAVLC decoding","publisher":"IEEE","displayDocTitle":"Low complexity and high throughput VLSI architecture for AVC/H.264 CAVLC decoding","htmlAbstractLink":"/document/5117984/","htmlLink":"/document/5117984/","isStaticHtml":true,"isConference":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117984","openAccessFlag":"F","title":"Low complexity and high throughput VLSI architecture for AVC/H.264 CAVLC decoding","contentTypeDisplay":"Conferences","mlTime":"PT0.249514S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117990,"references":[{"order":"1","text":"M. Velliste and et al., \"Cortical control of a prosthetic arm for selffeeding,\" Nature, vol. 453, pp. 1098-1101, 2008.","title":"Cortical control of a prosthetic arm for selffeeding","context":[{"sec":"sec1","text":"Successful proof-of-concept laboratory experiments on cortically controlled motor prostheses [1] motivate continued development for neural prosthetic devices.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1038/nature06996"},"refType":"biblio","id":"ref1"},{"order":"2","text":"R. H. Olsson and K. D. Wise, \"A three-dimensional neural recording microsystem with implantable data compression circuitry,\" IEEE J. Solid State Circuits, vol. 40, no. 12, pp. 2796-2804, 2005.","title":"A three-dimensional neural recording microsystem with implantable data compression circuitry","context":[{"sec":"sec1","text":" Advances in implantable electrode arrays and miniaturized multi-channel recording ICs [2]\u2013[4] drive the research field toward the direction of long-duration and wireless experiments on freely moving animals.","part":"1"},{"sec":"sec1","text":" In [2], [3], comparator-based spike detection modules are implemented along with the analog frontend interface circuitry (AFIC) for the multi-channel neural recording systems.","part":"1"},{"sec":"sec2","text":"In the previous state-of-the-art designs [2], [3], the comparator-based spike detectors using an voltage threshold are implemented.","part":"1"}],"links":{"documentLink":"/document/1546254","pdfSize":"1085KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R. R. Harrison and et al., \"A low-power integrated circuit for a wireless 100-electrode neural recording system,\" IEEE J. Solid State Circuits, vol. 42, no. 1, pp. 123-133, 2007.","title":"A low-power integrated circuit for a wireless 100-electrode neural recording system","context":[{"sec":"sec1","text":" Advances in implantable electrode arrays and miniaturized multi-channel recording ICs [2]\u2013[3][4] drive the research field toward the direction of long-duration and wireless experiments on freely moving animals.","part":"1"},{"sec":"sec1","text":" In [2], [3], comparator-based spike detection modules are implemented along with the analog frontend interface circuitry (AFIC) for the multi-channel neural recording systems.","part":"1"},{"sec":"sec2","text":"In the previous state-of-the-art designs [2], [3], the comparator-based spike detectors using an voltage threshold are implemented.","part":"1"}],"links":{"documentLink":"/document/4039585","pdfSize":"2838KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Chae and et al., \"A 128-channel 6mw wireless neural recording ic with on-the-fly spike sorting and uwb transmitter,\" in ISSCC Dig. Tech. Papers, Feb 2008, pp. 146-603.","title":"A 128-channel 6mw wireless neural recording ic with on-the-fly spike sorting and uwb transmitter","context":[{"sec":"sec1","text":" Advances in implantable electrode arrays and miniaturized multi-channel recording ICs [2]\u2013[4] drive the research field toward the direction of long-duration and wireless experiments on freely moving animals.","part":"1"},{"sec":"sec1","text":" In [4], the feature extraction tool after the spike detection has been integrated in a 128-channel neural recording system.","part":"1"}],"links":{"documentLink":"/document/4523099","pdfSize":"1035KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M.D. Linderman and et al., \"Signal processing challenges for neural prostheses,\" IEEE Signal Process. Mag., vol. 25, no. 1, pp. 18-28, 2008.","title":"Signal processing challenges for neural prostheses","context":[{"sec":"sec1","text":" The realtime signal processing tools in particular spike sorting should be implemented on chips [5].","part":"1"}],"links":{"documentLink":"/document/4408439","pdfSize":"1118KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K. H. Kim and S. J. Kim, \"Neural spike sorting under nearly 0-db signal-to-noise ratio using nonlinear energy operator and artificial neural-network classifier,\" IEEE trans. on Biomed. Eng., vol. 47, no. 10, pp. 1406-1411, 2000.","title":"Neural spike sorting under nearly 0-db signal-to-noise ratio using nonlinear energy operator and artificial neural-network classifier","context":[{"sec":"sec1","text":" On algorithm level, we adopt the cost effective algorithms that are robust over noise and have small penalty in computational complexity [6]\u2013[8].","part":"1"},{"sec":"sec2","text":" Therefore, another algorithm called nonlinear energy operator (NEO), first characterized by Kaiser [6], is suggested by [7], [9].","part":"1"},{"sec":"sec2","text":" For the more detailed descriptions and performance results of the NEO spike detection and the DD-based feature extraction algorithms, please refer to [6], [8].","part":"1"}],"links":{"documentLink":"/document/871415","pdfSize":"111KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Gibson and et al., \"Comparison of spike sorting algorithm for future hardware implementation,\" in Proc. Conf. IEEE EMBS, Aug. 2008, pp. 5015-5020.","title":"Comparison of spike sorting algorithm for future hardware implementation","context":[{"sec":"sec1","text":" On algorithm level, we adopt the cost effective algorithms that are robust over noise and have small penalty in computational complexity [6]\u2013[7][8].","part":"1"},{"sec":"sec2","text":" Therefore, another algorithm called nonlinear energy operator (NEO), first characterized by Kaiser [6], is suggested by [7], [9].","part":"1"},{"sec":"sec2","text":" However the relatively high computation complexity is required [7].","part":"1"},{"sec":"sec2","text":" To have a good tradeoff between sorting accuracy and computational complexity, discrete derivatives (DD) is recommended by [7], [8].","part":"1"},{"sec":"sec2","text":" Compared to DWT, the DD performs similar functionality emphasizing the high frequency neural characteristics with relatively low computational complexity [7].","part":"1"}],"links":{"documentLink":"/document/4650340","pdfSize":"801KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Z. Yang and et al., \"A neuron signature based spike feature extraction algorithm for on-chip implementation,\" in Proc. Conf. IEEE EMBS, Aug. 2008, pp. 1716-1719.","title":"A neuron signature based spike feature extraction algorithm for on-chip implementation","context":[{"sec":"sec1","text":" On algorithm level, we adopt the cost effective algorithms that are robust over noise and have small penalty in computational complexity [6]\u2013[8].","part":"1"},{"sec":"sec2","text":" To have a good tradeoff between sorting accuracy and computational complexity, discrete derivatives (DD) is recommended by [7], [8].","part":"1"},{"sec":"sec2","text":" The similar sorting accuracy compared with PCA is also reported in [8] for the DD method combining with a bandpass filter and a maximum-minimum (MaxMin) detector.","part":"1"},{"sec":"sec2","text":" For the more detailed descriptions and performance results of the NEO spike detection and the DD-based feature extraction algorithms, please refer to [6], [8].","part":"1"}],"links":{"documentLink":"/document/4649507","pdfSize":"516KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"I. Obeid and P.D. Wolf, \"Evaluation of spike-detection algorithms fora brain-machine interface application,\" IEEE trans. on Biomed. Eng., vol. 51, no. 60, pp. 905-911, 2004.","title":"Evaluation of spike-detection algorithms fora brain-machine interface application","context":[{"sec":"sec2","text":" Therefore, another algorithm called nonlinear energy operator (NEO), first characterized by Kaiser [6], is suggested by [7], [9].","part":"1"}],"links":{"documentLink":"/document/1300781","pdfSize":"351KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"M. Abeles and M. H. Goldstein, \"Multispike train analysis,\" in Proc. of IEEE, May. 1977, vol. 65, pp. 762-773.","title":"Multispike train analysis","context":[{"sec":"sec2","text":" Other algorithms based on principal component analysis (PCA) [10] and discrete wavelet transformation (DWT) [11] are investigated with better sorting accuracy.","part":"1"}],"links":{"documentLink":"/document/1454828","pdfSize":"1463KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"J. C. Letelier and P. P. Weber, \"Spike sorting based on discrete wavelet transform coefficients,\" J. of Neurosci. Methods, vol. 101, no. 2, pp. 93-106, 2000.","title":"Spike sorting based on discrete wavelet transform coefficients","context":[{"sec":"sec2","text":" Other algorithms based on principal component analysis (PCA) [10] and discrete wavelet transformation (DWT) [11] are investigated with better sorting accuracy.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0165-0270(00)00250-8"},"refType":"biblio","id":"ref11"},{"order":"12","text":"T.-C. Chen and et al., \"VLSI architecture of leading eigenvector generation for on-chip principal component analysis spike sorting system,\" in Proc. Conf. IEEE EMBS, Aug. 2008, pp. 3192-3195.","title":"VLSI architecture of leading eigenvector generation for on-chip principal component analysis spike sorting system","context":[{"sec":"sec2","text":" On-chip parameter modeling to calculate eigenvectors for PCA and to do coefficient selection after DWT also requires significant hardware resources as well [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"T.-C. Chen and et al., \"NEUSORT2.0: a multiple-channel neural signal processor with systolic array buffer and channel-interleaving processing schedule,\" in Proc. Conf. IEEE EMBS, Aug. 2008, pp. 5029-5032.","title":"NEUSORT2.0: A multiple-channel neural signal processor with systolic array buffer and channel-interleaving processing schedule","context":[{"sec":"sec3a","text":" The folding approach [13] can significantly reduce the chip area by sharing one SSP over multiple channels.","part":"1"},{"sec":"sec3c","text":"We use systolic cache buffers (SCBs) [13] to fold multichannel spike sorting tasks on a single set of processing units.","part":"1"}],"refType":"biblio","id":"ref13"}],"articleNumber":"5117990","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"128-channel spike sorting processor with a parallel-folding structure in 90nm process","publisher":"IEEE","htmlAbstractLink":"/document/5117990/","displayDocTitle":"128-channel spike sorting processor with a parallel-folding structure in 90nm process","isConference":true,"htmlLink":"/document/5117990/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117990","openAccessFlag":"F","title":"128-channel spike sorting processor with a parallel-folding structure in 90nm process","contentTypeDisplay":"Conferences","mlTime":"PT0.172564S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117991,"references":[{"order":"1","text":"R.R. Harrison and C.Charles, \"A low-power low-noise CMOS amplifier for neural recording applications,\" Solid-State Circuits, IEEE Journal of, vol.38, no.6, pp.958-965, June 2003.","context":[{"sec":"sec1","text":" Several neural amplifiers based on a differential operational transconductance amplifier (OTA) with a capacitive feedback loop have been proposed [1]\u2013[5] and most of them are not suitable for such a power and area limited applications as 512 neural recording systems.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Chae, W.Liu, Z. Yang, T. Chen, J. Kim, M. Sivaprakasam, M. Yuce, \"A 128-Channel 6mW Wireless Neural Recording IC with On-the-Fly Spike Sorting and UWB Transmitter,\" Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Ppaers. IEEE International, pp.146-603, 3-7 Feb. 2008.","context":[{"sec":"sec1","text":" Several neural amplifiers based on a differential operational transconductance amplifier (OTA) with a capacitive feedback loop have been proposed [1]\u2013[2][5] and most of them are not suitable for such a power and area limited applications as 512 neural recording systems.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"C.C Huang, S.H. Hung, J.F. Chung, L.D. Van, C.T. Lin, \"Front-end amplifier of low-noise and tunable BW/gain for portable biomedical signal acquisition,\" Circuits and Systems, 2008. ISCAS2008. IEEE International Symposium on, pp.2717-2720, 18-21 May 2008.","context":[{"sec":"sec1","text":" Several neural amplifiers based on a differential operational transconductance amplifier (OTA) with a capacitive feedback loop have been proposed [1]\u2013[3][5] and most of them are not suitable for such a power and area limited applications as 512 neural recording systems.","part":"1"},{"sec":"sec2a","text":"Since the only one dominant pole exists at the output, this amplifier is unconditionally stable and doesn't require any compensation techniques presented in the papers [3][4].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"G.E. Perlin, A.M. Sodagar, K.D. Wise, \"A Neural Amplifier with High Programmable Gain and Tunable Bandwidth,\" Engineering in Medicine and Biology Society, 2008. EMBS 2008. 30th Annual International Conference of the IEEE, pp. 3154-3157, 22-26 Aug. 2008.","title":"A Neural Amplifier with High Programmable Gain and Tunable Bandwidth","context":[{"sec":"sec1","text":" Several neural amplifiers based on a differential operational transconductance amplifier (OTA) with a capacitive feedback loop have been proposed [1]\u2013[4][5] and most of them are not suitable for such a power and area limited applications as 512 neural recording systems.","part":"1"},{"sec":"sec2a","text":"Since the only one dominant pole exists at the output, this amplifier is unconditionally stable and doesn't require any compensation techniques presented in the papers [3][4].","part":"1"},{"sec":"sec2b","text":" For instance, the electrode with 1M\u03a9 induces the thermal noise of approximately \\$13\\mu {\\rm V}_{{\\rm rms}}\\$ over a 10 KHz bandwidth [4].","part":"1"},{"sec":"sec2b","text":" Therefore, large transistors are preferable at the input of the amplifier because the flicker noise is inversely proportional to the gate capacitance [4][7].","part":"1"}],"links":{"documentLink":"/document/4649873","pdfSize":"703KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M.H. Zarifi, J. Frounchi, S. Farshchi, J.W. Judy, \"A Low-Power, Low-Noise Neural-Signal Amplifier Circuit in 90-nm CMOS,\" Engineering in Medicine and Biology Society, 2008. EMBS 2008. 30th Annual International Conference of the IEEE, pp. 2389-2392, 22-26 Aug. 2008.","title":"A Low-Power, Low-Noise Neural-Signal Amplifier Circuit in 90-nm CMOS","context":[{"sec":"sec1","text":" Several neural amplifiers based on a differential operational transconductance amplifier (OTA) with a capacitive feedback loop have been proposed [1]\u2013[5] and most of them are not suitable for such a power and area limited applications as 512 neural recording systems.","part":"1"}],"links":{"documentLink":"/document/4649680","pdfSize":"356KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. Holleman, B. Otis, \"A Sub-Microwatt Low-Noise Amplifier for Neural Recording,\" Engineering in Medicine and Biology Society, 2007. EMBS 2007. 29 Annual International Conference of the IEEE, pp. 3930-3933, Aug. 2007.","title":"A Sub-Microwatt Low-Noise Amplifier for Neural Recording","context":[{"sec":"sec1","text":" A single-branch neural amplifier with sub-micro watt power consumption [6] was also presented recently but the amplifier was based on open-loop configurations and has an insufficient power supply rejection ratio (PSRR).","part":"1"}],"links":{"documentLink":"/document/4353193","pdfSize":"292KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"B. Razavi, \"Design of Analog CMOS Integrated Circuits\" published by McGraw-Hill, 1 edition, 2000.","context":[{"sec":"sec2b","text":" The flicker noise, especially, is dominant at low frequency [7].","part":"1"},{"sec":"sec2b","text":" Therefore, large transistors are preferable at the input of the amplifier because the flicker noise is inversely proportional to the gate capacitance [4][7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"R. Jacob Baker, \"CMOS Circuit Design, Layout, and Simulation\" published by Wiley-IEEE Press, 2 edition, 2007.","context":[{"sec":"sec2","text":" In addition to these, the amplifier based on CMOS inverter doesn't require the second stage amplifier to maximize the output swing since the output can swing very close to \\${\\rm V}_{{\\rm SS}}\\$ and \\${\\rm V}_{{\\rm INT}}\\$ before \\${\\rm N}_{1}\\$ and \\${\\rm P}_{1}\\$ triode or shut off [8].","part":"1"}],"refType":"biblio","id":"ref8"}],"articleNumber":"5117991","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A 220nW neural amplifier for multi-channel neural recording systems","publisher":"IEEE","displayDocTitle":"A 220nW neural amplifier for multi-channel neural recording systems","htmlAbstractLink":"/document/5117991/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117991/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117991","openAccessFlag":"F","title":"A 220nW neural amplifier for multi-channel neural recording systems","contentTypeDisplay":"Conferences","mlTime":"PT0.132472S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117994,"references":[{"order":"1","text":"Yadid-Pecht, O; Fossum, E. R.,\"Wide Intrascene Dynamic Range CMOS APS Using Dual Sampling,\" IEEE Transactions on EIectron Devices,vol. 44, no. 10, pp. 1721-1723, 1997","title":"Wide Intrascene Dynamic Range CMOS APS Using Dual Sampling","context":[{"sec":"sec1","text":" Conventional integrating image sensors are limited to 60\u201375dB of DR, while typical outdoor scenes exhibit a DR of more than 100dB [1].","part":"1"}],"links":{"documentLink":"/document/628828","pdfSize":"82KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Wong, H.-.S., \"Technology and Device Scaling Considerations for CMOS Imagers,\" IEEE Transactions on EIectron Devices,vol. 43, no. 12, pp. 2131-2142, 1996","context":[{"sec":"sec1","text":" Advancing to deeper submicron CMOS technology, DR is further reduced due to the continuing reduction of the supply voltage and an increasing noise floor [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Yang, W., \"A Wide-Dynamic-Range, Low-Power Photosensor Array ,\"ISSCC1994, IEEE International Solid-State Circuits Conference, pp. 230-231, 1994","title":"A Wide-Dynamic-Range, Low-Power Photosensor Array","context":[{"sec":"sec1","text":" As opposed to conventional integrating image sensors that are bound to a fixed integration time for all pixels, a time-based image sensor allows for individual integration times for every pixel and represents the incident light intensity, hence the image information, in the time domain [3].","part":"1"}],"links":{"documentLink":"/document/344657","pdfSize":"345KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Pimbley, J. M.; Michon, G. J., \"The Output Power Spectrum Produced by Correlated Double Sampling,\" IEEE Transactions on Circuits and Systems, vol. 38, no. 9, pp. 1086-1090, 1991","title":"The Output Power Spectrum Produced by Correlated Double Sampling","context":[{"sec":"sec1","text":" Standard CDS samples the voltage of the following reset, effectively doubling reset noise power and eliminating only FPN [4].","part":"1"}],"links":{"documentLink":"/document/83880","pdfSize":"441KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Posch, C.; Matolin, D.; Wohlgenannt, R., \"An asynchronous time-based image sensor,\" Circuits and Systems, ISCAS 2008. IEEE International Symposium on, pp. 2130-2133, 18-21 May 2008","title":"An asynchronous time-based image sensor","context":[{"sec":"sec1","text":" In order to implement the presented method in a novel asynchronous, time-based image sensor [5], a two-stage comparator with tunable hysteresis and dynamic current control along with custom pixel-level control logic has been designed.","part":"1"},{"sec":"sec3a","text":" The circuit is part of a more complex pixel that has been designed for an asynchronous, time-based image sensor (ATIS) [5].","part":"1"},{"sec":"sec3d","text":" In this state, the pixel is waiting for a new reset, which for an asynchronous image sensor [5] can take an arbitrarily long time.","part":"1"},{"sec":"sec4","text":" The voltage comparator with tunable hysteresis and dynamic current control has been used in an asynchronous, time-based image sensor (ATIS) [5].","part":"1"}],"links":{"documentLink":"/document/4541871","pdfSize":"217KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Xu, C.; Chao, S; Chan, M, \"A New Correlated Double Sampling (CDS) Technique for Low Voltage Design Environment in Advanced CMOS Technology\",ESSCIRC 2002, IEEE European Solid-State Conference, pp. 117-120,2002","title":"A New Correlated Double Sampling (CDS) Technique for Low Voltage Design Environment in Advanced CMOS Technology","context":[{"sec":"sec2b","text":"In [6] a time-based image sensor using a differential approach is presented.","part":"1"}],"links":{"documentLink":"/document/1471480","pdfSize":"353KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Xu, C.; Shen, C; Bermak, A.; Chan, M, \"A New Digital-Pixel Architecture for CMOS Image Sensor with Pixel-level ADC and Pulse Width Modulation Using a 0.18\u03bcm CMOS Technology\", IEEE Conference on Electron Devices and Solid--State Circuits, pp. 265-268,2003","title":"A New Digital-Pixel Architecture for CMOS Image Sensor with Pixel-level ADC and Pulse Width Modulation Using a 0.18\u03bcm CMOS Technology","context":[{"sec":"sec2b","text":" The authors of [7] show a differential approach using only one comparator, but two integration cycles with different reference voltages to determine the time difference for the voltage drop of \\$V_{pix}\\$ from \\$V_{refh}\\$ to \\$V_{refl}\\$, \u2018 This method corresponds to \u201cuntrue\u201d CDS in the voltage domain and provides a suppression of FPN, but duplicates the effect of kTC noise.","part":"1"}],"links":{"documentLink":"/document/1283528","pdfSize":"256KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Chawla, B. R.; Gummel, H. K., \"Transistion Region Capacitance of Diffused p-n Junctions,\" IEEE Transactions on EIectron Devices,vol. 44, no. 3, pp. 178-195, 1971","title":"Transistion Region Capacitance of Diffused p-n Junctions","context":[{"sec":"sec2c","text":" In reality \\$I_{ph}\\$ is approximately constant, but the depletion-layer capacitance \\$C_{D}\\$ strongly depends on voltage \\$V_{pix}\\$ [8] according to\n\nwhere \\$C_{D0}\\$ is the depletion-layer capacitance with \\$V_{pix}=0, \\Phi_{0}\\$ is the barrier potential, and \\$m\\$ is a grading coefficient.","part":"1"}],"links":{"documentLink":"/document/1476494","pdfSize":"1494KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Lakshmikumar, K. R.; Hadaway, R. A.; Copeland, M. A., \"Characterization and Modeling of Mismatch in MOS Transistors for Precision Analog Design,\". IEEE Journal of Solid-State Circuits, vol. 21, no. 6, pp. 1057-1066, 1986","title":"Characterization and Modeling of Mismatch in MOS Transistors for Precision Analog Design,","context":[{"sec":"sec3b","text":" Thus the offset voltage of the comparator is given by\n\nWith same dimensions for \\${\\rm M}_{1}\\$ and \\${\\rm M}_{2}\\$, and \\${\\rm M}_{3}\\$ and \\${\\rm M}_{4}\\$ the mean variation of \\$V_{off}\\$ can be calculated as\n\nwhere \\$\\sigma_{VT}\\$ is the mean variation of the threshold voltage \\$V_{{T}}, \\sigma_{VT}\\$ depends on the transistor dimensions and is given by\n\nwhere \\${A}_{VT}\\$ is a process-specific parameter [9].","part":"1"}],"links":{"documentLink":"/document/1052648","pdfSize":"1724KB"},"refType":"biblio","id":"ref9"}],"articleNumber":"5117994","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"True correlated double sampling and comparator design for time-based image sensors","publisher":"IEEE","htmlAbstractLink":"/document/5117994/","displayDocTitle":"True correlated double sampling and comparator design for time-based image sensors","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5117994/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117994","openAccessFlag":"F","title":"True correlated double sampling and comparator design for time-based image sensors","contentTypeDisplay":"Conferences","mlTime":"PT0.166574S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117995,"references":[{"order":"1","text":"R.M. Philipp and R. Etienne-Cummings, \"A 1V Current-Mode CMOS Active Pixel Sensor,\" Intl. Symp. Circuits and Systems 2005, Vol. 5, pp. 4771-4774, May 2005.","title":"A 1V Current-Mode CMOS Active Pixel Sensor","context":[{"sec":"sec1","text":"Recently, the current mode image sensor has been widely researched and implemented in the CMOS technologies [1]\u2013[5].","part":"1"}],"links":{"documentLink":"/document/1465699","pdfSize":"289KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"V. Gruev, R. Etienne-Cummings, and T. Horiuchi, \"Linear current mode imager with low fixed pattern noise,\" Intl. Symp. Circuits and Systems 2004, Vancouver Vol. IV, pp. 860-863, May 2004.","title":"Linear current mode imager with low fixed pattern noise","context":[{"sec":"sec1","text":"Recently, the current mode image sensor has been widely researched and implemented in the CMOS technologies [1]\u2013[2][5].","part":"1"},{"sec":"sec2a","text":" It can be improved by utilizing the active device with a long channel length [2].","part":"1"}],"links":{"documentLink":"/document/1329140","pdfSize":"840KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R.M. Philipp, D. Orr, V. Gruev, J. Spiegel and R. Etienne-Cummings, \"Linear Current-Mode Active Pixel Sensor,\" IEEEE. J. Solid-State Circuits, vol. 42, pp. 2482-2491, NOV. 2007.","title":"Linear Current-Mode Active Pixel Sensor","context":[{"sec":"sec1","text":"Recently, the current mode image sensor has been widely researched and implemented in the CMOS technologies [1]\u2013[3][5].","part":"1"},{"sec":"sec2b","text":"The proposed programmable gain pixel is shown in Fig. 6 [3], which is composed of a NMOS transistor, a PMOS transistor, an operational amplifier, and two NMOS transistors.","part":"1"}],"links":{"documentLink":"/document/4362109","pdfSize":"1197KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Nakamura, et. al. \" On-Focal Plane Signal Processing For Current-Mode Active Pixel Sensors \" IEEE Transactions on Electron Devices, vol44,no. 10 ,pp.1747-1758, Oct. 1997.","context":[{"sec":"sec1","text":"Recently, the current mode image sensor has been widely researched and implemented in the CMOS technologies [1]\u2013[4][5].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Z. Yang, V. Viktor and J. Spiegel, \"Low Fixed Pattern Noise Current-mode Imager Using Velocity Saturation Readout Transistors,\" Intl. Symp. Circuits and Systems 2007, pp. 2842-2845, May 2007.","title":"Low Fixed Pattern Noise Current-mode Imager Using Velocity Saturation Readout Transistors","context":[{"sec":"sec1","text":"Recently, the current mode image sensor has been widely researched and implemented in the CMOS technologies [1]\u2013[5].","part":"1"}],"links":{"documentLink":"/document/4253270","pdfSize":"259KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Agarwal, Y. Kim and S. Sonkusale, \"Low Power Current Mode ADC for CMOS Sensor IC,\" Intl. Symp. Circuits and Systems 2005, Vol. 1, pp. 584-587, May 2005.","title":"Low Power Current Mode ADC for CMOS Sensor IC","context":[{"sec":"sec1","text":" This can help to reduce the design complexity of the back-end current mode ADC [6].","part":"1"}],"links":{"documentLink":"/document/1464655","pdfSize":"810KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill Companies, Inc., 2001.","context":[{"sec":"sec2a","text":" The linearity is not good when \\${\\rm V}_{{\\rm ds}}\\$ is smaller than 1.8V due to the mobility degradation [7].","part":"1"},{"sec":"sec2a","text":" The \\${\\rm I}_{{\\rm D}}\\$ equation in saturation region can be rewritten as [7]\n.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"S.J. Daubert, D. Vallancourt and Y.P. Tsavidis, \"Current copier cells,\" Electronics Letters, vol. 25, no. 10, pp.644-646, May 1989.","title":"Current copier cells","context":[{"sec":"sec2c","text":" The correlated double sampling (CDS) is implemented by the current subtraction \\${\\rm I}_{{\\rm ou}{\\rm t}}={\\rm I}_{{\\rm si}{\\rm g}}-{\\rm I}_{{\\rm re}{\\rm se}{\\rm t}}\\$, and the result is sampled to the current memory \\${\\rm M}_{\\rm o}\\$, [8] and stored on the capacitor \\${\\rm C}_{{\\rm ou}{\\rm t}}\\$.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19881064","pdfSize":"321KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"V. Gruev, R.M. Philipp, J. Van der Spiegel and R. Etienne-Cummings, \"Image sensor with general spatial processing in a 3D integrated circuit technology,\" Intl. Symp. Circuits and Systems 2006, pp. 4, May 2006.","title":"Image sensor with general spatial processing in a 3D integrated circuit technology","context":[],"links":{"documentLink":"/document/1693745","pdfSize":"2510KB"},"refType":"biblio","id":"ref9"}],"articleNumber":"5117995","formulaStrippedArticleTitle":"A high performance linear current mode image sensor","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5117995/","displayDocTitle":"A high performance linear current mode image sensor","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5117995/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5117995","openAccessFlag":"F","title":"A high performance linear current mode image sensor","contentTypeDisplay":"Conferences","mlTime":"PT0.135854S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117996,"references":[{"order":"1","text":"E. Fossum, \"CMOS Image Sensor: electronic camera-on-a-chip,\" IEEE Trans. Electron Devices, Vol. 44, no. 10, pp.1689-1698, Oct. 1997.","title":"CMOS Image Sensor: Electronic camera-on-a-chip","context":[{"sec":"sec1","text":" As CMOS image sensor performance become more and more prominent over CCD, the demands for low noise, low power, high readout speed and high dynamic range have been a big concern in the recent years [1].","part":"1"},{"sec":"sec5","text":"The proposed RAPS image sensor design is utilizing a reconfigurable differential-input readout amplifier so that the correlated double sampling operation can be implemented without external capacitive elements as opposed to the conventional APS designs [1], which reduces overall silicon area and power consumption.","part":"1"}],"links":{"documentLink":"/document/628824","pdfSize":"190KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Z. Ignjatovic, Y. Zhang and M. Bocko, \"CMOS image sensor readout employing in-pixel transistor current sensing,\" in Proc. IEEE ISCAS, May. 2008.","title":"CMOS image sensor readout employing in-pixel transistor current sensing","context":[{"sec":"sec1","text":" Reduced flicker noise and an order of magnitude faster readout speed compared to standard APS have been studied previously [2].","part":"1"}],"links":{"documentLink":"/document/4541803","pdfSize":"144KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Z. Yang, V. Gruev, and J. Van der Spiegel, \"A CMOS linear voltage/current dual-mode imager,\" in Proc. IEEE ISCAS, May. 2006.","title":"A CMOS linear voltage/current dual-mode imager","context":[{"sec":"sec1","text":" To reduce offset related FPN, correlated double sampling (CDS) technique is required for both the voltage-mode APS and the current-mode APS [3].","part":"1"}],"links":{"documentLink":"/document/1693399","pdfSize":"1418KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. El Gamal and H. Eltoukhy, \"CMOS image sensors,\" IEEE Circuits Devices Mag., vol.21, no.3, pp. 6-20, 2005.","title":"CMOS image sensors","context":[{"sec":"sec1","text":" After the light integration phase, the photodiode voltages are subtracted from the stored reset voltages effectively removing the offset related FPN, and reset (kTC) noise [4].","part":"1"}],"links":{"documentLink":"/document/1438751","pdfSize":"2707KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J.J. Zarnowski, M. Pace and M. Joyner, \"1.5 FET-per-pixel standard CMOS active column sensor,\" Proceedings of SPIE, vol.3649-27, Jan. 1999.","title":"1.5 FET-per-pixel standard CMOS active column sensor","context":[{"sec":"sec1","text":"In Section II, we describe the active column sensor (ACS) design proposed in [5] that provides the basis structure for the RAPS design.","part":"1"},{"sec":"sec2","text":"In order to improve the gain related FPN problem arising in the APS design, an Active Column Sensor (ACS) design has been proposed in [5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1117/12.347074"},"refType":"biblio","id":"ref5"},{"order":"6","text":"T. Das and P.R.Mukund, \"A low noise current-mode readout circuit for CMOS image sensor applications,\" in Proc. IEEE 17 International Conference on VLSI Design, pp. 653-658, 2004.","title":"A low noise current-mode readout circuit for CMOS image sensor applications","context":[{"sec":"sec2","text":" A significant reduction of the gain related FPN by employing a current-mode ACS with unity gain amplifier feedback system has been demonstrated in [6].","part":"1"}],"links":{"documentLink":"/document/1260991","pdfSize":"297KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"K. Lee and E.Yoon, \"A CMOS image sensor with reset level control using dynamic reset current source for noise suppression,\" in ISSCC Dig. Tech. Papers, Feb. 2004, pp 114-516.","title":"A CMOS image sensor with reset level control using dynamic reset current source for noise suppression, in","context":[{"sec":"sec3","text":" The reset noise cancellation capabilities depend on the amplifier's gain-bandwidth product and more reset noise reduction is achieved with higher unity-gain bandwidth as described in [7].","part":"1"}],"links":{"documentLink":"/document/1332620","pdfSize":"648KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"E. Sanchez-Sinencio and J. Silva-Martinez, \"CMOS transconductance amplifiers, architectures and active filters: a tutorial,\" in Proc. IEE Circuits Devices and Systems, vol.147, no.1, pp. 3-12, Feb. 2000.","title":"CMOS transconductance amplifiers, architectures and active filters: A tutorial","context":[{"sec":"sec4","text":" The additional amplifier is a balanced operational transconductance amplifier (OTA) described in [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cds:20000055","pdfSize":"1043KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5117996","formulaStrippedArticleTitle":"Reconfigurable CMOS image sensor design with built-in correlated double sampling","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5117996/","displayDocTitle":"Reconfigurable CMOS image sensor design with built-in correlated double sampling","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5117996/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5117996","openAccessFlag":"F","title":"Reconfigurable CMOS image sensor design with built-in correlated double sampling","contentTypeDisplay":"Conferences","mlTime":"PT0.265308S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5117997,"references":[{"order":"1","text":"E. R. Fossum, \"CMOS image sensors: electronic camera on a chip,\" IEEE Trans. On Electron Devices, vol. 44, pp. 1689-1698, Oct. 1997.","title":"CMOS image sensors: Electronic camera on a chip","context":[{"sec":"sec1","text":"CMOS based image sensors have been the subject of study for several years [1], because they can provide answers to some of the CCD limitations.","part":"1"}],"links":{"documentLink":"/document/628824","pdfSize":"190KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Olyaei and R. Genov, \"Focal-Plane Spatially Oversampling CMOS Image Compression Sensor,\" IEEE Trans. on Circuits and Systems I, 45:1 26-34, 2007.","title":"Focal-Plane Spatially Oversampling CMOS Image Compression Sensor","context":[{"sec":"sec1","text":" Similar work on successfully similar 2-D transforms on the focal plane have either used a PPS [13], were restricted to limited block sizes [7] or involved more complicated computational circuits [2].","part":"1"}],"links":{"documentLink":"/document/4061026","pdfSize":"1808KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Wang I. L. Fujimori and C. G. Sodini, \"A 256x256 cmos differential passive pixel imager with fpn reduction techniques,\" IEEE Journal of Solid-State Circuits, vol. 35, pp. 2031-2037, Dec. 2000.","title":"A 256x256 cmos differential passive pixel imager with fpn reduction techniques","context":[{"sec":"sec1","text":" Amongst several reported designs, the passive pixel sensor (PPS) [3] is the simplest.","part":"1"}],"links":{"documentLink":"/document/890319","pdfSize":"158KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"R. H. Nixon et. al., \"256x256 CMOS active pixel sensor camera on a chip,\" IEEE Journal of Solid State Circuits, vol. 31, pp. 2046-2052, Dec. 1996.","title":"256x256 CMOS active pixel sensor camera on a chip","context":[{"sec":"sec1","text":" Active Pixel Sensor (APS) [4] and [5] is based on a slightly different formulation.","part":"1"},{"sec":"sec1","text":" [4]), the output is buffered using source-follower configuration.","part":"1"}],"links":{"documentLink":"/document/545830","pdfSize":"721KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Etienne-Cummings, \"Single capacitor single contact active pixel sensor,\" IEEE Intl. Symposium on Circuits and Systems, vol. V, pp. 177-180, May 2000.","title":"Single capacitor single contact active pixel sensor","context":[{"sec":"sec1","text":" Active Pixel Sensor (APS) [4] and [5] is based on a slightly different formulation.","part":"1"}],"links":{"documentLink":"/document/857392","pdfSize":"361KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"V. Gruev and R. Etienne-Cummings, \"Implementation of steerable spatiotemporal image filters on the focal plane,\" IEEE Trans. on Circuits and Systems - II, vol. 49, pp. 233-243, April 2002.","title":"Implementation of steerable spatiotemporal image filters on the focal plane","context":[{"sec":"sec1","text":" For current mode, the output is developed from gate-source voltage difference across a PMOS in saturation (for instance as in [6]).","part":"1"}],"links":{"documentLink":"/document/1017780","pdfSize":"385KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"L. Qiang and J. Harris, \"A novel integration of on-sensor wavelet compression for a CMOS imager,\" IEEE Intl. Symposium on Circuits and Systems, May 2002.","title":"A novel integration of on-sensor wavelet compression for a CMOS imager","context":[{"sec":"sec1","text":" Similar work on successfully similar 2-D transforms on the focal plane have either used a PPS [13], were restricted to limited block sizes [7] or involved more complicated computational circuits [2].","part":"1"}],"links":{"documentLink":"/document/1010226","pdfSize":"388KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"K. Salama and A. E. Gamal, \"Analysis of active pixel sensor readout circuit,\" IEEE Trans. on Circuits and Systems - I, vol. 50, pp. 941-944, July 2003.","title":"Analysis of active pixel sensor readout circuit","context":[{"sec":"sec3","text":" Thus M4 can be biased at a smaller current than for a readout transistor in APS [8].","part":"1"}],"links":{"documentLink":"/document/1211095","pdfSize":"278KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"B. Fowler H. Tian and A. E. Gamal, \"Analysis of temporal noise in cmos photodiode active pixel sensor,\" IEEE Journal of Solid State Circuits, vol. 36, pp. 92-101, Jan. 2001.","title":"Analysis of temporal noise in cmos photodiode active pixel sensor","context":[],"links":{"documentLink":"/document/896233","pdfSize":"222KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J.M. Shapiro, \"Embedded Image Coding Using Zerotrees of Wavelet Coefficents,\" IEEE Transactions on Signal Processing, vol. 41, No. 12, pp. 3445-3462 December 1993.","title":"Embedded Image Coding Using Zerotrees of Wavelet Coefficents","context":[{"sec":"sec4a","text":" A more sophisticated approach is to intelligent select which coefficients to acquire using a technique like embedded zero tree coding [10].","part":"1"}],"links":{"documentLink":"/document/258085","pdfSize":"2506KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"E. Candes and M. B. Wakin, \"An Introduction To Compressive Sampling,\" IEEE Signal Processing Magazine, March. 2008.","title":"An Introduction To Compressive Sampling","context":[{"sec":"sec1","text":" Experimental results from the fabricated chip are then shown, along with a discussion of applications towards compression and compressed sensing [11] [12] [13].","part":"1"},{"sec":"sec4b","text":" Rather than computing standard space-frequency transforms (DCT, Wavelet) followed by entropy coding, compressive sampling [11] [14] suggests that for images, a signal can be recovered from an incomplete set of randomly selected basis functions.","part":"1"}],"links":{"documentLink":"/document/4472240","pdfSize":"1427KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"M.F. Duarte, M.A. Davenport, D. Takhar, J.N. Laska, T. Sun, K.F. Kelly and R.G. Baraniuk \"An Introduction To Compressive Sampling,\" IEEE Signal Processing Magazine, March. 2008.","title":"An Introduction To Compressive Sampling","context":[{"sec":"sec1","text":" Experimental results from the fabricated chip are then shown, along with a discussion of applications towards compression and compressed sensing [11] [12] [13].","part":"1"},{"sec":"sec4b","text":"Successful compressive sampling imaging applications have used PPS sensors over smaller \\$16\\times 16\\$ blocks [13] which were not optimized for binary coefficients (1, \u22121) or a mechanical array of micro-mirrors [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"R. Robucci, L. K. Chiu, J. Gray, J. Romberg, P. Hasler and D. Anderson \"Compressive sensing on a CMOS separable transform image sensor,\" IEEE Intl. Conference on Acoustics, Speech and Signal Processing, March. 2008.","title":"Compressive sensing on a CMOS separable transform image sensor","context":[{"sec":"sec1","text":" Similar work on successfully similar 2-D transforms on the focal plane have either used a PPS [13], were restricted to limited block sizes [7] or involved more complicated computational circuits [2].","part":"1"},{"sec":"sec1","text":" Experimental results from the fabricated chip are then shown, along with a discussion of applications towards compression and compressed sensing [11] [12] [13].","part":"1"},{"sec":"sec4b","text":"Successful compressive sampling imaging applications have used PPS sensors over smaller \\$16\\times 16\\$ blocks [13] which were not optimized for binary coefficients (1, \u22121) or a mechanical array of micro-mirrors [12].","part":"1"}],"links":{"documentLink":"/document/4518812","pdfSize":"360KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"E. Candes and J. Romberg \"l1-magic,\" Software at www.l1-magic.org, 2006.","context":[{"sec":"sec4b","text":" Rather than computing standard space-frequency transforms (DCT, Wavelet) followed by entropy coding, compressive sampling [11] [14] suggests that for images, a signal can be recovered from an incomplete set of randomly selected basis functions.","part":"1"},{"sec":"sec4b","text":"Images are reconstructed by using solvers [14] that search for an the image that exhibits the least total variance which fits the observations from the measurement matrix, subject to an error factor to account for acquisition noise.","part":"1"},{"sec":"sec4b","text":" Due to memory and runtime limitations in the compressive sampling reconstruction algorithm [14] the image size was limited to a \\$64\\times 64\\$ patch at this time.","part":"1"}],"refType":"biblio","id":"ref14"}],"articleNumber":"5117997","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"An Active Pixel CMOS separable transform image sensor","publisher":"IEEE","displayDocTitle":"An Active Pixel CMOS separable transform image sensor","htmlAbstractLink":"/document/5117997/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5117997/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5117997","openAccessFlag":"F","title":"An Active Pixel CMOS separable transform image sensor","contentTypeDisplay":"Conferences","mlTime":"PT0.186624S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118007,"references":[{"order":"1","text":"N.-O. Sokal, and A.-D. Sokal, \"Class-E a new class of high efficiency tuned single-ended switching power amplifier,\" IEEE J. Solid State Circuits., pp. 168-176, Oct. 1975.","title":"Class-E a new class of high efficiency tuned single-ended switching power amplifier","context":[{"sec":"sec1","text":" The class-E switching mode amplifiers are thoroughly investigated for this purpose [1].","part":"1"}],"links":{"documentLink":"/document/1050582","pdfSize":"1635KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"D. M. Snider, \"A theoretical analysis and experimental confirmation of the optimally loaded and over-driven RF power amplifiers,\" IEEE Trans. Electron Devices, Vol. 14, pp. 851-857, Jun. 1967.","title":"A theoretical analysis and experimental confirmation of the optimally loaded and over-driven RF power amplifiers","context":[{"sec":"sec1","text":" Snider proposed the first application of the class-F technique to a UHF PA, which all harmonic impedances of an overdriven PA are optimally loaded either infinite or zero [2].","part":"1"}],"links":{"documentLink":"/document/1474843","pdfSize":"544KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"F. H. Raab, \"Class-F power amplifiers with maximally flat waveforms,\" IEEE Trans. Microw. Theory Tech., Vol. 45, pp. 2007-2012, Nov. 1997.","title":"Class-F power amplifiers with maximally flat waveforms","context":[{"sec":"sec1","text":" Raab investigated the switching power amplifiers based on a finite harmonics [3].","part":"1"}],"links":{"documentLink":"/document/644215","pdfSize":"146KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Gao, \"High-efficiency Class-F RF/microwave power amplifiers,\" IEEE Microw. Magn., pp. 40-48, Feb. 2006.","title":"High-efficiency Class-F RF/microwave power amplifiers","context":[{"sec":"sec1","text":" The maximal efficiency of class-F PA can reach up to 81.7% if considering only the second and third harmonics [4].","part":"1"}],"links":{"documentLink":"/document/1614233","pdfSize":"1697KB"},"refType":"biblio","id":"ref4"}],"articleNumber":"5118007","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Harmonic control network for 2.6 GHz CMOS class-F power amplifier","publisher":"IEEE","displayDocTitle":"Harmonic control network for 2.6 GHz CMOS class-F power amplifier","htmlAbstractLink":"/document/5118007/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118007/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118007","openAccessFlag":"F","title":"Harmonic control network for 2.6 GHz CMOS class-F power amplifier","contentTypeDisplay":"Conferences","mlTime":"PT0.032077S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118013,"references":[{"order":"1","text":"Lyonnard, D. et al \"Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip\". In: DAC, 2001, pp. 518-523.","title":"Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip","context":[{"sec":"sec1","text":"In [1] Lyonnard et al. presented an automatic design flow to generate application-specific heterogeneous MPSoC architectures.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Samahi, A.; Bourennane, E. \"Automated Integration and Communication Synthesis of Reconfigurable MPSoC Platform\". In: AHS, 2007, pp. 379-385.","context":[{"sec":"sec1","text":"STARSoC [2] is a framework for hardware/software codesign and design space exploration.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Joven, J.; Carrabina, J.; et al \"xENOC - An eXperimental Network-on-Chip Enviroment for Parallel Distributed Computing on NoC-based MPSoC Archtectures\". In: Euromicro Conference on Parallel, Distributed and Network-Based Processing, 2008, pp. 141-148.","title":"xENOC - An eXperimental Network-on-Chip Enviroment for Parallel Distributed Computing on NoC-based MPSoC Archtectures","context":[{"sec":"sec1","text":"xENOC [3] is an environment for hardware/software automated design of NoC-based MPSoC architectures.","part":"1"}],"links":{"documentLink":"/document/4457117","pdfSize":"647KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Moraes, F.; et al. \"HERMES: an Infrastructure for Low Area Overhead Packet-switching Networks on Chip\". Integration the VLSI Journal, 38(1), Oct. 2004, pp. 69-93.","title":"HERMES: An Infrastructure for Low Area Overhead Packet-switching Networks on Chip","context":[{"sec":"sec2","text":" The main hardware components are the HERMES NoC [4] and the mostly-MIPS processor Plasma [5].","part":"1"},{"sec":"sec2","text":"The Hermes NoC [4] employs a 2D mesh topology.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2004.03.003"},"refType":"biblio","id":"ref4"},{"order":"5","text":"OpenCores, www.opencores.org.","title":"OpenCores","context":[{"sec":"sec2","text":" The main hardware components are the HERMES NoC [4] and the mostly-MIPS processor Plasma [5].","part":"1"},{"sec":"sec2a","text":"The underlying model of computation for ensuring synchronization between tasks is base on Kahn Process Networks (KPN) [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"G. Kahn. \"The semantics of a simple language for parallel programming\". In: Information Processing, 1974, pp 471-475.","title":"The semantics of a simple language for parallel programming","context":[],"refType":"biblio","id":"ref6"},{"order":"7","text":"Altera, www.altera.com","title":"Altera","context":[{"sec":"sec1","text":" Examples are Altera SOPC [7] and Xilinx EDK [8].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"Xilinx, www.xilinx.com","title":"Xilinx","context":[{"sec":"sec1","text":" Examples are Altera SOPC [7] and Xilinx EDK [8].","part":"1"}],"refType":"biblio","id":"ref8"}],"articleNumber":"5118013","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"HeMPS - a framework for NoC-based MPSoC generation","publisher":"IEEE","htmlAbstractLink":"/document/5118013/","displayDocTitle":"HeMPS - a framework for NoC-based MPSoC generation","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118013/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118013","openAccessFlag":"F","title":"HeMPS - a framework for NoC-based MPSoC generation","contentTypeDisplay":"Conferences","mlTime":"PT0.088054S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118014,"references":[{"order":"1","text":"http://www.itrs.net/","context":[{"sec":"sec1","text":"As ITRS reported, gate delay is decreasing as technology scales but global wire delay is increasing exponentially [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"M. D. Osso, G. Biccari, L. Giovannini, D. Bertozzi and L. Benini, \"Xpipes: a latency insensitve parameterized network-on-chip architecture for multi-processor SoCs\" IEEE ICCD, pp.536-539, 2003.","title":"Xpipes: A latency insensitve parameterized network-on-chip architecture for multi-processor SoCs","context":[{"sec":"sec1","text":" Recently, many researchers have proposed a variety of NoC structures [2], [3], [4].","part":"1"}],"links":{"documentLink":"/document/1240952","pdfSize":"2287KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"K. Goossens, J. Dielissen and A. Radulescu, \"\u00c6thereal network on chip: Concepts, architectures and implementation,\" IEEE Design Test Comput., pp.414-421, 2005.","title":"\u00c6thereal network on chip: Concepts, architectures and implementation","context":[{"sec":"sec1","text":" Recently, many researchers have proposed a variety of NoC structures [2], [3], [4].","part":"1"}],"links":{"documentLink":"/document/1511973","pdfSize":"618KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"T. Bjerregaard and J. Sparso, \"A router architecture for connection oriented service guarantees in the MANGO clockless network-onchip.\" In Proceedings of the Design, Automation and Test in Europe Conference, vol. 2, pp. 1226-1231, 2005.","title":"A router architecture for connection oriented service guarantees in the MANGO clockless network-onchip","context":[{"sec":"sec1","text":" Recently, many researchers have proposed a variety of NoC structures [2], [3], [4].","part":"1"}],"links":{"documentLink":"/document/1395761","pdfSize":"234KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Vangal and J. Howard, et al., \"An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS,\" ISSCC, pp 98-99, 2007.","title":"An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS","context":[{"sec":"sec1","text":"The 2D-mesh topology is one of the most frequently considered NoC topologies because of its direct mapping and layout onto a chip [5].","part":"1"}],"links":{"documentLink":"/document/4242283","pdfSize":"2991KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"X. Lin, P. K. McKinley, and L. M. Ni, \"Deadlock-free multicast wormhole routing in 2-D mesh multicomputers,\" IEEE Trans. on Parallel and Distributed Systems, vol. 5, no. 8, pp. 793-804, 1994.","title":"Deadlock-free multicast wormhole routing in 2-D mesh multicomputers","context":[{"sec":"sec1","text":" Researchers have proposed multicasting methods for a 2D-mesh network but with the primary focus being the avoidance of deadlock [6].","part":"1"}],"links":{"documentLink":"/document/298203","pdfSize":"1291KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"D. Kim, M. Kim and G.E. Sobelman, \"CDMA-Based Network-on-Chip Architecture\" IEEE APCCAS, pp. 137-140, 2004.","title":"CDMA-Based Network-on-Chip Architecture","context":[{"sec":"sec1","text":" Also, Code Division Multiple Access (CDMA)-based NoC techniques have been introduced but the conventional CDMA switch does not support multicasting and cannot be directly connected to a 2D mesh network [7].","part":"1"}],"links":{"documentLink":"/document/1412711","pdfSize":"256KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5118014","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Mesh-star Hybrid NoC architecture with CDMA switch","publisher":"IEEE","htmlAbstractLink":"/document/5118014/","displayDocTitle":"Mesh-star Hybrid NoC architecture with CDMA switch","isConference":true,"htmlLink":"/document/5118014/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118014","openAccessFlag":"F","title":"Mesh-star Hybrid NoC architecture with CDMA switch","contentTypeDisplay":"Conferences","mlTime":"PT0.220422S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118017,"references":[{"order":"1","text":"M. Bickerstaff et al. A 24 Mb/s radix-4 LogMAP turbo decoder for 3GPP-HSDPA mobile wireless. In Inter. Solid-State Circuits Conference, Mar. 2003.","title":"A 24 Mb/s radix-4 LogMAP turbo decoder for 3GPP-HSDPA mobile wireless","context":[{"sec":"sec2b","text":" The APP results are then used by the Turbo decoder to compute the user data, further reducing BER [1], [6], [9].","part":"1"}],"links":{"documentLink":"/document/1234244","pdfSize":"1148KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Burg et al. VLSI implementation of MIMO detection using the sphere decoding algorithm. J. of Solid-States Circuits, 40(7):1566-1577, July 2005.","title":"VLSI implementation of MIMO detection using the sphere decoding algorithm","context":[{"sec":"sec2a","text":" Therefore, MIMO scheme improves the signal liability in a natural wireless environment [2]\u2013[5].","part":"1"}],"links":{"documentLink":"/document/1459002","pdfSize":"1206KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Chen et al. Relaxed k-best MIMO signal detector design and VLSI implementation. IEEE Trans. VLSI Systems, 15(3), Mar. 2007.","title":"Relaxed k-best MIMO signal detector design and VLSI implementation","context":[{"sec":"sec2a","text":" Therefore, MIMO scheme improves the signal liability in a natural wireless environment [2]\u2013[3][5].","part":"1"}],"links":{"documentLink":"/document/4154776","pdfSize":"895KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"G. J. Foschini. Layered space-time architecture for wireless communication in a fading environment when using multi-element antennas. Bell Lab Tech. J., 1(2):41-59, Aug. 1996.","title":"Layered space-time architecture for wireless communication in a fading environment when using multi-element antennas","context":[{"sec":"sec2a","text":" Therefore, MIMO scheme improves the signal liability in a natural wireless environment [2]\u2013[4][5].","part":"1"}],"links":{"documentLink":"/document/6770094","pdfSize":"586KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. Garrett et al. A 28.8 Mb/s 4 x 4 MIMO 3G CDMA receiver for frequency selective channels. J. of Solid-States Circuits, 40(1):320-330, Jan. 2005.","title":"A 28.8 Mb/s 4 x 4 MIMO 3G CDMA receiver for frequency selective channels","context":[{"sec":"sec2a","text":" Therefore, MIMO scheme improves the signal liability in a natural wireless environment [2]\u2013[5].","part":"1"}],"links":{"documentLink":"/document/1375016","pdfSize":"1490KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"G. Masera et al. VLSI architectures for turbo codes. IEEE Trans. VLSI Systems, 7(3), Sept. 1999.","title":"VLSI architectures for turbo codes","context":[{"sec":"sec2b","text":" The APP results are then used by the Turbo decoder to compute the user data, further reducing BER [1], [6], [9].","part":"1"}],"links":{"documentLink":"/document/784098","pdfSize":"238KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Roy et al. An Algorithm for Trading Off Quantization Error with Hardware Resources for MATLAB-Based FPGA Design. IEEE Trans. Computers, 54(7), Jul. 2005.","title":"An Algorithm for Trading Off Quantization Error with Hardware Resources for MATLAB-Based FPGA Design","context":[{"sec":"sec5","text":" Further investigation is needed, however, to compare our technique with previous floating-point to fixed-point conversion methods [7], [8].","part":"1"}],"links":{"documentLink":"/document/1432671","pdfSize":"1385KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"W. Sung et al. Simulation-Based Word-length Optimization Method for Fixed-point Digital Signal Processing Systems. IEEE Trans. Signal Processing, 43(12). Dec. 1995.","title":"Simulation-Based Word-length Optimization Method for Fixed-point Digital Signal Processing Systems","context":[{"sec":"sec5","text":" Further investigation is needed, however, to compare our technique with previous floating-point to fixed-point conversion methods [7], [8].","part":"1"}],"links":{"documentLink":"/document/476465","pdfSize":"527KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Z. Wang. High performance, low complexity VLSI design of turbo decoders. PhD Thesis, Univ. of Minnesota, Sept. 2000.","title":"High performance, low complexity VLSI design of turbo decoders","context":[{"sec":"sec2b","text":" The APP results are then used by the Turbo decoder to compute the user data, further reducing BER [1], [6], [9].","part":"1"}],"refType":"biblio","id":"ref9"}],"articleNumber":"5118017","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A case study of design optimization through variable width selection","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118017/","isConference":true,"htmlLink":"/document/5118017/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"A case study of design optimization through variable width selection","articleId":"5118017","openAccessFlag":"F","title":"A case study of design optimization through variable width selection","contentTypeDisplay":"Conferences","mlTime":"PT0.085524S","lastupdate":"2021-12-16","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118022,"references":[{"order":"1","text":"E. Bruun, \"A constant-bandwidth current-mode operational amplifier,\" Electron. Lett., vol. 27, pp. 1673-1674, 1991.","title":"A constant-bandwidth current-mode operational amplifier","context":[{"sec":"sec1","text":" The current operational amplifier (COA) is obtained when current transfer \\${\\rm A}_{{\\rm i}}\\$ goes to infinity; see for example [1]\u2013[3].","part":"1"},{"sec":"sec3","text":" Note that similar realizations based on CCII were introduced in [1] and [2] to implement differential input single output stage used in COAs.","part":"1"},{"sec":"sec3","text":" The main problem with the concept presented in [1] and [2] is the required matching between different types of conveyors CCII+ and CCII-.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19911045","pdfSize":"179KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"T. Kaulberg, \"A CMOS current-mode operational amplifier,\" IEEE J. Solid-State Circuits, vol. 28, pp. 849-852, 1993.","title":"A CMOS current-mode operational amplifier","context":[{"sec":"sec1","text":" The current operational amplifier (COA) is obtained when current transfer \\${\\rm A}_{{\\rm i}}\\$ goes to infinity; see for example [1]\u2013[2][3].","part":"1"},{"sec":"sec3","text":" Note that similar realizations based on CCII were introduced in [1] and [2] to implement differential input single output stage used in COAs.","part":"1"},{"sec":"sec3","text":" The main problem with the concept presented in [1] and [2] is the required matching between different types of conveyors CCII+ and CCII-.","part":"1"}],"links":{"documentLink":"/document/222187","pdfSize":"365KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Youssef, and A. Soliman, \"A novel CMOS realization of differential input balanced output current operational amplifier and its applications,\" Analog Integrated Circuits and Signal Processing, vol. 44, pp. 37-53, 2005.","title":"A novel CMOS realization of differential input balanced output current operational amplifier and its applications","context":[{"sec":"sec1","text":" The current operational amplifier (COA) is obtained when current transfer \\${\\rm A}_{{\\rm i}}\\$ goes to infinity; see for example [1]\u2013[3].","part":"1"},{"sec":"sec3","text":" This concept was used in [3] as a differential input single output circuit to realize the input stage for a COA.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s10470-005-1613-2"},"refType":"biblio","id":"ref3"},{"order":"4","text":"G. W. Roberts, and A. S. Sedra, \"All current-mode frequency selective circuits,\" Electronics Letters, vol. 25, pp. 759-61, June 1989.","title":"All current-mode frequency selective circuits","context":[{"sec":"sec1","text":" Adjoint networks theorem can be applied to convert voltage-mode circuits to their current-mode counterparts based on CFs or CAs [4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19890513","pdfSize":"362KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Zele, D. Allstot, and S. Fiez, \"Fully balanced CMOS current-mode circuits,\" IEEE J. Solid-State Circuits, vol. SC-28, pp. 569-575, 1993.","title":"Fully balanced CMOS current-mode circuits","context":[{"sec":"sec1","text":" This results in achieving high linearity and possibly wide dynamic range [5].","part":"1"}],"links":{"documentLink":"/document/229398","pdfSize":"794KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Durham, W. Redman-White, and J. Hughes, \"High-linearity continuous time filter in 5-V VLSI CMOS,\" IEEE J. Solid-State Circuits, vol. 27, pp. 1270-1276, 1992.","title":"High-linearity continuous time filter in 5-V VLSI CMOS","context":[{"sec":"sec1","text":"Fully differential architectures are essential to enhance the performance of mixed analog/digital systems in terms of supply noise rejection, dynamic range, and harmonic distortion and also to reduce the effect of coupling between various blocks [6].","part":"1"}],"links":{"documentLink":"/document/149433","pdfSize":"841KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"H. Alzaher, H. Elwan and M. Ismail, 2002, \"A CMOS Highly Linear Channel Select Filter for 3G Multi-Standard Integrated Wireless Receivers,\" IEEE J. Solid-State Circuits, vol. 37, pp. 27-37, 2002.","title":"A CMOS Highly Linear Channel Select Filter for 3G Multi-Standard Integrated Wireless Receivers","context":[{"sec":"sec2","text":" This circuit is a modified version of the circuit presented in [7].","part":"1"}],"links":{"documentLink":"/document/974543","pdfSize":"310KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"R. Sallen, and E. Key, \"A practical method of designing RC active filters,\" IRE Trans. of Circuits Theory, vol. CT-2, pp. 77-85, Jan. 1955.","title":"A practical method of designing RC active filters","context":[{"sec":"sec5","text":"The Sallen-Key (SK) filter family requires only a single op-amp per biquad [8].","part":"1"}],"links":{"documentLink":"/document/6500159","pdfSize":"855KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"E. De Backer, J. Bauwelinck, C. M\u00e9lange, E. Matei, P. Ossieur, X.-Z. Qiu, J. Vandewege and S. Horvath, \"2.5 V 35 dBm IIP3 75 MHz sixth-order active RC filter,\" Electron. Lett., vol. 44, pp. 466-467, 2008.","title":"2.5 V 35 dBm IIP3 75 MHz sixth-order active RC filter","context":[{"sec":"sec5","text":" However, they are implemented using either pseudo topologies with single ended voltage followers (VFs) [9] or sophisticated fully differential VFs [10].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20080254","pdfSize":"114KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"H. Alzaher, M. Al-Ghamdi, and M. Ismail, \"A CMOS Low Power Bandpass IF Filter for Bluetooth,\" IET Circuits, Devices & Systems, vol. 1, pp. 7-12, 2007.","title":"A CMOS Low Power Bandpass IF Filter for Bluetooth","context":[{"sec":"sec5","text":" However, they are implemented using either pseudo topologies with single ended voltage followers (VFs) [9] or sophisticated fully differential VFs [10].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/iet-cds:20050355","pdfSize":"346KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5118022","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Realizations of CMOS fully differential current followers/amplifiers","publisher":"IEEE","displayDocTitle":"Realizations of CMOS fully differential current followers/amplifiers","htmlAbstractLink":"/document/5118022/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118022/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118022","openAccessFlag":"F","title":"Realizations of CMOS fully differential current followers/amplifiers","contentTypeDisplay":"Conferences","mlTime":"PT0.105782S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118025,"references":[{"order":"1","text":"L. Blum, M. Blum, and M. Shub, \"A Simple Secure Pseudorandom number Generator\", Crypto 82, pp. 61-78.","title":"A Simple Secure Pseudorandom number Generator","context":[{"sec":"sec1","text":" The BBS generator is an example of a secure PRBG [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"L. Shunjun, M. Xuanqin, and C. Yuanlong, \"Pseudo-Random bit Generator based on Couple Chaotic Systems and its Applications in Stream-Cipher Cryptography\", Proceedings of the Second International Conference on Cryptology in India, pp. 316 - 329, 2001.","title":"Pseudo-Random bit Generator based on Couple Chaotic Systems and its Applications in Stream-Cipher Cryptography","context":[{"sec":"sec1","text":" The proposed PRBG is inspired by coupled chaotic maps ([2], [3]).","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"L. Shunjun, M. Xuanqin, and C. Yuanlong, \"Statistical Properties of Digital Piecewise Linear Chaotic Maps and their roles in Cryptography and Pseudo-Random Coding\", Proceedings of the 8 IMA International Conference, Dec. 2001.","title":"Statistical Properties of Digital Piecewise Linear Chaotic Maps and their roles in Cryptography and Pseudo-Random Coding","context":[{"sec":"sec1","text":" The proposed PRBG is inspired by coupled chaotic maps ([2], [3]).","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"Raj S. Katti and Rajesh G. Kavasseri, \"A Secure Pseudo-random bit sequence Generation using Coupled Linear Congruential Generators\", Proceedings of the IEEE International Symposium on Circuits and Systems, 2008, pp. 2929-2932.","title":"A Secure Pseudo-random bit sequence Generation using Coupled Linear Congruential Generators","context":[{"sec":"sec1","text":" In [4] we proposed the coupled LCG (CLCG) generator as follows.","part":"1"}],"links":{"documentLink":"/document/4542071","pdfSize":"128KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. E. Knuth, Seminumerical Algorithms, The Art of Computer Programming, Vol. 2. Addison-Wesley, Reading, Mass., 1969.","title":"Seminumerical Algorithms, The Art of Computer Programming","context":[{"sec":"sec1","text":" Linear congruential generators (LCGs) have been extensively studied and found to be insecure ([5], [6], [7], [8], [9], [10]).","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"D. E. Knuth, \"Deciphering a Linear Congruential Encryption\", IEEE Transactions on Information Theory, 83(11), pp. 49-52, Jan. 1985.","title":"Deciphering a Linear Congruential Encryption","context":[{"sec":"sec1","text":" Linear congruential generators (LCGs) have been extensively studied and found to be insecure ([5], [6], [7], [8], [9], [10]).","part":"1"}],"links":{"documentLink":"/document/1056997","pdfSize":"455KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Boyar, \"Inferring Sequences produced by pseudo-random number generators\", Journal of the ACM, 36(1), pp. 129-141, 1989.","title":"Inferring Sequences produced by pseudo-random number generators","context":[{"sec":"sec1","text":" Linear congruential generators (LCGs) have been extensively studied and found to be insecure ([5], [6], [7], [8], [9], [10]).","part":"1"}],"links":{},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Hastad and A. Shamir, \"The cryptographic security of truncated linearly related variables\", Proceedings of the seventeenth annual ACM symposium on Theory of computing, Providence, Rhode Island, pp. 356-362, 1985.","title":"The cryptographic security of truncated linearly related variables","context":[{"sec":"sec1","text":" Linear congruential generators (LCGs) have been extensively studied and found to be insecure ([5], [6], [7], [8], [9], [10]).","part":"1"}],"links":{},"refType":"biblio","id":"ref8"},{"order":"9","text":"C. Li and B. Sun, \"Using linear congruential generators for cryptographic purposes\", In Proceedings of the ISCA 20th International Conference on Computers and Their Applications, pp. 13-18, March 2005.","title":"Using linear congruential generators for cryptographic purposes","context":[{"sec":"sec1","text":" Linear congruential generators (LCGs) have been extensively studied and found to be insecure ([5], [6], [7], [8], [9], [10]).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cta:20041125","pdfSize":"489KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"S. R. Blackburn, D. Gomez-Perez, J. Gutierrez, and I. E. Shparlinski, \"Predicting nonlinear pseudorandom number generators\", Mathematics of Computation, 74(251), pp. 1471-1494, July 2004.","title":"Predicting nonlinear pseudorandom number generators","context":[{"sec":"sec1","text":" Linear congruential generators (LCGs) have been extensively studied and found to be insecure ([5], [6], [7], [8], [9], [10]).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1090/S0025-5718-04-01698-9"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Revised NIST Special Publication 800-22, A Statistical Test Suite for the validation of Random Number Generators and Pseudo Random Number Generators for Cryptographic Applications\". Available: http://csrc.nist.gov/rng/rng2.html","context":[{"sec":"sec1","text":" The resulting PRBG sequence passes all NIST pseudo randomness tests [11], is easy to implement in hardware and is secure.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"M. Luby, Pseudorandomness and Cryptographic Applications, Princeton University Press, 1996.","title":"Pseudorandomness and Cryptographic Applications","context":[{"sec":"sec2a","text":" The distance between Dk and \\$U_{k}\\$ is defined as [12],\n\nwhere \\$\\{0,1\\}^{k}\\$ are \\$k\\$-bit segments and \\$S\\$ is a random variable that refers to \\$k\\$ consecutive outputs of the controlled CLCG sequence \\$Z_{i}\\$.","part":"1"}],"refType":"biblio","id":"ref12"}],"articleNumber":"5118025","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Efficient hardware implementation of a new pseudo-random bit sequence generator","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118025/","isConference":true,"htmlLink":"/document/5118025/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"Efficient hardware implementation of a new pseudo-random bit sequence generator","articleId":"5118025","openAccessFlag":"F","title":"Efficient hardware implementation of a new pseudo-random bit sequence generator","contentTypeDisplay":"Conferences","mlTime":"PT0.181003S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118028,"references":[{"order":"1","text":"IEEE std 802.16e, \"Standard for Local and Metropolitan area networks\", Feb. 2006.","context":[{"sec":"sec1","text":"Multiple-input multiple-output orthogonal frequency division multiplexing (MIMO-OFDM) technique has being developed in the next-generation mobile communication systems such as WiMAX IEEE802.16e [1] and 3GPP-LTE [2] standards.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"3GPP TR 25.814 v.1.5, \"Physical Layer Aspects for Evolved UTRA (release 7)\", May, 2006.","context":[{"sec":"sec1","text":"Multiple-input multiple-output orthogonal frequency division multiplexing (MIMO-OFDM) technique has being developed in the next-generation mobile communication systems such as WiMAX IEEE802.16e [1] and 3GPP-LTE [2] standards.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Q. Li and Z. Wang, \"Improved K-Best Sphere Decoding Algorithms for MIMO Systems,\" in Proc. IEEE International Symp. Circuits and Systems 2006, May 2006, pp. 1159-1162.","title":"Improved K-Best Sphere Decoding Algorithms for MIMO Systems","context":[{"sec":"sec1","text":" Sorted-QR preprocessing in the MIMO detection algorithm is usually applied to optimize the channel processing order so that the better performance can be achieved [3][4].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"H. Lee, H. Jeon, J. Choi, W. Kim, J. Cha, and H. Lee, \"A Novel Detection Algorithm using the Sorted QR Decomposition based on Log-Likelihood Ratio in V-Blast Systems,\" in Proc. IEEE International WiCOM 2006, 2006, pp. 1-4.","title":"A Novel Detection Algorithm using the Sorted QR Decomposition based on Log-Likelihood Ratio in V-Blast Systems","context":[{"sec":"sec1","text":" Sorted-QR preprocessing in the MIMO detection algorithm is usually applied to optimize the channel processing order so that the better performance can be achieved [3][4].","part":"1"}],"links":{"documentLink":"/document/4149195","pdfSize":"155KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"P. Luethi, A. Burg, S. Haene, D. Perels, N. Felber, and W. Fichtner, \"VLSI Implementation of a High-Speed Iterative Sorted MMSE QR Decomposition,\" in Proc. IEEE International Symp. Circuits and Systems 2007, May 2007, pp. 1421-1424.","title":"VLSI Implementation of a High-Speed Iterative Sorted MMSE QR Decomposition","context":[{"sec":"sec1","text":" One-time sorted-QR decomposition algorithm [5] is proposed to reduce the complexity but the performance gain is small.","part":"1"},{"sec":"sec1","text":" On the other hand, algorithmic, architectural, and arithmetic efforts [5][6][7][8][9][10] are made to enhance the throughput or to improve the decomposition stability.","part":"1"}],"links":{"documentLink":"/document/4252915","pdfSize":"1347KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K. W. Wang, C. Y. Tsui, R. S. K. Cheng, and W. H. Mow \"A VLSI Architecture of A K-best Lattice Decoding Algorithm for MIMO Channels,\" in Proc. IEEE International Symp. Circuits and Systems 2002, May 2002, vol.3 pp. 273-276.","title":"A VLSI Architecture of A K-best Lattice Decoding Algorithm for MIMO Channels","context":[{"sec":"sec1","text":" On the other hand, algorithmic, architectural, and arithmetic efforts [5][6][7][8][9][10] are made to enhance the throughput or to improve the decomposition stability.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"C. K. Singh, S. H. Prasad, and P. T. Balsara, \"A Fixed-Point Implementation for QR Decomposition,\" in Proc. FPL 2007, 2007.","title":"A Fixed-Point Implementation for QR Decomposition","context":[{"sec":"sec1","text":" On the other hand, algorithmic, architectural, and arithmetic efforts [5][6][7][8][9][10] are made to enhance the throughput or to improve the decomposition stability.","part":"1"}],"links":{"documentLink":"/document/4115116","pdfSize":"134KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"E. J. Kontoghiorghes and M. R. B. Clarke, \"Stable Parallel Algorithms for Computing and Updating the QR Decomposition,\" in Proc. IEEE TENCON 2003, 2003, pp. 656-659.","title":"Stable Parallel Algorithms for Computing and Updating the QR Decomposition","context":[{"sec":"sec1","text":" On the other hand, algorithmic, architectural, and arithmetic efforts [5][6][7][8][9][10] are made to enhance the throughput or to improve the decomposition stability.","part":"1"}],"links":{"documentLink":"/document/320102","pdfSize":"275KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"H. L. Lin, H. L. Chen, and R. C. Chang, \"JQRPSD Detection with Low-Complexity for SDM MIMO Wireless Communication System,\" in Proc. IEEE 2007, 2007.","title":"JQRPSD Detection with Low-Complexity for SDM MIMO Wireless Communication System","context":[{"sec":"sec1","text":" On the other hand, algorithmic, architectural, and arithmetic efforts [5][6][7][8][9][10] are made to enhance the throughput or to improve the decomposition stability.","part":"1"}],"links":{"documentLink":"/document/4239420","pdfSize":"1082KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"L. M. Davis, \"Scaled and Decoupled Cholesky and QR Decompositions with Application to Spherical MIMO Detection,\" in Proc. IEEE WCNC 2003, 2003, pp.326-331.","title":"Scaled and Decoupled Cholesky and QR Decompositions with Application to Spherical MIMO Detection","context":[{"sec":"sec1","text":" On the other hand, algorithmic, architectural, and arithmetic efforts [5][6][7][8][9][10] are made to enhance the throughput or to improve the decomposition stability.","part":"1"}],"links":{"documentLink":"/document/1200369","pdfSize":"255KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Y. Wang, J. Wang, and Z. Xie, \"Parallel MIMO Detection Algorithm Based On Householder Transformation,\" in Proc. IEEE International Symp. on Intelligent Signal Processing and Communication Systems, Dec. 2007, pp. 180-183.","title":"Parallel MIMO Detection Algorithm Based On Householder Transformation","context":[{"sec":"sec1","text":" However, limited study focuses on the parallel processing for the QR decomposition [11].","part":"1"}],"links":{"documentLink":"/document/4445853","pdfSize":"1258KB"},"refType":"biblio","id":"ref11"}],"articleNumber":"5118028","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A modified sorted-QR decomposition algorithm for parallel processing in MIMO detection","publisher":"IEEE","displayDocTitle":"A modified sorted-QR decomposition algorithm for parallel processing in MIMO detection","htmlAbstractLink":"/document/5118028/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5118028/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118028","openAccessFlag":"F","title":"A modified sorted-QR decomposition algorithm for parallel processing in MIMO detection","contentTypeDisplay":"Conferences","mlTime":"PT0.155643S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118035,"references":[{"order":"1","text":"L. Yang and G. B. Giannakis, \"Ultra-wideband communications-an idea whose time has come,\" IEEE Signal Processing Magazine., vol. 21, pp. 26-54, 2004.","title":"Ultra-wideband communications-an idea whose time has come","context":[{"sec":"sec1","text":"Communication networks that enable data to be passed wirelessly with little to no cost in power have high potential impact for many applications [1].","part":"1"},{"sec":"sec1","text":"It is well known that the time-limited, wide spectrum signaling in UWB promises greater network capacity over traditional radio architectures as well as low detectability [1].","part":"1"},{"sec":"sec1","text":" Low duty cycle UWB transmissions are also beneficial for ultra-low power \u201cimpulse\u201d radios [1], [2], [3].","part":"1"}],"links":{"documentLink":"/document/1359140","pdfSize":"3241KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"I. D. O'Donnell, S. W. Chen, S. B. T. Wang, and R. W. Brodersen, \"An integrated, low power, ultra-wideband transceiver architecture for lowrate, indoor wireless systems,\" Proc. IEEE CAS Workshop Wireless Communications and Networking, Sep. 2002.","title":"An integrated, low power, ultra-wideband transceiver architecture for lowrate, indoor wireless systems","context":[{"sec":"sec1","text":" A number of ideas and insights have been investigated at the hardware and network levels to dramatically reduce the power required for communications; however this work has not yet produced a continuously operating microwatt radio capable of self-organizing to pass a message [2], [3], [4].","part":"1"},{"sec":"sec1","text":" Low duty cycle UWB transmissions are also beneficial for ultra-low power \u201cimpulse\u201d radios [1], [2], [3].","part":"1"},{"sec":"sec1","text":"While design of an efficient transmitter is straightforward, and has been the subject of previous papers[2], [3], [4], building a synchronized receiver, or network of synchronized receivers capable of the same 0.1% duty cycling without missing data, is not straightforward.","part":"1"}],"links":{"documentLink":"/document/1542579","pdfSize":"263KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"F.S. Lee and A.P. Chandrakasan, \"A 2.5nJ/b 0.65V 3-to-5GHz Subbanded UWB Receiver in 90nm CMOS,\" IEEE International Solid-State Circuits Conference, February 2007, pp. 116-117.","context":[{"sec":"sec1","text":" A number of ideas and insights have been investigated at the hardware and network levels to dramatically reduce the power required for communications; however this work has not yet produced a continuously operating microwatt radio capable of self-organizing to pass a message [2], [3], [4].","part":"1"},{"sec":"sec1","text":" Low duty cycle UWB transmissions are also beneficial for ultra-low power \u201cimpulse\u201d radios [1], [2], [3].","part":"1"},{"sec":"sec1","text":"While design of an efficient transmitter is straightforward, and has been the subject of previous papers[2], [3], [4], building a synchronized receiver, or network of synchronized receivers capable of the same 0.1% duty cycling without missing data, is not straightforward.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"T. Terada, S. Yoshizimi, M. Musqsith, Y. Sanada, and T. Kuroda, \" A CMOS Ultra-Wideband Impulse Radio Transceiver for 1-Mb/s Data Communications and +/-2.5-cm Range Finding,\" IEEE Journal of Solid-State Circuits, Vol. 41, No. 4, Apr. 2006.","title":"A CMOS Ultra-Wideband Impulse Radio Transceiver for 1-Mb/s Data Communications and +/-2.5-cm Range Finding","context":[{"sec":"sec1","text":" A number of ideas and insights have been investigated at the hardware and network levels to dramatically reduce the power required for communications; however this work has not yet produced a continuously operating microwatt radio capable of self-organizing to pass a message [2], [3], [4].","part":"1"},{"sec":"sec1","text":"While design of an efficient transmitter is straightforward, and has been the subject of previous papers[2], [3], [4], building a synchronized receiver, or network of synchronized receivers capable of the same 0.1% duty cycling without missing data, is not straightforward.","part":"1"}],"links":{"documentLink":"/document/1610634","pdfSize":"936KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. E. Mirollo and S. H. Strogatz, \"Synchronization of pulse-coupled biological oscillators,\" SIAM J. Appl. Math., vol. 50, no. 6, pp. 1645-1662, Dec. 1990.","title":"Synchronization of pulse-coupled biological oscillators","context":[{"sec":"sec2","text":" Mirrollo and Strogatz [5] have modeled this system as a network of pulse coupled oscillators that mutually influence each other towards a locked global frequency standard.","part":"1"},{"sec":"sec2","text":" Collections of nodes using the PCO system have been rigorously proven to synchronize in a self organizing manner, generating a global clock that is common to the communicating nodes [5].","part":"1"},{"sec":"sec2","text":" A treatment of the dynamics of this system is found in [5].","part":"1"},{"sec":"sec2","text":" The network has also been shown to self-recover from any node joining or leaving, making it a natural fit for an ad-hoc network [5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/0150098"},"refType":"biblio","id":"ref5"},{"order":"6","text":"X. Wang and A. Apsel, \"Pulse Coupled Oscillator Synchronization for Communications in UWB Wireless Transceivers\", MWSCAS, Montreal, CA. Aug. 2007.","context":[{"sec":"sec2","text":"An oscillator circuit realizing the state function in figure 2 is shown in figure 3(a) and described in [6].","part":"1"},{"sec":"sec3a","text":" Impulses received are then thresholded by a peak detector circuit described in [6] and passed either to the PCO coupling input or to the data path.","part":"1"}],"refType":"biblio","id":"ref6"}],"articleNumber":"5118035","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Ultra-low power radios for ad-hoc networks","publisher":"IEEE","displayDocTitle":"Ultra-low power radios for ad-hoc networks","htmlAbstractLink":"/document/5118035/","isConference":true,"htmlLink":"/document/5118035/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118035","openAccessFlag":"F","title":"Ultra-low power radios for ad-hoc networks","contentTypeDisplay":"Conferences","mlTime":"PT0.065644S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118036,"references":[{"order":"1","text":"P. Ross, \"Managing care through the air,\" IEEE Spectrum, vol. 41, No. 12, pp. 26-31, December 2004.","title":"Managing care through the air","context":[{"sec":"sec1","text":" As healthcare costs and life expectancy continue to rise [1], the incentive to find novel ways for people to age comfortably and safely within their own homes increases as well.","part":"1"}],"links":{"documentLink":"/document/1363637","pdfSize":"2380KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M. A. Hanson, et al., \"Body Area Sensor Networks: Challenges and Opportunities,\" IEEE Computer, vol.42, no. 1, pp. 58-65, Jan. 2009.","title":"Body Area Sensor Networks: Challenges and Opportunities","context":[{"sec":"sec1","text":" Wearable body area sensor networks (BASNs) create new data streams and enable novel applications by performing realtime processing and communication on, in, or near the body [2].","part":"1"}],"links":{"documentLink":"/document/4755157","pdfSize":"2651KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"A. Wang, A. P. Chandrakasan, and S. V. Kosonocky, \"Optimal supply and threshold scaling for subthreshold CMOS circuits,\" in Proc. IEEE Annu. Symp. VLSI, 2002, pp. 5-9.","title":"Optimal supply and threshold scaling for subthreshold CMOS circuits","context":[{"sec":"sec3","text":" Wireless sensor nodes and implantable medical devices have used this circuit design technique [3] [4].","part":"1"}],"links":{"documentLink":"/document/1016866","pdfSize":"252KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Seok, et al., \"The Phoenix processor: a 30pW platform for sensor applications,\" Symp. on VLSI Circuits, pp. 188-189, 2008.","title":"The Phoenix processor: A 30pW platform for sensor applications","context":[{"sec":"sec3","text":" Wireless sensor nodes and implantable medical devices have used this circuit design technique [3] [4].","part":"1"}],"links":{"documentLink":"/document/4586001","pdfSize":"347KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"B.H. Calhoun, A. Wang, and A. Chandrakasan \"Modeling and Sizing for Minimum Energy Operation in Sub-threshold Circuits,\" IEEE Journal of Solid-State Circuits, vol. 40, no. 9, pp. 1778-1786, September 2005.","title":"Modeling and Sizing for Minimum Energy Operation in Sub-threshold Circuits","context":[{"sec":"sec3","text":" The VDD to minimize energy per operation (Vopt) occurs in the sub-VT region [5], which explains why sub-VT circuits may enable long-life wearable sensors.","part":"1"},{"sec":"sec3","text":" In that case, active mode circuits will run at Vopt to minimize energy/op, and sleep VDD will be set as low as possible to lower leakage power while avoiding data loss [5].","part":"1"}],"links":{"documentLink":"/document/1501975","pdfSize":"753KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Hemstead, N. Tripathi, P. Mauro, G. Y. Wei, and D. Brooks, \"An ultra-low power system architecture for sensor network applications,\" ISCA, pp. 208-219, 2005.","title":"An ultra-low power system architecture for sensor network applications","context":[{"sec":"sec3","text":"The second critical observation is that increased sleep time causes the technology that minimizes total energy to increase [6] (highlighted cells in Table 2).","part":"1"}],"links":{"documentLink":"/document/1431558","pdfSize":"321KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"E. Shih, S. Cho, F.S. Lee, B.H. Calhoun, and A. Chandrakasan \"Design Considerations for Eneregy-Efficient Radios in Wireless Microsensor Networks,\" Journal of VLSI Signal Processing, vol. 37, No. 1, pp. 77-94, November 2004.","title":"Design Considerations for Eneregy-Efficient Radios in Wireless Microsensor Networks","context":[{"sec":"sec4a","text":" To keep this high power from dominating the energy budget, we must design the system to minimize the amount of data communicated wirelessly [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1023/B:VLSI.0000017004.57230.91"},"refType":"biblio","id":"ref7"},{"order":"8","text":"G.D. Clifford, F. Azuaje, and P.E. McSharry, Advanced Methods and Tools for ECG Data Analysis. Boston: Artech House, 2006, pp. 55-99.","title":"Advanced Methods and Tools for ECG Data Analysis","context":[{"sec":"sec4b","text":" Possible applications include algorithms that detect cardiac arrhythmias, such as fibrillation events or bradycardia [8].","part":"1"}],"refType":"biblio","id":"ref8"}],"articleNumber":"5118036","formulaStrippedArticleTitle":"Sub-threshold operation and cross-hierarchy design for ultra low power wearable sensors","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5118036/","displayDocTitle":"Sub-threshold operation and cross-hierarchy design for ultra low power wearable sensors","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5118036/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5118036","openAccessFlag":"F","title":"Sub-threshold operation and cross-hierarchy design for ultra low power wearable sensors","contentTypeDisplay":"Conferences","mlTime":"PT0.136735S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118047,"references":[{"order":"1","text":"M. Nicolelis, \"Actions from thoughts,\" Nature, vol. 409, pp. 403-407, Jan. 2001.","title":"Actions from thoughts","context":[{"sec":"sec1","text":" In order to enable extraction of these parameters the activity of cortical neurons needs to be recorded [1], using microelectrode arrays of hundreds of elements.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1038/35053191"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. M. Sodagar, K. D. Wise, and K. Najafi, \"A fully integrated mixed-signal neural processor for implantable multichannel cortical recording,\" IEEE Trans. on Biomed. Eng., vol. 54, no. 6, pp. 1075-1088, Jun 2007.","title":"A fully integrated mixed-signal neural processor for implantable multichannel cortical recording","context":[{"sec":"sec1","text":"To date, most efforts to address neural signal compression have been directed to data in time-domain [2]\u2013[4].","part":"1"}],"links":{"documentLink":"/document/4203028","pdfSize":"2073KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R. R. Harrison, P. T. Watkins, R. J. Kier, R. O. Lovejoy, D. J. Black, B. Greger, and F. Solzbacher, \"A low power integrated circuit for a wireless 100 electrode neural recording system,\" IEEE Journal of Solid State Circuits, vol. 42, no. 1, pp. 123-133, Jan 2007.","title":"A low power integrated circuit for a wireless 100 electrode neural recording system","context":[{"sec":"sec1","text":"To date, most efforts to address neural signal compression have been directed to data in time-domain [2]\u2013[3][4].","part":"1"}],"links":{"documentLink":"/document/4039585","pdfSize":"2838KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. G. Harris, J. C. Principe, J. C. Sanchez, D. Chen and C. She, \"Pulse based signal compression for implanted neural recording systems,\" IEEE Int. Symp. on Circuits and Systems, pp. 344-347, May 2008.","title":"Pulse based signal compression for implanted neural recording systems","context":[{"sec":"sec1","text":"To date, most efforts to address neural signal compression have been directed to data in time-domain [2]\u2013[4].","part":"1"}],"links":{"documentLink":"/document/4541425","pdfSize":"403KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"K. Oweiss, \"A systems approach for data compression and latency reduction in cortically controlled brain machine interfaces,\" IEEE Trans. on Biomed. Eng., vol. 53, no. 7, pp. 1364-1377, Jul. 2006.","title":"A systems approach for data compression and latency reduction in cortically controlled brain machine interfaces","context":[{"sec":"sec1","text":" In contrast, our approach is based on the Discrete Wavelet Transform (DWT) which has not only been shown to be a very effective signal compression and denoising tool, but is also inherently well suited for real-time spike sorting [5]\u2013[6].","part":"1"},{"sec":"sec2a","text":" Derived from our prior system-level analysis [5], the power-area product can be minimized by an architecture that sequentially evaluates the DWT of multi-channel data in real time.","part":"1"},{"sec":"sec2b","text":" The high energy coefficients invariably correspond to different spikes and events in the neural signal, allowing spike sorting even without reconstruction [5].","part":"1"},{"sec":"sec2b","text":" However, it has been established that the best compression is achieved by using separate threshold values for each decomposition level of each channel [5].","part":"1"}],"links":{"documentLink":"/document/1643405","pdfSize":"2004KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K. Oweiss, A. Mason, Y. Suhail, K. Thomson, and A. Kamboh \"A scalable wavelet transform VLSI architecture for real-time neural signal processing in multichannel cortical implants,\" IEEE Tran. on Circuits and Systems I, vol. 54, no. 6, pp. 1266-1278, Jun. 2007.","title":"A scalable wavelet transform VLSI architecture for real-time neural signal processing in multichannel cortical implants","context":[{"sec":"sec1","text":" In contrast, our approach is based on the Discrete Wavelet Transform (DWT) which has not only been shown to be a very effective signal compression and denoising tool, but is also inherently well suited for real-time spike sorting [5]\u2013[6].","part":"1"}],"links":{"documentLink":"/document/4232594","pdfSize":"3458KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"A. M. Kamboh, M. Raetz, K. G. Oweiss, A. Mason, \"Area-power efficient VLSI implementation of multichannel DWT for data compression in implantable neuroprosthetics,\" IEEE Trans. on Biomed. Circuits. and Systems, vol. 1, no. 2, pp. 128-135, Jun. 2007.","title":"Area-power efficient VLSI implementation of multichannel DWT for data compression in implantable neuroprosthetics","context":[{"sec":"sec1","text":" In earlier work [7], we have presented a compression scheme that is tailored to suit neural signals and based on the DWT.","part":"1"},{"sec":"sec2a","text":" The relatively long intervals between samples of neural signals allow for computation hardware that prioritizes power and area efficiency over speed [7].","part":"1"}],"links":{"documentLink":"/document/4374112","pdfSize":"1320KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. M. Kamboh, A. Mason, and K. G. Oweiss, \"Analysis of Lifting and B-Spline DWT Implementations for Implantable Neuroprosthetics,\" Journal of Signal Processing Systems, vol. 52, no. 3, pp. 249-261, Sep. 2008.","title":"Analysis of Lifting and B-Spline DWT Implementations for Implantable Neuroprosthetics","context":[{"sec":"sec2a","text":" The lifting scheme is used to compute results; it has been shown to require fewer computations than convolution based filtering [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s11265-007-0155-5"},"refType":"biblio","id":"ref8"},{"order":"9","text":"http://vcag.ecen.okstate.edu/projects/scells/, Standard cells library, Oklahoma State University.","title":"Standard cells library","context":[{"sec":"sec3","text":" The controller was synthesized using OSU's Standard Cells Library [9], and all other blocks were custom designed for low power and low area.","part":"1"}],"refType":"biblio","id":"ref9"}],"articleNumber":"5118047","formulaStrippedArticleTitle":"Resource constrained VLSI architecture for implantable neural data compression systems","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5118047/","xploreDocumentType":"Conference Publication","htmlLink":"/document/5118047/","isStaticHtml":true,"isConference":true,"isDynamicHtml":true,"displayDocTitle":"Resource constrained VLSI architecture for implantable neural data compression systems","articleId":"5118047","openAccessFlag":"F","title":"Resource constrained VLSI architecture for implantable neural data compression systems","contentTypeDisplay":"Conferences","mlTime":"PT0.202111S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118048,"references":[{"order":"1","text":"J.L. Barron, D.J. Fleet, and S.S. Beauchemin, \"Performance of Optical Flow Techniques,\" in Intemtional Journal of Computer Vision, vol. 12(1), pp. 43-77, Feb 1994.","title":"Performance of Optical Flow Techniques","context":[{"sec":"sec1","text":"In optical flow estimation, two major algorithms are well known, viz. the differential method and the block matching method [1], and they were implemented as VLSI hardware [2]\u2013[7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF01420984"},"refType":"biblio","id":"ref1"},{"order":"2","text":"C. Mead, Analog VLSI and Neural Systems, Addison-Wesley, Reading, MA, 1989.","title":"Analog VLSI and Neural Systems","context":[{"sec":"sec1","text":"In optical flow estimation, two major algorithms are well known, viz. the differential method and the block matching method [1], and they were implemented as VLSI hardware [2]\u2013[7].","part":"1"},{"sec":"sec1","text":" Mead [2], whose group implemented smooth optical flow circuits using analog technologies which calculate temporal derivatives, spatial derivatives and multiplication.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Mehta and R. Etienne-Cummings, \"A simplified normal optical flow measurement CMOS camera,\" IEEE Trans. Circuits and Systems, vol. 53, issue 6, pp.1223-1234, Jun 2006.","title":"A simplified normal optical flow measurement CMOS camera","context":[{"sec":"sec1","text":"In optical flow estimation, two major algorithms are well known, viz. the differential method and the block matching method [1], and they were implemented as VLSI hardware [2]\u2013[3][7].","part":"1"},{"sec":"sec1","text":" This neuromorphic approach was succeeded by the work in [3]\u2013[5].","part":"1"},{"sec":"sec1","text":" The ratios of temporal derivatives and spatial derivatives are calculated by analog circuits to estimate normal optical flow in [3].","part":"1"},{"sec":"sec1","text":" Circuits quoted in [3]\u2013[5] achieve real-time performance by employing embedded image sensors and processing units on the same chip, i.e., the computational CMOS image sensor architecture that enables massively parallel luminance readout and processing.","part":"1"}],"links":{"documentLink":"/document/1643429","pdfSize":"1534KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Stocker, \"Analog Integrated 2-D Optical Flow Sensor,\" Analog Integrated Circuits and Signal Processing, 46(2), 121-138, Feb 2006.","title":"Analog Integrated 2-D Optical Flow Sensor","context":[{"sec":"sec1","text":"In optical flow estimation, two major algorithms are well known, viz. the differential method and the block matching method [1], and they were implemented as VLSI hardware [2]\u2013[4][7].","part":"1"},{"sec":"sec1","text":" This neuromorphic approach was succeeded by the work in [3]\u2013[4][5].","part":"1"},{"sec":"sec1","text":" Estimation of smooth optical flow was carried out using voltage multiplier circuits in [4]\u2013[5].","part":"1"},{"sec":"sec1","text":" Circuits quoted in [3]\u2013[4][5] achieve real-time performance by employing embedded image sensors and processing units on the same chip, i.e., the computational CMOS image sensor architecture that enables massively parallel luminance readout and processing.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s10470-005-0439-2"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M. H. Lei and T. D. Chiueh, \"An analog motion field detection chip for image segmentation,\" IEEE Trans. Circuits Syst. Video Technol., vol. 12, pp. 299-308, May 2002.","title":"An analog motion field detection chip for image segmentation","context":[{"sec":"sec1","text":"In optical flow estimation, two major algorithms are well known, viz. the differential method and the block matching method [1], and they were implemented as VLSI hardware [2]\u2013[5][7].","part":"1"},{"sec":"sec1","text":" This neuromorphic approach was succeeded by the work in [3]\u2013[5].","part":"1"},{"sec":"sec1","text":" Estimation of smooth optical flow was carried out using voltage multiplier circuits in [4]\u2013[5].","part":"1"},{"sec":"sec1","text":" Circuits quoted in [3]\u2013[5] achieve real-time performance by employing embedded image sensors and processing units on the same chip, i.e., the computational CMOS image sensor architecture that enables massively parallel luminance readout and processing.","part":"1"}],"links":{"documentLink":"/document/1003469","pdfSize":"329KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Y. L. Xi, C. Y. Hao, Y. Y. Fan and H. Q. Hu, \"A fast block-matching algorithm based on adaptive search area and its VLSI architecture for H.264/AVC,\" in Journal of Signal Processing: Image Communication, vol.21, no.8, pp.626-646, Sep 2006.","title":"A fast block-matching algorithm based on adaptive search area and its VLSI architecture for H.264/AVC","context":[{"sec":"sec1","text":"In optical flow estimation, two major algorithms are well known, viz. the differential method and the block matching method [1], and they were implemented as VLSI hardware [2]\u2013[6][7].","part":"1"},{"sec":"sec1","text":" However, block matching algorithms have been implemented mainly for the purpose of video compression [6]\u2013[7], and therefore the target performance is a normal frame rate of about 30 frame/sec.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.image.2006.05.001"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M. Kim, I. Hwang, and S.-I. Chae, \"A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC/H.264,\" in Proc. Asia and South Pacific Design Automation Conf., vol. 1, pp. 631-634, Jan 2005.","title":"A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC/H.264","context":[{"sec":"sec1","text":"In optical flow estimation, two major algorithms are well known, viz. the differential method and the block matching method [1], and they were implemented as VLSI hardware [2]\u2013[7].","part":"1"},{"sec":"sec1","text":" However, block matching algorithms have been implemented mainly for the purpose of video compression [6]\u2013[7], and therefore the target performance is a normal frame rate of about 30 frame/sec.","part":"1"}],"links":{"documentLink":"/document/1466240","pdfSize":"621KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5118048","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Block-matching-based CMOS optical flow sensor using only-nearest-neighbor computation","publisher":"IEEE","htmlAbstractLink":"/document/5118048/","displayDocTitle":"Block-matching-based CMOS optical flow sensor using only-nearest-neighbor computation","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118048/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118048","openAccessFlag":"F","title":"Block-matching-based CMOS optical flow sensor using only-nearest-neighbor computation","contentTypeDisplay":"Conferences","mlTime":"PT0.082154S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118059,"references":[{"order":"1","text":"L. F. Chen, Y. Chen, L. C. Chien, Y. H. Ma, C. H. Lee, Y. W. Lin, C. C. Lin, H. Y. Liu, T. Y. Hsu, and C. Y. Lee, \"A 1.8V 250mW COFDM baseband receiver for DVB-T/H applications,\" in Dig. Tech. Papers ISSCC, Feb. 2006, pp. 262-263.","title":"A 1.8V 250mW COFDM baseband receiver for DVB-T/H applications","context":[{"sec":"sec1","text":" Since the inherently high computational complexity of FFT processor, its area or power consumption often occupies over 40% of the overall OFDM system [1].","part":"1"}],"links":{"documentLink":"/document/1696142","pdfSize":"512KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"R. N. Bracewell, \"The fast Hartley transform,\" Proceedings of the IEEE, vol. 72, no. 8, pp. 1010-1018, Aug. 1984.","title":"The fast Hartley transform","context":[{"sec":"sec1","text":"However, IFFT/FFT is not the only orthogonal basis for OFDM systems [2].","part":"1"}],"links":{"documentLink":"/document/1457236","pdfSize":"642KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"H. S. Hou, \"The fast Hartley algorithm,\" IEEE Trans. Comput., vol. 36, no. 2, pp. 147-156, Feb. 1987.","title":"The fast Hartley algorithm","context":[{"sec":"sec1","text":"Fortunately, as well as DFT owns fast implementation algorithms (i.e., FFT), [3] and [4] showed that DHT can also be decomposed as fast Hartley transform (FHT).","part":"1"}],"links":{"documentLink":"/document/1676877","pdfSize":"2307KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. C. Erickson and B. S. Fagin, \"Calculating the FHT in hardware,\" IEEE Trans. Signal Process., vol. 40, no. 6, pp. 1341-1353, Jun. 1992.","title":"Calculating the FHT in hardware","context":[{"sec":"sec1","text":"Fortunately, as well as DFT owns fast implementation algorithms (i.e., FFT), [3] and [4] showed that DHT can also be decomposed as fast Hartley transform (FHT).","part":"1"}],"links":{"documentLink":"/document/139240","pdfSize":"996KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"H. S. Malvar, \"Fast computation of the discrete cosine transform and the discrete Hartley transform,\" IEEE Trans. Acoust. Speech, Signal Process., vol. 35, no. 10, pp. 1484-1485, Oct. 1987.","title":"Fast computation of the discrete cosine transform and the discrete Hartley transform","context":[{"sec":"sec1","text":" In this paper, we modify the FHT algorithm in [5] and propose a DCT-based radix-2 FHT algorithm to realize the DHT-based (de)modulator.","part":"1"},{"sec":"sec3a","text":" In [5], the FHT algorithm repeatedly decomposes an \\$N\\hbox{-}\\$-point DHT into one \\$N/2\\$-point DHT and two \\$N/4\\$-point DCT.","part":"1"},{"sec":"sec3a","text":" Our approach differs from [5] in that we do not translate the DCT back to DHT.","part":"1"}],"links":{"documentLink":"/document/1165043","pdfSize":"227KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"R. Merched, \"On OFDM and single-carrier frequency-domain systems based on trigonometric transforms,\" IEEE Trans. Signal Process., vol. 13, no. 8, pp. 473-476, Aug. 2006.","title":"On OFDM and single-carrier frequency-domain systems based on trigonometric transforms","context":[{"sec":"sec2","text":" Since the entries on the diagonal and anti-diagonal positions of matrix, \\${\\rm N}{\\bf H}\\widetilde{{\\bf A}}{\\bf H}\\$, are nonzero [6].","part":"1"}],"links":{"documentLink":"/document/1658060","pdfSize":"218KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"G. Heinig and K. Rost, \"Representation of Toeplitz-plus-Hankel matrices using trigonometric transformations with application to fast matrix-vector multiplication,\" Linear Algebra Appl., vol. 275-276, pp. 225-248, 1998.","title":"Representation of Toeplitz-plus-Hankel matrices using trigonometric transformations with application to fast matrix-vector multiplication","context":[{"sec":"sec2","text":" The structure of PPU is developed according to the diagonalization properties of DHT [7].","part":"1"},{"sec":"sec2","text":" We can use the fact in [7] that symmetric circulant matrix or skew-symmetric circulant matrix multiplied by \\${\\bf J}_{N}\\$ can be diagonalized by DHT matrix.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0024-3795(97)10024-6"},"refType":"biblio","id":"ref7"},{"order":"8","text":"K. Maharatna, E. Grass, and U. Jagdhold, \"A 64-point Fourier transform chip for high-speed wireless LAN application using OFDM,\" IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 484-493, Mar. 2004.","title":"A 64-point Fourier transform chip for high-speed wireless LAN application using OFDM","context":[],"links":{"documentLink":"/document/1269925","pdfSize":"438KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"C. T. Lin, Y. C. Yu, and L. D. Van, \"A low-power 64-point FFT/IFFT design for IEEE 802.11a WLAN application,\" in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), May 2006, pp. 4523-4526.","title":"A low-power 64-point FFT/IFFT design for IEEE 802.11a WLAN application","context":[],"links":{"documentLink":"/document/1693635","pdfSize":"2634KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"B. M. Bass, \"A low-power, high-performance, 1024-point FFT processor,\" IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 380-387, Mar. 1999.","title":"A low-power, high-performance, 1024-point FFT processor","context":[{"sec":"sec4c","text":" The normalized index of chip area and power consumption are defined by the following relations [10], [11]: .","part":"1"}],"links":{"documentLink":"/document/748190","pdfSize":"437KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"C. J. Huang, C. W. Yu, and H. P. Ma, \"A power efficient configurable low complexity MIMO detector,\" in Proc. IEEE Trans. on Circuits and Systems I, accepted for future publication.","title":"A power efficient configurable low complexity MIMO detector","context":[{"sec":"sec4c","text":" The normalized index of chip area and power consumption are defined by the following relations [10], [11]: .","part":"1"}],"links":{"documentLink":"/document/4555257","pdfSize":"1461KB"},"refType":"biblio","id":"ref11"}],"articleNumber":"5118059","formulaStrippedArticleTitle":"A low complexity real-valued kernel DHT-based OFDM modulator/demodulator design","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5118059/","displayDocTitle":"A low complexity real-valued kernel DHT-based OFDM modulator/demodulator design","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5118059/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5118059","openAccessFlag":"F","title":"A low complexity real-valued kernel DHT-based OFDM modulator/demodulator design","contentTypeDisplay":"Conferences","mlTime":"PT0.299349S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118064,"references":[{"order":"1","text":"H.-Y. Hsieh and L. Lin, \"A first-order tree-structured dac with reduced signal-band noise,\" Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 54, no. 5, pp. 392-396, 2007.","title":"A first-order tree-structured dac with reduced signal-band noise","context":[{"sec":"sec1","text":" This technique whitens and \u2212 depending on the implementation effort \u2212 spectrally shapes DAC element errors [1].","part":"1"}],"links":{"documentLink":"/document/4182501","pdfSize":"720KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J. Fattaruso, S. Kiriaki, M. D. Wit, and G. Warwar, \"Self- calibration techniques for a second-order multibit sigma-delta modulator,\" Solid-State Circuits, IEEE Journal of, vol. 28, no. 12, pp. 1216-1223, 1993.","context":[{"sec":"sec1","text":" Another technique is matching unit elements to a reference by calibrating them or turning on or off redundancy (see [2]).","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Petrie and M. Miller, \"A background calibration technique for multibit delta-sigma modulators,\" in Circuits and Systems, IEEE International Symposium on, vol. 2, 2000, pp. 29-32.","title":"A background calibration technique for multibit delta-sigma modulators","context":[{"sec":"sec1","text":"Two correlation measurement methods are presented in [3] and [4].","part":"1"},{"sec":"sec1","text":" In [3] an out-of-band test tone is introduced to a circuit and crosscorrelation is used to estimate unit element mismatches.","part":"1"}],"links":{"documentLink":"/document/856250","pdfSize":"388KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"X. Wang, U. Moon, M. Liu, and G. Temes, \"Digital correlation technique for the estimation and correction of dac errors in multibit mash \u03a3\u0394 adcs,\" in Circuits and Systems, IEEE International Symposium on, vol. 4, 2002.","title":"Digital correlation technique for the estimation and correction of dac errors in multibit mash \u03a3\u0394 adcs","context":[{"sec":"sec1","text":"Two correlation measurement methods are presented in [3] and [4].","part":"1"},{"sec":"sec1","text":" In [4] signals from within the modulator are crosscorrelated with each other and no extra test signal is used.","part":"1"},{"sec":"sec2","text":"The part \\$\\Sigma\\Delta_{A}\\$ in Fig. 1 is a standard \\$\\Sigma\\Delta\\$ modulator, \\$\\Sigma\\Delta_{D}\\$ is \\$\\Sigma\\Delta_{A}\\$ extended by a correction system at its output [4].","part":"1"}],"links":{"documentLink":"/document/1010550","pdfSize":"243KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"T. Cataltepe, A. Kramer, L. Larson, G. Temes, and R. Walden, \"Digitally corrected multi-bit \u0394\u03a3 data converters,\" in Circuits and Systems, IEEE International Symposium on, vol. 1, 1989, pp. 647-650.","title":"Digitally corrected multi-bit \u0394\u03a3 data converters","context":[{"sec":"sec2","text":" Correction can be done digitally [5] - as illustrated in Fig. 1 \\$-\\$ or by analog tuning of the DAC unit elements.","part":"1"}],"links":{"documentLink":"/document/100434","pdfSize":"331KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"F. Medeiro, B. Prez-Verd, and A. Rodrguez-Vzquez, Top-Down Design of High-Performance Sigma-Delta Modulators, 1st ed. Springer, Nov. 1998.","title":"Top-Down Design of High-Performance Sigma-Delta Modulators","context":[{"sec":"sec4","text":" In order to determine the actual degradation a modified version of the DAC-INL model presented in [6] is taken as a basis.\n\nwhere \\$g\\$ is the overall gain according to (1), \\$INL\\$ is the Integral Non-Linearity in DAC-LSBs, of \\$f\\$ is a global offset in DAC-LSBs, and \\$N+1\\$ is the number of DAC levels.","part":"1"}],"refType":"biblio","id":"ref6"}],"articleNumber":"5118064","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A background DAC error estimation in Sigma-Delta ADCs using a pseudo random noise based correlation technique","publisher":"IEEE","htmlAbstractLink":"/document/5118064/","displayDocTitle":"A background DAC error estimation in Sigma-Delta ADCs using a pseudo random noise based correlation technique","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118064/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118064","openAccessFlag":"F","title":"A background DAC error estimation in Sigma-Delta ADCs using a pseudo random noise based correlation technique","contentTypeDisplay":"Conferences","mlTime":"PT0.083927S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118085,"references":[{"order":"1","text":"G. de Haan, P.W.A.C. Biezen, H. Huijgen, and O. A. Ojo, \"True-motion estimation with 3-D recursive search block matching,\" IEEE Trans. on Circuits and Systems for Video Technology, Vol.3, No.5, pp.368-379, 388, Oct. 1993.","title":"True-motion estimation with 3-D recursive search block matching","context":[{"sec":"sec1","text":" For this reason, many researchers started to work on how to accurately estimate true motions, which considers spatial and temporal correlation and searches with block matching algorithm (BMA) [1].","part":"1"},{"sec":"sec4","text":"Here, we also compare the performance by two high-resolution and 60fps test sequences with three other methods: bilinear interpolation, 3-D recursive algorithm (3DRS) [1], and Phase-Plane Correlation algorithm (PPC) [6] with the same searching block size 16 \u00d7 16.","part":"1"}],"links":{"documentLink":"/document/246088","pdfSize":"1329KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"X. Q. Gao, C. J. Duanmu, and C. R. Zou, \"A multilevel successive elimination algorithm for block matching motion estimation,\" IEEE Trans. on Image Processing, Vol.9, No.3, pp.501-504, March 2000.","title":"A multilevel successive elimination algorithm for block matching motion estimation","context":[{"sec":"sec1","text":" For real-time HD requirements, the proposed architecture embeds a true motion engine that employs a modified multi-level successive eliminate algorithm (MSEA) [2], a method of probable sum of absolute difference (PSAD), true motion selecting, and a refinement of motion vector processing.","part":"1"},{"sec":"sec3","text":"In order to lower the computation complexity, the proposed architecture introduces a fast full search method, multi-level successive elimination algorithm (MSEA) [2].","part":"1"}],"links":{"documentLink":"/document/826786","pdfSize":"117KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Y. Noguchi, J. Furukawa, and H. Kiya, \"A fast full search block matching algorithm for MPEG-4 video,\" in Proc. Int. Conf Image Processing (ICIP), Vol.1, pp.61-65, 1999.","title":"A fast full search block matching algorithm for MPEG-4 video","context":[{"sec":"sec1","text":" MSEA is a fast full-search block matching algorithm (FFSBMA) [3] following a successive elimination algorithm (SEA) [4], which have come into notice for their capabilities to reduce the heavy computation of full-search BMA (FSBMA) [5] and to maintain the similar quality.","part":"1"}],"links":{"documentLink":"/document/821565","pdfSize":"370KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"W. Li and E. Salari, \"Successive elimination algorithm for motion estimation,\" IEEE Trans. on Image Processing, Vol.4, No.1, pp.105-107, Jan. 1995.","title":"Successive elimination algorithm for motion estimation","context":[{"sec":"sec1","text":" MSEA is a fast full-search block matching algorithm (FFSBMA) [3] following a successive elimination algorithm (SEA) [4], which have come into notice for their capabilities to reduce the heavy computation of full-search BMA (FSBMA) [5] and to maintain the similar quality.","part":"1"}],"links":{"documentLink":"/document/350809","pdfSize":"330KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"L. De Vos and M. Stegherr, \"Parameterizable VLSI architecture for the full-block matching algorithm,\" IEEE Trans. on Circuit and Systems, Vol.36, pp.1309-1316, Oct. 1989.","title":"Parameterizable VLSI architecture for the full-block matching algorithm","context":[{"sec":"sec1","text":" MSEA is a fast full-search block matching algorithm (FFSBMA) [3] following a successive elimination algorithm (SEA) [4], which have come into notice for their capabilities to reduce the heavy computation of full-search BMA (FSBMA) [5] and to maintain the similar quality.","part":"1"}],"links":{"documentLink":"/document/44347","pdfSize":"807KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Biswas and T. Nguyen, \"A novel motion estimation algorithm using phase plane correlation for frame rate conversion,\" in Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers, Vol.1, No.3-6, pp.492-496, 2002.","title":"A novel motion estimation algorithm using phase plane correlation for frame rate conversion","context":[{"sec":"sec4","text":"Here, we also compare the performance by two high-resolution and 60fps test sequences with three other methods: bilinear interpolation, 3-D recursive algorithm (3DRS) [1], and Phase-Plane Correlation algorithm (PPC) [6] with the same searching block size 16 \u00d7 16.","part":"1"}],"links":{"documentLink":"/document/1197231","pdfSize":"474KB"},"refType":"biblio","id":"ref6"}],"articleNumber":"5118085","formulaStrippedArticleTitle":"Method and architecture design for motion compensated frame interpolation in high-definition video processing","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5118085/","displayDocTitle":"Method and architecture design for motion compensated frame interpolation in high-definition video processing","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5118085/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5118085","openAccessFlag":"F","title":"Method and architecture design for motion compensated frame interpolation in high-definition video processing","contentTypeDisplay":"Conferences","mlTime":"PT0.148675S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118090,"references":[{"order":"1","text":"R. Li, B. Zeng, and M. L. Liou, IEEE Trans. on Circuits and Systems for Video Technology, vol. 4, no. 4, pp. 438-442, Aug. 1994.","title":"IEEE Trans. on Circuits and Systems for Video Technology","context":[{"sec":"sec1","text":"Many fast ME algorithms have previously been reported, including a three-step search [1], a telescopic search [2], an unrestricted center-biased diamond search [3], a minimum bounded area search [4], and a multilevel successive elimination algorithm [5].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"K. Matsuda, et.al., IEEE Proc. in International Communications Conference, pp. 234-237, 1984.","title":"IEEE Proc. in International Communications Conference","context":[{"sec":"sec1","text":"Many fast ME algorithms have previously been reported, including a three-step search [1], a telescopic search [2], an unrestricted center-biased diamond search [3], a minimum bounded area search [4], and a multilevel successive elimination algorithm [5].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Y. Tham, et.al., IEEE Trans. Circuits and Systems for Video Technology, vol. 8, no. 4, pp. 369-377, Aug. 1998.","title":"IEEE Trans. Circuits and Systems for Video Technology","context":[{"sec":"sec1","text":"Many fast ME algorithms have previously been reported, including a three-step search [1], a telescopic search [2], an unrestricted center-biased diamond search [3], a minimum bounded area search [4], and a multilevel successive elimination algorithm [5].","part":"1"}],"links":{"documentLink":"/document/709403","pdfSize":"256KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"V. Christopoulos and J. Cornelism, IEEE Trans. Circuits and Systems for Video Technology, vol. 10, no. 3, pp. 423-426, Apr. 2000.","title":"IEEE Trans. Circuits and Systems for Video Technology","context":[{"sec":"sec1","text":"Many fast ME algorithms have previously been reported, including a three-step search [1], a telescopic search [2], an unrestricted center-biased diamond search [3], a minimum bounded area search [4], and a multilevel successive elimination algorithm [5].","part":"1"}],"links":{"documentLink":"/document/836287","pdfSize":"112KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"X. Q. Gao, et.al., IEEE Trans. Circuits and Systems for Image Processing, vol. 9, no. 3, pp. 501-504, Mar. 2000.","title":"IEEE Trans. Circuits and Systems for Image Processing","context":[{"sec":"sec1","text":"Many fast ME algorithms have previously been reported, including a three-step search [1], a telescopic search [2], an unrestricted center-biased diamond search [3], a minimum bounded area search [4], and a multilevel successive elimination algorithm [5].","part":"1"}],"links":{"documentLink":"/document/826786","pdfSize":"117KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Z. Chen, et.al., JVT-F017r1.doc, Joint Video Team (JVT) of ISO/IEC MPEG & ITU-T VCEG, 6 meeting, Awaji, Island, Japan, Dec. 2002.","title":"JVT-F017r1.doc, Joint Video Team (JVT) of ISO/IEC MPEG & ITU-T VCEG, 6 meeting, Awaji, Island, Japan, Dec","context":[{"sec":"sec1","text":" To automatically stop the BM process when the minimum \\$D_{{\\rm a}}\\$ is found, unsymmetrical-cross multi-hexagon-grid search (UMHS) [6] and simplified UMHS (S-UMHS) [7] algorithms have been developed.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"X. Yi, et.al., JVT-P021.doc, Joint Video Team (JVT) of ISO/IEC MPEG & ITU-T VCEG, 16 meeting, Pozan, Poland, Jul. 2005.","title":"JVT-P021.doc, Joint Video Team (JVT) of ISO/IEC MPEG & ITU-T VCEG, 16 meeting, Pozan, Poland, Jul","context":[{"sec":"sec1","text":" To automatically stop the BM process when the minimum \\$D_{{\\rm a}}\\$ is found, unsymmetrical-cross multi-hexagon-grid search (UMHS) [6] and simplified UMHS (S-UMHS) [7] algorithms have been developed.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"Z. Chen, et.al., JVT-G016.doc, Joint Video Team (JVT) of ISO/IEC MPEG & ITU-T VCEG, 7 meeting, Pattaya II, Thailand, Mar. 2003.","title":"JVT-G016.doc, Joint Video Team (JVT) of ISO/IEC MPEG & ITU-T VCEG, 7 meeting, Pattaya II, Thailand, Mar","context":[{"sec":"sec2a3","text":" The search window center (SC1) is shifted from the location of the M-Blk for coding by an amount equal to the middle value among Ax, Bx and Ex in the x-direction and by an amount equal to the middle value among Ay, By and Ey in the y-direction [8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"JM Reference Software. [Available Online]. http://bs.hhi.de/suehring/tml/ download/","context":[{"sec":"sec3a","text":"An H.264, JM12.3 encoding program [9], in which FSBM was programmed, was used for simulation to evaluate the encoding performance of FSBM.","part":"1"}],"refType":"biblio","id":"ref9"}],"articleNumber":"5118090","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Fast sub-sampling block matching algorithm employing adaptively assigned sizes and locations of search windows","publisher":"IEEE","htmlAbstractLink":"/document/5118090/","displayDocTitle":"Fast sub-sampling block matching algorithm employing adaptively assigned sizes and locations of search windows","isConference":true,"htmlLink":"/document/5118090/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118090","openAccessFlag":"F","title":"Fast sub-sampling block matching algorithm employing adaptively assigned sizes and locations of search windows","contentTypeDisplay":"Conferences","mlTime":"PT0.054955S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118112,"references":[{"order":"1","text":"Thomas Kenney, Minyoung Park, Eldad Perahia, \"PHY and MAC throughput analysis with 80 MHz for VHT below 6 GHz,\" IEEE802.11 VHT document, IEEE 802.11-08/0535r0, May 2008.","title":"PHY and MAC throughput analysis with 80 MHz for VHT below 6 GHz","context":[{"sec":"sec1","text":" The VHTL6 specifications are based on the assumption of a more-than-80-MHz channel bandwidth and the use of MIMO-OFDM for achieving 1-Gbps data transmission [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Kentaro Nishimori, Riichi Kudo, Yasushi Takatoti, Atsushi Ohta, Koichi Tsunekawa, \"Performance evaluation of 8x8 multi-user MIMO-OFDM testbed in an actual indoor environment,\" IEEE International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC), pp. 1-5, 2006.","title":"Performance evaluation of 8x8 multi-user MIMO-OFDM testbed in an actual indoor environment","context":[{"sec":"sec1","text":" Previous work has been limited to on-line software computing [2] and a one-tap channel in a multipath fading environment [3] on a large testbed or field-programmable gate array (FPGA) platform.","part":"1"}],"links":{"documentLink":"/document/4022536","pdfSize":"2843KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"V. Jungnickel, A. Forck, T. Haustein, et al., \"1 Gbit/s MIMO-OFDM transmission experiments,\" IEEE Vehicular Technology Conference (VTC), Vol.2, pp. 25-28, Sep. 2005.","title":"1 Gbit/s MIMO-OFDM transmission experiments","context":[{"sec":"sec1","text":" Previous work has been limited to on-line software computing [2] and a one-tap channel in a multipath fading environment [3] on a large testbed or field-programmable gate array (FPGA) platform.","part":"1"}],"links":{"documentLink":"/document/1558047","pdfSize":"1054KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"D. Perels, S. Haene, P. Luethi, A. Burg, N. Felber, W. Fichtner, H. Bolcskei, \"ASIC implementation of a MIMO-OFDM transceiver for 192 Mbps WLANs,\" the 31st European Solid-State Circuits Conference (ESSCIRC), pp. 215-218, Sep. 2005.","title":"ASIC implementation of a MIMO-OFDM transceiver for 192 Mbps WLANs","context":[{"sec":"sec1","text":" A reported chip implementation of a MIMO-OFDM transceiver [4] achieves 192-Mbps uncoded data rates in 4\u00d74 MIMO-OFDM.","part":"1"}],"links":{"documentLink":"/document/1541598","pdfSize":"342KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Burg, S. Haene, D. Perels, P. Luethi, N. Felber, W. Fichtner, \"Algorithm and VLSI architecture for linear MMSE detection in MIMO-OFDM systems,\" IEEE International Symposium on Circuits and Systems (ISCAS), pp.4102-4105, May 2006.","title":"Algorithm and VLSI architecture for linear MMSE detection in MIMO-OFDM systems","context":[{"sec":"sec3b","text":" This hardware implementation, especially for matrix inversion, has been discussed in recent reports [5]\u2013[6].","part":"1"},{"sec":"sec3b","text":" The Sherman-Morrison formula for the matrix inversion lemma makes use of Eq. (2) [5].","part":"1"},{"sec":"sec3b","text":" The proposed architecture needs a large wordlength and has a considerable circuit scale compared with those of the conventional architectures [5] and [6].","part":"1"}],"links":{"documentLink":"/document/1693531","pdfSize":"3823KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Hun Seok Kim, Weijun Zhu, Jatin Bhatia, Karim Mohammed, Anish Shah, Babak Daneshrad, \"A practical, hardware friendly MMSE detector for MIMO-OFDM-based systems,\" EURASIP Journal on Advances in Signal Processing, Vol. 2008, Article ID 267460, 14 pages, 2008.","title":"A practical, hardware friendly MMSE detector for MIMO-OFDM-based systems","context":[{"sec":"sec3b","text":" This hardware implementation, especially for matrix inversion, has been discussed in recent reports [5]\u2013[6].","part":"1"},{"sec":"sec3b","text":" QR decomposition has been used for a pseudo-inverse matrix and can also be used for the ordered successive interference cancellation algorithm [6].","part":"1"},{"sec":"sec3b","text":" The proposed architecture needs a large wordlength and has a considerable circuit scale compared with those of the conventional architectures [5] and [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Shingo Yoshizawa, Yoshikazu Miyanaga, \"VLSI implementation of high-throughput SISO-OFDM and MIMO-OFDM transceivers,\" IEEE International Symposium on Communications and Information Technologies (ISCIT), No. T2D-4, Oct. 2006.","title":"VLSI implementation of high-throughput SISO-OFDM and MIMO-OFDM transceivers","context":[{"sec":"sec2a","text":" We previously investigated the use of an 80-MHz signal bandwidth in OFDM systems, and the frame formats for SISO-OFDM and 2\u00d72 MIMO-OFDM have been described [7].","part":"1"}],"links":{"documentLink":"/document/4141432","pdfSize":"4242KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Shingo Yoshizawa, Yasushi Yamauchi, Yoshikazu Miyanaga, \"A complete pipelined MMSE detection architecture in a 4x4 MIMO-OFDM receiver,\" IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1248-1251, May 2008.","title":"A complete pipelined MMSE detection architecture in a 4x4 MIMO-OFDM receiver","context":[{"sec":"sec3b","text":" Strassen's algorithm for matrix inversion has been employed in our work [8].","part":"1"}],"links":{"documentLink":"/document/4541960","pdfSize":"377KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5118112","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"VLSI Implementation of a 4\u00d74 MIMO-OFDM transceiver with an 80-MHz channel bandwidth","publisher":"IEEE","htmlAbstractLink":"/document/5118112/","displayDocTitle":"VLSI Implementation of a 4\u00d74 MIMO-OFDM transceiver with an 80-MHz channel bandwidth","isConference":true,"htmlLink":"/document/5118112/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118112","openAccessFlag":"F","title":"VLSI Implementation of a 4\u00d74 MIMO-OFDM transceiver with an 80-MHz channel bandwidth","contentTypeDisplay":"Conferences","mlTime":"PT0.150249S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118115,"references":[{"order":"1","text":"P.B.Kenington, High lineaity RF amplifier design. AH, 2000.","title":"High lineaity RF amplifier design","context":[{"sec":"sec1","text":" But using a linear amplifier in the TX decreases the power efficiency [1].","part":"1"},{"sec":"sec1","text":" If one combines a nonlinear PA with a proper linearization technique [1], power efficiency and linear amplification can be achieved simultaneously.","part":"1"},{"sec":"sec2","text":" Such adaptive algorithms can be carried out either in the RF/IF segment of the transmitter [1], [4], [5] or in the digital baseband of the transmitter [6]\u2013[8].","part":"1"}],"links":{"documentLink":"/document/543352","pdfSize":"364KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"R. Randall, J. McRory, and R. Johnston, \"Broadband dsp based feedforward amplifier lineariser,\" IEE Electronics Letters, vol. 38, pp. 1470-1471, Nov. 2002.","title":"Broadband dsp based feedforward amplifier lineariser","context":[{"sec":"sec1","text":" [2] have implemented the generation of the baseband input signal \\${\\bf v}_{m}\\$, needed to generate the error signal \\${\\bf v}_{e}\\$, in the digital baseband.","part":"1"}],"links":{"documentLink":"/document/1068048","pdfSize":"285KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R. Chandrasekaran, \"Model-based feedforward linearization of amplifiers,\" U.S Patent, no. 6, June 2004.","context":[{"sec":"sec1","text":" Chandrasakaran [3] presents a model-based feedforward linearizer.","part":"1"},{"sec":"sec1","text":" In contrast to [3], we do not assume any particular model for the main PA.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"J. K. Cavers, \"Adaption behavior of a feedforward amplifier linearizer,\" Proc. IEEE Veh. Techn. Conf. (VTC), pp. 31-40, Feb. 1995.","title":"Adaption behavior of a feedforward amplifier linearizer","context":[{"sec":"sec2","text":" Any misadjustment in the coefficients \\$\\alpha\\$ and \\$\\beta\\$ results in limited IMD mitigation and/or reduction in overall gain of the feedforward structure [4].","part":"1"},{"sec":"sec2","text":" Such adaptive algorithms can be carried out either in the RF/IF segment of the transmitter [1], [4], [5] or in the digital baseband of the transmitter [6]\u2013[8].","part":"1"},{"sec":"sec3b2","text":"In comparison to the proposed feedforward structure in [4] and [6] it is necessary to estimate additional parameters in our proposed structure.","part":"1"},{"sec":"sec4b","text":" If we take the circularity of the test signal into account, the LS estimate for the optimum/3, and \\$\\beta_{2}\\$ from (8) reads,\n\nThe advantage of our new proposed estimation method compared to the gradient based estimation methods for EC coefficients loop [4], [6] is the independence of the estimation of \\$\\alpha\\$ and \\$\\beta\\$.","part":"1"}],"links":{"documentLink":"/document/350267","pdfSize":"915KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"N.Pothecary, Feedforward linear power amplifier. AH, 1999.","title":"Feedforward linear power amplifier","context":[{"sec":"sec2","text":" Such adaptive algorithms can be carried out either in the RF/IF segment of the transmitter [1], [4], [5] or in the digital baseband of the transmitter [6]\u2013[8].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"J. K. Cavers, \"A dsp controlled adaptive feedforward amplifier linearizer,\" Proc. Universal Personal Communications, pp. 788-792, Sept. 1996.","title":"A dsp controlled adaptive feedforward amplifier linearizer","context":[{"sec":"sec2","text":" Such adaptive algorithms can be carried out either in the RF/IF segment of the transmitter [1], [4], [5] or in the digital baseband of the transmitter [6]\u2013[8].","part":"1"},{"sec":"sec3b2","text":"In comparison to the proposed feedforward structure in [4] and [6] it is necessary to estimate additional parameters in our proposed structure.","part":"1"},{"sec":"sec4b","text":" If we take the circularity of the test signal into account, the LS estimate for the optimum/3, and \\$\\beta_{2}\\$ from (8) reads,\n\nThe advantage of our new proposed estimation method compared to the gradient based estimation methods for EC coefficients loop [4], [6] is the independence of the estimation of \\$\\alpha\\$ and \\$\\beta\\$.","part":"1"}],"links":{"documentLink":"/document/562683","pdfSize":"461KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J.-T. Chen, H.-S. Tsai, and Y.-K. Chen, \"The optimal rls parameter tracking algorithm for a power amplifier feedforward linearizer,\" IEEE Trans. Circuits Syst. II, vol. 46, no. 4, pp. 464-468, Apr. 1999.","title":"The optimal rls parameter tracking algorithm for a power amplifier feedforward linearizer","context":[{"sec":"sec2","text":" Such adaptive algorithms can be carried out either in the RF/IF segment of the transmitter [1], [4], [5] or in the digital baseband of the transmitter [6]\u2013[7][8].","part":"1"}],"links":{"documentLink":"/document/755418","pdfSize":"147KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Legarda, Feedforward amplifier for wideband wireless communication. Springer, 2003.","title":"Feedforward amplifier for wideband wireless communication","context":[{"sec":"sec2","text":" Such adaptive algorithms can be carried out either in the RF/IF segment of the transmitter [1], [4], [5] or in the digital baseband of the transmitter [6]\u2013[8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"L. Anttila, M. Valkama, and M. Renfors, \"Blind moment estimation techniques for i/q imbalance compensation in quadrature receivers,\" Proc. IEEE Int. Symp. on Personal, Indoor and Mob. Radio Comm. (PIMRC), Sept. 2006.","title":"Blind moment estimation techniques for i/q imbalance compensation in quadrature receivers","context":[{"sec":"sec4a","text":" The IQD impairment parameters are defined through [9]\n\nwith \\$g_{d}\\$ as gain imbalance and \\$\\triangle\\phi_{d}\\$ as phase imbalance of the IQD.","part":"1"}],"links":{"documentLink":"/document/4022505","pdfSize":"205KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"A. H. Sayed, Adaptive Filters. JWS, 2008.","title":"Adaptive Filters","context":[{"sec":"sec4b","text":" To estimate for the EC filter coefficients a circular signal \\${\\bf v}_{t}\\$ can be [10] injected in the upconverting branch of the error cancellation circuit.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/9780470374122"},"refType":"biblio","id":"ref10"}],"articleNumber":"5118115","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"DSP oriented implementation of a feedforward power amplifier linearizer","publisher":"IEEE","displayDocTitle":"DSP oriented implementation of a feedforward power amplifier linearizer","htmlAbstractLink":"/document/5118115/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118115/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118115","openAccessFlag":"F","title":"DSP oriented implementation of a feedforward power amplifier linearizer","contentTypeDisplay":"Conferences","mlTime":"PT0.092598S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118116,"references":[{"order":"1","text":"W. C. Jakes, Microwave Mobile Communications, Piscataway, NJ: Wiley-IEEE Press, 1994.","title":"Microwave Mobile Communications","context":[{"sec":"sec1","text":" A most commonly used model is the Rayleigh fading Wide-Sense Stationary Uncorrelated Scattering (WSSUS) channel which is often simulated by one of the two methods: the Sum-of-Sinusoid and the Doppler spectrum filtering method [1].","part":"1"},{"sec":"sec1","text":" Hardware and software implementations of frequency-flat fading channels have been well studied and reported by, for example, [1], [2], [3], [4] and reference herein.","part":"1"},{"sec":"sec2","text":"The frequency-selective Rayleigh fading channel model is often expressed as the baseband equivalent channel impulse response consisting of multipath [1]\n where \\$P_{i}, \\omega_{i}\\$, and \\$\\tau_{i}\\$ are the \\$i\\$-th multipath gain, angular Doppler frequency, and relative delay, respectively.","part":"1"},{"sec":"sec2","text":" The pulse shaping filter \\$g(\\tau)\\$ is a bandpass filter often implemented by a raised cosine filter[1].","part":"1"},{"sec":"sec2","text":"If sampled at \\$T_{sym}\\$ interval, the discrete-time flat fading channel can be efficiently simulated by several SoS models [1], [3] and a typical one is where \\$\\omega_{d}\\$ is the maximum angular Doppler frequency, \\$M\\$ is the total number of sinusoids, and \\$j=sqrt-1\\$.","part":"1"}],"links":{},"refType":"biblio","id":"ref1"},{"order":"2","text":"C.S. Patel, G.L. Stuber, and T.G. Pratt, \"Comparative analysis of statistical models for the simulation of rayleigh faded cellular channels,\" IEEE Trans. Commun, vol. 53, no. 6, pp. 1017-1026, June 2005.","title":"Comparative analysis of statistical models for the simulation of rayleigh faded cellular channels","context":[{"sec":"sec1","text":" Hardware and software implementations of frequency-flat fading channels have been well studied and reported by, for example, [1], [2], [3], [4] and reference herein.","part":"1"}],"links":{"documentLink":"/document/1440671","pdfSize":"483KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Y.R. Zheng and Chengshan Xiao, \"Improved models for the generation of multiple uncorrelated rayleigh fading waveforms,\" IEEE Trans. Communications Letters, vol. 6, no. 6, pp. 256-258, Jun 2002.","title":"Improved models for the generation of multiple uncorrelated rayleigh fading waveforms","context":[{"sec":"sec1","text":" Hardware and software implementations of frequency-flat fading channels have been well studied and reported by, for example, [1], [2], [3], [4] and reference herein.","part":"1"},{"sec":"sec2","text":"If sampled at \\$T_{sym}\\$ interval, the discrete-time flat fading channel can be efficiently simulated by several SoS models [1], [3] and a typical one is where \\$\\omega_{d}\\$ is the maximum angular Doppler frequency, \\$M\\$ is the total number of sinusoids, and \\$j=sqrt-1\\$.","part":"1"}],"links":{"documentLink":"/document/1010873","pdfSize":"188KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Alimohammad, S.F. Fard, B.F. Cockburn, and C. Schlegel, \"A compact single-fpga fading-channel simulator,\" IEEE Trans. Circuits and Systems II: Express Briefs, vol. 55, no. 1, pp. 84-88, Jan. 2008.","title":"A compact single-fpga fading-channel simulator","context":[{"sec":"sec1","text":" Hardware and software implementations of frequency-flat fading channels have been well studied and reported by, for example, [1], [2], [3], [4] and reference herein.","part":"1"}],"links":{"documentLink":"/document/4385534","pdfSize":"733KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Chengshan Xiao, J.X.Wu, S-Y. Leong, Y.R. Zheng, and K. B. Letaief, \"A discret-time model for triply selective mimo rayleigh fading channels,\" IEEE Trans. Wireless Commun, vol. 3, no. 5, pp. 1678-1688, Sep 2004.","title":"A discret-time model for triply selective mimo rayleigh fading channels","context":[{"sec":"sec1","text":" Software implementation of frequency-selective fading channels has also been well investigated [5], [6], [7].","part":"1"},{"sec":"sec2","text":" However, the multipath delays \\$\\tau_{i}\\$ are often fractions of the symbol interval, as shown in Fig. ?? Sampling the fractional delays at \\$T_{sym}\\$ (or at \\$T_{s}=T_{sym}/U\\$ where typically the upsampling rate \\$U \\in[1,10].)\\$ results in correlated inter-symbol delay taps [6], [5]\n note that \\$R_{gg}(\\xi)=E[g(\\tau)g^{\\dagger}(\\tau+\\xi)]\\$ is the autocorrelation of the bandpass filter \\$g(\\tau)\\$.","part":"1"},{"sec":"sec2","text":"Several methods have been proposed to incorporate the inter-tap correlation in frequency-selective channel modeling including the spectrum factorization method [7] and the correlation matrix factorization method [5], [6].","part":"1"},{"sec":"sec2","text":" The tradeoff is that it requires \\$I\\$ independent flat fading waveforms rather than \\$L=2L_{g}+ 1+\\lceil \\tau_{\\max}/T_{s}\\rceil\\$ required in the correlation matrix factorization method [5].","part":"1"}],"links":{"documentLink":"/document/1343903","pdfSize":"654KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K.-W. Yip and T.-S. Ng, \"Efficient simulation of digital transmission over wssus channels,\" IEEE Trans. Commun, vol. 43, no. 12, pp. 2907-2913, Dec 1995.","title":"Efficient simulation of digital transmission over wssus channels","context":[{"sec":"sec1","text":" Software implementation of frequency-selective fading channels has also been well investigated [5], [6], [7].","part":"1"},{"sec":"sec2","text":" However, the multipath delays \\$\\tau_{i}\\$ are often fractions of the symbol interval, as shown in Fig. ?? Sampling the fractional delays at \\$T_{sym}\\$ (or at \\$T_{s}=T_{sym}/U\\$ where typically the upsampling rate \\$U \\in[1,10].)\\$ results in correlated inter-symbol delay taps [6], [5]\n note that \\$R_{gg}(\\xi)=E[g(\\tau)g^{\\dagger}(\\tau+\\xi)]\\$ is the autocorrelation of the bandpass filter \\$g(\\tau)\\$.","part":"1"},{"sec":"sec2","text":"Several methods have been proposed to incorporate the inter-tap correlation in frequency-selective channel modeling including the spectrum factorization method [7] and the correlation matrix factorization method [5], [6].","part":"1"}],"links":{"documentLink":"/document/477492","pdfSize":"736KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"A. Abdi, \"Stochastic modeling and simulation of multiple-input multiple-output channels: A unified approach,\" Monterey, CA, 2004, Proc. IEEE Intl. Symp. Antennas Propagat., pp. 3673-3676.","context":[{"sec":"sec1","text":" Software implementation of frequency-selective fading channels has also been well investigated [5], [6], [7].","part":"1"},{"sec":"sec2","text":"Several methods have been proposed to incorporate the inter-tap correlation in frequency-selective channel modeling including the spectrum factorization method [7] and the correlation matrix factorization method [5], [6].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Kahrs and C. Zimmer, \"Digital signal processing in a real-time propagation simulator,\" IEEE Trans. Instrumentation and Measurement, vol. 55, no. 1, pp. 197-205, Feb. 2006.","title":"Digital signal processing in a real-time propagation simulator","context":[{"sec":"sec1","text":" However, hardware simulation of frequency-selective fading channels still presents some challenge in computational complexity and simulation accuracy[8], [9].","part":"1"}],"links":{"documentLink":"/document/1583881","pdfSize":"202KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"M.A. Wickert and J. Papenfuss, \"Implementation of a real-time frequency-selective rf channel simulator using a hybrid dsp-fpga architecture,\" IEEE Trans. Microwave Theory and Techniques, vol. 49, no. 8, pp. 1390-1397, Aug 2001.","title":"Implementation of a real-time frequency-selective rf channel simulator using a hybrid dsp-fpga architecture","context":[{"sec":"sec1","text":" However, hardware simulation of frequency-selective fading channels still presents some challenge in computational complexity and simulation accuracy[8], [9].","part":"1"}],"links":{"documentLink":"/document/939918","pdfSize":"162KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"T.I. Laakso, V. Valimaki, M. Karjalainen, and U.K Laine, \"Splitting the unit delay [fir/all pass filters design],\" IEEE Signal Processing Magazine, vol. 13, no. 1, pp. 30-60, Jan. 1996.","title":"Splitting the unit delay [fir/all pass filters design]","context":[{"sec":"sec1","text":" The proposed method employs the weight-delay-sum filtering method [10] to implement the fractional delays of the multipie WSSUS rays.","part":"1"},{"sec":"sec2","text":" Therefore, we propose a simple weight-delay-sum filtering method [10] to implement the fractional delays, where \\$l_{i}=\\lfloor \\tau_{i}/T_{s} \\rfloor\\$, and \\$E_{l,i}=g(lT_{s}-\\tau_{i})\\$ are \\$T_{s}\\$-spaced samples of the delayed bandpass filter, as shown in Fig. 2, where the raised cosine pulse is truncated to \\${\\pm} L_{g}T_{s}\\$ with \\$L_{g}=3\\$.","part":"1"}],"links":{"documentLink":"/document/482137","pdfSize":"4483KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5118116","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A low-complexity hardware implementation of discrete-time frequency-selective Rayleigh fading channels","publisher":"IEEE","htmlAbstractLink":"/document/5118116/","displayDocTitle":"A low-complexity hardware implementation of discrete-time frequency-selective Rayleigh fading channels","isConference":true,"htmlLink":"/document/5118116/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118116","openAccessFlag":"F","title":"A low-complexity hardware implementation of discrete-time frequency-selective Rayleigh fading channels","contentTypeDisplay":"Conferences","mlTime":"PT0.171918S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118127,"references":[{"order":"1","text":"M. D. Ercegovac, and T. Lang, \"Digital Arithmetic,\" San Francisco, Morgan Kaufmann, 2004.","title":"Digital Arithmetic","context":[{"sec":"sec1","text":"The piecewise polynomial interpolation methods [1]\u2013[3] are used widely for implementing floating-point SFUs.","part":"1"},{"sec":"sec2a","text":" The input range is divided into \\$N\\$ regions and the results in each region are approximated by interpolation of the polynomial equation in table-driven method using LUT [1] [3].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"J. Muller, \"\"Partially rounded\" small-order approximations for accurate, hardware-oriented, table-based methods,\" in Proc. IEEE Int. Symp. Computer Arithmetic, Jun. 2003, pp. 114-121.","title":"Partially rounded small-order approximations for accurate, hardware-oriented, table-based methods","context":[{"sec":"sec1","text":"The piecewise polynomial interpolation methods [1]\u2013[2][3] are used widely for implementing floating-point SFUs.","part":"1"}],"links":{"documentLink":"/document/1207668","pdfSize":"266KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"D. Kim et al., \"An SoC with 1.3 Gtexels/s 3-D graphics full pipeline engine for consumer applications,\" IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 71-84, Jan. 2006.","title":"An SoC with 1.3 Gtexels/s 3-D graphics full pipeline engine for consumer applications","context":[{"sec":"sec1","text":"The piecewise polynomial interpolation methods [1]\u2013[3] are used widely for implementing floating-point SFUs.","part":"1"},{"sec":"sec1","text":" Normally, one SFU including one Look-Up Table (LUT) is implemented for four PEs because the PEs of GPU are optimized for 4-component vector operations while the SFU manipulates the scalar operations [3] [5].","part":"1"},{"sec":"sec2a","text":" The input range is divided into \\$N\\$ regions and the results in each region are approximated by interpolation of the polynomial equation in table-driven method using LUT [1] [3].","part":"1"}],"links":{"documentLink":"/document/1564347","pdfSize":"1591KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"D. Caro, N. Petra, and A.G.M. Strollo, \"A High Performance Floating-Point Special Function Unit Using Constrained Piecewise Quadratic Approximation,\" in Proc. IEEE Int. Symp. Circuits and Systems, May 2008, pp. 472-475.","context":[{"sec":"sec1","text":" The efforts of making the table smaller are continued since the size of look-up table occupies large portion of an SFU; up to 40% of the total area of an SFU according to the implementation methods [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"E. Lindholm, J. Nickolls, S. Oberman, and J. Montrym, \"NVIDIA Tesla: A Unified Graphics and Computing Architecture,\" IEEE Micro, vol. 28, pp. 39-55, Mar. 2008.","title":"NVIDIA Tesla: A Unified Graphics and Computing Architecture","context":[{"sec":"sec1","text":"The recent trend in GPUs is having as many Processing Elements (PEs) as possible for processing the massive data in parallel [5].","part":"1"},{"sec":"sec1","text":" Normally, one SFU including one Look-Up Table (LUT) is implemented for four PEs because the PEs of GPU are optimized for 4-component vector operations while the SFU manipulates the scalar operations [3] [5].","part":"1"}],"links":{"documentLink":"/document/4523358","pdfSize":"1201KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"V. Moya, C. Gonzalez, J. Roca, A. Fernandez, and R. Espasa, \"Shader Performance Analysis on a Modern GPU Architecture,\" in Proc. IEEE/ACM Int. Symp. Microarchitecture, Nov. 2005, pp. 355-364. (http://attila.ac.upc.edu)","title":"Shader Performance Analysis on a Modern GPU Architecture","context":[{"sec":"sec4","text":" The input stimulus is extracted from the game trace file in the webpage for ATTILA project [6].","part":"1"},{"sec":"sec4","text":" ATTILA is the simulation environment which can simulate GPU architecture using OpenGL traces for exploring and developing micro-architectures of GPUs [6].","part":"1"}],"links":{"documentLink":"/document/1540973","pdfSize":"380KB"},"refType":"biblio","id":"ref6"}],"articleNumber":"5118127","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Bank-partition and multi-fetch scheme for floating-point special function units in multi-core systems","publisher":"IEEE","htmlAbstractLink":"/document/5118127/","displayDocTitle":"Bank-partition and multi-fetch scheme for floating-point special function units in multi-core systems","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118127/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118127","openAccessFlag":"F","title":"Bank-partition and multi-fetch scheme for floating-point special function units in multi-core systems","contentTypeDisplay":"Conferences","mlTime":"PT0.081025S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118130,"references":[{"order":"1","text":"P. Tougaw and C. Lent, \"Logical devices implemented using quantum cellular automata,\" J. Appl. Phys., vol. 75, no. 3, pp. 1818-1825, Nov. 1994.","title":"Logical devices implemented using quantum cellular automata","context":[{"sec":"sec1","text":"Quantum dot cellular automata (QCA) is one of the emerging nanotechnologies that has extremely small feature size, higher clock frequency and consumes ultra low power [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.356375"},"refType":"biblio","id":"ref1"},{"order":"2","text":"X. Ma, J. Huang, C. Metra and F. Lombardi., \"Reversible gates and testability of one dimensional arrays of molecular QCA,\" J. Elect. Testing, vol. 24, no. 1-3, pp. 1244-1245, jan 2008.","title":"Reversible gates and testability of one dimensional arrays of molecular QCA","context":[{"sec":"sec1","text":" Due to significant error rates in nano-scale manufacturing, nanotechnologies including QCA require extremely low device error rate [2].","part":"1"},{"sec":"sec1","text":"In literature, the testing properties of reversible logic are utilized on a one-dimensional array of molecular QCA [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s10836-007-5042-2"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Momenzadeh, M. Ottavi, F. Lombardi, \"Modeling QCA defects at molecular level in combinational circuits,\" in Proc. DFT in VLSI Systems, Monterey, CA, USA, Oct. 2005, pp. 208-216.","title":"Modeling QCA defects at molecular level in combinational circuits","context":[{"sec":"sec1","text":" However, defects are more likely to take place during the deposition phase [3].","part":"1"},{"sec":"sec3","text":" In this work, our analysis is also based on single missing/additional QCA cell defect [3].","part":"1"}],"links":{"documentLink":"/document/1544519","pdfSize":"348KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"R.K. Kummamuru, A.O. Orlov, R. Ramasubramaniam , C.S. Lent, G.H. Bernstein, and G.L. Snider , \"Operation of a quantum-dot cellular automata (QCA),shift registers and analysis of errors,\" IEEE Trans. Electron Devices, vol. 9, no. 50, pp. 1906-1913, Sept. 2003.","title":"Operation of a quantum-dot cellular automata (QCA),shift registers and analysis of errors","context":[{"sec":"sec1","text":" QCA devices are also prone to transient faults as the energy difference between the ground and the excited state is small [4].","part":"1"}],"links":{"documentLink":"/document/1224492","pdfSize":"741KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"T. Lantz and E. Peskin, \"A QCA implementation of a configurable logic block for an FPGA,\" in Proc. ReConFig 2006, San Luis Potosi, Mexico, Sept. 2006, pp. 1-10.","title":"A QCA implementation of a configurable logic block for an FPGA","context":[{"sec":"sec1","text":" The existing works on QCA-based FPGA are concentrated either on programmable interconnects or on programmable logic [5], [6].","part":"1"}],"links":{"documentLink":"/document/4099983","pdfSize":"2423KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. T. Niemier and P. M. Kogge, \"The \"4-diamond circuit\"- a minimally complex nano-scale computational building block in QCA,\" in Proc. ISVLSI'04, Lafayette, LA, USA, Feb. 2004, pp. 3-10.","title":"The \"4-diamond circuit\"- a minimally complex nano-scale computational building block in QCA","context":[{"sec":"sec1","text":" The existing works on QCA-based FPGA are concentrated either on programmable interconnects or on programmable logic [5], [6].","part":"1"}],"links":{"documentLink":"/document/1339501","pdfSize":"4739KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"E. Fredkin and T. Toffoli, \"Conservative logic,\" International J. Theor. Physics, vol. 21, pp. 219-253, 1982.","title":"Conservative logic","context":[{"sec":"sec1","text":" In conservative reversible logic, there would be equal number of 1s in the outputs as there would be on the inputs, in addition to one-to-one mapping between input and output vectors [7].","part":"1"},{"sec":"sec2","text":"The designs presented in this work are based on the conservative reversible (3 inputs: 3 outputs) Fredkin Gate shown in Fig. 1 [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF01857727"},"refType":"biblio","id":"ref7"},{"order":"8","text":"H. Thapliyal and N. Ranganathan, \"Conservative QCA gate (CQCA) for designing concurrently testable molecular QCA circuits,\" in Proc. VLSI Design 2009, New Delhi, India, Jan. 2009, pp. 511-516.","title":"Conservative QCA gate (CQCA) for designing concurrently testable molecular QCA circuits","context":[{"sec":"sec1","text":" Conservative reversible logic is different from conservative logic as conservative logic may be reversible or may not be reversible in nature, but conservative reversible logic will always be reversible [8].","part":"1"}],"links":{"documentLink":"/document/4749723","pdfSize":"463KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"R. Landauer, \"Irreversibility and heat generation in the computational process,\" IBM J. Research and Development, vol. 5, pp. 183-191, Dec. 1961.","title":"Irreversibility and heat generation in the computational process","context":[{"sec":"sec1","text":" Reversible circuits are dissipation less circuits working even beyond the thermodynamic limit of kTln2 energy dissipation, where k is Boltzmann's constant and T the absolute temperature at which computation is performed [9], [10].","part":"1"}],"links":{"documentLink":"/document/5392446","pdfSize":"953KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"C.H. Bennett, \"Logical reversibility of computation,\" IBM J. Research and Development, vol. 17, pp. 525-532, Nov. 1973.","title":"Logical reversibility of computation","context":[{"sec":"sec1","text":" Reversible circuits are dissipation less circuits working even beyond the thermodynamic limit of kTln2 energy dissipation, where k is Boltzmann's constant and T the absolute temperature at which computation is performed [9], [10].","part":"1"}],"links":{"documentLink":"/document/5391327","pdfSize":"496KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"QCADesigner. [Online]. Available: http://www.qcadesigner.ca/","title":"QCADesigner","context":[{"sec":"sec1","text":" QCA layouts and the verification of the proposed work using the QCADesigner [11] and HDLQ [12] tools are presented.","part":"1"},{"sec":"sec2","text":" A simple and elegant tutorial on QCA can be found in [11].","part":"1"},{"sec":"sec5","text":"QCADesigner ver. 2.0.3 [11] and HDLQ [12] are used for simulation and verifying the designs.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"M. Ottavi, L. Schiano, and F. Lombardi., \"HDLQ: a HDL environment for QCA design,\" ACM J. Emerging Tech., vol. 2, no. 4, pp. 243-261, Oct. 2006.","title":"HDLQ: A HDL environment for QCA design","context":[{"sec":"sec1","text":" QCA layouts and the verification of the proposed work using the QCADesigner [11] and HDLQ [12] tools are presented.","part":"1"},{"sec":"sec3","text":" The exhaustive testing of the Fredkin gate QCA layout shown in our paper in [13](please refer fig. 9 in [13], is done with the presence of all possible single missing/additional cell defects in MV, INV, fan-out, Crosswire and L-shape wire [12].","part":"1"},{"sec":"sec3","text":" The fault pattern study is done by modeling QCA layout using HDLQ [12], a design tool which provides the Verilog HDL library of QCA devices, i.e., MV, INV, fan-out, Crosswire, L shape wire with fault injection capability.","part":"1"},{"sec":"sec5","text":"QCADesigner ver. 2.0.3 [11] and HDLQ [12] are used for simulation and verifying the designs.","part":"1"}],"links":{},"refType":"biblio","id":"ref12"},{"order":"13","text":"H. Thapliyal and N. Ranganathan, \"Testable reversible latches for molecular QCA,\" in Proc. IEEE NANO 2008, Arlington,TX, Aug. 2008, pp. 699-702.","title":"Testable reversible latches for molecular QCA","context":[{"sec":"sec2","text":" Please refer fig. 9 of our paper in [13] for Fredkin gate QCA layout.","part":"1"},{"sec":"sec3","text":" The exhaustive testing of the Fredkin gate QCA layout shown in our paper in [13](please refer fig. 9 in [13], is done with the presence of all possible single missing/additional cell defects in MV, INV, fan-out, Crosswire and L-shape wire [12].","part":"1"},{"sec":"sec4b","text":" The characteristic equation of the D latch can be written as \\$Q^{+}\\ = D \\cdot E+\\bar{E} \\cdot Q\\$ [13].","part":"1"},{"sec":"sec5","text":" In the bistable approximation using QCA designer tool, we used the parameters mentioned in [13].","part":"1"}],"links":{"documentLink":"/document/4617193","pdfSize":"826KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"E. Ahmed and J.Rose., \"The effect of lut and cluster size on deep-submicron fpga performance and density,\" IEEE Trans. VLSI, vol. 12, no. 3, pp. 288-298, Mar. 2004.","title":"The effect of lut and cluster size on deep-submicron fpga performance and density","context":[{"sec":"sec4e","text":" In the existing literature, the cluster based CLB architecture is well implemented in conventional technologies like CMOS [14].","part":"1"},{"sec":"sec5","text":" We synthesized MCNC benchmark functions in the proposed FPGA having 4 inputs LUT(4-LUT) based BLEs using CAD flow mentioned in [14].","part":"1"}],"links":{"documentLink":"/document/1281800","pdfSize":"554KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"S. Srivastava, S.Sarkar and S. Bhanja, \"Fast estimation of power dissipation in QCA circuits,\" IEEE Trans.on Nano., Accepted for Publication.","title":"Fast estimation of power dissipation in QCA circuits","context":[{"sec":"sec5","text":" Recently in [15], an upper bound is provided for the power dissipation in QCA circuits.","part":"1"},{"sec":"sec5","text":" In [15], it is shown that over different inputs combinations, the maximum power dissipation in QCA majority gate is approximately 71.99 meV.","part":"1"}],"refType":"biblio","id":"ref15"}],"articleNumber":"5118130","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Concurrently testable FPGA design for molecular QCA using conservative reversible logic gate","publisher":"IEEE","displayDocTitle":"Concurrently testable FPGA design for molecular QCA using conservative reversible logic gate","htmlAbstractLink":"/document/5118130/","htmlLink":"/document/5118130/","isStaticHtml":true,"isConference":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118130","openAccessFlag":"F","title":"Concurrently testable FPGA design for molecular QCA using conservative reversible logic gate","contentTypeDisplay":"Conferences","mlTime":"PT0.319073S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118136,"references":[{"order":"1","text":"C. A. Belfiore and J. John H. Park, \"Decision feedback equalizer,\" IEEE Trans. Commun. Technol., vol. 67, no. 8, pp. 1143-1156, Aug. 1979.","title":"Decision feedback equalizer","context":[{"sec":"sec1","text":" Comparing with linear equalizer (LE), decision feedback equalizer (DFE) is widely used because it can provide better performance and need less hardware area [1].","part":"1"}],"links":{"documentLink":"/document/1455678","pdfSize":"1299KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Renfors and Y. Neuvo, \"The maximum sampling rate of digital filters under hardware speed constraints,\" IEEE Trans. Circuits Syst. II, vol. 28, pp. 196-202, Mar. 1981.","title":"The maximum sampling rate of digital filters under hardware speed constraints","context":[{"sec":"sec1","text":" Such loop causes the loop bound issue, thus the throughput rate is limited [2].","part":"1"}],"links":{"documentLink":"/document/1084972","pdfSize":"913KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Kasturia and J. M. Cioffi, \"Vector coding with decision feedback equalization for partial response channels,\" IEEE Proceedings of GLOBECOM, pp. 853-857, Nov. 1988.","title":"Vector coding with decision feedback equalization for partial response channels","context":[{"sec":"sec1","text":" To achieve the requirement for high speed DFE, one way is to use parallel DFE [3]\u2013[6].","part":"1"}],"links":{"documentLink":"/document/25959","pdfSize":"343KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Gatherer and T. H.-Y. Meng, \"High sampling rate adaptive decision feedback equalizers,\" IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), vol. 2, pp. 909-912, Apr. 1990.","title":"High sampling rate adaptive decision feedback equalizers","context":[{"sec":"sec1","text":" To achieve the requirement for high speed DFE, one way is to use parallel DFE [3]\u2013[4][6].","part":"1"}],"links":{"documentLink":"/document/115995","pdfSize":"392KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Gatherer and T. H.-Y. Meng, \"A robust adaptive parallel DFE using extended LMS,\" IEEE Trans. Signal Processing, vol. 41, no. 2, pp. 1000-1005, Feb. 1993.","title":"A robust adaptive parallel DFE using extended LMS","context":[{"sec":"sec1","text":" To achieve the requirement for high speed DFE, one way is to use parallel DFE [3]\u2013[5][6].","part":"1"}],"links":{"documentLink":"/document/193245","pdfSize":"631KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K. J. Raghunath and K. K. Parhi, \"Parallel adaptive decision feedback equalizers,\" IEEE Trans. Signal Processing, vol. 41, no. 5, pp. 1956-1961, May 1993.","title":"Parallel adaptive decision feedback equalizers","context":[{"sec":"sec1","text":" To achieve the requirement for high speed DFE, one way is to use parallel DFE [3]\u2013[6].","part":"1"}],"links":{"documentLink":"/document/215315","pdfSize":"567KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"C.-H. Lin, A.-Y. Wu, and F.-M. Li, \"High-performance VLSI architecture of decision feedback equalizer for gigabit systems,\" IEEE Trans. Circuits Syst. II, vol. 53, pp. 911-915, Sep. 2006.","title":"High-performance VLSI architecture of decision feedback equalizer for gigabit systems","context":[{"sec":"sec1","text":"The MI-FBF can be speeded up by using multiplexer (see [7] and [8]).","part":"1"}],"links":{"documentLink":"/document/1705065","pdfSize":"446KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"C.-S. Lin, Y.-C. Lin, S.-J. Jou, and M.-T. Shiou, \"Concurrent digital adaptive decision feedback equalizer for 10GBase-LX4 ethernet system,\" IEEE Custom Integrated Circuit Conference (CICC), pp. 289-292, Sep. 2007.","title":"Concurrent digital adaptive decision feedback equalizer for 10GBase-LX4 ethernet system","context":[{"sec":"sec1","text":"The MI-FBF can be speeded up by using multiplexer (see [7] and [8]).","part":"1"},{"sec":"sec2","text":" The channel of a high speed wireline system usually seems to be time-invariant relative to the data rate (see [8] and [12]).","part":"1"}],"links":{"documentLink":"/document/4405735","pdfSize":"461KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"K. K. Parhi, \"Pipeling of parallel multiplexer loops and decsion feedback equalizers,\" IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), vol. 5, pp. 17-21, May 2004.","title":"Pipeling of parallel multiplexer loops and decsion feedback equalizers","context":[{"sec":"sec1","text":" Since the control signal of these multiplexer circuit is one-bit logic in 2-PAM system, [9], [10] and [11] do lookahead to these one-bit control signals by applying logic function reduction.","part":"1"}],"links":{"documentLink":"/document/1327037","pdfSize":"297KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"K. K. Parhi, \"Design of multigigabit multiplexer-loop-based decision feedback equalizers,\" IEEE Trans. VLSI Syst., vol. 13, no. 4, pp. 489-493, Apr. 2005.","title":"Design of multigigabit multiplexer-loop-based decision feedback equalizers","context":[{"sec":"sec1","text":" Since the control signal of these multiplexer circuit is one-bit logic in 2-PAM system, [9], [10] and [11] do lookahead to these one-bit control signals by applying logic function reduction.","part":"1"}],"links":{"documentLink":"/document/1411845","pdfSize":"274KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"D. Oh and K. K. Parhi, \"Low complexity design of high speed parallel decision feedback equalizers,\" IEEE Conference on Application-Specific Systems, Architectures and Processors (ASAP), pp. 118-124, Sep. 2006.","title":"Low complexity design of high speed parallel decision feedback equalizers","context":[{"sec":"sec1","text":" Since the control signal of these multiplexer circuit is one-bit logic in 2-PAM system, [9], [10] and [11] do lookahead to these one-bit control signals by applying logic function reduction.","part":"1"},{"sec":"sec4","text":"The multiplexer-based lookahead computation [11] is to push most work in the FBF loop to the front of the slicer.","part":"1"}],"links":{"documentLink":"/document/4019502","pdfSize":"155KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"J. F. Bulzacchelli et al., \"A 10-Gb/s 5-tap DFE/4-tap FFE transceiver in 90-nm CMOS technology,\" IEEE J. Solid-State Circuits, vol. 41, pp. 2885-2900, Dec. 2006.","title":"A 10-Gb/s 5-tap DFE/4-tap FFE transceiver in 90-nm CMOS technology","context":[{"sec":"sec2","text":" The channel of a high speed wireline system usually seems to be time-invariant relative to the data rate (see [8] and [12]).","part":"1"}],"links":{"documentLink":"/document/4014602","pdfSize":"4525KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"IEEE Std. 802.3ae-2002.","context":[{"sec":"sec3","text":"The proposed CLA-DFE is used to design a 10GBAS-S [13] system by using multi-mode fiber (MMF) which has bandwidth less than single mode fiber (SMF).","part":"1"},{"sec":"sec3","text":" Thus, we choose 40 for parallelization factor to meet the 10GBASE-S requirement [13].","part":"1"}],"refType":"biblio","id":"ref13"}],"articleNumber":"5118136","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"10Gbps decision feedback equalizer with dynamic lookahead decision loop","publisher":"IEEE","displayDocTitle":"10Gbps decision feedback equalizer with dynamic lookahead decision loop","htmlAbstractLink":"/document/5118136/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5118136/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118136","openAccessFlag":"F","title":"10Gbps decision feedback equalizer with dynamic lookahead decision loop","contentTypeDisplay":"Conferences","mlTime":"PT0.35923S","lastupdate":"2021-08-14","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118139,"references":[{"order":"1","text":"Z. Nosal, \"Integrated Circuits for High Speed Optoelectronics,\" International Conference on Microwaves, Radar and Wireless Communications, vol. 2, pp.445-455, 2004.","title":"Integrated Circuits for High Speed Optoelectronics","context":[{"sec":"sec1","text":"New materials such as graphene or Ge/III-V are under study now, but the requirement of low cost limits the time-to-market of future products [1].","part":"1"}],"links":{"documentLink":"/document/1357063","pdfSize":"615KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J. Pekarik, D. Greenberg, B. Jagannathan, R. Groves, J. R. Jones, R. Singh, A. Chinthakindi, X. Wang, M. Breitwisch, D. Coolbaugh, P. Cottrell, J. Florkey, G. Freeman, R. Krishnasamy, \"RFCMOS Technology from 0.25\u03bcm to 65nm: The State of the Art,\" Proc. IEEE Custom Integrated Circuits Conference, pp. 217-224, 2004.","title":"RFCMOS Technology from 0.25\u03bcm to 65nm: The State of the Art","context":[{"sec":"sec1","text":" On the other side, the continuous downscale in CMOS technologies reduces parasitic capacitances, area and power consumption improving the circuit performance considerably [2].","part":"1"}],"links":{"documentLink":"/document/1358782","pdfSize":"844KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. M. Garc\u00eda del Pozo, S. Celma, M. T. Sanz, J. P. Alegre, \"3.125 Gb/s Temperature Compensated CMOS Optical Preamplifier with Automatic Gain Control,\" IEEE European Conference on Circuit Theory and Design, pp. 5-7, 2007.","title":"3.125 Gb/s Temperature Compensated CMOS Optical Preamplifier with Automatic Gain Control","context":[{"sec":"sec1","text":" This reduces the technological requirements, minimizing cost and complexity in the design of the processing circuit [3].","part":"1"}],"links":{"documentLink":"/document/4529522","pdfSize":"239KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. M. Garcia del Pozo, M. T. Sanz, S. Celma, A. Ot\u00edn, J. P. Alegre, \"10GBase-LX4 Optical Fiber Receiver in a 0.18\u03bc m Digital CMOS Process,\" IEEE International Symposium on Circuits and Systems, pp. 2330-2333, 2008.","title":"10GBase-LX4 Optical Fiber Receiver in a 0.18\u03bc m Digital CMOS Process","context":[{"sec":"sec2a","text":" Usually, these amplifiers present the same gain-bandwidth product (GBW) with displaced dominant-pole behaviour [4].","part":"1"},{"sec":"sec2b","text":" For a 10GBase-LX4 limiting amplifier, the value is between 100 and 400 kHz [4].","part":"1"},{"sec":"sec3b","text":"As the goal of the work is to fabricate a fully integrated receiver, the resistor is implemented with a PMOS transistor operating in triode region, \\$M_{P, net}\\$ and the capacitor is implemented with an NMOS transistor operating in strong inversion, \\$M_{N, net}\\$ [4], [7].","part":"1"}],"links":{"documentLink":"/document/4541921","pdfSize":"243KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"P. Muller, Y. Leblebici, \"Limiting Amplifiers for Next-Generation Multi-channel Optical I/O Interfaces in SoCs,\" Proc. IEEE International SOC Conference, pp. 193-196, 2005.","title":"Limiting Amplifiers for Next-Generation Multi-channel Optical I/O Interfaces in SoCs","context":[{"sec":"sec2a","text":" The main drawback for this option is an excess of capacitive load at the input node [5].","part":"1"},{"sec":"sec2a","text":"Other possibility consists of the use of inductive elements which also is analyzed in [5].","part":"1"}],"links":{"documentLink":"/document/1554493","pdfSize":"3720KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"H. Huang, J. Chien, L. Lu, \"A 10Gb/s Inductorless CMOS Limiting Amplifier with Third-Order Interleaving Active Feedback\", IEEE Journal of Solid-State Circuits, vol. 42, no. 5, pp.1111-1120, 2007.","title":"A 10Gb/s Inductorless CMOS Limiting Amplifier with Third-Order Interleaving Active Feedback","context":[{"sec":"sec2a","text":"The interleaving active feedback topologies also are widely adopted [6].","part":"1"}],"links":{"documentLink":"/document/4160073","pdfSize":"1545KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"C. Wu, C. Liu, S. Liu, \"A 2GHz CMOS Variable-Gain Amplifier with 50dB Linear-in-Magnitude Controlled Gain Range for 10GBase-LX4 Ethernet\", IEEE International Solid-State Circuits Conference, vol. 1, pp.484-541, 2004.","title":"A 2GHz CMOS Variable-Gain Amplifier with 50dB Linear-in-Magnitude Controlled Gain Range for 10GBase-LX4 Ethernet","context":[{"sec":"sec2b","text":" Among all possible options, the best trade-off between area, efficiency and complexity consists of an easy RC network acting like low-pass filter for obtaining the output offset value [7].","part":"1"},{"sec":"sec3b","text":"As the goal of the work is to fabricate a fully integrated receiver, the resistor is implemented with a PMOS transistor operating in triode region, \\$M_{P, net}\\$ and the capacitor is implemented with an NMOS transistor operating in strong inversion, \\$M_{N, net}\\$ [4], [7].","part":"1"}],"links":{"documentLink":"/document/1332805","pdfSize":"690KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"E. S\u00e4ckinger and W. C. Fischer, \"A 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receivers\" IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1884-1888, 2000.","title":"A 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receivers","context":[],"links":{"documentLink":"/document/890301","pdfSize":"137KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"I. Wang, W. Chen, S. Liu, \"10GBase-LX CMOS Automatic Gain Control Amplifier Design,\" Asian Solid-State Circuits Conference, pp. 505-508, 2005.","title":"10GBase-LX CMOS Automatic Gain Control Amplifier Design","context":[],"links":{"documentLink":"/document/4017642","pdfSize":"703KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"R. Tao, M. Berroth, \"10 Gb/s CMOS limiting amplifier for optical links\", Proc. European Solid-State Circuits Conference, pp. 285-287, 2003.","context":[],"refType":"biblio","id":"ref10"}],"articleNumber":"5118139","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"10GBase-LX4 limiting amplifier in 0.18 \u00b5m CMOS digital process with tunable shunt-peaking","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"10GBase-LX4 limiting amplifier in 0.18 \u00b5m CMOS digital process with tunable shunt-peaking","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5118139/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5118139/","articleId":"5118139","openAccessFlag":"F","title":"10GBase-LX4 limiting amplifier in 0.18 \u00b5m CMOS digital process with tunable shunt-peaking","contentTypeDisplay":"Conferences","mlTime":"PT0.126474S","lastupdate":"2021-12-16","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118147,"references":[{"order":"1","text":"J. Vlach and A. Opal, \"Modern CAD methods for analysis of switched networks,\" IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 44, no. 8, pp. 759-762, Aug. 1997.","title":"Modern CAD methods for analysis of switched networks","context":[{"sec":"sec1","text":"Several approaches have been used to analyze nonlinear switched circuits (see [1] and [2] and references therein).","part":"1"}],"links":{"documentLink":"/document/611273","pdfSize":"68KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"F. Yuan and A. Opal, \"Computer methods for switched circuits,\" IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 8, pp. 1013-1024, Aug. 2003.","title":"Computer methods for switched circuits","context":[{"sec":"sec1","text":"Several approaches have been used to analyze nonlinear switched circuits (see [1] and [2] and references therein).","part":"1"},{"sec":"sec1","text":"It has been assumed that the application of HB methods to periodically switched nonlinear circuits is computationally expensive, due to the large number of frequency components caused by both nonlinearities and switching [2].","part":"1"}],"links":{"documentLink":"/document/1219560","pdfSize":"592KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"A. Opal and J. Vlach, \"Consistent initial conditions of nonlinear networks with switches,\" IEEE Trans. Circuits Syst., vol. 38, no. 7, pp. 698-710, July 1991.","title":"Consistent initial conditions of nonlinear networks with switches","context":[{"sec":"sec1","text":" The advantages of using ideal switches in circuit simulation are reported in [3].","part":"1"}],"links":{"documentLink":"/document/135742","pdfSize":"1010KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"C. Camacho-Pe\u00f1alosa, \"Numerical steady-state analysis of nonlinear microwave circuits with periodic excitation,\" IEEE Trans. Microw.Theory Tech., vol. 31, no. 9, pp. 724-730, Sep. 1983.","title":"Numerical steady-state analysis of nonlinear microwave circuits with periodic excitation","context":[{"sec":"sec1","text":" Harmonic balance (HB) methods use a linear combination of sinusoids to describe the steady state solution in the frequency domain while, for convenience, nonlinearities are usually evaluated in the time domain [4]\u2013[6].","part":"1"},{"sec":"sec1","text":" On this basis, we used the HB method as described in [4] to analyze the class-E amplifier, considering the switching function that controls the switch as an input.","part":"1"},{"sec":"sec2","text":"To analyze the class-E amplifier depicted in Fig. 1 we have used the piecewise HB method described in [4].","part":"1"}],"links":{"documentLink":"/document/1131581","pdfSize":"553KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"K. Kundert, J. K. White, and A. Sangiovanni-Vincentelli, Steady-State Methods for Simulating Analog and Microwave Circuits. Norwell, MA: Kluwer, 1990.","title":"Steady-State Methods for Simulating Analog and Microwave Circuits","context":[{"sec":"sec1","text":" Harmonic balance (HB) methods use a linear combination of sinusoids to describe the steady state solution in the frequency domain while, for convenience, nonlinearities are usually evaluated in the time domain [4]\u2013[5][6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-2081-5"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. A. Buonomo and A. Lo Schiavo, \"A constructive method for finding the periodic response of nonlinear circuits,\" IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 7, pp. 885-893, July 2003.","title":"A constructive method for finding the periodic response of nonlinear circuits","context":[{"sec":"sec1","text":" Harmonic balance (HB) methods use a linear combination of sinusoids to describe the steady state solution in the frequency domain while, for convenience, nonlinearities are usually evaluated in the time domain [4]\u2013[6].","part":"1"}],"links":{"documentLink":"/document/1211088","pdfSize":"567KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"F. Yuan and A. Opal, \"Distortion Analysis of periodically switched nonlinear circuits using time-varying Volterra series,\" IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 48, no. 6, pp. 726-738, June 2001.","title":"Distortion Analysis of periodically switched nonlinear circuits using time-varying Volterra series","context":[{"sec":"sec1","text":" Volterra series approaches avoid the cost of evaluation in the time domain [7].","part":"1"}],"links":{"documentLink":"/document/928155","pdfSize":"279KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"F. del-\u00c1guila-L\u00f3pez, P. Pal\u00e0-Sch\u00f6nw\u00e4lder, P. Molina-Gaud\u00f3 and A. Mediano-Heredia, \"A discrete-time technique for the steady-state analysis of nonlinear class-E amplifiers,\" IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 6, pp. 1358-1366, June 2006.","title":"A discrete-time technique for the steady-state analysis of nonlinear class-E amplifiers","context":[{"sec":"sec2","text":"The HB formulation of the circuit in Fig. 1 yields the following system of \\$N\\$ equations\n where the irnpedances \\$Z_{n}\\$ are given by\n and, in accordance with the notation in (3), \\${\\bf s}\\$ is the vector of samples of the switching function \\$s(t), EH_{n}\\$ is the product of the FC of the constant input \\$e(t)\\$ and a network function (which is zero except for \\$EH_{0}=v_{{\\rm DD}}\\$), \\$I_{Cs\\ n}\\$, are the FC of the current flowing through \\$C_{{\\rm s}}\\$ defined by [8]\n or, alternatively [8],\n and \\$I_{Rs\\ n}\\$ are the FC of the current flowing through \\$R_{s}\\$\n When defining \\${\\bf Z}\\$ as a diagonal matrix with its diagonal elements consisting of \\$Z_{n}\\$ ordered in coherence with (4), we can write (4) in a compact form as the system of equations\n which must be solved for \\$N\\$ unknowns in vector V.","part":"1"},{"sec":"sec4","text":"We have analyzed the circuit in Fig. 1 using the described technique for the parameters in [8]: \\$V_{DD}=42{\\rm V}, L_{q}=97\\ \\mu {\\rm H}, R_{q}=10\\Omega, R=24\\Omega, L=6.2 \\mu {\\rm H}, C=138{\\rm pF}\\$.","part":"1"},{"sec":"sec4","text":"With the same number of samples, the HB method described here (considering \\${\\bf s}_{1,{\\rm o}}\\$ with \\$k=1\\$) is much more accurate and converges more quickly than the time domain method described in [8].","part":"1"},{"sec":"sec4","text":" As an example, the computed relative mean square error (MSE) using this HB method is \\$1.61\\cdot 10^{-7}\\$ after 17 iterations (with \\$N=75\\$), while it is \\$2.96\\cdot 10^{-4}\\$ after 32 iterations, providing the Jacobian in [8] (with 100 equations and 82 samples) and \\$7.59\\cdot 10^{-3}\\$ in PSpice (with 100 samples).","part":"1"},{"sec":"sec4","text":" In this situation, the relative MSE using this HB method has increased to \\$9.68\\cdot 10^{-5}\\$, while [8] yields a relative MSE of \\$2.29\\cdot 10^{-4}\\$ (i.e., essentially unchanged).","part":"1"}],"links":{"documentLink":"/document/4232581","pdfSize":"585KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5118147","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"The nonlinear class-E amplifier: A case study of harmonic balance applied to switched circuits","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"The nonlinear class-E amplifier: A case study of harmonic balance applied to switched circuits","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5118147/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5118147/","articleId":"5118147","openAccessFlag":"F","title":"The nonlinear class-E amplifier: A case study of harmonic balance applied to switched circuits","contentTypeDisplay":"Conferences","mlTime":"PT0.108065S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118157,"references":[{"order":"1","text":"W. Maass, C.M. Bishop, \"Pulsed neural networks\", MIT Press Cambridge, MA, USA, 1999","title":"Pulsed neural networks","context":[{"sec":"sec1","text":" They better capture the brain's event-driven style of data processing and can also offer lower latencies when using spike based sensors as inputs [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Lichtsteiner, P., C. Posch and T. Delbruck, \"A 128x128 120dB 15us Latency Asynchronous Temporal Contrast Vision Sensor\", IEEE JSSC, 43(2) 566-576, 2008.","title":"A 128x128 120dB 15us Latency Asynchronous Temporal Contrast Vision Sensor","context":[{"sec":"sec1","text":" These include multi-neuron chips, spike-based silicon retina [2], cochlea [3], etc.","part":"1"},{"sec":"sec2","text":" In this 3-layer architecture (Figure.1a), a Dynamic Vision Sensor (DVS) [2] is used as the front end, a middle layer of leaky integrate and fire (LIF) neurons computes projective convolutions with predefined kernels [7], and an output winner-take-all (WTA) LIF neuron suppresses neuron activities in the convolution layer to isolate the tracked feature [8].","part":"1"},{"sec":"sec2","text":"The DVS [2] responds to movement in a scene (temporal contrast), and generates asynchronous AER events.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"V. Chan, S.-C. Liu, and A. van Schaik, \"AER EAR: A matched silicon cochlea pair with address event representation interface\", IEEE TCAS I: Special Issue on Smart Sensors, 54(1), pgs 48-59 , 2007.","context":[{"sec":"sec1","text":" These include multi-neuron chips, spike-based silicon retina [2], cochlea [3], etc.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"K. A. Boahen, \"Point-to-point connectivity between neuromorphic chips using address events\", IEEE TCAS II, 47, pp. 416-434, 2000.","title":"Point-to-point connectivity between neuromorphic chips using address events","context":[{"sec":"sec1","text":" These systems communicate through the Address-Event-Representation (AER) protocol [4].","part":"1"},{"sec":"sec4a","text":" However, the GPU kernel launch overhead is approximately 20us [4], representing about 70% of the total execution time on the GPU.","part":"1"}],"links":{"documentLink":"/document/842110","pdfSize":"876KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Serrano-Gotarredona, et al., \"CAVIAR: A 45k-Neuron, 5M-Synapse, 12G-connects/sec AER Hardware Sensory-Processing-Learning-Actuating System for High Speed Visual Object Recognition and Tracking\", IEEE TNN in press, 2008.","title":"CAVIAR: A 45k-Neuron, 5M-Synapse, 12G-connects/sec AER Hardware Sensory-Processing-Learning-Actuating System for High Speed Visual Object Recognition and Tracking","context":[{"sec":"sec1","text":" Available single or multi-chip AER systems are hard to scale beyond small network configurations [5] and to maintain or modify.","part":"1"},{"sec":"sec2","text":"For this initial work we implemented a simple architecture of the neuromorphic hardware system described in the CAVIAR project [5].","part":"1"},{"sec":"sec5","text":" The set of 4 dedicated convolution chips in [5] can process \\$64\\times 64\\$ kernels at a rate of 3 M events-per-second, about 4 times faster than what we achieve here, while burning only 1/1000 the power.","part":"1"}],"links":{"documentLink":"/document/5173584","pdfSize":"3427KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Kayvon Fatahalian and Mike Houston, \"A closer look at GPUs\", Communications of the ACM, Vol. 51, No. 10, October 2008","title":"A closer look at GPUs","context":[{"sec":"sec1","text":" But several frameworks [6], led by NVIDIA's CUDA (Compute Unified Device Architecture), allow programmers to more easily harness the parallel processing capability of GPUs with extended semantics for standard C code.","part":"1"}],"links":{},"refType":"biblio","id":"ref6"},{"order":"7","text":"R. Serrano-Gotarredona, et al., \"On Real-Time AER 2D Convolutions Hardware for Neuromorphic Spike Based Cortical Processing,\" IEEE TNN, 19(7), pp 1196-1219,in Press. June 2008.","context":[{"sec":"sec2","text":" In this 3-layer architecture (Figure.1a), a Dynamic Vision Sensor (DVS) [2] is used as the front end, a middle layer of leaky integrate and fire (LIF) neurons computes projective convolutions with predefined kernels [7], and an output winner-take-all (WTA) LIF neuron suppresses neuron activities in the convolution layer to isolate the tracked feature [8].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Oster, Y. Wang, R. Douglas, and S.-C. Liu, \"Quantification of a spike-based winner-take-all VLSI network\", IEEE TCAS-I, 55(10) 3160-3169, 2008","title":"Quantification of a spike-based winner-take-all VLSI network","context":[{"sec":"sec2","text":" In this 3-layer architecture (Figure.1a), a Dynamic Vision Sensor (DVS) [2] is used as the front end, a middle layer of leaky integrate and fire (LIF) neurons computes projective convolutions with predefined kernels [7], and an output winner-take-all (WTA) LIF neuron suppresses neuron activities in the convolution layer to isolate the tracked feature [8].","part":"1"},{"sec":"sec2","text":" The spikes from the network then compete through a global WTA spiking neuron to suppress the activity of neurons with a lower firing rate [8].","part":"1"}],"links":{"documentLink":"/document/4490297","pdfSize":"834KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"NVIDIA Programming manual Version 2.0","context":[{"sec":"sec3","text":"Figure.2 shows a simplified view of the CUDA GPU architecture from NVIDIA [9].","part":"1"},{"sec":"sec3","text":" And to achieve peak memory bandwidth performance, all threads within a group should access the same memory segment of size equal to 128 bytes [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"Available: jaer.wiki.sourceforge.net","context":[{"sec":"sec4","text":" Through this thread, the input spikes from the DVS come to the CPU over USB via jAER [10] and the GPU output is sent back to this thread and visualized in jAER.","part":"1"},{"sec":"sec4","text":"\nExperimental setup in CPU mode and GPU mode. jAER [10] is used to interface with AER DVS and to visualize AER spikes.","part":"1"}],"refType":"biblio","id":"ref10"}],"articleNumber":"5118157","formulaStrippedArticleTitle":"Computing spike-based convolutions on GPUs","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","displayDocTitle":"Computing spike-based convolutions on GPUs","htmlAbstractLink":"/document/5118157/","isConference":true,"htmlLink":"/document/5118157/","isStaticHtml":true,"isDynamicHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5118157","openAccessFlag":"F","title":"Computing spike-based convolutions on GPUs","contentTypeDisplay":"Conferences","mlTime":"PT0.06605S","lastupdate":"2021-11-20","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118159,"references":[{"order":"1","text":"NIST. Announcing the advanced encryptionstandard(AES), FIPS 197. Technical report, National Institute of Standards and Technology, November 2001.","title":"Announcing the advanced encryptionstandard(AES), FIPS 197","context":[{"sec":"sec1","text":"AES [1] for high-throughput hardware implementations [2], [3], [4], [5], [6] are mostly used for high-end devices such as accelerator cards for e-commercial service and security trunk communication, The designs are typically unrolled the loops within AES algorithm followed by pipelining of 128-bit datapath to achieve the order of tens Gbps with circuit area over three thousand slices in FPGA.","part":"1"},{"sec":"sec2","text":" AddRoundKey operation is an XOR process that adds a round key to the state in each iteration [1].","part":"1"},{"sec":"sec3b1","text":" In Fig. 3, signal \\${\\rm T}({\\rm t0}, {\\rm t1}, {\\rm t}2, {\\rm t}3)\\$ is the state input, signal M(m0, m1, m2, m3) represents the SubByte output from \u2018T\u2019, according to the definition of MixColumn/InvMixColumn, the output MX(mx0, mx1, mx2, mx3) or MX\u2018(mx0\u2019, mx1\u2019, mx2\u2019, mx3\u2019) is expressed as follows [1]: .","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Chi-Wu Huang, Chi-Jeng Chang, Mao-Yuan Lin, and Hung-Yun Tai, \"The FPGA Implementation of 128-bits AES Algorithm Based on Four 32-bits Parallel Operation,\" ISDPE.2007, pp. 462-464, November 2007.","title":"The FPGA Implementation of 128-bits AES Algorithm Based on Four 32-bits Parallel Operation","context":[{"sec":"sec1","text":"AES [1] for high-throughput hardware implementations [2], [3], [4], [5], [6] are mostly used for high-end devices such as accelerator cards for e-commercial service and security trunk communication, The designs are typically unrolled the loops within AES algorithm followed by pipelining of 128-bit datapath to achieve the order of tens Gbps with circuit area over three thousand slices in FPGA.","part":"1"}],"links":{"documentLink":"/document/4402734","pdfSize":"471KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"T. Good and M. Benaissa \"Pipelined AES on FPGA with support for feedback modes (in a multi-channel environment),\" in the Institution of Engineering and Technology, vol. 1, no. 1, pp. 1-10, April 2007.","title":"Pipelined AES on FPGA with support for feedback modes (in a multi-channel environment)","context":[{"sec":"sec1","text":"AES [1] for high-throughput hardware implementations [2], [3], [4], [5], [6] are mostly used for high-end devices such as accelerator cards for e-commercial service and security trunk communication, The designs are typically unrolled the loops within AES algorithm followed by pipelining of 128-bit datapath to achieve the order of tens Gbps with circuit area over three thousand slices in FPGA.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/iet-ifs:20060059","pdfSize":"615KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Ricardo Chaves, Georgi Kuzmanov, Stamatis Vassiliadis, and Leonel Sousa, \"Reconfigurable Memory Based AES Co-Processor,\" International Parallel and Distributed Processing Symposium, April 2006.","title":"Reconfigurable Memory Based AES Co-Processor","context":[{"sec":"sec1","text":"AES [1] for high-throughput hardware implementations [2], [3], [4], [5], [6] are mostly used for high-end devices such as accelerator cards for e-commercial service and security trunk communication, The designs are typically unrolled the loops within AES algorithm followed by pipelining of 128-bit datapath to achieve the order of tens Gbps with circuit area over three thousand slices in FPGA.","part":"1"}],"links":{"documentLink":"/document/1639441","pdfSize":"202KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Hodjat, \"Area-Throughput Trade-Offs for Fully Pipelined 30 to 70 Gbits/s AES Processors,\" IEEE Transactions On Computers, vol. 55, no. 4, pp. 366-372, April 2006.","title":"Area-Throughput Trade-Offs for Fully Pipelined 30 to 70 Gbits/s AES Processors","context":[{"sec":"sec1","text":"AES [1] for high-throughput hardware implementations [2], [3], [4], [5], [6] are mostly used for high-end devices such as accelerator cards for e-commercial service and security trunk communication, The designs are typically unrolled the loops within AES algorithm followed by pipelining of 128-bit datapath to achieve the order of tens Gbps with circuit area over three thousand slices in FPGA.","part":"1"}],"links":{"documentLink":"/document/1608000","pdfSize":"1902KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Hodjat and I. Verbauwhede, \"Interfacing a high speed crypto accelerator to an embedded cpu,\" In Proc. 38th Asilomar Conference on Signals, Systems, and Computers, vol. 1, pp. 488-492, November 2004.","title":"Interfacing a high speed crypto accelerator to an embedded cpu","context":[{"sec":"sec1","text":"AES [1] for high-throughput hardware implementations [2], [3], [4], [5], [6] are mostly used for high-end devices such as accelerator cards for e-commercial service and security trunk communication, The designs are typically unrolled the loops within AES algorithm followed by pipelining of 128-bit datapath to achieve the order of tens Gbps with circuit area over three thousand slices in FPGA.","part":"1"}],"links":{"documentLink":"/document/1399180","pdfSize":"716KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Pawel Chodowiec and Kris Gaj, \"Very Compact FPGA Implementation of the AES Algorithm\", Cryptographic Hardware and Embedded Systems 2003, vol. 2779, pp. 319-333, September 2003.","title":"Very Compact FPGA Implementation of the AES Algorithm","context":[{"sec":"sec1","text":"ShiftRow: [7] and [8] configure two \\$16\\times 8\\$ memory with shifting ability.","part":"1"},{"sec":"sec1","text":"SubByte/MixColumn: [7] uses two \\$512\\times 8\\$ Block RAMs (BRAMs) for SubByte table lookup and have multiplications and additions (XORs) done in slice area. [8] uses two \\$512\\times 32\\$ BRAMs for SubByte and Multiplications (Sbox/Mult) table lookup and leave XORs in slice area.","part":"1"},{"sec":"sec3a","text":"Another approach, using by [7] and [8], which configures two \\$16\\times 8\\$ memories with shifting ability.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"G. Rouvroy, F.-X. Standaert, J.-J. Quisquater and J.-D. Legat, \"Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications\", In Proc. IEEE Int. Conf. on Inf. Tech.: Coding and Computing, vol. 2, pp. 583-587, Las Vegas, NV, USA, April. 2004.","title":"Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications","context":[{"sec":"sec1","text":"ShiftRow: [7] and [8] configure two \\$16\\times 8\\$ memory with shifting ability.","part":"1"},{"sec":"sec1","text":" [8] uses two \\$512\\times 32\\$ BRAMs for SubByte and Multiplications (Sbox/Mult) table lookup and leave XORs in slice area.","part":"1"},{"sec":"sec1","text":" We take the same strategy as [8], but try the shared XORs to enhance slice area efficiency (also detailed in section III-B).","part":"1"},{"sec":"sec3a","text":"Another approach, using by [7] and [8], which configures two \\$16\\times 8\\$ memories with shifting ability.","part":"1"}],"links":{"documentLink":"/document/1286716","pdfSize":"1237KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Chi-Wu Huang, Chi-Jeng Chang, Mao-Yuan Lin, Hung-Yun Tai, \"Compact FPGA Implementation of 32-bits AES Algorithm Using Block RAM,\" TECON 2007, pp. 1-4, from 30 October to 2 November 2007.","context":[],"refType":"biblio","id":"ref9"},{"order":"10","text":"Xilinx, http://www.xilinx.com/support/documentation/sp3e1600edk. htm","title":"Xilinx","context":[{"sec":"sec4","text":" PLB (Processor Local Bus) is for the interface between MicroBlaze and AES core [10].","part":"1"}],"refType":"biblio","id":"ref10"}],"articleNumber":"5118159","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Embedded a low area 32-bit AES for image encryption/decryption application","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118159/","isConference":true,"htmlLink":"/document/5118159/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"Embedded a low area 32-bit AES for image encryption/decryption application","articleId":"5118159","openAccessFlag":"F","title":"Embedded a low area 32-bit AES for image encryption/decryption application","contentTypeDisplay":"Conferences","mlTime":"PT0.139345S","lastupdate":"2021-08-14","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118168,"references":[{"order":"1","text":"S. S. Mohan, M. Hershenson, S. Boyd, and T. H. Lee, \"Bandwidth Extension in CMOS with Optimized On-Chip Inductors,\" IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 346-355, Mar. 2000","title":"Bandwidth Extension in CMOS with Optimized On-Chip Inductors","context":[{"sec":"sec1","text":" Shunt peaking is the most well-known technique to enhance the bandwidth of the amplifiers [1].","part":"1"}],"links":{"documentLink":"/document/826816","pdfSize":"346KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"C. H. Wu, C .-H. Lee, W.-S. Chen, and S.-I. Liu, \"CMOS wideband amplifiers using multiple inductive-series peaking technique,\" IEEE J. Solid-State Circuits, vol. 40, pp. 548-552, Feb. 2005","title":"CMOS wideband amplifiers using multiple inductive-series peaking technique","context":[{"sec":"sec1","text":" Multiple inductive series peaking is also a proposed technique for BW extension in the amplifiers [2].","part":"1"}],"links":{"documentLink":"/document/1388646","pdfSize":"521KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"B. Analui and A. Hajimiri, \"Bandwidth enhancement for transimpedance amplifier,\" IEEE J. Solid-State Circuits, vol. 39, pp. 2334-2340, Dec. 2003","title":"Bandwidth enhancement for transimpedance amplifier","context":[{"sec":"sec1","text":" Putting matching networks (inductor) between the stages of the amplifier has been proposed [3].","part":"1"}],"links":{"documentLink":"/document/1317050","pdfSize":"969KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Jun-De Jin and Shawn S.H.Hsu, \" 40-Gb/s Transimpedance Amplifier in 0.18-um CMOS Technology,\" European Solid-State Circuits Conference, 2006 pp.520-523","context":[{"sec":"sec1","text":" A II-type inductor peaking (PIP) technique to enhance the bandwidth of TIAs was recently proposed [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"C. Kromer et. al., \"A low-power 20-GHz 52-dBOhms Transimpedance Amplifier in 80-nm CMOS,\" IEEE J. Solid-State Circuits, vol 39, no. 6, pp. 885-894, June 2004","title":"A low-power 20-GHz 52-dBOhms Transimpedance Amplifier in 80-nm CMOS","context":[{"sec":"sec4b","text":" The proposed technique's closest rival [5] achieved a somewhat lower bandwidth, but with a somewhat larger PD capacitance, and in a similar technology.","part":"1"},{"sec":"sec4b","text":" However, the proposed technique used only one inductor of 2nH, whereas the circuit in [5] required three inductors, each of slightly larger value.","part":"1"}],"links":{"documentLink":"/document/1302265","pdfSize":"429KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. K. Peterson, K. Kiziloglu, T.Yoon, F. Williams Jr., M.R. Sander, \"Front-end CMOS chipset for 10 Gb/s communication,\" IEEE RFIC Sym. Dig, June 2003","title":"Front-end CMOS chipset for 10 Gb/s communication","context":[],"links":{"documentLink":"/document/1011931","pdfSize":"396KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Ali Niknejad, \"Analysis, Design, And Optimization of Spiral Inductors and Transformers For Si RF ICs,\" Thesis, College of Engineering, University of California at Berkeley","title":"Analysis, Design, And Optimization of Spiral Inductors and Transformers For Si RF ICs","context":[{"sec":"sec4b","text":" Frequency) which are reported in Table III and Fig. 6 are based on the extracted layout of the circuit in which the spiral inductor was modeled using typical models and values available in the literature [7].","part":"1"}],"links":{"documentLink":"/document/720393","pdfSize":"344KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Yu-Tso Lin, Hsiao-Chin Chen, Tao Wang, Yo-Sheng Lin, and Shey-Shi Lu ,\"3-10GHz Ultra-Wideband Low-Noise Amplifier Utilizing Miller Effect and Inductive Shunt-Shunt Feedback Technique,\" IEEE Transactions on Microwave Theory and Techniques, vol. 55, no. 9, Sept. 2007","title":"3-10GHz Ultra-Wideband Low-Noise Amplifier Utilizing Miller Effect and Inductive Shunt-Shunt Feedback Technique","context":[{"sec":"sec1","text":" An inductive feedback technique, similar to [8], is applied here to extend the BW of TIAs.","part":"1"}],"links":{"documentLink":"/document/4298222","pdfSize":"925KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5118168","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A low power Transimpedance Amplifier using inductive feedback approach in 90nm CMOS","publisher":"IEEE","displayDocTitle":"A low power Transimpedance Amplifier using inductive feedback approach in 90nm CMOS","isConference":true,"htmlLink":"/document/5118168/","isStaticHtml":true,"isDynamicHtml":true,"htmlAbstractLink":"/document/5118168/","xploreDocumentType":"Conference Publication","articleId":"5118168","openAccessFlag":"F","title":"A low power Transimpedance Amplifier using inductive feedback approach in 90nm CMOS","contentTypeDisplay":"Conferences","mlTime":"PT0.055954S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118169,"references":[{"order":"1","text":"International SKA Project, \"Square Kilometre Array - The International Radio Telescope for the 21st Century,\" http://www. skatelescope.org/, 2008.","title":"Square Kilometre Array - The International Radio Telescope for the 21st Century","context":[{"sec":"sec1","text":" Building such a telescope will require vigorous technological developments in computing, communications and radio frequency devices [1], [2].","part":"1"},{"sec":"sec1","text":" SKA system requires a large number of modest-sized dishes with focal plane phased array receivers (FPAs): each array will comprise individual 200 receiver systems [1], [2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Australian Commonwealth Scientific and Research Organization (CSIRO), \"The Square Kilometre Array (SKA) Project,\" http://www.atnf.csiro.au/ SKA/, 2008.","title":"The Square Kilometre Array (SKA) Project","context":[{"sec":"sec1","text":" Building such a telescope will require vigorous technological developments in computing, communications and radio frequency devices [1], [2].","part":"1"},{"sec":"sec1","text":" SKA system requires a large number of modest-sized dishes with focal plane phased array receivers (FPAs): each array will comprise individual 200 receiver systems [1], [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"W.-H. Chen, G. Liu, B. Zdravko, and A. M. Niknejad, \"A Highly Linear Broadband CMOS LNA Employing Noise and Distortion Cancellation,\" IEEE Journal of Solid-State Circuits, vol. 43, pp. 1164-1176, 2008.","title":"A Highly Linear Broadband CMOS LNA Employing Noise and Distortion Cancellation","context":[{"sec":"sec1","text":" There have been several attempts to design LNA as reported in [3]\u2013[5], however, none of these design achieved sub-1dB NF.","part":"1"}],"links":{"documentLink":"/document/4494645","pdfSize":"924KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Y. Liao, Z. Tang, and H. Min, \"A CMOS wide-band low-noise amplifier with balun-based noise-canceling technique,\" IEEE Asian Solid-State Circuits Conference (ASSCC '07), Jeju Island, Korea, pp. 91-94, 2007.","title":"A CMOS wide-band low-noise amplifier with balun-based noise-canceling technique","context":[{"sec":"sec1","text":" There have been several attempts to design LNA as reported in [3]\u2013[4][5], however, none of these design achieved sub-1dB NF.","part":"1"}],"links":{"documentLink":"/document/4425739","pdfSize":"288KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"W. R. Deal, M. Biedenbender, P.-H. Liu, J. Uyeda, M. Siddiqui, and R. Lai, \"Design and Analysis of Broadband Dual-Gate Balanced Low-Noise Amplifiers,\" IEEE Journal of Solid-State Circuits, vol. 42, pp. 2107-2115, 2007.","title":"Design and Analysis of Broadband Dual-Gate Balanced Low-Noise Amplifiers","context":[{"sec":"sec1","text":" There have been several attempts to design LNA as reported in [3]\u2013[5], however, none of these design achieved sub-1dB NF.","part":"1"}],"links":{"documentLink":"/document/4317690","pdfSize":"3004KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Peregrine Semiconductor, \"UltraCMOS\u2122 Technology Process,\" http://www.peregrine-semi.com/index.html, 2008.","context":[{"sec":"sec1","text":" SOS inductors designed using the thick top metal layer can achieve Q factor of ~50 at frequencies up to 5 GHz [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd ed: New York: Cambridge Univ., 2004.","title":"The Design of CMOS Radio-Frequency Integrated Circuits","context":[{"sec":"sec2","text":" C_{gs, ex}\\$ is an external gate-source capacitance which is connected to the gate and source of transistor M2 (as shown in Fig. 1) [7].","part":"1"},{"sec":"sec2","text":" The \\$Z_{gs}\\$ and \\$Y_{gd}\\$ are given by equations (2) and (3) respectively [7], [8].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"L. Belostotski and J. W. Haslett, \"Noise figure optimization of inductively degenerated CMOS LNAs with integrated gate inductors,\" IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 53, pp. 1409-1422, 2006.","title":"Noise figure optimization of inductively degenerated CMOS LNAs with integrated gate inductors","context":[{"sec":"sec2","text":" The \\$Z_{gs}\\$ and \\$Y_{gd}\\$ are given by equations (2) and (3) respectively [7], [8].","part":"1"}],"links":{"documentLink":"/document/1652964","pdfSize":"1049KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5118169","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A fully-on-chip wideband low noise amplifier for radio telescope applications","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118169/","isConference":true,"htmlLink":"/document/5118169/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"A fully-on-chip wideband low noise amplifier for radio telescope applications","articleId":"5118169","openAccessFlag":"F","title":"A fully-on-chip wideband low noise amplifier for radio telescope applications","contentTypeDisplay":"Conferences","mlTime":"PT0.086927S","lastupdate":"2021-12-16","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118170,"references":[{"order":"1","text":"J.S. Chang, M.T. Tan, Z. Cheng, and Y.C. Tong, \"Analysis and Design of Power Efficient Class D Amplifier Output Stages,\" IEEE Transactions on Circuit and System - I: Fundamental Theory and Application, Vol. 47, No. 6, pp.897-902, Jun 2000.","title":"Analysis and Design of Power Efficient Class D Amplifier Output Stages","context":[{"sec":"sec1","text":" This is primarily due to their high power efficiency over a large modulation index range [1],[2].","part":"1"}],"links":{"documentLink":"/document/852942","pdfSize":"324KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M.T. Tan, J.S. Chang, H.C. Chua, and B.H. Gwee, \"An Investigation Into the Parameters Affecting Total Harmonic Distortion in Low-Voltage Low Power Class-D Amplifiers,\" IEEE Transactions on Circuit and Systems - I: Fundamental Theory and Applications, Vol. 50, No. 10, pp.1304-1315, Oct 2003.","title":"An Investigation Into the Parameters Affecting Total Harmonic Distortion in Low-Voltage Low Power Class-D Amplifiers","context":[{"sec":"sec1","text":" This is primarily due to their high power efficiency over a large modulation index range [1],[2].","part":"1"}],"links":{"documentLink":"/document/1236541","pdfSize":"713KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"K. Nielsen, \"MECC - A noval control method for high end switching audio power amplification,\" 105 AES Convention, San Francisco, USA, Sep 1998.","title":"MECC - A noval control method for high end switching audio power amplification","context":[{"sec":"sec1","text":"To minimize the non-linearities and distortion of Class D amps, most of the researches reported in literature have focused on the application of negative feedback from the output of the Class D output stage back to the pulse modulation stage [3]\u2013[5].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"L. Zhang, J. Melanson, J. Gaboriau, M. Hagge, and R. Boudreaux, \"Real-time Power Supply Compensation for Noise-shaped Class D Amplifier,\" 117 AES Convention, San Francisco, USA, Oct 2004.","title":"Real-time Power Supply Compensation for Noise-shaped Class D Amplifier","context":[{"sec":"sec1","text":"To minimize the non-linearities and distortion of Class D amps, most of the researches reported in literature have focused on the application of negative feedback from the output of the Class D output stage back to the pulse modulation stage [3]\u2013[4][5].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Tol, R. Rutten, D. Reefman, A. Biallais, L.Dooper, J.V.D. Boom and R.D. Saint-Moulin, \"A Digital Class-D Amplifier with Power Supply Correction,\" 121 AES Convention, San Francisco, USA, Oct 2006.","title":"A Digital Class-D Amplifier with Power Supply Correction","context":[{"sec":"sec1","text":"To minimize the non-linearities and distortion of Class D amps, most of the researches reported in literature have focused on the application of negative feedback from the output of the Class D output stage back to the pulse modulation stage [3]\u2013[5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"B. Putzeys, \"Digital audio's final frontier,\" IEEE Spectrum, Mar 2003.","title":"Digital audio's final frontier","context":[{"sec":"sec1","text":" Hence, the final frontier for digital audio would be to process the entire signal of the power amplifier in the digital domain [6].","part":"1"}],"links":{"documentLink":"/document/1184434","pdfSize":"1056KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"F. Nyboe, C. Kaya, L. Risbo, and P. Andreani, \"A 240W Monolithic Class-D Audio Amplifier Output Stage,\" IEEE International Solid-State Circuits Conference, pp.1346-1355, Feb 2006.","title":"A 240W Monolithic Class-D Audio Amplifier Output Stage","context":[{"sec":"sec1","text":" However, the realization of a feedback loop in a Class D output stage is not so straight forward because both the input and output are PWM signals [7].","part":"1"}],"links":{"documentLink":"/document/1696183","pdfSize":"421KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"S. Logan and M.O.J. Hawksford, \"Linearization of class D output stages for high-performance audio power amplifiers,\" 2 International Conference on Advanced A-D and D-A Conversion Techniques and their Application, pp.136-141, Jul 1994.","title":"Linearization of class D output stages for high-performance audio power amplifiers","context":[{"sec":"sec1","text":" To date, the techniques reported in literature [8]\u2013[10] to improve the PSRR and THD of the output stages are still limited.","part":"1"}],"links":{"documentLink":"/document/346572","pdfSize":"412KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"K. Nielsen, \"PEDEC-a novel pulse referenced control method for high quality digital PWM switching power amplification,\" IEEE Power Electronics Specialist Conference, Vol. 1, pp.200-207, May 1998.","title":"PEDEC-a novel pulse referenced control method for high quality digital PWM switching power amplification","context":[{"sec":"sec1","text":" To date, the techniques reported in literature [8]\u2013[9][10] to improve the PSRR and THD of the output stages are still limited.","part":"1"}],"links":{"documentLink":"/document/701900","pdfSize":"723KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"K. Philips, J.V.D. Hornberg, and C. Dijkmans, \"Power DAC: a single-chip audio DAC with a 70%-efficient power stage in 0.5um CMOS,\" IEEE International Solid-State Circuits Conference, pp.154-155, Feb 1999.","title":"Power DAC: A single-chip audio DAC with a 70%-efficient power stage in 0.5um CMOS","context":[{"sec":"sec1","text":" To date, the techniques reported in literature [8]\u2013[10] to improve the PSRR and THD of the output stages are still limited.","part":"1"},{"sec":"sec4","text":"To compare the performance of the proposed second-order integrator feedback Class D output stage and that of the first-order Class D amplifier, and the Power DAC output stage [10], we have simulated all the designs using AMS 0.35\u00b5m CMOS process.","part":"1"}],"links":{"documentLink":"/document/759171","pdfSize":"238KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"S. Norsworthy, R. Schreier, and G. Temes, \"Delta-Sigma Data Converters,\" New York: IEEE Press, 1996.","title":"Delta-Sigma Data Converters","context":[{"sec":"sec2","text":" This is very different from conventional \\$\\Delta\\Sigma\\$ modulators, which usually over-sample the input signal to reduce the inband quantization noise at low frequency [11].","part":"1"},{"sec":"sec3","text":" The Class D output stage with a first-order analog integrator feedback can be represented with a linear time average model if the gain of the one-bit quantizer and the Class D output stage are assumed to be linearized [11].","part":"1"},{"sec":"sec3","text":" The calculation of \\$K_{Q}\\$ can be found in [11].","part":"1"}],"links":{},"refType":"biblio","id":"ref11"}],"articleNumber":"5118170","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A Class D amplifier output stage with low THD and high PSRR","publisher":"IEEE","displayDocTitle":"A Class D amplifier output stage with low THD and high PSRR","htmlAbstractLink":"/document/5118170/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118170/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118170","openAccessFlag":"F","title":"A Class D amplifier output stage with low THD and high PSRR","contentTypeDisplay":"Conferences","mlTime":"PT0.159847S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118171,"references":[{"order":"1","text":"F. You, S. Embabi, and E. Sanchez-Sinencio, \"Multistage amplifier topologies with nested Gm-C compensation\", IEEE J. Solid-State Circuits, vol. 32, pp. 2000-2011, Dec. 1997.","title":"Multistage amplifier topologies with nested Gm-C compensation","context":[{"sec":"sec1","text":" Several NMC [1]\u2013[4] and RNMC [5]\u2013[8] variants along with other advanced solutions [9]\u2013[13] have been proposed to overcome this inherent slewing limitation.","part":"1"},{"sec":"sec1","text":" Besides, if the output node slew-rate of a high-load multistage amplifier is found to be slower than the relevant voltage variations at the internal nodes, overshoot phenomena arise in the closed-loop step-response causing settling time degradation and reducing the amplifier accuracy [1], [4], [6]\u2013\u2013[12].","part":"1"},{"sec":"sec2","text":" Such under-damped behavior has been often detected in the transient step-response of multistage amplifiers driving much larger capacitive loads compared to the compensation capacitors [1], [4], [6]\u2013[12].","part":"1"}],"links":{"documentLink":"/document/643658","pdfSize":"366KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"G. Palumbo, S. Pennisi, \"Design methodology and advances in nested-Miller compensation\", IEEE Trans. Circuits Syst. I, vol. 49, no. 7, pp. 893-903, July 2002.","title":"Design methodology and advances in nested-Miller compensation","context":[{"sec":"sec1","text":" Several NMC [1]\u2013[2][4] and RNMC [5]\u2013[8] variants along with other advanced solutions [9]\u2013[13] have been proposed to overcome this inherent slewing limitation.","part":"1"}],"links":{"documentLink":"/document/1016822","pdfSize":"307KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"A. D. Grasso, G. Palumbo, S. Pennisi, \"Three-stage CMOS OTA for large capacitive loads with efficient frequency compensation scheme\", IEEE Trans. Circuits Syst. II, vol. 53, no. 10, pp. 1044-1048, Oct. 2006.","title":"Three-stage CMOS OTA for large capacitive loads with efficient frequency compensation scheme","context":[{"sec":"sec1","text":" Several NMC [1]\u2013[3][4] and RNMC [5]\u2013[8] variants along with other advanced solutions [9]\u2013[13] have been proposed to overcome this inherent slewing limitation.","part":"1"}],"links":{"documentLink":"/document/1715574","pdfSize":"951KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. O. Cannizzaro, A. D. Grasso, R. Mita, G. Palumbo, S. Pennisi, \"Design procedures for three-stage CMOS OTAs with nested-Miller compensation\", IEEE Trans. Circuits Syst. I, vol. 54, no. 5, pp. 933-940, May 2007.","title":"Design procedures for three-stage CMOS OTAs with nested-Miller compensation","context":[{"sec":"sec1","text":" Several NMC [1]\u2013[4] and RNMC [5]\u2013[8] variants along with other advanced solutions [9]\u2013[13] have been proposed to overcome this inherent slewing limitation.","part":"1"},{"sec":"sec1","text":" Besides, if the output node slew-rate of a high-load multistage amplifier is found to be slower than the relevant voltage variations at the internal nodes, overshoot phenomena arise in the closed-loop step-response causing settling time degradation and reducing the amplifier accuracy [1], [4], [6]\u2013\u2013[12].","part":"1"},{"sec":"sec2","text":" Such under-damped behavior has been often detected in the transient step-response of multistage amplifiers driving much larger capacitive loads compared to the compensation capacitors [1], [4], [6]\u2013[12].","part":"1"}],"links":{"documentLink":"/document/4195624","pdfSize":"843KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"K.-P. Ho, C.-F. Chan, C.-S. Choy, K.-P. Pun, \"Reversed nested Miller compensation with voltage buffer and nulling resistor,\" IEEE J. Solid-State Circuits, vol. 38, pp. 1735-1738, Oct. 2003.","title":"Reversed nested Miller compensation with voltage buffer and nulling resistor","context":[{"sec":"sec1","text":" Several NMC [1]\u2013[4] and RNMC [5]\u2013[8] variants along with other advanced solutions [9]\u2013[13] have been proposed to overcome this inherent slewing limitation.","part":"1"}],"links":{"documentLink":"/document/1233786","pdfSize":"367KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. D. Grasso, D. Marano, G Palumbo, S. Pennisi, \"Reversed double pole-zero cancellation frequency compensation technique for three-stage amplifiers\", Proc. PRIME '06, Otranto, Italy, June 2006.","title":"Reversed double pole-zero cancellation frequency compensation technique for three-stage amplifiers","context":[{"sec":"sec1","text":" Several NMC [1]\u2013[4] and RNMC [5]\u2013[6][8] variants along with other advanced solutions [9]\u2013[13] have been proposed to overcome this inherent slewing limitation.","part":"1"},{"sec":"sec1","text":" Besides, if the output node slew-rate of a high-load multistage amplifier is found to be slower than the relevant voltage variations at the internal nodes, overshoot phenomena arise in the closed-loop step-response causing settling time degradation and reducing the amplifier accuracy [1], [4], [6]\u2013\u2013[12].","part":"1"},{"sec":"sec2","text":" Such under-damped behavior has been often detected in the transient step-response of multistage amplifiers driving much larger capacitive loads compared to the compensation capacitors [1], [4], [6]\u2013[12].","part":"1"}],"links":{"documentLink":"/document/1689919","pdfSize":"3379KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"A. D. Grasso, D. Marano, G. Palumbo, S. Pennisi, \"Improved reversed nested Miller compensation technique with voltage buffer and nulling resistor\", IEEE Trans. Circuits Syst. II, vol. 54, no. 5, pp. 382-386, May 2007.","title":"Improved reversed nested Miller compensation technique with voltage buffer and nulling resistor","context":[{"sec":"sec1","text":" Several NMC [1]\u2013[4] and RNMC [5]\u2013[7][8] variants along with other advanced solutions [9]\u2013[13] have been proposed to overcome this inherent slewing limitation.","part":"1"},{"sec":"sec1","text":" Besides, if the output node slew-rate of a high-load multistage amplifier is found to be slower than the relevant voltage variations at the internal nodes, overshoot phenomena arise in the closed-loop step-response causing settling time degradation and reducing the amplifier accuracy [1], [4], [6]\u2013\u2013[7][12].","part":"1"},{"sec":"sec2","text":" Such under-damped behavior has been often detected in the transient step-response of multistage amplifiers driving much larger capacitive loads compared to the compensation capacitors [1], [4], [6]\u2013[7][12].","part":"1"}],"links":{"documentLink":"/document/4182499","pdfSize":"669KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. D. Grasso, G. Palumbo, S. Pennisi, \"Advances in reversed nested Miller compensation\", IEEE Trans. Circuits Syst. I, vol. 54, no. 7, pp. 1459-1470, July 2007.","title":"Advances in reversed nested Miller compensation","context":[{"sec":"sec1","text":" Several NMC [1]\u2013[4] and RNMC [5]\u2013[8] variants along with other advanced solutions [9]\u2013[13] have been proposed to overcome this inherent slewing limitation.","part":"1"},{"sec":"sec1","text":" Besides, if the output node slew-rate of a high-load multistage amplifier is found to be slower than the relevant voltage variations at the internal nodes, overshoot phenomena arise in the closed-loop step-response causing settling time degradation and reducing the amplifier accuracy [1], [4], [6]\u2013\u2013[8][12].","part":"1"},{"sec":"sec2","text":" Such under-damped behavior has been often detected in the transient step-response of multistage amplifiers driving much larger capacitive loads compared to the compensation capacitors [1], [4], [6]\u2013[8][12].","part":"1"}],"links":{"documentLink":"/document/4268405","pdfSize":"2351KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"X. Fan, C. Mishra, E. Sanchez-Sinencio, \"Single Miller capacitor frequency compensation technique for low-power multistage amplifiers\", IEEE J. Solid-State Circ., Vol. 38, pp. 1735-1738, Oct. 2003.","title":"Single Miller capacitor frequency compensation technique for low-power multistage amplifiers","context":[{"sec":"sec1","text":" Several NMC [1]\u2013[4] and RNMC [5]\u2013[8] variants along with other advanced solutions [9]\u2013[13] have been proposed to overcome this inherent slewing limitation.","part":"1"},{"sec":"sec1","text":" Besides, if the output node slew-rate of a high-load multistage amplifier is found to be slower than the relevant voltage variations at the internal nodes, overshoot phenomena arise in the closed-loop step-response causing settling time degradation and reducing the amplifier accuracy [1], [4], [6]\u2013\u2013[9][12].","part":"1"},{"sec":"sec2","text":" Such under-damped behavior has been often detected in the transient step-response of multistage amplifiers driving much larger capacitive loads compared to the compensation capacitors [1], [4], [6]\u2013[9][12].","part":"1"}],"links":{"documentLink":"/document/1408078","pdfSize":"1310KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"H. Lee, P. K. T. Mok, \"Advances in active-feedback frequency compensation with power optimization and transient improvement\", IEEE Trans. Circuits Syst. I, vol. 51, pp. 1690-1696, Sept. 2004.","title":"Advances in active-feedback frequency compensation with power optimization and transient improvement","context":[{"sec":"sec1","text":" Several NMC [1]\u2013[4] and RNMC [5]\u2013[8] variants along with other advanced solutions [9]\u2013[10][13] have been proposed to overcome this inherent slewing limitation.","part":"1"},{"sec":"sec1","text":" Besides, if the output node slew-rate of a high-load multistage amplifier is found to be slower than the relevant voltage variations at the internal nodes, overshoot phenomena arise in the closed-loop step-response causing settling time degradation and reducing the amplifier accuracy [1], [4], [6]\u2013\u2013[10][12].","part":"1"},{"sec":"sec2","text":" Such under-damped behavior has been often detected in the transient step-response of multistage amplifiers driving much larger capacitive loads compared to the compensation capacitors [1], [4], [6]\u2013[10][12].","part":"1"}],"links":{"documentLink":"/document/1333218","pdfSize":"701KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"X. Peng, W. Sansen, \"AC boosting compensation scheme for low-power multistage amplifiers\", IEEE J. Solid-State Circuits, vol. 39, pp. 2074-2077, Nov. 2004.","title":"AC boosting compensation scheme for low-power multistage amplifiers","context":[{"sec":"sec1","text":" Several NMC [1]\u2013[4] and RNMC [5]\u2013[8] variants along with other advanced solutions [9]\u2013[11][13] have been proposed to overcome this inherent slewing limitation.","part":"1"},{"sec":"sec1","text":" Besides, if the output node slew-rate of a high-load multistage amplifier is found to be slower than the relevant voltage variations at the internal nodes, overshoot phenomena arise in the closed-loop step-response causing settling time degradation and reducing the amplifier accuracy [1], [4], [6]\u2013\u2013[11][12].","part":"1"},{"sec":"sec2","text":" Such under-damped behavior has been often detected in the transient step-response of multistage amplifiers driving much larger capacitive loads compared to the compensation capacitors [1], [4], [6]\u2013[11][12].","part":"1"}],"links":{"documentLink":"/document/1347342","pdfSize":"438KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"X. Peng, W. Sansen, \"Transconductance with capacitances feedback compensation for multistage amplifiers\", IEEE J. Solid-State Circ., Vol. 40, No. 7, pp. 1515-1520, July 2005.","title":"Transconductance with capacitances feedback compensation for multistage amplifiers","context":[{"sec":"sec1","text":" Several NMC [1]\u2013[4] and RNMC [5]\u2013[8] variants along with other advanced solutions [9]\u2013[12][13] have been proposed to overcome this inherent slewing limitation.","part":"1"},{"sec":"sec1","text":" Besides, if the output node slew-rate of a high-load multistage amplifier is found to be slower than the relevant voltage variations at the internal nodes, overshoot phenomena arise in the closed-loop step-response causing settling time degradation and reducing the amplifier accuracy [1], [4], [6]\u2013\u2013[12].","part":"1"},{"sec":"sec2","text":" Such under-damped behavior has been often detected in the transient step-response of multistage amplifiers driving much larger capacitive loads compared to the compensation capacitors [1], [4], [6]\u2013[12].","part":"1"},{"sec":"sec3d","text":" For instance, in a three-stage RNM-compensated amplifier with PMOS transistors realizing the inner and feedforward transconductances and an NMOS current mirror in the output gain stage (as in [12] and [13]), positive transients of the input step voltage would be the main slewing and settling limitation, and potential peaking in the step-response would arise during the rising edge of the input waveform.","part":"1"}],"links":{"documentLink":"/document/1458995","pdfSize":"504KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"A. D. Grasso, G. Palumbo, S. Pennisi, \"Analytical comparison of frequency compensation techniques in three-stage amplifiers\", Int. J. Circuit Theory and Applications, vol. 36, no. 1, pp. 53-80, Jan. 2008.","title":"Analytical comparison of frequency compensation techniques in three-stage amplifiers","context":[{"sec":"sec1","text":" Several NMC [1]\u2013[4] and RNMC [5]\u2013[8] variants along with other advanced solutions [9]\u2013[13] have been proposed to overcome this inherent slewing limitation.","part":"1"},{"sec":"sec3d","text":" For instance, in a three-stage RNM-compensated amplifier with PMOS transistors realizing the inner and feedforward transconductances and an NMOS current mirror in the output gain stage (as in [12] and [13]), positive transients of the input step voltage would be the main slewing and settling limitation, and potential peaking in the step-response would arise during the rising edge of the input waveform.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/cta.397"},"refType":"biblio","id":"ref13"},{"order":"14","text":"D. Marano, G. Palumbo, S. Pennisi, \"Analytical comparison of reversed nested Miller frequency compensation techniques\", Int. J. Circuit Theory and Applications, unpublished.","title":"Analytical comparison of reversed nested Miller frequency compensation techniques","context":[{"sec":"sec2","text":"To illustrate the need and the benefits of the optimization solutions proposed in this paper, a three-stage CMOS amplifier driving a 500-pF capacitive load is implemented adopting the recent RNMC-FVBNR2 compensation technique, which is proved by the authors to achieve superior overall performance [14].","part":"1"},{"sec":"sec2","text":" By following the design guidelines described in [14] for the compensation elements, we find \\$C_{C1}=6.5\\$ pF, \\$C_{C2}=0.3{\\rm pF}\\$ and \\$R_{C}=R_{C1}=3{\\rm k}\\Omega\\$.","part":"1"}],"links":{"documentLink":"/document/4182499","pdfSize":"669KB"},"refType":"biblio","id":"ref14"}],"articleNumber":"5118171","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Step-response optimization techniques for low-power three-stage operational amplifiers for large capacitive load applications","publisher":"IEEE","displayDocTitle":"Step-response optimization techniques for low-power three-stage operational amplifiers for large capacitive load applications","htmlAbstractLink":"/document/5118171/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118171/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118171","openAccessFlag":"F","title":"Step-response optimization techniques for low-power three-stage operational amplifiers for large capacitive load applications","contentTypeDisplay":"Conferences","mlTime":"PT0.110215S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118183,"references":[{"order":"1","text":"M. Nicolaidis, \"Transparent BIST for RAMs,\" in Proc. Int'l Test Conf. (ITC), 1992, pp. 598-607.","title":"Transparent BIST for RAMs","context":[{"sec":"sec1","text":"Concept of transparent testing, which leaves the original contents of the circuit under test unchanged after the testing is completed if no faults are present, has been extensively used for memory testing [1]\u2013[13].","part":"1"}],"links":{"documentLink":"/document/527880","pdfSize":"1069KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"-, \"Theory of transparent BIST for RAMs,\" IEEE Trans. on Computers, vol. 45, no. 10, pp. 1141-1156, Oct. 1996.","title":"Theory of transparent BIST for RAMs","context":[{"sec":"sec1","text":"Concept of transparent testing, which leaves the original contents of the circuit under test unchanged after the testing is completed if no faults are present, has been extensively used for memory testing [1]\u2013[2][13].","part":"1"},{"sec":"sec1","text":" Thus, unmodeled faults not detected by the manufacturing testing will be discovered at an early stage of the product life [2].","part":"1"}],"links":{"documentLink":"/document/543708","pdfSize":"1845KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"V. Yarmolik and M. Karpovski, \"Transparent memory testing for patternsensitive faults,\" in Proc. Int'l Test Conf. (ITC), 1994, pp. 860-869.","title":"Transparent memory testing for patternsensitive faults","context":[{"sec":"sec1","text":"Concept of transparent testing, which leaves the original contents of the circuit under test unchanged after the testing is completed if no faults are present, has been extensively used for memory testing [1]\u2013[3][13].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Karpovski and V. Yarmolik, \"Transparent memory BIST,\" in Proc. IEEE Int'l Workshop on Memory Technology, Design and Testing (MTDT), 1994, pp. 106-111.","title":"Transparent memory BIST","context":[{"sec":"sec1","text":"Concept of transparent testing, which leaves the original contents of the circuit under test unchanged after the testing is completed if no faults are present, has been extensively used for memory testing [1]\u2013[4][13].","part":"1"}],"links":{"documentLink":"/document/397189","pdfSize":"516KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"B. F. Cockburn and Y.-F. N. Sat, \"A transparent built-in self-test scheme for detecting single V-coupling faults in RAMs,\" in Proc. IEEE Int'l Workshop on Memory Technology, Design and Testing (MTDT), 1994, pp. 119-124.","title":"A transparent built-in self-test scheme for detecting single V-coupling faults in RAMs","context":[{"sec":"sec1","text":"Concept of transparent testing, which leaves the original contents of the circuit under test unchanged after the testing is completed if no faults are present, has been extensively used for memory testing [1]\u2013[5][13].","part":"1"}],"links":{"documentLink":"/document/397187","pdfSize":"567KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"-, \"Synthesized transparent BIST for detecting scrambled pattern-sensitive faults in RAMs,\" in Proc. Int'l Test Conf. (ITC), Oct. 1995, pp. 23-32.","title":"Synthesized transparent BIST for detecting scrambled pattern-sensitive faults in RAMs","context":[{"sec":"sec1","text":"Concept of transparent testing, which leaves the original contents of the circuit under test unchanged after the testing is completed if no faults are present, has been extensively used for memory testing [1]\u2013[6][13].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"V. N. Yarmolik and S. ellebrand, \"Symmetric transparent BIST for RAMs,\" in Proc. Conf. Design, Automation, and Test in Europe (DATE), 1999, pp. 702-707.","title":"Symmetric transparent BIST for RAMs","context":[{"sec":"sec1","text":"Concept of transparent testing, which leaves the original contents of the circuit under test unchanged after the testing is completed if no faults are present, has been extensively used for memory testing [1]\u2013[7][13].","part":"1"}],"links":{"documentLink":"/document/761206","pdfSize":"57KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"S. Demidenko, A. J. van de Goor, S. Henderson, and P. Knoppers, \"Simulation and development of short transparent tests for RAM,\" in IEEE Asian Test Symp. (ATS), 2001, pp. 164-169.","title":"Simulation and development of short transparent tests for RAM","context":[{"sec":"sec1","text":"Concept of transparent testing, which leaves the original contents of the circuit under test unchanged after the testing is completed if no faults are present, has been extensively used for memory testing [1]\u2013[8][13].","part":"1"}],"links":{"documentLink":"/document/990276","pdfSize":"652KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"H.-S. Kim and S. Kang, \"DPSC SRAM transparent test algorithm,\" in IEEE Asian Test Symp. (ATS), 2002, pp. 145-150.","title":"DPSC SRAM transparent test algorithm","context":[{"sec":"sec1","text":"Concept of transparent testing, which leaves the original contents of the circuit under test unchanged after the testing is completed if no faults are present, has been extensively used for memory testing [1]\u2013[9][13].","part":"1"}],"links":{"documentLink":"/document/1181702","pdfSize":"644KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"K. Thaller and A. Steininger, \"A transparent online memory test for simultaneous detection of functional faults and soft errors in memories,\" IEEE Trans. Reliability, vol. 52, no. 4, pp. 413-422, Dec. 2003.","title":"A transparent online memory test for simultaneous detection of functional faults and soft errors in memories","context":[{"sec":"sec1","text":"Concept of transparent testing, which leaves the original contents of the circuit under test unchanged after the testing is completed if no faults are present, has been extensively used for memory testing [1]\u2013[10][13].","part":"1"}],"links":{"documentLink":"/document/1260592","pdfSize":"400KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"A. P. Zankovich, V. N. Yarmolik, and B. Sokol, \"Automatic generation of symmetric transparent March memory tests,\" in Proc. IEEE Int. CAD systems in Microelectronics, 2003, pp. 226-229.","title":"Automatic generation of symmetric transparent March memory tests","context":[{"sec":"sec1","text":"Concept of transparent testing, which leaves the original contents of the circuit under test unchanged after the testing is completed if no faults are present, has been extensively used for memory testing [1]\u2013[11][13].","part":"1"}],"links":{"documentLink":"/document/1255041","pdfSize":"285KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"J.-F. Li and T.-W. Tseng, \"An efficient transparent test scheme for wordoriented memories,\" in Proc. Conf. Design, Automation, and Test in Europe (DATE), Munich, Mar. 2005 (to appear).","title":"An efficient transparent test scheme for wordoriented memories","context":[{"sec":"sec1","text":"Concept of transparent testing, which leaves the original contents of the circuit under test unchanged after the testing is completed if no faults are present, has been extensively used for memory testing [1]\u2013[12][13].","part":"1"}],"links":{"documentLink":"/document/1395630","pdfSize":"195KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"J.-F. Li, \"Transparent test methodologies for random access memories with/without ECC,\" IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 10, pp. 1888-1893, Oct. 2007.","title":"Transparent test methodologies for random access memories with/without ECC","context":[{"sec":"sec1","text":"Concept of transparent testing, which leaves the original contents of the circuit under test unchanged after the testing is completed if no faults are present, has been extensively used for memory testing [1]\u2013[13].","part":"1"},{"sec":"sec1","text":" In [13], a transparent test scheme for RAMs with ECC was proposed.","part":"1"},{"sec":"sec2","text":" To cope with this problem, a transparent test method for RAMs with ECC was proposed in [13].","part":"1"},{"sec":"sec2","text":"Figure 1 depicts the concept of the transparent test methodology for a RAM with ECC [13].","part":"1"},{"sec":"sec2","text":"\nConceptual diagram of the transparent test methodology for a memory with ECC [13].","part":"1"},{"sec":"sec3a","text":" Furthermore, the fault location of the fault can be identified by decoding the error code [13].","part":"1"}],"links":{"documentLink":"/document/4305251","pdfSize":"198KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"C.-T. Huang, J.-R. Huang, C.-F. Wu, C.-W. Wu, and T.-Y. Chang, \"A programmable BIST core for embedded DRAM,\" IEEE Design & Test of Computers, vol. 16, no. 1, pp. 59-70, Jan.-Mar. 1999.","title":"A programmable BIST core for embedded DRAM","context":[{"sec":"sec1","text":"Off-line memory BIST is a popular approach for testing and diagnosing random access memories (RAMs), e.g., [14]\u2013[17], which is helpful for improving the manufacturing quality and yield.","part":"1"}],"links":{"documentLink":"/document/748806","pdfSize":"163KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"P. Camurati, P. Prinetto, M. S. Reorda, S. Barbagallo, A. Burri, and D. Medina, \"Industrial BIST of embedded RAMs,\" IEEE Design & Test of Computers, vol. 12, no. 3, pp. 86-95, Fall 1995.","title":"Industrial BIST of embedded RAMs","context":[{"sec":"sec1","text":"Off-line memory BIST is a popular approach for testing and diagnosing random access memories (RAMs), e.g., [14]\u2013[15][17], which is helpful for improving the manufacturing quality and yield.","part":"1"}],"links":{"documentLink":"/document/466385","pdfSize":"932KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"C.-W. Wang, C.-F. Wu, J.-F. Li, C.-W. Wu, T. Teng, K. Chiu, and H.-P. Lin, \"A built-in self-test and self-diagnosis scheme for embedded SRAM,\" Jour. of Electronic Testing: Theory and Applications, vol. 18, no. 6, pp. 637-647, Dec. 2002.","title":"A built-in self-test and self-diagnosis scheme for embedded SRAM, Jour. of Electronic Testing","context":[{"sec":"sec1","text":"Off-line memory BIST is a popular approach for testing and diagnosing random access memories (RAMs), e.g., [14]\u2013[16][17], which is helpful for improving the manufacturing quality and yield.","part":"1"}],"links":{"documentLink":"/document/893601","pdfSize":"521KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"J.-F. Li, R.-S. Tzeng, and C.-W. Wu, \"Diagnostic data compression techniques for embedded memories with built-in self-test,\" Jour. of Electronic Testing: Theory and Applications, vol. 18, no. 4-5, pp. 515-527, Aug.-Oct. 2002.","title":"Diagnostic data compression techniques for embedded memories with built-in self-test, Jour. of Electronic Testing","context":[{"sec":"sec1","text":"Off-line memory BIST is a popular approach for testing and diagnosing random access memories (RAMs), e.g., [14]\u2013[17], which is helpful for improving the manufacturing quality and yield.","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"S. Boutobza, M. Nicolaidis, K. M. Lamara, and A. Costa, \"A transparent based programmable memory BIST,\" in Proc. IEEE European Test Symposium (ETS), 2006, pp. 89-96.","title":"A transparent based programmable memory BIST","context":[{"sec":"sec1","text":" For example, a online/off-line BIST scheme for RAMs was reported in [18].","part":"1"},{"sec":"sec3a","text":" However, the online BIST scheme reported in [18] only can check whether the memory under test is faulty until the applied transparent test is completed.","part":"1"},{"sec":"sec4","text":"Finally, we compare the proposed online/off-line BIST scheme with the transparent-based programmable BIST (TP-BIST) [18] and typical off-line programmable BIST schemes in Table III.","part":"1"}],"links":{"documentLink":"/document/1628159","pdfSize":"211KB"},"refType":"biblio","id":"ref18"}],"articleNumber":"5118183","formulaStrippedArticleTitle":"A programmable online/off-line built-in self-test scheme for RAMs with ECC","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5118183/","xploreDocumentType":"Conference Publication","htmlLink":"/document/5118183/","isStaticHtml":true,"isConference":true,"isDynamicHtml":true,"displayDocTitle":"A programmable online/off-line built-in self-test scheme for RAMs with ECC","articleId":"5118183","openAccessFlag":"F","title":"A programmable online/off-line built-in self-test scheme for RAMs with ECC","contentTypeDisplay":"Conferences","mlTime":"PT0.413436S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118188,"references":[{"order":"1","text":"D.Y.C. Lie, J.D. Popp, F. Wang, D. Kimball and L.E. Larson, \"Linearization of highly-efficient monolithic class E SiGe power amplifier with envelope-tracking (ET) and envelope-elimination-andrestoration (EER) at 900MHz\", Proc. IEEE Sixth Dallas Circuits and Systems Workshop (DCAS), Dallas, USA, pp. 39-42, Nov. 15-16, (2007)","title":"Linearization of highly-efficient monolithic class E SiGe power amplifier with envelope-tracking (ET) and envelope-elimination-andrestoration (EER) at 900MHz","context":[{"sec":"sec1","text":" Recent research indicates that ET can be extended to switch-mode PAs and provide better system performance and TX linearity than EER, such as with higher gain at low output power, relaxed bandwidth requirement [1], [2], and lower sensitivity to timing mismatch [3].","part":"1"},{"sec":"sec3","text":"References [1], [3] have reported successful results that our monolithic SiGe class-E PA at 900MHz could pass the stringent low-band EDGE TX mask by using the open-loop ET technique, and ET provided better linearization than EER.","part":"1"}],"links":{"documentLink":"/document/4433211","pdfSize":"310KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"F. Wang et al., \"An improved power-added efficiency 19-dBm hybird envelope elimination and restoration power amplifier for 802.11g WLAN application\", IEEE Trans. Microw. Theory Tech., vol. 54, no. 12, pp. 4086-4099, Dec. (2006)","title":"An improved power-added efficiency 19-dBm hybird envelope elimination and restoration power amplifier for 802.11g WLAN application","context":[{"sec":"sec1","text":" Recent research indicates that ET can be extended to switch-mode PAs and provide better system performance and TX linearity than EER, such as with higher gain at low output power, relaxed bandwidth requirement [1], [2], and lower sensitivity to timing mismatch [3].","part":"1"},{"sec":"sec3","text":"The overall efficiency of the ET-based TX system is the product of the envelope amplifier efficiency and the PA collector efficiency (CE), which is expressed by: To get wide-bandwidth tracking capability while maintaining highly overall efficiency, we used a linear-assisted switching envelope amplifier proposed by [2].","part":"1"},{"sec":"sec3","text":"Reference [2] discussed the optimal inductor value to achieve the highest efficiency; however the determination of the optimal inductor value is also a tradeoff between the efficiency vs. linearity of the envelope amplifier.","part":"1"},{"sec":"sec3","text":" This is because a smaller inductor \\$(4.7\\mu {\\rm H})\\$ provides higher switching frequency, which can be expressed by [2]:, where \\$D\\$ is the duty ratio, \\$V_{s{\\_}dc}\\$ and \\$V_{s{\\_}rms}\\$ are the average and root-mean-square value of the envelope signal respectively.","part":"1"}],"links":{"documentLink":"/document/4020498","pdfSize":"1129KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Y. Li, J. Lopez, J.D. Popp and D.Y.C. Lie, \"Experimental investigations and behavior modeling for monolithic quasi-class E SiGe PA linearization\", Proc. IEEE Int'l Conf. on Communication, Circuits and Systems (ICCCAS), Xiamen, China, pp. 1476-1480, May 25-27 (2008)","title":"Experimental investigations and behavior modeling for monolithic quasi-class E SiGe PA linearization","context":[{"sec":"sec1","text":" Recent research indicates that ET can be extended to switch-mode PAs and provide better system performance and TX linearity than EER, such as with higher gain at low output power, relaxed bandwidth requirement [1], [2], and lower sensitivity to timing mismatch [3].","part":"1"},{"sec":"sec3","text":"References [1], [3] have reported successful results that our monolithic SiGe class-E PA at 900MHz could pass the stringent low-band EDGE TX mask by using the open-loop ET technique, and ET provided better linearization than EER.","part":"1"}],"links":{"documentLink":"/document/4658013","pdfSize":"2035KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"H. Veenstra, G.A.M. Hurkx, D. van Goor, H. Brekelmans, and J.R. Long, \"Analyses and design of bias circuits tolerating output voltages above BVCEO\", IEEE J. Solid-State Circuits, vol. 40, no. 10, pp.2008-2018, Oct. (2005)","title":"Analyses and design of bias circuits tolerating output voltages above BVCEO","context":[{"sec":"sec2","text":" This is because unlike CMOS or GaAs HBTs, one can operate a Si BJT above its \\$BV_{CEO}\\$ but below its \\$BV_{CBO}\\$ limit, depending on the DC impedance presented to the base terminal for C-E amplifiers [4].","part":"1"}],"links":{"documentLink":"/document/1506888","pdfSize":"1103KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Singh, M. M. Oprysko, and D. Harame, \"Silicon Germanium: Technology, Modeling, and Design\", Wiley-IEEE Press, 2003, pp. 92","title":"Silicon Germanium: Technology, Modeling, and Design","context":[{"sec":"sec2","text":" To achieve best PAE and \\$P_{out}\\$ ~15-22dBm, SPICE simulations and measurement data show that a sensible device area for the last stage PA using high breakdown device can be \\$\\sim200\\sim 280\\mu {\\rm m}^{2}\\$, which gives simulated maximum collector current density \\$<0.5{\\rm mA}/\\mu {\\rm m}^{2}\\$, well within the measured HBT Safe Operation Area (SOA) [5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/047166720X"},"refType":"biblio","id":"ref5"},{"order":"6","text":"D.Y.C. Lie, J. Lopez and J.F. Rowland, \"Highly efficient class E SiGe power amplifier design for wireless sensor network applications\", Proc. IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Boston, MA, pp. 160-163, Sept. 30-Oct. 2 (2007)","title":"Highly efficient class E SiGe power amplifier design for wireless sensor network applications","context":[{"sec":"sec2","text":" To minimize variation of bondwire inductance for packaged parts, our recent study suggests that at least 4-5 downbonds should be used for 2.4GHz SiGe monolithic PA design with high PAE for 20+ dBm \\$P_{out}\\$ [6].","part":"1"},{"sec":"sec3","text":" For our 2-stage SiGe class-EPA, the measured peak cascaded PAE is around 50%, which is ~5% better than some of the best commercially available SiGe PA modules on the market [6].","part":"1"}],"links":{"documentLink":"/document/4351859","pdfSize":"319KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"N.D. Lopez, X. Jiang, D. Maksimovic, and Z. Popovic, \"Class-E power amplifier in a polar EDGE transmitter\", IEEE Int'l Microwave Symposium Digest (IMS), San Francisco, CA, pp. 785-788, June (2006)","title":"Class-E power amplifier in a polar EDGE transmitter","context":[{"sec":"sec2","text":" This is very different from the classical class-EPA equations where a quadratic relationship between \\$P_{out}\\$ vs. \\$V_{CC}\\$ is expected [7].","part":"1"}],"links":{"documentLink":"/document/4015024","pdfSize":"4746KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"D.Y.C. Lie et al., \"Highly-efficient monolithc class E SiGe power amplifier design at 900 and 2400MHz\", IEEE Trans. Circuits Syst. I, in press.","title":"Highly-efficient monolithc class E SiGe power amplifier design at 900 and 2400MHz","context":[{"sec":"sec2","text":" This interesting difference could be probably due to the low tank \\$Q\\$, imperfect harmonic termination and other non-ideal effects associated with monolithic RF SiGe PA design [8].","part":"1"}],"links":{"documentLink":"/document/4694008","pdfSize":"1723KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"F. Wang, D. Kimball, D.Y.C. Lie, P. Asbeck and L.E. Larson, \"A monolithic high-efficiency 2.4-GHz 20-dBm SiGe BiCMOS envelopetracking OFDM power amplifier\", IEEE J. Solid-State Circuits, vol. 42, no. 6, pp. 1271-1281, June (2007)","title":"A monolithic high-efficiency 2.4-GHz 20-dBm SiGe BiCMOS envelopetracking OFDM power amplifier","context":[{"sec":"sec3","text":" Our future work would involve decreasing the clipping effect by using a PAR \u201ccrest factor reduction\u201d algorithm, which can reduce the PAR of the transmitted waveform without excessively increasing the EVM [9].","part":"1"},{"sec":"sec3","text":" Once PAR of the transmitted waveform is reduced, the supply voltage for the envelope amplifier can be reduced to ~3.6V, enabling higher efficiency and easier integrated monolithically with our SiGe class-E PA [9].","part":"1"}],"links":{"documentLink":"/document/4214986","pdfSize":"1421KB"},"refType":"biblio","id":"ref9"}],"articleNumber":"5118188","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"SiGe class-E power amplifier with envelope tracking for mobile WiMAX/Wibro applications","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118188/","isConference":true,"htmlLink":"/document/5118188/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"SiGe class-E power amplifier with envelope tracking for mobile WiMAX/Wibro applications","articleId":"5118188","openAccessFlag":"F","title":"SiGe class-E power amplifier with envelope tracking for mobile WiMAX/Wibro applications","contentTypeDisplay":"Conferences","mlTime":"PT0.121746S","lastupdate":"2021-12-16","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118189,"references":[{"order":"1","text":"A. Sendonaris, E. Erkip, B. Aazhang, \"User cooperation diversity Part ISystem description,\" IEEE Trans. Commun., pp. 1927-1938, November 2003.","title":"User cooperation diversity Part ISystem description","context":[{"sec":"sec1","text":" It is based on the broadcast nature of the wireless medium and allows terminals which are in the coverage area of a source to forward an \u201coverheard\u201d version of the transmitted signal [1]\u2013[3].","part":"1"},{"sec":"sec1","text":" [1] the nodes can transmit and receive simultaneously, in practice the nodes are limited by the half-duplex constraint.","part":"1"}],"links":{"documentLink":"/document/1246003","pdfSize":"581KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"I. Krikidis, J. -C. Belfiore, \"Three scheduling schemes for Amplifyand-Forward relay environments,\" IEEE Commun. Letters, vol. 11, pp. 414-416, May 2007.","title":"Three scheduling schemes for Amplifyand-Forward relay environments","context":[{"sec":"sec1","text":" It is based on the broadcast nature of the wireless medium and allows terminals which are in the coverage area of a source to forward an \u201coverheard\u201d version of the transmitted signal [1]\u2013[2][3].","part":"1"}],"links":{"documentLink":"/document/4202091","pdfSize":"109KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"I. Krikidis, J. Thompson, S. McLaughlin, N. Goertz, \"Optimization issues for cooperative Amplify-and-Forward systems over block-fading channels,\" IEEE Trans. Vehic. Tech., vol. 57, pp. 2868-2884, Sept. 2008.","title":"Optimization issues for cooperative Amplify-and-Forward systems over block-fading channels","context":[{"sec":"sec1","text":" It is based on the broadcast nature of the wireless medium and allows terminals which are in the coverage area of a source to forward an \u201coverheard\u201d version of the transmitted signal [1]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/4441945","pdfSize":"2370KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. N. Laneman, D. N. C. Tse, G.W. Wornell, \"Cooperative divesrity in wireless networks: efficient protocols and outage behavior,\" IEEE Trans. Inf. Theory, vol. 50, pp. 3062-3080, Dec. 2004.","title":"Cooperative divesrity in wireless networks: Efficient protocols and outage behavior","context":[{"sec":"sec1","text":" [4] where time division multiplexing separate the source and relay transmissions.","part":"1"},{"sec":"sec1","text":" Our scheme achieves the same performance as the conventional AF strategy of [4] and a lower complexity than previous decoding-based superposition methods.","part":"1"},{"sec":"sec3","text":" The performance of the non-cooperation case and the conventional AF protocol [4] are given as reference results.","part":"1"}],"links":{"documentLink":"/document/1362898","pdfSize":"553KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Yang, J. -C. Belfiore, \"Towards the optimal Amplify-and-Forward cooperative diversity scheme,\" IEEE Trans. Inf. Theory, vol. 53, pp. 3114-3126, Sept. 2007.","title":"Towards the optimal Amplify-and-Forward cooperative diversity scheme","context":[{"sec":"sec1","text":" The first one supposes single-source systems and allows the source and relay to communicate simultaneously by using appropriate distributed space-time codes [5].","part":"1"}],"links":{"documentLink":"/document/4294174","pdfSize":"638KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"T. E. Hunter, A. Nosratina, \"Diversity through coded cooperation,\" IEEE Trans. Wireless Commun., vol. 5, pp. 283-289, Feb. 2006.","title":"Diversity through coded cooperation","context":[{"sec":"sec1","text":"The second solution supposes a system with two sources, and the basic idea is that each source transmits a \u201csuperimposed\u201d signal which contains its own data as well as an overheard version of the other source data [6].","part":"1"}],"links":{"documentLink":"/document/1611050","pdfSize":"416KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"L. Xiao, T. E. Fuja, J. Kliewer, D. J. Costello, \"Cooperative diversity based on code superposition,\" IEEE Proc. Int. Symp. Inform. Theory, Seattle, USA, pp. 2456-2460, July 2006.","title":"Cooperative diversity based on code superposition","context":[{"sec":"sec1","text":" This superposition can be performed in the code [7] or in the modulation domain [8], [9].","part":"1"}],"links":{"documentLink":"/document/4036412","pdfSize":"216KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"E. G. Larsson, B. R. Vojcic, \"Cooperative transmit diversity based on superposition modulation,\" IEEE Commun. Letters, pp. 778-780, Vol. 9, September 2005.","title":"Cooperative transmit diversity based on superposition modulation","context":[{"sec":"sec1","text":" This superposition can be performed in the code [7] or in the modulation domain [8], [9].","part":"1"}],"links":{"documentLink":"/document/1506700","pdfSize":"220KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Z. Ding, T. Ratnarajah, C. Cowan, \"On the performance of superposition cooperative diversity in wireless networks,\" IEEE Proc. Int. Symp. Inform. Theory, Seattle, USA, pp. 2714-2718, July 2006.","title":"On the performance of superposition cooperative diversity in wireless networks","context":[{"sec":"sec1","text":" This superposition can be performed in the code [7] or in the modulation domain [8], [9].","part":"1"}],"links":{"documentLink":"/document/4036466","pdfSize":"238KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"K. Azarian, H. E. Gamal, P. Schniter, \"On the achievable diversitymultilexing tradeoff in half-duplex cooperative channels,\" IEEE Trans. Inf. Theory, vol. 51, pp. 4152-4172, Dec. 2005.","title":"On the achievable diversitymultilexing tradeoff in half-duplex cooperative channels","context":[{"sec":"sec1","text":" On the other hand, AF superposition techniques [10] incorporate an AF component in the superposition process and do not require a decoding ability at the relays.","part":"1"},{"sec":"sec1","text":" It worth noting that conventional AF superposition techniques [10] suffer from error propagation as the noise terms continuously are transmitted between the partner nodes (ping-pong behavior).","part":"1"}],"links":{"documentLink":"/document/1542409","pdfSize":"837KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"IEEE Std 802.11g, \"Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications,\" IEEE Computer Society, 27 June 2003.","context":[{"sec":"sec1","text":" It is interesting for practical adaptive modulation systems which implement real modulations via the same quadrature-based circuits (i.e. 802.11g [11]).","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"J. G. Proakis, Digital communications, McGraw-Hill, Inc., New York, Third edition, 1995.","title":"Digital communications","context":[{"sec":"sec1","text":" The proposed solution uses the two orthogonal channels of quadrature modulation [12] in order to overlap a source transmission with a conventional Amplify-and-Forward (AF) relaying transmission, when real modulation are used.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"S. Haykin, Communication systems, John Wiley & Sons Canada, 4th edition, May 2000.","title":"Communication systems","context":[{"sec":"sec2","text":" Moreover, in order to avoid spectrum bandwidth changes, we suppose that for both modulation techniques (real and quadrature) we use the double sideband (DSB) mode [13].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"A. Ribeiro, X. Cai, G. B. Giannakis, \"Symbol error probabilities for general cooperative links,\" IEEE Trans. Wireless Commun., vol. 4, pp. 1264-1273, May 2005.","title":"Symbol error probabilities for general cooperative links","context":[{"sec":"sec2a","text":" The performance analysis of this scheme is well known in the literature and can be found in [14].","part":"1"}],"links":{"documentLink":"/document/1427716","pdfSize":"515KB"},"refType":"biblio","id":"ref14"}],"articleNumber":"5118189","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"An Amplify-and-Forward architecture for low spectral efficiencies","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"An Amplify-and-Forward architecture for low spectral efficiencies","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5118189/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5118189/","articleId":"5118189","openAccessFlag":"F","title":"An Amplify-and-Forward architecture for low spectral efficiencies","contentTypeDisplay":"Conferences","mlTime":"PT0.125909S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118191,"references":[{"order":"1","text":"E. Laskin, P. Chevalier, A. Chantre, B. Sautreuil, S. P. Voinigescu,\" 165-GHz Transceiver in SiGe Technology\", IEEE Journal of Solid-State Circuits, vol. 43, no. 5, pp. 1087-100, May. 2008.","title":"165-GHz Transceiver in SiGe Technology","context":[{"sec":"sec1","text":"Recent performance improvements driven by aggressive scaling of CMOS technology have made it possible to build low-cost radio receivers and transmitters requiring large bandwidths for high-rate data transmission [1]\u2013[2].","part":"1"}],"links":{"documentLink":"/document/4494662","pdfSize":"5033KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"B. Razavi, \"A 60-GHz CMOS Receiver Front-End\", IEEE Journal of Solid-State Circuits, vol. 41, no. 1, pp. 17-22, Jan. 2006.","title":"A 60-GHz CMOS Receiver Front-End","context":[{"sec":"sec1","text":"Recent performance improvements driven by aggressive scaling of CMOS technology have made it possible to build low-cost radio receivers and transmitters requiring large bandwidths for high-rate data transmission [1]\u2013[2].","part":"1"}],"links":{"documentLink":"/document/1564341","pdfSize":"537KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Michael and B. Pattan, \"Millimeter Wave Propagation: Spectrum Management Implications,\" IEEE Microwave Magazine\", pp. 54-62, Jun. 2005.","title":"Millimeter Wave Propagation: Spectrum Management Implications","context":[{"sec":"sec1","text":" Wideband amplifiers are the critical building blocks of broadband transceivers, the essential components of wireless communication networks [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Y. Liang, C. S. Aitchison, \"Gain performance of cascade of single stage distributed amplifiers,\" Electron. Lett., vol. 38, no. 15, pp. 1260-1261, Jul. 1995.","title":"Gain performance of cascade of single stage distributed amplifiers","context":[{"sec":"sec3","text":" The amplifier is composed of two cascaded DAs [4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19950828","pdfSize":"192KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. M. Pozar, \"Microwave Engineering,\" 3rd Edition, John Wiley & Sons Inc., 2005.","title":"Microwave Engineering","context":[{"sec":"sec2b","text":" According to the principle of distributed amplification, the gain of a DA can be written as [5]:  where \\$g_{{\\rm m}}\\$ is the transconductance of the gain cells, \\$N\\$ is the number of stages, \\$Z_{{\\rm g}}\\$ and \\$Z_{{\\rm d}}\\$ are characteristic impedances of gate and drain TLs, \\$\\alpha_{{\\rm g}}\\$ and \\$\\alpha_{{\\rm d}}\\$ are attenuation constants, and \\$l_{{\\rm g}}\\$ and \\$l_{{\\rm d}}\\$ are the length of segment lines at gate and drain, respectively.","part":"1"},{"sec":"sec2b","text":" In conventional DAs, because of TL loss, the number of stages is limited to the optimal number of stages which is [5]: \n\nFigure. 3.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"E. Sackinger, W. Guggenbuhl,\" A high-swing, high-impedance MOS cascode circuit,\" IEEE Journal of Solid-State Circuits, vol. 25, no. 1, pp. 289-298, Feb. 1990.","title":"A high-swing, high-impedance MOS cascode circuit","context":[{"sec":"sec3","text":" RGC presents larger output impedance and a higher gain compared to those of conventional cascode topologies [6].","part":"1"}],"links":{"documentLink":"/document/50316","pdfSize":"928KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M.-D. Tsai, H. Wang, J.-F. Kuan, C.-S. Chang, \"A 70GHz cascaded multistage distributed amplifier in 90nm CMOS technology,\" ISSCC Dig. Tech. Papers, pp. 402-403, Feb. 2005.","title":"A 70GHz cascaded multistage distributed amplifier in 90nm CMOS technology","context":[],"links":{"documentLink":"/document/1494039","pdfSize":"661KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"R.-C. Liu, T.-P. Wang, L. H. Lu, H. Wang, S. H. Wang, C. P. Chao, \"An 80GHz travelling-wave amplifier in a 90nm CMOS technology,\" ISSCC Dig. Tech. Papers, pp. 154-155, Feb. 2005.","title":"An 80GHz travelling-wave amplifier in a 90nm CMOS technology","context":[],"refType":"biblio","id":"ref8"},{"order":"9","text":"J.-C. Chien, L.-H. Lu, \"40Gb/s High-Gain Distributed Amplifiers with Cascaded Gain Stages in 0.18\u03bcm CMOS,\" ISSCC Dig. Tech. Papers, pp. 538-539, Feb. 2007.","title":"40Gb/s High-Gain Distributed Amplifiers with Cascaded Gain Stages in 0.18\u03bcm CMOS","context":[],"links":{"documentLink":"/document/4242503","pdfSize":"880KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"K. Moez, M. Elmasry, \"A 10dB 44GHz loss-compensated CMOS distributed amplifier,\" ISSCC Dig. Tech. Papers, pp.548-549, Feb. 2007.","title":"A 10dB 44GHz loss-compensated CMOS distributed amplifier","context":[],"links":{"documentLink":"/document/4242508","pdfSize":"636KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5118191","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A new loss-reduced distributed amplifier structure","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"A new loss-reduced distributed amplifier structure","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5118191/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5118191/","articleId":"5118191","openAccessFlag":"F","title":"A new loss-reduced distributed amplifier structure","contentTypeDisplay":"Conferences","mlTime":"PT0.119803S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118200,"references":[{"order":"1","text":"S. Haykin, Adaptive Filter Theory, MPrentice Hall, Upper Saddle River, New Jersey, 07458., 4 edition, 2002.","title":"Adaptive Filter Theory, MPrentice Hall","context":[{"sec":"sec1","text":"Adaptive filters have been commonly used in various applications including system identification, adaptive equalization, linear predictive coding, adaptive beamforming, adaptive noise and interference suppression [1].","part":"1"},{"sec":"sec3","text":"The convergence performance were evaluated by the excess MSE \\$J_{ex}(k)\\$ and the normalized misadjustment \\${\\cal M}(k)\\$ defined as [1]\n where \\$J_{min}=E(\\vert {\\bf w}^{H}{\\bf x}(k)\\vert ^{2}]\\$.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"R. Sharma, W.A. Sethares, and J.A. Bucklew, \"Asymptotic analysis of stochasic gradient-based adaptive filtering algorithms with general cost functions,\" Signal Processing, IEEE Transactions on, vol. 44, no. 9, pp. 2186-2194, Sep. 1996.","title":"Asymptotic analysis of stochasic gradient-based adaptive filtering algorithms with general cost functions","context":[{"sec":"sec1","text":" However, its major drawback is its slow convergence [2] and degraded robustness against non-Gaussian interference [3].","part":"1"}],"links":{"documentLink":"/document/536676","pdfSize":"897KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Shao and C.L. Nikias, \"Signal processing with fractional lower order moments: stable processes and their applications,\" Proceedings of the IEEE, vol. 81, no. 7, pp. 986-1010, Jul 1993.","title":"Signal processing with fractional lower order moments: Stable processes and their applications","context":[{"sec":"sec1","text":" However, its major drawback is its slow convergence [2] and degraded robustness against non-Gaussian interference [3].","part":"1"},{"sec":"sec1","text":" Most of these algorithms take one or combination of the three approaches: one is to use variable step size to achieve both fast convergence and low steady state errors [4], [5]; another approach is to use small-order affine projection algorithms [6], [5] to achieve the compromise between fast convergence and low computational complexity; yet the third approach is to use the higher or lower order statistics (other than the second moment by LMS) to improve convergence and robustness against non-Gaussian interference [3], [7].","part":"1"},{"sec":"sec1","text":" The third approach yields many robust algorithms including the normalized sign algorithm (NSA) or Least Absolute Deviation (LAD) [7], [8], fractional lower-order moment/statistic (FLOM or FLOS) algorithm [3], and least mean fourth-moment (LMF) algorithm.","part":"1"},{"sec":"sec2","text":" The FLOM algorithm computes \\$\\hat{{\\bf w}}(k)\\$ via [3], [9]\n where \\$\\mu(k)\\$ is the step size, the operation \\$z^{<p>}=z^{\\ast}\\vert z\\vert ^{p-1}\\$ with \\$()^{\\ast}\\$ denoting the conjugate and \\$\\vert \\cdot \\vert\\$ the absolute value.","part":"1"},{"sec":"sec2","text":" For a normal random variable \\$Z\\$, we have [3]\n where \\$\\Gamma(x)=\\int_{0}^{\\infty}t^{x-1}e^{-t}dt\\$ is the gamma function.","part":"1"}],"links":{"documentLink":"/document/231338","pdfSize":"2254KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Benesty, H. Rey, L.R. Vega, and S. Tressens, \"A nonparametric vss nlms algorithm,\" Signal Processing Letters, IEEE, vol. 13, no. 10, pp. 581-584, Oct. 2006.","title":"A nonparametric vss nlms algorithm","context":[{"sec":"sec1","text":" Most of these algorithms take one or combination of the three approaches: one is to use variable step size to achieve both fast convergence and low steady state errors [4], [5]; another approach is to use small-order affine projection algorithms [6], [5] to achieve the compromise between fast convergence and low computational complexity; yet the third approach is to use the higher or lower order statistics (other than the second moment by LMS) to improve convergence and robustness against non-Gaussian interference [3], [7].","part":"1"},{"sec":"sec1","text":" Our derivation of the new algorithm follows a similar procedure as that in [4] which derives a non-parametric VSS-NLMS algorithm, leading to a generalization of the VSS-NLMS.","part":"1"},{"sec":"sec2","text":" However, in the presence of noise, a better criterion [4] is to set \\$({\\bf w}-\\hat{{\\bf w}}(k)]^{H}{\\bf x}(k)=0\\$ for all \\$k\\$.","part":"1"}],"links":{"documentLink":"/document/1703532","pdfSize":"390KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"H.-C. Shin, A.H. Sayed, and W.-J. Song, \"Variabl step-size nlms and affine projection algorithms,\" IEEE Signal Processing Letters, vol. 11, no. 2, pp. 132-135, Feb. 2004.","title":"Variabl step-size nlms and affine projection algorithms","context":[{"sec":"sec1","text":" Most of these algorithms take one or combination of the three approaches: one is to use variable step size to achieve both fast convergence and low steady state errors [4], [5]; another approach is to use small-order affine projection algorithms [6], [5] to achieve the compromise between fast convergence and low computational complexity; yet the third approach is to use the higher or lower order statistics (other than the second moment by LMS) to improve convergence and robustness against non-Gaussian interference [3], [7].","part":"1"}],"links":{"documentLink":"/document/1261961","pdfSize":"491KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K. Ozeki and T. Umeda, \"An adaptive filtering algorithm using an orthogonal projection to an affine subspace and its properties,\" Electron. Comm. Jpn., vol. 67-A, no. 5, pp. 19-27, May 1984.","title":"An adaptive filtering algorithm using an orthogonal projection to an affine subspace and its properties","context":[{"sec":"sec1","text":" Most of these algorithms take one or combination of the three approaches: one is to use variable step size to achieve both fast convergence and low steady state errors [4], [5]; another approach is to use small-order affine projection algorithms [6], [5] to achieve the compromise between fast convergence and low computational complexity; yet the third approach is to use the higher or lower order statistics (other than the second moment by LMS) to improve convergence and robustness against non-Gaussian interference [3], [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/ecja.4400670503"},"refType":"biblio","id":"ref6"},{"order":"7","text":"E. Masry and F. Bullo, \"Convergence analysis of the sign algorithm for adaptive filtering,\" IEEE Transactions on Information Theory, vol. 41, no. 2, pp. 489-495, Mar. 1995.","title":"Convergence analysis of the sign algorithm for adaptive filtering","context":[{"sec":"sec1","text":" Most of these algorithms take one or combination of the three approaches: one is to use variable step size to achieve both fast convergence and low steady state errors [4], [5]; another approach is to use small-order affine projection algorithms [6], [5] to achieve the compromise between fast convergence and low computational complexity; yet the third approach is to use the higher or lower order statistics (other than the second moment by LMS) to improve convergence and robustness against non-Gaussian interference [3], [7].","part":"1"},{"sec":"sec1","text":" The third approach yields many robust algorithms including the normalized sign algorithm (NSA) or Least Absolute Deviation (LAD) [7], [8], fractional lower-order moment/statistic (FLOM or FLOS) algorithm [3], and least mean fourth-moment (LMF) algorithm.","part":"1"}],"links":{"documentLink":"/document/370150","pdfSize":"729KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"G. Arce, Nonlinear Signal Processing, John Wiley, INC, NY, 2005.","title":"Nonlinear Signal Processing","context":[{"sec":"sec1","text":" The third approach yields many robust algorithms including the normalized sign algorithm (NSA) or Least Absolute Deviation (LAD) [7], [8], fractional lower-order moment/statistic (FLOM or FLOS) algorithm [3], and least mean fourth-moment (LMF) algorithm.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0471691852"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Yahong Rosa Zheng, Genshe Chen, and Erik Blasch, \"A normalized fractionally lower-order moment algorithm for space-time adaptive processing,\" Orlando, FL, Oct. 2007, IEEE Military Communications Conference.","context":[{"sec":"sec1","text":"It has been shown [9] that the FLOM algorithm (LMP with \\$1\\leq p\\leq 2\\$) performs well in non-Gaussian interference environment with faster convergence but higher steady state errors than the LMS algorithm when the order \\$p\\$ is smaller.","part":"1"},{"sec":"sec2","text":" The FLOM algorithm computes \\$\\hat{{\\bf w}}(k)\\$ via [3], [9]\n where \\$\\mu(k)\\$ is the step size, the operation \\$z^{<p>}=z^{\\ast}\\vert z\\vert ^{p-1}\\$ with \\$()^{\\ast}\\$ denoting the conjugate and \\$\\vert \\cdot \\vert\\$ the absolute value.","part":"1"},{"sec":"sec3","text":" The probability density function of the compound-K distribution is given by [9]\n where \\$K_{\\nu}\\$ is the modified Bessel function of the second kind and with order \\$\\nu\\$.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"S. Ben Jebara and H. Besbes, \"Variable step size filtered sign algorithm for acoustic echo cancellation,\" Electronics Letters, vol. 39, no. 12, pp. 936-938, Jun 2003.","title":"Variable step size filtered sign algorithm for acoustic echo cancellation","context":[{"sec":"sec1","text":" Several VSS-sign algorithms [10] or VSS mixed-norm [11] have also been reported in the literature.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20030583","pdfSize":"258KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"E.V. Papoulis and T. Stathaki, \"A normalized robust mixed-norm adaptive algorithm for system identification,\" Signal Processing Letters, IEEE, vol. 11, no. 1, pp. 56-59, Jan. 2004.","title":"A normalized robust mixed-norm adaptive algorithm for system identification","context":[{"sec":"sec1","text":" Several VSS-sign algorithms [10] or VSS mixed-norm [11] have also been reported in the literature.","part":"1"}],"links":{"documentLink":"/document/1255924","pdfSize":"253KB"},"refType":"biblio","id":"ref11"}],"articleNumber":"5118200","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A new variable step-size fractional lower-order moment algorithm for non-Gaussian interference environments","publisher":"IEEE","htmlAbstractLink":"/document/5118200/","isDynamicHtml":true,"displayDocTitle":"A new variable step-size fractional lower-order moment algorithm for non-Gaussian interference environments","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118200/","xploreDocumentType":"Conference Publication","articleId":"5118200","openAccessFlag":"F","title":"A new variable step-size fractional lower-order moment algorithm for non-Gaussian interference environments","contentTypeDisplay":"Conferences","mlTime":"PT0.265775S","lastupdate":"2021-08-14","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118213,"references":[{"order":"1","text":"S. Haykin, \"Neural networks : a comprehensive foundation\", Prentice Hall, July, 1998.","title":"Neural networks : A comprehensive foundation","context":[{"sec":"sec1","text":"Artificial neural networks (ANNs) have a wide range of applications including, but not limited to, signal processing, system control, function approximation, and optimization [1], [2].","part":"1"},{"sec":"sec1","text":" Several different activation functions are available today including the sigmoid, hyperbolic tangent (tanh), and step functions [1], [2].","part":"1"},{"sec":"sec3","text":" The linear segments were selected to be \\$y=x\\$ for the interval [0,1], and \\$y=1\\$ for [1], [8], which will be referred to as segment-1 and segment-2, respectively.","part":"1"},{"sec":"sec3","text":"As mentioned earlier, the RALUT module contains the difference between the linear approximation \\$y=x\\$ and tanh for the range [0,1], and the difference between the linear approximation of \\$y=1\\$ and tanh for the range [1], [8].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"D.E. Rumelhart and J.L. McClelland and the PDP Research Group,\"Parallel Distributed Processing, Vol. 1: Foundations\", The MIT Press, July, 1987.","context":[{"sec":"sec1","text":"Artificial neural networks (ANNs) have a wide range of applications including, but not limited to, signal processing, system control, function approximation, and optimization [1], [2].","part":"1"},{"sec":"sec1","text":" Several different activation functions are available today including the sigmoid, hyperbolic tangent (tanh), and step functions [1], [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Krips, T. Lammert, and A. Kummert ,\"FPGA implementation of a neural network for a real-time hand tracking system\", Proc. 1st IEEE Int. Workshop on Electronic Design, Test and Applications (DELTA), Christchurch, New Zealand, 29-31 January 2002, pp. 313-317.","title":"FPGA implementation of a neural network for a real-time hand tracking system","context":[{"sec":"sec1","text":" ANNs were typically implemented only in software until recently, wherein their hardware implementation has become important [3], [4]; this is largely due to the performance gains of hardware systems compared to software implementations.","part":"1"}],"links":{"documentLink":"/document/994637","pdfSize":"289KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A.R. Omondi, and J.C. Rajapakse, \"Neural networks in FPGAs\". Proc. 9th Int. Conf. on Neural Information Processing (ICONIP), Singapore, 18-22 November 2002, vol. 2, pp. 954-959.","title":"Neural networks in FPGAs","context":[{"sec":"sec1","text":" ANNs were typically implemented only in software until recently, wherein their hardware implementation has become important [3], [4]; this is largely due to the performance gains of hardware systems compared to software implementations.","part":"1"}],"links":{"documentLink":"/document/1198202","pdfSize":"539KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"K. Basterretxea and J.M. Tarela and I. Del Campo, \"Approximation of sigmoid function and the derivative for hardware implementation of artificial neurons\",IEE Proceedings - Circuits, Devices and Systems, vol. 151, no. 1, pp. 18-24, February 2004.","title":"Approximation of sigmoid function and the derivative for hardware implementation of artificial neurons","context":[{"sec":"sec1","text":" Several different approaches exist for the hardware implementation of the activation functions, including piecewise linear approximation, piecewise non-linear approximation, and lookup tables (LUTs) [5], [6], [9], [10].","part":"1"},{"sec":"sec2a","text":" This is the most widely used method to approximate the activation function [5], [6], [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cds:20030607","pdfSize":"611KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K. Basterretxea and J.M. Tarela, \"Approximation of sigmoid function and the derivative for artificial neurons\", advances in neural networks and applications, WSES Press, Athens, pp.397-401, 2001.","title":"Approximation of sigmoid function and the derivative for artificial neurons","context":[{"sec":"sec1","text":" Several different approaches exist for the hardware implementation of the activation functions, including piecewise linear approximation, piecewise non-linear approximation, and lookup tables (LUTs) [5], [6], [9], [10].","part":"1"},{"sec":"sec2a","text":" This is the most widely used method to approximate the activation function [5], [6], [7].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"C. Lin and J. Wang, \"A digital circuit design of hyperbolic tangent sigmoid function for neural networks\", IEEE International Symposium on Circuits and Systems (ISCAS), pp. 856-859, May 2008.","title":"A digital circuit design of hyperbolic tangent sigmoid function for neural networks","context":[{"sec":"sec2a","text":" This is the most widely used method to approximate the activation function [5], [6], [7].","part":"1"}],"links":{"documentLink":"/document/4541553","pdfSize":"144KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"K. Leboeuf, A.H. Namin, R. Muscedere, H. Wu, and M. Ahmadi, \"High Speed VLSI Implementation of the Hyperbolic Tangent Sigmoid Function\", Third International Conference on Convergence and hybrid Information Technology, accepted, November 2008.","title":"High Speed VLSI Implementation of the Hyperbolic Tangent Sigmoid Function","context":[{"sec":"sec2b","text":"With this approach, the function is approximated by a limited number of uniformly distributed points [8], [10].","part":"1"},{"sec":"sec3","text":" The linear segments were selected to be \\$y=x\\$ for the interval [0,1], and \\$y=1\\$ for [1], [8], which will be referred to as segment-1 and segment-2, respectively.","part":"1"},{"sec":"sec3","text":"As mentioned earlier, the RALUT module contains the difference between the linear approximation \\$y=x\\$ and tanh for the range [0,1], and the difference between the linear approximation of \\$y=1\\$ and tanh for the range [1], [8].","part":"1"},{"sec":"sec5","text":" The second row of the tables present the lookup table approximations of the tanh function, while the third row presents the range addressable lookup table approximations [8].","part":"1"}],"links":{"documentLink":"/document/4682175","pdfSize":"311KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"H.K. Kwan, \"Simple sigmoid-like activation function suitable for digital hardware implementation\" Electronic Letters,vol. 28, no. 15, pp. 1379-1380, July 1992 .","title":"Simple sigmoid-like activation function suitable for digital hardware implementation","context":[{"sec":"sec1","text":" Several different approaches exist for the hardware implementation of the activation functions, including piecewise linear approximation, piecewise non-linear approximation, and lookup tables (LUTs) [5], [6], [9], [10].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19920877","pdfSize":"181KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"F. Piazza, A. Uncini, and M. Zenobi, \"Neural networks with digital LUT activation functions\", Proceedings of 1993 International Joint Conference on Neural Networks, IJCNN, pp. 1401-1404, October 1993.","title":"Neural networks with digital LUT activation functions","context":[{"sec":"sec1","text":" Several different approaches exist for the hardware implementation of the activation functions, including piecewise linear approximation, piecewise non-linear approximation, and lookup tables (LUTs) [5], [6], [9], [10].","part":"1"},{"sec":"sec2b","text":"With this approach, the function is approximated by a limited number of uniformly distributed points [8], [10].","part":"1"}],"links":{"documentLink":"/document/716806","pdfSize":"343KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"R. Muscedere, V. Dimitrov, G.A. Jullien, and W.C. Miller,\"Efficient techniques for binary-to-multidigit multidimensional logarithmic number system conversion using range-addressable look-up tables\", IEEE Transactions on Computers, vol. 54, no. 3, pp. 257-271, March 2005.","title":"Efficient techniques for binary-to-multidigit multidimensional logarithmic number system conversion using range-addressable look-up tables","context":[{"sec":"sec3","text":" This can be highly efficient in situations where the output does not change over certain input ranges [11].","part":"1"}],"links":{"documentLink":"/document/1388191","pdfSize":"2460KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"M. Zhang, S. Vassiliadis, and J.G. Delgago-Frias, \"Sigmoid generators for neural computing using piecewise approximations\" IEEE Trans. Comput. vol. 45, no. 9, pp. 1045-1049, 1996.","title":"Sigmoid generators for neural computing using piecewise approximations","context":[{"sec":"sec2c","text":"The main drawback of this method is that it makes use of multipliers, which results in a low conversion speed, however accurate approximations can be achieved [12].","part":"1"}],"links":{"documentLink":"/document/537127","pdfSize":"506KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5118213","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Efficient hardware implementation of the hyperbolic tangent sigmoid function","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118213/","htmlLink":"/document/5118213/","displayDocTitle":"Efficient hardware implementation of the hyperbolic tangent sigmoid function","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isConference":true,"articleId":"5118213","openAccessFlag":"F","title":"Efficient hardware implementation of the hyperbolic tangent sigmoid function","contentTypeDisplay":"Conferences","mlTime":"PT0.308849S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118214,"references":[{"order":"1","text":"L. Sellami and R. W. Newcomb, \"Ear-Type analog and digital systems,\" Recent Research Developments in Circuits and Systems Vol. 1 edited by S. G. Pandalai, Trivandurm, India: Research Signpost, pp. 59-83, 1996.","title":"Ear-Type analog and digital systems","context":[{"sec":"sec1","text":" This correction method originally proposed in [1]\u2013[2] is that we create an ear type system of the human auditory system, particularly the hearing sensitivity and its characteristics for which another ear type system inverse to this system can then be developed.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"P. Gomez, V. Rodellar, and R. Newcomb, \"A PARCOR characterization of the ear for hearing aids,\" Proceedings of the IEEE, Vol. 70, No. 12, pp. 1464-1466, December 1982.","title":"A PARCOR characterization of the ear for hearing aids","context":[{"sec":"sec1","text":" This correction method originally proposed in [1]\u2013[2] is that we create an ear type system of the human auditory system, particularly the hearing sensitivity and its characteristics for which another ear type system inverse to this system can then be developed.","part":"1"}],"links":{"documentLink":"/document/1456783","pdfSize":"394KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"D.T. Kemp, \"Stimulated acoustic emissions from within the human auditory system,\" Journal of Acoustical Society of America, Vol. 64, No. 5, pp. 1368-1391, November 1978.","title":"Stimulated acoustic emissions from within the human auditory system","context":[{"sec":"sec1","text":" The stimulated acoustical emission signal detected in the human ears known as transiently evoked oto-acoustic emission (TEOAE) or also named as Kemp echo [3] was utilized to model the cochlea which is useful and accepted worldwide as a reliable method for hearing loss diagnosis in hospitals today due to its inexpensive, fast, effective and especially noninvasive properties.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1121/1.382104"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. T. Jacobson, The auditory brainstem response. San Diego: College Hill Press, 1985.","title":"The auditory brainstem response","context":[{"sec":"sec1","text":" Its waveform lasts about ten milliseconds and consists of five to seven major peaks which are believed to generate from the cochlea, the auditory nerves, the cochlear nucleus, and the brainstem pathway up until the first part of the lateral lemniscus [4].","part":"1"},{"sec":"sec4","text":" The reason [4]\u2013[6], [13] is that evoked potential from a click stimulus whose broad frequency spectrum is mainly in the high region is consequently dominated by the activities from the high frequency region of the cochlea (basal part) and high frequency sensitive neurons.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Katz, Handbook of clinical audiology. Baltimore, USA: Lippincott Williams and Wilkins, 2002.","title":"Handbook of clinical audiology","context":[{"sec":"sec1","text":" Also, ABR is highly affected by cochlear and retrocochlear pathologies, so hearing function disorders and tumors can be diagnosed by comparing measured responses with established normative values [5]\u2013[6].","part":"1"},{"sec":"sec4","text":" The reason [4]\u2013[5][6], [13] is that evoked potential from a click stimulus whose broad frequency spectrum is mainly in the high region is consequently dominated by the activities from the high frequency region of the cochlea (basal part) and high frequency sensitive neurons.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"J. W. Hall III, New handbook of auditory evoked responses. Boston, USA: Pearson Education, 2007.","title":"New handbook of auditory evoked responses","context":[{"sec":"sec1","text":" Also, ABR is highly affected by cochlear and retrocochlear pathologies, so hearing function disorders and tumors can be diagnosed by comparing measured responses with established normative values [5]\u2013[6].","part":"1"},{"sec":"sec4","text":" The reason [4]\u2013[6], [13] is that evoked potential from a click stimulus whose broad frequency spectrum is mainly in the high region is consequently dominated by the activities from the high frequency region of the cochlea (basal part) and high frequency sensitive neurons.","part":"1"},{"sec":"sec4","text":" Some examples of ABR measurement with the aids [15] and in cochlear implant patients [6] show the potential of improved sound perception by using the correction of responses investigated here.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"A. Hodge, W. Zhen, and R. W. Newcomb, \"On the inverse of Hopfield-type dynamical neural networks,\" Proceedings of the 29th Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, USA, pp. 881-884, October 30 - November 2, 1995.","title":"On the inverse of Hopfield-type dynamical neural networks","context":[{"sec":"sec1","text":" The way to inverse the Hopfield network was motivated by [7]\u2013[8].","part":"1"}],"links":{"documentLink":"/document/540826","pdfSize":"285KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"L. Sellami and R. W. Newcomb, \"An inverse Hollis-Paulos artificial neural network,\" IEEE Transactions on Neural Networks, Vol. 9, No. 5, pp. 979-986, September 1998.","title":"An inverse Hollis-Paulos artificial neural network","context":[{"sec":"sec1","text":" The way to inverse the Hopfield network was motivated by [7]\u2013[8].","part":"1"}],"links":{"documentLink":"/document/712175","pdfSize":"198KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"J. J. Hopfield, \"Neurons with graded response have collective computational properties like those of two-state neurons,\" Proceedings of the National Academy of Sciences of the United States of America, Vol. 81, No. 10, pp. 3088-3092, May 1984.","title":"Neurons with graded response have collective computational properties like those of two-state neurons","context":[{"sec":"sec2a","text":"The Hopfield artificial neural network [9] has been of interest in system identification with its simple structure suitable for a hardware realization.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1073/pnas.81.10.3088"},"refType":"biblio","id":"ref9"},{"order":"10","text":"L. A. Zadeh and C. A. Desoer, Linear system theory the state space approach, New York, USA: McGraw-Hill Inc., 1963.","title":"Linear system theory the state space approach","context":[{"sec":"sec2b","text":" The inverse and converse systems [10] and the approach of using the differential value of the output from the forward system as the input to the inverse system to avoid the need for vector or matrix inversions are applied to the nonlinear case [11] with our network.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"R. M. Hirschorn, \"Invertibility of nonlinear control systems,\" Society for Industrial and Applied Mathmatics (SIAM) Journal of Control and Optimization, Vol. 17, No. 2, pp. 289-297, March 1979.","title":"Invertibility of nonlinear control systems","context":[{"sec":"sec2b","text":" The inverse and converse systems [10] and the approach of using the differential value of the output from the forward system as the input to the inverse system to avoid the need for vector or matrix inversions are applied to the nonlinear case [11] with our network.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/0317022"},"refType":"biblio","id":"ref11"},{"order":"12","text":"MAICO Diagnostic, Operation instruction MB21. Berlin, Germany: MAICO Diagnostic GMBH, 2003.","context":[],"refType":"biblio","id":"ref12"},{"order":"13","text":"K. E. Hecox, \"Role of auditory brainstem response in the selection of hearing aids,\" Ear and Hearing, Vol. 4, No. 1, pp. 51-55, January/February 1983.","title":"Role of auditory brainstem response in the selection of hearing aids","context":[{"sec":"sec4","text":" The reason [4]\u2013[6], [13] is that evoked potential from a click stimulus whose broad frequency spectrum is mainly in the high region is consequently dominated by the activities from the high frequency region of the cochlea (basal part) and high frequency sensitive neurons.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1097/00003446-198301000-00009"},"refType":"biblio","id":"ref13"},{"order":"14","text":"A. S. Sedra and K. C. Smith, Microelectronic Circuits, 2nd edition, Holt Rinehard and Winston Series in Electrical Engineering, Oxford University Press, USA, 1987.","title":"Microelectronic Circuits","context":[{"sec":"sec4","text":" The transistorized circuit using basic differential pairs and current mirrors [14] is also given but some scaling is needed before final hardware implementation.","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"M. P. Gorga, J. K. Reiland, and K. A. Beauchaine, \"Auditory brainstem responses in a case of high-frequency conductive hearing loss,\" Journal of Speech and Hearing Disorders, Vol. 50, No. 4, pp. 346-350, November 1985.","title":"Auditory brainstem responses in a case of high-frequency conductive hearing loss","context":[{"sec":"sec4","text":" Some examples of ABR measurement with the aids [15] and in cochlear implant patients [6] show the potential of improved sound perception by using the correction of responses investigated here.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1044/jshd.5004.346"},"refType":"biblio","id":"ref15"}],"articleNumber":"5118214","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Modeling and noninvasive correction of auditory disorders with inverse artificial neural network","publisher":"IEEE","htmlAbstractLink":"/document/5118214/","isDynamicHtml":true,"displayDocTitle":"Modeling and noninvasive correction of auditory disorders with inverse artificial neural network","isConference":true,"htmlLink":"/document/5118214/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5118214","openAccessFlag":"F","title":"Modeling and noninvasive correction of auditory disorders with inverse artificial neural network","contentTypeDisplay":"Conferences","mlTime":"PT0.42275S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118215,"references":[{"order":"1","text":"Z. Feng and A. Michel. \"Robustness analysis of a class of discrete-time recurrent neural networks under perturbations,\" IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, vol. 46, no. 12, pp. 1482-1486, 1999.","title":"Robustness analysis of a class of discrete-time recurrent neural networks under perturbations","context":[{"sec":"sec1","text":" Thereby many important theoretical results have since been available in the literature (see, e.g., [1], [2], [5], [6], [11], and the references therein).","part":"1"}],"links":{"documentLink":"/document/809550","pdfSize":"179KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Q. Gan and C. Harris, \"Linearization and state estimation of unknown discrete-time nonlinear dynamic systems using recurrent neurofuzzy networks,\" IEEE Transactions on Systems, Man and Cybernetics, Part B: Cybernetics, vol. 29, no. 6, pp. 802-817, 1999.","title":"Linearization and state estimation of unknown discrete-time nonlinear dynamic systems using recurrent neurofuzzy networks","context":[{"sec":"sec1","text":" Thereby many important theoretical results have since been available in the literature (see, e.g., [1], [2], [5], [6], [11], and the references therein).","part":"1"}],"links":{"documentLink":"/document/809034","pdfSize":"504KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"H. Gao and T. Chen, \"New results on stability of discrete-time systems with time-varying state delay,\" IEEE Transactions on Automatic Control, vol. 52, no. 2, pp. 328-334, 2007.","title":"New results on stability of discrete-time systems with time-varying state delay","context":[{"sec":"sec2","text":" [3], [4], [8].","part":"1"}],"links":{"documentLink":"/document/4099494","pdfSize":"286KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"H. Gao, J. Lam, C. Wang, and Y. Wang, \"Delay-dependent output-feedback stabilisation of discrete-time systems with time-varying state delay,\" IEE Proceedings-Control Theory and Applications, vol. 151, no. 6, pp. 691-698, 2004.","title":"Delay-dependent output-feedback stabilisation of discrete-time systems with time-varying state delay","context":[{"sec":"sec2","text":"The assumption on time delay \\$d(k)\\$ is very general and has been adopted in many papers, e.g. [3], [4], [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cta:20040822","pdfSize":"297KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Y. He, M. Wu, and J. She, \"An improved global asymptotic stability criterion for delayed cellular neural networks,\" IEEE Transactions on Neural Networks, vol. 17, no. 1, pp. 250-252, 2006.","title":"An improved global asymptotic stability criterion for delayed cellular neural networks","context":[{"sec":"sec1","text":" Thereby many important theoretical results have since been available in the literature (see, e.g., [1], [2], [5], [6], [11], and the references therein).","part":"1"}],"links":{"documentLink":"/document/1593710","pdfSize":"111KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"L. Jin, P. Nikiforuk, and M. Gupta, \"Absolute stability conditions for discrete-time recurrent neural networks,\" IEEE Transactions on Neural Networks, vol. 5, no. 6, pp. 954-964, 1994.","title":"Absolute stability conditions for discrete-time recurrent neural networks","context":[{"sec":"sec1","text":" Thereby many important theoretical results have since been available in the literature (see, e.g., [1], [2], [5], [6], [11], and the references therein).","part":"1"}],"links":{"documentLink":"/document/329693","pdfSize":"922KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"P. Liu and Q. Han, \"Discrete-time analogs for a class of continuous-time recurrent neural networks,\" IEEE Transactions on Neural Networks, vol. 18, no. 5, pp. 1343-1355, 2007.","title":"Discrete-time analogs for a class of continuous-time recurrent neural networks","context":[{"sec":"sec1","text":" First, since the discretization cannot preserve the dynamics of a continuous-time system even for a small sampling period, the study on the dynamics of discrete-time neural networks is crucially needed [7].","part":"1"}],"links":{"documentLink":"/document/4298120","pdfSize":"457KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Y. Liu, Z. Wang, A. Serrano, and X. Liu, \"Discrete-time recurrent neural networks with time-varying delays: Exponential stability analysis,\" Physics Letters A, vol. 362, nos. 5-6, pp. 480-488, 2007.","title":"Discrete-time recurrent neural networks with time-varying delays: Exponential stability analysis","context":[{"sec":"sec2","text":"The above assumption on the activation function has been widely used in many papers dealing with the problem of stability analysis of neural networks, see, for example, [8], [13].","part":"1"},{"sec":"sec2","text":"The assumption on time delay \\$d(k)\\$ is very general and has been adopted in many papers, e.g. [3], [4], [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.physleta.2006.10.073"},"refType":"biblio","id":"ref8"},{"order":"9","text":"S. Mohamad and K. Gopalsamy, \"Exponential stability of continuous-time and discrete-time cellular neural networks with delays,\" Applied Mathematics and Computation, vol. 135, no. 1, pp. 17-38, 2003.","title":"Exponential stability of continuous-time and discrete-time cellular neural networks with delays","context":[{"sec":"sec1","text":" In [9], a discrete analogue has been established by using a new method to discretize the continuous-time model, and a globally exponentially stable condition has been proposed.","part":"1"},{"sec":"sec1","text":" It is noted that the stability criterion given in [9] is delay independent, which is inevitably conservative due to its ignorance of the delay size, so it has been improved in some recent papers.","part":"1"},{"sec":"sec1","text":" In [13], by utilizing the free-weighting matrix approach and using a new assumption of activation function, a delay-dependent stability condition has been obtained, which is less conservative than [9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0096-3003(01)00299-5"},"refType":"biblio","id":"ref9"},{"order":"10","text":"S. Mou, H. Gao, W. Qiang, and K. Chen, \"New delay-dependent exponential stability for neural networks with time delay,\" IEEE Transactions on Systems, Man and Cybernetics, Part B: Cybernetics, vol. 38, no. 2, pp. 571-576, 2008.","title":"New delay-dependent exponential stability for neural networks with time delay","context":[{"sec":"sec1","text":" Second, time delays, which are frequently encountered in neural networks in electronic implementations, can aversely affect the dynamic behaviors of neural networks (see, e.g., [10], [12], [14], [15], [16]).","part":"1"}],"links":{"documentLink":"/document/4436071","pdfSize":"147KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"K. Patan, \"Stability analysis and the stabilization of a class of discrete-time dynamic neural networks,\" IEEE Transactions on Neural Networks, vol. 18, no. 3, pp. 660-673, 2007.","title":"Stability analysis and the stabilization of a class of discrete-time dynamic neural networks","context":[{"sec":"sec1","text":" Thereby many important theoretical results have since been available in the literature (see, e.g., [1], [2], [5], [6], [11], and the references therein).","part":"1"}],"links":{"documentLink":"/document/4182402","pdfSize":"874KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"S. Senan and S. Arik, \"Global robust stability of bidirectional associative memory neural networks with multiple time delays,\" IEEE Transactions on Systems, Man and Cybernetics, Part B: Cybernetics, vol. 37, no. 5, pp. 1375-1381, 2007.","title":"Global robust stability of bidirectional associative memory neural networks with multiple time delays","context":[{"sec":"sec1","text":" Second, time delays, which are frequently encountered in neural networks in electronic implementations, can aversely affect the dynamic behaviors of neural networks (see, e.g., [10], [12], [14], [15], [16]).","part":"1"}],"links":{"documentLink":"/document/4305287","pdfSize":"136KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Q. Song and Z. Wang, \"A delay-dependent LMI approach to dynamics analysis of discrete-time recurrent neural networks with time-varying delays,\" Physics Letters A, vol. 368, nos. 1-2, pp. 134-145, 2007.","title":"A delay-dependent LMI approach to dynamics analysis of discrete-time recurrent neural networks with time-varying delays","context":[{"sec":"sec1","text":" In [13], by utilizing the free-weighting matrix approach and using a new assumption of activation function, a delay-dependent stability condition has been obtained, which is less conservative than [9].","part":"1"},{"sec":"sec1","text":" Though the criterion in [17] has been proved to be more effective than that in [13], it is found that they still leave much room for improvement, which motivates the present study.","part":"1"},{"sec":"sec2","text":"The above assumption on the activation function has been widely used in many papers dealing with the problem of stability analysis of neural networks, see, for example, [8], [13].","part":"1"},{"sec":"sec4","text":" Now assume the lower bound is \\$d_{m}=2\\$, and by\nutilizing the condition in [13] and [17], the maximum delays of upper bound are both \\$d_{M}=11\\$.","part":"1"},{"sec":"sec4","text":" From Table 1 we can see that Theorem 1 is less conservative than the criterion proposed in [13] and [17].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.physleta.2007.03.088"},"refType":"biblio","id":"ref13"},{"order":"14","text":"Z. Wang, Y. Liu, M. Li, and X. Liu, \"Stability analysis for stochastic cohenlcgrossberg neural networks with mixed time delays,\" IEEE Transactions on Neural Networks, vol. 17, no. 3, pp. 814-820, 2006.","title":"Stability analysis for stochastic cohenlcgrossberg neural networks with mixed time delays","context":[{"sec":"sec1","text":" Second, time delays, which are frequently encountered in neural networks in electronic implementations, can aversely affect the dynamic behaviors of neural networks (see, e.g., [10], [12], [14], [15], [16]).","part":"1"}],"links":{"documentLink":"/document/1629105","pdfSize":"236KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"S. Xu, J. Lam, and D. Ho, \"A new LMI condition for delay-dependent asymptotic stability of delayed hop.eld neural networks,\" IEEE Transactions on Circuits and Systems-II: Express Briefs, vol. 53, no. 3, pp. 230-234, 2006.","title":"A new LMI condition for delay-dependent asymptotic stability of delayed hop.eld neural networks","context":[{"sec":"sec1","text":" Second, time delays, which are frequently encountered in neural networks in electronic implementations, can aversely affect the dynamic behaviors of neural networks (see, e.g., [10], [12], [14], [15], [16]).","part":"1"}],"links":{"documentLink":"/document/1605440","pdfSize":"141KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"S. Xu, J. Lam, D. Ho, and Y. Zou, \"Improved global robust asymptotic stability criteria for delayed cellular neural networks,\" IEEE Transactions on Systems, Man and Cybernetics, Part B: Cybernetics, vol. 35, no. 6, pp. 1317-1321, 2005.","title":"Improved global robust asymptotic stability criteria for delayed cellular neural networks","context":[{"sec":"sec1","text":" Second, time delays, which are frequently encountered in neural networks in electronic implementations, can aversely affect the dynamic behaviors of neural networks (see, e.g., [10], [12], [14], [15], [16]).","part":"1"}],"links":{"documentLink":"/document/1542276","pdfSize":"171KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"B. Zhang, S. Xu, and Y. Zou, \"Improved delay-dependent exponential stability criteria for discrete-time recurrent neural networks with time-varying delays,\" Neurocomputing, vol. 72, nos. 1-3, pp. 321-330, 2008.","title":"Improved delay-dependent exponential stability criteria for discrete-time recurrent neural networks with time-varying delays","context":[{"sec":"sec1","text":" And in [17], the authors have studied the exponential stability for discrete-time recurrent neural networks with time-varying delays by using a new Lyapunov functional, and an exponential stability criterion has been proposed.","part":"1"},{"sec":"sec1","text":" Though the criterion in [17] has been proved to be more effective than that in [13], it is found that they still leave much room for improvement, which motivates the present study.","part":"1"},{"sec":"sec4","text":"Consider a discrete-time recurrent neural network system in (1) with the following parameters which has been studied in [17].","part":"1"},{"sec":"sec4","text":" Now assume the lower bound is \\$d_{m}=2\\$, and by\nutilizing the condition in [13] and [17], the maximum delays of upper bound are both \\$d_{M}=11\\$.","part":"1"},{"sec":"sec4","text":" From Table 1 we can see that Theorem 1 is less conservative than the criterion proposed in [13] and [17].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.neucom.2008.01.006"},"refType":"biblio","id":"ref17"}],"articleNumber":"5118215","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A study of asymptotic stability for delayed recurrent neural networks","publisher":"IEEE","htmlAbstractLink":"/document/5118215/","displayDocTitle":"A study of asymptotic stability for delayed recurrent neural networks","isConference":true,"htmlLink":"/document/5118215/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118215","openAccessFlag":"F","title":"A study of asymptotic stability for delayed recurrent neural networks","contentTypeDisplay":"Conferences","mlTime":"PT0.229547S","lastupdate":"2021-12-11","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118220,"references":[{"order":"1","text":"B. Pankiewicz, M. Wojcikowski, S. Szczepanski and Y. Sun, \"A feild programmable analog array for cmos continuous-time ota-c filter applications\", <em>IEEE Journal of Solid-State Circuits</em>, vol. 37, pp. 125-136, 2002.","title":"A feild programmable analog array for cmos continuous-time ota-c filter applications","context":[{"sec":"sec1","text":" Recently, some field programmable analog arrays have been developed [1]\u2013[3] to facilitate analog signal processing.","part":"1"}],"links":{"documentLink":"/document/982418","pdfSize":"450KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J. Becker, F. Henrici, S. Trendelenburg, M. Ortmanns and Y. Manoli, \"A feild programmable analog array of 55 digitally tunable otas in a hexagonal lattice\", <em>IEEE Journal of Solid-State Circuits</em>, vol. 43, pp. 2759-2768, 2008.","title":"A feild programmable analog array of 55 digitally tunable otas in a hexagonal lattice","context":[{"sec":"sec1","text":" Recently, some field programmable analog arrays have been developed [1]\u2013[2][3] to facilitate analog signal processing.","part":"1"}],"links":{"documentLink":"/document/4684635","pdfSize":"2387KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. M. Twigg, <em>Floating Gate Based Large-Scale Field-Programmable Analog Array for Analog Signal Processing</em>, 2006.","title":"Floating Gate Based Large-Scale Field-Programmable Analog Array for Analog Signal Processing","context":[{"sec":"sec1","text":" Recently, some field programmable analog arrays have been developed [1]\u2013[3] to facilitate analog signal processing.","part":"1"},{"sec":"sec2","text":"The large-scale reconfigurable sensory chip demonstrated in this paper adopts the architecture of floating-gate based Reconfigurable Analog Signal Processors (RASPs) that are composed of switch matrices and CABs as shown in Fig. 2 [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Basu, C. M. Twigg, S. Brink, P. E. Hasler, C. Petre, S. Ramakrishnan, et al., \"Rasp 2.8: A new generation of floating-gate based field programmable analog array\", <em>IEEE Proceedings of the Custom Integrated Circuits Conference</em>, Sep. 2008.","title":"Rasp 2.8: A new generation of floating-gate based field programmable analog array","context":[{"sec":"sec2","text":" Floating-gate techniques have been used to compensate for the offsets of these analog components, such as input pair and current mirror mismatch in the OTAs [4].","part":"1"},{"sec":"sec2","text":" This programming circuitry is designed to program more than 200 floating-gate transistors per second [4].","part":"1"}],"links":{"documentLink":"/document/4672061","pdfSize":"374KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S.-Y. Peng, M. S. Quershi, P. E. Hasler, A. Basu and F. L. Degertekin, \"A charge-based low-power high-snr capacitive sensing interface circuit\", <em>IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications</em>, vol. 55, pp. 1863-1872, 2008.","title":"A charge-based low-power high-snr capacitive sensing interface circuit","context":[{"sec":"sec3","text":"A low-power high-SNR capacitive sensing charge amplifier [5] is synthesized in a USI block by enabling the proper floating-gate switches as shown in Fig. 7.","part":"1"}],"links":{"pdfSize":"1490KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"R. R. Harrison and C. Charles, \"A low-power low-noise cmos amplifier for neural recording applications\", <em>IEEE Journal of Solid-State Circuits</em>, vol. 38, no. 6, pp. 958-965, 2003.","title":"A low-power low-noise cmos amplifier for neural recording applications","context":[{"sec":"sec3","text":"Capacitors in the USI block can be switched into the charge amplifier topology to replace the microphone sensor as the input capacitance forming a low-power low-noise voltage amplifier [6].","part":"1"}],"links":{"documentLink":"/document/1201998","pdfSize":"641KB"},"refType":"biblio","id":"ref6"}],"articleNumber":"5118220","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A large-scale Reconfigurable Smart Sensory Chip","publisher":"IEEE","displayDocTitle":"A large-scale Reconfigurable Smart Sensory Chip","htmlAbstractLink":"/document/5118220/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5118220/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118220","openAccessFlag":"F","title":"A large-scale Reconfigurable Smart Sensory Chip","contentTypeDisplay":"Conferences","mlTime":"PT0.080147S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118221,"references":[{"order":"1","text":"S. Mihalas and E. Niebur, \"A generalized linear integrate-and-fire neural model produces diverse spiking behaviors\", <em>Neural Computation 2008</em>.","title":"A generalized linear integrate-and-fire neural model produces diverse spiking behaviors","context":[{"sec":"sec1","text":" Unlike the Izhikevich model, however, all of the terms in the model have a biophysical interpretation [1].","part":"1"},{"sec":"sec2b","text":" When comparing our simulated results (in section IV) with those given in [1] we see that our modifications have not impacted on the performance of the neural model.","part":"1"},{"sec":"sec5","text":"The five behaviors not included in this model are: mixed mode, afterpotentials, basal bistability, preferred frequency and spike latency [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1162/neco.2008.12-07-680","pdfSize":"271KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. R. Schultz and M. A. Jabri, \"Analogue vlsi \u2018integrate-and-fire\u2019 neuron with frequency adaptation\", <em>Electronics Letters</em>, vol. 31, 1995.","title":"Analogue vlsi \u2018integrate-and-fire\u2019 neuron with frequency adaptation","context":[{"sec":"sec1","text":" The majority of silicon neurons used in neuromorphic systems are based on the Integrate-And-Fire (IF) model [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19950932","pdfSize":"204KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"G. Indiveri, E. Chicca and R. Douglas, \"A low-power adaptive integrate-and-fire neuron circuit\", <em>IEEE ISCAS</em>, vol. 4, pp. 820-823, 2003.","title":"A low-power adaptive integrate-and-fire neuron circuit","context":[{"sec":"sec1","text":" These silicon models are very low power [3], however, they can only produce simple spiking behaviors.","part":"1"}],"links":{"pdfSize":"369KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"B. Linares-Barranco, E. Sanchez-Sinencio, A. Rodriguez-Vazquez and J. L. Huertas, \"A cmos implementation of fitzhugh-nagumo neuron model\", <em>Solid-State Circuits IEEE Journal of</em>, vol. 26, 1991.","title":"A cmos implementation of fitzhugh-nagumo neuron model","context":[{"sec":"sec1","text":" Other silicon neuron types based on the FitzHugh-Nagumo, oscillatory model [4], the Resonate-And-Fire model [5], and the Hindmarsh-Rose model [6], are also limited in the spiking or bursting behaviors that they display.","part":"1"}],"links":{"documentLink":"/document/92015","pdfSize":"961KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"K. Nakada, T. Asai and H. Hayashi, \"Analog vlsi implementation of resonate-and-fire neuron\", <em>International Journal of Neural Systems</em>, vol. 16, pp. 445-456, 2006.","title":"Analog vlsi implementation of resonate-and-fire neuron","context":[{"sec":"sec1","text":" Other silicon neuron types based on the FitzHugh-Nagumo, oscillatory model [4], the Resonate-And-Fire model [5], and the Hindmarsh-Rose model [6], are also limited in the spiking or bursting behaviors that they display.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1142/S0129065706000846"},"refType":"biblio","id":"ref5"},{"order":"6","text":"L. Y. Jun, L. Jihyun, Y. Kim, J. Ayers, A. Volkovskii, A. Selverston, et al., \"Low power real time electronic neuron vlsi design using subthreshold technique\", <em>IEEE ISCAS</em>, vol. 4, pp. 744-747, 2004.","title":"Low power real time electronic neuron vlsi design using subthreshold technique","context":[{"sec":"sec1","text":" Other silicon neuron types based on the FitzHugh-Nagumo, oscillatory model [4], the Resonate-And-Fire model [5], and the Hindmarsh-Rose model [6], are also limited in the spiking or bursting behaviors that they display.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"E. Izhikevich, \"Simple model of spiking neurons\", <em>IEEE Transactions on Neural Networks</em>, vol. 14, pp. 1569-1572, 2003.","title":"Simple model of spiking neurons","context":[{"sec":"sec1","text":"The Izhikevich neural model was proposed in [7] and is shown to produce most types of behaviors exhibited by cortical neurons.","part":"1"}],"links":{"documentLink":"/document/1257420","pdfSize":"381KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Wijekoon and P. Dudek, \"Compact silicon neuron circuit with spiking and bursting behavior\", <em>Neural Networks</em>, vol. 21, pp. 524-534, 2008.","title":"Compact silicon neuron circuit with spiking and bursting behavior","context":[{"sec":"sec1","text":" This neural model was used as the basis for the silicon neuron presented in [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.neunet.2007.12.037"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. Hill, \"Excitation and accommodation in nerve\", <em>Proc. Roy. Soc. B</em>, vol. 119, pp. 305355, 1936.","title":"Excitation and accommodation in nerve","context":[{"sec":"sec1","text":" While both variable threshold (introduced by Hill in 1936 [9]) and spike-induced currents have been used before, the novelty of this particular model relies in showing that using linear equations for the spike-induced currents and a linear threshold adaptation a large variety of spiking patterns can be obtained.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1098/rspb.1936.0012"},"refType":"biblio","id":"ref9"},{"order":"10","text":"R. B. Stein, \"Some models of neuronal variability\", <em>Biophys. J</em>, vol. 7, pp. 37-68, 1967.","title":"Some models of neuronal variability","context":[{"sec":"sec2a","text":"The Mihalas-Niebur neural model is a generalized version of the leaky integrate-and-fire model [10].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0006-3495(67)86574-3"},"refType":"biblio","id":"ref10"},{"order":"11","text":"R. Vogelstein, U. Mallik, J. Vogelstein and G. Cauwenberghs, \"Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses\", <em>IEEE Transactions on Neural Networks</em>, vol. 18, pp. 253-265, 2007.","title":"Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses","context":[{"sec":"sec3","text":" This same model has been used and explained in other silicon neuron chips [11].","part":"1"}],"links":{"documentLink":"/document/4049838","pdfSize":"1744KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"E. Izhikevich, \"Which model to use for cortical spiking neurons\", <em>IEEE Transactions on Neural Networks</em>, vol. 15, no. 5, pp. 1063-1070, 2004.","title":"Which model to use for cortical spiking neurons","context":[{"sec":"sec4","text":" This is the most common type of excitatory neuron in the mammalian neocortex [12].","part":"1"},{"sec":"sec4","text":" Other neurons (such as the chattering neurons in cat neocortex [12]) fire periodic bursts of spikes when simulated (3C).","part":"1"}],"links":{"documentLink":"/document/1333071","pdfSize":"252KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"M. Kouh and T. Poggio, \"A canonical neural circuit for cortical nonlinear operations\", <em>Neural Computation</em>, vol. 20, no. 6, pp. 1427-1451, 2008.","title":"A canonical neural circuit for cortical nonlinear operations","context":[{"sec":"sec5","text":" This is particularly important if we intend to model the interactions between different types of neurons on the same chip or to investigate the possibility of a canonical neural circuit for computing distinct neural operations [13].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1162/neco.2008.02-07-466","pdfSize":"778KB"},"refType":"biblio","id":"ref13"}],"articleNumber":"5118221","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A switched capacitor implementation of the generalized linear integrate-and-fire neuron","publisher":"IEEE","htmlAbstractLink":"/document/5118221/","displayDocTitle":"A switched capacitor implementation of the generalized linear integrate-and-fire neuron","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118221/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118221","openAccessFlag":"F","title":"A switched capacitor implementation of the generalized linear integrate-and-fire neuron","contentTypeDisplay":"Conferences","mlTime":"PT0.558141S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118228,"references":[{"order":"1","text":"D.J. Michael and R.M. Wightman, \"Electrochemical monitoring of biogenic amine neurotransmission in real time,\" Journal of Pharmaceutical and Biomedical Analysis, vol 19, pp 33-46, 1999.","title":"Electrochemical monitoring of biogenic amine neurotransmission in real time","context":[{"sec":"sec1","text":" This method offers high temporal resolution at the cost of poor selectivity [1].","part":"1"},{"sec":"sec1","text":"The cyclic potential employed in FSCV generates a large periodic background current due to charging and discharging of the double layer capacitance at the electrode-electrolyte interface [1], [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0731-7085(98)00145-9"},"refType":"biblio","id":"ref1"},{"order":"2","text":"D.L. Robinson, B.J. Venton, M.L.A. Heien, and R.M. Wightman, \"Detecting subsecond dopamine release with fast-scan cyclic voltametry in vivo,\" Clinical Chemistry, vol 49, pp 1763-1773, 2003.","title":"Detecting subsecond dopamine release with fast-scan cyclic voltametry in vivo","context":[{"sec":"sec1","text":" The high selectivity in this method comes as a result of the cyclic redox potential [2] that generates a unique cyclic voltammogram corresponding to each chemical.","part":"1"},{"sec":"sec1","text":"The cyclic potential employed in FSCV generates a large periodic background current due to charging and discharging of the double layer capacitance at the electrode-electrolyte interface [1], [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1373/49.10.1763"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R.J. Reay, S.P. Kounaves, and G.T.A. Kovacs, \"An integrated CMOS potentiostat for miniaturized electroanalytical instrumentation,\" IEEE Int. Solid-State Circuits Conference (ISSCC'94), pp. 162-163, 1994.","title":"An integrated CMOS potentiostat for miniaturized electroanalytical instrumentation","context":[{"sec":"sec1","text":"A number of single-ended integrated potentiostats have been reported [3], [4], [5], [6].","part":"1"}],"links":{"documentLink":"/document/344686","pdfSize":"327KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"R. Genov, M. Stanacevic, M. Naware, G. Cauwenberghs, and N. Thakor, \"16-channel Integrated potentiostat for distributed neurochemical sensing,\" IEEE T. Circuits and Systems I, vol. 53, no. 11, pp. 2371-2376, November 2006.","title":"16-channel Integrated potentiostat for distributed neurochemical sensing","context":[{"sec":"sec1","text":"A number of single-ended integrated potentiostats have been reported [3], [4], [5], [6].","part":"1"}],"links":{"documentLink":"/document/4012345","pdfSize":"1116KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M. Stanacevic, K. Murari, G. Cauwenberghs, and N. Thakor, \"16-channel wide-range VLSI potentiostat array,\" IEEE Trans. Biomedical Circuits and Systems, 2004.","title":"16-channel wide-range VLSI potentiostat array","context":[{"sec":"sec1","text":"A number of single-ended integrated potentiostats have been reported [3], [4], [5], [6].","part":"1"}],"links":{"documentLink":"/document/1454176","pdfSize":"666KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Bandyopadhyay, G. Mulliken, G. Cauwenberghs, and N. Thakor, \"VLSI potentiostat array for distributed electrochemical neural recording,\" IEEE Int. Circuits and Systems (ISCAS'02), vol. 2, pp. 740-743, May 26-29, 2002.","title":"VLSI potentiostat array for distributed electrochemical neural recording","context":[{"sec":"sec1","text":"A number of single-ended integrated potentiostats have been reported [3], [4], [5], [6].","part":"1"}],"links":{"documentLink":"/document/1011459","pdfSize":"415KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"A. Hassibi and T.H. Lee, \"A Programmable electrochemical biosensor array in 0.18\u03bcm standard CMOS,\" IEEE Int. Solid-State Circuits Conference, vol 1, pp 564-565, 2005.","title":"A Programmable electrochemical biosensor array in 0.18\u03bcm standard CMOS","context":[{"sec":"sec1","text":" An array of 50 potentiostats which employ a pseudo-differential architecture is presented in [7].","part":"1"}],"links":{"documentLink":"/document/1494120","pdfSize":"3280KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Augustyniak, C. Paulus, R. Brederlow, N. Persike, G. Hartwich, D. Schmitt-Landsiedel, and R. Thewes, \"A 24x16 CMOS-based chrono-coulometric DNA Microarray,\" IEEE Int. Solid-State Circuits Conference, vol 1, pp 59-68, 2006.","title":"A 24x16 CMOS-based chrono-coulometric DNA Microarray","context":[{"sec":"sec1","text":" A \\$24\\times 16\\ 400\\mu {\\rm m}\\$-pitch array of integrated potentiostats for DNA detection is presented in [8] in which a front end circuit converts the charge generated at differential electrodes to an analog voltage.","part":"1"}],"links":{"documentLink":"/document/1696034","pdfSize":"968KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"K. Murari, M. Stanacevic, G. Cauwenberghs, and N. Thakor, \"Integrated Potentiostat for Neurotransmitter Sensing,\" IEEE Engineering in medicine and biology magazine, vol. 24, 2005.","title":"Integrated Potentiostat for Neurotransmitter Sensing","context":[],"links":{"documentLink":"/document/1549726","pdfSize":"1218KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"R.F.B. Turner, D.J. Harrrison, and H.P. Baltes, \"A CMOS potentiostat for amperometric chemical sensors,\" IEEE Journal of Solid-State Circuits, vol. 22, 1987.","title":"A CMOS potentiostat for amperometric chemical sensors","context":[],"links":{"documentLink":"/document/1052753","pdfSize":"1044KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5118228","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A fully differential CMOS potentiostat","publisher":"IEEE","htmlAbstractLink":"/document/5118228/","displayDocTitle":"A fully differential CMOS potentiostat","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118228/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118228","openAccessFlag":"F","title":"A fully differential CMOS potentiostat","contentTypeDisplay":"Conferences","mlTime":"PT0.344211S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118230,"references":[{"order":"1","text":"A. G. Dempster and M. D. Macleod, \"Use of minimum-adder multiplier blocks in fir digital filters,\" IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 9, pp. 569-577, Sept. 1995.","title":"Use of minimum-adder multiplier blocks in fir digital filters","context":[{"sec":"sec1","text":"Over the last two decades, the complexity of implementing TDF FIR filters has been minimized by modelling the multiplier block [1]\u2013[5] as a Multiple Constant Multiplication (MCM) problem [2].","part":"1"}],"links":{"documentLink":"/document/466647","pdfSize":"932KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Potkonjak, M. B. Srivastava, and A. P. Chandrakasan, \"Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination,\" IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 15, no. 2, pp. 151-165, Feb. 1996.","title":"Multiple constant multiplications: Efficient and versatile framework and algorithms for exploring common subexpression elimination","context":[{"sec":"sec1","text":"Over the last two decades, the complexity of implementing TDF FIR filters has been minimized by modelling the multiplier block [1]\u2013[2][5] as a Multiple Constant Multiplication (MCM) problem [2].","part":"1"}],"links":{"documentLink":"/document/486662","pdfSize":"1756KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Martinez-Peiro, E. I. Boemo, and L. Wanhammar, \"Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm,\" IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 3, pp. 196-203, Mar. 2002, 1057-7130.","title":"Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm","context":[{"sec":"sec1","text":"Over the last two decades, the complexity of implementing TDF FIR filters has been minimized by modelling the multiplier block [1]\u2013[3][5] as a Multiple Constant Multiplication (MCM) problem [2].","part":"1"},{"sec":"sec3","text":" A CSD implementation and a non- pipelined NRSCSE [3] optimized implementation of the MCM block are used to demonstrate the effectiveness of our structural adder optimization.","part":"1"},{"sec":"sec3","text":"The area reduction over CSD implementation by [3] is small due to the Boolean optimization made by Synopsys Design Compiler.","part":"1"},{"sec":"sec3","text":" The combination of the proposed scheme and [3] reduced the area by 2.96% to 13.13% and after discounting the saving due to the MCM block optimization of [3], the actual synthesis results still exceed the expected saving of 2.03%, 2.63% and 4.58% from theoretical estimation for these filters.","part":"1"}],"links":{"documentLink":"/document/1013866","pdfSize":"299KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"F. Xu, C.-H. Chang, and C. C. Jong, \"Contention resolution algorithm for common subexpression elimination in digital filter design,\" IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 10, pp. 695-700, Oct. 2005.","title":"Contention resolution algorithm for common subexpression elimination in digital filter design","context":[{"sec":"sec1","text":"Over the last two decades, the complexity of implementing TDF FIR filters has been minimized by modelling the multiplier block [1]\u2013[4][5] as a Multiple Constant Multiplication (MCM) problem [2].","part":"1"}],"links":{"documentLink":"/document/1519662","pdfSize":"256KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. L. Maskell, \"Design of efficient multiplierless fir filters,\" IET Circuits, Devices & Systems, vol. 1, no. 2, pp. 175-180, April 2007.","title":"Design of efficient multiplierless fir filters","context":[{"sec":"sec1","text":"Over the last two decades, the complexity of implementing TDF FIR filters has been minimized by modelling the multiplier block [1]\u2013[5] as a Multiple Constant Multiplication (MCM) problem [2].","part":"1"},{"sec":"sec3","text":"The proposed method was evaluated using Example 2 from [12] (Filter A), Example 1 from [11] (Filter B) and Filter 3 from [5] (Filter C).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/iet-cds:20060201","pdfSize":"217KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K. Johansson, O. Gustafsson, and L. Wanhammar, \"A detailed complexity model for multiple constant multiplication and an algorithm to minimize the complexity,\" in Proc. 2005 European Conf. Circuit Theory and Design, vol. 3, 28 Aug.-2 Sept. 2005, pp. III/465-III/468 vol. 3.","title":"A detailed complexity model for multiple constant multiplication and an algorithm to minimize the complexity","context":[{"sec":"sec1","text":" Recently, more accurate results have been reported by using the Full Adder (FA) count as the cost metric [6], [7].","part":"1"}],"links":{"documentLink":"/document/1523161","pdfSize":"243KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"L. Aksoy, E. Costa, P. Flores, and J. Monteiro, \"Optimization of area in digital fir filters using gate-level metrics,\" in Proc. 44th ACM/IEEE Design Automation Conference, 2007. DAC '07, 4-8 June 2007, pp. 420-423.","title":"Optimization of area in digital fir filters using gate-level metrics","context":[{"sec":"sec1","text":" Recently, more accurate results have been reported by using the Full Adder (FA) count as the cost metric [6], [7].","part":"1"}],"links":{"documentLink":"/document/4261219","pdfSize":"259KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"B. C. Wong and H. Samueli, \"A 200-mhz all-digital qam modulator and demodulator in 1.2-\u03bcm cmos for digital radio applications,\" IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 1970-1980, Dec. 1991.","title":"A 200-mhz all-digital qam modulator and demodulator in 1.2-\u03bcm cmos for digital radio applications","context":[{"sec":"sec1","text":"In [8], a technique called MSB-Fix is used to avoid sign extension.","part":"1"},{"sec":"sec1","text":" In [8], the FIR filter in the all-digital modem has only \\$N=20\\$ taps.","part":"1"}],"links":{"documentLink":"/document/104191","pdfSize":"1201KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"K. Suzuki, H. Ochi, and S. Kinjo, \"A design of fir filter using csd with minimum number of registers,\" in Proc. IEEE Asia Pacific Conf. on Circuits Syst. 1996., 18-21 Nov. 1996, pp. 227-230.","context":[{"sec":"sec2","text":" The authors of [9] suggest a ratio of 1: 0.6 ~ 0.8 for FA:FF.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"TSMC 0.18m Process 1.8-Volt SAGE-XTM Standard Cell Library Databook, 4th ed. Sunnyvale, CA: Artisan Components Inc., Sept. 2003.","title":"TSMC 0.18m Process 1.8-Volt SAGE-XTM Standard Cell Library Databook","context":[{"sec":"sec2","text":" The TSMC \\$0.18\\mu {\\rm m}\\$ standard cell library [10], which is used for our simulation, contains a variety of FFs with areas measured from 53.2 to \\$86.5\\mu {\\rm m}^{2}\\$ and a standard FA cell has an area of \\$69.9\\mu {\\rm m}^{2}\\$.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"Y. C. Lim and S. Parker, \"Discrete coefficient fir digital filter design based upon an lms criteria,\" IEEE Trans. Circuits Syst., vol. 30, no. 10, pp. 723-739, Oct. 1983.","title":"Discrete coefficient fir digital filter design based upon an lms criteria","context":[{"sec":"sec2","text":"\nBit width analysis for tapped-delay line signals of Filter 1 of [11].","part":"1"},{"sec":"sec2","text":" Fig. 2 shows the analysis of Filter Example 1 of [11].","part":"1"},{"sec":"sec3","text":"The proposed method was evaluated using Example 2 from [12] (Filter A), Example 1 from [11] (Filter B) and Filter 3 from [5] (Filter C).","part":"1"}],"links":{"documentLink":"/document/1085295","pdfSize":"1648KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"H. Samueli, \"An improved search algorithm for the design of multiplierless fir filters with powers-of-two coefficients,\" IEEE Trans. Circuits Syst., vol. 36, no. 7, pp. 1044-1047, July 1989.","title":"An improved search algorithm for the design of multiplierless fir filters with powers-of-two coefficients","context":[{"sec":"sec3","text":"The proposed method was evaluated using Example 2 from [12] (Filter A), Example 1 from [11] (Filter B) and Filter 3 from [5] (Filter C).","part":"1"}],"links":{"documentLink":"/document/31347","pdfSize":"404KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5118230","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Optimization of structural adders in fixed coefficient transposed direct form FIR filters","publisher":"IEEE","htmlAbstractLink":"/document/5118230/","displayDocTitle":"Optimization of structural adders in fixed coefficient transposed direct form FIR filters","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118230/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118230","openAccessFlag":"F","title":"Optimization of structural adders in fixed coefficient transposed direct form FIR filters","contentTypeDisplay":"Conferences","mlTime":"PT0.399121S","lastupdate":"2021-08-14","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118231,"references":[{"order":"1","text":"I. W. Selesnick, R. G. Baraniuk and N. C. Kingsbury, \"The Dual-Tree Complex Wavelet Transform,\" IEEE Signal Process. Magazine, vol. 22 pp. 123-151, Nov. 2005.","title":"The Dual-Tree Complex Wavelet Transform","context":[{"sec":"sec1","text":"\\$M\\$-band dual-tree complex wavelet transform \\$(M{\\bf DT}{\\BBC}{\\bf W}{\\bf T})\\$ I can achieves near shift-invariance and rich directional selectivity and shows better performance than discrete wavelet transform in image processing applications [1] [2].","part":"1"},{"sec":"sec2a","text":" Analytic function plays an important role in attaining high directionality and shift-invariance [1].","part":"1"},{"sec":"sec2a","text":" The scaling and the wavelet functions of DTCWT \\$\\{\\psi^{(1)}, \\psi^{(2)}\\}\\$ are related to the analytic function by forming the Hilbert transform pair [1].","part":"1"},{"sec":"sec2a","text":"Actually, the MDTCWT has attractive features and shows better performance in several applications [1] [2].","part":"1"}],"links":{"documentLink":"/document/1550194","pdfSize":"2497KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"C. Chaux, L. Duval and J.-C. Pesquet, \"Image Analysis Using a Dual-Tree M-Band Wavelet Transform,\" IEEE Trans. Signal Process., vol. 15, no. 8, pp. 2397-2412, Aug. 2006.","title":"Image Analysis Using a Dual-Tree M-Band Wavelet Transform","context":[{"sec":"sec1","text":"\\$M\\$-band dual-tree complex wavelet transform \\$(M{\\bf DT}{\\BBC}{\\bf W}{\\bf T})\\$ I can achieves near shift-invariance and rich directional selectivity and shows better performance than discrete wavelet transform in image processing applications [1] [2].","part":"1"},{"sec":"sec1","text":" Whereas it is a powerful tool for practical signal processing, it is difficult to design the \\$M{\\bf DT}{\\BBC}{\\bf W}{\\bf T}\\$ with FIR filters, due to the Hilbert transform pair condition [2].","part":"1"},{"sec":"sec1","text":" Generally, if a subband filter in primal filter bank is FIR, the corresponding filter in dual filter bank is no longer FIR [2].","part":"1"},{"sec":"sec2a","text":" In that case, the condition for \\$\\{H_{k}^{(1)}(z), H_{k}^{(2)}(z)\\}\\$ is expressed by the following equations [2]:\n\nwhere \\$d\\in {\\BBZ}\\$ denotes the delay between the primal and dual FBs, \\$\\forall p\\in\\{0, \\ldots, [{M\\over 2}]-1\\} \\forall\\omega\\in[{2\\pi \\over M}p, {2_\\pi \\over M}(p+1))\\$, and\n\nin which \\$k\\in\\{1, \\ldots, M-1\\}\\$.","part":"1"},{"sec":"sec2a","text":"Actually, the MDTCWT has attractive features and shows better performance in several applications [1] [2].","part":"1"},{"sec":"sec2a","text":" Even if the primal FB consists of FIR filters, corresponding subband filters in the dual FB become IIR filters [2].","part":"1"}],"links":{"documentLink":"/document/1658102","pdfSize":"3886KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"I. Bayram, I. W. Selesnick, \"On the Dual-Tree Complex Wavelet Packet and M-band Transform,\" IEEE Trans. Signal Process., vol. 56, no. 6, pp. 2298-2310, June 2008.","title":"On the Dual-Tree Complex Wavelet Packet and M-band Transform","context":[{"sec":"sec1","text":" Although Selesnick proposed an efficient design of DTCWT with FIR, the number of band is restricted to \\$2^{r}\\$ [3].","part":"1"},{"sec":"sec2a","text":" Selesnick proposed an effective design of approximate MDTCWT with FIR called dual tree complex wavelet packet [3].","part":"1"}],"links":{"documentLink":"/document/4483707","pdfSize":"686KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Viholainen, T. H. Stitz; J. Alhava, T. Ihalainen, M. Renfors, \"Complex modulated critically sampled filter banks based on cosine and sine modulation,\" in Proc. Int. Conf. Acoustics, Speech, Signal Processing (ICASSP), Orlando, FL, May 2002, pp. 1165-1168.","title":"Complex modulated critically sampled filter banks based on cosine and sine modulation","context":[{"sec":"sec1","text":"This study focuses on the cosine-sine modulated filter banks (CSMFBs) proposed in [4].","part":"1"},{"sec":"sec2b","text":"Cosine-sine modulated filter bank has been proposed in [4] as an extension of traditional cosine modulated filter banks as presented in [5].","part":"1"},{"sec":"sec2b","text":" These filters \\$h_{k}^{(1)}(n)\\$ and \\$h_{k}^{(2)}(n)\\$ are defined as follows [4]:\n where \\$k=0, \\ldots, M-1,\\ \\theta_{k}=(-1)^{k}{\\pi \\over 4}\\$ and \\$p(n)\\$ is the prototype filter.","part":"1"}],"links":{"documentLink":"/document/1009970","pdfSize":"360KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. D. Koipillai and P. P. Vaidyanathan \"Cosine-modulated FIR filter banks satisfying perfect reconstruction\" IEEE Trans. Signal Process., vol. 40, pp. 770-783, Apr. 1992.","title":"Cosine-modulated FIR filter banks satisfying perfect reconstruction","context":[{"sec":"sec2b","text":"Cosine-sine modulated filter bank has been proposed in [4] as an extension of traditional cosine modulated filter banks as presented in [5].","part":"1"},{"sec":"sec6","text":" For the exact perfect reconstruction condition, we use the lattice structure parameterization [5].","part":"1"}],"links":{"documentLink":"/document/127951","pdfSize":"1095KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"T. Q. Nguyen and R. D. Koilpillai, \"The theory and design of arbitrary length cosine-modulated filter banks and wavelets, satisfying perfect reconstruction,\" IEEE Trans. Signal Process., vol. 44, pp. 473-483, Mar. 1996.","title":"The theory and design of arbitrary length cosine-modulated filter banks and wavelets, satisfying perfect reconstruction","context":[{"sec":"sec2b","text":" The \\$2M\\$-CSMFB can be designed for any \\$M\\$ and the filter length \\$N: =2mM+m_{1}(0\\leq m_{1}\\leq 2M-1)\\$ [6].","part":"1"}],"links":{"documentLink":"/document/489021","pdfSize":"1074KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"N. G. Kingsbury, \"Complex wavelets for shift invariant analysis and filtering of signals,\" Appl. and Comput. Harmon. Anal., vol. 10, no. 3, pp. 234-253, May 2001.","title":"Complex wavelets for shift invariant analysis and filtering of signals","context":[{"sec":"sec5","text":" As well as the \\${\\bf DT}{\\BBC}{\\bf WT}\\$) shift-invariance can be formulated as the following equation [7]:\n\nwhere \\$\\forall r\\in {\\BBZ}\\$ denotes the shift and \\$S_{k,r}^{(2)}(z)\\$ and \\$S_{k,r}^{(2)}(z)\\$ denote the k-th subband signals of the first and the second systems which are obtained from the r-sample shifted input signal as described in Fig. 3.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1006/acha.2000.0343"},"refType":"biblio","id":"ref7"},{"order":"8","text":"R. L. de Queiroz, T. Q. Nguyen, K. R. Rao, \"The GenLOT: Generalized Linear-Phase Lapped Orthogonal Transform\" IEEE Trans. Signal Process., vol. 44, no. 3, Mar. 1996.","title":"The GenLOT: Generalized Linear-Phase Lapped Orthogonal Transform","context":[{"sec":"sec6b","text":" For a comparison, the \\$4{\\bf DT}{\\BBC}{\\bf WT}\\$ and the 4-channel GenLOT [8] (critical sampling) are used.","part":"1"}],"links":{"documentLink":"/document/489023","pdfSize":"1932KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5118231","formulaStrippedArticleTitle":"Dual-tree complex wavelet transform arising from cosine-sine modulated filter banks","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5118231/","displayDocTitle":"Dual-tree complex wavelet transform arising from cosine-sine modulated filter banks","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5118231/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5118231","openAccessFlag":"F","title":"Dual-tree complex wavelet transform arising from cosine-sine modulated filter banks","contentTypeDisplay":"Conferences","mlTime":"PT0.190082S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118234,"references":[{"order":"1","text":"S. C. Chan and H. H. Chen, \"Uniform Concentric Circular Arrays With Frequency-Invariant Characteristics- Theory, Design, Adaptive Beamforming and DOA Estimation,\" IEEE Trans. Signal Processing., vol. 55, no. 1, January 2007.","title":"Uniform Concentric Circular Arrays With Frequency-Invariant Characteristics- Theory, Design, Adaptive Beamforming and DOA Estimation","context":[{"sec":"sec1","text":" In Chan's method (UCCA) [1], by exploiting the geometric advantage of the circular array, a frequency compensation network (FIR filter) is designed to remove the frequency dependency of the received signal and the outcome are summed to produce a FI beampattern.","part":"1"},{"sec":"sec2","text":" Hence the radius is given by [1]: \n\nFig. 1.","part":"1"},{"sec":"sec4","text":"In this experiment, three beamforming techniques are compared, namely UCCA beamformer [1], UCBB beamformer [2], and our proposed method.","part":"1"}],"links":{"documentLink":"/document/4034131","pdfSize":"842KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"X. Zhang, W. Ser, Z. Zhang and A. K. Krishna, \"Uniform Circular Braodband Beamformer with Selective Frequency Invariant Region\", proceedings of the 1st International Conference on Signal Processing and Communication System, ICSPCS' 2007, Gold Coast, Australia, 17-19 December 2007.","title":"Uniform Circular Braodband Beamformer with Selective Frequency Invariant Region","context":[{"sec":"sec1","text":"In the literature, there are several ways to design a broadband beamformer, for example, narrowband decomposition, adaptive beamforming and frequency invariant beamforming [2].","part":"1"},{"sec":"sec1","text":" Based on the same structure as Chan's method, a paper which designs a FI beamformer with selective frequency invariant region is proposed lately (UCBB) [2].","part":"1"},{"sec":"sec2","text":"Let \\$u_{m}\\$ denote \\$h_{m}\\,\\cdot\\, j^{m}\\,\\cdot\\,\\bar{{\\bf b}}_{m}\\$, the gain response of the proposed beamformer is given by [2]:  where  and \\$J_{m}(\\beta)\\$ is the Bessel function of the first kind of order n.","part":"1"},{"sec":"sec4","text":"In this experiment, three beamforming techniques are compared, namely UCCA beamformer [1], UCBB beamformer [2], and our proposed method.","part":"1"}],"links":{"documentLink":"/document/5118234","pdfSize":"671KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. F. Sturm, Using SeDuMi 1.02, a MATLAB toolbox for optimization over symmetric cones, Optim. Meth. Softw., vol. 11-12, pp. 625-653, 1999","title":"Using SeDuMi 1.02, a MATLAB toolbox for optimization over symmetric cones","context":[{"sec":"sec3b","text":" The standard primal form of the SOCP is defined as [3]\n where \\$\\hslash\\$ is a symmetric cone.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1080/10556789908805766"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Z. L. Yu, W. Ser, and M. H. Er, \"A novel robust adaptive beamformer based on linear optimization,\" in Proc. of ICICS, Singapore, Dec.","title":"A novel robust adaptive beamformer based on linear optimization","context":[{"sec":"sec3a","text":"Inspired by the idea proposed in [4], the following objective function which attempts to jointly optimize the gain responses in both a selected frequency region as well as a selected spatial region is formulated:  where \\$G(\\omega, \\phi)\\$ is the gain response of the beamformer as shown in equation (3), \\$\\omega_{l}\\$ and \\$\\omega_{u}\\$ are the lower and upper limit of the desired frequency range. \\$\\phi_{L}\\$ and \\$\\phi_{R}\\$ are the left and right limits of the space constraint.","part":"1"}],"links":{"documentLink":"/document/4582954","pdfSize":"299KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Z.-Q.Luo, \"Applications of convex optimization in signal processing and digital communications,\" Math. Program., Ser. B, vol. 97, pp. 177-207, Nov. 1998","title":"Applications of convex optimization in signal processing and digital communications","context":[{"sec":"sec3b","text":"Lately, Second Order Cone Programming (SOCP) has been widely used in solving practical signal processing problem [5].","part":"1"}],"links":{"documentLink":"/document/1664998","pdfSize":"656KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Shefeng Yan, Yuanliang Ma, Chaohuan Hou, \"Optimal array pattern syntheris for broadband arrays\", J. Acoust.Soc. Am. 122(5), Nov 2007","title":"Optimal array pattern syntheris for broadband arrays","context":[{"sec":"sec1","text":" Yan et al [6] proposed a way to optimize an FI beampattern by imposing constraints both on the mainlobe spatial response variation over frequency and on the sidelobes of the beamformer.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1121/1.2785037"},"refType":"biblio","id":"ref6"}],"articleNumber":"5118234","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Uniform circular broadband beamformer with selective frequency and spatial invariant region","publisher":"IEEE","displayDocTitle":"Uniform circular broadband beamformer with selective frequency and spatial invariant region","htmlAbstractLink":"/document/5118234/","isConference":true,"htmlLink":"/document/5118234/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118234","openAccessFlag":"F","title":"Uniform circular broadband beamformer with selective frequency and spatial invariant region","contentTypeDisplay":"Conferences","mlTime":"PT0.05548S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118242,"references":[{"order":"1","text":"R. G. Gallager, \"Low-density parity-check codes,\" IRE Trans. Inf. Theory, vol. IT-8, pp. 21-28, Jan. 1962.","title":"Low-density parity-check codes","context":[{"sec":"sec1","text":"Recently, low-density parity-check (LDPC) codes [1] have gained significant attention due to their near Shannon limit performance [2].","part":"1"}],"links":{"documentLink":"/document/1057683","pdfSize":"1001KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"D. J. C. MacKay, \"Good error-correcting codes based on very sparse matrices,\" IEEE Trans. Inf. Theory, vol. 45, no. 2, pp. 399-431, Mar. 1999.","title":"Good error-correcting codes based on very sparse matrices","context":[{"sec":"sec1","text":"Recently, low-density parity-check (LDPC) codes [1] have gained significant attention due to their near Shannon limit performance [2].","part":"1"},{"sec":"sec1","text":" The standard decoding procedure is the message passing algorithm, also known as \u201csum-product\u201d or \u201cbelief propagation\u201d (BP) algorithm [2], which iteratively exchanges the messages between the check nodes and the variable nodes along the edges of the graph.","part":"1"},{"sec":"sec2a","text":" The optimal LDPC decoding is achieved by using a message passing algorithm, also known as \u201cbelief propagation\u201d (BP) [2], which can be described as an iterative exchange of messages along the edges of the Tanner graph [5].","part":"1"}],"links":{"documentLink":"/document/748992","pdfSize":"1422KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"\"LDPC coding for OFDMA PHY. 802.16REVe Sponsor Ballot Recirculation comment\", IEEE C802.16e-04/141r2, July 2004.","title":"LDPC coding for OFDMA PHY. 802.16REVe Sponsor Ballot Recirculation comment","context":[{"sec":"sec1","text":" They have been adopted in several wireless standards, such as IEEE802.16e [3] and IEEE 802.11n [4], because of their excellent error correcting performance.","part":"1"},{"sec":"sec2a","text":" QC-LDPC codes have been adopted in several modern communication standards, such as IEEE 802.16e [3].","part":"1"},{"sec":"sec3a","text":" We apply the proposed scheme on the rate 1/2 LDPC code defined in IEEE 802.16e [3].","part":"1"},{"sec":"sec4","text":"We apply the proposed scheduling scheme and the sub-matrix decomposition scheme to the LDPC codes defined in IEEE802.16e [3] to test the HUE for the different hardware configurations and the results are summarized in the Table I, Table III and IV.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"\"Joint Proposal: High throughput extension to the 802.11 Standard: PHY. IEEE P802.11 Wireless LANs\", IEEE 802.11-05/1102r4, Jan. 2006.","title":"Joint Proposal: High throughput extension to the 802.11 Standard: PHY. IEEE P802.11 Wireless LANs","context":[{"sec":"sec1","text":" They have been adopted in several wireless standards, such as IEEE802.16e [3] and IEEE 802.11n [4], because of their excellent error correcting performance.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Tanner, \"A recursive approach to low complexity codes\", IEEE Trans. Inf. Theory, vol. 27, no. 5, pp. 533-547, Sep. 1981.","title":"A recursive approach to low complexity codes","context":[{"sec":"sec1","text":" It can be represented by a bipartite graph, called Tanner Graph [5] as shown in Fig. 1(b), which contains two sets of nodes: variable nodes that represent the bits of a codeword and check nodes that implement the parity-check constraints.","part":"1"},{"sec":"sec2a","text":" The code can also be described by means of a bipartite graph, known as Tanner graph (Fig. 1(b)) [5].","part":"1"},{"sec":"sec2a","text":" The optimal LDPC decoding is achieved by using a message passing algorithm, also known as \u201cbelief propagation\u201d (BP) [2], which can be described as an iterative exchange of messages along the edges of the Tanner graph [5].","part":"1"}],"links":{"documentLink":"/document/1056404","pdfSize":"1849KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. J. Blanksby and C. J. Howland, \"A 690-mW 1-Gb/s 1024-b, rate 1/2 low-density parity-check code decoder,\" IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 404-412, Mar. 2002.","title":"A 690-mW 1-Gb/s 1024-b, rate 1/2 low-density parity-check code decoder","context":[{"sec":"sec1","text":" In fully parallel architectures [6], a check node processor is needed for every check node, which usually results in large hardware cost and complicated routing, and hence is less flexible.","part":"1"},{"sec":"sec2b","text":"The fully parallel LDPC decoder architecture results in large hardware cost and complicated routing due to the large number of processing elements required for every check node and variable node [6].","part":"1"}],"links":{"documentLink":"/document/987093","pdfSize":"179KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"X. Y. Shih, C. Z. Zhan, C. H. Lin, and A. Y. Wu, \"An 8.29 mm2 52 mW Multi-Mode LDPC Decoder Design for Mobile WiMAX System in 0.13um CMOS Process\", IEEE J. Solid-State Circuits, Vol. 43, no. 3, pp. 672-683, Mar. 2008.","title":"An 8.29 mm2 52 mW Multi-Mode LDPC Decoder Design for Mobile WiMAX System in 0.13um CMOS Process","context":[{"sec":"sec1","text":" For partially parallel architectures, multiple processing units are used allowing proper tradeoff between the hardware cost and the throughput and are commonly adopted in the actual implementation [7].","part":"1"},{"sec":"sec2b","text":" For the partially parallel architectures, multiple processing units are used allowing proper tradeoff between the hardware cost and the throughput and are commonly adopted in the actual implementation [7].","part":"1"},{"sec":"sec2b","text":" Unfortunately, the reordered parity check matrix would not keep the quasi-cyclic characteristics any more and it is impossible to directly map each non-null sub-matrix into the individual memory bank in hardware architecture [7].","part":"1"},{"sec":"sec2b","text":" Thus, in [7], in order to keep the regularity of the QC LDPC codes, the reordering of matrix using the heuristic algorithm of [10] is only performed on the LDPC base matrix.","part":"1"},{"sec":"sec3a","text":"In the previous works [7], [8], and [10], only the LDPC matrix is considered in the scheduling and only one reordered matrix is generated and then it is used to calculate the HUE for different hardware configurations implementing this matrix.","part":"1"},{"sec":"sec3b","text":" However, this will destroy the quasi-cyclic characteristics of the original parity check matrix and it is difficult to implement the scheduled matrix [7].","part":"1"}],"links":{"documentLink":"/document/4456789","pdfSize":"2270KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"C. Z. Zhan, X. Y. Shih, and A. Y. Wu, \"High-performance scheduling algorithm for partially parallel LDPC decoder\", IEEE International Conference on Acoustics, Speech and Signal Processing, Mar. 2008.","title":"High-performance scheduling algorithm for partially parallel LDPC decoder","context":[{"sec":"sec1","text":" Due to this dependency, the low hardware utilization efficiency (HUE) is one of the design issues when implementing the partially parallel decoding architectures [8].","part":"1"},{"sec":"sec1","text":" However, only partial solutions have been proposed and these algorithms cannot be applied to the general LDPC codes [8].","part":"1"},{"sec":"sec1","text":" To increase the HUE of the general LDPC codes, heuristic algorithms have been proposed in [8] and [10] to schedule the whole LDPC matrix by making more empty spaces in the lower left and upper right corners of the scheduled matrix.","part":"1"},{"sec":"sec1","text":" Simulated annealing is used to find the good solution for the scheduling problem, and better solutions for the scheduling are achieved, compared with the previous works [8], [10].","part":"1"},{"sec":"sec2b","text":" However, only partial solutions have been proposed and these algorithms cannot be applied to the general LDPC codes [8].","part":"1"},{"sec":"sec2b","text":" To increase the HUE of the general LDPC codes, heuristic algorithms have been proposed in [8] and [10] to make more empty spaces in the lower left and upper right corners of the scheduled matrix.","part":"1"},{"sec":"sec3a","text":"In the previous works [7], [8], and [10], only the LDPC matrix is considered in the scheduling and only one reordered matrix is generated and then it is used to calculate the HUE for different hardware configurations implementing this matrix.","part":"1"}],"links":{"documentLink":"/document/4518325","pdfSize":"249KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Y. Chen and K. K. Parhi, \"Overlapped Message Passing for Quasi-Cyclic Low Density Parity Check Codes\", IEEE Trans. Circuits and Systems, vol. 51, pp. 1106-1113, June 2004.","title":"Overlapped Message Passing for Quasi-Cyclic Low Density Parity Check Codes","context":[{"sec":"sec1","text":" The overlapped message passing (OMP) scheme [9] has been proposed to improve the hardware utilization efficiency.","part":"1"},{"sec":"sec2a","text":"To facilitate the hardware design of the decoder, the quasi-cyclic LDPC codes (QC-LDPC) [9] were proposed.","part":"1"},{"sec":"sec2a","text":" They are suitable for VLSI implementation, because they can significantly simplify the wire interconnections and the memory address generation of the decoder [9].","part":"1"},{"sec":"sec2b","text":" The OMP scheme have been proposed in [9] to improve the HUE of the decoder through properly scheduling the order of the check node and the variable node processed by the CNU and VNU such that the check node processing phase can overlap with the variable node processing phase.","part":"1"}],"links":{"documentLink":"/document/1304967","pdfSize":"382KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"I. Park and S. Kang, \"Scheduling Algorithm for Partially Parallel Architecture of LDPC Decoder by Matrix Permutation\", IEEE International symposium on Circuits and Systems, vol. 6, pp. 5778-5781, May 2005.","title":"Scheduling Algorithm for Partially Parallel Architecture of LDPC Decoder by Matrix Permutation","context":[{"sec":"sec1","text":" To increase the HUE of the general LDPC codes, heuristic algorithms have been proposed in [8] and [10] to schedule the whole LDPC matrix by making more empty spaces in the lower left and upper right corners of the scheduled matrix.","part":"1"},{"sec":"sec1","text":" Simulated annealing is used to find the good solution for the scheduling problem, and better solutions for the scheduling are achieved, compared with the previous works [8], [10].","part":"1"},{"sec":"sec2b","text":" To increase the HUE of the general LDPC codes, heuristic algorithms have been proposed in [8] and [10] to make more empty spaces in the lower left and upper right corners of the scheduled matrix.","part":"1"},{"sec":"sec2b","text":" Thus, in [7], in order to keep the regularity of the QC LDPC codes, the reordering of matrix using the heuristic algorithm of [10] is only performed on the LDPC base matrix.","part":"1"},{"sec":"sec3a","text":"In the previous works [7], [8], and [10], only the LDPC matrix is considered in the scheduling and only one reordered matrix is generated and then it is used to calculate the HUE for different hardware configurations implementing this matrix.","part":"1"},{"sec":"sec4","text":" For these matrices, we use a heuristic algorithm based on that in [10] to obtain the schedule.","part":"1"},{"sec":"table-fn1","text":"the numbers are calculated based on a heuristic algorithm similar to that in [10].","type":"footnote"}],"links":{"documentLink":"/document/1465951","pdfSize":"283KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"M. M. Mansour and N. R. Shanbhag, \"High-throughput LDPC decoders,\" IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 6, pp. 976-996, Dec. 2003.","title":"High-throughput LDPC decoders","context":[],"links":{"documentLink":"/document/1255474","pdfSize":"2455KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, \"Optimization by Simulated Annealing\", Science, vol. 220, no. 4598, pp. 671-680, 1983.","title":"Optimization by Simulated Annealing","context":[{"sec":"sec2b","text":" In this work, we model the scheduling problem as an optimization problem, and simulated annealing [12] is used to find the good solution for the scheduling.","part":"1"},{"sec":"sec3a","text":" Simulated annealing [12] is used as the searching algorithm.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1126/science.220.4598.671"},"refType":"biblio","id":"ref12"}],"articleNumber":"5118242","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Improving the hardware utilization efficiency of partially parallel LDPC decoder with scheduling and sub-matrix decomposition","publisher":"IEEE","displayDocTitle":"Improving the hardware utilization efficiency of partially parallel LDPC decoder with scheduling and sub-matrix decomposition","htmlAbstractLink":"/document/5118242/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5118242/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118242","openAccessFlag":"F","title":"Improving the hardware utilization efficiency of partially parallel LDPC decoder with scheduling and sub-matrix decomposition","contentTypeDisplay":"Conferences","mlTime":"PT0.099823S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118247,"references":[{"order":"1","text":"S. D. Kulchycki, Continuous-Time \u03a3\u0394 Modulation for High-Resolution, Broadband A/D Conversion, Ph.D. thesis, Stanford University, 2007.","title":"Continuous-Time \u03a3\u0394 Modulation for High-Resolution, Broadband A/D Conversion","context":[{"sec":"sec1","text":" In DT implementations, a unity gain bandwidth (GBW) about one order of magnitude higher than the sampling frequency is required, but now, this could be relaxed to a factor of 1.25\u20133 by using the CT ones [1].","part":"1"},{"sec":"sec1","text":" In practice there exist some non-idealities which make CTs hard to realize the theoretical systems in an integrated circuit, among them large variations of the integrator's time constants, high sensitivity to clock jitter and excess loop delay (ELD) [1].","part":"1"},{"sec":"sec1","text":" Recent approaches have been drawn to the hybrid \\$\\Sigma \\Delta\\$ modulators featuring the integration of initial stage(s) in the loop filter as CT integrator(s) and the subsequent stages as DT integrators [1], [2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"K. Nguyen, R. Adams, K. Sweetland and H. Chen, \"A 106-dB SNR Hybrid Oversampling Analog-to-Digital Converter for Digital Audio,\" IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2408-2415, Dec. 2005.","title":"A 106-dB SNR Hybrid Oversampling Analog-to-Digital Converter for Digital Audio","context":[{"sec":"sec1","text":" Recent approaches have been drawn to the hybrid \\$\\Sigma \\Delta\\$ modulators featuring the integration of initial stage(s) in the loop filter as CT integrator(s) and the subsequent stages as DT integrators [1], [2].","part":"1"}],"links":{"documentLink":"/document/1546217","pdfSize":"1017KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"P. J. Hurst and W. J. McIntyre, \"Double-Sampling in Switched-Capacitor Delta-Sigma A/D Converters,\" Proc. IEEE Int. Symp. On Circuits and Systems, ISCAS, pp.902-905, 1990.","title":"Double-Sampling in Switched-Capacitor Delta-Sigma A/D Converters","context":[{"sec":"sec1","text":"A useful approach for handling DT modulators in broadband applications is to employ the double-sampling technique [3].","part":"1"}],"links":{"documentLink":"/document/112238","pdfSize":"432KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Rabii and B. A. Wooley, The Design of Low-Voltage, Low-Power Sigma-Delta Modulators, Norwell, MA: Kluwer, 1999.","title":"The Design of Low-Voltage, Low-Power Sigma-Delta Modulators","context":[{"sec":"sec1","text":" In high-speed modulators, opamps are operated near their maximum bandwidth, so as addressed in [4] power consumption dramatically increases with sampling frequency.","part":"1"},{"sec":"sec1","text":" An example can be seen in [4], where two modulators with similar performances were built in the same technology.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"F. Colodro and A. Torralba, \"Multirate \u03a3\u0394 Modulators,\" IEEE Trans. Circuits Syst. II: Analog Digit. Signal Processing, vol. 49, no. 3, pp. 170-176, Mar. 2003.","title":"Multirate \u03a3\u0394 Modulators","context":[{"sec":"sec1","text":" It was shown by [5] that using different OSRs along the structure of a modulator can alleviate some of the major problems faced in high-speed designs.","part":"1"},{"sec":"sec2","text":" The inband quantization noise power of an Lth-order \\$\\Sigma \\Delta\\$ modulator with \\$M\\$ stages is given by [5]:  where \\$\\Delta\\$ is the quantization step, and \\$L_{{\\rm i}}\\$ and \\$OSR_{{\\rm i}}\\$ are the modulator's order and the oversampling ratio of the \\$i^{{\\rm th}}\\$ stage, respectively.","part":"1"},{"sec":"sec2","text":"The synthesis of DT multirate modulators and the corresponding digital filters has been shown in [5] and can be done similarly.","part":"1"}],"links":{"documentLink":"/document/1013863","pdfSize":"254KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Ortmanns and F. Gerfers, Continuous-Time Sigma-Delta A/D Conversion, Springer, 2005.","title":"Continuous-Time Sigma-Delta A/D Conversion","context":[{"sec":"sec2","text":" We choose the first methodology because good techniques and tools exist in DT domain [6].","part":"1"},{"sec":"sec2","text":"In [6] the method of equivalent loop filters has been applied to convert DT modulators into their CT counterpart.","part":"1"},{"sec":"sec2","text":" The use of a decaying waveform minimizes the jitter influence, while the op-amp power is increased due to increased slew rate [6].","part":"1"},{"sec":"sec2","text":" In (5), \\${\\rm A}_{\\rm NRZ,MB}\\$ approximately equals to 1 [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Yan, E. S\u00e1nchez-Sinencio, \"A Continuous-Time Delta-Sigma Modulator with 88-dB Dynamic Range and 1.1-MHz Signal Bandwidth,\" IEEE J. Solid-State Circuits, Jan. 2004.","title":"A Continuous-Time Delta-Sigma Modulator with 88-dB Dynamic Range and 1.1-MHz Signal Bandwidth","context":[{"sec":"sec2","text":" A way to compensate this effect is to insert an intentional delay in the feedback path of the modulator [7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"Y. Ke et al, \"Optimal Design Methodology for High-Order Continuous-Time Wideband Delta-Sigma Converters,\" Proc. IEEE Int. Conference. On Electronics, Circuits and Systems, ICECS, pp.743-746, 2007.","title":"Optimal Design Methodology for High-Order Continuous-Time Wideband Delta-Sigma Converters","context":[{"sec":"sec2","text":" Compensating ELD has been considered in our design as proposed by [8] (see Fig. 2).","part":"1"}],"links":{"documentLink":"/document/4511098","pdfSize":"348KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"J. M\u00e1rkus and G. C. Temes, \"An Efficient \u03a3\u0394 ADC Architecture for Low Oversampling Ratios,\" IEEE Trans. Circuits Syst. I, vol. 51, no. 1, pp. 63-71, Jan. 2004.","title":"An Efficient \u03a3\u0394 ADC Architecture for Low Oversampling Ratios","context":[{"sec":"sec2","text":" Optimal value of \\$g\\$ for maximizing the SNDR is obtained as follows [9]: \n\nFigure 3.","part":"1"}],"links":{"documentLink":"/document/1259488","pdfSize":"287KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"R. Schreier and G. C. Temes, Understanding delta-sigma data converters, IEEE Press/Wiley, 2005.","title":"Understanding delta-sigma data converters","context":[{"sec":"sec3","text":" However, in the real implementations, dynamic element matching techniques such as the data weighted averaging (DWA) algorithm can be used to correct the DAC errors [10].","part":"1"}],"refType":"biblio","id":"ref10"}],"articleNumber":"5118247","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Multirate double-sampling hybrid CT/DT sigma-delta modulators for wideband applications","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118247/","isConference":true,"htmlLink":"/document/5118247/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"Multirate double-sampling hybrid CT/DT sigma-delta modulators for wideband applications","articleId":"5118247","openAccessFlag":"F","title":"Multirate double-sampling hybrid CT/DT sigma-delta modulators for wideband applications","contentTypeDisplay":"Conferences","mlTime":"PT0.090592S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118254,"references":[{"order":"1","text":"M.-D. Ker, \"Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuit for submicron CMOS VLSI,\" IEEE Trans. Electron Devices, vol. 46, no.1, pp. 173-183, Jan. 1999.","title":"Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuit for submicron CMOS VLSI","context":[{"sec":"sec1","text":" The concept of the whole-chip ESD protection design is illustrated in Fig. 1 [1].","part":"1"},{"sec":"sec1","text":" The power-rail ESD clamp circuit plays an important role in the whole-chip ESD protection design, because it can significantly increase the overall ESD robustness of the IC chip [1].","part":"1"}],"links":{"documentLink":"/document/737457","pdfSize":"1001KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"K.-M. Cao, W.-C. Lee, W. Liu, X. Jin, P. Su, S.-K. Fung, J.-X. An, B. Yu, and C. Hu, \"BSIM4 gate leakage model including source-drain partition,\" in IEDM Tech. Dig., 2000, pp. 815-818.","title":"BSIM4 gate leakage model including source-drain partition","context":[{"sec":"sec1","text":" The gate leakage issue had been studied and the gate-direct-tunneling current mechanism had been modeled for circuit simulation [2], [3].","part":"1"}],"links":{"documentLink":"/document/904442","pdfSize":"282KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"W.-C. Lee and C. Hu, \"Modeling CMOS tunneling currents through ultrathin gate oxide due to conduction- and valence-band electron tunneling,\" IEEE Trans. Electron Devices, vol. 48, no. 7, pp. 1366-1373, Jul. 2001.","title":"Modeling CMOS tunneling currents through ultrathin gate oxide due to conduction- and valence-band electron tunneling","context":[{"sec":"sec1","text":" The gate leakage issue had been studied and the gate-direct-tunneling current mechanism had been modeled for circuit simulation [2], [3].","part":"1"}],"links":{"documentLink":"/document/930653","pdfSize":"206KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Poon and T. Maloney, \"New considerations for MOSFET power clamps,\" in Proc. EOS/ESD Symp., 2002, pp. 1-5.","title":"New considerations for MOSFET power clamps","context":[{"sec":"sec1","text":" With the increased gate leakage current in the nanoscale CMOS process, the traditional power-rail ESD clamp circuit with a large NMOS as capacitor in the ESD-detection circuit will cause huge leakage issue in CMOS ICs [4].","part":"1"},{"sec":"sec2","text":" Some previous works have addressed this leakage issue, and the modified design to reduce the leakage current by adding the restorer (MPR) in the ESD-detection circuit is shown in Fig. 3 [4], [5].","part":"1"},{"sec":"sec3","text":"Although some previous works can reduce the leakage current [4] or reduce required RC value [5] in the power-rail ESD clamp circuit, their ESD-detection circuits still utilize the traditional RC-based configuration.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0026-2714(03)00123-9"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Smith, R. Cline, and G. Boselli, \"A low leakage low cost PMOS-based power supply clamp with active feedback for ESD protection in 65-nm CMOS technologies,\" in Proc. EOS/ESD Symp., 2005, pp. 298-306.","title":"A low leakage low cost PMOS-based power supply clamp with active feedback for ESD protection in 65-nm CMOS technologies","context":[{"sec":"sec2","text":" Some previous works have addressed this leakage issue, and the modified design to reduce the leakage current by adding the restorer (MPR) in the ESD-detection circuit is shown in Fig. 3 [4], [5].","part":"1"},{"sec":"sec3","text":"Although some previous works can reduce the leakage current [4] or reduce required RC value [5] in the power-rail ESD clamp circuit, their ESD-detection circuits still utilize the traditional RC-based configuration.","part":"1"}],"links":{"documentLink":"/document/5271748","pdfSize":"567KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Dunga, W.-W. Yang, X.-M. Xi, J. He, W.-D. Liu, K.-M. Cao, X.-D. Jin, J. Ou, M.-S. Chan, A. Niknejad, and C. Hu, BSIM4v6.1 MOSFET Model Users' Manual.","title":"BSIM4v6.1 MOSFET Model Users' Manual","context":[{"sec":"sec3","text":"In the BSIM4 MOSFET model [6], the gate-direct-tunneling current mechanism had been modeled.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"M.-D. Ker and K.-C. Hsu, \"Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits,\" IEEE Trans. Device and Materials Reliability, vol. 5, no. 2, pp. 235-249, Jun. 2005.","title":"Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits","context":[{"sec":"sec3","text":" In this work, the SCR is used instead of the large NMOS device as the main ESD clamp device, because SCR had been proven to have the highest ESD robustness under the smallest device size [7].","part":"1"}],"links":{"documentLink":"/document/1458740","pdfSize":"995KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5118254","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"On the design of power-rail esd clamp circuit with consideration of gate leakage current in 65-nm low-voltage CMOS process","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118254/","isConference":true,"htmlLink":"/document/5118254/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"On the design of power-rail esd clamp circuit with consideration of gate leakage current in 65-nm low-voltage CMOS process","articleId":"5118254","openAccessFlag":"F","title":"On the design of power-rail esd clamp circuit with consideration of gate leakage current in 65-nm low-voltage CMOS process","contentTypeDisplay":"Conferences","mlTime":"PT0.057006S","lastupdate":"2021-12-11","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118255,"references":[{"order":"1","text":"C. S. Taillefer and G. W. Roberts, \"Process-insensitive modulated-clock voltage comparator,\" IEEE International Symposium on Circuits and Systems, pp. 509-512, May 2004.","title":"Process-insensitive modulated-clock voltage comparator","context":[{"sec":"sec1","text":"Several works have begun to investigate the potential of TMSP in various signal processing applications, including the designs of a voltage comparator [1], a single slope [2] ADC and a delta-sigma ADC [3].","part":"1"}],"links":{"documentLink":"/document/1693483","pdfSize":"3966KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"H. Y. Yang and R. Sarpeshkar, \"A time-based energy-efficient analog-to-digital converter,\" IEEE Journal of Solid-State Circuits, vol. 40, no. 8, Aug. 2005.","title":"A time-based energy-efficient analog-to-digital converter","context":[{"sec":"sec1","text":"Several works have begun to investigate the potential of TMSP in various signal processing applications, including the designs of a voltage comparator [1], a single slope [2] ADC and a delta-sigma ADC [3].","part":"1"}],"links":{"documentLink":"/document/1487602","pdfSize":"1209KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. S. Taillefer and G. W. Roberts, \"Delta-Sigma analog-to-digital conversion via time-mode signal,\" IEEE International Symposium on Circuits and Systems, pp. 13-16, May 2007.","title":"Delta-Sigma analog-to-digital conversion via time-mode signal","context":[{"sec":"sec1","text":"Several works have begun to investigate the potential of TMSP in various signal processing applications, including the designs of a voltage comparator [1], a single slope [2] ADC and a delta-sigma ADC [3].","part":"1"},{"sec":"sec2a","text":" The output of the comparator is AND-ed with the edges \\$\\phi_{1}\\$ and \\$\\phi_{2}\\$ to remove any glitches at the output of the comparator due to comparator offsets or glitches in the input time-mode signals [3].","part":"1"}],"links":{"documentLink":"/document/4252559","pdfSize":"428KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"V. Ravinthula and J. G. Harris, \"Time-based arithmetic using step functions,\" IEEE International Symposium on Circuits and Systems, pp. 305-308, May 2004.","title":"Time-based arithmetic using step functions","context":[{"sec":"sec2","text":" In this section, we focus on the design of circuits, based on the work presented in [4], that implement these basic mathematical operations in the time domain.","part":"1"}],"links":{"documentLink":"/document/1328192","pdfSize":"249KB"},"refType":"biblio","id":"ref4"}],"articleNumber":"5118255","formulaStrippedArticleTitle":"Sampled-data IIR filtering using time-mode signal processing circuits","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5118255/","displayDocTitle":"Sampled-data IIR filtering using time-mode signal processing circuits","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5118255/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5118255","openAccessFlag":"F","title":"Sampled-data IIR filtering using time-mode signal processing circuits","contentTypeDisplay":"Conferences","mlTime":"PT0.191459S","lastupdate":"2021-08-14","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118256,"references":[{"order":"1","text":"C. Hee-Choi, K. Young-Ju and L. Myung-Hwan \"A 12b 50MS/s 10.2mA 0.18um CMOS Nyquist ADC with a Fully Differential Class-AB Switched OP-AMP,\" Symp. VLSI Circuits Dig. of Tech. Papers, pp.220-221, June, 2008","title":"A 12b 50MS/s 10.2mA 0.18um CMOS Nyquist ADC with a Fully Differential Class-AB Switched OP-AMP","context":[{"sec":"sec1","text":" As a result, using class-AB op-amps is essential in designing low voltage low-power high-resolution ADCs [1] [2] [3].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Dan J.Huber and Rodney J.Chandler \"A 10b 160MS/s 84mW 1V Subranging ADC in 90nm CMOS,\" ISSCC Dig. Tech. Papers, pp.455-456, Feb. 2007","title":"A 10b 160MS/s 84mW 1V Subranging ADC in 90nm CMOS","context":[{"sec":"sec1","text":" As a result, using class-AB op-amps is essential in designing low voltage low-power high-resolution ADCs [1] [2] [3].","part":"1"},{"sec":"sec1","text":" In paper [2] and [3], the op-amps both utilized folded-cascode and gain-boosting in the first stage for high-gain, and class-AB in the second stage for large output swing.","part":"1"},{"sec":"sec1","text":" In this paper, a novel class-AB two-stage op-amp is proposed which takes use of class-AB, not gain-boosting, in the first stage for high-gain, lower power and simpler design compared with [2] and [3], and also class-AB in the second stage for large output swing.","part":"1"}],"links":{"documentLink":"/document/4242461","pdfSize":"3335KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Masato Yoshioka, Masahiro Kudo,\"A 0.8V 10b 80 MS/s 6.5mW Pipelined ADC with Regulated Overdrive Voltage Biasing,\" ISSCC Dig. Tech. Papers, pp.452-453, Feb. 2007","title":"A 0.8V 10b 80 MS/s 6.5mW Pipelined ADC with Regulated Overdrive Voltage Biasing","context":[{"sec":"sec1","text":" As a result, using class-AB op-amps is essential in designing low voltage low-power high-resolution ADCs [1] [2] [3].","part":"1"},{"sec":"sec1","text":" In paper [2] and [3], the op-amps both utilized folded-cascode and gain-boosting in the first stage for high-gain, and class-AB in the second stage for large output swing.","part":"1"},{"sec":"sec1","text":" In this paper, a novel class-AB two-stage op-amp is proposed which takes use of class-AB, not gain-boosting, in the first stage for high-gain, lower power and simpler design compared with [2] and [3], and also class-AB in the second stage for large output swing.","part":"1"},{"sec":"sec3","text":" There are usually two ways to control the output common-mode voltage [3] [8], which are shown in Figure 3.","part":"1"}],"links":{"documentLink":"/document/4242460","pdfSize":"2299KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"W. M. C. Sansen. Analog Design Essentials. Springer. 2006","title":"Analog Design Essentials","context":[{"sec":"sec1","text":" The quiescent current can be chosen small, and the current will be dynamically increased when needed [4] [5].","part":"1"},{"sec":"sec3","text":"The unity-gain frequency, which is equal to gain bandwidth (GBW), should be set at 1/3 \\$P_{2}\\$ for a good phase margin consideration [4], thus: .","part":"1"}],"links":{"documentLink":"/document/569388","pdfSize":"497KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Giustolisi G. and Palmisano G., \"1.2V CMOS Op-AMP with a Dynamically Biased Output Stage,\" IEEE Journal of Solid-State Circuits, vol. 35, pp. 632-636, APRIL 2000","title":"1.2V CMOS Op-AMP with a Dynamically Biased Output Stage","context":[{"sec":"sec1","text":" The quiescent current can be chosen small, and the current will be dynamically increased when needed [4] [5].","part":"1"}],"links":{"documentLink":"/document/839923","pdfSize":"221KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Taherzadeh-Sani, M., \"A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER,\" IEEE Intl. Symp. Circuits & Systems, ISCAS 2004,vol I, pp.737-740,2004","title":"A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER","context":[{"sec":"sec1","text":" The proposed op-amp can be used for amplifier-sharing in pipelined ADCs because it can work in both sampling and amplifying phases without needing time for pre-charging compared with the one proposed by [6], which can only be used in one phase.","part":"1"}],"links":{"documentLink":"/document/1328300","pdfSize":"239KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"R. Hogervorst. Design of Low-Voltage Low-Power CMOS Operational Amplifier Cells [M]. Delft, The Netherlands: Delft University Press, 1996","title":"Design of Low-Voltage Low-Power CMOS Operational Amplifier Cells [M]","context":[{"sec":"sec2","text":" The transistors are biased at a small quiescent current by a gate-source voltage \\$({\\rm V}_{{\\rm gs}})\\$ little above threshold voltage \\$({\\rm V}_{{\\rm th}})\\$, which decreases the cross-over distortion compared to that of class-B biased transistors [7].","part":"1"},{"sec":"sec3","text":" A nested cascode miller compensation is employed here to cope with the headache problem and a very good frequency response is reach by this method [7].","part":"1"},{"sec":"sec3","text":"From the above expression (10), the damping of the circuit is always larger than 0.7 when the value of \\$c_{m}\\$ is larger than that of \\$c_{{\\rm c}}\\$, which means that peaking will never occur [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-2489-9"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Yavari, M. and shoaei, O. \"low-voltage low-power fast-settling CMOS operational transcondutance amplifiers for switched-capacitor applications\" IEE proc.-circuits Devices Syst. Vol. 151,No 6, December 2004","title":"low-voltage low-power fast-settling CMOS operational transcondutance amplifiers for switched-capacitor applications","context":[{"sec":"sec3","text":" Compared with the traditional low-voltage two-stage op amp with cascode miller compensation, the proposed architecture saves current through eliminating a pair of cascode circuits [8].","part":"1"},{"sec":"sec3","text":" The CMFB circuit is adopted with a symmetric switched capacitor network [9], which has more merits, such as faster dc settling, lower steady-state errors, charge injection errors and leakage errors, compared with the traditional simple switched capacitor network [8].","part":"1"},{"sec":"sec3","text":" There are usually two ways to control the output common-mode voltage [3] [8], which are shown in Figure 3.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cds:20040414","pdfSize":"556KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Choksi,O.and Richard Carley, L. \"Analysis of Switched-Capacitor Common-Mode Feedback Circuit,\" IEEE Trans. Circuits Syst II, VOL.50, NO. 12, PP.906-916, 2003","title":"Analysis of Switched-Capacitor Common-Mode Feedback Circuit","context":[{"sec":"sec3","text":" The CMFB circuit is adopted with a symmetric switched capacitor network [9], which has more merits, such as faster dc settling, lower steady-state errors, charge injection errors and leakage errors, compared with the traditional simple switched capacitor network [8].","part":"1"}],"links":{"documentLink":"/document/1255674","pdfSize":"663KB"},"refType":"biblio","id":"ref9"}],"articleNumber":"5118256","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A novel operational amplifier for low-voltage low-power SC circuits","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118256/","isConference":true,"htmlLink":"/document/5118256/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"A novel operational amplifier for low-voltage low-power SC circuits","articleId":"5118256","openAccessFlag":"F","title":"A novel operational amplifier for low-voltage low-power SC circuits","contentTypeDisplay":"Conferences","mlTime":"PT0.095896S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118257,"references":[{"order":"1","text":"F. Marvasti, Nonuniform Sampling: Theory and Practice, Springer, 2001.","title":"Nonuniform Sampling: Theory and Practice","context":[{"sec":"sec1","text":" Also, the required sampling rate is such that the fastest-changing portions of the signal are sampled frequently enough; because the sampling rate is constant, the slowly-varying signal portions are sampled at the same high rate as the fast ones, although in principle this is not necessary [1].","part":"1"},{"sec":"sec2b","text":" The process of (alias-free) nonuniform sampling and error-free signal recovery for bandlimited signals has been extensively studied for over five decades; see [1], [10], [12], [13] and the references therein.","part":"1"},{"sec":"sec2b","text":" It has been proven in [12] that a function \\$x(t)\\$, band-limited to a bandwidth \\$W\\$, can be reconstructed from its non-uniform samples \\$\\{t_{k}, x_{k}\\}\\$, if the average sampling rate \\$f_{s}\\$ is larger than 2\\$W\\$ (see [1], [12] and the references therein for a definition and discussion of average sampling rate).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-1229-5"},"refType":"biblio","id":"ref1"},{"order":"2","text":"N. Sayiner et. al, \"A Level-crossing sampling scheme for A/D conversion\", IEEE Trans. Circuits and Syst. II, vol. 45 ,no. 4, pp. 335-339, April 1996.","title":"A Level-crossing sampling scheme for A/D conversion","context":[{"sec":"sec1","text":" This representation [2]\u2013[4] is known as \u201clevel crossing sampling\u201d.","part":"1"},{"sec":"sec1","text":" A/D conversion using this scheme has been discussed in the literature [2], [5].","part":"1"},{"sec":"sec3b","text":"In the \u201clevel-crossing\u201d sampling scheme no quantization error is introduced in the amplitude domain, but rather in the time domain [2].","part":"1"}],"links":{"documentLink":"/document/488288","pdfSize":"576KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Foster and T.-K. Wang, \"Speech coding using time code modulation\", Proc. IEEE SoutheastCon, vol 2., pp. 861-863, April 1991.","title":"Speech coding using time code modulation","context":[{"sec":"sec1","text":" This representation [2]\u2013[3][4] is known as \u201clevel crossing sampling\u201d.","part":"1"}],"links":{"documentLink":"/document/147882","pdfSize":"178KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"K. M. Guan and A. C. Singer, \"A Level-Crossing Sampling Scheme for Non-Bandlimited Signals\", Proc. 2006 IEEE ICASSP, vol. 3, pp. 381-383, May 2006.","title":"A Level-Crossing Sampling Scheme for Non-Bandlimited Signals","context":[{"sec":"sec1","text":" This representation [2]\u2013[4] is known as \u201clevel crossing sampling\u201d.","part":"1"}],"links":{"documentLink":"/document/1660670","pdfSize":"158KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"F. Akopyan, R. Manohar, and A. B. Apsel, \"A Level-Crossing Flash Asynchronous Analog-to-Digital Converter\", Proc. 2006 ASYNC, pp. 12-22, March 2006.","title":"A Level-Crossing Flash Asynchronous Analog-to-Digital Converter","context":[{"sec":"sec1","text":" A/D conversion using this scheme has been discussed in the literature [2], [5].","part":"1"}],"links":{"documentLink":"/document/1595684","pdfSize":"340KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Y. Tsividis, \"Digital signal processing in continuous time: A possibility for avoiding aliasing and reducing quantization error\", Proc. 2004 IEEE ICASSP, vol. II, pp. 589-592, Montreal, May 2004.","title":"Digital signal processing in continuous time: A possibility for avoiding aliasing and reducing quantization error","context":[{"sec":"sec1","text":" A related scheme has recently led to processors which offer certain advantages in practice, notably a power dissipation that decreases when the input activity decreases [6]\u2013[7].","part":"1"}],"links":{"documentLink":"/document/1326326","pdfSize":"241KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"B. Schell and Y. Tsividis, \"A clockless ADC/DSP/DAC system with activity-dependent power dissipation and no aliasing\", Digest, 2008 IEEE Solid State Circ. Conf., pp. 550-551, San Francisco, Feb. 2008.","title":"A clockless ADC/DSP/DAC system with activity-dependent power dissipation and no aliasing","context":[{"sec":"sec1","text":" A related scheme has recently led to processors which offer certain advantages in practice, notably a power dissipation that decreases when the input activity decreases [6]\u2013[7].","part":"1"}],"links":{"documentLink":"/document/4523301","pdfSize":"548KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"R. Staszewski et. al., \"All-digital TX frequency synthesizer and discretetime receiver for Bluetooth radio in 130-nm CMOS\", IEEE JSSC, vol. 39, pp. 2278-2291, Dec. 2004.","title":"All-digital TX frequency synthesizer and discretetime receiver for Bluetooth radio in 130-nm CMOS","context":[{"sec":"sec1","text":" Fortunately, techniques that emphasize time resolution benefit from recent advances in VLSI [8], whereas those that emphasize amplitude resolution encounter more and more problems.","part":"1"}],"links":{"documentLink":"/document/1362836","pdfSize":"1458KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"F. Aeschlimann, E. Allier, L. Fequet, M. Renaudin, \"Asynchronous FIR Filters: Towards a New Digital Processing Chain\", Proc. 2004 ASYNC, pp. 19-23, April 2004.","title":"Asynchronous FIR Filters: Towards a New Digital Processing Chain","context":[{"sec":"sec1","text":" Such signals can be processed directly [9].","part":"1"}],"links":{"documentLink":"/document/1299303","pdfSize":"1381KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J. Yen, \"On nonuniform sampling of bandwidth-limited signals\", IRE Trans. on Circuit Theory, vol. 3, pp. 251-257, Dec. 1956.","title":"On nonuniform sampling of bandwidth-limited signals","context":[{"sec":"sec2a","text":" It has been shown that if certain conditions are satisfied (see below), one can use the interpolation [10], [11]\n to approximate \\$x(t)\\$, by choosing the coefficients \\$C_{n}\\$ appropriately, as discussed below.","part":"1"},{"sec":"sec2b","text":" The process of (alias-free) nonuniform sampling and error-free signal recovery for bandlimited signals has been extensively studied for over five decades; see [1], [10], [12], [13] and the references therein.","part":"1"},{"sec":"sec2b","text":" Among the various methods proposed for signal reconstruction [10]\u2013[13], in this work we use sine-based reconstruction [10], as in (3), where the weights are assumed chosen such that \\$\\hat{x}\\$ is equal to \\$x\\$ at the sampling instants [14]:\n It can then be shown [14] that the representation in (3) becomes exact, i.e.\n which, by comparing the first branch of (4) to (1) gives\n.","part":"1"},{"sec":"sec3a","text":" Unlike in the case of direct signal reconstruction [10], here we operate on filtered versions of the input.","part":"1"}],"links":{"documentLink":"/document/1086325","pdfSize":"782KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"A. Lazar and L. Toth, \"Time Encoding and Perfect Recovery of Bandlimited Signals\", Proc. 2003 ICASSP, vol. 6, pp. 709-712, April 2003.","context":[{"sec":"sec2a","text":" It has been shown that if certain conditions are satisfied (see below), one can use the interpolation [10], [11]\n to approximate \\$x(t)\\$, by choosing the coefficients \\$C_{n}\\$ appropriately, as discussed below.","part":"1"},{"sec":"sec2b","text":" Among the various methods proposed for signal reconstruction [10]\u2013[11][13], in this work we use sine-based reconstruction [10], as in (3), where the weights are assumed chosen such that \\$\\hat{x}\\$ is equal to \\$x\\$ at the sampling instants [14]:\n It can then be shown [14] that the representation in (3) becomes exact, i.e.\n which, by comparing the first branch of (4) to (1) gives\n.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"F. J. Beutler, \"Error-free recovery of signals from irregularly spaced samples\", SIAM Review, vol. 8, pp. 328-355, July 1966.","title":"Error-free recovery of signals from irregularly spaced samples","context":[{"sec":"sec2b","text":" The process of (alias-free) nonuniform sampling and error-free signal recovery for bandlimited signals has been extensively studied for over five decades; see [1], [10], [12], [13] and the references therein.","part":"1"},{"sec":"sec2b","text":" It has been proven in [12] that a function \\$x(t)\\$, band-limited to a bandwidth \\$W\\$, can be reconstructed from its non-uniform samples \\$\\{t_{k}, x_{k}\\}\\$, if the average sampling rate \\$f_{s}\\$ is larger than 2\\$W\\$ (see [1], [12] and the references therein for a definition and discussion of average sampling rate).","part":"1"},{"sec":"sec2b","text":" Among the various methods proposed for signal reconstruction [10]\u2013[12][13], in this work we use sine-based reconstruction [10], as in (3), where the weights are assumed chosen such that \\$\\hat{x}\\$ is equal to \\$x\\$ at the sampling instants [14]:\n It can then be shown [14] that the representation in (3) becomes exact, i.e.\n which, by comparing the first branch of (4) to (1) gives\n.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/1008065"},"refType":"biblio","id":"ref12"},{"order":"13","text":"K. Yao and J. Thomas, \"On Some Stability and Interpolatory Properties of Nonuniform Sampling Expansions\", IEEE Trans. Circuits and Syst., vol. CR-14 ,no. 4, pp. 404-408, Dec. 1967.","title":"On Some Stability and Interpolatory Properties of Nonuniform Sampling Expansions","context":[{"sec":"sec2b","text":" The process of (alias-free) nonuniform sampling and error-free signal recovery for bandlimited signals has been extensively studied for over five decades; see [1], [10], [12], [13] and the references therein.","part":"1"},{"sec":"sec2b","text":" Among the various methods proposed for signal reconstruction [10]\u2013[13], in this work we use sine-based reconstruction [10], as in (3), where the weights are assumed chosen such that \\$\\hat{x}\\$ is equal to \\$x\\$ at the sampling instants [14]:\n It can then be shown [14] that the representation in (3) becomes exact, i.e.\n which, by comparing the first branch of (4) to (1) gives\n.","part":"1"}],"links":{"documentLink":"/document/1082745","pdfSize":"577KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"T. Strohmer, \"Numerical analysis of the nonuniform sampling problem\", J. Comput. Appl. Math., vol. 122, no. 1-2, pp. 297-316, Oct. 2000.","title":"Numerical analysis of the nonuniform sampling problem","context":[{"sec":"sec2b","text":" Among the various methods proposed for signal reconstruction [10]\u2013[13], in this work we use sine-based reconstruction [10], as in (3), where the weights are assumed chosen such that \\$\\hat{x}\\$ is equal to \\$x\\$ at the sampling instants [14]:\n It can then be shown [14] that the representation in (3) becomes exact, i.e.\n which, by comparing the first branch of (4) to (1) gives\n.","part":"1"},{"sec":"sec3c","text":" This can cause large errors when computing \\$D^{-1}\\$ and suggests the use of the pseudoinverse matrix for the calculation of the inverse of \\$D\\$, which is used [14] to generate the best interpolating function for \\$x(t)\\$ in the mean-square sense, i.e. minimize the interpolation error.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0377-0427(00)00361-7"},"refType":"biblio","id":"ref14"},{"order":"15","text":"P. Butzer, H.G. Feichtinger and K. Grchenig, \"Error analysis in Regular and Irregular Sampling Theory\", Applicable Analysis, vol. 50, pp. 167-189, Sept. 1993.","title":"Error analysis in Regular and Irregular Sampling Theory","context":[{"sec":"sec3a","text":" These can now be used in an equation corresponding to (4):\n It has been proven that, for a sum as in (11), the error in representing \\$x(t)\\$ diminishes as \\$N\\$ increases [15].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1080/00036819308840192"},"refType":"biblio","id":"ref15"}],"articleNumber":"5118257","formulaStrippedArticleTitle":"Processing of signals using level-crossing sampling","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5118257/","displayDocTitle":"Processing of signals using level-crossing sampling","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5118257/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5118257","openAccessFlag":"F","title":"Processing of signals using level-crossing sampling","contentTypeDisplay":"Conferences","mlTime":"PT0.484637S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118259,"references":[{"order":"1","text":"C. Boles, B. Boser, B. Hasegawa, and J. Heanue, \"A multimode digital detector readout for solid-state medical imaging detectors\", J. Solid-State Circuits, Vol. 33, pp. 733-742, May 1998","title":"A multimode digital detector readout for solid-state medical imaging detectors","context":[{"sec":"sec1","text":" The in-pixel data acquisition circuit in a CT detector requires more than 16 bits signal resolution and dynamic range (DR) [1].","part":"1"},{"sec":"sec1","text":" [1] implemented a WDR CT detector using two integration capacitors for low and high photo-current levels respectively.","part":"1"}],"links":{"documentLink":"/document/668988","pdfSize":"229KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"R. Steadman, F. Serrano, G. Vogtmeier, A. Kemma, E. Oezkan, W. Brockherde, and B. Hosticka, \"A CMOS photodiode array with in-pixel data acquisition system for computed tomography\", J. Solid-State Circuits, Vol. 39, pp. 1034-1043, Jul. 2004","title":"A CMOS photodiode array with in-pixel data acquisition system for computed tomography","context":[{"sec":"sec1","text":" The frame rate should be higher than 2.4k Hz [2].","part":"1"},{"sec":"sec2","text":" Another method is to scale the accumulation capacitor for different photo-current levels [2].","part":"1"},{"sec":"sec3a","text":"The same photodiode design as detailed in [2] is used in this work.","part":"1"}],"links":{"documentLink":"/document/1308577","pdfSize":"628KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"D. Yang, A. Gamal, B. Fowler, and H. Tan, \"A 640x512 CMOS immage sensor with ultrawide range floating-point pixel-level ADC\", J. Solid-State Circuits, Vol. 34, pp. 1821-1834, Dec. 1999","title":"A 640x512 CMOS immage sensor with ultrawide range floating-point pixel-level ADC","context":[{"sec":"sec1","text":" By varying the integration time according to photo-current level, the sensor can achieve more than 100dB DR [3].","part":"1"},{"sec":"sec2","text":" After a reset, the photo-current \\$({\\rm I}_{{\\rm ph}})\\$ starts to accumulate on the diode capacitor \\$({\\rm C}_{{\\rm pd}})\\$, or the potential well [3].","part":"1"},{"sec":"sec2","text":" The accumulation time \\${\\rm T}_{{\\rm int}}\\$ can be scaled nonlinearly for different photo-current levels [3].","part":"1"}],"links":{"documentLink":"/document/808907","pdfSize":"851KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"L. McIlrath, \"A low-power low-noise ultrawide-dynamic-range CMOS imager with pixel-parallel A/D converters\", J. Solid-State Circuits, Vol. 36, pp. 846-853, May 2001.","title":"A low-power low-noise ultrawide-dynamic-range CMOS imager with pixel-parallel A/D converters","context":[{"sec":"sec1","text":" In-pixel \\$\\Sigma\\Delta {\\rm A}/{\\rm D}\\$ conversion is another way to expand the DR beyond 100dB for imaging sensor with low frame rate [4].","part":"1"}],"links":{"documentLink":"/document/918924","pdfSize":"192KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"H. Chan, and J. Yuan, \"A low-distortion and wide dynamic range CMOS imager for wireless capsule endoscopy\", Intl. Symp. Circuits & Systems., pp. 2945-2948, May 2008.","title":"A low-distortion and wide dynamic range CMOS imager for wireless capsule endoscopy","context":[{"sec":"sec1","text":" The WDR pixel design in [5] can achieve relatively high linearity (THD<-83dB) over 100dB DR using asynchronous in-pixel partial quantization.","part":"1"},{"sec":"sec2","text":"The imaging sensor's DR is expanded linearly in [5] with an in-pixel comparator and counter as shown in Fig. 2(a).","part":"1"},{"sec":"sec3b","text":"Compared to [5], the equivalent well capacity \\${\\rm V}_{{\\rm w}}\\$ in this scheme is independent on the comparator because of two factors.","part":"1"}],"links":{"documentLink":"/document/4542075","pdfSize":"675KB"},"refType":"biblio","id":"ref5"}],"articleNumber":"5118259","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A wide dynamic range high linearity in-pixel data acquisition front-end for computed tomography","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118259/","isConference":true,"htmlLink":"/document/5118259/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"A wide dynamic range high linearity in-pixel data acquisition front-end for computed tomography","articleId":"5118259","openAccessFlag":"F","title":"A wide dynamic range high linearity in-pixel data acquisition front-end for computed tomography","contentTypeDisplay":"Conferences","mlTime":"PT0.089291S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118265,"references":[{"order":"1","text":"K. R. Rao and P. Yip, \"Discrete Cosine Transform: Algorithms, Advantages, and Applications\", New York: Academic, 1990.","title":"Discrete Cosine Transform: Algorithms, Advantages, and Applications","context":[{"sec":"sec1","text":"The Discrete Cosine Transform (DCT) is reportedly the best suboptimal transformation for image and video processing and being used in various coding standards [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"E. O. Brigham, \"The Fast Fourier transform and its Applications\", Englewood Cliffs, N.J., Prentice Hall, 1988.","title":"The Fast Fourier transform and its Applications","context":[{"sec":"sec1","text":" The Discrete Fourier Transform (DFT) has been widely used as the fundamental computation unit for signal processing and communication applications [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"G. Strang and T. Nguyen, \"Wavelets and Filter Banks\", Wellesley Cambridge Pr, 1996.","title":"Wavelets and Filter Banks","context":[{"sec":"sec1","text":" Over the past decade, the Discrete Wavelet Transform (DWT) based on the Haar matrix [3] has become very popular for compression algorithms, especially after the DWT's inclusion in the JPEG2000 standard [4].","part":"1"}],"links":{"documentLink":"/document/5744025","pdfSize":"777KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"ISO/IEC, JPEG Committee Draft 15444-1, 2004.","context":[{"sec":"sec1","text":" Over the past decade, the Discrete Wavelet Transform (DWT) based on the Haar matrix [3] has become very popular for compression algorithms, especially after the DWT's inclusion in the JPEG2000 standard [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Jiang and X. Hao, \"Hybrid Fourier-Wavelet Image Denoising\", Electronics Letters, vol. 43, no. 20, pp. 1081-1082, 2007.","title":"Hybrid Fourier-Wavelet Image Denoising","context":[{"sec":"sec1","text":" For example, the Fourier-Wavelet transform can be used to improve the denoising performance for images [5]; a Cosine-Wavelet hybrid structure can be used to minimize the prediction errors in video coding [6] [7] and to enhance the security in digital watermarking [8], etc.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20071417","pdfSize":"120KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Ezhilarasan and P. Thambidurai, \"A Hybrid Transformation Technique for Video Coding\", LNCS 4308, pp. 503-508, Springer, 2006.","title":"A Hybrid Transformation Technique for Video Coding","context":[{"sec":"sec1","text":" For example, the Fourier-Wavelet transform can be used to improve the denoising performance for images [5]; a Cosine-Wavelet hybrid structure can be used to minimize the prediction errors in video coding [6] [7] and to enhance the security in digital watermarking [8], etc.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/11947950_55"},"refType":"biblio","id":"ref6"},{"order":"7","text":"P. Paul and P. Girija, \"A Novel VLSI Architecture for Image Compression\", Proc. of the 8 IEEE International Symposium on Multimedia, pp. 794-795, 2006.","title":"A Novel VLSI Architecture for Image Compression","context":[{"sec":"sec1","text":" For example, the Fourier-Wavelet transform can be used to improve the denoising performance for images [5]; a Cosine-Wavelet hybrid structure can be used to minimize the prediction errors in video coding [6] [7] and to enhance the security in digital watermarking [8], etc.","part":"1"}],"links":{"documentLink":"/document/4061261","pdfSize":"150KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. Haj, \"Combined DWT-DCT Digital Image Watermarking\", Journal of Computer Science, Science Publication, vol. 3, no. 9, pp. 740-746, 2007.","title":"Combined DWT-DCT Digital Image Watermarking","context":[{"sec":"sec1","text":" For example, the Fourier-Wavelet transform can be used to improve the denoising performance for images [5]; a Cosine-Wavelet hybrid structure can be used to minimize the prediction errors in video coding [6] [7] and to enhance the security in digital watermarking [8], etc.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.3844/jcssp.2007.740.746"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Moon Ho Lee, \"On computing 2-D systolic algorithm for discrete cosine transform\", IEEE Trans. on Circuits and Systems, vol.37, no.10, pp.1321-1323, 1990.","title":"On computing 2-D systolic algorithm for discrete cosine transform","context":[{"sec":"sec2","text":"In order to decompose the forward transform basis matrices, we utilize sparse matrix factorization where, the DCT, the DFT, and the DWT matrices can be sub-divided into one orthogonal character matrix and a special sparse matrix, named the Jacket matrix [9].","part":"1"}],"links":{"documentLink":"/document/103231","pdfSize":"287KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Z. Chen and M. H. Lee \"On Fast Hybrid Source Coding Design\", Proc. of the 2007 International Symposium on Information Technology Convergence, pp. 143-147, 2007.","title":"On Fast Hybrid Source Coding Design","context":[{"sec":"sec2a","text":"The proof of the algorithm can be found in [10].","part":"1"}],"links":{"documentLink":"/document/4410622","pdfSize":"171KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5118265","formulaStrippedArticleTitle":"Efficient hardware implementation of hybrid cosine-fourier-wavelet transforms on a single FPGA","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"htmlAbstractLink":"/document/5118265/","displayDocTitle":"Efficient hardware implementation of hybrid cosine-fourier-wavelet transforms on a single FPGA","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118265/","articleId":"5118265","openAccessFlag":"F","title":"Efficient hardware implementation of hybrid cosine-fourier-wavelet transforms on a single FPGA","contentTypeDisplay":"Conferences","mlTime":"PT0.300947S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118266,"references":[{"order":"1","text":"ZLIB Specification, http://www.zlib.org.","context":[{"sec":"sec1","text":"One of the most versatile data compression and decompression schemes used in such applications is ZLIB, a lossless, general-purpose data compression algorithm based on the LZ77 compression algorithm [1][2][3][4].","part":"1"},{"sec":"sec3","text":" The ZLIB decoder was designed based on the ZLIB software algorithm [1] to support multiple channels for improved data throughput by increasing the number of data paths that operate in parallel.","part":"1"},{"sec":"sec4","text":" In this discussion we reference the ZLIB source code version 1.2.3 [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"ZLIB Compressed Data Format Specification Version 3.3, RFC 1950, P. Deutsch, May 1996, www.ietf.org/rfc/rfc1950.txt","context":[{"sec":"sec1","text":"One of the most versatile data compression and decompression schemes used in such applications is ZLIB, a lossless, general-purpose data compression algorithm based on the LZ77 compression algorithm [1][2][3][4].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Deflate Compressed Data Format Specification Version 1.3, RFC 1951, P. Deutsch, May 1996, www.ietf.org/rfc/rfc1951.txt","context":[{"sec":"sec1","text":"One of the most versatile data compression and decompression schemes used in such applications is ZLIB, a lossless, general-purpose data compression algorithm based on the LZ77 compression algorithm [1][2][3][4].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"Ziv J., Lempel A., \"A Universal Algorithm for Sequential Data Compression,\" IEEE Transactions on Information Theory, Vol. 23, No. 3, pp. 337-343.","title":"A Universal Algorithm for Sequential Data Compression","context":[{"sec":"sec1","text":"One of the most versatile data compression and decompression schemes used in such applications is ZLIB, a lossless, general-purpose data compression algorithm based on the LZ77 compression algorithm [1][2][3][4].","part":"1"}],"links":{"documentLink":"/document/1055714","pdfSize":"747KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Fletcher, J. G., \"An Arithmetic Checksum for Serial Transmissions,\" IEEE Transactions on Communications, Vol. COM-30, No. 1, January 1982.","title":"An Arithmetic Checksum for Serial Transmissions","context":[{"sec":"sec1","text":" The Adler-32 algorithm [5] provides error checking with an extremely low probability of undetected errors.","part":"1"}],"links":{"documentLink":"/document/1095369","pdfSize":"833KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Comtech AHA Corporation, AHA361-PCIX/AHA362-PCIX Document Specification, http://www.aha.com.","title":"AHA361-PCIX/AHA362-PCIX Document Specification","context":[{"sec":"sec2","text":" The AHA362-PCIX is a PCI-X plug-in card developed by the Comtech AHA Corporation [6] that adds GZIP compression and decompression to data networking streams, and supports data rates of over 3 Gbits/s.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Lazaro, J. Arias, J. Astarloa, A. Bidarte, U. Zuloaga, A. \"Decompression Dual Core for SoPC Applications in High Speed FPGA,\" IECON, Nov. 2007.","title":"Decompression Dual Core for SoPC Applications in High Speed FPGA","context":[{"sec":"sec2","text":" [7] have developed a dual core architecture for decompression using the deflate algorithm, where one core translates the Huffman codes and the other regenerates the decompressed data using the LZ77 algorithm.","part":"1"}],"links":{"documentLink":"/document/4459974","pdfSize":"1018KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"GZIP Specification, http://www.gzip.org.","context":[{"sec":"sec2","text":"The ZLIB algorithm is currently implemented as part of many software applications, such as the GZIP [8] and WinZip [9] file compression utilities.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"WinZip, WinZip International LLC, http://www.winzip.com.","title":"WinZip International LLC","context":[{"sec":"sec2","text":"The ZLIB algorithm is currently implemented as part of many software applications, such as the GZIP [8] and WinZip [9] file compression utilities.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"R.D. Chamberlain and M.A. Franklin, \"Automatic Deployment of Streaming Applications on Hybrid Architectures,\" HPEC, Sep. 2007.","title":"Automatic Deployment of Streaming Applications on Hybrid Architectures","context":[{"sec":"sec2","text":" [10][11] presented an approach for describing and converting software designs into streaming hardware designs.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"R.D. Chamberlain, J.M. Lancaster, and R.K. Cytron, \"Visions for Application Development on Hybrid Computing Systems,\" Parallel Computing, May 2008.","title":"Visions for Application Development on Hybrid Computing Systems","context":[{"sec":"sec2","text":" Chamberlain et al. [10][11] presented an approach for describing and converting software designs into streaming hardware designs.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.parco.2008.03.001"},"refType":"biblio","id":"ref11"},{"order":"12","text":"S. Ciricescu, R. Essick, B. Lucas, P. May, K. Moat, et al. \"The reconfigurable streaming vector processor (RSVPTM),\" in MICRO-36, 2003.","context":[{"sec":"sec2","text":" The Merrimac [14], Imagine [13], and RSVPTM [12] architectures are stream processors that use streaming memory to improve the bandwidth utilization between processing units, thereby increasing throughput.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"U. Kapasi, W. Dally, S. Rixner, J. Owens, and B. Khailany, \"The Imagine stream processor,\" ICCD, 2002.","context":[{"sec":"sec2","text":" The Merrimac [14], Imagine [13], and RSVPTM [12] architectures are stream processors that use streaming memory to improve the bandwidth utilization between processing units, thereby increasing throughput.","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"W. Dally, F. Labonte, A. Das, P. Hanrahan, et al. \"Merrimac: supercomputing with streams,\" in ACM/IEEE Conference of Supercomputing, 2003.","title":"Merrimac: Supercomputing with streams","context":[{"sec":"sec2","text":" The Merrimac [14], Imagine [13], and RSVPTM [12] architectures are stream processors that use streaming memory to improve the bandwidth utilization between processing units, thereby increasing throughput.","part":"1"}],"links":{"documentLink":"/document/1592938","pdfSize":"878KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"Xilinx PCI Express Endpoint Block Plus v1.5 datasheet DS551. Xilinx, Inc., http://www.xilinx.com.","title":"Xilinx PCI Express Endpoint Block Plus v1.5 datasheet DS551. Xilinx, Inc","context":[{"sec":"sec3","text":" A FIFO arbiter selectively reads from each output FIFO channel using a round-robin scheme and writes the decoded data to the PCI Express Endpoint Block Plus core [15].","part":"1"},{"sec":"sec5","text":" The ZLIB decoder was clocked at 120 MHz, while the PCI Express [15] and EMAC [16] cores were allowed to run at the prescribed frequencies.","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"Xilinx Virtex-5 Embedded Tri-Mode Ethernet MAC wrapper v1.3 datasheet DS550, Xilinx, Inc., http://www.xilinx.com.","title":"Xilinx Virtex-5 Embedded Tri-Mode Ethernet MAC wrapper v1.3 datasheet DS550, Xilinx, Inc","context":[{"sec":"sec3","text":" The Tri-mode Gigabit Ethernet MAC [16] is composed of two independent EMAC cores Ethernet packets are forwarded between the EMACs via the transmit (TX) and receive (RX) FIFOs to facilitate communication between the host and the outside world.","part":"1"},{"sec":"sec5","text":" The ZLIB decoder was clocked at 120 MHz, while the PCI Express [15] and EMAC [16] cores were allowed to run at the prescribed frequencies.","part":"1"}],"refType":"biblio","id":"ref16"}],"articleNumber":"5118266","formulaStrippedArticleTitle":"Streaming implementation of the ZLIB decoder algorithm on an FPGA","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5118266/","displayDocTitle":"Streaming implementation of the ZLIB decoder algorithm on an FPGA","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5118266/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5118266","openAccessFlag":"F","title":"Streaming implementation of the ZLIB decoder algorithm on an FPGA","contentTypeDisplay":"Conferences","mlTime":"PT0.097944S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118268,"references":[{"order":"1","text":"B. Alberts, D. Bray, A. Johnson, J. Lewis, M. Raff, K. Roberts, and P. Walter, Essential Cell Biology. New York: Garland Publishing, 1998.","title":"Essential Cell Biology","context":[{"sec":"sec1","text":" The genome is made of DNA which is a biomolecule composed of smaller components called nucleotides [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"R. F. Voss, \"Evolution of long-range fractal correlations and 1/f noise in DNA base sequences,\" Physical Review Letters, vol. 68, no. 25, pp. 3805-3808, 1992.","title":"Evolution of long-range fractal correlations and 1/f noise in DNA base sequences","context":[{"sec":"sec1","text":" In a popular character-to-numeric mapping scheme proposed by Voss [2], a DNA sequence is represented by four binary indicator sequences, one for each of the four types of nucleotides whereby digits \u2018 1\u2019 and \u02bb0\u02bc are used to represent the presence or absence of the nucleotide of interest, e.g., the indicator sequence for nucleotide A in DNA sequence \u2018ATCCGCTTAGC\u2019 would be \u201810000000100\u2019.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1103/PhysRevLett.68.3805"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Tiwari, S. Ramachandran, A. Bhattacharya, S. Bhattacharya, and R. Ramaswamy, \"Prediction of probable genes by fourier analysis of genomic sequences,\" Computer Applications in the Biosciences (CABIOS), vol. 13, no. 3, pp. 263-270, 1997.","title":"Prediction of probable genes by fourier analysis of genomic sequences","context":[{"sec":"sec1","text":" Indicator sequences have been employed in [3], [4] for locating exons using the short-time discrete Fourier transform (STDFT).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1093/bioinformatics/13.3.263"},"refType":"biblio","id":"ref3"},{"order":"4","text":"D. Anastassiou, \"Genomic signal processing,\" IEEE Signal Processing Magazine, pp. 8-20, Jul. 2001.","title":"Genomic signal processing","context":[{"sec":"sec1","text":" Indicator sequences have been employed in [3], [4] for locating exons using the short-time discrete Fourier transform (STDFT).","part":"1"}],"links":{"documentLink":"/document/939833","pdfSize":"1763KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"P. P. Vaidyanathan and B.-J. Yoon, \"Digital filters for gene prediction applications,\" in Proc. 36 Asilomar Conference on Signals, Systems, and Computers, Monterey, Nov. 2002, pp. 306-310.","title":"Digital filters for gene prediction applications","context":[{"sec":"sec1","text":" In another computational technique described in [5], a second-order digital filter has been used to process the indicator sequences.","part":"1"}],"links":{"documentLink":"/document/1197196","pdfSize":"339KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"P. Ramachandran, W.-S. Lu, and A. Antoniou, \"Improved hot-spot location technique for proteins using a bandpass notch digital filter,\" in IEEE International Symposium on Circuits and Systems, Seattle, May 2008, pp. 2673-2676.","title":"Improved hot-spot location technique for proteins using a bandpass notch digital filter","context":[{"sec":"sec1","text":"Electron-ion interaction potential (EIIP) values have been used in [6], [7] for the location of hot spots in proteins.","part":"1"},{"sec":"sec1","text":"In this paper, we apply the filtering technique reported in [6], [7] for the location of exons in DNA sequences.","part":"1"},{"sec":"sec2","text":"In the past, EIIP values have been successfully applied for analyzing proteins in numerous studies such as those in [6], [7], [9].","part":"1"},{"sec":"sec5","text":"A filtering technique for the location of hot spots in proteins reported in [6], [7] based on the use of EIIP values and digital filters was applied for the location of exons in DNA sequences.","part":"1"}],"links":{"documentLink":"/document/4542007","pdfSize":"333KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"P. Ramachandran and A. Antoniou, \"Identification of hot-spot locations in proteins using digital filters,\" IEEE Journal of Selected Topics in Signal Processing, vol. 2, no. 3, pp. 378-389, Jun. 2008.","title":"Identification of hot-spot locations in proteins using digital filters","context":[{"sec":"sec1","text":"Electron-ion interaction potential (EIIP) values have been used in [6], [7] for the location of hot spots in proteins.","part":"1"},{"sec":"sec1","text":"In this paper, we apply the filtering technique reported in [6], [7] for the location of exons in DNA sequences.","part":"1"},{"sec":"sec2","text":"In the past, EIIP values have been successfully applied for analyzing proteins in numerous studies such as those in [6], [7], [9].","part":"1"},{"sec":"sec5","text":"A filtering technique for the location of hot spots in proteins reported in [6], [7] based on the use of EIIP values and digital filters was applied for the location of exons in DNA sequences.","part":"1"}],"links":{"documentLink":"/document/4550565","pdfSize":"1025KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"V. Veljkovi\u0107, I. Cosi\u0107, B. Dimitrijevi\u0107, and D. Lalovi\u0107, \"Is it possible to analyze DNA and protein sequences by the methods of digital signal processing?\" IEEE Transactions on Biomedical Engineering, vol. BME-32, no. 5, pp. 337-341, May 1985.","title":"Is it possible to analyze DNA and protein sequences by the methods of digital signal processing?","context":[{"sec":"sec2","text":" The EIIP of a nucleotide is a physical quantity denoting the average energy of valence electrons in the nucleotide [8].","part":"1"}],"links":{"documentLink":"/document/4122061","pdfSize":"1033KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"I. Cosic, \"Macromolecular bioactivity: Is it resonant interaction between macromolecules? - Theory and applications,\" IEEE Transactions on Biomedical Engineering, vol. 41, no. 12, pp. 1101-1114, Dec. 1994.","title":"Macromolecular bioactivity: Is it resonant interaction between macromolecules? - Theory and applications","context":[{"sec":"sec2","text":"In the past, EIIP values have been successfully applied for analyzing proteins in numerous studies such as those in [6], [7], [9].","part":"1"}],"links":{"documentLink":"/document/335859","pdfSize":"1497KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J. Lazovi\u0107, \"Selection of amino acid parameters for Fourier transform-based analysis of proteins,\" Computer Applications in the Biosciences (CABIOS), vol. 12, no. 6, pp. 553-562, 1996.","title":"Selection of amino acid parameters for Fourier transform-based analysis of proteins","context":[{"sec":"sec2","text":" Among over 200 different types of numerical mapping schemes, EIIP values have been shown to provide the most suitable mapping for spectral analysis of protein sequences [10].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1093/bioinformatics/12.6.553"},"refType":"biblio","id":"ref10"},{"order":"11","text":"A. S. Nair and S. P. Sreenadhan, \"A coding measure scheme employing electron-ion interaction pseudopotential (EIIP),\" Bioinformation, vol. 1, no. 6, pp. 197-202, 2006.","title":"A coding measure scheme employing electron-ion interaction pseudopotential (EIIP)","context":[{"sec":"sec2","text":"A computational technique for the location of exons based on the use of EIIP values has been reported in [11].","part":"1"},{"sec":"sec4","text":" For comparison, we also implemented the STDFT-based technique employed in [11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"A. Antoniou, Digital Signal Processing: Signals, Systems, and Filters. New York: McGraw-Hill, 2005.","title":"Digital Signal Processing: Signals, Systems, and Filters","context":[{"sec":"sec3","text":" In order to eliminate the need to compute the phase response of the filter and to eliminate phase distortion, zero-phase filtering is employed [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"S. Rogic, A. K. Mackworth, and F. B. F. Ouellette, \"Evaluation of gene-finding programs on mammalian sequences,\" Genome Research, vol. 11, no. 5, pp. 817-832, May 2001.","title":"Evaluation of gene-finding programs on mammalian sequences","context":[{"sec":"sec4","text":"To evaluate the performance of the proposed exon location technique, we applied it to a set of five genes whose sequences and true exon locations were downloaded from the well-known HMR195 dataset [13].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1101/gr.147901"},"refType":"biblio","id":"ref13"}],"articleNumber":"5118268","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Location of exons in DNA sequences using digital filters","publisher":"IEEE","htmlAbstractLink":"/document/5118268/","displayDocTitle":"Location of exons in DNA sequences using digital filters","isConference":true,"htmlLink":"/document/5118268/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118268","openAccessFlag":"F","title":"Location of exons in DNA sequences using digital filters","contentTypeDisplay":"Conferences","mlTime":"PT0.290433S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118269,"references":[{"order":"1","text":"F. Derr, \"Coherent optical QPSK intradyne system concept and digital receiver realization,\" Journal of Lightwave Technology, vol. 10, no. 9, pp. 1290-1296, September 1992.","title":"Coherent optical QPSK intradyne system concept and digital receiver realization","context":[{"sec":"sec1","text":"In fact, the polarization-diverse optical coherent receiver was proposed over a decade ago as the optical front end structure for quadrature phase-shift-keying (QPSK) [1], [2], [3].","part":"1"}],"links":{"documentLink":"/document/156881","pdfSize":"734KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"R. Noe, \"Phase noise-tolerant synchronous QPSK/BPSK baseband-type intradyne receiver concept with feedforward carrier recovery,\" Journal of Lightwave Technology, vol. 23, no. 2, pp. 802-808, February 2005.","title":"Phase noise-tolerant synchronous QPSK/BPSK baseband-type intradyne receiver concept with feedforward carrier recovery","context":[{"sec":"sec1","text":"In fact, the polarization-diverse optical coherent receiver was proposed over a decade ago as the optical front end structure for quadrature phase-shift-keying (QPSK) [1], [2], [3].","part":"1"}],"links":{"documentLink":"/document/1402556","pdfSize":"280KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. G. Taylor, \"Coherent detection method using DSP for demodulation of signal and subsequent equalization of propagation impairments,\" IEEE Photonics Technology Letters, vol. 16, no. 2, pp. 674-676, February 2004.","title":"Coherent detection method using DSP for demodulation of signal and subsequent equalization of propagation impairments","context":[{"sec":"sec1","text":"In fact, the polarization-diverse optical coherent receiver was proposed over a decade ago as the optical front end structure for quadrature phase-shift-keying (QPSK) [1], [2], [3].","part":"1"}],"links":{"documentLink":"/document/1266528","pdfSize":"89KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"U. Koc, \"Adaptive polarization tracking and equalization for polarization-diverse intradyne receiver of on-off keying (ook),\" in Proc. OFC, 2007, p. OThK.","title":"Adaptive polarization tracking and equalization for polarization-diverse intradyne receiver of on-off keying (ook)","context":[{"sec":"sec3","text":" Equalization methods that have been developed for On-Off Keying (OOK) [4] can be modified to compensate PSK signals by exploiting the fact of the constant envelope of a PSK signal.","part":"1"}],"links":{"documentLink":"/document/4348700","pdfSize":"553KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M. Taylor, \"Accurate digital phase estimation process for coherent detection using a parallel digital processor,\" in Proc. ECOC, 2005, p. Tu4.2.6.","context":[{"sec":"sec3","text":" This also leads to an equivalent form called Constant Modulus Algorithm (CMA) [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"U. Koc, \"Recursive phase estimation and detection framework for quadrature phase-shift-keying with extension to general phase-shift-keying in coherent optical communication,\" Bell Labs Technical Memo, March 2006.","title":"Recursive phase estimation and detection framework for quadrature phase-shift-keying with extension to general phase-shift-keying in coherent optical communication","context":[{"sec":"sec3","text":" As pointed out in [6], the differential phase approach is optimal for linewidth-dominant systems but suboptimal for channels having strong optical noise due to its noise amplification.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"D.-S. Ly-Gagnon, K. Katoh, and K. Kikuchi, \"Unrepeatered optical transmission of 20 Gbit/s quadrature phase-shift keying signals over 210 km using homodyne phase-diversity receiver and digital signal processing,\" Electronics Letters, vol. 41, no. 4, pp. 206-207, February 2005.","title":"Unrepeatered optical transmission of 20 Gbit/s quadrature phase-shift keying signals over 210 km using homodyne phase-diversity receiver and digital signal processing","context":[{"sec":"sec3","text":" Therefore, to minimize the adverse effect of optical noise, we can apply the Viterbi & Viterbi phase estimation approach after the ODL algorithm is applied for adaptive equalization to provide the optimal solution for PSK [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20057967","pdfSize":"487KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"H. Kogelnik and R. M. Jopson, Polarization-Mode Dispersion. Academic Press, 2002, ch. 15, pp. 725-861.","title":"Polarization-Mode Dispersion","context":[{"sec":"sec5","text":" In Fig. 5, one rotation in the Poincare sphere takes about \\$60\\mu sec\\$ whereas the fast polarization change reported under extreme conditions is only in the microsecond range [8], [9].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"P. M. Krummrich and K. Kotten, \"Extremely fast (microsecond timescale) polarization changes in high speed long haul WDM transmission systems,\" in Proc. OFC, 2004, p. FI3.","title":"Extremely fast (microsecond timescale) polarization changes in high speed long haul WDM transmission systems","context":[{"sec":"sec5","text":" In Fig. 5, one rotation in the Poincare sphere takes about \\$60\\mu sec\\$ whereas the fast polarization change reported under extreme conditions is only in the microsecond range [8], [9].","part":"1"}],"refType":"biblio","id":"ref9"}],"articleNumber":"5118269","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Adaptive PLL-free optical coherent receiver for joint polarization tracking and equalization in Phase-Shift-Keying for next-generation optical communication","publisher":"IEEE","htmlAbstractLink":"/document/5118269/","displayDocTitle":"Adaptive PLL-free optical coherent receiver for joint polarization tracking and equalization in Phase-Shift-Keying for next-generation optical communication","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118269/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118269","openAccessFlag":"F","title":"Adaptive PLL-free optical coherent receiver for joint polarization tracking and equalization in Phase-Shift-Keying for next-generation optical communication","contentTypeDisplay":"Conferences","mlTime":"PT0.299097S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118281,"references":[{"order":"1","text":"M. Hershenson, A. Hajimiri, S. Mohan, S. Boyd and T. Lee, \"Design and optimization of LC oscillators\", Proceedings IEEE/ACM international conference on Computer-aided design, 65-69, 1999","title":"Design and optimization of LC oscillators","context":[{"sec":"sec2","text":"Taking advantage of all circuit symmetries a typical LC tank VCO circuit can be formed in an equivalent circuit [1] shown in Fig. 1.","part":"1"},{"sec":"sec2","text":" The parasitic capacitance of the NMOS-pair is approximated by \\$C_{NMOS, pair} = 2C_{gd,n}+\\$ 0.5 \\$C_{gs,n}+0.5C_{db,n}\\$ [1]. \\$C_{v,eff}(v_{t}, V_{tune})\\$ denotes the voltage dependent effective large signal varactor capacitance which will be derived in the next section.","part":"1"},{"sec":"sec6","text":" We set the value of \\$I_{bias}\\$ to the maximum value allowed by the specifications in order to maximize the output amplitude and optimize the phase noise characteristics of our VCO [1].","part":"1"}],"links":{"documentLink":"/document/810623","pdfSize":"441KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Buonomo and A. Lo Schiavo, \"Modelling and analysis of differential VCOs\", Int. Journal of Circuit Theory and Application, vol. 32, 117-131, 2004","title":"Modelling and analysis of differential VCOs","context":[{"sec":"sec2","text":" The nonlinear I-V characteristic of the cross-coupled MOS transistor pair exhibiting a negative resistance can be effectively described by the following expression first introduced in [2]\n with \\$\\nu_{n}=2\\sqrt{(I_{Bias}L_{n})/(\\mu_{n}C_{ox}W_{n}})\\$.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/cta.270"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Enz, F. Krummenacher and E. Vittoz, \"An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications\", Analog Integrated Circuits and Signal Processing, Kluwer, 1995","title":"An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications","context":[{"sec":"sec3","text":" The basic idea of the model is to consider the MOS capacitance behavior depending on the charge distribution and the surface potential inside the semiconductor (more details can be found in [3]).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-2283-6_7"},"refType":"biblio","id":"ref3"},{"order":"4","text":"R. Bunch and S. Raman, \"Large-Signal Analysis of MOS Varactors in CMOS -Gm LC VCOs\", IEEE Journal of Solid-State Circuits, vol. 38, no. 8, 2003","title":"Large-Signal Analysis of MOS Varactors in CMOS -Gm LC VCOs","context":[{"sec":"sec3","text":" Different approaches have been published to calculate an average varactor capacitance [4], [5].","part":"1"},{"sec":"sec6","text":" Setting \\$L_{v}\\$ to two times the minimum channel length is a good compromise between series resistance and \\$C_{v,max}/C_{v,min}\\$ ratio [4].","part":"1"}],"links":{"documentLink":"/document/1214725","pdfSize":"526KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"E. Hegazi and A. A. Abidi, \"Varactor Characteristics, Oscillator Tuning Curves, and AM-FM Conversion\" IEEE Journal of Solid-State Circuits, vol. 38, no. 6, 2003","title":"Varactor Characteristics, Oscillator Tuning Curves, and AM-FM Conversion","context":[{"sec":"sec3","text":" Different approaches have been published to calculate an average varactor capacitance [4], [5].","part":"1"},{"sec":"sec3","text":" This process is called AM-to-FM conversion (for details see [5]).","part":"1"}],"links":{"documentLink":"/document/1202006","pdfSize":"662KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Y. Kuznetsov, \"Elements of Applied Bifurcation Theory\", 3rd edition, Springer, New York, 2004","title":"Elements of Applied Bifurcation Theory","context":[{"sec":"sec5","text":"A nonlinear dynamic system of the subsequent form is the starting point of the Andronov Hopf bifurcation analysis:\n If all conditions of the Andronov Hopf bifurcation theorem [6] [7] [8] are fulfilled, it is guaranteed that a bifurcation parameter \\$\\mu\\$ exists whose variation leads to a stable limit cycle.","part":"1"},{"sec":"sec5","text":" According to the method described in [6] the Lyapunov coefficient is expressed by\n.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"W. Mathis and P. Russer, \"Oscillator Design\", Encyclopedia of RF and Microwave Engeneering, vol. 4, 3563-3589, Wiley, 2005","title":"Oscillator Design","context":[{"sec":"sec5","text":"A nonlinear dynamic system of the subsequent form is the starting point of the Andronov Hopf bifurcation analysis:\n If all conditions of the Andronov Hopf bifurcation theorem [6] [7] [8] are fulfilled, it is guaranteed that a bifurcation parameter \\$\\mu\\$ exists whose variation leads to a stable limit cycle.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0471654507.eme301"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Prochaska, A. Belski and W. Mathis, \"Bifurcation analysis of on-chip LC VCOs\", IEEE Int. Symp. on Circuits and Systems ISCAS, 5445-5448, vol. 6, 2005","title":"Bifurcation analysis of on-chip LC VCOs","context":[{"sec":"sec5","text":"A nonlinear dynamic system of the subsequent form is the starting point of the Andronov Hopf bifurcation analysis:\n If all conditions of the Andronov Hopf bifurcation theorem [6] [7] [8] are fulfilled, it is guaranteed that a bifurcation parameter \\$\\mu\\$ exists whose variation leads to a stable limit cycle.","part":"1"}],"links":{"documentLink":"/document/1465868","pdfSize":"130KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"U. Kirchgraber and E. Stiefel, \"Methoden der analytischen St\u00f6rungsrechnung und ihre Anwendung\", Teubner Verlag, Stuttgart, 1978","title":"Methoden der analytischen St\u00f6rungsrechnung und ihre Anwendung","context":[{"sec":"sec5a","text":" Using the so called averaging method [9] [11] it is possible to decouple the equations and to obtain the stationary amplitude of the averaged system\n.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-322-92147-5"},"refType":"biblio","id":"ref9"},{"order":"10","text":"W. Mathis, \"Transformation and Equivalence\", The Circuits and Filter Handbook, Ed. W.K. Chen, CRC Press, Boca Raton, 1995","title":"Transformation and Equivalence","context":[],"refType":"biblio","id":"ref10"},{"order":"11","text":"W. Mathis, \"Theorie nichtlinearer Netzwerke\", Springer Verlag, Berlin, 1987","title":"Theorie nichtlinearer Netzwerke","context":[{"sec":"sec5a","text":" Using the so called averaging method [9] [11] it is possible to decouple the equations and to obtain the stationary amplitude of the averaged system\n.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-83227-7"},"refType":"biblio","id":"ref11"}],"articleNumber":"5118281","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A nonlinear systematic design flow for LC tank VCOs based on large signal capacitance modeling","publisher":"IEEE","htmlAbstractLink":"/document/5118281/","isDynamicHtml":true,"displayDocTitle":"A nonlinear systematic design flow for LC tank VCOs based on large signal capacitance modeling","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118281/","xploreDocumentType":"Conference Publication","articleId":"5118281","openAccessFlag":"F","title":"A nonlinear systematic design flow for LC tank VCOs based on large signal capacitance modeling","contentTypeDisplay":"Conferences","mlTime":"PT0.233389S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118286,"references":[{"order":"1","text":"R. Senthinathan and J. L. Prince, \"Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise,\" IEEE J. Solid-State Circ., p.1383-1388, Dec. 1993.","title":"Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise","context":[{"sec":"sec2","text":" To reduce ground bouncing and EMI effect, the slew-rate of output power transistors are controlled by distributed and weighted drivers [1].","part":"1"}],"links":{"documentLink":"/document/262016","pdfSize":"524KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"W. H. Ki, \"Signal flow graph in loop gain analysis of DC-DC PWM CCM switching converters,\" IEEE Trans. Circ. Syst. I, pp.644-655, June 1998.","title":"Signal flow graph in loop gain analysis of DC-DC PWM CCM switching converters","context":[{"sec":"sec3","text":" For a trailing edge voltage mode boost converter operating in continuous conduction mode, the loop gain is given by [2]\n The parameters of the boost converter are shown in Table 1.","part":"1"}],"links":{"documentLink":"/document/678481","pdfSize":"375KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"D. Johns and K. Martin, Analog Integrated Circuit Design, Wiley, 1997.","title":"Analog Integrated Circuit Design","context":[{"sec":"sec3","text":" Low voltage source degenerated gm architecture [3] and current mirror (M5 to M8) with ratio 4:1 are used.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"M. G. Degrauwe, J. Rijmenants, E. A. Vittoz, and H. J. DeMan, \"Adaptive biasing CMOS amplifiers,\" IEEE J. Solid-State Circ., p.522-528, June 1982.","title":"Adaptive biasing CMOS amplifiers","context":[{"sec":"sec3","text":"Unlike adaptively biased OTA [4] that biases the input differential pair to enhance the slew rate, an auxiliary amplifier is used.","part":"1"}],"links":{"documentLink":"/document/1051769","pdfSize":"1054KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Y. H. Lam, W. H. Ki, C. Y. Tsui and D. Ma, \"Integrated 0.9V charge-control switching converter with self-biased current sensor\", IEEE Int'l Midwest Symp. Circ. Syst., pp.II-305 - II-308, July 2004,","context":[{"sec":"sec4","text":" Current sensor [5] and ringing suppression circuit are used such that the converter can operate at light load (3mA) with no reversed current and ringing.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"C. Y. Leung, P. Mok, and K. N. Leung, \"A 1-V integrated current-mode boost converter in standard 3.3/5V CMOS technologies,\" IEEE J. Solid-State Circ., pp 2265-2274, Nov. 2005.","title":"A 1-V integrated current-mode boost converter in standard 3.3/5V CMOS technologies","context":[],"links":{"documentLink":"/document/1522566","pdfSize":"2016KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"H. Beng et. al., \"Monolithically integrated boost converter based on 0.5\u03bcm CMOS process,\" IEEE Trans. Power Elec., pp. 628-638, May 2005.","title":"Monolithically integrated boost converter based on 0.5\u03bcm CMOS process","context":[],"refType":"biblio","id":"ref7"}],"articleNumber":"5118286","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Near-threshold startup integrated boost converter with slew rate enhanced error amplifier","publisher":"IEEE","displayDocTitle":"Near-threshold startup integrated boost converter with slew rate enhanced error amplifier","htmlAbstractLink":"/document/5118286/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118286/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118286","openAccessFlag":"F","title":"Near-threshold startup integrated boost converter with slew rate enhanced error amplifier","contentTypeDisplay":"Conferences","mlTime":"PT0.109952S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118294,"references":[{"order":"1","text":"R. G. Gallager, \"Low density parity check codes,\" IRE Trans. Info. Theory, vol.IT-8, pp.21-28, 1962.","title":"Low density parity check codes","context":[{"sec":"sec1","text":"Low-density parity-check (LDPC) codes, one kind of linear block codes defined by a very sparse parity-check matrix, were first introduced by Gallager [1] in 1960's.","part":"1"}],"links":{"documentLink":"/document/1057683","pdfSize":"1001KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Merged proposal: New PHY Layer and Enhancement of MAC for mmWave System Proposal. IEEE 802.15 WPAN Millimeter Wave Alternative PHY Task Group 3c (TG3c), November 2007.","context":[{"sec":"sec1","text":" IEEE 802.15 wireless personal area networks (WPAN), are also considering using LDPC codes as the channel coding scheme [2].","part":"1"},{"sec":"sec1","text":"The standard proposal [2] defines three LDPC codes with the same codeword length 576 and different code rates from 1/2 to 7/8.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"A. J. Blanksby and C. J. Howland, \"A 690-mW 1-Gbps 1024-b, Rate-1/2 Low-Density Parity-Check Code Decoder,\" IEEE J.Solid-State Circuits, vol.37, pp. 404-412, 2002.","title":"A 690-mW 1-Gbps 1024-b, Rate-1/2 Low-Density Parity-Check Code Decoder","context":[{"sec":"sec1","text":" The fully parallel decoder architecture [3] could be a candidate to meet this requirement.","part":"1"},{"sec":"sec3c","text":"The architecture of variable node processor unit is the same with [3] [4].","part":"1"}],"links":{"documentLink":"/document/987093","pdfSize":"179KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Jin Sha, Zhongfeng Wang, Minglun Gao, and Li Li \"Multi-Gb/s LDPC Code Design and Implementation,\"IEEE Transactions on VLSI Systems, vol. 17, no. 2, pp. 262-268, Feb. 2009.","title":"Multi-Gb/s LDPC Code Design and Implementation","context":[{"sec":"sec1","text":" The high parallel level decoder architecture presented in [4] is chosen for this implementation.","part":"1"},{"sec":"sec3b","text":" This message storage method greatly reduces the memory requirement [4].","part":"1"},{"sec":"sec3c","text":"The architecture of variable node processor unit is the same with [3] [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"H. Zhong and T. Zhang, \"Block-LDPC: A practical LDPC coding system design approach,\" IEEE Trans. on Circuits and Systems-I, vol. 52, no. 4, pp. 766-775, April 2005.","title":"Block-LDPC: A practical LDPC coding system design approach","context":[{"sec":"sec2","text":"The LDPC code defined in IEEE 802.15 is a kind of block-based QC-LDPC codes [5], with each sub-matrix size being 18.","part":"1"}],"links":{"documentLink":"/document/1417070","pdfSize":"585KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Jinghu Chen, \"Reduced-complexity decoding of LDPC codes,\" IEEE Trans. Commun., vol. 53, pp. 1288-1299, Aug. 2005.","title":"Reduced-complexity decoding of LDPC codes","context":[{"sec":"sec2","text":"The typical LDPC decoding algorithm is the Sum-Product (or belief propagation) algorithm (SPA) [6].","part":"1"},{"sec":"sec2","text":"The modified Min-Sum (MS) decoding algorithm [6] is similar to the Sum-Product algorithm, with an approximation of check node process.","part":"1"}],"links":{"documentLink":"/document/1495850","pdfSize":"762KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Jianguang Zhao, \"On implementation of Min-Sum algorithm and its modifications for decoding Low-Density Parity-Check (LDPC) codes,\" IEEE Trans. Commun., vol. 53, no. 4, pp. 549-554, Aug. 2005.","title":"On implementation of Min-Sum algorithm and its modifications for decoding Low-Density Parity-Check (LDPC) codes","context":[{"sec":"sec2","text":" In the modified Min-Sum decoding algorithm, the check node processors compute the check-to-variable messages \\$R_{cv}\\$ as follows: where \\$\\alpha\\$ is a scaling factor around 0.75 [7], \\$L_{vc}\\$ is the variable-to-check messages, \\$N(c)\\$ denotes the set of variable nodes that participate in c-th check node.","part":"1"}],"links":{"documentLink":"/document/1425734","pdfSize":"334KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M.M. Mansour and N. R. Shanbhag, \"A 640-Mb/s 2048-bit programmable LDPC decoder chip,\" IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 684- 698, Mar. 2006.","title":"A 640-Mb/s 2048-bit programmable LDPC decoder chip","context":[{"sec":"sec3a","text":" It is much faster than the traditional partly parallel decoder architecture [8].","part":"1"}],"links":{"documentLink":"/document/1599537","pdfSize":"1777KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Brack, T. et al., \"Low Complexity LDPC Code Decoders for Next Generation Standards,\" in Proc. Design, Automation and Test in Europe (DATE '07), Apr. 2007","title":"Low Complexity LDPC Code Decoders for Next Generation Standards","context":[],"links":{"documentLink":"/document/4211818","pdfSize":"222KB"},"refType":"biblio","id":"ref9"}],"articleNumber":"5118294","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"LDPC decoder design for IEEE 802.15 standard","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118294/","displayDocTitle":"LDPC decoder design for IEEE 802.15 standard","isConference":true,"htmlLink":"/document/5118294/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5118294","openAccessFlag":"F","title":"LDPC decoder design for IEEE 802.15 standard","contentTypeDisplay":"Conferences","mlTime":"PT0.247331S","lastupdate":"2021-08-14","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118295,"references":[{"order":"1","text":"R. Gallager, \"Low-density parity-check codes,\" IRE Trans. Inf. Theory, vol. 7, pp. 21-28, Jan. 1962.","title":"Low-density parity-check codes","context":[{"sec":"sec1","text":" Gallager [1] in 1962 and then thoroughly researched by D.","part":"1"}],"links":{"documentLink":"/document/1057683","pdfSize":"1001KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"D. J. C. MacKay, \"Good error-correcting codes based on very sparse matrices,\" IEEE Trans. Inf. Theory, vol. 45, no. 3, pp. 399-431, Jan. 1999.","title":"Good error-correcting codes based on very sparse matrices","context":[{"sec":"sec1","text":" MacKay [2] in 1996, were verified to have superior error-correcting capabilities.","part":"1"}],"links":{"documentLink":"/document/748992","pdfSize":"1422KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"IEEE 802.11n. [Online]. Available: http://www.ieee802.org/11/","title":"IEEE 802.11n","context":[{"sec":"sec1","text":" IEEE 802.11n standard [3] is the wireless local area network (WLAN) standard with the higher throughput requirement by using multiple-input-multiple-output (MIMO) antennas scheme.","part":"1"},{"sec":"sec2b","text":"Quasi-Cyclic (QC) LDPC codes [3], which are used in IEEE 802.11n system, are defined by very sparse base matrices.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"F. R. Kschischang, B. J. Frey, and H.-A. Loeliger, \"Factor graphs and the sum-product algorithm,\" IEEE Trans. Inf. Theory, vol.47, no. 2, pp.498-519, Feb. 2001.","title":"Factor graphs and the sum-product algorithm","context":[{"sec":"sec2a","text":" Among various decoding algorithms for LDPC codes, sum-product algorithm (SPA) [4] achieves the best error-correcting performance by processing LLR precisely.","part":"1"},{"sec":"sec2a","text":" Min-sum algorithm (MSA) [4], which simplifies SPA significantly with only small decoding performance degradation, is yet the best candidate for the LDPC decoder design.","part":"1"}],"links":{"documentLink":"/document/910572","pdfSize":"455KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"H. W. Kuhn, \"The Hungarian method for the assignment problem,\" Naval Research Logistics Quarterly, vol. 2, pp. 83-97, Mar.-Jun. 1955.","title":"The Hungarian method for the assignment problem","context":[{"sec":"sec3a","text":" Instead, in order to enhance the computational efficiency, we can map this problem to the job assignment problem, which can be solved by Hungarian algorithm [5] [6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/nav.3800020109"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. Munkres, \"Algorithms for the assignment and transportation problems,\" J. Soc. Indust. and Appl. Math., vol. 5, issue 1, pp. 32-38, Mar. 1957.","title":"Algorithms for the assignment and transportation problems","context":[{"sec":"sec3a","text":" Instead, in order to enhance the computational efficiency, we can map this problem to the job assignment problem, which can be solved by Hungarian algorithm [5] [6].","part":"1"},{"sec":"sec3a","text":" Based on [6], we propose an efficient matrix reordering algorithm to solve this optimization problem in polynomial time.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/0105003"},"refType":"biblio","id":"ref6"}],"articleNumber":"5118295","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A triple-mode LDPC decoder design for IEEE 802.11n SYSTEM","publisher":"IEEE","displayDocTitle":"A triple-mode LDPC decoder design for IEEE 802.11n SYSTEM","htmlAbstractLink":"/document/5118295/","htmlLink":"/document/5118295/","isStaticHtml":true,"isConference":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118295","openAccessFlag":"F","title":"A triple-mode LDPC decoder design for IEEE 802.11n SYSTEM","contentTypeDisplay":"Conferences","mlTime":"PT0.048399S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118296,"references":[{"order":"1","text":"R.G. Gallager, \"Low-density parity check codes,\" IRE Transaction Info.Theory, vol. IT-8, pp. 21-28, Jan. 1962.","title":"Low-density parity check codes","context":[{"sec":"sec1","text":"Low density parity check codes were first introduced by Gallager [1] in 1962.","part":"1"}],"links":{"documentLink":"/document/1057683","pdfSize":"1001KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"\"IEEE P802.3an, 10GBASE-T task force,\" http://www.ieee802.org/ 3/an.","title":"IEEE P802.3an, 10GBASE-T task force","context":[{"sec":"sec1","text":" Due to their excellent error performance, LDPC codes have recently received significant attention and have been adopted by many recent communication standards such as 10 Gigabit Ethernet (10GBASE-T) [2], digital video broadcasting (DVB-S2) [3] and WiMAX(802.16e) [4].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"\"T.T.S.I. digital video broadcasting (DVB) second generation framing structure for broadband satellite applications.,\" http://www.dvb.org.","context":[{"sec":"sec1","text":" Due to their excellent error performance, LDPC codes have recently received significant attention and have been adopted by many recent communication standards such as 10 Gigabit Ethernet (10GBASE-T) [2], digital video broadcasting (DVB-S2) [3] and WiMAX(802.16e) [4].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"\"IEEE 802.16e. air interface for fixed and mobile broadband wireless access systems. ieee p802.16e/d12 draft, oct 2005.,\".","context":[{"sec":"sec1","text":" Due to their excellent error performance, LDPC codes have recently received significant attention and have been adopted by many recent communication standards such as 10 Gigabit Ethernet (10GBASE-T) [2], digital video broadcasting (DVB-S2) [3] and WiMAX(802.16e) [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"D.J.MacKay, \"Good error correcting codes based on very sparse matrices,\" IEEE Transaction Info.Theory, vol. 45, pp. 399-431, Mar. 1999.","title":"Good error correcting codes based on very sparse matrices","context":[{"sec":"sec1","text":"Sum-Product (SPA) [5], MinSum (MS) [6] and MinSum Normalized [7] are near-optimum decoding algorithms which are widely used in LDPC decoders and are considered as standard decoders.","part":"1"}],"links":{"documentLink":"/document/748992","pdfSize":"1422KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Fossorier, M. Mihaljevic, and H. Imai, \"Reduced complexity iterative decoding of low-density parity check codes based on belief propagation,\" IEEE Transaction Communications, vol. 47, pp. 673-680, May 1999.","title":"Reduced complexity iterative decoding of low-density parity check codes based on belief propagation","context":[{"sec":"sec1","text":"Sum-Product (SPA) [5], MinSum (MS) [6] and MinSum Normalized [7] are near-optimum decoding algorithms which are widely used in LDPC decoders and are considered as standard decoders.","part":"1"}],"links":{"documentLink":"/document/768759","pdfSize":"189KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Chen and M. Fossorier, \"Near optimum universal belief propagation based decoding of low-density parity check codes,\" IEEE Transaction Communications, vol. 50, pp. 406-414, Mar. 2002.","title":"Near optimum universal belief propagation based decoding of low-density parity check codes","context":[{"sec":"sec1","text":"Sum-Product (SPA) [5], MinSum (MS) [6] and MinSum Normalized [7] are near-optimum decoding algorithms which are widely used in LDPC decoders and are considered as standard decoders.","part":"1"}],"links":{"documentLink":"/document/990903","pdfSize":"357KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. Blanksby and C. J. Howland, \"A 690-mW 1-Gb/s 1024-b, rate 1/2 low-density parity-check code decoder,\" JSSC, vol. 37, no. 3, pp. 404-412, Mar. 2002.","title":"A 690-mW 1-Gb/s 1024-b, rate 1/2 low-density parity-check code decoder","context":[{"sec":"sec1","text":" Considering the fact that even if a decoding message is represented by a few bits (e.g. 6 bits), the interconnect complexity will sharply increase with every increment in row weight resulting in larger and slower circuits [8], [9].","part":"1"}],"links":{"documentLink":"/document/987093","pdfSize":"179KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"M. Mansour and N.R. Shanbhag, \"A 640-Mb/s 2048-bit programmable LDPC decoder chip,\" JSSC, vol. 41, pp. 684-698, Mar. 2006.","title":"A 640-Mb/s 2048-bit programmable LDPC decoder chip","context":[{"sec":"sec1","text":" Considering the fact that even if a decoding message is represented by a few bits (e.g. 6 bits), the interconnect complexity will sharply increase with every increment in row weight resulting in larger and slower circuits [8], [9].","part":"1"}],"links":{"documentLink":"/document/1599537","pdfSize":"1777KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"S. Kang and I. Park, \"Loosely coupled memorybased decoding architecture for low density parity check codes,\" IEEE Transaction Cicuits and Systems I, vol. 53, pp. 1045-1056, May 2006.","title":"Loosely coupled memorybased decoding architecture for low density parity check codes","context":[{"sec":"sec1","text":" Previous studies for reducing wire interconnect complexity are based on reformulating the message passing algorithm [10], [11], [12].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"A. Darabiha, A.C. Carusone, and F.R. Kschischang, \"Block-interlaced LDPC decoders with reduced interconnect complexity,\" IEEE Transaction Cicuits and Systems II, vol. 55, pp. 74-78, Jan. 2008.","title":"Block-interlaced LDPC decoders with reduced interconnect complexity","context":[{"sec":"sec1","text":" Previous studies for reducing wire interconnect complexity are based on reformulating the message passing algorithm [10], [11], [12].","part":"1"}],"links":{"documentLink":"/document/4389924","pdfSize":"630KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Z.Cui and Z. Wang, \"Efficient message passing architecture for high throughput LDPC decoder,\" in ISCAS, 2007, pp. 917-920.","title":"Efficient message passing architecture for high throughput LDPC decoder","context":[{"sec":"sec1","text":" Previous studies for reducing wire interconnect complexity are based on reformulating the message passing algorithm [10], [11], [12].","part":"1"}],"links":{"documentLink":"/document/4252785","pdfSize":"346KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"T. Mohsenin and B. Baas, \"High-throughput LDPC decoders using a multiple Split-Row method,\" in ICASSP, 2007, vol. 2, pp. 13-16.","title":"High-throughput LDPC decoders using a multiple Split-Row method","context":[{"sec":"sec1","text":"This paper introduces Multi-Split-Row Threshold decoding which significantly reduces wire interconnect complexity and considerably improves the error performance compared to non-threshold Multi-Split decoding [13].","part":"1"},{"sec":"sec2","text":" For Split-Row [14], [13] and Split-Row Threshold [15], [16], their decoders partition the check node processing into two or multiple nearly-independent partitions, where each check node processor simultaneously computes a new message \\$\\alpha\\$ while only using minimal information from its adjacent partitions.","part":"1"},{"sec":"sec3","text":"Multi-Split-Row Threshold is similar to Multi-Split-Row [13] where the parity check matrix is divided into Spn partitions and each one is processed simultaneously.","part":"1"}],"links":{"documentLink":"/document/4217333","pdfSize":"1471KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"T. Mohsenin and B. Baas, \"Split-row: A reduced complexity, high throughput LDPC decoder architecture,\" in ICCD, Oct. 2006, pp. 13-16.","title":"Split-row: A reduced complexity, high throughput LDPC decoder architecture","context":[{"sec":"sec2","text":" For Split-Row [14], [13] and Split-Row Threshold [15], [16], their decoders partition the check node processing into two or multiple nearly-independent partitions, where each check node processor simultaneously computes a new message \\$\\alpha\\$ while only using minimal information from its adjacent partitions.","part":"1"}],"links":{"documentLink":"/document/4380835","pdfSize":"914KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"T. Mohsenin, P. Urard, and B. Baas, \"A thresholding algorithm for improved Split-Row decoding of LDPC codes,\" in ACSSC, Nov. 2008.","title":"A thresholding algorithm for improved Split-Row decoding of LDPC codes","context":[{"sec":"sec2","text":" For Split-Row [14], [13] and Split-Row Threshold [15], [16], their decoders partition the check node processing into two or multiple nearly-independent partitions, where each check node processor simultaneously computes a new message \\$\\alpha\\$ while only using minimal information from its adjacent partitions.","part":"1"},{"sec":"sec2","text":" This signal allows the Split-Row to remain essentially unchanged while adding some extra logic and minimal wiring to improve error significantly [15].","part":"1"}],"links":{"documentLink":"/document/5074444","pdfSize":"262KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"T. Mohsenin, D. Truong, and B. Baas, \"An improved Split-Row Threshold decoding algorithm for LDPC codes,\" in ICC, June 2009.","context":[{"sec":"sec2","text":" For Split-Row [14], [13] and Split-Row Threshold [15], [16], their decoders partition the check node processing into two or multiple nearly-independent partitions, where each check node processor simultaneously computes a new message \\$\\alpha\\$ while only using minimal information from its adjacent partitions.","part":"1"},{"sec":"sec3","text":" The optimal values of correction factor and threshold \\$T\\$ are found empirically through simulation [16].","part":"1"}],"refType":"biblio","id":"ref16"}],"articleNumber":"5118296","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Multi-Split-Row Threshold decoding implementations for LDPC codes","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118296/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118296/","xploreDocumentType":"Conference Publication","displayDocTitle":"Multi-Split-Row Threshold decoding implementations for LDPC codes","articleId":"5118296","openAccessFlag":"F","title":"Multi-Split-Row Threshold decoding implementations for LDPC codes","contentTypeDisplay":"Conferences","mlTime":"PT0.128185S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118297,"references":[{"order":"1","text":"R. Gallager, Low-Density Parity-Check Codes, MIT Press, Cambridge, MA, 1963.","title":"Low-Density Parity-Check Codes","context":[{"sec":"sec1","text":"It is well known that the main problem in the implementation of efficient decoders for low-density parity-check (LDPC) codes is due to the complex message exchanging operations required by the belief propagation algorithm [1].","part":"1"},{"sec":"sec3a","text":"The decoding of LDPC-CCs based on Gallager's belief propagation (BP) algorithm [1] or its approximations [9] requires the storage of the log-likelihood ratios (LLRs) corresponding to each edge of the bipartite graph plus the a priori LLRs received from the channel.2Although there exist other algorithms (e.g., [10]) with smaller memory requirements, they normally restrict the parallelism achievable by the decoder.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"E. Mat\u00fa\u0161, M.B.S. Tavares, M. Bimberg, and G.P. Fettweis, \"Towards a GBit/s programmable decoder for LDPC convolutional codes,\" in Proc. IEEE International Symposium on Circuits and Systems (ISCAS), New Orleans, USA, May 2007.","title":"Towards a GBit/s programmable decoder for LDPC convolutional codes","context":[{"sec":"sec1","text":" As it was already discussed in [2], LDPC convolutional codes (LDPC-CCs) represent an elegant way to overcome the problem of complex interleaving operations.","part":"1"},{"sec":"sec7","text":"The horizontal parallelization has been proposed for the first time in [2] and its realization has been successfully integrated in [13].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"A. Jim\u00e9nez Feltstr\u00f6m and K.Sh. Zigangirov, \"Periodic time-varying convolutional codes with low-density parity-check matrices,\" IEEE Trans. Inform. Theory, vol. 45, no. 5, pp. 2181-2190, Sept. 1999.","title":"Periodic time-varying convolutional codes with low-density parity-check matrices","context":[{"sec":"sec1","text":" Furthermore, a system using LDPC-CCs might benefit from additional flexibility and lower implementation costs because the same encoder (decoder) can be used to encode (decode) code sequences with different lengths [3]\u2013[5].","part":"1"}],"links":{"documentLink":"/document/782171","pdfSize":"421KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"R.M. Tanner, D. Sridhara, A. Sridharan, T.E. Fuja, and D.J. Costello, Jr., \"LDPC block and convolutional codes based on circulant matrices,\" IEEE Trans. Inform. Theory, vol. 50, no. 12, pp. 2966-2984, Dec. 2004.","context":[{"sec":"sec1","text":" Furthermore, a system using LDPC-CCs might benefit from additional flexibility and lower implementation costs because the same encoder (decoder) can be used to encode (decode) code sequences with different lengths [3]\u2013[4][5].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Swamy, S. Bates, and T. Brandon, \"Architectures for ASIC implementations of low-density parity-check convolutional encoders and decoders,\" in Proc. IEEE International Symposium on Circuits and Systems (ISCAS), Kobe, Japan, 2005.","title":"Architectures for ASIC implementations of low-density parity-check convolutional encoders and decoders","context":[{"sec":"sec1","text":" Furthermore, a system using LDPC-CCs might benefit from additional flexibility and lower implementation costs because the same encoder (decoder) can be used to encode (decode) code sequences with different lengths [3]\u2013[5].","part":"1"}],"links":{"documentLink":"/document/1465635","pdfSize":"231KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M.B.S. Tavares, K.Sh. Zigangirov, and G.P. Fettweis, \"Tail-biting LDPC convolutional codes,\" in Proc. of IEEE International Symposium of Information Theory (ISIT'07), Nice, France, June 2007.","title":"Tail-biting LDPC convolutional codes","context":[{"sec":"sec2a1","text":"A tail-biting LDPC-CC \\$\\tilde{\\cal C}\\$ [6] is obtained by wrapping the last \\$m_{s}\\$ columns of submatrices of the syndrome former of a mother LDPC-CC after \\$t_{N}\\$ time instants.","part":"1"},{"sec":"sec6","text":" In this case, we can use the decoding core of Fig. 2 to parallelize the circular pipeline decoder proposed in [6].","part":"1"}],"links":{"documentLink":"/document/4557569","pdfSize":"1594KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M.B.S. Tavares, E. Mat\u00fa\u0161, S. Kunze, and G.P. Fettweis, \"A dual-core programmable decoder for LDPC convolutional codes,\" in Proc. IEEE International Symposium on Circuits and Systems (ISCAS), Seattle, USA, May 2008.","title":"A dual-core programmable decoder for LDPC convolutional codes","context":[{"sec":"sec2a2","text":" Nodes in the same horizontal line are said to be of the same type and they have the same connection profile [7].","part":"1"},{"sec":"sec7","text":" The realization of the horizontal-vertical parallelization was presented in [7] and [14].","part":"1"}],"links":{"documentLink":"/document/4541472","pdfSize":"210KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Thorpe, \"Low-density parity-check (LDPC) codes constructed from protographs,\" in IPN Progress Report 42-154, JPL, Aug. 2005.","title":"Low-density parity-check (LDPC) codes constructed from protographs,","context":[{"sec":"fn1","text":"Lifting is vastly used in the construction protograph based codes [8].","type":"footnote"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"J. Chen, A. Dholakia, E. Eleftheriou, M.P.C. Fossorier, and X.-Y. Hu, \"Reduced-complexity decoding of LDPC codes,\" IEEE Trans. Commun., vol. 53, no. 8, pp. 1288-1299, Aug. 2005.","title":"Reduced-complexity decoding of LDPC codes","context":[{"sec":"sec3a","text":"The decoding of LDPC-CCs based on Gallager's belief propagation (BP) algorithm [1] or its approximations [9] requires the storage of the log-likelihood ratios (LLRs) corresponding to each edge of the bipartite graph plus the a priori LLRs received from the channel.2Although there exist other algorithms (e.g., [10]) with smaller memory requirements, they normally restrict the parallelism achievable by the decoder.","part":"1"}],"links":{"documentLink":"/document/1495850","pdfSize":"762KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"M.M. Mansour and N.R. Shanbhag, \"High-troughput LDPC decoders,\" IEEE Trans. VLSI Syst., vol. 11, no. 6, pp. 976-996, Dec. 2003.","title":"High-troughput LDPC decoders","context":[{"sec":"fn2","text":"Although there exist other algorithms (e.g., [10]) with smaller memory requirements, they normally restrict the parallelism achievable by the decoder.","type":"footnote"}],"links":{"documentLink":"/document/1255474","pdfSize":"2455KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"A.J. Blanksby and C.J. Howland, \"A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder,\" IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 404-412, Mar. 2002.","title":"A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder","context":[{"sec":"sec4","text":" A decoder architecture for such a fully parallel processing was presented in [11].","part":"1"}],"links":{"documentLink":"/document/987093","pdfSize":"179KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"H. Boseck, Tensorr\u00e4ume, VEB Deutscher Verlag der Wissenschaft, Berlin, 1972.","title":"Tensorr\u00e4ume","context":[{"sec":"sec4a","text":" Hence, the \\$N_{\\Gamma}\\$ parallel CN operations can be represented in a vectorial notation given by\n which can be written in a more compact form using the notation of the direct sum of vector spaces [12] as\n Similarly, the vector VN operation is defined as\n and its compact representation is given by\n.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"T. Limberg, M. Winter, M. Bimberg, R. Klemm, E. Mat\u00fa\u0161, M.B.S. Tavares, G.P. Fettweis, H. Ahlendorf, and P. Robelly, \"A fully programmable 40 GOPS SDR single chip baseband for LTE/WiMAX terminals,\" in Proc. European Solid-State Circuit Conference (ESSCIRC), Edinburgh, UK, Sept. 2008.","title":"A fully programmable 40 GOPS SDR single chip baseband for LTE/WiMAX terminals","context":[{"sec":"sec7","text":"The horizontal parallelization has been proposed for the first time in [2] and its realization has been successfully integrated in [13].","part":"1"}],"links":{"documentLink":"/document/4681893","pdfSize":"1159KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"M.B.S. Tavares, S. Kunze, E. Mat\u00fa\u0161, and G.P. Fettweis, \"Architecture and VLSI realization of a high-speed programmable decoder for LDPC convolutional codes,\" in Proc. IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP), Leuven, Belgium, July 2008.","title":"Architecture and VLSI realization of a high-speed programmable decoder for LDPC convolutional codes","context":[{"sec":"sec7","text":" The realization of the horizontal-vertical parallelization was presented in [7] and [14].","part":"1"}],"links":{"documentLink":"/document/4580181","pdfSize":"411KB"},"refType":"biblio","id":"ref14"}],"articleNumber":"5118297","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"On the structured parallelism of decoders for LDPC convolutional codes - an algebraic description","publisher":"IEEE","displayDocTitle":"On the structured parallelism of decoders for LDPC convolutional codes - an algebraic description","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118297/","htmlAbstractLink":"/document/5118297/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118297","openAccessFlag":"F","title":"On the structured parallelism of decoders for LDPC convolutional codes - an algebraic description","contentTypeDisplay":"Conferences","mlTime":"PT0.309893S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118298,"references":[{"order":"1","text":"M. A. Bickerstaff, D. Garrett, C. Thomas, T. Prokop, B. Widdup, G. Zhou, C. Nichol, and R. Yan, \"A unified turbo/viterbi channel decoder for 3GPP mobile wireless in 0.18 um CMOS,\" in Proc. IEEE Int. Solid-State Cuircuits Conference (ISSCC'02), San Francisco, CA, Feb. 2002, pp. 124-451.","title":"A unified turbo/viterbi channel decoder for 3GPP mobile wireless in 0.18 um CMOS","context":[{"sec":"sec1","text":" [1], but these lack in flexibility and throughput for future applications.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Bimberg, M. Tavares, E. Matus, and G. Fettweis, \"A high-throughput programmable decoder for LDPC convolutional codes,\" in Proc. IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP), Montreal, Canada, July 2007.","title":"A high-throughput programmable decoder for LDPC convolutional codes","context":[{"sec":"sec1","text":" One example is a programmable decoder [2] that offers a lot of flexibility while maintaining high speed but is still limited to only LDPC codes.","part":"1"},{"sec":"sec3b","text":" From [2] we can see that for a parallel structure of FUs the Tanner Graph connections can be easily realized with a barrel shifter.","part":"1"}],"links":{"documentLink":"/document/4429987","pdfSize":"678KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"T. Vogt and N. Wehn, \"A reconfigurable application specific instruction set processor for convolutional and turbo decoding in a sdr environment,\" in Proc. Design, Automation and Test in Europe (DATE'08), Munich, Germany, Mar. 2008.","title":"A reconfigurable application specific instruction set processor for convolutional and turbo decoding in a sdr environment","context":[{"sec":"sec1","text":" Recently however emerged an ASIP architecture that also includes CCs and TCs besides LDPC codes [3] [4] and for which high throughput has been reported.","part":"1"},{"sec":"sec4","text":"While LDPC decoding does not quite match the speeds from [4], Viterbi decoding speed for a 64-state CC surpasses their results (numbers originally published in [3]), but at the cost of a larger area.","part":"1"}],"links":{"documentLink":"/document/4484657","pdfSize":"774KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Alles, T. Vogt, and N. Wehn, \"Flexichap: A reconfigurable ASIP for convolutional, turbo, and LDPC code decoding,\" in Proc. Int. Symposium on Turbo Coding (TURBO CODING'08), Lausanne, Switzerland, Sept. 2008.","title":"Flexichap: A reconfigurable ASIP for convolutional, turbo, and LDPC code decoding","context":[{"sec":"sec1","text":" Recently however emerged an ASIP architecture that also includes CCs and TCs besides LDPC codes [3] [4] and for which high throughput has been reported.","part":"1"},{"sec":"sec4","text":" Throughput values from [4] have been normalized in respect to our results to make comparing easier and area scale-down to 65 nm has been estimated.","part":"1"},{"sec":"sec4","text":"While LDPC decoding does not quite match the speeds from [4], Viterbi decoding speed for a 64-state CC surpasses their results (numbers originally published in [3]), but at the cost of a larger area.","part":"1"},{"sec":"sec4","text":" There are no power consumption values available to compare against and the logic reuse in [4] is lower since only the memories are shared and different data paths are used for LDPC and Viterbi decoding.","part":"1"}],"links":{"documentLink":"/document/4658677","pdfSize":"428KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Viterbi, \"Error bounds for convolutional codes and an asymptotically optimal decoding algorithm.\" IEEE Trans. Inform. Theory, vol. 13, pp. 260-269, Apr. 1967.","context":[{"sec":"sec2","text":" Decoding of trellis-based codes shall be represented by the well-known Viterbi Algorithm (VA) [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"J. Chen, A. Dholakia, E. Eleftheriou, M.P.C. Fossorier, and X.-Y. Hu, \"Reduced-complexity decoding of LDPC codes,\" IEEE Trans. Commun., vol. 53, no. 8, pp. 1288-1299, Aug. 2005.","title":"Reduced-complexity decoding of LDPC codes","context":[{"sec":"sec2b","text":" We can use the Offset Min-Sum algorithm [6] for decoding, as it is a cost-efficient but still performant alternative to Gallagers original Belief Propagation algorithm [7].","part":"1"}],"links":{"documentLink":"/document/1495850","pdfSize":"762KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"R. Gallager, Low-Density Parity-Check Codes. Cambridge, MA: MIT Press, 1963.","title":"Low-Density Parity-Check Codes","context":[{"sec":"sec2b","text":" We can use the Offset Min-Sum algorithm [6] for decoding, as it is a cost-efficient but still performant alternative to Gallagers original Belief Propagation algorithm [7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"G. Cichon, P. Robelly, H. Seidel, E. Matus, M. Bronzel, and G. Fettweis, \"Synchronous transfer architecture STA,\" in Proc. Int. Symposium on Systems, Architectures, Modeling and Simulation (SAMOS), Samos, Greece, June 2004, pp. 126-130.","title":"Synchronous transfer architecture STA","context":[{"sec":"sec4","text":"A decoder with 64-fold parallelism has been implemented using the STA low-power design paradigm [8].","part":"1"}],"refType":"biblio","id":"ref8"}],"articleNumber":"5118298","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"ASIP decoder architecture for convolutional and LDPC codes","publisher":"IEEE","displayDocTitle":"ASIP decoder architecture for convolutional and LDPC codes","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118298/","htmlAbstractLink":"/document/5118298/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118298","openAccessFlag":"F","title":"ASIP decoder architecture for convolutional and LDPC codes","contentTypeDisplay":"Conferences","mlTime":"PT0.103134S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118301,"references":[{"order":"1","text":"W. Y. Zou and Y. Wu, \"COFDM: An overview,\" IEEE Trans. Broadcasting, vol. 41, no. 1, pp. 1-8, Mar. 1995.","title":"COFDM: An overview","context":[{"sec":"sec1","text":"Orthogonal frequency division multiplexing (OFDM) [1] is a popular transmission technique in wireless communication systems due to its advantages of high spectrum efficiency and high transmitted data rate.","part":"1"}],"links":{"documentLink":"/document/372015","pdfSize":"997KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"O. Edfors, et al.,\"OFDM channel estimation by SVD,\" IEEE Trans. Commun., vol. 46, no. 7, pp. 931-939, July 1998.","title":"OFDM channel estimation by SVD","context":[{"sec":"sec1","text":" Training-based channel estimation algorithms [2], [3] need extra pilot tones or pilot symbols.","part":"1"}],"links":{"documentLink":"/document/701321","pdfSize":"308KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Y. Li, L. J. Cimini Jr., and N. R. Sollenberger, \"Robust channel estimation for OFDM systems with rapid dispersive fading channels,\" IEEE Trans. Commun., vol. 46, no. 7, pp. 902-915, July 1998.","title":"Robust channel estimation for OFDM systems with rapid dispersive fading channels","context":[{"sec":"sec1","text":" Training-based channel estimation algorithms [2], [3] need extra pilot tones or pilot symbols.","part":"1"}],"links":{"documentLink":"/document/701317","pdfSize":"754KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"F. Gao, A. Nallanathan, and C. Tellambura, \"Blind channel estimation for cyclic-prefixed single-carrier systems by exploiting real symbol characteristics,\" IEEE Trans. Signal Processing, vol. 56, no. 5, pp. 2487-2498, Sep. 2007.","title":"Blind channel estimation for cyclic-prefixed single-carrier systems by exploiting real symbol characteristics","context":[{"sec":"sec1","text":" The blind channel estimation algorithms can also be divided into non-subspace-based [4] or subspace-based [5], [6].","part":"1"}],"links":{"documentLink":"/document/4305497","pdfSize":"369KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Roy and C. Li, \"A subspace bind channel estimation method for OFDM systems without cyclic prefix,\" IEEE Trans. Wireless Commun., vol. 1, no. 4, pp. 572-579, Oct. 2002.","title":"A subspace bind channel estimation method for OFDM systems without cyclic prefix","context":[{"sec":"sec1","text":" The blind channel estimation algorithms can also be divided into non-subspace-based [4] or subspace-based [5], [6].","part":"1"},{"sec":"sec1","text":" In addition, when the repetition index is equal to one, our proposed algorithm is a generalized version of the subspace-based blind channel estimation algorithm presented by Roy [5], which is denoted as \u201cRoy method\u201d.","part":"1"},{"sec":"sec3a","text":" Therefore, the channel matrix \\$\\overline{{\\bf H}}_{P}\\$ is also full column rank [5].","part":"1"},{"sec":"sec4","text":" Perfect timing and frequency synchronization are assumed to be performed before channel estimation and the following system parameters and specifications are considered: 1) BPSK is used for the OFDM data symbols; 2) the number of subcarriers \\$N\\$ is 16; 3) the length of the guard interval is \\$L=4;4)\\$ two receive antennas are applied; 5) static channel environment is considered and the channel coefficients are defined as follows [5]\n\n\nFigure 2.","part":"1"}],"links":{"documentLink":"/document/1045288","pdfSize":"647KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"B. Su and P. P. Vaidyanathan, \"Subspace-based blind channel identification for cyclic prefix systems using few received blocks,\" IEEE Trans. Signal Processing, vol. 55, no. 10, pp. 4979-4903, Oct. 2007.","title":"Subspace-based blind channel identification for cyclic prefix systems using few received blocks","context":[{"sec":"sec1","text":" The blind channel estimation algorithms can also be divided into non-subspace-based [4] or subspace-based [5], [6].","part":"1"},{"sec":"sec1","text":" Recently, Su [6] introduced a new system parameter called repetition index to subspace-based method.","part":"1"},{"sec":"sec3c","text":" On the other side, the necessary condition for Su method [6] is\n\nTherefore, we can declare that the proposed algorithm requires fewer OFDM symbols \\$(I)\\$ to satisfy the necessary condition under the same \\$N\\$ and \\$P\\$.","part":"1"},{"sec":"sec3d","text":" Because the complexity of Su method is proportional to \\$O((2N+P+L-1)^{3})\\$ [6], the complexity will increase with large \\$P\\$ and \\$L\\$.","part":"1"}],"links":{"documentLink":"/document/4305463","pdfSize":"639KB"},"refType":"biblio","id":"ref6"}],"articleNumber":"5118301","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A generalized blind channel estimation algorithm for OFDM systems with cyclic prefix","publisher":"IEEE","htmlAbstractLink":"/document/5118301/","displayDocTitle":"A generalized blind channel estimation algorithm for OFDM systems with cyclic prefix","isConference":true,"htmlLink":"/document/5118301/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118301","openAccessFlag":"F","title":"A generalized blind channel estimation algorithm for OFDM systems with cyclic prefix","contentTypeDisplay":"Conferences","mlTime":"PT0.105523S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118304,"references":[{"order":"1","text":"A. J. Lopez-Martin, S. Baswa, J. Ramirez-Angulo, and R. G. Carvajal, \"Low-voltage super class AB CMOS OTA cells with very high slew rate and power efficiency,\" IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1068-1077, May. 2005.","title":"Low-voltage super class AB CMOS OTA cells with very high slew rate and power efficiency","context":[{"sec":"sec1","text":" An increasing number of applications in modern portable devices such as error amplifiers in LDOs and analog buffers in CMOS image sensors place ever more stringent performance requirements on two-stage OTAs [1].","part":"1"}],"links":{"documentLink":"/document/1425714","pdfSize":"664KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Y. P. Tsividis and P. R. Gray, \"An integrated NMOS operational amplifier with internal compensation,\" IEEE J. Solid-State Circuits, vol. 13, no. 12, pp. 760-768, Dec. 1978.","title":"An integrated NMOS operational amplifier with internal compensation","context":[{"sec":"sec1","text":"To drive large capacitive loads, it seems appropriate to choose two-stage OTAs employing current buffer compensation for the reason that this technique offers an order of magnitude improvement in capacitive load capability for the same performance compared to compensation approaches that includes the usage of voltage buffer [2], nulling resistor [3], and multipath zero compensation [4].","part":"1"}],"links":{"documentLink":"/document/1050813","pdfSize":"833KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"W. C. Black Jr., D. J. Allstot, and R. A. Reed, \"A high performance low power CMOS channel filter,\" IEEE J. Solid-State Circuits, vol. 15, no. 12, pp. 929-938, Dec. 1980.","title":"A high performance low power CMOS channel filter","context":[{"sec":"sec1","text":"To drive large capacitive loads, it seems appropriate to choose two-stage OTAs employing current buffer compensation for the reason that this technique offers an order of magnitude improvement in capacitive load capability for the same performance compared to compensation approaches that includes the usage of voltage buffer [2], nulling resistor [3], and multipath zero compensation [4].","part":"1"}],"links":{"documentLink":"/document/1051499","pdfSize":"1539KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"F. You, H. K. Embabi, and E. S\u00e1chez-Sinencio, \"A multistage amplifier topology with nested G-C compensation,\" IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2000-2011, Dec. 1997.","title":"A multistage amplifier topology with nested G-C compensation","context":[{"sec":"sec1","text":"To drive large capacitive loads, it seems appropriate to choose two-stage OTAs employing current buffer compensation for the reason that this technique offers an order of magnitude improvement in capacitive load capability for the same performance compared to compensation approaches that includes the usage of voltage buffer [2], nulling resistor [3], and multipath zero compensation [4].","part":"1"}],"links":{"documentLink":"/document/643658","pdfSize":"366KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Z. Yan, L. Shen and Y. Zhao, \"A low-voltage CMOS low-dropout regulator with novel capacitor-multiplier frequency compensation,\" in Proc IEEE ISCAS'08, pp. 2685-2688. May. 2008.","title":"A low-voltage CMOS low-dropout regulator with novel capacitor-multiplier frequency compensation","context":[{"sec":"sec1","text":" By exploiting the capacitor-amplifying function of the capacitor-multiplier, the proposed method provides extended capacitive driving capability for small size of the compensation capacitor without incurring extra power [5].","part":"1"}],"links":{"documentLink":"/document/4542010","pdfSize":"340KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. Ramirez-Angulo, R. G. Carvajal, J. A. Galan, and A. J. Lopez-Martin, \"A free but efficient low-voltage class-AB two-stage operational amplifier,\" IEEE Trans. Circuits Sys. II, vol. 53. no. 7, pp. 568-571, Jul. 2006.","title":"A free but efficient low-voltage class-AB two-stage operational amplifier","context":[{"sec":"sec1","text":" Finally, a free but efficient class AB output stage is added to enhance transient response of the proposed OTA [6].","part":"1"}],"links":{"documentLink":"/document/1658191","pdfSize":"811KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"G. Palmisano and G. Palumbo, \"A compensation strategy for twostage CMOS opamps based on current buffer,\" IEEE Trans. Circuits Sys. I, vol. 44. no. 3, pp. 257-262, Mar. 1997.","title":"A compensation strategy for twostage CMOS opamps based on current buffer","context":[{"sec":"sec2","text":" By analyzing the small-signal model in Fig. 1, the transfer function of this type of OTA is given by [7]\n.","part":"1"}],"links":{"documentLink":"/document/557376","pdfSize":"181KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5118304","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Two-stage large capacitive load amplifier with embedded capacitor-multiplier compensation","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118304/","isConference":true,"htmlLink":"/document/5118304/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"Two-stage large capacitive load amplifier with embedded capacitor-multiplier compensation","articleId":"5118304","openAccessFlag":"F","title":"Two-stage large capacitive load amplifier with embedded capacitor-multiplier compensation","contentTypeDisplay":"Conferences","mlTime":"PT0.073382S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118305,"references":[{"order":"1","text":"F. Maloberti, \"Analog Design for CMOS VLSI Systems\", Kluwer Academic Publishers, Dordrecht, 2001, ISBN 0792375505.","title":"Analog Design for CMOS VLSI Systems","context":[{"sec":"sec1","text":" However, with multistage amplifiers, the output signal swing can be increased, but, for stability reasons, the number of stages is limited at two, [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"R. Klinke, B.J. Hosticka, and H. Pfleiderer, \"A Very High Slew-Rate CMOS Operational Amplifier\", IEEE Journal of Solid-State Circuits, vol. 24, pp. 744-746, June 1989.","title":"A Very High Slew-Rate CMOS Operational Amplifier","context":[{"sec":"sec1","text":" In order to improve the power effectiveness, published circuit techniques dynamically increase the slew-rate, thus keeping low the quiescent current without using class AB solutions, [2]\u2013[4].","part":"1"}],"links":{"documentLink":"/document/32035","pdfSize":"275KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"H. Lee and P.K.T. Mok, \"A CMOS Current-Mirror Amplifier with Compact Slew Rate Enhancement Circuit for Large Capacitive Load Applications\", Proc. of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 220-223, May 2001.","title":"A CMOS Current-Mirror Amplifier with Compact Slew Rate Enhancement Circuit for Large Capacitive Load Applications","context":[{"sec":"sec1","text":" In order to improve the power effectiveness, published circuit techniques dynamically increase the slew-rate, thus keeping low the quiescent current without using class AB solutions, [2]\u2013[3][4].","part":"1"}],"links":{"documentLink":"/document/921830","pdfSize":"384KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"H. Lee and P.K.T. Mok, \"Single-Point Detection Slew-Rate Enhancement Circuits for Single-Stage Amplifiers\", Proc. of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 831-834, May 2002.","title":"Single-Point Detection Slew-Rate Enhancement Circuits for Single-Stage Amplifiers","context":[{"sec":"sec1","text":" In order to improve the power effectiveness, published circuit techniques dynamically increase the slew-rate, thus keeping low the quiescent current without using class AB solutions, [2]\u2013[4].","part":"1"}],"links":{"documentLink":"/document/1011482","pdfSize":"488KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"K. Nagaraj, \"Slew Rate Enhancement Technique for CMOS Output Buffers\", Electronics Letters, vol. 25, no. 19, pp. 1304-1305, Sept. 1989.","title":"Slew Rate Enhancement Technique for CMOS Output Buffers","context":[{"sec":"sec2","text":"Reference [5] is for a single-ended scheme which uses an extra differential pair.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19890872","pdfSize":"209KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"H. Y. Huang, B. R. Wang and J. C. Liu, \"High-Gain and High-Bandwidth Rail-toRail Operational amplifier with Slew Rate Boost Circuit\", Proc. of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 906-910, May 2006.","title":"High-Gain and High-Bandwidth Rail-toRail Operational amplifier with Slew Rate Boost Circuit","context":[{"sec":"sec2","text":"The solution proposed in [6] is for a complex architecture that uses a telescopic cascode in the first stage.","part":"1"},{"sec":"sec6","text":" The benefits of the proposed method can be quantified by two figures of merit, defined in [6], that measure the power effectiveness in achieving bandwidth and slew-rate where \\$f_{T}\\$ is measured in MHz, the capacitance in pF, the slew-rate in \\$V/\\mu s\\$ and the power in mW.","part":"1"},{"sec":"sec6","text":" A table of state-of-the-art results given in [6] shows that the best \\$FoM_{BW}\\$ obtained is equal to 423.","part":"1"},{"sec":"sec6","text":" For the \\$FoM_{slew}\\$, the best figure reported in [6], with two values recalculated on the basis of the figures provided in the original papers, is 102; this design achieves 129.","part":"1"}],"links":{"documentLink":"/document/1692733","pdfSize":"1189KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"H. Huang and E. I. El-Masry, \"A Fast Settling CMOS Operational Amplifier\", Proc. of IEEE International Symposium on Circuits and Systems (ISCAS), Vol. 1, pp. I-265-I-268, May 2003.","title":"A Fast Settling CMOS Operational Amplifier","context":[{"sec":"sec2","text":"The main op-amp of the reference [7] is a folded-cascode with extra current pumped into the load capacitance during slewing conditions.","part":"1"}],"links":{"documentLink":"/document/1205551","pdfSize":"192KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. Thomsen, D. Kasha, and W. Lee, \"A Five Stage Chopper Stabilized Instrumentation Amplifier Using Feedforward Compensation\", Symposium on VLSI Circuits Dig. Tech. Papers, pp. 220-223, June 1998.","title":"A Five Stage Chopper Stabilized Instrumentation Amplifier Using Feedforward Compensation","context":[{"sec":"sec4b","text":"The used circuit can be represented by the small signal equivalent circuit in Fig. 7 where the first stage has, actually, four inputs, the main n-channel and the auxiliary p-channel that are controlled by the auxiliary amplifier in a nested configuration, [8].","part":"1"}],"links":{"documentLink":"/document/688092","pdfSize":"468KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5118305","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Slew-rate and gain enhancement in two stage operational amplifiers","publisher":"IEEE","htmlAbstractLink":"/document/5118305/","displayDocTitle":"Slew-rate and gain enhancement in two stage operational amplifiers","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118305/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118305","openAccessFlag":"F","title":"Slew-rate and gain enhancement in two stage operational amplifiers","contentTypeDisplay":"Conferences","mlTime":"PT0.217363S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118306,"references":[{"order":"1","text":"G. Niollini, and C. Guardiani, \"A 3.3V 800nVrms noise, gain-programmable CMOS microphone preamplifier design using yield modeling technique,\" IEEE Journal of Solid-State Circuits, Vol. 28, No. 8 August 1993, pp. 915-921.","title":"A 3.3V 800nVrms noise, gain-programmable CMOS microphone preamplifier design using yield modeling technique","context":[{"sec":"sec1","text":"Recently, there has been a lot of interest in audio preamplifiers for electret microphones in CMOS technology [1]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/231328","pdfSize":"547KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Martinez, and J. Suner, \"A CMOS preamplifier for electret microphones,\" Proceedings of 1995 IEEE International Symposium on Circuits and Systems, vol.3, pp. 1868-1871.","title":"A CMOS preamplifier for electret microphones","context":[{"sec":"sec1","text":"Recently, there has been a lot of interest in audio preamplifiers for electret microphones in CMOS technology [1]\u2013[2][3].","part":"1"}],"links":{"documentLink":"/document/523781","pdfSize":"307KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Baker, and R. Sarpeshkar, \"A low-power high-PSRR current-mode microphone preamplifier, \" IEEE Journal of Solid-State Circuits, Vol. 38, No. 10, October 2003.","title":"A low-power high-PSRR current-mode microphone preamplifier","context":[{"sec":"sec1","text":"Recently, there has been a lot of interest in audio preamplifiers for electret microphones in CMOS technology [1]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/1233754","pdfSize":"547KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"O. Bajdechi, and J. Huijsing, \"A 1.8V sigma-delta modulator interface for an electret microphone with on-chip reference,\" IEEE Journal of Solid-State Circuits,Vol. 37, No. 3,March 2002, pp. 279-285.","title":"A 1.8V sigma-delta modulator interface for an electret microphone with on-chip reference","context":[{"sec":"sec1","text":" With today's ever increasing integration trends, a digital microphone has been proposed, which integrates an audio preamplifier and a 1-bit sigma-delta modulator together on a single chip [4].","part":"1"}],"links":{"documentLink":"/document/987078","pdfSize":"158KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Neumann, and K. Gabriel, \"A Fully-integrated CMOS-MEMS audio microphone,\" Proceedings of 12 International Conference on Solid-State Sensors, Actuators, and Microsystems, Boston, June 8-12, 2003, pp. 230-233.","title":"A Fully-integrated CMOS-MEMS audio microphone","context":[{"sec":"sec1","text":" With developments in MEMS microphones in CMOS technology [5], a fully monolithic digital microphone may soon become possible.","part":"1"}],"links":{"documentLink":"/document/1215295","pdfSize":"292KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Rhijn, \"Integrated circuits for high performance electret microphones,\" Proceedings of AES 114 Convention, Amsterdam, The Netherlands, March 22-25, 2003.","title":"Integrated circuits for high performance electret microphones","context":[{"sec":"sec1","text":" Traditionally, audio preamplifiers have been realized using low noise JFETs [6].","part":"1"},{"sec":"sec1","text":" The JFET has an advantage that when driven by a capacitive source like an electret microphone, it provides high input impedance and through its own leakage current conveniently self biases its gate to ground [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"I. Vassiliou, K. Vavelidis, N. Halabidis, A. Kyranas, Y. Kokolakis, S. Boras, G. Kamoulakos, C. Kapnistis, S. Kavadias, N. Kanakaris, E. Metaxakis, C. Kokozids, and H. Peyravi, \"A 65nm CMOS multistandard, multiband TV tuner for mobile and multimedia applications,\" IEEE Journal of Solid-State Circuits, Vol. 43, No. 7, July 2008. pp. 1522-1532.","title":"A 65nm CMOS multistandard, multiband TV tuner for mobile and multimedia applications","context":[{"sec":"sec2","text":" This technique is sometimes used in the wireless baseband filters for DC-offset removal [7].","part":"1"}],"links":{"documentLink":"/document/4550648","pdfSize":"3306KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"R. Hogervost, J. Tero, G. Eschauzier, and J. Huijsing, \"A compact power-efficient 3V CMOS rail-to-rail input/output operation amplifier for VLSI cell libraries,\" IEEE Journal of Solid State Circuits, Vol. 29, pp. 1505-1513, December 1994.","title":"A compact power-efficient 3V CMOS rail-to-rail input/output operation amplifier for VLSI cell libraries","context":[{"sec":"sec2","text":"A folded cascode opamp with a PMOS input stage and conventional class-AB output stage is used [8], as shown in Figure 5.","part":"1"}],"links":{"documentLink":"/document/340424","pdfSize":"925KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"P. Gray, and R. Meyer, \"MOS operational amplifier design - a tutorial overview,\" IEEE Journal of Solid-State Circuits, Vol. SC-17, NO. 6, Dec. 1982, pp. 969-982.","title":"MOS operational amplifier design - a tutorial overview","context":[{"sec":"sec2","text":" To achieve good high frequency power supply rejection ratio, compensation capacitors \\${\\rm C}_{{\\rm PC}}\\$ and \\${\\rm C}_{{\\rm NC}}\\$ are connected to the common-gate transistors \\${\\rm M}_{{\\rm NB}3}\\$ and \\$Mp4\\$ [9] [10].","part":"1"}],"links":{"documentLink":"/document/1051851","pdfSize":"1517KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"D. Ribner, and M. Copeland, \"Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range,\" IEEE Journal of Solid State Circuits, Vol. SC-19, No. 6 Dec. 1984, pp. 919-925.","title":"Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range","context":[{"sec":"sec2","text":" To achieve good high frequency power supply rejection ratio, compensation capacitors \\${\\rm C}_{{\\rm PC}}\\$ and \\${\\rm C}_{{\\rm NC}}\\$ are connected to the common-gate transistors \\${\\rm M}_{{\\rm NB}3}\\$ and \\$Mp4\\$ [9] [10].","part":"1"}],"links":{"documentLink":"/document/1052246","pdfSize":"1041KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"D. Johns, and K. Martin, Analog Integrated Circuit Design, by John Wiley & Sons, pp. 257-259.","title":"Analog Integrated Circuit Design","context":[{"sec":"sec2","text":" The bias for the opamp is provided by a conventional constant-Gm bias circuit [11], which helps to maintain constant gain bandwidth product over supply and temperature variations.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"R. Widlar, \"New developments in IC voltage regulators,\" IEEE Journal of Solid-State Circuits, Vol. SC-6, pp.2-7, Feb. 1971.","title":"New developments in IC voltage regulators","context":[{"sec":"sec2","text":" The reference voltage is derived using the conventional bandgap reference [12].","part":"1"}],"links":{"documentLink":"/document/1050151","pdfSize":"995KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5118306","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Audio Pre-Amplifiers for Digital Electret Microphones in 0.18um CMOS Process","publisher":"IEEE","displayDocTitle":"Audio Pre-Amplifiers for Digital Electret Microphones in 0.18um CMOS Process","htmlAbstractLink":"/document/5118306/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118306/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118306","openAccessFlag":"F","title":"Audio Pre-Amplifiers for Digital Electret Microphones in 0.18um CMOS Process","contentTypeDisplay":"Conferences","mlTime":"PT0.125639S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118307,"references":[{"order":"1","text":"M. Acar, A. Annema, and B. Nauta, \"Analytical design equations for Class-E power amplifiers,\" IEEE T. Circuits-I., vol. 54, no. 12, pp. 2706-2717, Dec. 2007.","title":"Analytical design equations for Class-E power amplifiers","context":[{"sec":"sec1","text":"Firstly introduced in 1964 [1], the Class-E power amplifier (PA) is a kind of tuned switching DC-AC converters [2].","part":"1"},{"sec":"sec1","text":" Ever since then, most theoretical analyses started with waveform equations [1]\u2013[8]; while most optimizations took the Class-E conditions, i.e. zero-voltage switching (ZVS) and zero-derivative switching (ZDS), which are also directly related to the waveforms, as standard criterions [1]\u2013[7].","part":"1"}],"links":{"documentLink":"/document/4378216","pdfSize":"698KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"N. Sokal and A. Sokal, \"Class E - A new class of high-efficiency tuned single-ended switching power amplifiers,\" IEEE J. Solid-St. Circ., vol. 10, no. 3, pp. 168-176, June 1975.","title":"Class E - A new class of high-efficiency tuned single-ended switching power amplifiers","context":[{"sec":"sec1","text":"Firstly introduced in 1964 [1], the Class-E power amplifier (PA) is a kind of tuned switching DC-AC converters [2].","part":"1"},{"sec":"sec1","text":" In the previous studies, the switching component was modeled as an ideal switch and these six components were divided into three blocks: active switch, load network, and load [2], [6].","part":"1"},{"sec":"sec1","text":"Sokal specified details of the conceptual \u201ctarget\u201d waveforms for the voltage across and current thought the switch [2], [6].","part":"1"},{"sec":"sec1","text":" Ever since then, most theoretical analyses started with waveform equations [1]\u2013[2][8]; while most optimizations took the Class-E conditions, i.e. zero-voltage switching (ZVS) and zero-derivative switching (ZDS), which are also directly related to the waveforms, as standard criterions [1]\u2013[2][7].","part":"1"}],"links":{"documentLink":"/document/1050582","pdfSize":"1635KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Y.-B. Choi and K.-K. Cheng, \"Generalised frequency-domain analysis of microwave Class-E power amplifiers,\" in IEE Proceedings Microwaves, Antennas and Propagation, vol. 148, no. 6, Dec. 2001, pp. 403-409.","title":"Generalised frequency-domain analysis of microwave Class-E power amplifiers","context":[{"sec":"sec1","text":" It is outstanding for its high conversion efficiency and good performance in high frequency and large power applications, e.g., output stages of radio transmitters [3], high-frequency electric process heating [4], and transcutaneous power and data links for implanted biomedical devices [5].","part":"1"},{"sec":"sec1","text":" Ever since then, most theoretical analyses started with waveform equations [1]\u2013[3][8]; while most optimizations took the Class-E conditions, i.e. zero-voltage switching (ZVS) and zero-derivative switching (ZDS), which are also directly related to the waveforms, as standard criterions [1]\u2013[3][7].","part":"1"},{"sec":"sec2a","text":"In Class-E circuit analysis, in order to consider the effect of a practical switching component, this component can be modeled as an ideal switch in series with the component's on-resistance [3], [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-map:20010756","pdfSize":"526KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Kazimierczuk and X. Bui, \"Class-E amplifier with an inductive impedance inverter,\" IEEE T. Indus. Elec., vol. 37, no. 2, pp. 160-166, Apr. 1990.","title":"Class-E amplifier with an inductive impedance inverter","context":[{"sec":"sec1","text":" It is outstanding for its high conversion efficiency and good performance in high frequency and large power applications, e.g., output stages of radio transmitters [3], high-frequency electric process heating [4], and transcutaneous power and data links for implanted biomedical devices [5].","part":"1"},{"sec":"sec1","text":" Ever since then, most theoretical analyses started with waveform equations [1]\u2013[4][8]; while most optimizations took the Class-E conditions, i.e. zero-voltage switching (ZVS) and zero-derivative switching (ZDS), which are also directly related to the waveforms, as standard criterions [1]\u2013[4][7].","part":"1"}],"links":{"documentLink":"/document/52966","pdfSize":"624KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"G. Kendir, W. Liu, G. Wang, M. Sivaprakasam, R. Bashirullah, M. Humayun, and J. Weiland, \"An optimal design methodology for inductive power link with class-E amplifier,\" IEEE T. Circuits-I., vol. 52, no. 5, pp. 857-866, May 2005.","title":"An optimal design methodology for inductive power link with class-E amplifier","context":[{"sec":"sec1","text":" It is outstanding for its high conversion efficiency and good performance in high frequency and large power applications, e.g., output stages of radio transmitters [3], high-frequency electric process heating [4], and transcutaneous power and data links for implanted biomedical devices [5].","part":"1"},{"sec":"sec1","text":" Ever since then, most theoretical analyses started with waveform equations [1]\u2013[5][8]; while most optimizations took the Class-E conditions, i.e. zero-voltage switching (ZVS) and zero-derivative switching (ZDS), which are also directly related to the waveforms, as standard criterions [1]\u2013[5][7].","part":"1"}],"links":{"documentLink":"/document/1427894","pdfSize":"967KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"N. O. Sokal, \"Class-E RF power amplifiers,\" QEX, pp. 9-21, Jan./Feb. 2001.","title":"Class-E RF power amplifiers","context":[{"sec":"sec1","text":" In the previous studies, the switching component was modeled as an ideal switch and these six components were divided into three blocks: active switch, load network, and load [2], [6].","part":"1"},{"sec":"sec1","text":"Sokal specified details of the conceptual \u201ctarget\u201d waveforms for the voltage across and current thought the switch [2], [6].","part":"1"},{"sec":"sec1","text":" Ever since then, most theoretical analyses started with waveform equations [1]\u2013[6][8]; while most optimizations took the Class-E conditions, i.e. zero-voltage switching (ZVS) and zero-derivative switching (ZDS), which are also directly related to the waveforms, as standard criterions [1]\u2013[6][7].","part":"1"},{"sec":"sec1","text":" For optimization, satisfying ZVS and ZDS does not guarantee the highest efficiency; efficiency can be increased by moving away slightly from the nominal waveform [6].","part":"1"},{"sec":"table-fn1","text":"The parameters are generated by the software named \u201cClassE\u201d [10], which is based on the revised design equations presented in [6].","type":"footnote"},{"sec":"sec4","text":" ZVS and ZDS, which turned out to be insufficient to ensure the highest conversion efficiency [6].","part":"1"}],"links":{"documentLink":"/document/1050846","pdfSize":"426KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"D. Kessler and M. Kazimierczuk, \"Power losses and efficiency of class-E power amplifier at any duty ratio,\" IEEE T. Circuits-I., vol. 51, no. 9, pp. 1675-1689, Sept. 2004.","title":"Power losses and efficiency of class-E power amplifier at any duty ratio","context":[{"sec":"sec1","text":" Ever since then, most theoretical analyses started with waveform equations [1]\u2013[7][8]; while most optimizations took the Class-E conditions, i.e. zero-voltage switching (ZVS) and zero-derivative switching (ZDS), which are also directly related to the waveforms, as standard criterions [1]\u2013[7].","part":"1"},{"sec":"sec2a","text":"In Class-E circuit analysis, in order to consider the effect of a practical switching component, this component can be modeled as an ideal switch in series with the component's on-resistance [3], [7].","part":"1"}],"links":{"documentLink":"/document/1333217","pdfSize":"930KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Hasani and M. Kamarei, \"Analysis and optimum design of a Class E RF power amplifier,\" IEEE T. Circuits-I., vol. 55, no. 6, pp. 1759-1768, July 2008.","title":"Analysis and optimum design of a Class E RF power amplifier","context":[{"sec":"sec1","text":" Ever since then, most theoretical analyses started with waveform equations [1]\u2013[8]; while most optimizations took the Class-E conditions, i.e. zero-voltage switching (ZVS) and zero-derivative switching (ZDS), which are also directly related to the waveforms, as standard criterions [1]\u2013[7].","part":"1"}],"links":{"documentLink":"/document/4437506","pdfSize":"861KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"N. Zhang, Y.-O. Yam, B. Gao, and C.-W. Cheung, \"A new type high frequency class E power amplifier,\" in Asia-Pacific Microwave Conference Proceedings, vol. 3, 2-5 Dec. 1997, pp. 1117-1120.","title":"A new type high frequency class E power amplifier","context":[{"sec":"sec2a","text":" Further, Zhang et al. proposed the \u201ctime-dependent resistor model\u201d to accurately simulate the power dissipation on the switch component [9].","part":"1"}],"links":{"documentLink":"/document/656421","pdfSize":"246KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J. L. Tonne, \"ClassE 2.02 (Class-E design software from Tonne Software).\" [Online]. Available: http://www.tonnesoftware.com/classe.html","title":"ClassE 2.02 (Class-E design software from Tonne Software)","context":[{"sec":"table-fn1","text":"The parameters are generated by the software named \u201cClassE\u201d [10], which is based on the revised design equations presented in [6].","type":"footnote"}],"refType":"biblio","id":"ref10"}],"articleNumber":"5118307","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Simulation and optimization of class-E power amplifiers with extended impedance method","publisher":"IEEE","displayDocTitle":"Simulation and optimization of class-E power amplifiers with extended impedance method","htmlAbstractLink":"/document/5118307/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118307/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118307","openAccessFlag":"F","title":"Simulation and optimization of class-E power amplifiers with extended impedance method","contentTypeDisplay":"Conferences","mlTime":"PT0.102756S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118311,"references":[{"order":"1","text":"V. Vapnik, Statistical Learning Theory, New York: Wiley, 1998.","title":"Statistical Learning Theory","context":[{"sec":"sec1","text":"The theory of support vector machine (SVM) is a new statistical technique and has drawn much attention on this topic in recent years [1], [2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"B. Sch\u00f6lkopf and A. J. Smola, Learning with Kernels: Support Vector Machines, Regularization, Optimization, and Beyond, MIT Press, 2002.","title":"Learning with Kernels: Support Vector Machines, Regularization, Optimization, and Beyond","context":[{"sec":"sec1","text":"The theory of support vector machine (SVM) is a new statistical technique and has drawn much attention on this topic in recent years [1], [2].","part":"1"},{"sec":"sec2a","text":" This optimal hyperplane is obtained by minimizing the following constrained optimization problem [2]: where xi is a training sample, yi is the corresponding target value, \\${\\rm w}\\in\\$ Rm is a vector of weights of training instances, b is a constant, C is a real value cost parameter, and \\$\\xi {\\rm i}\\$ is a penalty parameter (slack variable).","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"M. S. Bazaraa, H. D. Sherali, and C. M. Shetty, Nonlinear Programming: Theory and Algorithm, New York: Wiley, 1993.","title":"Nonlinear Programming: Theory and Algorithm","context":[{"sec":"sec1","text":" Traditional methods [3] are infeasible for learning an SVM with a large number of training samples as it is impossible to store all elements of a kernel-value matrix in memory [4].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"N. Takahashi and T. Nishi, \"Rigorous proof of termination of SMO algorithm for support vector Machines,\" IEEE Transactions on Neural Networks, vol. 16, no. 3, pp. 774-776, May 2005.","title":"Rigorous proof of termination of SMO algorithm for support vector Machines","context":[{"sec":"sec1","text":" Traditional methods [3] are infeasible for learning an SVM with a large number of training samples as it is impossible to store all elements of a kernel-value matrix in memory [4].","part":"1"}],"links":{"documentLink":"/document/1427778","pdfSize":"161KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J. C. Platt, \"Fast training of support vector machines using sequential minimal optimization,\" in Advances in Kernel Methods: Support Vector Machines, B. Sch\u00f6lkopf, C. Burges, and A. Smola, Eds. Cambridge, MA: MIT Press, 1998.","title":"Fast training of support vector machines using sequential minimal optimization","context":[{"sec":"sec1","text":" The SMO algorithm proposed by Platt [5] is a widely used decomposition method to solve the QP problem.","part":"1"},{"sec":"sec2b","text":"The comprehensive explanation and discussion of the SMO algorithm is presented by John Platt [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"R. Genov and G. Cauwenberghs, \"Kerneltron: support vector machine in silicon,\" IEEE Transactions on Neural Networks, vol. 14, no. 5, pp. 1426-1434, Sept. 2003.","title":"Kerneltron: Support vector machine in silicon","context":[{"sec":"sec1","text":" [6] designed a mixed-signal VLSI chip dedicated to the most intensive of SVM operations: evaluating a kernel over large numbers of vectors in high dimensions.","part":"1"}],"links":{"documentLink":"/document/1243738","pdfSize":"1156KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"P. Kucher and S. Chakrabartty, \"An energy-scalable margin propagation-based analog VLSI support vector machine,\" IEEE International Symposium on Circuits and Systems, May 2007, pp. 1289-1292.","title":"An energy-scalable margin propagation-based analog VLSI support vector machine","context":[{"sec":"sec1","text":" [7] uses margin propagation principle to design an analog VLSI support vector machine that scales in energy consumption without significant degradation in its performance.","part":"1"}],"links":{"documentLink":"/document/4252882","pdfSize":"400KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"D. Anguita and A. Boni, \"Towards analog and digital hardware for support vector machines,\" International Joint Conference on Neural Networks, 2001, vol .4, pp. 2422-2426.","title":"Towards analog and digital hardware for support vector machines","context":[{"sec":"sec1","text":" [8] dealt with the constrained QP problem by recurrent network and also presented the associated VLSI architecture.","part":"1"}],"links":{"documentLink":"/document/938746","pdfSize":"392KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5118311","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"VLSI design of sequential minimal optimization algorithm for SVM learning","publisher":"IEEE","displayDocTitle":"VLSI design of sequential minimal optimization algorithm for SVM learning","htmlAbstractLink":"/document/5118311/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5118311/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118311","openAccessFlag":"F","title":"VLSI design of sequential minimal optimization algorithm for SVM learning","contentTypeDisplay":"Conferences","mlTime":"PT0.095986S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118313,"references":[{"order":"1","text":"J. Kim, M. C. Papaefthymios, \"Block-based multi-period refresh for energy efficient dynamic memory,\" 14th Annual IEEE Inter. ASIC/SOC Conference Proceedings. pp. 193-197, 2001.","title":"Block-based multi-period refresh for energy efficient dynamic memory","context":[{"sec":"sec1","text":"For the purpose of reducing data-retention power consumption, conventional self-refresh period control schemes using a multi-period technique [1], [2], [5], a temperature sensor [3], [6], and an error correction code (ECC) [4] have been reported.","part":"1"}],"links":{"documentLink":"/document/954696","pdfSize":"642KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"T. Janik, E. Liau, H. Lorenz, M. Menke, E. Plaettner, J. Scheden, H. Seitz, and E. Vega-Ordonez, \"A 1.8V p(seudo)SRAM using standard 140nm DRAM technology with self adapting clocked standby operation,\" E inter. Symp. on Circuits and Systems Proceedings, pp. 193-197, 2001.","title":"A 1.8V p(seudo)SRAM using standard 140nm DRAM technology with self adapting clocked standby operation","context":[{"sec":"sec1","text":"For the purpose of reducing data-retention power consumption, conventional self-refresh period control schemes using a multi-period technique [1], [2], [5], a temperature sensor [3], [6], and an error correction code (ECC) [4] have been reported.","part":"1"}],"links":{"documentLink":"/document/1693541","pdfSize":"2936KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. C. Wang, Y. L. Tseng, and C.-C Chiu, \"A temperature-insensitive self-recharging circuitry used in DRAMs,\" Very Large Scale Integration (VLSI) Systems. IEEE Trans on. vol. 13, no. 3, pp. 405-408, March. 2005.","title":"A temperature-insensitive self-recharging circuitry used in DRAMs","context":[{"sec":"sec1","text":"For the purpose of reducing data-retention power consumption, conventional self-refresh period control schemes using a multi-period technique [1], [2], [5], a temperature sensor [3], [6], and an error correction code (ECC) [4] have been reported.","part":"1"}],"links":{"documentLink":"/document/1406047","pdfSize":"776KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"T. Nagai, M. Wada, H. Iwai, M. Kaku, A. Suzuki, T. Takai, N. Itoga, T. Miyazaki, H. Takenaka, T. Hojo, and S. Miyano, \"A 65nm low-power embedded DRAM with extended data-retention sleep mode,\" ISSCC Dig. Tech. Papers, pp. 567-576, Feb. 2006.","title":"A 65nm low-power embedded DRAM with extended data-retention sleep mode","context":[{"sec":"sec1","text":"For the purpose of reducing data-retention power consumption, conventional self-refresh period control schemes using a multi-period technique [1], [2], [5], a temperature sensor [3], [6], and an error correction code (ECC) [4] have been reported.","part":"1"},{"sec":"sec3","text":" Figure 9 compares the estimated self-refresh power consumption of the memories adopting the proposed EASS scheme with that of the memory adopting the conventional self-refresh scheme using ECC [4].","part":"1"}],"links":{"documentLink":"/document/1696093","pdfSize":"411KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J. H. Ahn, B. H. Jeong, S. H. Kim, S. H. Chu, S. K. Cho, H. J. Lee, M. H. Kim, S. I. Park, S. W. Shin, J. H. Lee, B. S. Han, J. K. Hong, P. B. Moran, and Y. T. Kim, \"Adaptive Self Refresh Scheme for Battery Operated High-Density Mobile DRAM Applications,\" Solid-State Circuits Conference. ASSCC. IEEE Asian. pp. 319-322, Nov. 2006.","context":[{"sec":"sec1","text":"For the purpose of reducing data-retention power consumption, conventional self-refresh period control schemes using a multi-period technique [1], [2], [5], a temperature sensor [3], [6], and an error correction code (ECC) [4] have been reported.","part":"1"},{"sec":"sec2","text":" This behavior is OK since in DRAMs a failed cell at one time has always been failed at another time for an identical environmental condition [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"T. H. Tsai, C. L. Chen, and C. L. Lee \"Power-saving nano-scale DRAMs with an adaptive refreshing clock generator,\" Circuits and Systems. ISCAS IEEE. pp. 612-615, May. 2008.","context":[{"sec":"sec1","text":"For the purpose of reducing data-retention power consumption, conventional self-refresh period control schemes using a multi-period technique [1], [2], [5], a temperature sensor [3], [6], and an error correction code (ECC) [4] have been reported.","part":"1"}],"refType":"biblio","id":"ref6"}],"articleNumber":"5118313","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"45nm low-power embedded pseudo-SRAM with ECC-based auto-adjusted self-refresh scheme","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118313/","isStaticHtml":true,"htmlLink":"/document/5118313/","isConference":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"45nm low-power embedded pseudo-SRAM with ECC-based auto-adjusted self-refresh scheme","articleId":"5118313","openAccessFlag":"F","title":"45nm low-power embedded pseudo-SRAM with ECC-based auto-adjusted self-refresh scheme","contentTypeDisplay":"Conferences","mlTime":"PT0.107455S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118315,"references":[{"order":"1","text":"S. K. Hoon, S. Chen, F. Maloberti, J. Chen, and B. Aravind, \"A Low Noise, High Power Supply Rejection Low Dropout Regulator for Wireless System-on-Chip Applications,\" in Proc.IEEE Custom Integr.Circuits Conf., Sept. 2005, pp. 759-762.","title":"A Low Noise, High Power Supply Rejection Low Dropout Regulator for Wireless System-on-Chip Applications","context":[{"sec":"sec1","text":" It is especially suitable for applications like RF IC and audio IC which require low noise [1].","part":"1"}],"links":{"documentLink":"/document/1568779","pdfSize":"437KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"G. A. Rincon-Mora and P. E. Allen, \"A low-voltage, low quiescent current, low drop-out regulator,\" IEEE J. Solid-State Circuits, vol. 33, pp. 36-44, Jan. 1998.","title":"A low-voltage, low quiescent current, low drop-out regulator","context":[{"sec":"sec1","text":" In portable devices, design consideration is to reduce quiescent current to maximize the lifetime of the battery [2].","part":"1"}],"links":{"documentLink":"/document/654935","pdfSize":"236KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Peter Hazucha, Tanay Karnik, Bradley A. Bloechel, Colleen Parsons, David Finan, and Shekhar Borkar, \"Area-Efficient Linear Regulator With Ultra-Fast Load Regulation,\" IEEE J. Solid-State Circuits, vol. 40, pp. 933-940, April 2005.","title":"Area-Efficient Linear Regulator With Ultra-Fast Load Regulation","context":[{"sec":"sec1","text":" In the design of the SoC solution, higher output voltage, e.g., 3.3 V, is usually used for I/O ports, and lower voltage, e.g., 1.5 V, can be used for digital cores, such as shown in Fig. 1 [3].","part":"1"}],"links":{"documentLink":"/document/1424225","pdfSize":"755KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"K. N. Leung and P. K. T. Mok, \"Analysis of multistage amplifier-Frequency compensation,\" IEEE Trans on Circuits Syst. I, vol. 48, pp. 1041-1056, Sept. 2001.","title":"Analysis of multistage amplifier-Frequency compensation","context":[{"sec":"sec1","text":" If designed as a cascode architecture, the amplifier cannot be implemented under low supply voltage, so a multistage cascade amplifier should be used instead [4].","part":"1"}],"links":{"documentLink":"/document/948432","pdfSize":"362KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"K. N. Leung and P. K. T. Mok, \"A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation,\" IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1691-1701, Oct. 2003.","title":"A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation","context":[{"sec":"sec2","text":" This compensation method usually has a narrow bandwidth [5].","part":"1"}],"links":{"documentLink":"/document/1233757","pdfSize":"875KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"C. K. Chava and J. Silva-Martinez, \"A frequency compensation scheme for LDO voltage regulators,\" IEEE Trans on Circuits Syst. I, vol. 51, pp. 1041-1050, June 2004.","title":"A frequency compensation scheme for LDO voltage regulators","context":[{"sec":"sec2","text":" The fundamental requirements for stability are: 1) the zero must be located below the loop's unity gain frequency, and 2) all high-frequency poles must be located at least three times higher than the unity gain frequency [6].","part":"1"}],"links":{"documentLink":"/document/1304961","pdfSize":"557KB"},"refType":"biblio","id":"ref6"}],"articleNumber":"5118315","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A capacitor-free CMOS low-dropout voltage regulator","publisher":"IEEE","htmlAbstractLink":"/document/5118315/","displayDocTitle":"A capacitor-free CMOS low-dropout voltage regulator","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118315/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118315","openAccessFlag":"F","title":"A capacitor-free CMOS low-dropout voltage regulator","contentTypeDisplay":"Conferences","mlTime":"PT0.132468S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118319,"references":[{"order":"1","text":"B.H. Calhoun, A. Wang, and A. Chandrakasan, \"Modeling and Sizing for Minimum Energy Operation in Sub-threshold Circuits,\" IEEE JSSC, Vol. 40, No. 9, pp. 1778-1786, September 2005.","title":"Modeling and Sizing for Minimum Energy Operation in Sub-threshold Circuits","context":[{"sec":"sec1","text":" [1] [2] [3]).","part":"1"},{"sec":"sec4","text":" The \\${\\rm V}_{{\\rm DD}}\\$ point \\$({\\rm V}_{{\\rm opt}})\\$ that minimizes energy per operation \\$({\\rm E}_{{\\min}})\\$ for a given circuit and technology node typically is below \\${\\rm V}_{{\\rm T}}\\$, but higher leakage power relative to active power pushes \\${\\rm V}_{{\\rm opt}}\\$ higher [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Hanson, B. Zhai, K. Bernstein, D. Blaauw, A. Bryant, L. Chang, K. Das, W. Haensch, E. J. Nowak, D. M. Sylvester, \"Ultralow-voltage, minimum-energy CMOS,\" IBM Journal of Research & Development, Vol. 50, Issue 4/5, pp. 469-490, Jul/Sep2006","title":"Ultralow-voltage, minimum-energy CMOS","context":[{"sec":"sec1","text":"Sub-threshold (sub \\$\\hbox{-}{\\rm V}_{{\\rm T}}\\$) design has proven useful for ultra-low-power (ULP) and low-energy applications since dynamic energy consumption is reduced quadratically with \\${\\rm V}_{{\\rm DD}}\\$ and minimum energy operation usually occurs in the sub-threshold region (e.g. [1] [2] [3]).","part":"1"}],"links":{"documentLink":"/document/5388745","pdfSize":"678KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"B.H. Calhoun and A. Chandrakasan, \"A 256kb 65nm Sub-threshold SRAM Design for Ultra-low Voltage Operation,\" IEEE JSSC, Vol. 42, No. 3, pp. 680-688, March 2007.","title":"A 256kb 65nm Sub-threshold SRAM Design for Ultra-low Voltage Operation","context":[{"sec":"sec1","text":"Sub-threshold (sub \\$\\hbox{-}{\\rm V}_{{\\rm T}}\\$) design has proven useful for ultra-low-power (ULP) and low-energy applications since dynamic energy consumption is reduced quadratically with \\${\\rm V}_{{\\rm DD}}\\$ and minimum energy operation usually occurs in the sub-threshold region (e.g. [1] [2] [3]).","part":"1"},{"sec":"sec5","text":"For example, SRAM read and write stability degrade rapidly due to variation at lower voltages, and effective read/write assist techniques become essential for sub \\$\\hbox{-}{\\rm V}_{{\\rm T}}\\$ SRAM [3], [17] [18] [19] [20].","part":"1"}],"links":{"documentLink":"/document/4114742","pdfSize":"1831KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Hemstead, N. Tripathi, P. Mauro, G. Y. Wei, and D. Brooks, \"An ultra-low power system architecture for sensor network applications,\" ISCA, pp. 208-219, 2005.","title":"An ultra-low power system architecture for sensor network applications","context":[{"sec":"sec1","text":" Strictly ULP applications are often asleep, and sleep mode leakage makes older technologies consume less overall energy for this category of sub \\$\\hbox{-}{\\rm V}_{{\\rm T}}\\$ use [4] [5].","part":"1"}],"links":{"documentLink":"/document/1431558","pdfSize":"321KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"B. H. Calhoun, J. Bolus, S. Khanna, A. D. Jurik, A. C. Weaver, T. N. Blalock, \"Sub-threshold operation and cross-hierarchy design for ultra low power wearable sensors,\" ISCAS, 2009.","title":"Sub-threshold operation and cross-hierarchy design for ultra low power wearable sensors","context":[{"sec":"sec1","text":" Strictly ULP applications are often asleep, and sleep mode leakage makes older technologies consume less overall energy for this category of sub \\$\\hbox{-}{\\rm V}_{{\\rm T}}\\$ use [4] [5].","part":"1"}],"links":{"documentLink":"/document/5118036","pdfSize":"734KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"B. H. Calhoun and A. Chandrakasan, \"Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering,\" JSSC, vol. 40, no. 9, pp. 1178-1786, Sept. 2005.","title":"Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering","context":[{"sec":"sec1","text":" Ultra dynamic voltage scaling (UDVS) from strong inversion (for high speed) to sub \\$\\hbox{-}{\\rm V}_{{\\rm T}}\\$ supports this type of bursty operation [6].","part":"1"}],"links":{"documentLink":"/document/1564364","pdfSize":"1068KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J.F. Ryan, J. Wang, B.H. Calhoun, \"Analyzing and modeling process balance for sub-threshold circuit design,\" GLSVLSI, March 2007.","title":"Analyzing and modeling process balance for sub-threshold circuit design","context":[{"sec":"sec3a","text":" First, the complementary nature of static CMOS gates pits the on-current of PMOS against the off-current of NMOS (or vice versa), so global variations or sub \\$\\hbox{-}{\\rm V}_{\\rm T}\\$ process imbalance [7] can aggravate \\${\\bf I}_{{\\rm on}}/{\\bf I}_{{\\rm off}}\\$ reduction.","part":"1"}],"links":{},"refType":"biblio","id":"ref7"},{"order":"8","text":"W. Zhao and Y. Cao, \"New generation of predictive technology modeling for sub-45nm early design exploration,\" IEEE Trans.on Electron Device, vol. 53, no. 11, pp. 2816-2823, Nov. 2006.","title":"New generation of predictive technology modeling for sub-45nm early design exploration","context":[{"sec":"sec2","text":" Using sub \\$\\hbox{-}{\\rm V}_{{\\rm T}}\\$ circuits exhibits a concern for power that is most compatible with LP processes, but, at the time of this writing, published predictive technology models (PTMs) only offer HP technologies [8].","part":"1"}],"links":{"documentLink":"/document/1715627","pdfSize":"555KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Wu, C.C. et al., \"A 90-nm CMOS device technology with high-speed, general-purpose, and low-leakage transistors for system on chip applications,\" IEDM, pp. 65-68, 2002.","title":"A 90-nm CMOS device technology with high-speed, general-purpose, and low-leakage transistors for system on chip applications","context":[{"sec":"sec2","text":"To investigate scaling of LP processes, we generated customized LP PTMs for nodes from 90nm to 22nm for a conventional poly silicon/nitrided-silicon dioxide stack that are consistent with published LP technology data [9] [10] [11].","part":"1"}],"links":{"documentLink":"/document/1175780","pdfSize":"236KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Luo, Z. et al., \"High performance and low power transistors integrated in 65nm bulk CMOS technology,\" IEDM, pp.661-664, 2004.","title":"High performance and low power transistors integrated in 65nm bulk CMOS technology","context":[{"sec":"sec2","text":"To investigate scaling of LP processes, we generated customized LP PTMs for nodes from 90nm to 22nm for a conventional poly silicon/nitrided-silicon dioxide stack that are consistent with published LP technology data [9] [10] [11].","part":"1"},{"sec":"sec2","text":" [10] [11]), the predicted variation in the devices becomes prohibitive below 45nm. sub \\$\\hbox{-}{\\rm V}_{\\rm T}\\$ operation will reduce the gate-tunneling leakage and gate induced drain leakage (GIDL) contributions that are rising sharply for conventional operation with scaling.","part":"1"}],"links":{"documentLink":"/document/1419254","pdfSize":"226KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Shien-Yang Wu et al., \"A 32nm CMOS Low Power SoC Platform Technology for Foundry Applications with Functional High Density SRAM,\" IEDM, pp.263-266, 2007.","title":"A 32nm CMOS Low Power SoC Platform Technology for Foundry Applications with Functional High Density SRAM","context":[{"sec":"sec2","text":"To investigate scaling of LP processes, we generated customized LP PTMs for nodes from 90nm to 22nm for a conventional poly silicon/nitrided-silicon dioxide stack that are consistent with published LP technology data [9] [10] [11].","part":"1"},{"sec":"sec2","text":" Despite selecting bitcell dimensions to match optimized values from industry publications (e.g. [10] [11]), the predicted variation in the devices becomes prohibitive below 45nm. sub \\$\\hbox{-}{\\rm V}_{\\rm T}\\$ operation will reduce the gate-tunneling leakage and gate induced drain leakage (GIDL) contributions that are rising sharply for conventional operation with scaling.","part":"1"}],"links":{"documentLink":"/document/4418918","pdfSize":"2530KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"K. Rochereau, R. Difrenzs, J. Mc Ginley, 0. Noblanc, C. Julien, S. Parihar, P. Llinares, \"Impact of pocket implant on MOSFET mismatch for advanced CMOS technology\", ICMTS, pp. 123-126, 2004.","title":"Impact of pocket implant on MOSFET mismatch for advanced CMOS technology","context":[{"sec":"sec2","text":" Because variation is an intrinsic property of the technology and a fundamental limiter to scaling, we incorporated variability into the models: local \\${\\rm V}_{{\\rm T}}\\$ variation due to random dopant fluctuations (RDF) (based on published measurements [12]), global \\${\\rm V}_{{\\rm T}}\\$ variation (affects P/N ratio), and channel length (L) variation (global and local).","part":"1"}],"links":{"documentLink":"/document/1309464","pdfSize":"212KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Asenov, A.; Brown, A.R.; Davies, J.H.; Kaya, S.; Slavcheva, G. \"Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs\", IEEE Transactions on Electron Devices, Vol. 50, No. 9, pp. 1837-1852, Sept. 2003.","title":"Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs","context":[{"sec":"sec2","text":" We matched \\${\\rm T}_{{\\rm ox}}\\$ and channel doping values to industrial trends, which resulted in a constant relationship between \\$\\sigma_{{\\rm VT}}\\$ and \\$({\\rm WL})^{\\hbox{-}0.5}\\$ across processes [13].","part":"1"}],"links":{"documentLink":"/document/1224485","pdfSize":"1353KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"J. Kwong and A. Chandrakasan, \"Variation-driven device sizing for minimum energy sub-threshold circuits,\" ISLPED, October 2006.","title":"Variation-driven device sizing for minimum energy sub-threshold circuits","context":[{"sec":"sec3a","text":"We characterize the NM for logic gates using a butterfly curve of a 2-input NAND-NOR gate loop [14] in SVT LP-PTMs (NAND and NOR gates have the worst VOL and VOH respectively from amongst basic logic gates).","part":"1"}],"links":{"documentLink":"/document/4271799","pdfSize":"1867KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"J.F. Ryan and B.H. Calhoun, \"Minimizing Offset for Latching Voltage-Mode Sense Amplifiers for Sub-threshold Operation,\" ISQED, pp. 127-132, 2008.","title":"Minimizing Offset for Latching Voltage-Mode Sense Amplifiers for Sub-threshold Operation","context":[{"sec":"sec5","text":" Careful analysis of the equations governing the SA offset show that the common mode voltage \\$({\\rm V}_{{\\rm INDC}})\\$ impacts the offset more than does sizing, so a joint voltage-sizing co-optimization is the best solution for minimizing offset [15].","part":"1"}],"links":{"documentLink":"/document/4479712","pdfSize":"363KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"J. Wang and B.H. Calhoun, \"Canary Replica Feedback for Near-DRV Standby VDD Scaling in a 90nm SRAM,\" CICC, pp. 29-33, 2007.","title":"Canary Replica Feedback for Near-DRV Standby VDD Scaling in a 90nm SRAM","context":[{"sec":"sec1","text":" For example, a sub \\$\\hbox{-}{\\rm V}_{{\\rm T}}\\$ controller and sensors in [16] implement a closed-loop \\${\\rm V}_{{\\rm DD}}\\$-scaling system to aggressively reduce SRAM leakage.","part":"1"},{"sec":"sec5","text":" A canary-replica based feedback loop uses a sub \\$\\hbox{-}{\\rm V}_{{\\rm T}}\\$ controller to aggressively scale standby \\${\\rm V}_{{\\rm DD}}\\$ for SRAM without losing data in [16].","part":"1"},{"sec":"sec5","text":" In addition, the controller uses longer transistors, redundancy and majority voting techniques to combat variation effects [16].","part":"1"}],"links":{"documentLink":"/document/4405675","pdfSize":"346KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"N. Verma and A. Chandrakasan, \"A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy,\" ISSCC, pp. 328-329, 2007.","title":"A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy","context":[{"sec":"sec5","text":"For example, SRAM read and write stability degrade rapidly due to variation at lower voltages, and effective read/write assist techniques become essential for sub \\$\\hbox{-}{\\rm V}_{{\\rm T}}\\$ SRAM [3], [17] [18] [19] [20].","part":"1"},{"sec":"sec5","text":" Wordline boosting or bitcell \\${\\rm V}_{{\\rm DD}}\\$ collapse [17] rapidly improve writability by increasing the passgate to pullup current ratio exponentially.","part":"1"}],"links":{"documentLink":"/document/4242398","pdfSize":"487KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"T.-H. Kim, J. Liu, J. Keane, and C. Kim, \"A high-density subthreshold sram with data-independent bitline leakage and virtual ground replica scheme,\" ISSCC, pp. 330-606, 2007.","title":"A high-density subthreshold sram with data-independent bitline leakage and virtual ground replica scheme","context":[{"sec":"sec5","text":"For example, SRAM read and write stability degrade rapidly due to variation at lower voltages, and effective read/write assist techniques become essential for sub \\$\\hbox{-}{\\rm V}_{{\\rm T}}\\$ SRAM [3], [17] [18] [19] [20].","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"S. P. I. Chang, J. Kim and K. Roy, \"A 32kb 10t subthreshold sram array with bit-interleaving and differential read scheme in 90nm cmos,\" ISSCC, 2008.","title":"A 32kb 10t subthreshold sram array with bit-interleaving and differential read scheme in 90nm cmos","context":[{"sec":"sec5","text":"For example, SRAM read and write stability degrade rapidly due to variation at lower voltages, and effective read/write assist techniques become essential for sub \\$\\hbox{-}{\\rm V}_{{\\rm T}}\\$ SRAM [3], [17] [18] [19] [20].","part":"1"}],"links":{"documentLink":"/document/4523220","pdfSize":"1156KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"B. Zhai, D. Blaauw, D. Sylvester, and S. Hanson, \"A sub-200mv 6t sram in 0.13um cmos,\" ISSCC, pp. 332-606, 2007.","title":"A sub-200mv 6t sram in 0.13um cmos","context":[{"sec":"sec5","text":"For example, SRAM read and write stability degrade rapidly due to variation at lower voltages, and effective read/write assist techniques become essential for sub \\$\\hbox{-}{\\rm V}_{{\\rm T}}\\$ SRAM [3], [17] [18] [19] [20].","part":"1"}],"links":{"documentLink":"/document/4242400","pdfSize":"2806KB"},"refType":"biblio","id":"ref20"}],"articleNumber":"5118319","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Sub-threshold circuit design with shrinking CMOS devices","publisher":"IEEE","htmlAbstractLink":"/document/5118319/","displayDocTitle":"Sub-threshold circuit design with shrinking CMOS devices","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118319/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118319","openAccessFlag":"F","title":"Sub-threshold circuit design with shrinking CMOS devices","contentTypeDisplay":"Conferences","mlTime":"PT0.341816S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118343,"references":[{"order":"1","text":"P. Stavroulakis, Chaos applications in telecommunications. CRC press New york, 2006.","title":"Chaos applications in telecommunications","context":[{"sec":"sec1","text":" Motivations of these studies remain to the advantages that are offered by chaotic signals such as robustness in multipath environments, resistance to jamming [1].","part":"1"},{"sec":"sec1","text":" These properties make chaotic signals more difficult to intercept and to decode the information spreaded upon them [1].","part":"1"},{"sec":"sec3","text":"Different chaotic sequences generated from the same generator with differrent initial conditions are uncorrelated [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"W. M. Tam, F. C. M. Lau, C. K. Tse, and A. J. Lawrance, \"Exacte analytical bit error rate for multiple acces chaos-based communication systems,\" IEEE Transactions on Circuits and Systems, vol. 9, pp. 473-481, 2004.","title":"Exacte analytical bit error rate for multiple acces chaos-based communication systems","context":[{"sec":"sec1","text":" Recently the researches have focused on the multiple access (MA) capability of chaotic signals applied for communication systems [2] this capability returns to the possibility of generating an infinite number of spreading sequences with good properties of correlations needed for the standard DS-CDMA system.","part":"1"},{"sec":"sec1","text":" Since the deterministic nature of chaotic signal, this approach can lead to an inexact result in certain cases especially when the spreading factor is low [2], [6].","part":"1"},{"sec":"sec1","text":" This latter method is compared to the BER computation under Gaussian assumption in [2] and seems more realistic to match the exact BER.","part":"1"},{"sec":"sec3","text":"It was demonstrated in [2] that for CPF chaotic map the mean function of the product of two chaotic samples denoted by \\$E[x_{k}x_{e}]\\$ in the case of \\$e=j+k\\$ for a positive integer \\$j\\$ is equal to zero.","part":"1"},{"sec":"sec3","text":" Referring to the statistical property mentioned above and in [2], \\$\\alpha_{w,i}^{(\\tilde{m})}\\$ is a normal random sequence:\n.","part":"1"}],"links":{"documentLink":"/document/1335530","pdfSize":"373KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. P. Kennedy, G. Kolumbn, G. Kis, and Z. Jk, \"Performance evaluation of FM-DCSK modulation in multipath environments,\" IEEE Transactions on Circuits and Systems, vol. 47, pp. 1702-1711, 2000.","title":"Performance evaluation of FM-DCSK modulation in multipath environments","context":[{"sec":"sec1","text":"The earliest study of multipath performance of chaos-based communication systems was performed in [3].","part":"1"}],"links":{"documentLink":"/document/899922","pdfSize":"187KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"G. Mazzini, R. Rovatti, and G. Setti, \"Chaos-based asynchronous DS-CDMA systems and enhanced rake receivers: Measuring the improvements,\" IEEE Transactions on Circuits and Systems, vol. 48, pp. 1445-1453, 2001.","title":"Chaos-based asynchronous DS-CDMA systems and enhanced rake receivers: Measuring the improvements","context":[{"sec":"sec1","text":" [4] [5] address the problem of optimizing performance of asynchronous multi-user chaos based DS-CDMA system over multipath channel.","part":"1"},{"sec":"sec1","text":"The optimization problem of performance was widely studied in [4] [5].","part":"1"}],"links":{"documentLink":"/document/972851","pdfSize":"207KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Rovatti, G. Mazzini, and G. Setti, \"Enhanced rake receivers for chaos-based DS-CDMA,\" IEEE Transactions on Circuits and Systems, vol. 48, pp. 818-829, 2001.","title":"Enhanced rake receivers for chaos-based DS-CDMA","context":[{"sec":"sec1","text":" Mazzini et \\$al\\$. [4] [5] address the problem of optimizing performance of asynchronous multi-user chaos based DS-CDMA system over multipath channel.","part":"1"},{"sec":"sec1","text":"The optimization problem of performance was widely studied in [4] [5].","part":"1"}],"links":{"documentLink":"/document/933323","pdfSize":"292KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"G. Kaddoum, P. Charg\u00e9, D. Roviras, and D. Fournier-Prunaret, \"Comparaison of chaotic sequences in a chaos based DS-CDMA system,\" in Proc. International symposium on nonlinear theory and its applications, Vancouver, Canada, 2007.","title":"Comparaison of chaotic sequences in a chaos based DS-CDMA system","context":[{"sec":"sec1","text":" Since the deterministic nature of chaotic signal, this approach can lead to an inexact result in certain cases especially when the spreading factor is low [2], [6].","part":"1"},{"sec":"sec2a","text":"This generator is chosen because the chaotic sequence provided from this map outperform many others chaotic sequences generated from other chaotic generators [6].","part":"1"},{"sec":"sec5","text":" When we increase the spreading factor, the dispersion of the bit is lower [6] and the multi user interference is small (energies spreaded over a large band).","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"A. J. Lawrance and G. Ohama, \"Exact calculation of bit error rates in communication systems with chaotic modulation,\" IEEE Transactions on Circuits and Systems, vol. 50, pp. 1391-1400, 2003.","title":"Exact calculation of bit error rates in communication systems with chaotic modulation","context":[{"sec":"sec1","text":"In [7], Lawrance and Ohama did not use the constant energy approximation or the Gaussian assumption for the decision variable at the correlator output in order to compute the exact bit error rate for chaotically modulated systems.","part":"1"},{"sec":"sec1","text":" But, as it is said in [7], the aim of the method was not to give implementable procedures for realistic sized systems.","part":"1"}],"links":{"documentLink":"/document/1242837","pdfSize":"561KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5118343","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Performance of multi-user chaos-based DS-CDMA system over multipath channel","publisher":"IEEE","htmlAbstractLink":"/document/5118343/","isDynamicHtml":true,"displayDocTitle":"Performance of multi-user chaos-based DS-CDMA system over multipath channel","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118343/","xploreDocumentType":"Conference Publication","articleId":"5118343","openAccessFlag":"F","title":"Performance of multi-user chaos-based DS-CDMA system over multipath channel","contentTypeDisplay":"Conferences","mlTime":"PT0.137413S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118351,"references":[{"order":"1","text":"A. A. Lazar, \"A simple model of spike processing,\" Neurocomputing, vol. 69, pp. 1081-1085, June 2006. [Online]. Available: http://www.sciencedirect.com/science/journal/09252312","title":"A simple model of spike processing","context":[{"sec":"sec1","text":"There has been a significant interest in encoding continuous time signals into asynchronous pulse trains [1], [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.neucom.2005.12.050"},"refType":"biblio","id":"ref1"},{"order":"2","text":"D. Wei, \"Time-based analog-to-digital converter,\" Ph.D. dissertation, Department of Electrical and Computer Engineering, University of Florida, Gainseville,FL, August 2005.","title":"Time-based analog-to-digital converter,","context":[{"sec":"sec1","text":"There has been a significant interest in encoding continuous time signals into asynchronous pulse trains [1], [2].","part":"1"}],"links":{"documentLink":"/document/5117786","pdfSize":"933KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"H. G. Feichtinger and K. Gr\u00f6chenig, \"Theory and practice of irregular sampling,\" in Wavelets: Mathematics and Applications, J. J. Benedetto and M. W. Frazier, Eds. Boca Raton, Florida: CRC Press, 1994, pp. 305-363.","title":"Theory and practice of irregular sampling","context":[{"sec":"sec1","text":" These pulses can be processed on the receiver end to get a uniformly sampled signal equivalent to what would have been obtained though a conventional Analog-to-Digital converter (ADC) [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"D. Chen, Y. Li, D. Xu, J. G. Harris, and J. C. Principe, \"Asynchronous biphasic pulse signal coding and its CMOS realization,\" in International Symposium on Circuits and Systems, 2006.","title":"Asynchronous biphasic pulse signal coding and its CMOS realization","context":[{"sec":"sec1","text":"Our lab previously proposed to use hardware spiking neurons as an engineering solution for encoding neural signals as asynchronous pulse trains for low bandwidth transmission [4], [5].","part":"1"},{"sec":"sec1","text":" In this way the IF signals don't respond to the signal when its value is zero [4].","part":"1"}],"links":{"documentLink":"/document/1693079","pdfSize":"1112KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Harris, J. Principe, J. Sanchez, D. Chen, and C. She, \"Pulse-based signal compression for implanted neural recording systems,\" Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on, pp. 344-347, May 2008.","title":"Pulse-based signal compression for implanted neural recording systems","context":[{"sec":"sec1","text":"Our lab previously proposed to use hardware spiking neurons as an engineering solution for encoding neural signals as asynchronous pulse trains for low bandwidth transmission [4], [5].","part":"1"}],"links":{"documentLink":"/document/4541425","pdfSize":"403KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"G. S. T. Seese, H. Harasaki and C. Davies, \"Characterization of tissue morphology, angiogenesis, and temperature in the adaptive response of muscle tissue to chronic heating,\" vol. 78, no. 12, 1998, pp. 1553-1562.","title":"Characterization of tissue morphology, angiogenesis, and temperature in the adaptive response of muscle tissue to chronic heating","context":[{"sec":"sec1","text":" The low power requirement comes from two aspects: tissue related damage and difficulty in charging and discharging the implanted batteries [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Harris, J. Xu, M. Rastogi, A. Singh-Alvarado, V. Garg, J. Principe, and K. Vuppamandla, \"Real time signal reconstruction from spikes on a digital signal processor,\" Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on, pp. 1060-1063, May 2008.","title":"Real time signal reconstruction from spikes on a digital signal processor","context":[{"sec":"sec1","text":" The tradeoff to using these sensors is that a computation intensive back end is required for reconstructing the signal from these spikes [7].","part":"1"}],"links":{"documentLink":"/document/4541604","pdfSize":"122KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Wijekoon and P. Dudek, \"Integrated circuit implementation of a cortical neuron,\" Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on, pp. 1784-1787, May 2008.","title":"Integrated circuit implementation of a cortical neuron","context":[{"sec":"sec1","text":" A lot of work has been done in making these hardware neurons biologically plausible by matching the pulse shape and firing patterns like bursting, chattering, etc. to that of a biological neuron [8], [9], [10].","part":"1"}],"links":{"documentLink":"/document/4541785","pdfSize":"427KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"E. Culurciello, R. Etienne-Cummings, and K. Boahen, \"Arbitrated address event representation digital image sensor,\" IEEE Journal of Solid-State Circuits, vol. 38(2), pp. 281-294, 2003.","title":"Arbitrated address event representation digital image sensor","context":[{"sec":"sec1","text":" A lot of work has been done in making these hardware neurons biologically plausible by matching the pulse shape and firing patterns like bursting, chattering, etc. to that of a biological neuron [8], [9], [10].","part":"1"}],"links":{"documentLink":"/document/1175509","pdfSize":"1127KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"G. Indiveri, E. Chicca, and R. Douglas, \"A VLSI array of low-power spiking neurons and bistable synapses with spiketiming dependent plasticity,\" IEEE Transactions on Neural Networks, vol. 17, pp. 211-221, 2006.","title":"A VLSI array of low-power spiking neurons and bistable synapses with spiketiming dependent plasticity","context":[{"sec":"sec1","text":" A lot of work has been done in making these hardware neurons biologically plausible by matching the pulse shape and firing patterns like bursting, chattering, etc. to that of a biological neuron [8], [9], [10].","part":"1"}],"links":{"documentLink":"/document/1593704","pdfSize":"545KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"A. van Schaik, \"Building blocks for electronic spiking neural networks,\" Neural Networks, vol. 14, no. 6-7, pp. 617-628, 2001.","title":"Building blocks for electronic spiking neural networks","context":[{"sec":"sec1","text":" It is because of these reasons that we implement an I&F based on [11] where an analog comparator compares the voltage on the capacitor with a desired threshold.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0893-6080(01)00067-3"},"refType":"biblio","id":"ref11"},{"order":"12","text":"D. Chen, J. G. Harris, and J. C. Principe, \"A low-power bioamplifier with pulse output,\" 2004.","title":"A low-power bioamplifier with pulse output","context":[{"sec":"sec1","text":" We have also modified our existing I&F architecture [12] to further lower the resulting bandwidth as shown in Figure 1.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"C. Rogers, J. Harris, J. Principe, and J. Sanchez, \"A pulse-based feature extractor for spike sorting neural signals,\" Neural Engineering, 2007. CNE '07. 3rd International IEEE/EMBS Conference on, pp. 490-493, May 2007.","title":"A pulse-based feature extractor for spike sorting neural signals","context":[{"sec":"sec1","text":" The I&F would put more pulses in the spike regions and almost no pulses in between the spikes [13].","part":"1"}],"links":{"documentLink":"/document/4227321","pdfSize":"827KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"M. Maymandi-Nejad and M. Sachdev, \"A digitally programmable delay element: Design and analysis,\" IEEE Trans. Very Large Scale Integration(VLSI) Syst., vol. 11(5), pp. 871-878, 2003.","context":[{"sec":"sec2a","text":" More information about it can be found in [14].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, \"Low power cmos digital design,\" IEEE Journal of Solid State Circuits, vol. 27, pp. 473-484, 1992.","title":"Low power cmos digital design","context":[{"sec":"sec2b","text":"There are three major sources of power in any digital circuit which are summarized as follows [15]:\n.","part":"1"}],"links":{"documentLink":"/document/126534","pdfSize":"1317KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"T. Delbr\u00fcck, \"Bump circuits for computing similarity and dissimilarity of analog voltages,\" California Institute of Technology, Computation and Neural Systems Program, Tech. Rep., May 1993.","title":"Bump circuits for computing similarity and dissimilarity of analog voltages","context":[{"sec":"sec3","text":" We have developed such a circuit based on [16].","part":"1"}],"refType":"biblio","id":"ref16"}],"articleNumber":"5118351","formulaStrippedArticleTitle":"Low power integrate and fire circuit for data conversion","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5118351/","displayDocTitle":"Low power integrate and fire circuit for data conversion","isConference":true,"htmlLink":"/document/5118351/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5118351","openAccessFlag":"F","title":"Low power integrate and fire circuit for data conversion","contentTypeDisplay":"Conferences","mlTime":"PT0.369807S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118353,"references":[{"order":"1","text":"R. Koetter and A. Vardy, \"Algebraic soft-decision decoding of Reed-Solomon codes,\" IEEE Trans. Inform. Theory, vol. 49, no. 11, pp. 2809-2825, Nov. 2003.","title":"Algebraic soft-decision decoding of Reed-Solomon codes","context":[{"sec":"sec1","text":" The recently developed algebraic soft-decision decoding (ASD) [1]\u2013[3] of RS codes incorporates the probability information from the channel into an algebraic interpolation process.","part":"1"},{"sec":"sec1","text":"Practical ASD algorithms include the Koetter-Vardy (KV) [1], bit-level generalized minimum distance (BGMD) [2] and low-complexity Chase (LCC) [3] algorithms.","part":"1"}],"links":{"documentLink":"/document/1246007","pdfSize":"1230KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J. Jiang and K. Narayanan, \"Algebraic soft decision decoding of Reed-Solomon codes using bit-level soft information,\" Proc. Allerton Conference on Communications, Control and Computing, 2006.","title":"Algebraic soft decision decoding of Reed-Solomon codes using bit-level soft information","context":[{"sec":"sec1","text":" The recently developed algebraic soft-decision decoding (ASD) [1]\u2013[2][3] of RS codes incorporates the probability information from the channel into an algebraic interpolation process.","part":"1"},{"sec":"sec1","text":"Practical ASD algorithms include the Koetter-Vardy (KV) [1], bit-level generalized minimum distance (BGMD) [2] and low-complexity Chase (LCC) [3] algorithms.","part":"1"}],"links":{"documentLink":"/document/4608976","pdfSize":"664KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Bellorado and A. Kavcic, \"A Low-Complexity Method for Chase-Type Decoding of Reed-Solomon Codes,\" Proc. ISIT, Jul. 2006, pp. 2037-2041.","title":"A Low-Complexity Method for Chase-Type Decoding of Reed-Solomon Codes","context":[{"sec":"sec1","text":" The recently developed algebraic soft-decision decoding (ASD) [1]\u2013[3] of RS codes incorporates the probability information from the channel into an algebraic interpolation process.","part":"1"},{"sec":"sec1","text":"Practical ASD algorithms include the Koetter-Vardy (KV) [1], bit-level generalized minimum distance (BGMD) [2] and low-complexity Chase (LCC) [3] algorithms.","part":"1"},{"sec":"sec1","text":" A selection scheme has been proposed in [3] to pass only one interpolation result to the factorization step.","part":"1"},{"sec":"sec2","text":" After the errors in the \\$k\\$ most reliable code positions have been corrected, an erasure decoding can be applied to recover all symbols in the transmitted codeword \\$c\\$, A selection scheme has been proposed in [3] to pass only one of the \\$2^{\\eta}\\$ interpolation results to the factorization step.","part":"1"},{"sec":"sec4","text":" Instead of sending all \\$Q^{(j)}(x, y)\\$ to the next block, the polynomial selection algorithm in [3] is employed to pick one \\$Q^{(j)}(x, y)\\$ from the \\$2^{\\eta}\\$ candidates.","part":"1"}],"links":{"documentLink":"/document/4036326","pdfSize":"202KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"E. R. Berlekamp, Algebraic Coding Theory, McGraw-Hill, New York, 1968.","title":"Algebraic Coding Theory","context":[{"sec":"sec1","text":" Compared with traditional hard-decision decoding algorithms, such as the Berlekamp-Massey algorithm (BMA) [4], ASD algorithms can achieve significant coding gain with a complexity that is polynomial with respect to the codeword length.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"W. J. Gross, F. R. Kschischang, R. Koetter and P. Gulak, \"A VLSI architecture for interpolation in soft-decision decoding of Reed-Solomon codes,\" in Proc. SiPS, San Diego, Oct. 2002, pp. 39-44.","title":"A VLSI architecture for interpolation in soft-decision decoding of Reed-Solomon codes","context":[{"sec":"sec1","text":" In [5], [6], a re-encoding and a coordinate transformation techniques have been proposed for ASD algorithms.","part":"1"},{"sec":"sec2","text":"The LCC decoding and other ASD algorithms can be simplified by applying the re-encoding and coordinate transformation [5], [6].","part":"1"},{"sec":"sec3","text":" It has be derived that [5], [6]\n.","part":"1"}],"links":{"documentLink":"/document/1049682","pdfSize":"485KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"R. Koetter and A. Vardy, \"A complexity reducing transformation in algebraic list decoding of Reed-Solomon codes,\" in Proc. ITW, Paris, France, Mar. 2003, pp. 10-13.","title":"A complexity reducing transformation in algebraic list decoding of Reed-Solomon codes","context":[{"sec":"sec1","text":" In [5], [6], a re-encoding and a coordinate transformation techniques have been proposed for ASD algorithms.","part":"1"},{"sec":"sec2","text":"The LCC decoding and other ASD algorithms can be simplified by applying the re-encoding and coordinate transformation [5], [6].","part":"1"},{"sec":"sec3","text":" It has be derived that [5], [6]\n.","part":"1"}],"links":{"documentLink":"/document/1216682","pdfSize":"454KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Zhu, X. Zhang and Z. Wang, \"Novel interpolation architecture for low-complexity chase soft-decision decoding of Reed-Solomon codes,\" Proc. of IEEE International Symposium on Circuits and Systems, Seattle, WA, May 2008, pp. 3078-3081.","title":"Novel interpolation architecture for low-complexity chase soft-decision decoding of Reed-Solomon codes","context":[{"sec":"sec1","text":" A backward interpolation scheme for the LCC decoding has been proposed in [7], [8] to eliminate points from a given interpolation result.","part":"1"},{"sec":"sec2","text":" The most efficient LCC interpolation can be achieved by employing the backward interpolation scheme [7], [8].","part":"1"},{"sec":"sec4","text":"The most efficient interpolation architecture for the LCC decoding is the one employing the backward interpolation [7], [8], which requires much less memory and registers than previous designs.","part":"1"}],"links":{"documentLink":"/document/4542108","pdfSize":"206KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Zhu, X. Zhang and Z. Wang, \"Backward Interpolation Architecture for Algebraic Soft-decision Reed-Solomon Decoding,\" IEEE Trans. Very Large Scale Integr. (VLSI) Syst., accepted.","title":"Backward Interpolation Architecture for Algebraic Soft-decision Reed-Solomon Decoding","context":[{"sec":"sec1","text":" A backward interpolation scheme for the LCC decoding has been proposed in [7], [8] to eliminate points from a given interpolation result.","part":"1"},{"sec":"sec2","text":" The most efficient LCC interpolation can be achieved by employing the backward interpolation scheme [7], [8].","part":"1"},{"sec":"sec4","text":"The most efficient interpolation architecture for the LCC decoding is the one employing the backward interpolation [7], [8], which requires much less memory and registers than previous designs.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"R. R. Nielson, List decoder of Linear Block Codes, Ph.D thesis, Technical University of Denmark, 2001.","title":"List decoder of Linear Block Codes","context":[{"sec":"sec2","text":" Arranging the test vectors such that adjacent vectors only have one point different, the interpolation for one test vector can be derived from that of its neighbor by first eliminating the different point using the backward interpolation, and then adding the new point using the conventional \u2018forward interpolation\u2019 proposed by Nielson [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"J. Ma, A. Vardy and Z. Wang, \"Reencoder Design for Soft-Decision Decoding of an (255,239) Reed-Solomon Code,\" Proc. of IEEE International Symposium on Circuits and Systems, San Diego, CA, May 2006, pp. 3550-3553.","title":"Reencoder Design for Soft-Decision Decoding of an (255,239) Reed-Solomon Code","context":[{"sec":"sec4","text":" The re-encoder architecture used to implement the re-encoding and coordinate transformation was proposed in [10].","part":"1"}],"links":{"documentLink":"/document/1693393","pdfSize":"360KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"R. M. Roth and G. Ruckenstein, \"Efficient decoding of ReedSolomon codes beyond half the minimum distance,\" IEEE Trans. Inf. Theory, vol. 46, no. 1, pp. 246-257, Jan. 2000.","title":"Efficient decoding of ReedSolomon codes beyond half the minimum distance","context":[{"sec":"sec4","text":"In the re-encoded decoder, the coefficients of \\$\\gamma(x)\\$ can be computed iteratively by using the Roth-Ruckenstein factorization algorithm [11].","part":"1"}],"links":{"documentLink":"/document/817522","pdfSize":"527KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"K. V. Seth, K.N. Srinivasan and S. Kamakoti, \"Ultra folded high-speed architectures for Reed Solomon decoders,\" Proc. of the 19th International Conference on VLSI Design, Jan. 2006.","title":"Ultra folded high-speed architectures for Reed Solomon decoders","context":[{"sec":"sec4","text":" Taking this into account, the ultra-folded key equation solver proposed in [12] is employed in the re-encoded decoder.","part":"1"}],"links":{"documentLink":"/document/1581506","pdfSize":"199KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5118353","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Factorization-free Low-complexity Chase soft-decision decoding of Reed-Solomon codes","publisher":"IEEE","htmlAbstractLink":"/document/5118353/","displayDocTitle":"Factorization-free Low-complexity Chase soft-decision decoding of Reed-Solomon codes","isConference":true,"htmlLink":"/document/5118353/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118353","openAccessFlag":"F","title":"Factorization-free Low-complexity Chase soft-decision decoding of Reed-Solomon codes","contentTypeDisplay":"Conferences","mlTime":"PT0.251761S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118354,"references":[{"order":"1","text":"E. R. Berlekamp, Algebraic coding theory. New York: McGraw-Hill, 1968.","title":"Algebraic coding theory","context":[{"sec":"sec1","text":" [1], [2] proposed BM algorithm to solve key equation. [3] presented inversionless BM algorithm (iBM) to eliminate the inverse operation in original BM algorithm and achieved less complexity and higher computation speed. [4], [5] firstly implemented iBM algorithm with parallel architectures and [6] proposed a serial decomposed architecture, then [7] retimed this architecture for a higher throughput.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"J. L. Massey, \"Shift-register synthesis and BCH decoding,\" IEEE Trans. Inform. Theory, vol. IT-15, pp. 122-127, Mar. 1969.","title":"Shift-register synthesis and BCH decoding","context":[{"sec":"sec1","text":" Generally the RS decoder can be implemented with Berlekamp-Massey (BM) algorithm or modified Euclidean (ME) algorithm. [1], [2] proposed BM algorithm to solve key equation. [3] presented inversionless BM algorithm (iBM) to eliminate the inverse operation in original BM algorithm and achieved less complexity and higher computation speed. [4], [5] firstly implemented iBM algorithm with parallel architectures and [6] proposed a serial decomposed architecture, then [7] retimed this architecture for a higher throughput.","part":"1"}],"links":{"documentLink":"/document/1054260","pdfSize":"741KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"H. O. Burton, \"Inversionless decoding of binary BCH codes,\" IEEE Trans. Inform. Theory, vol. IT-17, pp. 464-466, Sept. 1971.","title":"Inversionless decoding of binary BCH codes","context":[{"sec":"sec1","text":" [3] presented inversionless BM algorithm (iBM) to eliminate the inverse operation in original BM algorithm and achieved less complexity and higher computation speed. [4], [5] firstly implemented iBM algorithm with parallel architectures and [6] proposed a serial decomposed architecture, then [7] retimed this architecture for a higher throughput.","part":"1"}],"links":{"documentLink":"/document/1054655","pdfSize":"289KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"I. S. Reed, M. T. Shih, and T. K. Truong, \"VLSI design of inverse-free Berlekamp-Massey algorithm,\" Proc. Inst. Elect. Eng., pt. E, vol. 138, pp. 295-298, Sept. 1991.","context":[{"sec":"sec1","text":" [4], [5] firstly implemented iBM algorithm with parallel architectures and [6] proposed a serial decomposed architecture, then [7] retimed this architecture for a higher throughput.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Youzhi. Xu, \"Implementation of Berlekamp-Massey algorithm without iniversion,\" IEE Proceeding I, vol. 138, no. 3, pp. 138-140, June. 1991.","title":"Implementation of Berlekamp-Massey algorithm without iniversion","context":[{"sec":"sec1","text":" Generally the RS decoder can be implemented with Berlekamp-Massey (BM) algorithm or modified Euclidean (ME) algorithm. [1], [2] proposed BM algorithm to solve key equation. [3] presented inversionless BM algorithm (iBM) to eliminate the inverse operation in original BM algorithm and achieved less complexity and higher computation speed. [4], [5] firstly implemented iBM algorithm with parallel architectures and [6] proposed a serial decomposed architecture, then [7] retimed this architecture for a higher throughput.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"H. -C. Chang, C. B. Shung, and C. -Y. Lee, \"A Reed-Solomon product-code (RS-PC) decoder chip for DVD applications,\" IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1565-1573, Nov. 2002.","title":"A Reed-Solomon product-code (RS-PC) decoder chip for DVD applications","context":[{"sec":"sec1","text":" Generally the RS decoder can be implemented with Berlekamp-Massey (BM) algorithm or modified Euclidean (ME) algorithm. [1], [2] proposed BM algorithm to solve key equation. [3] presented inversionless BM algorithm (iBM) to eliminate the inverse operation in original BM algorithm and achieved less complexity and higher computation speed. [4], [5] firstly implemented iBM algorithm with parallel architectures and [6] proposed a serial decomposed architecture, then [7] retimed this architecture for a higher throughput.","part":"1"},{"sec":"sec2","text":" Since SC and CSEE blocks have been well-investigated in [6], and KES block determines dominating area and throughput bottleneck of RS decoder, thus, is the focus of this paper.","part":"1"}],"links":{"documentLink":"/document/902763","pdfSize":"270KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Rizwan, \"Retimed decomposed serial Berlekamp-Massey architecture for high-speed Reed-Solomon decoding,\" in Proc. Int. Conf. VLSI Design, pp. 53-58, Jan. 2008.","title":"Retimed decomposed serial Berlekamp-Massey architecture for high-speed Reed-Solomon decoding","context":[{"sec":"sec1","text":" Generally the RS decoder can be implemented with Berlekamp-Massey (BM) algorithm or modified Euclidean (ME) algorithm. [1], [2] proposed BM algorithm to solve key equation. [3] presented inversionless BM algorithm (iBM) to eliminate the inverse operation in original BM algorithm and achieved less complexity and higher computation speed. [4], [5] firstly implemented iBM algorithm with parallel architectures and [6] proposed a serial decomposed architecture, then [7] retimed this architecture for a higher throughput.","part":"1"},{"sec":"sec2a","text":" In iBM architecture, one third of total iteration time or half of hardware complexity [7] is employed to compute \\$\\Omega(x)\\$; in RiBM architecture, one third of processing elements (PE) are utilized to calculate and store \\$\\Omega(x)\\$.","part":"1"},{"sec":"sec3","text":" Although gates counts in [7] and [13] are about 10%-20% less than our designs, the total throughput rate and throughput per unit area in the proposed works are at least 200% more than those existing works.","part":"1"}],"links":{"documentLink":"/document/4450480","pdfSize":"921KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Dilip V. Sarwate and Naresh R. Shanbhag, \"High-speed architectures for Reed-Solomon decoders,\" IEEE Trans.Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 5, Oct. 2001.","title":"High-speed architectures for Reed-Solomon decoders","context":[{"sec":"sec1","text":" Because traditional iBM architecture has a big disadvantage of long critical path delay that impedes high-speed applications, [8] developed reformulated iBM (RiBM) architecture which has only half critical path delay of the standard iBM architecture.","part":"1"},{"sec":"sec2b","text":"In [8], pipeline interleaving technique is mentioned and implemented in RiBM algorithm.","part":"1"},{"sec":"sec2b","text":" Moreover, for the architecture given in [8], the input RS codes are limited as interleaved codes, otherwise interleaver and deinterleaver should be required, which obviously leads to increased hardware complexity.","part":"1"},{"sec":"sec2b","text":" To resolve disadvantage of PI-iBM and [8], PI-RiBM algorithm and architecture are proposed as follows:\n\nThe PI-RiBM Algorithm\n\n\n\n.","part":"1"}],"links":{"documentLink":"/document/953498","pdfSize":"376KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"K. Seth, K. N. Viswajith, S. Srinivasan, and V. Kamakoti, \"Ultra folded high-speed architectures for Reed-Solomon decoders,\" in Proc. Int. Conf. VLSI Design, pp. 517-520, Jan. 2006.","title":"Ultra folded high-speed architectures for Reed-Solomon decoders","context":[{"sec":"sec1","text":" Another advantage of RiBM architecture is the regularity of homogenous systolic array, which is easy to be folded [9].","part":"1"}],"links":{"documentLink":"/document/1581506","pdfSize":"199KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"T. Horiguchi, \"High-speed Decoding of BCH Codes Using a New Error-evaluation Algorithm,\" Electronics and Communications in Japan Part 3, vol. 72, no. 12, pp. 63-71, 1989.","title":"High-speed Decoding of BCH Codes Using a New Error-evaluation Algorithm","context":[{"sec":"sec2a","text":" Simplified Forney algorithm, presented in [10] and [11], replaces \\$\\Omega(x)\\$ with scratch polynomial \\${\\rm B}(x)\\$ as shown in (1):.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/ecjc.4430721207"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Z. Yu and W. Feng, \"Efficient high-speed Reed-Solomon dcoder,\" U.S. Patent 7 322 004, Jan 22, 2008.","title":"Efficient high-speed Reed-Solomon dcoder,","context":[{"sec":"sec2a","text":" Simplified Forney algorithm, presented in [10] and [11], replaces \\$\\Omega(x)\\$ with scratch polynomial \\${\\rm B}(x)\\$ as shown in (1):.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"K. K. Parhi, VLSI digital signal processing systems: Design and implementation. MA: Wiley, 1999.","title":"Design and implementation","context":[{"sec":"sec2a","text":"Furthermore, in order to reduce hardware complexity significantly without sacrificing throughput per unit area, pipeline interleaving techniques [12] is employed in the PI-iBM algorithm and architecture proposed in this work.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"M. -D. Shieh, Y. -K. Lu, S. -M. Chung, and J. -H. Chen, \"Design and implementation of efficient Reed-Solomon decoders for multi-mode applications,\" in Proc. IEEE Int. Symp. Circuits and Syst. (ISCAS'2006), pp. 289-292, May. 2006.","title":"Design and implementation of efficient Reed-Solomon decoders for multi-mode applications","context":[{"sec":"sec3","text":" Although gates counts in [7] and [13] are about 10%-20% less than our designs, the total throughput rate and throughput per unit area in the proposed works are at least 200% more than those existing works.","part":"1"}],"links":{"documentLink":"/document/1692579","pdfSize":"2468KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"H. Lee, \"High-speed VLSI architecture for parallel Reed-Solomon decoder,\" IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , vol. 11, no. 2, pp. 288-294, Apr. 2003.","title":"High-speed VLSI architecture for parallel Reed-Solomon decoder","context":[],"links":{"documentLink":"/document/1210510","pdfSize":"646KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"H. Lee, \"A High-speed low-complexity Reed-Solomon decoder for optical communications,\" IEEE Trans. Circuits and Syst. II, Exp. Briefs, vol. 52, no.8, pp. 461-465, Aug. 2005.","title":"A High-speed low-complexity Reed-Solomon decoder for optical communications","context":[],"refType":"biblio","id":"ref15"}],"articleNumber":"5118354","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Area-efficient Reed-Solomon decoder design for 10-100 Gb/s applications","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"Area-efficient Reed-Solomon decoder design for 10-100 Gb/s applications","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118354/","htmlAbstractLink":"/document/5118354/","xploreDocumentType":"Conference Publication","articleId":"5118354","openAccessFlag":"F","title":"Area-efficient Reed-Solomon decoder design for 10-100 Gb/s applications","contentTypeDisplay":"Conferences","mlTime":"PT0.268742S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118355,"references":[{"order":"1","text":"E. Cadic, J. Carlach, G. Olocco, A. Otmani, and J. Tillich, 14th International Symposium on Applied Algebra, Algebraic Algorithms and Error-Correcting Codes, Melbourne, Australia. SpringerLink, November 2001, ch. Low Complexity Tail-Biting Trellises of Self-dual codes of Length 24, 32 and 40 over GF(2) and Z of Large Minimum Distance, pp. 57-66.","context":[{"sec":"sec1","text":"This work presents an analog decoding technique and a proof-of-concept silicon realization for a family of short block codes known as Cortex codes [1]-[3].","part":"1"},{"sec":"sec1","text":" The Cortex coding scheme [1] is suited for the construction of self-dual codes but it has lacked well performing decoders.","part":"1"},{"sec":"sec2","text":" This family of codes was originally proposed in [1] as a \\${\\rm rate} \\hbox{-}{1\\over 2}\\$ block codes family, though the construction can be generalized to several rates.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Otmani, \"Codes cortex et construction de codes auto-duaux optimaux,\" Ph. D. thesis - Math\u00e9matiques et ses applications, Universit\u00e9 de Limoges, 2002.","title":"Codes cortex et construction de codes auto-duaux optimaux,","context":[{"sec":"sec1","text":"This work presents an analog decoding technique and a proof-of-concept silicon realization for a family of short block codes known as Cortex codes [1]-[2][3].","part":"1"},{"sec":"sec2a","text":" For the interested reader, [2]\u2013[3] expand on the permutations and base codes used in the construction of several (and in many cases extremal) Cortex codes.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Carlach and A. Otmani, \"A systematic construction of self-dual codes,\" IEEE Transactions on Information Theory, vol. IT-49, no. 11, pp. 3005-3009, Nov. 2003.","title":"A systematic construction of self-dual codes","context":[{"sec":"sec1","text":"This work presents an analog decoding technique and a proof-of-concept silicon realization for a family of short block codes known as Cortex codes [1]-[3].","part":"1"},{"sec":"sec2a","text":" For the interested reader, [2]\u2013[3] expand on the permutations and base codes used in the construction of several (and in many cases extremal) Cortex codes.","part":"1"}],"links":{"documentLink":"/document/1246025","pdfSize":"307KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"F. Kschischang, B. Frey, and H.-A. Loeliger, \"Factor graphs and the sum-product algorithm,\" IEEE Transactions on Information Theory, vol. 47, no. 2, pp. 498-519, Feb 2001.","title":"Factor graphs and the sum-product algorithm","context":[{"sec":"sec1","text":"The message-passing used through this paper is the analog Sum-Product Algorithm (SPA) [4].","part":"1"}],"links":{"documentLink":"/document/910572","pdfSize":"455KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Yedidia, W. Freeman, and Y. Weiss, \"Constructing free-energy approximations and generalized belief propagation algorithms,\" IEEE Transactions on Information Theory, vol. 51, no. 7, pp. 2282-2312, 2005.","title":"Constructing free-energy approximations and generalized belief propagation algorithms","context":[{"sec":"sec2b","text":"The SPA gives an exact solution to the error-correcting problem only in cycle free factor graphs [5].","part":"1"}],"links":{"documentLink":"/document/1459044","pdfSize":"647KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"F. Lustenberger, M. Helfenstein, H.-A. Loeliger, F. Tarkoy, and G. Moschytz, \"An analog VLSI decoding technique for digital codes,\" in Proceedings of the IEEE International Symposium on Circuits and Systems, vol. 2, 30 May-2 June 1999, pp. 424-427.","title":"An analog VLSI decoding technique for digital codes","context":[{"sec":"sec2c","text":"Over the last decade many advantages over their digital counterparts have been proven in terms of silicon area, complexity and power consumption [6], [7].","part":"1"}],"links":{"documentLink":"/document/780752","pdfSize":"402KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M. Arzel, C. Lahuec, F. Seguin, D. Gnaedig, and M. Jezequel, \"Semiiterative analog turbo decoding,\" IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 54, no. 6, pp. 1305-1316, June 2007.","title":"Semiiterative analog turbo decoding","context":[{"sec":"sec2c","text":"Over the last decade many advantages over their digital counterparts have been proven in terms of silicon area, complexity and power consumption [6], [7].","part":"1"},{"sec":"sec2c","text":" This is the type of behavioral model traditionally used to estimate analog decoders Bit Error Rate (BER) [7].","part":"1"}],"links":{"documentLink":"/document/4232573","pdfSize":"1339KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Frey, H. Loeliger, F. Lustenberger, P. Merkli, and P. Strebel, \"Measurements on an analog (8,4,4) Hamming Code Decoder Chip,\" Signal and Information Processing Laboratory, ETH Zurich, Switzerland, Tech. Rep. 200402, 2004.","title":"Measurements on an analog (8,4,4) Hamming Code Decoder Chip","context":[{"sec":"sec2c","text":"Note that the LDPC-like decoder uses the graph in Fig. 2 and its BER is similar to that found in [8] using an equivalent graph.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"C. Winstead, N. Nguyen, V. Gaudet, and C. Schlegel, \"Low-voltage CMOS circuits for analog iterative decoders,\" IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 53, no. 4, pp. 829-841, April 2006.","title":"Low-voltage CMOS circuits for analog iterative decoders","context":[{"sec":"sec2c","text":" Comparison with the the redundant Tanner graph used in [9] is not valid since the decoding process is modified due to a doubling of the number of parity-checks.","part":"1"}],"links":{"documentLink":"/document/1618870","pdfSize":"1099KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J. P\u00e9rez-Chamorro, C. Lahuec, F. Seguin, and M. J\u00e9z\u00e9quel, \"Design rules for subthreshold MOS circuits,\" in 5th Analogue Decoding Workshop, Torino, June 5-6 2006, pp. 23-26. [Online]. Available: http://portail.telecom-bretagne.eu/publi/public/download. jsp?id-publication=2294","title":"Design rules for subthreshold MOS circuits","context":[{"sec":"sec3a","text":"The authors proposed in [10] a set of guidelines on the design of subthreshold MOSFET circuits.","part":"1"},{"sec":"sec3a","text":" This brings several advantages when compared to NMOS-based realizations [10].","part":"1"},{"sec":"sec3a","text":"As shown in [10], \\$V_{BS} =0\\$ yields a closer to ideal exponential dependence of the transistor current on the gate voltage.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"C. Lahuec, G. Le Mestre, M. Arzel, F. Seguin, and M. J\u00e9z\u00e9 quel, \"Design and test of a 0.25 \u03bcm BiCMOS doublebinary analogue APP decoder,\" in 5th Analog Decoding Workshop, Torino, June 5-6 2006, pp. 35-38.","title":"Design and test of a 0.25 \u03bcm BiCMOS doublebinary analogue APP decoder","context":[{"sec":"sec3c","text":" Special care was taken to separate analog from digital cores [11] using a Deep Trench Isolation (DTI) and passive guard rings.","part":"1"}],"refType":"biblio","id":"ref11"}],"articleNumber":"5118355","formulaStrippedArticleTitle":"Decoding a family of dense codes using the Sum-Product Algorithm","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"htmlAbstractLink":"/document/5118355/","isConference":true,"htmlLink":"/document/5118355/","isStaticHtml":true,"displayDocTitle":"Decoding a family of dense codes using the Sum-Product Algorithm","articleId":"5118355","openAccessFlag":"F","title":"Decoding a family of dense codes using the Sum-Product Algorithm","contentTypeDisplay":"Conferences","mlTime":"PT0.171398S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118358,"references":[{"order":"1","text":"G. E. R. Cowan, R. C. Melville, and Y. P. Tsividis, \"A VLSI analog computer/digital computer accelerator,\" IEEE Journal of Solid-State Circuits, vol. 41, no. 1, pp. 42-53, Jan. 2006.","title":"A VLSI analog computer/digital computer accelerator","context":[{"sec":"sec1","text":" We have exploited this analogy to build an integrated-circuit analog computer [1] for simulating systems of chemical reactions.","part":"1"}],"links":{"documentLink":"/document/1564344","pdfSize":"1491KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"L. Pauling, General Chemistry, 3rd ed. Mineola, NY: Dover Publications, 1988.","title":"General Chemistry","context":[{"sec":"sec2a","text":" Since each elementary step follows mass-action kinetics [2], the rate of change of \\$x_{i}\\$ with time is given by\n where the first, second, third\u2026 terms on the right-hand side correspond to zeroth, first, second\u2026 order kinetics, respectively.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"D. R. Frey, \"Log-domain filtering: An approach to current-mode filtering,\" IEE Proceedings-G: Circuits, Devices and Systems, vol. 140, no. 6, pp. 406-416, Dec. 1993.","title":"Log-domain filtering: An approach to current-mode filtering","context":[{"sec":"sec2b","text":"Equation (7) can be easily implemented in hardware using log-domain circuits [3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-g-2.1993.0066","pdfSize":"870KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"D. Python, M. Punzenberger, and C. Enz, \"A 1-V CMOS log-domain integrator,\" Proceedings of the IEEE Symposium on Circuits and Systems (ISCAS), vol. 2, pp. 685-688, June 1999.","title":"A 1-V CMOS log-domain integrator","context":[{"sec":"sec3a","text":" We use the log-domain integrator proposed in [4] as our primary building block, since it is guaranteed to be stable at all current levels and can be implemented on low power-supply voltages.","part":"1"}],"links":{"documentLink":"/document/780857","pdfSize":"345KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. T. Gillespie, \"A general method for numerically simulating the stochastic time evolution of coupled chemical reactions,\" Journal of Computational Physics, vol. 22, no. 4, pp. 403-434, Dec. 1976.","title":"A general method for numerically simulating the stochastic time evolution of coupled chemical reactions","context":[{"sec":"sec3b","text":" The MATLAB simulation used an optimized version of the Gillespie stochastic simulation algorithm (SSA) [5], with the initial number of molecules of \\$A\\$ set to a value that results in the same SNR as obtained experimentally from our chip (approximately 32dB).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/0021-9991(76)90041-3"},"refType":"biblio","id":"ref5"}],"articleNumber":"5118358","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Log-domain circuit models of chemical reactions","publisher":"IEEE","htmlAbstractLink":"/document/5118358/","displayDocTitle":"Log-domain circuit models of chemical reactions","isConference":true,"htmlLink":"/document/5118358/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118358","openAccessFlag":"F","title":"Log-domain circuit models of chemical reactions","contentTypeDisplay":"Conferences","mlTime":"PT0.072233S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118360,"references":[{"order":"1","text":"A. Rodr\u00edguez-V\u00e1zquez, S. Espejo, R. Dom\u00ednguez- Castro, J. L. Huertas, and E. S\u00e1nchez-Sinencio, \"Current-mode techniques for the implementation of continuous- and discrete-time cellular neural networks,\" IEEE Trans. Circuits Syst. II, vol. 40, pp. 132-146, March 1993.","title":"Current-mode techniques for the implementation of continuous- and discrete-time cellular neural networks","context":[{"sec":"sec1","text":"The full-range (FR) model of cellular neural networks (CNNs) was introduced in [1] in order to obtain advantages in the VLSI implementation of CNN s with a large number of neurons.","part":"1"},{"sec":"sec1","text":" Several manufactured CNN chips, as the CACElk, ACE4k and ACE 16k chips, exploit a core dynamics that can be modeled by FR-CNN s [1], [3]\u2013[5].","part":"1"},{"sec":"sec1","text":" As a consequence, from a mathematical viewpoint the dynamics of FR-CNN s is described by a differential inclusion [6], defined by a set-valued vector field representing for each state the corresponding set of feasible velocities [1], [7].","part":"1"},{"sec":"sec3","text":" Indeed, a FR-CNN can be described by [1], [7]\n\nwhere \\$x\\in K=[-1,1]^{n}, A\\in {\\BBR}^{n\\times n}\\$ is the interconnection matrix, \\$I\\in {\\BBR}^{n}\\$ is the constant input and \\$S(x)= (s(x_{1}), s(x_{2}), \\ldots, s(x_{n}))^{\\prime}: K{-\\!\\!\\circ} {\\BBR}^{n}\\$, where\n\nis an ideal hard-limiter nonlinearity with two vertical seg-ments.","part":"1"}],"links":{"documentLink":"/document/222812","pdfSize":"1390KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"L. O. Chua and L. Yang, \"Cellular neural networks: Theory,\" IEEE Trans. Circuits Syst., vol. 35, no. 10, pp. 1257-1272, Oct. 1988.","title":"Cellular neural networks: Theory","context":[{"sec":"sec1","text":" The improved range of the state variables has enabled to obtain smaller power consumption, higher cell densities and increased processing speed with respect to the standard (S) model of CNNs originally introduced by Chua and Yang [2].","part":"1"}],"links":{"documentLink":"/document/7600","pdfSize":"1202KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Espejo, R. Carmona, R. Dom\u00ednguez-Castro, and A. Rodr\u00edguez-V\u00e1zquez, \"A VLSI oriented continuous time CNN model,\" Int. J. Circuit Theory Applicat., vol. 24, pp. 341-356, 1996.","title":"A VLSI oriented continuous time CNN model","context":[{"sec":"sec1","text":" Several manufactured CNN chips, as the CACElk, ACE4k and ACE 16k chips, exploit a core dynamics that can be modeled by FR-CNN s [1], [3]\u2013[5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1097-007X(199605/06)24:3&lt;341::AID-CTA920&gt;3.0.CO;2-L"},"refType":"biblio","id":"ref3"},{"order":"4","text":"G. L. Cembrano, A. Rodr\u00edguez-V\u00e1zquez, S. E. Meana, and R. Dom\u00ednguez-Castro, \"ACE16k: a 128X128 focal plane analog processor with digital I/O,\" Int. J. Neural Systems, vol. 13, no. 6, pp. 427-434, Dec. 2003.","title":"ACE16k: A 128X128 focal plane analog processor with digital I/O","context":[{"sec":"sec1","text":" Several manufactured CNN chips, as the CACElk, ACE4k and ACE 16k chips, exploit a core dynamics that can be modeled by FR-CNN s [1], [3]\u2013[4][5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1142/S0129065703001765"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Rodr\u00edguez-V\u00e1zquez, G. Li\u00f1\u00e1n-Cembrano, L. Carranza, E. Roca-Moreno, R. Carmona-Gal\u00e1n, F. Jim\u00e9nez-Garrido, R. Dom\u00ednguez-Castro, and S. E. Meana, \"ACE16k: the third generation of mixed-signal SIMDCNN ACE chips towards VSoCs,\" IEEE Trans. Circuits Syst. I, vol. 51, no. 5, pp. 851-863, May 2004.","title":"ACE16k: The third generation of mixed-signal SIMDCNN ACE chips towards VSoCs","context":[{"sec":"sec1","text":" Several manufactured CNN chips, as the CACElk, ACE4k and ACE 16k chips, exploit a core dynamics that can be modeled by FR-CNN s [1], [3]\u2013[5].","part":"1"}],"links":{"documentLink":"/document/1296799","pdfSize":"636KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. P. Aubin and A. Cellina, Differential Inclusions. Berlin: Springer-Verlag, 1984.","title":"Differential Inclusions","context":[{"sec":"sec1","text":" As a consequence, from a mathematical viewpoint the dynamics of FR-CNN s is described by a differential inclusion [6], defined by a set-valued vector field representing for each state the corresponding set of feasible velocities [1], [7].","part":"1"},{"sec":"sec2","text":"Here, we collect some definitions and properties needed in the paper (see [6], [9], [10] for more details).","part":"1"},{"sec":"sec3","text":" In the paper we consider the class of differential variational inequalities (DVIs) [6, Ch. 5]\n\nwhere \\$x \\in Q\\$ and \\$N_{q}(x)\\$ is the normal cone to \\$Q\\$ at \\$x\\$.","part":"1"},{"sec":"sec3","text":"It is said that \\$x:J\\rightarrow {\\BBR}^{n}\\$ is a solution of (1) in the compact interval \\$J\\subseteq {\\BBR}\\$ if \\$x\\$ is absolutely continuous on \\$J, x(t)\\in Q\\$ for any \\$t\\in J\\$ and \\$\\dot{x}(t)\\in f(x(t))-N_{Q}(x(t))\\$ for a.a. \\$t\\in J\\$ [6].","part":"1"},{"sec":"sec5","text":"From the fundamental properties of DVIs [6, Ch. 5], it is known that if \\$x(t), t\\geq 0\\$, is a solution of (1), then for a.a. \\$t\\geq 0\\$ the velocity vector is given by\n.","part":"1"},{"sec":"sec5a","text":" Due to the result in [6, Prop. 3, p. 26], it follows that \\$-w_{a}={\\cal P}_{T_{Q}(x)}(-w_{a})+{\\cal P}_{N_{Q}(x)}(-w_{a})\\$ and \\$\\langle {\\cal P}_{T_{Q}(x)}(-w_{a}), {\\cal P}_{N_{Q}(x)}(-w_{a})\\rangle=0\\$.","part":"1"},{"sec":"sec5a","text":" We have \\$\\Vert {\\cal P}_{T_{Q}(x)}(-w_{a})\\Vert_{2}=0\\$ and, hence, \\$0={\\cal P}_{T_{Q}(x)}(-w_{a})=-w_{a}-{\\cal P}_{N_{Q}(x)}(-w_{a})\\$, with \\${\\cal P}_{N_{Q}(x)}(-w_{a})\\in N_{Q}(x)\\$ [6, Prop. 2, p. 24].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"G. De Sandre, M. Forti, P. Nistri, and A. Premoli, \"Dynamical analysis of full-range cellular neural networks by exploiting differential variational inequalities,\" IEEE Trans. Circuits Syst. I, vol. 54, no. 8, pp. 1736-1749, Aug. 2007.","title":"Dynamical analysis of full-range cellular neural networks by exploiting differential variational inequalities","context":[{"sec":"sec1","text":" As a consequence, from a mathematical viewpoint the dynamics of FR-CNN s is described by a differential inclusion [6], defined by a set-valued vector field representing for each state the corresponding set of feasible velocities [1], [7].","part":"1"},{"sec":"sec3","text":" Indeed, a FR-CNN can be described by [1], [7]\n\nwhere \\$x\\in K=[-1,1]^{n}, A\\in {\\BBR}^{n\\times n}\\$ is the interconnection matrix, \\$I\\in {\\BBR}^{n}\\$ is the constant input and \\$S(x)= (s(x_{1}), s(x_{2}), \\ldots, s(x_{n}))^{\\prime}: K{-\\!\\!\\circ} {\\BBR}^{n}\\$, where\n\nis an ideal hard-limiter nonlinearity with two vertical seg-ments.","part":"1"},{"sec":"sec3","text":" In [7] it was shown that \\$S(x)=N_{K}(x)\\$ for any \\$x\\in K\\$, hence the FR-CNN (2) can be equivalently described by the DVI \\$\\dot{x}\\in Ax+I-N_{K}(x)\\$, which is included in (1).","part":"1"}],"links":{"documentLink":"/document/4282073","pdfSize":"985KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Di Marco, M. Forti, M. Grazzini, P. Nistri, and L. Pancioni, \"Lyapunov method and convergence of the full-range model of CNNs,\" IEEE Trans. Circuits Syst. I, DOI 10.1109/TCSI.2008.925820.","title":"Lyapunov method and convergence of the full-range model of CNNs","context":[{"sec":"sec1","text":"A recent paper [8] has considered a class of differential inclusions, termed differential variational inequalities (DVIs), describing the dynamics of a system evolving in a compact convex subset of the state space.","part":"1"},{"sec":"sec1","text":" The goal of this paper is to introduce an alternate definition of set-valued derivative, with respect to the derivative in [8], and to investigate on the relative advantages and disadvantages of the new definition.","part":"1"},{"sec":"sec1","text":" It is shown that the present derivative is more easy to handle with respect to that in [8], moreover it is more directly related to the basic geometric properties of the solutions of the considered class of DVIs.","part":"1"},{"sec":"sec1","text":" For completeness, we refer the reader to [8] for a comparison with other different definitions of set-valued derivatives previously proposed in the literature for addressing stability of other classes of differential inclusions.","part":"1"},{"sec":"sec3","text":"The next property summarizes some basic results on the solutions of (1) established in [8].","part":"1"},{"sec":"sec4","text":" To this end, in [8] the following notion of set-valued derivative of \\$\\phi\\$ has been introduced.","part":"1"},{"sec":"sec4","text":"\\$\\blacksquare\\$ It follows from [8, Lemma 1] when considering that \\${\\cal D}\\phi(x) \\subset \\hat{{\\cal D}}\\phi(x). \\blacksquare\\$.","part":"1"},{"sec":"sec4","text":"The proof is analogous to that of [8, Th. 2], and is omitted here for brevity.","part":"1"},{"sec":"sec4","text":"The proof of Theorem 2 can be obtained by adapting that of [8, Th. 3] to the case where we use the derivative \\$\\widehat{{\\cal D}}\\$.","part":"1"},{"sec":"sec5","text":" The same derivative is also more easy to handle with respect to the derivative \\${\\cal D}\\$ proposed in [8], which involves the evaluation of the vectors \\$v \\in {\\cal P}_{T_{Q}(x)} f(x)\\cap N_{Q}^{\\perp}(x)\\$ (see Definition 2).","part":"1"},{"sec":"sec5a","text":"We have seen that the derivative \\${\\cal D}\\$ proposed in this paper is weaker than the derivative \\${\\cal D}\\$ proposed in [8], in the sense that we have \\$\\widehat{D}\\phi(x)\\supset {\\cal D}\\phi(x)\\$.","part":"1"},{"sec":"sec5a","text":" This notwithstanding, Theorem 3 shows that by using the new derivative \\$\\widehat{{\\cal D}}\\$ we are still able to prove that \\$\\phi\\$ is a strict Lyapunov function for (4), and obtain a result on convergence of the G-DVI (4) that is as strong as that obtained in [8].","part":"1"},{"sec":"sec5b","text":" Then, according to [8, Th. 3], which is the analogous of Theorem 2 for \\${\\cal D}\\$ (1) is convergent.","part":"1"},{"sec":"sec6","text":"The paper has proposed an alternate definition of set-valued derivative, \\$\\widehat{{\\cal D}}\\$, which is simpler and more directly related to the basic properties of the solutions of DVIs, with respect to set-valued derivative \\${\\cal D}\\$ in [8].","part":"1"}],"links":{"documentLink":"/document/4526196","pdfSize":"965KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"J. P. Aubin and H. Frankowska, Set-Valued Analysis. Boston: Birkauser, 1990.","title":"Set-Valued Analysis","context":[{"sec":"sec2","text":"Here, we collect some definitions and properties needed in the paper (see [6], [9], [10] for more details).","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"T. Rockafellar and R. Wets, Variational Analysis. Berlin: Springer-Verlag, 1997.","title":"Variational Analysis","context":[{"sec":"sec2","text":"Here, we collect some definitions and properties needed in the paper (see [6], [9], [10] for more details).","part":"1"},{"sec":"sec2a","text":" Furthermore, for any \\$x \\in U\\$ the generalized gradient of \\$\\phi\\$ at \\$x\\$ is defined as [10]\n where \\$\\Omega\\subset {\\BBR}^{n}\\$ is the set of points where \\$\\phi\\$ is not differentiable, and \\$N\\subset {\\BBR}^{n}\\$ is an arbitrary set with measure zero.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"M. Valadier, \"Entrainement unilat\u00e9ral, lignes de descente, fonctions Lipschitziennes non pathologiques.\" Comptes Rendu Academie des Sciences. Series I, Mathematique. Paris., vol. 8, pp. 241-244, 1989.","title":"Entrainement unilat\u00e9ral, lignes de descente, fonctions Lipschitziennes non pathologiques","context":[{"sec":"sec2a","text":"([11], [12]) Let \\$J\\subset {\\BBR}\\$ be a compact interval.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"A. Bacciotti and F. Ceragioli, \"Nonpathological Lyapunov functions and discontinuous Carath\u00e9odory systems,\" Automatica, vol. 42, pp. 453-458, 2006.","title":"Nonpathological Lyapunov functions and discontinuous Carath\u00e9odory systems","context":[{"sec":"sec2a","text":"([11], [12]) Let \\$J\\subset {\\BBR}\\$ be a compact interval.","part":"1"},{"sec":"sec2a","text":"It is known that nonpathological functions are a wide class that includes for example Clarke's regular functions [13], convex, semiconvex, concave and semiconcave functions [12].","part":"1"},{"sec":"sec2a","text":"The next property permits to evaluate the derivative of the comnosition of a nonnatholouical function and an absolutely continuous function (see, e.g., [12, Prop. 1]).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.automatica.2005.10.014"},"refType":"biblio","id":"ref12"},{"order":"13","text":"F. H. Clarke, Optimization and Non-Smooth Analysis. New York: John Wiley & Sons, 1983.","title":"Optimization and Non-Smooth Analysis","context":[{"sec":"sec2a","text":"It is known that nonpathological functions are a wide class that includes for example Clarke's regular functions [13], convex, semiconvex, concave and semiconcave functions [12].","part":"1"}],"refType":"biblio","id":"ref13"}],"articleNumber":"5118360","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Set-valued derivative and Lyapunov method for full-range cellular neural networks","publisher":"IEEE","htmlAbstractLink":"/document/5118360/","displayDocTitle":"Set-valued derivative and Lyapunov method for full-range cellular neural networks","isConference":true,"htmlLink":"/document/5118360/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118360","openAccessFlag":"F","title":"Set-valued derivative and Lyapunov method for full-range cellular neural networks","contentTypeDisplay":"Conferences","mlTime":"PT0.180302S","lastupdate":"2021-12-16","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118365,"references":[{"order":"1","text":"H. Lee, P. K. T. Mok, \"Active-feedback frequency compensation technique for low-power multistage amplifiers\", IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 511-520, Mar. 2003.","title":"Active-feedback frequency compensation technique for low-power multistage amplifiers","context":[{"sec":"sec1","text":" Several RNMC variants for parasitic-zero removal have been recently employed at the cost of extra compensation networks [1]\u2013[13].","part":"1"}],"links":{"documentLink":"/document/1183860","pdfSize":"695KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"H. Lee, P. K. T. Mok, \"Advances in active-feedback frequency compensation with power optimization and transient improvement\", IEEE Trans. Circuits Systems I, vol. 51, pp. 1690-1696, Sept. 2004.","title":"Advances in active-feedback frequency compensation with power optimization and transient improvement","context":[{"sec":"sec1","text":" Several RNMC variants for parasitic-zero removal have been recently employed at the cost of extra compensation networks [1]\u2013[2][13].","part":"1"}],"links":{"documentLink":"/document/1333218","pdfSize":"701KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"H. Lee, K. N. Leung, P. K. T. Mok, \"A dual-path bandwidth extension amplifier topology with dual-loop parallel compensation\", IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1739-1744, Oct. 2003.","title":"A dual-path bandwidth extension amplifier topology with dual-loop parallel compensation","context":[{"sec":"sec1","text":" Several RNMC variants for parasitic-zero removal have been recently employed at the cost of extra compensation networks [1]\u2013[3][13].","part":"1"}],"links":{"documentLink":"/document/1233788","pdfSize":"404KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. D. Grasso, G. Palumbo, S. Pennisi, \"Three-stage CMOS OTA for large capacitive loads with efficient frequency compensation scheme\", IEEE Trans. Circuits Systems II, vol. 53, no. 10, pp. 1044-1048, Oct. 2006.","title":"Three-stage CMOS OTA for large capacitive loads with efficient frequency compensation scheme","context":[{"sec":"sec1","text":" Several RNMC variants for parasitic-zero removal have been recently employed at the cost of extra compensation networks [1]\u2013[4][13].","part":"1"}],"links":{"documentLink":"/document/1715574","pdfSize":"951KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"K. N. Leung, P. K. T. Mok, W. H. Ki, J. K. O. Sin, \"Three-stage large capacitive load amplifier with damping-factor-control frequency compensation\", IEEE J. Solid-State Circuits, vol. 35, pp. 221-230, Feb. 2000.","title":"Three-stage large capacitive load amplifier with damping-factor-control frequency compensation","context":[{"sec":"sec1","text":" Several RNMC variants for parasitic-zero removal have been recently employed at the cost of extra compensation networks [1]\u2013[5][13].","part":"1"}],"links":{"documentLink":"/document/823447","pdfSize":"266KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"X. Fan, C. Mishra, E. Sanchez-Sinencio, \"Single Miller capacitor frequency compensation technique for low-power multistage amplifiers\", IEEE J. Solid-State Circuits, vol. 38, pp. 1735-1738, Oct. 2003.","title":"Single Miller capacitor frequency compensation technique for low-power multistage amplifiers","context":[{"sec":"sec1","text":" Several RNMC variants for parasitic-zero removal have been recently employed at the cost of extra compensation networks [1]\u2013[6][13].","part":"1"}],"links":{"documentLink":"/document/1408078","pdfSize":"1310KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"X. Peng, W. Sansen, \"AC boosting compensation scheme for low-power multistage amplifiers\", IEEE J. Solid-State Circuits, vol. 39, pp. 2074-2077, Nov. 2004.","title":"AC boosting compensation scheme for low-power multistage amplifiers","context":[{"sec":"sec1","text":" Several RNMC variants for parasitic-zero removal have been recently employed at the cost of extra compensation networks [1]\u2013[7][13].","part":"1"},{"sec":"sec3","text":"To provide a performance comparison of different amplifier topologies, two figures of merit are commonly adopted referring to the main amplifier performance parameters [7]\n where SR is the average amplifier slew-rate and \\$I_{DD}\\$ is the total static current drawn from the power supply rails.","part":"1"}],"links":{"documentLink":"/document/1347342","pdfSize":"438KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. D. Grasso, G. Palumbo, S. Pennisi, \"Active reversed nested Miller compensation for three-stage amplifiers\", Proc. ISCAS '06, vol. 1, pp. 911-914, May 2006.","title":"Active reversed nested Miller compensation for three-stage amplifiers","context":[{"sec":"sec1","text":" Several RNMC variants for parasitic-zero removal have been recently employed at the cost of extra compensation networks [1]\u2013[8][13].","part":"1"}],"links":{"documentLink":"/document/1692734","pdfSize":"1844KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. D. Grasso, D. Marano, G Palumbo, S. Pennisi, \"Reversed double pole-zero cancellation frequency compensation technique for three-stage amplifiers\", Proc. PRIME '06, Italy, pp. 153-156, June 2006.","title":"Reversed double pole-zero cancellation frequency compensation technique for three-stage amplifiers","context":[{"sec":"sec1","text":" Several RNMC variants for parasitic-zero removal have been recently employed at the cost of extra compensation networks [1]\u2013[9][13].","part":"1"}],"links":{"documentLink":"/document/1689919","pdfSize":"3379KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"X. Peng, W. Sansen, \"Transconductance with capacitances feedback compensation for multistage amplifiers\", IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1515-1520, July 2005.","title":"Transconductance with capacitances feedback compensation for multistage amplifiers","context":[{"sec":"sec1","text":" Several RNMC variants for parasitic-zero removal have been recently employed at the cost of extra compensation networks [1]\u2013[10][13].","part":"1"}],"links":{"documentLink":"/document/1458995","pdfSize":"504KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"A. D. Grasso, D. Marano, G. Palumbo, S. Pennisi, \"Improved reversed nested Miller compensation technique with voltage buffer and nulling resistor\", IEEE Trans. Circuits Systems II, vol. 54, no. 5, pp. 382-386, May 2007.","title":"Improved reversed nested Miller compensation technique with voltage buffer and nulling resistor","context":[{"sec":"sec1","text":" Several RNMC variants for parasitic-zero removal have been recently employed at the cost of extra compensation networks [1]\u2013[11][13].","part":"1"}],"links":{"documentLink":"/document/4182499","pdfSize":"669KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"M. Jalalifar, M. Yavari, F. Raissi, \"A novel topology in reversed nested miller compensation using dual-active capacitance\", Proc. ISCAS '08, pp. 2270-2273, May 2008.","title":"A novel topology in reversed nested miller compensation using dual-active capacitance","context":[{"sec":"sec1","text":" Several RNMC variants for parasitic-zero removal have been recently employed at the cost of extra compensation networks [1]\u2013[12][13].","part":"1"}],"links":{"documentLink":"/document/4541906","pdfSize":"136KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"M. Jalalifar, M. Yavari, F. Raissi, \"A novel topology in RNMC amplifiers with single Miller compensation capacitor\", Proc. ISCAS '08, pp. 296-299, May 2008.","title":"A novel topology in RNMC amplifiers with single Miller compensation capacitor","context":[{"sec":"sec1","text":" Several RNMC variants for parasitic-zero removal have been recently employed at the cost of extra compensation networks [1]\u2013[13].","part":"1"}],"links":{"documentLink":"/document/4541413","pdfSize":"123KB"},"refType":"biblio","id":"ref13"}],"articleNumber":"5118365","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A new advanced RNMC technique with dual-active current and voltage buffers for low-power high-load three-stage amplifiers","publisher":"IEEE","displayDocTitle":"A new advanced RNMC technique with dual-active current and voltage buffers for low-power high-load three-stage amplifiers","htmlAbstractLink":"/document/5118365/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118365/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118365","openAccessFlag":"F","title":"A new advanced RNMC technique with dual-active current and voltage buffers for low-power high-load three-stage amplifiers","contentTypeDisplay":"Conferences","mlTime":"PT0.116808S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118377,"references":[{"order":"1","text":"E. Acar, S.A. Ca\u0327mtepe, and B. Yener, \"Collective sampling and analysis of high-order tensors for chatroom communications,\" Proc. IEEE Int. Conf. on Intelligence and Security Informatics, Lecture Notes in Computer Science, vol. 3975, pp. 213-224, 2006.","title":"Collective sampling and analysis of high-order tensors for chatroom communications","context":[{"sec":"sec4","text":" CP has further been useful for the analysis of biomedical signals [2], [4], [33], text mining [35], the analysis of social networks [1] and the analysis of web hyperlinks [48], to name just a few applications.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/11760146_19"},"refType":"biblio","id":"ref1"},{"order":"2","text":"E. Acar, C. A. Bingol, H. Bingol, R. Bro, and B. Yener, \"Multiway analysis of epilepsy tensors,\" Bioinformatics, vol. 23, no. 13, pp. i10-i18, 2007.","title":"Multiway analysis of epilepsy tensors","context":[{"sec":"sec4","text":" CP has further been useful for the analysis of biomedical signals [2], [4], [33], text mining [35], the analysis of social networks [1] and the analysis of web hyperlinks [48], to name just a few applications.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1093/bioinformatics/btm210"},"refType":"biblio","id":"ref2"},{"order":"3","text":"E. Acar and B. Yener, \"Unsupervised multiway data analysis: a literature survey,\" IEEE Trans. Knowledge and Data Engineering, to appear.","title":"Unsupervised multiway data analysis: A literature survey","context":[{"sec":"sec1","text":" More background material can be found in [3], [44], [49], [50], [71].","part":"1"}],"links":{"documentLink":"/document/4538221","pdfSize":"1452KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A.H. Andersen and W.S. Rayens, \"Structure-seeking multilinear methods for the analysis of fMRI data,\" NeuroImage, vol. 22, 2004, pp. 728-739.","title":"Structure-seeking multilinear methods for the analysis of fMRI data","context":[{"sec":"sec4","text":" CP has further been useful for the analysis of biomedical signals [2], [4], [33], text mining [35], the analysis of social networks [1] and the analysis of web hyperlinks [48], to name just a few applications.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.neuroimage.2004.02.026"},"refType":"biblio","id":"ref4"},{"order":"5","text":"P. Baranyi, Y. Yam, D. Tikk, and R.J. Patton, \"Trade-off between approximation accuracy and complexity: TS controller design via HOSVD based complexity minimization,\" Studies in fuzziness and soft computing, vol. 128, 2003, pp. 249-277.","title":"Trade-off between approximation accuracy and complexity: TS controller design via HOSVD based complexity minimization","context":[{"sec":"sec3","text":" Applications include fuzzy modelling [5], harmonic retrieval [62], [63], image processing [80], [81] and classification [66], to give just a few examples.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Belouchrani, K. Abed-Meraim, J.-F. Cardoso, and E. Moulines, \"A blind source separation technique using second order statistics,\" IEEE Trans. Signal Processing, vol. 45, no. 2, pp. 434-444, Feb. 1997.","title":"A blind source separation technique using second order statistics","context":[{"sec":"sec4","text":" It also describes the basic structure of higherorder cumulants (or sets of covariance matrices) of multivariate data on which all algebraic methods for independent component analysis are based [6], [9], [14], [21], [22], [40].","part":"1"}],"links":{"documentLink":"/document/554307","pdfSize":"401KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M. Berry, M. Browne, A. Langville, P. Pauca, R. Plemmons, \"Algorithms and applications for approximate nonnegative matrix factorization,\" Comp. Stat. and Data Anal., vol. 52, 2007, pp. 155-173.","title":"Algorithms and applications for approximate nonnegative matrix factorization","context":[{"sec":"sec1","text":" For more information we refer to [7], [11], [12], [34], [45] and the references therein.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.csda.2006.11.006"},"refType":"biblio","id":"ref7"},{"order":"8","text":"R. Bro, H.A.L. Kiers, \"A new efficient method for determining the number of components in PARAFAC models,\" J. Chemometrics, vol. 17, no. 5, 2003, pp. 274-286.","title":"A new efficient method for determining the number of components in PARAFAC models","context":[{"sec":"sec2","text":"The outer product rank may be estimated by means of the CORCON-DIA procedure [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/cem.801"},"refType":"biblio","id":"ref8"},{"order":"9","text":"J.-F. Cardoso and A. Souloumiac, \"Blind beamforming for non-Gaussian signals,\" IEE Proc.-F, vol. 140, 1994, pp. 362-370.","title":"Blind beamforming for non-Gaussian signals","context":[{"sec":"sec4","text":" It also describes the basic structure of higherorder cumulants (or sets of covariance matrices) of multivariate data on which all algebraic methods for independent component analysis are based [6], [9], [14], [21], [22], [40].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-f-2.1993.0054","pdfSize":"849KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J. Carroll and J. Chang, \"Analysis of individual differences in multidimensional scaling via an N-way generalization of \"Eckart-Young\" decomposition,\" Psychometrika, vol. 35, pp. 283-319, 1970.","title":"Analysis of individual differences in multidimensional scaling via an N-way generalization of \"Eckart-Young\" decomposition","context":[{"sec":"sec4","text":" Around 1970, the unsymmetric decomposition was independently reintroduced in Psychometrics [10] and Phonetics [37].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF02310791"},"refType":"biblio","id":"ref10"},{"order":"11","text":"D. Chen and R. Plemmons, \"Nonnegativity constraints in numerical analysis,\" in: A. Bultheel and R. Cools, Eds., Proc. Symposium on the Birth of Numerical Analysis, Leuven, Belgium, Oct. 2007, World Scientific Press, to appear.","title":"Nonnegativity constraints in numerical analysis","context":[{"sec":"sec1","text":" For more information we refer to [7], [11], [12], [34], [45] and the references therein.","part":"1"},{"sec":"sec6","text":" For the Tucker decomposition, this is done in [11], [83].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1142/9789812836267_0008"},"refType":"biblio","id":"ref11"},{"order":"12","text":"A. Cichocki, R. Zdunek and S. Amari, \"Nonnegative matrix and tensor factorization,\" IEEE Signal Processing Magazine, Jan. 2008, pp. 142-145.","title":"Nonnegative matrix and tensor factorization","context":[{"sec":"sec1","text":" For more information we refer to [7], [11], [12], [34], [45] and the references therein.","part":"1"}],"links":{"documentLink":"/document/4408452","pdfSize":"465KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"A. Cichocki, A.H. Phan, and C. Caiafa, \"Flexible HALS algorithms for sparse non-negative matrix/tensor factorization,\" Proc. Conf. for Machine Learning for Signal Processing, Oct. 16-19, 2008, Cancun, Mexico.","title":"Flexible HALS algorithms for sparse non-negative matrix/tensor factorization","context":[{"sec":"sec6","text":" Nonnegative CP is studied in [13], [45], [55], [64].","part":"1"}],"links":{"documentLink":"/document/4685458","pdfSize":"677KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"P. Comon, \"Independent component analysis, a new concept?\" Signal Process., vol. 36, no. 3, pp. 287-314, April 1994.","title":"Independent component analysis, a new concept?","context":[{"sec":"sec4","text":" Of course, orthogonality can be imposed when useful, but then one gets a different decomposition [14], [22], [47], [54].","part":"1"},{"sec":"sec4","text":" It also describes the basic structure of higherorder cumulants (or sets of covariance matrices) of multivariate data on which all algebraic methods for independent component analysis are based [6], [9], [14], [21], [22], [40].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/0165-1684(94)90029-9"},"refType":"biblio","id":"ref14"},{"order":"15","text":"P. Comon and B. Mourrain, \"Decomposition of quantics in sums of powers of linear forms,\" Signal Process., vol. 53, 1996, pp. 93-108.","title":"Decomposition of quantics in sums of powers of linear forms","context":[{"sec":"sec4","text":"The fully symmetric variant of PARAFAC, in which \\${\\bf a}_{r}={\\bf b}_{r}={\\bf c}_{r},\\ r=1,\\, \\ldots, R\\$, was studied in the nineteenth century in the context of invariant theory [15].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/0165-1684(96)00079-5"},"refType":"biblio","id":"ref15"},{"order":"16","text":"A.L.F. de Almeida, G. Favier and J.C.M. Mota, \"PARAFAC-based unified tensor modeling for wireless communication systems with application to blind multiuser equalization,\" Signal Proc., vol. 87, 2007, pp. 337-351.","title":"PARAFAC-based unified tensor modeling for wireless communication systems with application to blind multiuser equalization","context":[{"sec":"sec5","text":" This is illustrated by the wireless communication application discussed in [16], [26], [59], [68].","part":"1"},{"sec":"sec5","text":" If reflections occur both in the far field and close to the antenna array, then a more complicated BTD can be resorted to [16], [59].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.sigpro.2005.12.014"},"refType":"biblio","id":"ref16"},{"order":"17","text":"S. Deerwester, S. T. Dumais, G. W. Furnas, T. K. Landauer, and R. Harshman, \"Indexing by latent semantic analysis,\" Journal of the American Society for Information Science, vol. 41, no. 6, Jan. 1999, pp. 391-407.","title":"Indexing by latent semantic analysis","context":[{"sec":"sec1","text":" Two of the most well-known applications are Principal Component Analysis [43] and Latent Semantic Analysis [17].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1097-4571(199009)41:6&lt;391::AID-ASI1&gt;3.0.CO;2-9"},"refType":"biblio","id":"ref17"},{"order":"18","text":"B. De Moor, M. Moonen, Eds., SVD and Signal Processing, III. Algorithms, Applications and Architectures, Elsevier, Amsterdam, 1995.","title":"SVD and Signal Processing, III. Algorithms, Applications and Architectures","context":[],"refType":"biblio","id":"ref18"},{"order":"19","text":"L. De Lathauwer, B. De Moor, and J. Vandewalle, \"A multilinear singular value decomposition,\" SIAM J. Matrix Anal. Appl., vol. 21, No. 4, April 2000, pp. 1253-1278.","title":"A multilinear singular value decomposition","context":[{"sec":"sec3","text":" It is demonstrated in [19] that this particular constrained version of the Tucker decomposition is a striking generalization of the matrix SVD.","part":"1"},{"sec":"sec3","text":" However, truncation of the particular constrained version [19] usually yields a pretty good approximation.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/S0895479896305696"},"refType":"biblio","id":"ref19"},{"order":"20","text":"L. De Lathauwer, B. De Moor, and J. Vandewalle, \"On the best rank-1 and rank-(R,R, . . . , R ) approximation of higher-order tensors,\" SIAM J. Matrix Anal. Appl., vol. 21, No. 4, April 2000, pp. 1324-1342.","title":"On the best rank-1 and rank-(R,R, . . . , R ) approximation of higher-order tensors","context":[{"sec":"sec3","text":" This estimate may be further refined by means of the algorithms discussed in [20], [36], [41], [42], [46], [50], [67].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/S0895479898346995"},"refType":"biblio","id":"ref20"},{"order":"21","text":"L. De Lathauwer, B. De Moor, and J. Vandewalle, , \"An introduction to independent component analysis,\" J. Chemometrics, vol. 14, 2000, pp. 123-149.","title":"An introduction to independent component analysis","context":[{"sec":"sec4","text":" It also describes the basic structure of higherorder cumulants (or sets of covariance matrices) of multivariate data on which all algebraic methods for independent component analysis are based [6], [9], [14], [21], [22], [40].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/1099-128X(200005/06)14:3&lt;123::AID-CEM589&gt;3.0.CO;2-1"},"refType":"biblio","id":"ref21"},{"order":"22","text":"L. De Lathauwer, B. De Moor, J. Vandewalle, \"Independent Component Analysis and (Simultaneous) Third-Order Tensor Diagonalization\", IEEE Trans. Signal Processing, vol. 49, no. 10, Oct. 2001, pp. 2262-2271.","title":"Independent Component Analysis and (Simultaneous) Third-Order Tensor Diagonalization","context":[{"sec":"sec4","text":" Of course, orthogonality can be imposed when useful, but then one gets a different decomposition [14], [22], [47], [54].","part":"1"},{"sec":"sec4","text":" It also describes the basic structure of higherorder cumulants (or sets of covariance matrices) of multivariate data on which all algebraic methods for independent component analysis are based [6], [9], [14], [21], [22], [40].","part":"1"}],"links":{"documentLink":"/document/950782","pdfSize":"233KB"},"refType":"biblio","id":"ref22"},{"order":"23","text":"L. De Lathauwer and J. Vandewalle, \"Dimensionality reduction in higher-order signal processing and rank-(R,R , . . . , R) reduction in multilinear algebra\", Lin. Alg. Appl., vol. 391, Nov. 2004, pp. 31-55.","title":"Dimensionality reduction in higher-order signal processing and rank-(R,R , . . . , R) reduction in multilinear algebra","context":[{"sec":"sec3","text":" The actual data analysis can then be carried out in a space of lower dimensions [23].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.laa.2004.01.016"},"refType":"biblio","id":"ref23"},{"order":"24","text":"L. De Lathauwer, B. De Moor, and J. Vandewalle, \"Computation of the canonical decomposition by means of a simultaneous generalized Schur decomposition,\" SIAM J. Matrix Anal. Appl., vol. 26, pp. 295-327, 2004.","title":"Computation of the canonical decomposition by means of a simultaneous generalized Schur decomposition","context":[{"sec":"sec4","text":" Algorithms for the computation of the CP decomposition are discussed in [24], [25], [56], [58], [61], [65], [71], [82] and references therein.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/S089547980139786X"},"refType":"biblio","id":"ref24"},{"order":"25","text":"L. De Lathauwer, \"A link between the canonical decomposition in multilinear algebra and simultaneous matrix diagonalization,\" SIAM J. Matrix Anal. Appl., vol. 28, no. 3, pp. 642-666, 2006.","title":"A link between the canonical decomposition in multilinear algebra and simultaneous matrix diagonalization","context":[{"sec":"sec2","text":" In some cases it is equal to the rank of a matrix representation of the tensor [25].","part":"1"},{"sec":"sec4","text":" However, CP is \u201cessentially unique\u201d under quite mild conditions [25], [51], [70], [72], [73].","part":"1"},{"sec":"sec4","text":" Algorithms for the computation of the CP decomposition are discussed in [24], [25], [56], [58], [61], [65], [71], [82] and references therein.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/040608830"},"refType":"biblio","id":"ref25"},{"order":"26","text":"L. De Lathauwer and A. de Baynast, \"Blind deconvolution of DS-CDMA signals by means of decomposition in rank-(1, L, L) terms,\" IEEE Trans. Signal Processing, vol. 56, no. 4, April 2008, pp. 1562-1571.","title":"Blind deconvolution of DS-CDMA signals by means of decomposition in rank-(1, L, L) terms","context":[{"sec":"sec5","text":" This is illustrated by the wireless communication application discussed in [16], [26], [59], [68].","part":"1"},{"sec":"sec5","text":" If ISI is caused by reflections in the far field of the antenna array, a simple BTD can be used \\$(L=M\\$ and \\$N=1)\\$ [26].","part":"1"}],"links":{"documentLink":"/document/4460586","pdfSize":"386KB"},"refType":"biblio","id":"ref26"},{"order":"27","text":"L. De Lathauwer, \"Decompositions of a higher-order tensor in block terms - Part I: Lemmas for partitioned matrices,\" SIAM J. Matrix Anal. Appl., vol. 30, no. 3, 2008, pp. 1022-1032.","title":"Decompositions of a higher-order tensor in block terms - Part I: Lemmas for partitioned matrices","context":[],"links":{"crossRefLink":"https://doi.org/10.1137/060661685"},"refType":"biblio","id":"ref27"},{"order":"28","text":"L. De Lathauwer, \"Decompositions of a higher-order tensor in block terms - Part II: Definitions and uniqueness,\" SIAM J. Matrix Anal. Appl., vol. 30, no. 3, 2008, pp. 1033-1066.","title":"Decompositions of a higher-order tensor in block terms - Part II: Definitions and uniqueness","context":[{"sec":"sec5","text":" BTDs were introduced in [28].","part":"1"},{"sec":"sec5","text":" Uniqueness conditions are derived in [28], [57].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/070690729"},"refType":"biblio","id":"ref28"},{"order":"29","text":"L. De Lathauwer and D. Nion, \"Decompositions of a higher-order tensor in block terms - Part III: Alternating least squares algorithms,\" SIAM J. Matrix Anal. Appl., vol. 30, no. 3, 2008, pp. 1067-1083.","title":"Decompositions of a higher-order tensor in block terms - Part III: Alternating least squares algorithms","context":[{"sec":"sec5","text":" Algorithms for the computation of BTDs are derived in [29], [57], [58], [59].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/070690730"},"refType":"biblio","id":"ref29"},{"order":"30","text":"B. De Moor and M. Moonen, Eds., SVD and Signal Processing, III. Algorithms, Applications and Architectures, Elsevier, Amsterdam, 1995.","title":"SVD and Signal Processing, III. Algorithms, Applications and Architectures","context":[{"sec":"sec1","text":" [30], [31], [79].","part":"1"}],"refType":"biblio","id":"ref30"},{"order":"31","text":"E.F. Deprettere, Ed., SVD and Signal Processing. Algorithms, Applications and Architectures, North-Holland, Amsterdam, 1988.","title":"SVD and Signal Processing. Algorithms, Applications and Architectures","context":[{"sec":"sec1","text":"It comes as no surprise that the SVD is ubiquitous in signal processing, data mining, system theory, control, scientific computing, etc. [30], [31], [79].","part":"1"}],"refType":"biblio","id":"ref31"},{"order":"32","text":"V. de Silva and L.-H. Lim, \"Tensor rank and the ill-posedness of the best low-rank approximation problem,\" SIAM J. Matrix Anal. Appl., vol. 30, no. 3, 2008, pp. 1084-1127.","title":"Tensor rank and the ill-posedness of the best low-rank approximation problem","context":[{"sec":"sec4","text":" It is worth mentioning that, for real-valued tensors, minimization of the residu in (5) may cause CP terms go to infinity, see [32], [74], [75] and references therein.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/06066518X"},"refType":"biblio","id":"ref32"},{"order":"33","text":"M. De Vos, A. Vergult, L. De Lathauwer, W. De Clercq, S. Van Huffel, P. Dupont, A. Palmini, and W. Van Paesschen, \"Canonical decomposition of ictal EEG reliably detects the seizure onset zone\", Neuroimage, vol. 37, no. 3, Sep. 2007, pp. 844-854.","title":"Canonical decomposition of ictal EEG reliably detects the seizure onset zone","context":[{"sec":"sec4","text":" CP has further been useful for the analysis of biomedical signals [2], [4], [33], text mining [35], the analysis of social networks [1] and the analysis of web hyperlinks [48], to name just a few applications.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.neuroimage.2007.04.041"},"refType":"biblio","id":"ref33"},{"order":"34","text":"D. Donoho and V. Stodden, \"When does non-negative matrix factorization give a correct decomposition into parts?,\" Proc. 17th Annual Conf. on Neural Information Processing Systems (NIPS 2003), Vancouver, Whistler, Canada.","title":"When does non-negative matrix factorization give a correct decomposition into parts?","context":[{"sec":"sec1","text":" For more information we refer to [7], [11], [12], [34], [45] and the references therein.","part":"1"}],"refType":"biblio","id":"ref34"},{"order":"35","text":"D.M. Dunlavy, T.G. Kolda, and and W.P. Kegelmeyer, \"Multilinear algebra for analyzing data with multiple linkages,\". Tech. Rep. SAND2006-2079, Sandia National Laboratories, Albuquerque, NM and Livermore, CA, April 2006.","context":[{"sec":"sec4","text":" CP has further been useful for the analysis of biomedical signals [2], [4], [33], text mining [35], the analysis of social networks [1] and the analysis of web hyperlinks [48], to name just a few applications.","part":"1"}],"refType":"biblio","id":"ref35"},{"order":"36","text":"L. Eld\u00e9n and B. Savas, A Newton-Grassmann method for computing the best multilinear rank-(r, r, r) approximation of a tensor, SIAM J. Matrix Anal. Appl, to appear.","title":"A Newton-Grassmann method for computing the best multilinear rank-(r, r, r) approximation of a tensor","context":[{"sec":"sec3","text":" This estimate may be further refined by means of the algorithms discussed in [20], [36], [41], [42], [46], [50], [67].","part":"1"}],"refType":"biblio","id":"ref36"},{"order":"37","text":"R.A. Harshman, \"Foundations of the PARAFAC procedure: model and conditions for an \"explanatory\" multi-mode factor analysis,\" UCLA Working Papers in Phonetics, vol. 16, pp. 1-84, 1970.","title":"Foundations of the PARAFAC procedure: Model and conditions for an \"explanatory\" multi-mode factor analysis","context":[{"sec":"sec4","text":" Around 1970, the unsymmetric decomposition was independently reintroduced in Psychometrics [10] and Phonetics [37].","part":"1"}],"refType":"biblio","id":"ref37"},{"order":"38","text":"F.L. Hitchcock, \"The expression of a tensor or a polyadic as a sum of products,\" J. Math. Phys., vol. 6, no. 1, 1927, pp. 164-189.","title":"The expression of a tensor or a polyadic as a sum of products","context":[{"sec":"sec4","text":" The unsymmetric decomposition was introduced in 1927 [38], [39].","part":"1"}],"refType":"biblio","id":"ref38"},{"order":"39","text":"F.L. Hitchcock, \"Multiple invariants and generalized rank of a p-way matrix or tensor,\" J. Math. Phys., vol. 7, no. 1, 1927, pp. 39-79.","title":"Multiple invariants and generalized rank of a p-way matrix or tensor","context":[{"sec":"sec4","text":" The unsymmetric decomposition was introduced in 1927 [38], [39].","part":"1"}],"refType":"biblio","id":"ref39"},{"order":"40","text":"A. Hyv\u00e4rinen, J. Karhunen, and E. Oja, Independent Component Analysis, John Wiley & Sons, 2001.","title":"Independent Component Analysis","context":[{"sec":"sec4","text":" It also describes the basic structure of higherorder cumulants (or sets of covariance matrices) of multivariate data on which all algebraic methods for independent component analysis are based [6], [9], [14], [21], [22], [40].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0471221317"},"refType":"biblio","id":"ref40"},{"order":"41","text":"M. Ishteva, L. De Lathauwer, P.-A. Absil, and S. Van Huffel, \"Dimensionality reduction for higher-order tensors: algorithms and applications,\" Int. Journal of Pure and Applied Mathematics, vol. 42, No. 3, 2008, pp. 337-343.","title":"Dimensionality reduction for higher-order tensors: Algorithms and applications","context":[{"sec":"sec3","text":" This estimate may be further refined by means of the algorithms discussed in [20], [36], [41], [42], [46], [50], [67].","part":"1"}],"refType":"biblio","id":"ref41"},{"order":"42","text":"M. Ishteva, L. De Lathauwer, P.-A. Absil, S. Van Huffel, \"Differential-geometric Newton algorithm for the best rank-(R ,R,R) approximation of tensors,\" Numerical Algorithms, to appear.","title":"Differential-geometric Newton algorithm for the best rank-(R ,R,R) approximation of tensors","context":[{"sec":"sec3","text":" This estimate may be further refined by means of the algorithms discussed in [20], [36], [41], [42], [46], [50], [67].","part":"1"}],"refType":"biblio","id":"ref42"},{"order":"43","text":"I. Joliffe, Principal Component Analysis, John Wiley & Sons, 2005.","title":"Principal Component Analysis","context":[{"sec":"sec1","text":" Two of the most well-known applications are Principal Component Analysis [43] and Latent Semantic Analysis [17].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0470013192.bsa501"},"refType":"biblio","id":"ref43"},{"order":"44","text":"H. Kiers and I. Van Mechelen, \"Three-way component analysis: principles and illustrative application,\" Psychological Methods, vol. 6, 2001, pp. 84-110.","title":"Three-way component analysis: Principles and illustrative application","context":[{"sec":"sec1","text":" More background material can be found in [3], [44], [49], [50], [71].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1037/1082-989X.6.1.84"},"refType":"biblio","id":"ref44"},{"order":"45","text":"D. Kim, S. Sra, and I.S. Dhillon, \"Fast projection-based methods for the least squares nonnegative matrix approximation problem,\" Statistical Analysis and Data Mining, vol. 1, no. 1, Feb. 2008, pp. 38-51.","title":"Fast projection-based methods for the least squares nonnegative matrix approximation problem","context":[{"sec":"sec1","text":" For more information we refer to [7], [11], [12], [34], [45] and the references therein.","part":"1"},{"sec":"sec6","text":" Nonnegative CP is studied in [13], [45], [55], [64].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/sam.104"},"refType":"biblio","id":"ref45"},{"order":"46","text":"E. Kofidis and P.A. Regalia, \"On the best rank-1 approximation of higher-order supersymmetric tensors,\" SIAM J. Matrix Anal. Appl., vol. 23, 2002, pp. 863-884.","title":"On the best rank-1 approximation of higher-order supersymmetric tensors","context":[{"sec":"sec3","text":" This estimate may be further refined by means of the algorithms discussed in [20], [36], [41], [42], [46], [50], [67].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/S0895479801387413"},"refType":"biblio","id":"ref46"},{"order":"47","text":"T.G. Kolda, \"Orthogonal tensor decompositions,\" SIAM J. Matrix Anal. Appl., vol. 23, 2001, pp. 243-255.","title":"Orthogonal tensor decompositions","context":[{"sec":"sec4","text":" Of course, orthogonality can be imposed when useful, but then one gets a different decomposition [14], [22], [47], [54].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/S0895479800368354"},"refType":"biblio","id":"ref47"},{"order":"48","text":"T.G. Kolda, B.W. Bader, and J.P. Kenny, \"Higher-order web link analysis using multilinear algebra,\" ICDM 2005: Proc. 5th IEEE Int. Conf. on Data Mining (ICDM 2005), Nov. 2005, pp. 242-249.","title":"Higher-order web link analysis using multilinear algebra","context":[{"sec":"sec4","text":" CP has further been useful for the analysis of biomedical signals [2], [4], [33], text mining [35], the analysis of social networks [1] and the analysis of web hyperlinks [48], to name just a few applications.","part":"1"}],"links":{"documentLink":"/document/1565685","pdfSize":"250KB"},"refType":"biblio","id":"ref48"},{"order":"49","text":"T.G. Kolda and B.W. Bader, \"Tensor decompositions and applications,\" SIAM Rev., to appear.","title":"Tensor decompositions and applications","context":[{"sec":"sec1","text":" More background material can be found in [3], [44], [49], [50], [71].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/07070111X"},"refType":"biblio","id":"ref49"},{"order":"50","text":"P.M. Kroonenberg, Applied Multiway Data Analysis, Wiley, 2008.","title":"Applied Multiway Data Analysis","context":[{"sec":"sec1","text":" More background material can be found in [3], [44], [49], [50], [71].","part":"1"},{"sec":"sec3","text":" This estimate may be further refined by means of the algorithms discussed in [20], [36], [41], [42], [46], [50], [67].","part":"1"},{"sec":"sec4","text":" CP has also found important applications in signal processing and data analysis [50].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/9780470238004"},"refType":"biblio","id":"ref50"},{"order":"51","text":"J.B. Kruskal, \"Three-way arrays: rank and uniqueness of trilinear decompositions, with application to arithmetic complexity and statistics,\" Lin. Alg. Appl., vol. 18, 1977, pp. 95-138.","title":"Three-way arrays: Rank and uniqueness of trilinear decompositions, with application to arithmetic complexity and statistics","context":[{"sec":"sec4","text":" However, CP is \u201cessentially unique\u201d under quite mild conditions [25], [51], [70], [72], [73].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/0024-3795(77)90069-6"},"refType":"biblio","id":"ref51"},{"order":"52","text":"D.D. Lee and H. Seung, \"Learning the parts of objects by non-negative matrix factorization,\" Nature, vol. 401, 1999, pp. 788-791.","title":"Learning the parts of objects by non-negative matrix factorization","context":[{"sec":"sec1","text":"This decomposition was introduced in [52], [53], [60].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1038/44565"},"refType":"biblio","id":"ref52"},{"order":"53","text":"D.D. Lee and H. Seung, \"Algorithms for non-negative matrix factorization,\" Advances in Neural Information Processing Systems, vol. 13, 2001, pp. 556-562.","title":"Algorithms for non-negative matrix factorization","context":[{"sec":"sec1","text":"This decomposition was introduced in [52], [53], [60].","part":"1"}],"refType":"biblio","id":"ref53"},{"order":"54","text":"C.D. Moravitz Martin and C.F. Van Loan, \"A Jacobi-type method for computing orthogonal tensor decompositions,\" SIAM J. Matrix Anal. Appl., vol. 30, no. 3, 2008, pp. 1219-1232.","title":"A Jacobi-type method for computing orthogonal tensor decompositions","context":[{"sec":"sec4","text":" Of course, orthogonality can be imposed when useful, but then one gets a different decomposition [14], [22], [47], [54].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/060655924"},"refType":"biblio","id":"ref54"},{"order":"55","text":"M. M\u00f8rup, L.K. Hansen, S.M. Arnfred, \"Algorithms for sparse non-negative Tucker,\" Neural Computation, vol. 20, no. 8, 2008, pp. 2112-2131.","title":"Algorithms for sparse non-negative Tucker","context":[{"sec":"sec6","text":" Nonnegative CP is studied in [13], [45], [55], [64].","part":"1"}],"links":{"documentLink":"/document/6795838","pdfSize":"3204KB"},"refType":"biblio","id":"ref55"},{"order":"56","text":"C. Navasca, L. De Lathauwer, and S. Kindermann, \"Swamp reducing technique for tensor decomposition,\" Proc. 16th European Signal Processing Conference (EUSIPCO 2008), Aug. 25-29, 2008, Lausanne, Switzerland.","title":"Swamp reducing technique for tensor decomposition","context":[{"sec":"sec4","text":" Algorithms for the computation of the CP decomposition are discussed in [24], [25], [56], [58], [61], [65], [71], [82] and references therein.","part":"1"}],"refType":"biblio","id":"ref56"},{"order":"57","text":"D. Nion and L. De Lathauwer, \"A tensor-based blind DS-CDMA receiver using simultaneous matrix diagonalization,\" Proc. VIII IEEE Workshop on Signal Processing Advances in Wireless Communications (SPAWC 2007), June 17-20, 2007, Helsinki, Finland.","title":"A tensor-based blind DS-CDMA receiver using simultaneous matrix diagonalization","context":[{"sec":"sec5","text":" Uniqueness conditions are derived in [28], [57].","part":"1"},{"sec":"sec5","text":" Algorithms for the computation of BTDs are derived in [29], [57], [58], [59].","part":"1"}],"links":{"documentLink":"/document/4401373","pdfSize":"216KB"},"refType":"biblio","id":"ref57"},{"order":"58","text":"D. Nion and L. De Lathauwer, \"An enhanced line search scheme for complex-valued tensor decompositions. Application in DS-CDMA.\" Signal Processing, vol. 88, No. 3, March 2008, pp. 749-755.","title":"An enhanced line search scheme for complex-valued tensor decompositions. Application in DS-CDMA","context":[{"sec":"sec4","text":" Algorithms for the computation of the CP decomposition are discussed in [24], [25], [56], [58], [61], [65], [71], [82] and references therein.","part":"1"},{"sec":"sec5","text":" Algorithms for the computation of BTDs are derived in [29], [57], [58], [59].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.sigpro.2007.07.024"},"refType":"biblio","id":"ref58"},{"order":"59","text":"D. Nion and L. De Lathauwer, \"Block Component Model Based Blind DS-CDMA Receivers,\" IEEE Trans. Signal Processing, to appear.","title":"Block Component Model Based Blind DS-CDMA Receivers","context":[{"sec":"sec5","text":" Algorithms for the computation of BTDs are derived in [29], [57], [58], [59].","part":"1"},{"sec":"sec5","text":" This is illustrated by the wireless communication application discussed in [16], [26], [59], [68].","part":"1"},{"sec":"sec5","text":" If reflections occur both in the far field and close to the antenna array, then a more complicated BTD can be resorted to [16], [59].","part":"1"}],"links":{"documentLink":"/document/4539652","pdfSize":"1362KB"},"refType":"biblio","id":"ref59"},{"order":"60","text":"P. Paatero and U. Tapper, \"Positive matrix factorization: a non-negative factor model with optimal utilization of error estimates of data values,\" Environmetrics, vol. 5, no. 2, 1994, pp. 111-126.","title":"Positive matrix factorization: A non-negative factor model with optimal utilization of error estimates of data values","context":[{"sec":"sec1","text":"This decomposition was introduced in [52], [53], [60].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/env.3170050203"},"refType":"biblio","id":"ref60"},{"order":"61","text":"P. Paatero, \"The multilinear engine - A table-driven, least squares program for solving multilinear problems, including the n-way parallel factor analysis model,\" Journal of Computational and Graphical Statistics, vol. 8, pp. 854-888, 1999.","title":"The multilinear engine - A table-driven, least squares program for solving multilinear problems, including the n-way parallel factor analysis model","context":[{"sec":"sec4","text":" Algorithms for the computation of the CP decomposition are discussed in [24], [25], [56], [58], [61], [65], [71], [82] and references therein.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.2307/1390831"},"refType":"biblio","id":"ref61"},{"order":"62","text":"J.-M. Papy, L. De Lathauwer, and S. Van Huffel, \"Exponential data fitting using multilinear algebra. The single-channel and multichannel case.\" Num. Lin. Alg. Appl., vol. 12, no. 8, Oct. 2005, pp. 809-826.","context":[{"sec":"sec3","text":" Applications include fuzzy modelling [5], harmonic retrieval [62], [63], image processing [80], [81] and classification [66], to give just a few examples.","part":"1"}],"refType":"biblio","id":"ref62"},{"order":"63","text":"J.-M. Papy, L. De Lathauwer, and S. Van Huffel, \"Exponential data fitting using multilinear algebra: the decimative case.\" J. Chemometrics, to appear.","context":[{"sec":"sec3","text":" Applications include fuzzy modelling [5], harmonic retrieval [62], [63], image processing [80], [81] and classification [66], to give just a few examples.","part":"1"}],"refType":"biblio","id":"ref63"},{"order":"64","text":"A.H. Phan and A. Cichocki, \"Fast and efficient algorithms for nonnegative Tucker decomposition,\" ISNN-2008, Sept. 21-26, 2008, Beijing, China, Springer LNCS 2008.","title":"Fast and efficient algorithms for nonnegative Tucker decomposition","context":[{"sec":"sec6","text":" Nonnegative CP is studied in [13], [45], [55], [64].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-87734-9_88"},"refType":"biblio","id":"ref64"},{"order":"65","text":"M. Rajih, P. Comon, R.A. Harshman, \"Enhanced line search: a novel method to accelerate parafac,\" SIAM J. Matrix Anal. Appl., vol. 30, no. 3, 2008, pp. 1128-1147.","title":"Enhanced line search: A novel method to accelerate parafac","context":[{"sec":"sec4","text":" Algorithms for the computation of the CP decomposition are discussed in [24], [25], [56], [58], [61], [65], [71], [82] and references therein.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/06065577"},"refType":"biblio","id":"ref65"},{"order":"66","text":"B. Savas and L. Eld\u00e9n, \"Handwritten digit classification using higher order singular value decomposition,\" Pattern Recognition, vol. 40, no. 3, March 2007, pp. 993-1003.","title":"Handwritten digit classification using higher order singular value decomposition","context":[{"sec":"sec3","text":" Applications include fuzzy modelling [5], harmonic retrieval [62], [63], image processing [80], [81] and classification [66], to give just a few examples.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.patcog.2006.08.004"},"refType":"biblio","id":"ref66"},{"order":"67","text":"B. Savas and L.-H. Lim, Best multilinear rank approximation of tensors with quasi-Newton methods on Grassmannians, Tech. Rep. LITH-MAT-R-2008-01-SE, Dept. Mathematics, Link\u00f6pings Universitet, 2008.","title":"Best multilinear rank approximation of tensors with quasi-Newton methods on Grassmannians","context":[{"sec":"sec3","text":" This estimate may be further refined by means of the algorithms discussed in [20], [36], [41], [42], [46], [50], [67].","part":"1"}],"refType":"biblio","id":"ref67"},{"order":"68","text":"N.D. Sidiropoulos, G.B. Giannakis, and R. Bro, \"Blind PARAFAC receivers for DS-CDMA systems,\" IEEE Trans. on Signal Processing, vol. 48, no. 3, pp. 810-823, March 2000.","title":"Blind PARAFAC receivers for DS-CDMA systems","context":[{"sec":"sec4","text":" In wireless telecommunications, it provides powerful means for the exploitation of different types of diversity [68], [69].","part":"1"},{"sec":"sec5","text":" This is illustrated by the wireless communication application discussed in [16], [26], [59], [68].","part":"1"},{"sec":"sec5","text":" In cases without Inter-Symbol-Interference (ISI), the signals transmitted by the different users can be separated by computing a CP decomposition [68].","part":"1"}],"links":{"documentLink":"/document/824675","pdfSize":"449KB"},"refType":"biblio","id":"ref68"},{"order":"69","text":"N. Sidiropoulos, R. Bro, and G. Giannakis, \"Parallel factor analysis in sensor array processing,\" IEEE Trans. Signal Processing, vol. 48, 2000, pp. 2377-2388.","title":"Parallel factor analysis in sensor array processing","context":[{"sec":"sec4","text":" In wireless telecommunications, it provides powerful means for the exploitation of different types of diversity [68], [69].","part":"1"}],"links":{"documentLink":"/document/852018","pdfSize":"289KB"},"refType":"biblio","id":"ref69"},{"order":"70","text":"N. Sidiropoulos and R. Bro, \"On the uniqueness of multilinear decomposition of N-way arrays,\" Journal of Chemometrics, vol. 14, 2000, pp. 229-239.","title":"On the uniqueness of multilinear decomposition of N-way arrays","context":[{"sec":"sec4","text":" However, CP is \u201cessentially unique\u201d under quite mild conditions [25], [51], [70], [72], [73].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/1099-128X(200005/06)14:3&lt;229::AID-CEM587&gt;3.0.CO;2-N"},"refType":"biblio","id":"ref70"},{"order":"71","text":"A. Smilde, R. Bro, and P. Geladi, Multi-way Analysis. Applications in the Chemical Sciences. Chichester, U.K.: John Wiley and Sons, 2004.","title":"Multi-way Analysis. Applications in the Chemical Sciences","context":[{"sec":"sec1","text":" More background material can be found in [3], [44], [49], [50], [71].","part":"1"},{"sec":"sec4","text":" Algorithms for the computation of the CP decomposition are discussed in [24], [25], [56], [58], [61], [65], [71], [82] and references therein.","part":"1"},{"sec":"sec4","text":"The success story of CP started in Chemometrics and food industry [71].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0470012110"},"refType":"biblio","id":"ref71"},{"order":"72","text":"A. Stegeman, J.M.F. ten Berge, and L. De Lathauwer, \"Sufficient conditions for uniqueness in candecomp/parafac and indscal with random component matrices,\" Psychometrika, vol. 71, no. 2, June 2006, pp. 219-229.","title":"Sufficient conditions for uniqueness in candecomp/parafac and indscal with random component matrices","context":[{"sec":"sec4","text":" However, CP is \u201cessentially unique\u201d under quite mild conditions [25], [51], [70], [72], [73].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/11336-006-1278-2"},"refType":"biblio","id":"ref72"},{"order":"73","text":"A. Stegeman and N.D. Sidiropoulos, \"On Kruskal's uniqueness condition for the candecomp/parafac decomposition,\" Lin. Alg. Appl., vol. 420, 2007, pp. 540-552.","title":"On Kruskal's uniqueness condition for the candecomp/parafac decomposition","context":[{"sec":"sec4","text":" However, CP is \u201cessentially unique\u201d under quite mild conditions [25], [51], [70], [72], [73].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.laa.2006.08.010"},"refType":"biblio","id":"ref73"},{"order":"74","text":"A. Stegeman, \"Low-rank approximation of generic p x q x 2 arrays and diverging components in the Candecomp/Parafac model,\" SIAM J. Matris Anal. Appl., vol. 30, no. 3, 2008, pp. 988-1007.","title":"Low-rank approximation of generic p x q x 2 arrays and diverging components in the Candecomp/Parafac model","context":[{"sec":"sec4","text":" It is worth mentioning that, for real-valued tensors, minimization of the residu in (5) may cause CP terms go to infinity, see [32], [74], [75] and references therein.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/050644677"},"refType":"biblio","id":"ref74"},{"order":"75","text":"A. Stegeman and L. De Lathauwer, \"A method to avoid diverging components in the Candecomp/Parafac model for generic I x J x 2 arrays,\" SIAM J. Matrix Anal. Appl., to appear.","title":"A method to avoid diverging components in the Candecomp/Parafac model for generic I x J x 2 arrays","context":[{"sec":"sec4","text":" It is worth mentioning that, for real-valued tensors, minimization of the residu in (5) may cause CP terms go to infinity, see [32], [74], [75] and references therein.","part":"1"}],"refType":"biblio","id":"ref75"},{"order":"76","text":"G. Tomasi and R. Bro, \"A comparison of algorithms for fitting the PARAFAC model,\" Comp. Stat. & Data Anal., vol. 50, 2006, pp. 1700-1734.","title":"A comparison of algorithms for fitting the PARAFAC model","context":[],"links":{"crossRefLink":"https://doi.org/10.1016/j.csda.2004.11.013"},"refType":"biblio","id":"ref76"},{"order":"77","text":"L.R. Tucker, \"The extension of factor analysis to three-dimensional matrices\", in: H. Gulliksen and N. Frederiksen, Eds., Contributions to mathematical psychology, Holt, Rinehart & Winston, NY, 1964, pp. 109-127.","title":"The extension of factor analysis to three-dimensional matrices","context":[{"sec":"sec3","text":"This decomposition was introduced in [77], [78].","part":"1"}],"refType":"biblio","id":"ref77"},{"order":"78","text":"L.R. Tucker, \"Some mathematical notes on three-mode factor analysis\", Psychometrika, vol. 31, 1966, pp. 279-311.","title":"Some mathematical notes on three-mode factor analysis","context":[{"sec":"sec3","text":"This decomposition was introduced in [77], [78].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF02289464"},"refType":"biblio","id":"ref78"},{"order":"79","text":"R. Vaccaro, Ed., SVD and Signal Processing, II. Algorithms, Applications and Architectures, Elsevier, Amsterdam, 1991.","title":"SVD and Signal Processing, II. Algorithms, Applications and Architectures","context":[{"sec":"sec1","text":"It comes as no surprise that the SVD is ubiquitous in signal processing, data mining, system theory, control, scientific computing, etc. [30], [31], [79].","part":"1"}],"refType":"biblio","id":"ref79"},{"order":"80","text":"M.A.O. Vasilescu, D. Terzopoulos, \"Multilinear subspace analysis for image ensembles,\" Proc. Computer Vision and Pattern Recognition Conf. (CVPR '03), vol.2, Madison, WI, June 2003, pp. 93-99.","title":"Multilinear subspace analysis for image ensembles","context":[{"sec":"sec3","text":" Applications include fuzzy modelling [5], harmonic retrieval [62], [63], image processing [80], [81] and classification [66], to give just a few examples.","part":"1"}],"links":{"documentLink":"/document/1211457","pdfSize":"759KB"},"refType":"biblio","id":"ref80"},{"order":"81","text":"M.A.O. Vasilescu, D. Terzopoulos, \"TensorTextures: multilinear image-based rendering,\" Proc. ACM SIGGRAPH 2004, Los Angeles, CA, August 2004, pp. 336-342.","title":"TensorTextures: Multilinear image-based rendering","context":[{"sec":"sec3","text":" Applications include fuzzy modelling [5], harmonic retrieval [62], [63], image processing [80], [81] and classification [66], to give just a few examples.","part":"1"}],"links":{},"refType":"biblio","id":"ref81"},{"order":"82","text":"S.A. Vorobyov, Y. Rong, N.D. Sidiropoulos, A.B. Gershman, \"Robust iterative fitting of multilinear models,\" IEEE Trans. on Signal Processing, vol. 53, no. 8, pp. 2678-2689, Aug. 2005.","title":"Robust iterative fitting of multilinear models","context":[{"sec":"sec4","text":" Algorithms for the computation of the CP decomposition are discussed in [24], [25], [56], [58], [61], [65], [71], [82] and references therein.","part":"1"}],"links":{"documentLink":"/document/1468464","pdfSize":"529KB"},"refType":"biblio","id":"ref82"},{"order":"83","text":"M. Welling and M. Weber, \"Positive tensor factorization,\" Pattern Recogn. Lett., vol. 22, no. 12, pp. 1255-1261, 2001.","title":"Positive tensor factorization","context":[{"sec":"sec6","text":" For the Tucker decomposition, this is done in [11], [83].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0167-8655(01)00070-8"},"refType":"biblio","id":"ref83"}],"articleNumber":"5118377","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A survey of tensor methods","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118377/","displayDocTitle":"A survey of tensor methods","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118377/","xploreDocumentType":"Conference Publication","articleId":"5118377","openAccessFlag":"F","title":"A survey of tensor methods","contentTypeDisplay":"Conferences","mlTime":"PT1.099503S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118381,"references":[{"order":"1","text":"K. Matsuoka, \"Elimination of filtering indeterminacy in blind source separation,\" Neurocomputing, pp. 2113-2126, 2008.","title":"Elimination of filtering indeterminacy in blind source separation","context":[],"links":{"crossRefLink":"https://doi.org/10.1016/j.neucom.2007.08.032"},"refType":"biblio","id":"ref1"},{"order":"2","text":"P. Smaragdis, \"Blind separation of convolved mixtures in the frequency domain,\" Neurocomputing, pp.21-34, 1998.","title":"Blind separation of convolved mixtures in the frequency domain","context":[],"links":{"crossRefLink":"https://doi.org/10.1016/S0925-2312(98)00047-2"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Z. Ikram and D. R. Morgan, \"Exploring permutation inconsistency in blind separation of speech signals in a reverberant environment,\" Proceedinds of IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '00), vol. 2, pp. 1041-1044, 2000.","title":"Exploring permutation inconsistency in blind separation of speech signals in a reverberant environment","context":[],"refType":"biblio","id":"ref3"},{"order":"4","text":"H. Sawada, R. Mukai, S. Araki and S. Makino, \"A robust and precise method for solving the permutation problem of frequency-domain blind source separation,\" Proceedings of International Conference on Independent Component Analysis and Blind Source Separation, pp. 505-510, 2004.","title":"A robust and precise method for solving the permutation problem of frequency-domain blind source separation","context":[],"links":{"documentLink":"/document/1323089","pdfSize":"578KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M. Joho and K. Rahbar, \"Joint diagonalization of correlation matrices by using Newton methods with application to blind source separation,\" (Rossyln, VA), Sensor Array and Multichannel Signal Processing Workshop Proceedings, pp. 403-407, 2002.","title":"Joint diagonalization of correlation matrices by using Newton methods with application to blind source separation","context":[],"refType":"biblio","id":"ref5"},{"order":"6","text":"I. Russel, A. Mertins and J. Xi, \"Time domain optimization techniques for blind separation of non-stationary convolutive mixed signals,\" SIP 2003, pp.440-445, 2003.","context":[],"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Choi, S. Amari , A. Cichoki and R. Liu, \"Natural gradient learning with a nonholonomic constraint for blind deconvolution of multiple channels,\" First International Workshop on Independent Component Analysis and Signal Separation, pages 371-376, 1999.","title":"Natural gradient learning with a nonholonomic constraint for blind deconvolution of multiple channels","context":[],"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Joho, \"Convolutive blind signal separation in acoustics by joint approximate diagonalization of spatiotemporal correlation matrices,\" Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004.","title":"Convolutive blind signal separation in acoustics by joint approximate diagonalization of spatiotemporal correlation matrices","context":[],"links":{"documentLink":"/document/1399286","pdfSize":"611KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"J. Thomas, Y. Deville and S. Hosseini, \"Time-domain fast fixed-point algorithms for convolutive ICA,\" IEEE Signal Processing Letters, vol. 13, no. 4, pp. 228-231, April 2006.","title":"Time-domain fast fixed-point algorithms for convolutive ICA","context":[],"links":{"documentLink":"/document/1605245","pdfSize":"165KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"S. C. Douglas, M. Gupta and H. Sawada, \"Spatio-temporal FastICA algorithms for blind separation of convolutive mixtures,\" IEEE Trans. Audio, Speech, and Language Processing, Vol.15, No.5, pp.1511-1620, 2007.","title":"Spatio-temporal FastICA algorithms for blind separation of convolutive mixtures","context":[],"links":{"documentLink":"/document/4244514","pdfSize":"961KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5118381","formulaStrippedArticleTitle":"A time-domain blind source separation by the Newton method","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5118381/","displayDocTitle":"A time-domain blind source separation by the Newton method","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5118381/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5118381","openAccessFlag":"F","title":"A time-domain blind source separation by the Newton method","contentTypeDisplay":"Conferences","mlTime":"PT0.075274S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118383,"references":[{"order":"1","text":"D. Gesbert, M. Kountouris, R. W. Heath, C.-B. Chae, and T. Salzer, \"Shifting the MIMO paradigm,\" IEEE Signal Processing Magazine, vol. 24, no. 5, pp. 36-46, September 2007.","title":"Shifting the MIMO paradigm","context":[{"sec":"sec1","text":"Multi-input multi-output orthogonal-frequency-division-multiplexing (MIMO-OFDM) is one of the most promising techniques for broad-band wireless communications [1].","part":"1"}],"links":{"documentLink":"/document/4350224","pdfSize":"766KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"T. S. Rappaport, S. Y. Seidel, and K. Takamizawa, \"Statistical channel impulse response models for factory and open plan building radio communicate system design,\" IEEE Transactions on Communications, vol. 39, no. 5, pp. 794-807, May 1991.","title":"Statistical channel impulse response models for factory and open plan building radio communicate system design","context":[{"sec":"sec1","text":" Several indoor and outdoor measurements given by [2]\u2013[4] show that the local root-mean-square (rms) delay spread varies from few tens of nano-seconds to few hundreds of nano-seconds.","part":"1"}],"links":{"documentLink":"/document/87142","pdfSize":"1347KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"W. Mohr, \"Radio propagation for local loop applications at 2 GHz,\" in Proceedings of Third Annual International Conference on Universal Personal Communications, September-October 1994, pp. 119-123.","title":"Radio propagation for local loop applications at 2 GHz","context":[{"sec":"sec1","text":" Several indoor and outdoor measurements given by [2]\u2013[3][4] show that the local root-mean-square (rms) delay spread varies from few tens of nano-seconds to few hundreds of nano-seconds.","part":"1"}],"links":{"documentLink":"/document/383038","pdfSize":"553KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"V. Erceg, D. G. Michelson, S. S. Ghassemzadeh, L. J. Greenstein, A. J. Rustako, P. B. Guerlain, M. K. Dennison, R. S. Roman, D. J. Barnickel, S. C. Wang, and R. R. Miller, \"A model for the multipath delay profile of fixed wireless channels,\" IEEE Journal on Selected Areas in Communications, vol. 17, no. 3, pp. 399-410, March 1999.","title":"A model for the multipath delay profile of fixed wireless channels","context":[{"sec":"sec1","text":" Several indoor and outdoor measurements given by [2]\u2013[4] show that the local root-mean-square (rms) delay spread varies from few tens of nano-seconds to few hundreds of nano-seconds.","part":"1"}],"links":{"documentLink":"/document/753726","pdfSize":"323KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"IEEE Std 802. 16a-2003, Part 16: Air Interface for Fixed Broadband Wireless Access Systems Amendment 2: Medium Access Control Modifications and Additional Physical Layer Specifications for 2-11 GHz, IEEE Std., 2003.","title":"IEEE Std 802. 16a-2003, Part 16: Air Interface for Fixed Broadband Wireless Access Systems Amendment 2: Medium Access Control Modifications and Additional Physical Layer Specifications for 2-11 GHz","context":[{"sec":"sec1","text":" In the IEEE 802.16a standard [5], the optimum guard-interval is chosen by the base station but this scheme does not consider the propagational disparity among different subscribers.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"S. S. Das, F. H. P. Fitzek, E. D. Carvalho, and R. Prasad, \"Variable guard interval orthogonal frequency division multiplexing in presence of carrier frequency offset,\" in Proceedings of IEEE Global Telecommunications Conference, vol. 5, November-December 2005, p. 5 pages.","title":"Variable guard interval orthogonal frequency division multiplexing in presence of carrier frequency offset","context":[{"sec":"sec1","text":" Adaptive guard-interval algorithms based on the signal-to-interference-and-noise ratio (SINR) analysis were introduced in [6]\u2013[8]; however, these methods require to estimate the complete channel impulse response prior to the guard-interval adjustment and hence they are very computationally-inefficient.","part":"1"},{"sec":"sec1","text":" This method is more computationally-efficient and robust than other existing adaptive guard-interval methods in [6]\u2013[8].","part":"1"},{"sec":"sec3c","text":" Compared with other pilot-based adaptive prefix schemes in [6]\u2013[8], our new adaptive prefix mechanism using non-pilot-aided channel-length estimation greatly mitigates the computational complexity and the needed overhead.","part":"1"}],"links":{"documentLink":"/document/1578296","pdfSize":"259KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"V. D. Nguyen, H.-P. Kuchenbecker, H. Haas, K. Kyamakya, and G. Gelle, \"Channel impulse response length and noise variance estimation for OFDM systems with adaptive guard interval,\" EURASIP Journal on Wireless Communications and Networking, vol. 2007, pp. 1-13, 2007, article ID 24342.","title":"Channel impulse response length and noise variance estimation for OFDM systems with adaptive guard interval","context":[{"sec":"sec1","text":" Adaptive guard-interval algorithms based on the signal-to-interference-and-noise ratio (SINR) analysis were introduced in [6]\u2013[7][8]; however, these methods require to estimate the complete channel impulse response prior to the guard-interval adjustment and hence they are very computationally-inefficient.","part":"1"},{"sec":"sec1","text":" This method is more computationally-efficient and robust than other existing adaptive guard-interval methods in [6]\u2013[7][8].","part":"1"},{"sec":"sec3c","text":" Compared with other pilot-based adaptive prefix schemes in [6]\u2013[7][8], our new adaptive prefix mechanism using non-pilot-aided channel-length estimation greatly mitigates the computational complexity and the needed overhead.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1155/2007/24342"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Z. J. Wang, Z. Han, and K. J. R. Liu, \"A MIMO-OFDM channel estimation approach using time of arrivals,\" IEEE Transactions on Wireless Communications, vol. 4, no. 3, pp. 1207-1213, May 2005.","title":"A MIMO-OFDM channel estimation approach using time of arrivals","context":[{"sec":"sec1","text":" Adaptive guard-interval algorithms based on the signal-to-interference-and-noise ratio (SINR) analysis were introduced in [6]\u2013[8]; however, these methods require to estimate the complete channel impulse response prior to the guard-interval adjustment and hence they are very computationally-inefficient.","part":"1"},{"sec":"sec1","text":" This method is more computationally-efficient and robust than other existing adaptive guard-interval methods in [6]\u2013[8].","part":"1"},{"sec":"sec2","text":" We can write the matrix form for Eq. (1) as\n where\n and \\$trace\\{ \\}\\$ denotes the trace operation of matrices. \\$\\zeta_{j}[n]\\$ is assumed both spatially and temporally white, with zero mean and variance\n Unlike the assumption of the identical delay and fading property in [8], [10], we assume that the delays \\$L_{ji}\\$ are not necessarily the same for all \\$i\\$.","part":"1"},{"sec":"sec3c","text":" Compared with other pilot-based adaptive prefix schemes in [6]\u2013[8], our new adaptive prefix mechanism using non-pilot-aided channel-length estimation greatly mitigates the computational complexity and the needed overhead.","part":"1"}],"links":{"documentLink":"/document/1427710","pdfSize":"346KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"X. Wang, H.-C. Wu, S. Y. Chang, Y. Wu, and J.-Y. Chouinard, \"Analysis and algorithm for non-pilot-aided channel length estimation in wireless communications,\" will appear in IEEE Globecom Conference, November-December 2008.","title":"Analysis and algorithm for non-pilot-aided channel length estimation in wireless communications","context":[{"sec":"sec1","text":" We extend our channel-length estimation method for SISO transceivers only in [9] to the much more complicated MIMO-OFDM systems.","part":"1"},{"sec":"sec3","text":"In this section, we design a novel non-pilot-aided MIMO-OFDM channel-length estimator based on the second-order statistics of the received signals, which is extended from the technique for single-input-single-output (SISO) channels in [9].","part":"1"},{"sec":"sec3","text":"According to [9], we can count the zero values in \\$\\vec{\\rho}_{j}\\$ and then estimate the maximum channel length \\$L_{j,\\max}\\$ for all the arrival signals at the receiving antenna \\$j\\$ when the statistical expectation takes place.","part":"1"},{"sec":"sec3","text":" However in practical case, we can only use sample average estimator \\$\\vec{\\rho}_{j}\\$ instead of statistical expectation \\$\\vec{\\rho}_{j}\\$[9].","part":"1"},{"sec":"sec3a","text":"When the sample size \\$M\\$ and the signal-to-noise ratio \\$\\eta_{ij}\\displaystyle\\mathop{=}^{\\rm def}\\$ \\${{\\BB E}\\{\\vert s_{i}[n]\\vert ^{2}\\}\\over \\sigma_{\\zeta_{j}}^{2}}\\$ is large, \\$\\forall i,j\\$, we can bound \\${\\BB E}\\{\\vert \\hat{\\rho}_{j}[l]\\vert ^{2}\\}\\$ as\n where \\$\\sigma_{s}\\displaystyle\\mathop{=}^{\\rm def}{\\BB E}\\{\\vert s_{i}\\vert\n^{2}\\};{\\BB E}\\{\\vert s_{i}[n]\\vert ^{4}\\}\\$ are identical, \\$\\forall i\\$, and\n Then we can define a new parameter minimum-last-delay-to-noise ratio \\${\\cal LDN}_{j}\\$ for the receiving antenna \\$j\\$, which is extended from the SISO case in [9], such that\n Since \\$L_{j,\\max}\\$ is unknown and to be estimated, the exact value of \\${\\cal LDN}_{j}\\$, for the receiving antenna \\$j\\$ is not available but it can be bounded as\n Assume that the maximum lag \\$N\\$ is larger than \\$L_{j}\\$. max-Consequently, we establish a threshold \\$\\xi_{j}\\$ for each receiving antenna \\$j\\$ such that\n where \\$0<\\theta_{j}<1\\$ is the parameter to be chosen for detection sensitivity and the start-terminal-coefficients-to-channel-gain ratio parameter \\$\\Psi_{j}\\$ related to \\${\\cal LDN}_{j}\\$ is set as\n.","part":"1"}],"links":{"documentLink":"/document/4698456","pdfSize":"150KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"H. Minn, N. Al-Dhahir, and Y. Li, \"Optimal training signals for MIMO OFDM channel estimation in the presence of frequency offset and phase noise,\" IEEE Transactions on Communications, vol. 54, no. 10, pp. 1754-1759, October 2006.","title":"Optimal training signals for MIMO OFDM channel estimation in the presence of frequency offset and phase noise","context":[{"sec":"sec2","text":" We can write the matrix form for Eq. (1) as\n where\n and \\$trace\\{ \\}\\$ denotes the trace operation of matrices. \\$\\zeta_{j}[n]\\$ is assumed both spatially and temporally white, with zero mean and variance\n Unlike the assumption of the identical delay and fading property in [8], [10], we assume that the delays \\$L_{ji}\\$ are not necessarily the same for all \\$i\\$.","part":"1"}],"links":{"documentLink":"/document/1710330","pdfSize":"240KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"M. Jiang and L. Hanzo, \"Multiuser MIMO-OFDM for next-generation wireless systems,\" Proceedings of the IEEE, vol. 95, no. 7, pp. 1430-1469, July 2007.","title":"Multiuser MIMO-OFDM for next-generation wireless systems","context":[{"sec":"sec3c","text":" The baseband SISO-OFDM modulator/demodulator (modem) is presented in Figure 1 (See details in [11]).","part":"1"}],"links":{"documentLink":"/document/4287201","pdfSize":"6040KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"A. F. Molisch, Wideband Wireless Digital Communications. Prentice Hall, 2000.","title":"Wideband Wireless Digital Communications","context":[{"sec":"sec4","text":" Minimum mean-square error (MMSE) equalizer is employed for the ultimate symbol detection according to [12].","part":"1"}],"refType":"biblio","id":"ref12"}],"articleNumber":"5118383","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A novel adaptive prefix interval scheme for MIMO OFDM systems","publisher":"IEEE","displayDocTitle":"A novel adaptive prefix interval scheme for MIMO OFDM systems","htmlAbstractLink":"/document/5118383/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118383/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118383","openAccessFlag":"F","title":"A novel adaptive prefix interval scheme for MIMO OFDM systems","contentTypeDisplay":"Conferences","mlTime":"PT0.145026S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118384,"references":[{"order":"1","text":"P. Siohan, C. Siclet, and N. Lacaille, \"Analysis and design of ofdm/oqam systems based on filterbank theory,\" IEEE Trans. Signal Processing, vol. 50, no. 5, pp. 1170-1183, May 2002.","title":"Analysis and design of ofdm/oqam systems based on filterbank theory","context":[{"sec":"sec1","text":" But it is known from filter banks and communications theory [1] that the real and imaginary part of the inputs of such a system have to be staggered, resulting in OQAM signals.","part":"1"}],"links":{"documentLink":"/document/995073","pdfSize":"535KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J. G. Proakis, Digital Communications, 4th ed. New York, NY: McGraw-Hill, 2001.","title":"Digital Communications","context":[{"sec":"sec1","text":"From communications theory [2] it is known that the optimal receiver for a frequency selective (band limited) channel with band limited transmit signal and additive white Gaussian noise (AWGN) is composed by a (analog) matched filter (MF), a sampling device (at symbol rate) and a maximum likelihood sequence estimator (MLSE).","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"B. Hirosaki, \"An analysis of automatic equalizers for orthogonally multiplexed QAM systems,\" IEEE Trans. Commun., vol. COM-28, no. 1, pp. 73-83, January 1980.","title":"An analysis of automatic equalizers for orthogonally multiplexed QAM systems","context":[{"sec":"sec1","text":"In [3] the author has presented a first solution to the equalization problem in an OQAM FBMC system.","part":"1"},{"sec":"sec1","text":" The authors of [5] have extended the solution of [3] to the DFE case using three feedback filters for each subchannel.","part":"1"}],"links":{"documentLink":"/document/1094576","pdfSize":"775KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Louveaux, L. Vandendorpe, L. Cuvelier, F. Deryck, and O. van de Wiel, \"Linear and decision-feedback MIMO equalization for transmultiplexer-based high bit rate transmission over copper wires,\" Proc. Int. Zurich Seminar on Broadband Commun., pp. 177-184, Feb 1998.","title":"Linear and decision-feedback MIMO equalization for transmultiplexer-based high bit rate transmission over copper wires","context":[{"sec":"sec1","text":" In [4] both a linear equalizer and DFE for a general class of FBMCs have been presented, but they use the output of many subcarriers to feed the equalizer.","part":"1"}],"links":{"documentLink":"/document/670263","pdfSize":"729KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Nedic and N. Popovic, \"Per-bin DFE for advanced OQAM-based multicarrier wireless data transmission systems,\" Proc. Int. Zurich Seminar on Broadband Commun., pp. 38-1-38-6, 2002.","title":"Per-bin DFE for advanced OQAM-based multicarrier wireless data transmission systems","context":[{"sec":"sec1","text":" The authors of [5] have extended the solution of [3] to the DFE case using three feedback filters for each subchannel.","part":"1"}],"links":{"documentLink":"/document/991781","pdfSize":"704KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"T. Ihalainen, T. H. Stitz, M. Rinne, and M. Renfors, \"Channel equalization in filter bank based multicarrier modulation for wireless communications,\" EURASIP J. Appl. Signal Process., vol. 2007, no. 1, pp. 140-140, 2007.","title":"Channel equalization in filter bank based multicarrier modulation for wireless communications","context":[{"sec":"sec1","text":" The authors of [6] have proposed some solutions for the LE for another class of exponentially modulated FBMC systems.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1155/2007/49389"},"refType":"biblio","id":"ref6"},{"order":"7","text":"D. S. Waldhauser, L. G. Baltar, and J. A. Nossek, \"MMSE subcarrier equalization for filter bank based multicarrier systems,\" Proc. IEEE SPAWC 2008, pp. 525-529, July 2008.","title":"MMSE subcarrier equalization for filter bank based multicarrier systems","context":[{"sec":"sec1","text":" In a recent work [7] we have derived a closed formula for the linear per-subchannel FSE according to the MMSE criterion for a class of OQAM FBMC systems.","part":"1"},{"sec":"sec1","text":"In this paper we have extended the results presented in [7] and have computed the optimum (according the MMSE criterion) coefficients of the per-subchannel fractionally spaced DFE for an OQAM based FBMC system.","part":"1"},{"sec":"sec4","text":"We have simulated the performance of the OQAM FBMC system applying the per-subcarrier DFE and the LE of [7] in a WiMAX framework.","part":"1"},{"sec":"sec4a","text":"In [7] we have derived the increase in the computational overhead of an OQAM FBMC system in relation to a CP-OFDM system.","part":"1"}],"links":{"documentLink":"/document/4641663","pdfSize":"1368KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"T. Karp and N. J. Fliege, \"Computationally efficient realization of MDFT filter banks,\" Proc. EUSIPCO '96, vol. 2, pp. 1183-1186, September 1996.","title":"Computationally efficient realization of MDFT filter banks","context":[{"sec":"sec2","text":" It is worth noting that the exponential modulation of the prototype filter can be implemented efficiently using the polyphase decomposition and the fast Fourier transform (FFT) (e.g., see [8]).","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"D. S. Waldhauser, L. G. Baltar, and J. A. Nossek, \"Adaptive decision feedback equalization for filter bank based multicarrier systems,\" Proc. IEEE ISCAS 2009, May 2009.","title":"Adaptive decision feedback equalization for filter bank based multicarrier systems","context":[{"sec":"sec5","text":" In situations where Doppler effects are an issue an adaptive equalizer is necessary as we have proposed in [9].","part":"1"}],"links":{"documentLink":"/document/5118382","pdfSize":"612KB"},"refType":"biblio","id":"ref9"}],"articleNumber":"5118384","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"MMSE subchannel decision feedback equalization for filter bank based multicarrier systems","publisher":"IEEE","htmlAbstractLink":"/document/5118384/","displayDocTitle":"MMSE subchannel decision feedback equalization for filter bank based multicarrier systems","isConference":true,"htmlLink":"/document/5118384/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118384","openAccessFlag":"F","title":"MMSE subchannel decision feedback equalization for filter bank based multicarrier systems","contentTypeDisplay":"Conferences","mlTime":"PT0.162355S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118385,"references":[{"order":"1","text":"E. Viterbo and J. Boutros, \"A universal lattice code decoder for fading channels,\" IEEE Transactions on Information Theory, vol. 45, pp. 1639-1642, Jul. 1999.","title":"A universal lattice code decoder for fading channels","context":[{"sec":"sec1","text":" However, its algorithmic complexity is a major problem [1], [2].","part":"1"},{"sec":"sec1","text":" [1]\u2013[5].","part":"1"},{"sec":"sec2a","text":"[1], [2], with a modified receive symbol \\${\\bf y}^{\\prime}={\\bf Q}^{{\\bf H}}{\\bf y}\\$, an estimated sent symbol \\$\\hat{x}_{i}\\$, a-priori knowledge \\$L_{a}(c_{i, j})\\$ and \\$i=(N_{T}-1).","part":"1"}],"links":{"documentLink":"/document/771234","pdfSize":"118KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"B. Hochwald and S. ten Brink, \"Achieving near-capacity on a multiple-antenna channel,\" IEEE Transactions on Communications, vol. 51, pp. 389-399, Mar. 2003.","title":"Achieving near-capacity on a multiple-antenna channel","context":[{"sec":"sec1","text":" However, its algorithmic complexity is a major problem [1], [2].","part":"1"},{"sec":"sec1","text":" Many recent research try to solve this problem by introducing complexity reduced tree search algorithms, with promising results e.g. [1]\u2013[2][5].","part":"1"},{"sec":"sec2a","text":"[1], [2], with a modified receive symbol \\${\\bf y}^{\\prime}={\\bf Q}^{{\\bf H}}{\\bf y}\\$, an estimated sent symbol \\$\\hat{x}_{i}\\$, a-priori knowledge \\$L_{a}(c_{i, j})\\$ and \\$i=(N_{T}-1).","part":"1"},{"sec":"sec2b","text":"As underlying detector a List Sphere Detector (LSD), a depth-first detector, is selected [2] and extended by complexity reduction methods like sorted QRD [4], to estimate most reliable signals first, analysis of most likely nodes first (known as Schnorr-Euchner enumeration) [8], MMSE detection with Bias reduction [5], and search radius adaptation to the envisages detection quality.","part":"1"}],"links":{"documentLink":"/document/1194444","pdfSize":"597KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"E. Zimmermann and G. Fettweis, \"Generalized Smart Candidate Adding for Tree Search Based MIMO Detection,\" in Proceedings of the ITG/IEEE Workshop on Smart Antennas (WSA'07), Vienna, Austria, 2007.","title":"Generalized Smart Candidate Adding for Tree Search Based MIMO Detection","context":[{"sec":"sec1","text":" Many recent research try to solve this problem by introducing complexity reduced tree search algorithms, with promising results e.g. [1]\u2013[3][5].","part":"1"},{"sec":"sec2a","text":"Considering a MIMO system model equal to the one described in [3] with \\$N_{T}\\$ transmit antennas and \\$N_{R}\\$ receive antennas, a symbol detections can be summarized as follows:.","part":"1"},{"sec":"sec2b","text":" For simulation and implementation the system model of [3] is assumed: \\$4 \\times 4\\$ MIMO, flat fading channel, information block size of 9216 bits, gray mapping, Rate 1/2 PCCC, decoder using a BCJR with 8 internal iterations,\u2026.","part":"1"},{"sec":"sec2b","text":"\nProperties of the List Sphere Detector for the system model of [3] with a 64 QAM, 4 \u00d7 4 MIMO and without detection-decoding iterations\n\n\n.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"D. Wubben, R. Bohnke, V. Kuhn, and K.-D. Kammeyer, \"MMSE extension of V-BLAST based on sorted QR decomposition,\" in Proceedings of the IEEE 58th Vehicular Technology Conference, 2003 (VTC'03-Fall), vol. 1, 6.-9. Oct. 2003, pp. 508-512.","title":"MMSE extension of V-BLAST based on sorted QR decomposition","context":[{"sec":"sec1","text":" Many recent research try to solve this problem by introducing complexity reduced tree search algorithms, with promising results e.g. [1]\u2013[4][5].","part":"1"},{"sec":"sec2b","text":"As underlying detector a List Sphere Detector (LSD), a depth-first detector, is selected [2] and extended by complexity reduction methods like sorted QRD [4], to estimate most reliable signals first, analysis of most likely nodes first (known as Schnorr-Euchner enumeration) [8], MMSE detection with Bias reduction [5], and search radius adaptation to the envisages detection quality.","part":"1"}],"links":{"documentLink":"/document/1285069","pdfSize":"260KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"E. Zimmermann and G. Fettweis, \"Unbiased MMSE Tree Search Detection for Multiple Antenna Systems,\" in Proceedings of the International Symposium on Wireless Personal Multimedia Communications (WPMC'06), San Diego, USA, 2006.","title":"Unbiased MMSE Tree Search Detection for Multiple Antenna Systems","context":[{"sec":"sec1","text":" Many recent research try to solve this problem by introducing complexity reduced tree search algorithms, with promising results e.g. [1]\u2013[5].","part":"1"},{"sec":"sec2b","text":"As underlying detector a List Sphere Detector (LSD), a depth-first detector, is selected [2] and extended by complexity reduction methods like sorted QRD [4], to estimate most reliable signals first, analysis of most likely nodes first (known as Schnorr-Euchner enumeration) [8], MMSE detection with Bias reduction [5], and search radius adaptation to the envisages detection quality.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"J. Jalden and B. Ottersten, \"Parallel Implementation of a Soft Output Sphere Decoder,\" in Asilomar Conference on Signals, Systems, and Computers, 2005.","title":"Parallel Implementation of a Soft Output Sphere Decoder","context":[{"sec":"sec1","text":" However, flexible implementations are still too inefficient to be applied [6].","part":"1"},{"sec":"sec2b","text":" The optimal search maybe accomplished via bit-specific radiuses as described in [6].","part":"1"}],"links":{"documentLink":"/document/1599816","pdfSize":"356KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"G. Fettweis, \"Embedded SIMD Signal Processor Design,\" in International Workshop on Systems, Architectures, MOdeling, and Simulation (SAMOS'03), Samos, Greece, 21.-23. Jul. 2003, pp. 71-76.","title":"Embedded SIMD Signal Processor Design","context":[{"sec":"sec1","text":"As possible solution to utilize flexible high performance detectors, we propose a vectorization [7] of sphere detectors, employing the SIMD paradigm and processing independent received symbols in parallel.","part":"1"},{"sec":"sec3c","text":"Besides the positive effects of the vectorization, like the reduction of control overhead, vectorized memory accesses, increased computational performance, the enabling of flexible implementations with reduced power consumption [7], the vectorization of the LSD leads to an increasing average complexity per vector element.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"C. Schnorr and M. Euchner, \"Lattice basis reduction: Improving practical lattice basis reduction and solving subset sum problems,\" Mathematical Programming, vol. 66, pp. 181-199, Aug. 1997.","title":"Lattice basis reduction: Improving practical lattice basis reduction and solving subset sum problems","context":[{"sec":"sec2b","text":"As underlying detector a List Sphere Detector (LSD), a depth-first detector, is selected [2] and extended by complexity reduction methods like sorted QRD [4], to estimate most reliable signals first, analysis of most likely nodes first (known as Schnorr-Euchner enumeration) [8], MMSE detection with Bias reduction [5], and search radius adaptation to the envisages detection quality.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"A. Burg, M. Borgmann, M. Wenk, M. Zellweger, W. Fichtner, and H. Bolcskei, \"VLSI implementation of MIMO detection using the sphere decoding algorithm,\" Solid-State Circuits, IEEE Journal of, vol. 40, no. 7, pp. 1566-1577, Jul. 2005.","context":[{"sec":"sec2b","text":" Further we assume a non iterative detection, a 64 QAM transmission and an execution corresponding to the \u201cone-node-per-cycle\u201d principle [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"Y. de Jong and T. Willink, \"Iterative tree search detection for MIMO wireless systems,\" Communications, IEEE Transactions on, vol. 53, no. 6, pp. 930-935, 2005.","title":"Iterative tree search detection for MIMO wireless systems","context":[{"sec":"sec2b","text":" The definition of a proper clipping level is crucial for good performance [10].","part":"1"}],"links":{"documentLink":"/document/1440658","pdfSize":"260KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5118385","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Vectorization of the Sphere Detection algorithm","publisher":"IEEE","displayDocTitle":"Vectorization of the Sphere Detection algorithm","htmlAbstractLink":"/document/5118385/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5118385/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118385","openAccessFlag":"F","title":"Vectorization of the Sphere Detection algorithm","contentTypeDisplay":"Conferences","mlTime":"PT0.167778S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118400,"references":[{"order":"1","text":"N. O. Sokal and A. D. Sokal, \"Class E - A new class of high-efficiency tuned single-ended switching power amplifiers,\" IEEE J. Solid-State Circuits, vol. SC-10, pp. 168-176, June 1975.","title":"Class E - A new class of high-efficiency tuned single-ended switching power amplifiers","context":[],"links":{"documentLink":"/document/1050582","pdfSize":"1635KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"T. Suetsugu and M. K. Kazimierczuk, \"Steady-state behavior of class E amplifier outside designed conditions,\" IEEE Int. Symp. Circuits Syst. 2005, vol. 1, pp.708-711, May 2005.","title":"Steady-state behavior of class E amplifier outside designed conditions","context":[{"sec":"sec1","text":" The analysis in this paper is applicable to off-tuned class E amplifier because it is based on circuit equations for steady-state behavior outside designed condition [2].","part":"1"},{"sec":"sec2","text":" This steady-state analysis is based on author's previous work [2].","part":"1"}],"links":{"documentLink":"/document/1464686","pdfSize":"243KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"F. H. Raab, \"Effects of circuit variations on the class E tuned power amplifier,\" IEEE J. Solid-State Circuits, vol. SC-13, pp. 239-247, Apr. 1978.","title":"Effects of circuit variations on the class E tuned power amplifier","context":[{"sec":"sec1","text":" Raab analyzed the effects of circuit variations on circuit operation of the class E amplifier [3].","part":"1"}],"links":{"documentLink":"/document/1051026","pdfSize":"931KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"T. Ninomiya, M. Nakamura, T. Higashi, and K. Harada, \"A unified analysis of resonant converters,\" IEEE Trans. Power Electron., vol. 6, no. 2, pp. 260-270, Apr. 1991.","title":"A unified analysis of resonant converters","context":[{"sec":"sec1","text":"In this paper, a frequency response of the class E amplifier is analyzed with modeling the circuit by a low-frequency model and a high-frequency model [4] [5].","part":"1"},{"sec":"sec3","text":" Therefore, the circuit is divided into two parts: the low-frequency part and high-frequency part [4].","part":"1"}],"links":{"documentLink":"/document/76812","pdfSize":"785KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"W.-J. Gu and K. Harada, \"Dynamic analysis of class E resonant dc-dc converter regulated under fixed switching frequency,\" IEEE PESC'89 Record, pp.213-220, June 1989","title":"Dynamic analysis of class E resonant dc-dc converter regulated under fixed switching frequency","context":[{"sec":"sec1","text":"In this paper, a frequency response of the class E amplifier is analyzed with modeling the circuit by a low-frequency model and a high-frequency model [4] [5].","part":"1"}],"links":{"documentLink":"/document/48492","pdfSize":"439KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"R. Redl, B. Molnar, and N. O. Sokal, \"Small-signal dynamic analysis of regulated class E dc-dc converters,\" IEEE Trans. Power Electron., vol. PE-1, no. 2, pp. 121-128, Apr. 1986.","title":"Small-signal dynamic analysis of regulated class E dc-dc converters","context":[{"sec":"sec1","text":" Redl et al. analyzed small-signal response of a class E DC-DC converter [6].","part":"1"}],"links":{"documentLink":"/document/4766290","pdfSize":"1132KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M. Kazimierczuk, \"Collector amplitude modulation of the class E tuned power amplifier,\" IEEE Trans. Circuits Syst., Vol. CAS-31, no. 6, pp. 543-549, Jun. 1984.","title":"Collector amplitude modulation of the class E tuned power amplifier","context":[{"sec":"sec1","text":" As far as the transfer function of the output voltage to the input voltage is concerned, the frequency response of the output voltage amplitude versus a change in dc supply voltage was analyzed [7], [8] in literature of AM modulation of drain voltage.","part":"1"}],"links":{"documentLink":"/document/1085542","pdfSize":"632KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"D. P. Kimber and P. Gardner, \"Drain AM frequency response of the high-Q class E power amplifier,\" IEE Proceedings Circuits, Devices and Systems, pp. 752-756, 2005.","title":"Drain AM frequency response of the high-Q class E power amplifier","context":[{"sec":"sec1","text":" As far as the transfer function of the output voltage to the input voltage is concerned, the frequency response of the output voltage amplitude versus a change in dc supply voltage was analyzed [7], [8] in literature of AM modulation of drain voltage.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cds:20045219","pdfSize":"187KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5118400","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Analysis of dynamic frequency response of class E amplifier","publisher":"IEEE","displayDocTitle":"Analysis of dynamic frequency response of class E amplifier","htmlAbstractLink":"/document/5118400/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118400/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118400","openAccessFlag":"F","title":"Analysis of dynamic frequency response of class E amplifier","contentTypeDisplay":"Conferences","mlTime":"PT0.088122S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118401,"references":[{"order":"1","text":"H. Koizumi, T. Suetsugu, M. Fujii, K. Shinoda, S. Mori, and K. Ikeda, \"Class DE high-efficiency tuned power amplifier , \" IEEE Trans. Circuits Syst., vol. 43, no. 1, pp. 51-60, Jan. 1996.","title":"Class DE high-efficiency tuned power amplifier","context":[{"sec":"sec1","text":"The class-DE power amplifier [1]\u2013[5] is one of the high-efficiency power amplifiers.","part":"1"},{"sec":"sec1","text":" The class-DE amplifiers analyzed until now have only the linear shunt capacitances [1]\u2013[2] or only the nonlinear ones [3]\u2013[5].","part":"1"},{"sec":"sec2","text":"Figure 1 shows the circuit topology of class-DE amplifier [1]\u2013[5].","part":"1"},{"sec":"sec3c","text":" However, from numerical results, we can confirm that the effects of the shunt -capacitance nonlinearity on the relationship between \\$V_{L}\\$ and \\$V_{DD}\\$ can be ignored [1], [4].","part":"1"},{"sec":"sec3e","text":" From \\$f=1/(2\\pi\\sqrt{L_{f}C_{0}})\\$ and (31), the resonant capacitance \\$C_{0}\\$ is expressed analytically as\n Finally, the external shunt capacitance is obtained from (26) and (27),\n Eqs. (28) - (32) are identical to the load network components for linear-shunt-capacitance case [1].","part":"1"},{"sec":"sec3e","text":" By the definition of the equivalent linear capacitance, the design process reduces to the procedure of the class-DE amplifier with linear shunt capacitances shown in [1].","part":"1"},{"sec":"sec5","text":" By the definition of the equivalent linear capacitance, the design process reduces to the procedure for class DE amplifier with linear shunt capacitances as shown in [1].","part":"1"}],"links":{"documentLink":"/document/481461","pdfSize":"952KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. A. El-Hamamsy, \"Desigh of high-efficiency RF class-D power amplifier,\" IEEE Trans. Power Electron., vol. 9, no. 3, pp. 297-308, May 1994.","title":"Desigh of high-efficiency RF class-D power amplifier","context":[{"sec":"sec1","text":"The class-DE power amplifier [1]\u2013[2][5] is one of the high-efficiency power amplifiers.","part":"1"},{"sec":"sec1","text":" The class-DE amplifiers analyzed until now have only the linear shunt capacitances [1]\u2013[2] or only the nonlinear ones [3]\u2013[5].","part":"1"},{"sec":"sec2","text":"Figure 1 shows the circuit topology of class-DE amplifier [1]\u2013[2][5].","part":"1"}],"links":{"documentLink":"/document/311263","pdfSize":"1189KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"L. R. Neorne, \"Design of a 2.5-MHz, soft-switching, class-D converter for electrodeless lighting,\" IEEE Trans. Power Electron., vol. 12, no. 3, pp. 507-516, May 1997.","title":"Design of a 2.5-MHz, soft-switching, class-D converter for electrodeless lighting","context":[{"sec":"sec1","text":"The class-DE power amplifier [1]\u2013[3][5] is one of the high-efficiency power amplifiers.","part":"1"},{"sec":"sec1","text":" The class-DE amplifiers analyzed until now have only the linear shunt capacitances [1]\u2013[2] or only the nonlinear ones [3]\u2013[5].","part":"1"},{"sec":"sec2","text":"Figure 1 shows the circuit topology of class-DE amplifier [1]\u2013[3][5].","part":"1"},{"sec":"sec2","text":" The output capacitances of the discrete MOSFETs are expressed as\n In (3), \\$v_{\\rm s}\\$ is the drain-to-source voltage, \\$V_{bi}\\$ is the built-in potential, which typically ranges from 0.5 to 0.9 V, \\$C_{j0}\\$ is the capacitance at \\$vs=0\\$, and \\$m\\$ is the grading coefficient of the diode junction [3]\u2013[6].","part":"1"}],"links":{"documentLink":"/document/575678","pdfSize":"253KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"H. Sekiya, T. Watanabe, T. Suetsugu, and M. K. Kazimierczuk, \"Analysis and design of class DE amplifier with nonlinear shunt capacitance, \" 7th Int. Conf. Power Electronics and Drive Systems (PEDS '07), Thailand, Nov. 2007, pp. 937-942.","title":"Analysis and design of class DE amplifier with nonlinear shunt capacitance,","context":[{"sec":"sec1","text":"The class-DE power amplifier [1]\u2013[4][5] is one of the high-efficiency power amplifiers.","part":"1"},{"sec":"sec1","text":" The class-DE amplifiers analyzed until now have only the linear shunt capacitances [1]\u2013[2] or only the nonlinear ones [3]\u2013[4][5].","part":"1"},{"sec":"sec2","text":"Figure 1 shows the circuit topology of class-DE amplifier [1]\u2013[4][5].","part":"1"},{"sec":"sec2","text":" The output capacitances of the discrete MOSFETs are expressed as\n In (3), \\$v_{\\rm s}\\$ is the drain-to-source voltage, \\$V_{bi}\\$ is the built-in potential, which typically ranges from 0.5 to 0.9 V, \\$C_{j0}\\$ is the capacitance at \\$vs=0\\$, and \\$m\\$ is the grading coefficient of the diode junction [3]\u2013[4][6].","part":"1"},{"sec":"sec3c","text":" However, from numerical results, we can confirm that the effects of the shunt -capacitance nonlinearity on the relationship between \\$V_{L}\\$ and \\$V_{DD}\\$ can be ignored [1], [4].","part":"1"}],"links":{"documentLink":"/document/4487817","pdfSize":"1130KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"T. Ezawsa, H. Sekiya, and T. Yahagi, \"Design of class DE amplifier with nonlinear shunt capacitances for any output Q,\" IEICE Trans. Fundamentals, vol. E91-A, no. 4, pp.927-934, Apr. 2008.","title":"Design of class DE amplifier with nonlinear shunt capacitances for any output Q","context":[{"sec":"sec1","text":"The class-DE power amplifier [1]\u2013[5] is one of the high-efficiency power amplifiers.","part":"1"},{"sec":"sec1","text":" The class-DE amplifiers analyzed until now have only the linear shunt capacitances [1]\u2013[2] or only the nonlinear ones [3]\u2013[5].","part":"1"},{"sec":"sec2","text":"Figure 1 shows the circuit topology of class-DE amplifier [1]\u2013[5].","part":"1"},{"sec":"sec2","text":" The output capacitances of the discrete MOSFETs are expressed as\n In (3), \\$v_{\\rm s}\\$ is the drain-to-source voltage, \\$V_{bi}\\$ is the built-in potential, which typically ranges from 0.5 to 0.9 V, \\$C_{j0}\\$ is the capacitance at \\$vs=0\\$, and \\$m\\$ is the grading coefficient of the diode junction [3]\u2013[5][6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1093/ietfec/e91-a.4.927"},"refType":"biblio","id":"ref5"},{"order":"6","text":"T. Suetsugu and M. K. Kazimierczuk, \"Comparison of class-E amplifier with nonlinear and linear shunt capacitance,\" IEEE Trans.Circuits Syst.-I, vol. 50, no. 8, pp. 1089-1097, Aug 2003.","title":"Comparison of class-E amplifier with nonlinear and linear shunt capacitance","context":[{"sec":"sec2","text":" The output capacitances of the discrete MOSFETs are expressed as\n In (3), \\$v_{\\rm s}\\$ is the drain-to-source voltage, \\$V_{bi}\\$ is the built-in potential, which typically ranges from 0.5 to 0.9 V, \\$C_{j0}\\$ is the capacitance at \\$vs=0\\$, and \\$m\\$ is the grading coefficient of the diode junction [3]\u2013[6].","part":"1"},{"sec":"sec3d","text":"The input power is given by\n In (22), the supply current \\$I_{D}\\$ is expressed as the average of the supply current from the dc-voltage source \\$V_{DD}\\$, which is given by\n The output power \\$P_{o}\\$ is derived from (14) and (23) as\n On the other hand, \\$P_{o}\\$ is also derived from (20) as\n From (24) and (25), the following equation is obtained:\n Now we define the equivalent linear capacitance \\$C_{e{\\rm q}}\\$ as a linear shunt capacitance, which can be substituted for the nonlinear MOSFET output capacitance to satisfy the class-E ZVS/ZDS at the same values of \\$V_{DD}\\$ and \\$\\omega\\$ [6].","part":"1"},{"sec":"sec4","text":" Therefore, the parameter \\$C_{j0}\\$ of IRF 530 MOSFET is calculated [6] from the data sheet as\n The dc-supply voltage \\$V_{DD}\\$, the operating frequency \\$f\\$, the output resistance \\$R\\$, and the loaded quality factor \\$Q\\$ are specified as \\$V_{DD}=20\\$ V, \\$f=2\\$ MHz, \\$D=0.25\\$, and \\$Q=10\\$, respectively.","part":"1"}],"links":{"documentLink":"/document/1219568","pdfSize":"673KB"},"refType":"biblio","id":"ref6"}],"articleNumber":"5118401","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Design of class-DE amplifier with linear and nonlinear shunt capacitances for 25 % duty ratio","publisher":"IEEE","displayDocTitle":"Design of class-DE amplifier with linear and nonlinear shunt capacitances for 25 % duty ratio","htmlAbstractLink":"/document/5118401/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118401/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118401","openAccessFlag":"F","title":"Design of class-DE amplifier with linear and nonlinear shunt capacitances for 25 % duty ratio","contentTypeDisplay":"Conferences","mlTime":"PT0.059309S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118404,"references":[{"order":"1","text":"A. Lazar and L. T\u00f3th, \"Perfect recovery and sensitivity analysis of time encoded bandlimited signals,\" IEEE Trans. Circuits Syst. I, vol. 51, no. 10, pp. 2060-2073, Oct. 2004.","title":"Perfect recovery and sensitivity analysis of time encoded bandlimited signals","context":[{"sec":"sec1","text":"With this goal, in previous works, an Asynchronous \\$\\Sigma- \\Delta\\$ Modulation (ASDM) [1] was analysed, characterised encoding a single tone and compared with PWM [2].","part":"1"},{"sec":"sec2","text":"This section reviews some definitions to help understanding the notation used in this work, which was presented in [1] and already used in [2].","part":"1"},{"sec":"sec3","text":" Its simplest version (with no feedforward, called ASDM), was analysed [1], characterised and compared with PWM [2]; the results revealed that ASDM encodes single tones with lower tracking error than PWM, encoding at the same average OSwR and decoding with the same TDM.","part":"1"},{"sec":"sec3a","text":"ASDM can be interpreted as an oscillator which supplies pulses (a discrete-amplitude signal) whose time-lengths (i.e. their edges) depend upon the input signal integral [1], so that the (output) discrete-amplitude signal withholds input signal baseband spectral content.","part":"1"},{"sec":"sec4a","text":"The expression (4), encoded signal's period when encoding a constant signal \\$x(t)=d\\$ with hysteresis width \\$\\delta\\$, was originally derived [1] for bipolar ASDMs (the subscript \\$b\\$ stands for bipolar).","part":"1"}],"links":{"documentLink":"/document/1344228","pdfSize":"548KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Garcia i Tormo, E. Alarcon, A. Poveda, and F. Guinjoan, \"Low-OSR asynchronous \u03a3-\u0394 modulation high-order buck converter for efficient wideband switching amplification,\" in Proc. IEEE International Symposium on Circuits and Systems ISCAS 2008, 18-21 May 2008, p. 4pp.","title":"Low-OSR asynchronous \u03a3-\u0394 modulation high-order buck converter for efficient wideband switching amplification","context":[{"sec":"sec1","text":"With this goal, in previous works, an Asynchronous \\$\\Sigma- \\Delta\\$ Modulation (ASDM) [1] was analysed, characterised encoding a single tone and compared with PWM [2].","part":"1"},{"sec":"sec2","text":"This section reviews some definitions to help understanding the notation used in this work, which was presented in [1] and already used in [2].","part":"1"},{"sec":"sec3","text":" Its simplest version (with no feedforward, called ASDM), was analysed [1], characterised and compared with PWM [2]; the results revealed that ASDM encodes single tones with lower tracking error than PWM, encoding at the same average OSwR and decoding with the same TDM.","part":"1"}],"links":{"documentLink":"/document/4541888","pdfSize":"1010KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Z. Song and D. Sarwate, \"The frequency spectrum of pulsewidth modulated signals,\" Signal Processing, vol. 83, pp. 2227-2258, 2003.","title":"The frequency spectrum of pulsewidth modulated signals","context":[{"sec":"sec5","text":" Despite only random signals have been considered in this work, it is still possible to calculate their spectrum [3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0165-1684(03)00164-6"},"refType":"biblio","id":"ref3"},{"order":"4","text":"V. Nguyen and C. Lee, \"Tracking control of buck converter using sliding-mode with adaptive hysteresis,\" in Proc. th Annual IEEE Power Electronics Specialists Conference PESC '95 Record, vol. 2, 18-22 June 1995, pp. 1086-1093.","title":"Tracking control of buck converter using sliding-mode with adaptive hysteresis","context":[],"links":{"documentLink":"/document/474950","pdfSize":"705KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"E. Roza, \"Analog-to-digital conversion via duty-cycle modulation,\" IEEE Trans. Circuits Syst. II, vol. 44, no. 11, pp. 907-914, 1997.","title":"Analog-to-digital conversion via duty-cycle modulation","context":[],"links":{"documentLink":"/document/644044","pdfSize":"240KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"V. Yousefzadeh, E. Alarcon, and D. Maksimovic, \"Band separation and efficiency optimization in linear-assisted switching power amplifiers,\" in Proc. 37th IEEE Power Electronics Specialists Conference PESC '06, 2006, pp. 1-7.","context":[],"refType":"biblio","id":"ref6"}],"articleNumber":"5118404","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Design-oriented characterisation of adaptive asynchronous \u03a3\u0394 modulation switching power amplifiers for bandlimited signals","publisher":"IEEE","displayDocTitle":"Design-oriented characterisation of adaptive asynchronous \u03a3\u0394 modulation switching power amplifiers for bandlimited signals","htmlAbstractLink":"/document/5118404/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118404/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118404","openAccessFlag":"F","title":"Design-oriented characterisation of adaptive asynchronous \u03a3\u0394 modulation switching power amplifiers for bandlimited signals","contentTypeDisplay":"Conferences","mlTime":"PT0.099965S","lastupdate":"2021-12-16","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118408,"references":[{"order":"1","text":"C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.","title":"Analog VLSI and Neural Systems","context":[{"sec":"sec1","text":"Many VLSI models of spiking neurons have been developed in the past [1]\u2013[9], and many are still being actively investigated [10]-[13].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Mahowald and R. Douglas, \"A silicon neuron,\" Nature, vol. 354, pp. 515-518, 1991.","title":"A silicon neuron","context":[{"sec":"sec1","text":"Many VLSI models of spiking neurons have been developed in the past [1]\u2013[2][9], and many are still being actively investigated [10]-[13].","part":"1"},{"sec":"sec1","text":"There is a class of VLSI conductance-based silicon neurons that has been proposed in the past [2], [6], [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1038/354515a0"},"refType":"biblio","id":"ref2"},{"order":"3","text":"A. van Schaik, \"Building blocks for electronic spiking neural networks,\" Neural Networks, vol. 14, no. 6-7, pp. 617-628, Jul-Sep 2001.","title":"Building blocks for electronic spiking neural networks","context":[{"sec":"sec1","text":"Many VLSI models of spiking neurons have been developed in the past [1]\u2013[3][9], and many are still being actively investigated [10]-[13].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0893-6080(01)00067-3"},"refType":"biblio","id":"ref3"},{"order":"4","text":"K. Hynna and K. Boahen, \"Space-rate coding in an adaptive silicon neuron,\" Neural Networks, vol. 14, pp. 645-656, 2001.","title":"Space-rate coding in an adaptive silicon neuron","context":[{"sec":"sec1","text":"Many VLSI models of spiking neurons have been developed in the past [1]\u2013[4][9], and many are still being actively investigated [10]-[13].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0893-6080(01)00082-X"},"refType":"biblio","id":"ref4"},{"order":"5","text":"G. Indiveri, \"A low-power adaptive integrate-and-fire neuron circuit,\" in Proc. IEEE International Symposium on Circuits and Systems. IEEE, May 2003, pp. IV-820-IV-823.","context":[{"sec":"sec1","text":"Many VLSI models of spiking neurons have been developed in the past [1]\u2013[5][9], and many are still being actively investigated [10]-[13].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"L. Alvado, J. Tomas, S. Saighi, S. Renaud-Le Masson, T. Bal, A. Destexhe, and G. Le Masson, \"Hardware computation of conductance-based neuron models,\" Neurocomputing, vol. 58-60, pp. 109-115, 2004.","title":"Hardware computation of conductance-based neuron models","context":[{"sec":"sec1","text":"Many VLSI models of spiking neurons have been developed in the past [1]\u2013[6][9], and many are still being actively investigated [10]-[13].","part":"1"},{"sec":"sec1","text":"There is a class of VLSI conductance-based silicon neurons that has been proposed in the past [2], [6], [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.neucom.2004.01.030"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M. Simoni, G. Cymbalyuk, M. Sorensen, and S. Calabrese, R.L. DeWeerth, \"A multiconductance silicon neuron with biologically matched dynamics,\" IEEE Transactions on Biomedical Engineering, vol. 51, no. 2, pp. 342-354, February 2004.","title":"A multiconductance silicon neuron with biologically matched dynamics","context":[{"sec":"sec1","text":"Many VLSI models of spiking neurons have been developed in the past [1]\u2013[7][9], and many are still being actively investigated [10]-[13].","part":"1"},{"sec":"sec1","text":"There is a class of VLSI conductance-based silicon neurons that has been proposed in the past [2], [6], [7].","part":"1"}],"links":{"documentLink":"/document/1262112","pdfSize":"1563KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Schemmel, K. Meier, and E. Mueller, \"A new VLSI model of neural microcircuits including spike time dependent plasticity,\" in Proceedings of the IEEE International Joint Conference on Neural Networks, vol. 3. IEEE, July 2004, pp. 1711-1716.","title":"A new VLSI model of neural microcircuits including spike time dependent plasticity","context":[{"sec":"sec1","text":"Many VLSI models of spiking neurons have been developed in the past [1]\u2013[8][9], and many are still being actively investigated [10]-[13].","part":"1"}],"links":{"documentLink":"/document/1380861","pdfSize":"573KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"J. Arthur and K. Boahen, \"Recurrently connected silicon neurons with active dendrites for one-shot learning,\" in IEEE International Joint Conference on Neural Networks, vol. 3, July 2004, pp. 1699-1704.","title":"Recurrently connected silicon neurons with active dendrites for one-shot learning","context":[{"sec":"sec1","text":"Many VLSI models of spiking neurons have been developed in the past [1]\u2013[9], and many are still being actively investigated [10]-[13].","part":"1"},{"sec":"sec1","text":" The circuit uses a current-mode approach, similar to that proposed in [9], [12], but rather than using conventional log-domain filters [20], it uses the diff-pair integrator (DPI) [21] for implementing tunable dynamic conductances.","part":"1"},{"sec":"sec1","text":" The subthreshold log-domain circuits used in [9], [12] require p-FETs with isolated wells, while the DPI filters can be implemented using both n-type and p-type variants of the circuit, and can be designed with more compact layouts.","part":"1"}],"links":{"documentLink":"/document/1380858","pdfSize":"471KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"E. Farquhar and P. Hasler, \"A bio-physically inspired silicon neuron,\" IEEE Transactions on Circuits and Systems I, vol. 52, no. 3, pp. 477-488, March 2005.","title":"A bio-physically inspired silicon neuron","context":[{"sec":"sec1","text":"Many VLSI models of spiking neurons have been developed in the past [1]\u2013[9], and many are still being actively investigated [10]-[13].","part":"1"},{"sec":"sec1","text":" A new generation of bio-physically realistic circuits has been recently proposed [10], [11], which emulates the dynamics of neuronal proteic channels, reproduces faithful action potential traces, and use a considerable lower number of transistors per neuron model.","part":"1"}],"links":{"documentLink":"/document/1406175","pdfSize":"791KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"K. M. Hynna and K. Boahen, \"Neuronal ion-channel dynamics in silicon,\" in 2006 IEEE International Symposium on Circuits and Systems, May 2006, pp. 3614-3617.","title":"Neuronal ion-channel dynamics in silicon","context":[{"sec":"sec1","text":"Many VLSI models of spiking neurons have been developed in the past [1]\u2013[9], and many are still being actively investigated [10]-[11][13].","part":"1"},{"sec":"sec1","text":" A new generation of bio-physically realistic circuits has been recently proposed [10], [11], which emulates the dynamics of neuronal proteic channels, reproduces faithful action potential traces, and use a considerable lower number of transistors per neuron model.","part":"1"}],"links":{"documentLink":"/document/1693409","pdfSize":"3345KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"J. Arthur and K. Boahen, \"Synchrony in silicon: The gamma rhythm,\" IEEE Transactions on Neural Networks, vol. 18, pp. 1815-1825, 2007.","title":"Synchrony in silicon: The gamma rhythm","context":[{"sec":"sec1","text":"Many VLSI models of spiking neurons have been developed in the past [1]\u2013[9], and many are still being actively investigated [10]-[12][13].","part":"1"},{"sec":"sec1","text":" The circuit uses a current-mode approach, similar to that proposed in [9], [12], but rather than using conventional log-domain filters [20], it uses the diff-pair integrator (DPI) [21] for implementing tunable dynamic conductances.","part":"1"},{"sec":"sec1","text":" The subthreshold log-domain circuits used in [9], [12] require p-FETs with isolated wells, while the DPI filters can be implemented using both n-type and p-type variants of the circuit, and can be designed with more compact layouts.","part":"1"}],"links":{"documentLink":"/document/4359185","pdfSize":"1592KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"J. Wijekoon and P. Dudek, \"Compact silicon neuron circuit with spiking and bursting behaviour,\" Neural Networks, vol. 21, no. 2-3, pp. 524-534, March-April 2008.","title":"Compact silicon neuron circuit with spiking and bursting behaviour","context":[{"sec":"sec1","text":"Many VLSI models of spiking neurons have been developed in the past [1]\u2013[9], and many are still being actively investigated [10]-[13].","part":"1"},{"sec":"sec1","text":"It has been recently argued however that simple I&F models do not produce a rich enough range of behaviors useful for investigating the computational properties of large neural networks, thus compromising the usefulness of ded- icated hardware implementations [13], [16], [17].","part":"1"},{"sec":"sec1","text":" Wijekoon and Dudek recently proposed an alternative phenomenological VLSI model, loosely based on the Izhikevich model [16], which can produce a wide range of spiking patterns, using a very small number of transistors [13].","part":"1"},{"sec":"sec3","text":" Wijekoon and Dudek report 8.5pJ/spike [13]), and to our knowledge, this is the best figure ever reported.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.neunet.2007.12.037"},"refType":"biblio","id":"ref13"},{"order":"14","text":"E. Chicca, A. M. Whatley, V. Dante, P. Lichtsteiner, T. Delbr\u00fcck, P. Del Giudice, R. J. Douglas, and G. Indiveri, \"A multi-chip pulse-based neuromorphic infrastructure and its application to a model of orientation selectivity,\" IEEE Transactions on Circuits and Systems I, Regular Papers, vol. 5, no. 54, pp. 981-993, 2007.","title":"A multi-chip pulse-based neuromorphic infrastructure and its application to a model of orientation selectivity","context":[{"sec":"sec1","text":" In these systems, the strategy used to connect multiple neurons with each other is to use asynchronous digital circuits that map and route the spikes as they are generated to other neurons on different chips or other areas of the same chip/wafer [14], [15].","part":"1"}],"links":{"documentLink":"/document/4195627","pdfSize":"2016KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"J. Schemmel, J. Fieres, and K. Meier, \"Wafer-scale integration of analog neural networks,\" in Proceedings of the IEEE International Joint Conference on Neural Networks, 2008, (In Press).","title":"Wafer-scale integration of analog neural networks","context":[{"sec":"sec1","text":" In these systems, the strategy used to connect multiple neurons with each other is to use asynchronous digital circuits that map and route the spikes as they are generated to other neurons on different chips or other areas of the same chip/wafer [14], [15].","part":"1"}],"links":{"documentLink":"/document/4633828","pdfSize":"1008KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"E. Izhikevich, \"Simple model of spiking neurons,\" IEEE Transactions on Neural Networks, vol. 14, no. 6, pp. 1569-1572, 2003.","title":"Simple model of spiking neurons","context":[{"sec":"sec1","text":"It has been recently argued however that simple I&F models do not produce a rich enough range of behaviors useful for investigating the computational properties of large neural networks, thus compromising the usefulness of ded- icated hardware implementations [13], [16], [17].","part":"1"},{"sec":"sec1","text":" Wijekoon and Dudek recently proposed an alternative phenomenological VLSI model, loosely based on the Izhikevich model [16], which can produce a wide range of spiking patterns, using a very small number of transistors [13].","part":"1"},{"sec":"sec1","text":"In addition to the conductance-based behavior, the circuit implements a series of functionalities which reproduce many important features observed in real neurons: a positive-feedback mechanism, which reproduces the effect of Sodium activation and inactivation channels in real neurons; a refractory period mechanism for limiting the maximum possible firing rate of the neuron; and a spike-frequency adaptation mechanism, which effectively introduces a second slow variable in the model, potentially allowing for subthreshold resonances and oscillatory behaviors [16].","part":"1"}],"links":{"documentLink":"/document/1257420","pdfSize":"381KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"R. Brette and W. Gerstner, \"Adaptive exponential integrate-and-fire model as an effective description of neuronal activity,\" Journal of Neurophysiology, vol. 94, pp. 3637-3642, 2005.","title":"Adaptive exponential integrate-and-fire model as an effective description of neuronal activity","context":[{"sec":"sec1","text":"It has been recently argued however that simple I&F models do not produce a rich enough range of behaviors useful for investigating the computational properties of large neural networks, thus compromising the usefulness of ded- icated hardware implementations [13], [16], [17].","part":"1"},{"sec":"sec4","text":"Although we have not yet demonstrated that the proposed circuits can produce oscillatory behaviors, such as bursting activation patterns, the positive feedback and the spike frequency adaptation mechanisms implemented make this VLSI model equivalent to the \u201cadaptive exponential integrate-and-fire\u201d (aEIF) model recently proposed in [17].","part":"1"},{"sec":"sec4","text":" In [17] the authors demonstrate that aEIF models can accurately predict the spike trains of detailed Hodgkin-Huxley type models, driven by realistic conductance-based synaptic inputs.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1152/jn.00686.2005"},"refType":"biblio","id":"ref17"},{"order":"18","text":"G. Indiveri, E. Chicca, and R. Douglas, \"A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity,\" IEEE Transactions on Neural Networks, vol. 17, no. 1, pp. 211-221, Jan 2006.","title":"A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity","context":[{"sec":"sec1","text":"We propose a phenomenological silicon neuron circuit, based on a variant of a low-power I&F model [18], which is conductance-based, compact, real-time (with bio-physically realistic temporal dynamics), and compatible with the asynchronous Address-Event Representation (AER) [19].","part":"1"}],"links":{"documentLink":"/document/1593704","pdfSize":"545KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"K. A. Boahen, \"Point-to-point connectivity between neuromorphic chips using address-events,\" IEEE Transactions on Circuits and Systems II, vol. 47, no. 5, pp. 416-34, 2000.","title":"Point-to-point connectivity between neuromorphic chips using address-events","context":[{"sec":"sec1","text":"We propose a phenomenological silicon neuron circuit, based on a variant of a low-power I&F model [18], which is conductance-based, compact, real-time (with bio-physically realistic temporal dynamics), and compatible with the asynchronous Address-Event Representation (AER) [19].","part":"1"}],"links":{"documentLink":"/document/842110","pdfSize":"876KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"D. R. Frey, \"Log-domain filtering: An approach to current-mode filtering,\" IEE Proceedings G: Circuits, Devices and Systems, vol. 140, no. 6, pp. 406-416, December 1993.","title":"Log-domain filtering: An approach to current-mode filtering","context":[{"sec":"sec1","text":" The circuit uses a current-mode approach, similar to that proposed in [9], [12], but rather than using conventional log-domain filters [20], it uses the diff-pair integrator (DPI) [21] for implementing tunable dynamic conductances.","part":"1"},{"sec":"sec1","text":" An additional advantage of the DPI circuit over the standard current-mode log-domain circuit [20], is given by the possibility to control the circuit's gain with an additional independent bias voltage.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-g-2.1993.0066","pdfSize":"870KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"C. Bartolozzi, S. Mitra, and G. Indiveri, \"An ultra low power current-mode filter for neuromorphic systems and biomedical signal processing,\" in IEEE Proceedings on Biomedical Circuits and Systems 4BioCAS06), 2006, pp. 130-133.","title":"An ultra low power current-mode filter for neuromorphic systems and biomedical signal processing","context":[{"sec":"sec1","text":" The circuit uses a current-mode approach, similar to that proposed in [9], [12], but rather than using conventional log-domain filters [20], it uses the diff-pair integrator (DPI) [21] for implementing tunable dynamic conductances.","part":"1"},{"sec":"sec2","text":"An input DPI circuit [21] (M1-M4,M22), which models the neuron's leak conductance, and provides exponential subthreshold dynamics in response to constant input currents.","part":"1"}],"links":{"documentLink":"/document/4600325","pdfSize":"463KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"C. Bartolozzi and G. Indiveri, \"Synaptic dynamics in analog VLSI,\" Neural Computation, vol. 19, no. 10, pp. 2581-2603, Oct 2007.","title":"Synaptic dynamics in analog VLSI","context":[{"sec":"sec1","text":" A detailed analysis of both circuits and advantages of one over the other is presented in [22].","part":"1"}],"links":{"documentLink":"/document/6795752","pdfSize":"1905KB"},"refType":"biblio","id":"ref22"},{"order":"23","text":"S.-C. Liu, J. Kramer, G. Indiveri, T. Delbr\u00fcck, and R. Douglas, Analog VLSI:Circuits and Principles. MIT Press, 2002.","title":"Analog VLSI:Circuits and Principles","context":[{"sec":"sec2a","text":"The subthreshold behavior of the neuron can be derived analytically, by assuming that the relevant transistors operate in the weak-inversion (or subthreshold) regime [23].","part":"1"},{"sec":"sec2a","text":" In weak-inversion, the drain current of a saturated n-FET changes exponentially with its gate voltage [23].","part":"1"},{"sec":"sec2a","text":" In particular: where \\$I_{0}\\$ is the n-FET's leakage current, K is the subthreshold slope factor and \\$U_{T}\\$ is the thermal voltage [23].","part":"1"}],"refType":"biblio","id":"ref23"}],"articleNumber":"5118408","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A current-mode conductance-based silicon neuron for address-event neuromorphic systems","publisher":"IEEE","displayDocTitle":"A current-mode conductance-based silicon neuron for address-event neuromorphic systems","htmlAbstractLink":"/document/5118408/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118408/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118408","openAccessFlag":"F","title":"A current-mode conductance-based silicon neuron for address-event neuromorphic systems","contentTypeDisplay":"Conferences","mlTime":"PT0.485415S","lastupdate":"2021-09-25","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118409,"references":[{"order":"1","text":"F. S. Werblin and J. E. Dowling, \"Organization of the retina of the mudpuppy, Necturus maculosus. II. Intracellular recording,\" Journal of Neurophysiology, vol. 32, no. 3, pp. 339-55, 1969.","title":"Organization of the retina of the mudpuppy, Necturus maculosus. II. Intracellular recording","context":[{"sec":"sec1","text":" A qualitative description of the physiological functions of salamander retina (SR) was first proposed by Werblin and Dowling in 1969 [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"J. L. Teeters, F. H. Eeckman and F. S. Werblin, \"A Computer model to visualize change sensitive responses in the salamander retina,\" Visual Structures and Integrated Functions, Springer-Verlag, pp.59-73, 1991.","title":"A Computer model to visualize change sensitive responses in the salamander retina","context":[{"sec":"sec1","text":" In 1991, Teeters and coworkers proposed a model of the salamander retina, called the pipeline image processing engine (PIPE), which was capable to quantitatively described the dynamic properties of individual retinal cells in response to moving stimuli [2].","part":"1"},{"sec":"sec1","text":"In this study, we designate to employ the multilayer CNN approach to emulate the salamander retina (SR) based on the PIPE model [2].","part":"1"},{"sec":"sec2a","text":"The block diagram of PIPE is shown in Fig. 1 [2].","part":"1"},{"sec":"sec2a3","text":"The first application of EM in the model is to integrate two filters [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-84545-1_3"},"refType":"biblio","id":"ref2"},{"order":"3","text":"T. Roska and L. O. Chua \"The CNN universal machine: an analogic array computer,\" IEEE Trans. Circuits and System II, vol. 40, pp. 163-173, 1993.","title":"The CNN universal machine: An analogic array computer","context":[{"sec":"sec1","text":" On the other hand, a multi-layer cellular neural network (MLCNN) model framework was proposed to model retina [3].","part":"1"}],"links":{"documentLink":"/document/222815","pdfSize":"1230KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"B. Roska and F. S. Werblin, \"Vertical interactions across ten parallel stacked representations in mammalian retina,\" Nature, vol. 410, pp. 583-587, 2001.","title":"Vertical interactions across ten parallel stacked representations in mammalian retina","context":[{"sec":"sec1","text":" Later, a thorough study has been performed on rabbit retina and the variety of different ganglion cells have been studied [4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1038/35069068"},"refType":"biblio","id":"ref4"},{"order":"5","text":"L. O. Chua and L. Yang, \"Cellular neural networks: Theory,\" IEEE Trans. Circuits and System, vol. 35, pp. 1257-1272, 1988.","title":"Cellular neural networks: Theory","context":[{"sec":"sec1","text":"The cellular neural network (CNN) was first proposed in 1988 [5], and has been widely applied in video processing and biological researches in recent years [6], [7].","part":"1"},{"sec":"sec1","text":" The cells are arranged in a 2D grid, function separately, and interact locally with their neighbor cells with characterized templates [5].","part":"1"}],"links":{"documentLink":"/document/7600","pdfSize":"1202KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"C. W. Chen, L. Chen and J. Luo \"A cellular neural network for clustering-based adaptive quantization in subband video compression,\" IEEE Trans. Circuits and Systems, vol. 6, pp. 688-692, 1996.","title":"A cellular neural network for clustering-based adaptive quantization in subband video compression","context":[{"sec":"sec1","text":"The cellular neural network (CNN) was first proposed in 1988 [5], and has been widely applied in video processing and biological researches in recent years [6], [7].","part":"1"}],"links":{"documentLink":"/document/544741","pdfSize":"867KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"L. Yao, J. Liu, Y. Xie and L. Pei, \"Medical image segmentation based on cellular neural network,\" Science in China Series F: Information Sciences, vol. 44, pp. 68-72, 2001.","title":"Medical image segmentation based on cellular neural network","context":[{"sec":"sec1","text":"The cellular neural network (CNN) was first proposed in 1988 [5], and has been widely applied in video processing and biological researches in recent years [6], [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF02713941"},"refType":"biblio","id":"ref7"},{"order":"8","text":"L O. Chua and P. Thiran, \"An analytic method for designing simple cellular neural networks,\" IEEE Trans. Circuits and System, vol. 38, pp. 1332-1341, 1991.","title":"An analytic method for designing simple cellular neural networks","context":[{"sec":"sec1","text":" The design methods for CNN templates can be divided into three categories, namely (1) analytic methods [8], (2) local learning [9], and (3) global learning algorithms [10].","part":"1"},{"sec":"sec2a2","text":"By using the analytic method [8], four inequalities (1)\u2013(4) are derived separately as\n Since these inequalities lead to infinite solutions, we set \\$i=1\\$ and the other parameters can be solved as \\$a=\\$ 1and \\$b=1\\$.","part":"1"}],"links":{"documentLink":"/document/99162","pdfSize":"615KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"C. Guzelis and S. Karamahmut, \"Recurrent perception learning algorithm for completely stable cellular neural networks,\" 1th IEEE international workshop on Cellular Neural Network and their Applications, pp. 177-182, 1994.","title":"Recurrent perception learning algorithm for completely stable cellular neural networks","context":[{"sec":"sec1","text":" The design methods for CNN templates can be divided into three categories, namely (1) analytic methods [8], (2) local learning [9], and (3) global learning algorithms [10].","part":"1"}],"links":{"documentLink":"/document/381688","pdfSize":"345KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"T. Kozek, T. Roska and L. O. Choa, \"Genetic algorithm for CNN template learning,\" IEEE Trans. Circuit and System, vol. 40, pp.392-402, 1993.","title":"Genetic algorithm for CNN template learning","context":[{"sec":"sec1","text":" The design methods for CNN templates can be divided into three categories, namely (1) analytic methods [8], (2) local learning [9], and (3) global learning algorithms [10].","part":"1"}],"links":{"documentLink":"/document/238343","pdfSize":"954KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"C. N. Lin, S. N. Yu and W. C. Chuang, \"Embedding of multiple functions into a single cellular neural network: an image filtering prospective,\" 9th IEEE international workshop on Cellular Neural Network and their Applications, pp. 166-169, 2005.","title":"Embedding of multiple functions into a single cellular neural network: An image filtering prospective","context":[{"sec":"sec1","text":" Beside, the embedding method [11] can integrate multiple CNN functions into a CNN to reduce the circuit complexity.","part":"1"},{"sec":"sec2a3","text":"The embedding method (EM) [11] can successfully integrate two regular CNN functions into a single CNN.","part":"1"},{"sec":"sec2a3","text":"By using the case 3 in the embedding method [11], the templates can be embedded as below.","part":"1"}],"links":{"documentLink":"/document/1543187","pdfSize":"1580KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"D. Balya, B. Roska, T. Roska and F. S. Werblin, \"A CNN framework for modeling parallel processing in a mammalian retina,\" International Journal of Circuit Theory and Applications, vol. 30, pp.363-393, 2002.","title":"A CNN framework for modeling parallel processing in a mammalian retina","context":[{"sec":"sec1","text":" [12] exploited back-propagation neural networks to calculate the template parameters for a rabbit retina model using CNN.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/cta.204"},"refType":"biblio","id":"ref12"},{"order":"13","text":"C. C. Lee and J. P. Gyvez, \"Color image processing in a cellular neural-network environment,\" IEEE Trans. Neural Networks, vol. 7, pp. 1086-1098, 1996.","title":"Color image processing in a cellular neural-network environment","context":[{"sec":"sec2a1","text":"The average filter belongs to the conventional linear one-step filters [13].","part":"1"}],"links":{"documentLink":"/document/536306","pdfSize":"2287KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"Z. Nagy and P. Szolgay, \"Configurable multilayer CNN-UM emulator on FPGA,\" IEEE Trans. Circuits and Systems I, vol. 50(6), pp. 774-778, 2003.","title":"Configurable multilayer CNN-UM emulator on FPGA","context":[{"sec":"sec3c","text":"The Falcon multilayer architecture [14] realized with the multimedia development board of Virtex-300 (Xilinx, Inc., San Jose, CA) was applied to implement the MLCNN SR model.","part":"1"},{"sec":"sec3c","text":" To compare the performance of the proposed method with regular personal computer (PC), the numbers of iterations performed in a second were measured by using three test images of different size and tested with the multimedia board (FPGA) using Falcon structure (50 MHz) [14] and a PC (Pentium 4 (3.2G)).","part":"1"}],"links":{"documentLink":"/document/1208620","pdfSize":"530KB"},"refType":"biblio","id":"ref14"}],"articleNumber":"5118409","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Emulation of salamander retina with multilayer neural network","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118409/","displayDocTitle":"Emulation of salamander retina with multilayer neural network","isConference":true,"htmlLink":"/document/5118409/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5118409","openAccessFlag":"F","title":"Emulation of salamander retina with multilayer neural network","contentTypeDisplay":"Conferences","mlTime":"PT0.127284S","lastupdate":"2021-12-11","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118410,"references":[{"order":"1","text":"X. Zhang and K. K. Parhi, \"Implementation approaches for the Advanced Encryption Standard algorithm,\" IEEE Circuits Syst. Mag., vol. 2, no. 4, pp. 24-46, Fourth Quarter 2002.","title":"Implementation approaches for the Advanced Encryption Standard algorithm","context":[{"sec":"sec1","text":" Many CSE techniques [1]\u2013[10] were proposed to obtain efficient AES implementations.","part":"1"},{"sec":"sec3a","text":"MC + (IMC-MC) [1], [3]\u2013[5], [7], [10]:\n.","part":"1"},{"sec":"sec3a","text":"Tables I and II compare our MC, IMC and MC+IMC for one state column with those in [1]\u2013[5], [7], [9], [10].","part":"1"}],"links":{"documentLink":"/document/1173133","pdfSize":"340KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"-, \"High-speed VLSI architectures for the AES algorithm,\" IEEE Trans. VLSI Syst., vol. 12, no. 9, pp. 957-967, Sep. 2004.","title":"High-speed VLSI architectures for the AES algorithm","context":[{"sec":"sec1","text":" Many CSE techniques [1]\u2013[2][10] were proposed to obtain efficient AES implementations.","part":"1"},{"sec":"sec3a","text":"MC. (IMC/MC) [2], [3], [9], [10]:\n.","part":"1"},{"sec":"sec3a","text":"Tables I and II compare our MC, IMC and MC+IMC for one state column with those in [1]\u2013[2][5], [7], [9], [10].","part":"1"},{"sec":"sec4","text":" It has been shown that composite field inversion outperforms LUT-based methods in both area and CPD [2], [5], [7].","part":"1"}],"links":{"documentLink":"/document/1327632","pdfSize":"555KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"V. Fischer, M. Drutarovsk\u00fd, P. Chodowiec, and F. Gramain, \"InvMix-Column decomposition and multilevel resource sharing in AES implementations,\" IEEE Trans. VLSI Syst., vol. 13, no. 8, pp. 989-992, Aug. 2005.","title":"InvMix-Column decomposition and multilevel resource sharing in AES implementations","context":[{"sec":"sec1","text":" Many CSE techniques [1]\u2013[3][10] were proposed to obtain efficient AES implementations.","part":"1"},{"sec":"sec3a","text":"MC + (IMC-MC) [1], [3]\u2013[5], [7], [10]:\n.","part":"1"},{"sec":"sec3a","text":"MC. (IMC/MC) [2], [3], [9], [10]:\n.","part":"1"},{"sec":"sec3a","text":"Tables I and II compare our MC, IMC and MC+IMC for one state column with those in [1]\u2013[3][5], [7], [9], [10].","part":"1"}],"links":{"documentLink":"/document/1512188","pdfSize":"183KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S.-F. Hsiao and M.-C. Chen, \"Efficient substructure sharing methods for optimising the inner-product operations in Rijndael Advanced Encryption Standard,\" IEE Proc.-Comput. Digit. Tech., vol. 152, no. 5, pp. 653-665, Sep. 2005.","title":"Efficient substructure sharing methods for optimising the inner-product operations in Rijndael Advanced Encryption Standard","context":[{"sec":"sec1","text":" Many CSE techniques [1]\u2013[4][10] were proposed to obtain efficient AES implementations.","part":"1"},{"sec":"sec3a","text":"MC + (IMC-MC) [1], [3]\u2013[4][5], [7], [10]:\n.","part":"1"},{"sec":"sec3a","text":"Tables I and II compare our MC, IMC and MC+IMC for one state column with those in [1]\u2013[4][5], [7], [9], [10].","part":"1"},{"sec":"sec4a","text":" We first compare our results of each step with [4], [7], [10] since they use the same composite field.","part":"1"},{"sec":"sec4a","text":" Table IV also compares our overall area and CPD for SB, ISB, and SB+ISB based on polynomial basis with those in [4], [5], [7], [8], [10], the best results using polynomial basis to our knowledge.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cdt:20045152","pdfSize":"354KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S.-F. Hsiao, M.-C. Chen, M.-Y. Tsai, and C.-C. Lin, \"System-on-chip implementation of the whole Advanced Encryption Standard processor using reduced XOR-based sum-of-product operations,\" IEE Proc. Inf. Secur., vol. 152, no. 1, pp. 21-30, Oct. 2005.","title":"System-on-chip implementation of the whole Advanced Encryption Standard processor using reduced XOR-based sum-of-product operations","context":[{"sec":"sec1","text":" Many CSE techniques [1]\u2013[5][10] were proposed to obtain efficient AES implementations.","part":"1"},{"sec":"sec3a","text":"MC + (IMC-MC) [1], [3]\u2013[5], [7], [10]:\n.","part":"1"},{"sec":"sec3a","text":"Tables I and II compare our MC, IMC and MC+IMC for one state column with those in [1]\u2013[5], [7], [9], [10].","part":"1"},{"sec":"sec4","text":" It has been shown that composite field inversion outperforms LUT-based methods in both area and CPD [2], [5], [7].","part":"1"},{"sec":"sec4a","text":" Table IV also compares our overall area and CPD for SB, ISB, and SB+ISB based on polynomial basis with those in [4], [5], [7], [8], [10], the best results using polynomial basis to our knowledge.","part":"1"},{"sec":"sec4a","text":" Note that [7] provides only the numbers for SB+ISB, [8] provides only the numbers for SB, and [5] does not provide the numbers for SB+ISB.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-ifs:20055005","pdfSize":"352KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"D. Canright, \"A very compact Rijndael S-box,\" in Proc. Int. Workshop Cryptographic Hardware and Embedded Systems (CHES'05), ser. Lecture Notes in Computer Science, vol. 3659. Edinburgh, Scotland: Springer, Aug. 2005, pp. 441-455, Tech. Rep. NPS-MA-05-001, Naval Postgraduate School, Monterey, CA.","title":"A very compact Rijndael S-box","context":[{"sec":"sec1","text":" Many CSE techniques [1]\u2013[6][10] were proposed to obtain efficient AES implementations.","part":"1"},{"sec":"sec4a","text":" For all the designs, gate level optimization by introducing NAND/NOR gates [6] is not used, and the 16 MUX gates needed for encryption/decryption selection in SB+ISB are not included.","part":"1"},{"sec":"sec4b","text":"By using normal basis, smaller area was achieved in [6] for SB than those using polynomial basis.","part":"1"},{"sec":"sec4b","text":" In [6], the multiplicative inverse over GF(28) is computed in three steps: first an \\$8 \\times 8\\$ isomorphic mapping matrix \\$X^{-1}\\$ from GF(28) to GF \\$(((2^{2})^{2})^{2})\\$, then inverse over GF \\$(((2^{2})^{2})^{2})\\$, and finally an \\$8\\times 8\\$ isomorphic mapping matrix \\$X\\$ from GF \\$(((2^{2})^{2})^{2})\\$ to GF(28).","part":"1"},{"sec":"sec4b","text":" Instead of using greedy algorithms, a brute force \u201ctree search\u201d CSE algorithm [6] was applied to the following mappings: \\$X\\$ and its inverse \\$X^{-1}\\$ as well as \\$MX\\$ and \\$(MX)^{-1}\\$.","part":"1"},{"sec":"sec4b","text":"Since the inverse over GF \\$(((2^{2})^{2})^{2})\\$ cannot be optimized by CSE, we apply our DACSE algorithm to all the mappings in SB, ISB and SB+ISB, and compare the results with those by the brute force algorithm [6] and our previous work [10] in Table V.","part":"1"},{"sec":"sec4b","text":" Note that the CPDs for these mappings are not available in [6].","part":"1"},{"sec":"sec4b","text":" Besides better area performance, our DACSE algorithm has smaller computational complexity than the brute force algorithm in [6].","part":"1"},{"sec":"sec4b","text":" Most of our results are obtained in seconds while the algorithm in [6] may need weeks to finish.","part":"1"},{"sec":"sec4b","text":"Using the design for the inverse over GF \\$(((2^{2})^{2})^{2})\\$ from [6], we obtain our designs for SB, ISB, and SB+ISB using normal basis.","part":"1"},{"sec":"sec4b","text":" Compared with [6], our designs for SB and SB+ISB require one and three fewer XOR gates, respectively.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"S.-F. Hsiao, M.-C. Chen, and C.-S. Tu, \"Memory-free low-cost designs of Advanced Encryption Standard using common subexpression elimination for subfunctions in transformations,\" IEEE Trans. Circuits Syst. I, vol. 53, no. 3, pp. 615-626, Mar. 2006.","title":"Memory-free low-cost designs of Advanced Encryption Standard using common subexpression elimination for subfunctions in transformations","context":[{"sec":"sec1","text":" Many CSE techniques [1]\u2013[7][10] were proposed to obtain efficient AES implementations.","part":"1"},{"sec":"sec3a","text":"MC + (IMC-MC) [1], [3]\u2013[5], [7], [10]:\n.","part":"1"},{"sec":"sec3a","text":"Tables I and II compare our MC, IMC and MC+IMC for one state column with those in [1]\u2013[5], [7], [9], [10].","part":"1"},{"sec":"sec4","text":" It has been shown that composite field inversion outperforms LUT-based methods in both area and CPD [2], [5], [7].","part":"1"},{"sec":"sec4a","text":"If we construct GF \\$((2^{4})^{2})\\$ as in [7], then MI over GF \\$(2^{8})\\$ can be divided into three steps:\n\n\n1MI.","part":"1"},{"sec":"sec4a","text":" We first compare our results of each step with [4], [7], [10] since they use the same composite field.","part":"1"},{"sec":"sec4a","text":" Table IV also compares our overall area and CPD for SB, ISB, and SB+ISB based on polynomial basis with those in [4], [5], [7], [8], [10], the best results using polynomial basis to our knowledge.","part":"1"},{"sec":"sec4a","text":" Note that [7] provides only the numbers for SB+ISB, [8] provides only the numbers for SB, and [5] does not provide the numbers for SB+ISB.","part":"1"}],"links":{"documentLink":"/document/1610859","pdfSize":"562KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"X. Zhang and K. K. Parhi, \"On the optimum constructions of composite field for the AES algorithm,\" IEEE Trans. Circuits Syst. II, vol. 53, no. 10, pp. 1153-1157, Oct. 2006.","title":"On the optimum constructions of composite field for the AES algorithm","context":[{"sec":"sec1","text":" Many CSE techniques [1]\u2013[8][10] were proposed to obtain efficient AES implementations.","part":"1"},{"sec":"sec4a","text":" Table IV also compares our overall area and CPD for SB, ISB, and SB+ISB based on polynomial basis with those in [4], [5], [7], [8], [10], the best results using polynomial basis to our knowledge.","part":"1"},{"sec":"sec4a","text":" Note that [7] provides only the numbers for SB+ISB, [8] provides only the numbers for SB, and [5] does not provide the numbers for SB+ISB.","part":"1"},{"sec":"sec4b","text":" It was pointed out in [8] that the the area saving was at the expense of a longer CPD.","part":"1"}],"links":{"documentLink":"/document/1715596","pdfSize":"295KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Y.-J. Huang, Y.-S. Lin, K.-Y. Hung, and K.-C. Lin, \"Efficient implementation of AES IP,\" in Proc. IEEE Asia Pacific Conf. Circuits and Systems (APCCAS'06), Dec. 2006, pp. 1418-1421.","title":"Efficient implementation of AES IP","context":[{"sec":"sec1","text":" Many CSE techniques [1]\u2013[9][10] were proposed to obtain efficient AES implementations.","part":"1"},{"sec":"sec3a","text":"MC. (IMC/MC) [2], [3], [9], [10]:\n.","part":"1"},{"sec":"sec3a","text":"Tables I and II compare our MC, IMC and MC+IMC for one state column with those in [1]\u2013[5], [7], [9], [10].","part":"1"}],"links":{"documentLink":"/document/4145667","pdfSize":"3581KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"N. Chen and Z. Yan, \"Compact designs of MixColumns and SubBytes using a novel common subexpression elimination algorithm,\" in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'08), May 2008.","title":"Compact designs of MixColumns and SubBytes using a novel common subexpression elimination algorithm","context":[{"sec":"sec1","text":" Many CSE techniques [1]\u2013[10] were proposed to obtain efficient AES implementations.","part":"1"},{"sec":"sec1","text":" For example, in our previous work [10], we applied a CSE algorithm to obtain compact MC and SB designs.","part":"1"},{"sec":"sec1","text":" However, the smaller areas in [10] were at the expense of longer CPDs.","part":"1"},{"sec":"sec1","text":" Different from previous CSE algorithms including that in [10], our DACSE algorithm further reduces area by using forced patterns to extract implicit common subexpressions.","part":"1"},{"sec":"sec2a","text":" The notations and terminology used below are consistent with those in [10].","part":"1"},{"sec":"sec2a","text":"To efficiently compute \\$y=Bx\\$ where \\$B\\$ is a binary matrix and \\$x\\$ is a vector over a characteristic-2 field, the CSE algorithm in [10] used two type of transformations, differential and recurrence transformations, to reduce its additive complexity (or the number of XOR gates in hardware).","part":"1"},{"sec":"sec2b","text":"One limitation of our CSE algorithm in [10] as well as other previously proposed CSE algorithms, is that they consider only explicit common subexpressions, and thus miss implicit common subexpressions that are hidden by cancellations.","part":"1"},{"sec":"sec2c","text":" Note that the restriction graph must be acyclic [10].","part":"1"},{"sec":"sec3a","text":"MC + (IMC-MC) [1], [3]\u2013[5], [7], [10]:\n.","part":"1"},{"sec":"sec3a","text":"MC. (IMC/MC) [2], [3], [9], [10]:\n.","part":"1"},{"sec":"sec3a","text":"Tables I and II compare our MC, IMC and MC+IMC for one state column with those in [1]\u2013[5], [7], [9], [10].","part":"1"},{"sec":"sec3b","text":"We compare the results of our serial implementation in Table III with those in [10].","part":"1"},{"sec":"sec3b","text":" Our DACSE algorithm results in multiple designs, which include the designs presented in [10], and hence provides a variety of trade-offs between area and CPD for the additive decomposition and the combined decomposition, where we combine matrices of MC and IMC into one matrix for optimization.","part":"1"},{"sec":"sec3b","text":"TABLE III: Our Serial MC, IMC, and MC+IMC (both area and CPD are in terms of XOR gates; \u201cOurs\u201d denotes the designs obtained in both [10] and this work)\n\n.","part":"1"},{"sec":"sec4a","text":" We first compare our results of each step with [4], [7], [10] since they use the same composite field.","part":"1"},{"sec":"sec4a","text":" Table IV also compares our overall area and CPD for SB, ISB, and SB+ISB based on polynomial basis with those in [4], [5], [7], [8], [10], the best results using polynomial basis to our knowledge.","part":"1"},{"sec":"sec4b","text":"Since the inverse over GF \\$(((2^{2})^{2})^{2})\\$ cannot be optimized by CSE, we apply our DACSE algorithm to all the mappings in SB, ISB and SB+ISB, and compare the results with those by the brute force algorithm [6] and our previous work [10] in Table V.","part":"1"}],"links":{"documentLink":"/document/4541735","pdfSize":"105KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"N. Petra, D. De Caro, and A. G. M. Strollo, \"A novel architecture for Galois fields GF(2) multipliers based on Mastrovito scheme,\" IEEE Trans. Comput., vol. 56, no. 11, pp. 1470-1483, Nov. 2007.","title":"A novel architecture for Galois fields GF(2) multipliers based on Mastrovito scheme","context":[{"sec":"sec2c","text":" Algorithm 2 is essentially the same as [11, Fig. 4], which was proved to be optimal.","part":"1"}],"links":{"documentLink":"/document/4336296","pdfSize":"4825KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"M. Feldhofer, J. Wolkerstorfer, and V. Rijmen, \"AES implementation on a grain of sand,\" IEE Proc. Inf. Secur., vol. 152, no. 1, pp. 13-20, Oct. 2005.","title":"AES implementation on a grain of sand","context":[{"sec":"sec3b","text":"Due to the cyclic property of the MC and IMC matrices, they can be implemented in a serial way, which first computes the output for one row, and then obtains the outputs for the other rows by cyclically shifting the input bytes [12].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-ifs:20055006","pdfSize":"201KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5118410","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"High-performance designs of AES transformations","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118410/","isStaticHtml":true,"htmlLink":"/document/5118410/","isConference":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"High-performance designs of AES transformations","articleId":"5118410","openAccessFlag":"F","title":"High-performance designs of AES transformations","contentTypeDisplay":"Conferences","mlTime":"PT0.335246S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118412,"references":[{"order":"1","text":"V. Klima, \"Finding MD5 collisions - a toy for a notebook,\" Cryptology ePrint Archive, Report 2005/075, 2005, http://eprint.iacr.org/.","title":"Finding MD5 collisions - a toy for a notebook","context":[{"sec":"sec1","text":" In the last years, a wide range of attacks have been applied to the previous standards MD5 and SHA-1, to break their collision resistance [1], [2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"X. Wang, Y. L. Yin, and H. Yu, \"Finding collisions in the full SHA-1,\" in CRYPTO, ser. LNCS, vol. 3621. Springer, 2005, pp. 17-36.","context":[{"sec":"sec1","text":" In the last years, a wide range of attacks have been applied to the previous standards MD5 and SHA-1, to break their collision resistance [1], [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"S. K. Sanadhya and P. Sarkar, \"New collision attacks against up to 24-step SHA-2,\" Cryptology ePrint Archive, Report 2008/270, 2008, http://eprint.iacr.org/.","title":"New collision attacks against up to 24-step SHA-2","context":[{"sec":"sec1","text":" Although only collisions in reduced versions of the current standard SHA-2 are known [3]\u2013[5], researchers are skeptical about its long-term security.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-89754-5_8"},"refType":"biblio","id":"ref3"},{"order":"4","text":"I. Nikolic and A. Biryukov, \"Collisions for step-reduced SHA-256,\" in FSE, ser. LNCS, vol. 5086. Springer, 2008, pp. 1-15.","context":[{"sec":"sec1","text":" Although only collisions in reduced versions of the current standard SHA-2 are known [3]\u2013[4][5], researchers are skeptical about its long-term security.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Indesteege, F. Mendel, B. Preneel, and C. Rechberger, \"Collisions and other non-random properties for step-reduced SHA-256,\" in SAC, ser. LNCS. Springer, 2008, to appear.","context":[{"sec":"sec1","text":" Although only collisions in reduced versions of the current standard SHA-2 are known [3]\u2013[5], researchers are skeptical about its long-term security.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"NIST, \"Call for a new cryptographic hash algorithm (SHA-3) family,\" Federal Register, Vol.72, No.212, 2007, http://www.nist.gov/hash- competition.","title":"Call for a new cryptographic hash algorithm (SHA-3) family","context":[{"sec":"sec1","text":" National Institute of Standards and Technologies (NIST) recently launched a call for candidate functions for a new cryptographic hash algorithm (SHA-3) family [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"R. L. Rivest, \"The MD6 hash function A proposal to NIST for SHA-3,\" Submission to NIST, 2008, http://groups.csail.mit.edu/cis/md6/.","title":"The MD6 hash function A proposal to NIST for SHA-3","context":[{"sec":"sec1","text":" The hash functions MD6 [7] (by the author of MD5) and \u00efrRUPT [8] have been accepted as Round 1 candidates.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"S. O'Neil, K. Nohl, and L. Henzen, \"EnRUPT hash function specification,\" Submission to NIST, 2008, http://www.enrupt.com/.","title":"EnRUPT hash function specification","context":[{"sec":"sec1","text":" The hash functions MD6 [7] (by the author of MD5) and \u00efrRUPT [8] have been accepted as Round 1 candidates.","part":"1"}],"links":{"documentLink":"/document/5118412","pdfSize":"696KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. Satoh, \"ASIC hardware implementations for 512-bit hash function whirlpool,\" in Proc. of the Int. Conf. on Circuits and Systems, May 2008, pp. 2917-2920.","title":"ASIC hardware implementations for 512-bit hash function whirlpool","context":[],"links":{"documentLink":"/document/4542068","pdfSize":"190KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"P. Gauravaram, L. R. Knudsen, K. Matusiewicz, F. Mendel, C. Rechberger, M. Schl\u00e4ffer, and S. S. Thomsen, \"Gr\u00f8stl - a SHA-3 candidate,\" Submission to NIST, 2008, http://www.groestl.info.","title":"Gr\u00f8stl - a SHA-3 candidate","context":[],"refType":"biblio","id":"ref10"},{"order":"11","text":"J.-P. Aumasson, L. Henzen, W. Meier, and R. C.-W. Phan, \"SHA-3 proposal BLAKE,\" Submission to NIST, 2008, http://131002.net/blake/.","title":"SHA-3 proposal BLAKE","context":[],"refType":"biblio","id":"ref11"},{"order":"12","text":"R. Chaves, G. Kuzmanov, L. Sousa, and S. Vassiliadis, \"Cost-efficient SHA hardware accelerators,\" IEEE Trans. VLSI Syst., vol. 16, no. 8, pp. 999-1008, Aug. 2008.","title":"Cost-efficient SHA hardware accelerators","context":[],"links":{"documentLink":"/document/4560238","pdfSize":"749KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"-, \"Merged computation for whirlpool hashing,\" in Proc. of the Conf. on Design, Automation and Test in Europe, Munich, Germany, 2008, pp. 272-275.","title":"Merged computation for whirlpool hashing","context":[],"links":{"documentLink":"/document/4484896","pdfSize":"306KB"},"refType":"biblio","id":"ref13"}],"articleNumber":"5118412","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"VLSI implementations of the cryptographic hash functions MD6 and \u00efrRUPT","publisher":"IEEE","displayDocTitle":"VLSI implementations of the cryptographic hash functions MD6 and \u00efrRUPT","htmlAbstractLink":"/document/5118412/","htmlLink":"/document/5118412/","isStaticHtml":true,"isConference":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118412","openAccessFlag":"F","title":"VLSI implementations of the cryptographic hash functions MD6 and \u00efrRUPT","contentTypeDisplay":"Conferences","mlTime":"PT0.147677S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118418,"references":[{"order":"1","text":"S.-K. Lee and H.-A. Choi, \"Link-disjoint embedding of complete binary trees in meshes,\" Networks, vol. 30, no. 4, pp. 283-292, 1997.","title":"Link-disjoint embedding of complete binary trees in meshes","context":[{"sec":"sec1","text":"Graph embedding into grids has been extensively studied so far: An \\$N\\$-node complete binary tree can be embedded into an \\$(N+1)\\$-node 2- or 3-dimensional grid with an edge-congestion at most 2 [1] [2], into an \\$(N+1)\\$-node 4-dimensional grid with the edge-congestion 1 [1], and into an \\$(N+O(\\sqrt{N}))\\$-node 2-dimensional grid with the edge-congestion 1.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1097-0037(199712)30:4&lt;283::AID-NET5&gt;3.0.CO;2-F"},"refType":"biblio","id":"ref1"},{"order":"2","text":"P. Zienicke, \"Embeddings of treelike graphs into 2-dimensional meshes,\" in Lecture Notes in Computer Science. Springer-Verlag, 1991, vol. 484, pp. 182-192.","title":"Embeddings of treelike graphs into 2-dimensional meshes","context":[{"sec":"sec1","text":"Graph embedding into grids has been extensively studied so far: An \\$N\\$-node complete binary tree can be embedded into an \\$(N+1)\\$-node 2- or 3-dimensional grid with an edge-congestion at most 2 [1] [2], into an \\$(N+1)\\$-node 4-dimensional grid with the edge-congestion 1 [1], and into an \\$(N+O(\\sqrt{N}))\\$-node 2-dimensional grid with the edge-congestion 1.","part":"1"},{"sec":"sec4b","text":"Recursive Embedding: Let \\$X_{j}\\$ be the multiset of nodes of \\$G_{j}\\$ incident to distinct external edges of \\$G_{j}\\$ for \\$j\\$ in[2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/3-540-53832-1_42"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. N. Bhatt and F. T. Leighton, \"A framework for solving VLSI graph layout problems,\" J. Comput. Syst. Sci., vol. 28, pp. 300-343, 1984.","title":"A framework for solving VLSI graph layout problems","context":[{"sec":"sec1","text":" Embedding into 2-dimensional grids in connection with VLSI layout was investigated in, e.g., [3][6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/0022-0000(84)90071-0"},"refType":"biblio","id":"ref3"},{"order":"4","text":"C. E. Leiserson, Area Efficient VLSI Computation. MIT Press, 1983.","title":"Area Efficient VLSI Computation","context":[{"sec":"sec1","text":" Embedding into 2-dimensional grids in connection with VLSI layout was investigated in, e.g., [3][4][6].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Matsubayashi, \"VLSI layout of trees into grids of minimum width,\" IEICE Trans. Fundamentals, vol. E87-A, no. 5, pp. 1059-1069, 2004.","title":"VLSI layout of trees into grids of minimum width","context":[{"sec":"sec1","text":" Embedding into 2-dimensional grids in connection with VLSI layout was investigated in, e.g., [3][5][6].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"L. G. Valiant, \"Universality considerations in VLSI circuits,\" IEEE Trans. Comput., vol. C-30, no. 2, pp. 135-140, 1981.","title":"Universality considerations in VLSI circuits","context":[{"sec":"sec1","text":" Embedding into 2-dimensional grids in connection with VLSI layout was investigated in, e.g., [3][6].","part":"1"}],"links":{"documentLink":"/document/6312176","pdfSize":"1261KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S. N. Bhatt, F. R. K. Chung, F. T. Leighton, and A. L. Rosenberg, \"Efficient embeddings of trees in hypercubes,\" SIAM J. Comput., vol. 21, no. 1, pp. 151-162, 1992.","title":"Efficient embeddings of trees in hypercubes","context":[{"sec":"sec1","text":"Separator-based graph embeddings on hypercubes were presented in [7] [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/0221012"},"refType":"biblio","id":"ref7"},{"order":"8","text":"V. Heun and E. W. Mayr, \"Efficient embeddings into hypercube-like topologies,\" The Computer Journal, vol. 46, pp. 632-644, 2003.","title":"Efficient embeddings into hypercube-like topologies","context":[{"sec":"sec1","text":"Separator-based graph embeddings on hypercubes were presented in [7] [8].","part":"1"},{"sec":"sec1","text":" It was shown in [8] that an \\$N\\$-node graph with maximum node degree \\$\\Delta\\$ and a node-separator of a polylogarithmic size can be embedded into a \\$\\lceil\\log N\\rceil\\$-dimensional cube with a dilation of \\$O(\\log\\Delta)\\$ and an edge-congestion of \\$O(\\Delta^{3})\\$.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1093/comjnl/46.6.632","pdfSize":"220KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"T. Leighton and S. Rao, \"Multicommodity max-flow min-cut theorems and their use in designing approximation algorithms,\" J. ACM, vol. 46, no. 6, pp. 787-832, 1999.","title":"Multicommodity max-flow min-cut theorems and their use in designing approximation algorithms","context":[{"sec":"sec1","text":"A quite general embedding based on the multicommodity flow problem was presented in [9], which showed that an \\$N\\$-node bounded degree graph \\$G\\$ can be embedded into an \\$N\\$-node bounded degree graph \\$H\\$ with both dilation and edge-congestion of \\$O\\left({\\log N\\over \\alpha}\\right)\\$, where \\$\\alpha\\$ is the flux of \\$H\\$.","part":"1"}],"links":{},"refType":"biblio","id":"ref9"},{"order":"10","text":"M. Baumslag and F. S. Annexstein, \"A unified framework for off-line permutation routing in parallel networks.\" Mathematical Systems Theory, vol. 24, no. 4, pp. 233-251, 1991.","title":"A unified framework for off-line permutation routing in parallel networks","context":[{"sec":"sec1","text":" Based on the permutation routing given in [10], we can easily derive that an \\$N\\$-node, degree \\$-\\Delta\\$ graph can be embedded into a \\$d\\$-dimensional grid with a dilation of \\${O} (dN^{{1\\over d}})\\$ and an edge-congestion of \\$O(\\Delta N^{{{1\\over d}}})\\$.","part":"1"},{"sec":"sec4a","text":" The following lemma can easily be obtained from a well-known permutation routing algorithm presented in [10], and hence, we omit the proof.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF02090401"},"refType":"biblio","id":"ref10"},{"order":"11","text":"A. Matsubayashi, \"Small congestion embedding of separable graphs into grids of the same size,\" in Proc. 2005 IEEE Int. Symp. Circuits and Systems, 2005, pp. 1354-1357.","title":"Small congestion embedding of separable graphs into grids of the same size","context":[{"sec":"sec1","text":" This is a generalization of the embedding into 2-dimensional grids presented in [11].","part":"1"},{"sec":"sec3","text":"The author introduced in [11] another scale for edge-separators.","part":"1"},{"sec":"sec3","text":"\nLemma \\$B\\$: A degree \\$-\\Delta\\$ graph \\$G\\$ with a \\$\\beta\\$-node-separator of size \\$O(n^{\\alpha})(0<\\alpha<1, {1\\over {\\rm o}}<\\beta<1)\\$ has a \\${1\\over 2}\\$-edge-separator of external size \\$O(\\Delta^{2}\\log n)\\$ if \\$\\overline{\\alpha}=0, O(\\Delta^{2}n^{\\alpha})\\$ if \\$0<\\alpha\\leq 1\\$ [11].","part":"1"},{"sec":"sec3","text":"\nLemma \\$c\\$: A degree \\$-\\Delta\\$ graph with a treewidth \\$O(1\\$ has a \\${5\\over 6}\\$-edge-separator of external size \\$O(\\Delta\\$ [11].","part":"1"},{"sec":"sec3","text":"Lemma \\$B\\$: A degree \\$-\\Delta\\$ graph \\$G\\$ with a \\$\\beta\\$-node-separator of size \\$O(n^{\\alpha})(0<\\alpha<1, {1\\over {\\rm o}}<\\beta<1)\\$ has a \\${1\\over 2}\\$-edge-separator of external size \\$O(\\Delta^{2}\\log n)\\$ if \\$\\overline{\\alpha}=0, O(\\Delta^{2}n^{\\alpha})\\$ if \\$0<\\alpha\\leq 1\\$ [11].","part":"1"},{"sec":"sec3","text":"Lemma \\$c\\$: A degree \\$-\\Delta\\$ graph with a treewidth \\$O(1\\$ has a \\${5\\over 6}\\$-edge-separator of external size \\$O(\\Delta\\$ [11].","part":"1"}],"links":{"documentLink":"/document/1464847","pdfSize":"208KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"R. J. Lipton and R. E. Tarjan, \"A separator theorem for planar graphs,\" SIAM J. Appl. Math., vol. 36, no. 2, pp. 177-189, 1979.","title":"A separator theorem for planar graphs","context":[{"sec":"sec3","text":"Theorem \\$A\\$: A planar graph has a \\${2\\over 3}\\$-node-separator of size \\$O(n^{{1\\over 2}})\\$ [12].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1137/0136016"},"refType":"biblio","id":"ref12"},{"order":"13","text":"H. L. Bodlaender, \"A tourist guide through treewidth,\" Acta Cybern., vol. 11, no. 1-2, pp. 1-22, 1993.","title":"A tourist guide through treewidth","context":[{"sec":"sec4b","text":" Moreover, Corollary 4 can be obtained by combining Theorem 2 and the fact that trees, outer planar graphs, and series-parallel graphs have treewidth \\$O(0)\\$, (e.g., see [13]).","part":"1"}],"refType":"biblio","id":"ref13"}],"articleNumber":"5118418","formulaStrippedArticleTitle":"Separator-based graph embedding into higher-dimensional grids with small congestion","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5118418/","xploreDocumentType":"Conference Publication","htmlLink":"/document/5118418/","isStaticHtml":true,"isConference":true,"isDynamicHtml":true,"displayDocTitle":"Separator-based graph embedding into higher-dimensional grids with small congestion","articleId":"5118418","openAccessFlag":"F","title":"Separator-based graph embedding into higher-dimensional grids with small congestion","contentTypeDisplay":"Conferences","mlTime":"PT0.464857S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118420,"references":[{"order":"1","text":"A. A. Khan, S. Bimal, K. K. Dey, and S. S. Roy, \"Novel RC sinusoidal oscillator using second-generation current conveyor,\" IEEE Trans. on Instrum. & Meas., vol.54, pp. 2402-2406, December 2005.","title":"Novel RC sinusoidal oscillator using second-generation current conveyor","context":[{"sec":"sec1","text":"Recently current mode devices and current conveyors (CCII) are being widely used [1]\u2013[3] for implementation of function circuits, oscillators and filters, due to their advantages over more conventional voltage-mode devices like operational amplifiers, in terms of wide bandwidth, dynamic range, and simplicity in realization of functions with current signals [4].","part":"1"},{"sec":"sec1","text":" As such although CCII+ based linear applications [1], [14] continue to be reported in literature very few original designs have been seen on non-linear application of CCII+ which could completely exploit the advantages of processing signals in current-mode.","part":"1"}],"links":{"documentLink":"/document/1542542","pdfSize":"198KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"W. S. Chung, H. Kim, H. W. Cha, and H. J. Kim, \"Triangular/square- wave generator with independently controllable frequency and amplitude,\" IEEE Trans. Instrum. & Meas., vol. 54, pp.105-109, February 2005.","title":"Triangular/square- wave generator with independently controllable frequency and amplitude","context":[{"sec":"sec1","text":"Recently current mode devices and current conveyors (CCII) are being widely used [1]\u2013[2][3] for implementation of function circuits, oscillators and filters, due to their advantages over more conventional voltage-mode devices like operational amplifiers, in terms of wide bandwidth, dynamic range, and simplicity in realization of functions with current signals [4].","part":"1"},{"sec":"sec1","text":"Several topologies for waveform generators [9]\u2013[12] and relaxation oscillators were soon reported based on [8] or other techniques [2], [13].","part":"1"},{"sec":"sec1","text":" The OTA-based design [2] also had its drawback due to temperature sensitivity.","part":"1"},{"sec":"sec1","text":" Another problem for both [2] and [13] had been the complex tuning procedure needing simultaneous variation of a number of bias currents.","part":"1"},{"sec":"sec5","text":" As observed in a thorough comparative study (not included here) it outperformed all reported topologies either using CCII+Scmitt-trigger [8]\u2013[12] or other elements like OTA [2]\u2013[13] on an aggregate performance-indices of bandwidth, linearity, power dissipation, component count and temperature sensitivity.","part":"1"}],"links":{"documentLink":"/document/1381804","pdfSize":"343KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Fongsamut, N. Fujii, and W. Surakampontorn, \"Two new RC oscillators using CCIIs\", Proc. ISCIT 2005 IEEE, pp. 1138-1141, 2005.","title":"Two new RC oscillators using CCIIs","context":[{"sec":"sec1","text":"Recently current mode devices and current conveyors (CCII) are being widely used [1]\u2013[3] for implementation of function circuits, oscillators and filters, due to their advantages over more conventional voltage-mode devices like operational amplifiers, in terms of wide bandwidth, dynamic range, and simplicity in realization of functions with current signals [4].","part":"1"},{"sec":"sec5","text":" As observed in a thorough comparative study (not included here) it outperformed all reported topologies either using CCII+Scmitt-trigger [8]\u2013[12] or other elements like OTA [2]\u2013[3][3][13] on an aggregate performance-indices of bandwidth, linearity, power dissipation, component count and temperature sensitivity.","part":"1"}],"links":{"documentLink":"/document/1567079","pdfSize":"712KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Sedra and K. C. Smith, \"A second generation current conveyor and its applications,\" IEEE Trans. Circuit Theory, CT-17, pp. 132-134, February 1970.","title":"A second generation current conveyor and its applications","context":[{"sec":"sec1","text":"Recently current mode devices and current conveyors (CCII) are being widely used [1]\u2013[3] for implementation of function circuits, oscillators and filters, due to their advantages over more conventional voltage-mode devices like operational amplifiers, in terms of wide bandwidth, dynamic range, and simplicity in realization of functions with current signals [4].","part":"1"},{"sec":"sec5","text":" As observed in a thorough comparative study (not included here) it outperformed all reported topologies either using CCII+Scmitt-trigger [8]\u2013[12] or other elements like OTA [2]\u2013[4][4][13] on an aggregate performance-indices of bandwidth, linearity, power dissipation, component count and temperature sensitivity.","part":"1"}],"links":{"documentLink":"/document/1083067","pdfSize":"335KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. S. Sedra, G. W. Roberts, and F. Gohh, \"The current conveyor: History, progress and new results,\" IEE Proceedings, vol. 137, pp. 78-87, April 1990.","title":"The current conveyor: History, progress and new results","context":[{"sec":"sec1","text":" The frequency response \\$H(s)=i_{z}(s)/i_{x}(s)\\$ of CCII does not have roll-off at very low frequency like the operational amplifier [5].","part":"1"},{"sec":"sec2","text":"Fig. 1 shows its symbol of an ideal CCII+ whose terminal characteristics [5] are given by (1).","part":"1"},{"sec":"sec5","text":" As observed in a thorough comparative study (not included here) it outperformed all reported topologies either using CCII+Scmitt-trigger [8]\u2013[12] or other elements like OTA [2]\u2013[5][13] on an aggregate performance-indices of bandwidth, linearity, power dissipation, component count and temperature sensitivity.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-g-2.1990.0015","pdfSize":"747KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"S. Lee, R. H. Zele, D. J. Allstot, and G. Liang, \"A continuous-time current-mode integrator,\" IEEE Trans. Circuits and Systems, vol.38, pp.1236-1238, October 1991.","title":"A continuous-time current-mode integrator","context":[{"sec":"sec1","text":" Further, when the feedback loop is constructed in a CCII-network, the band width of the network does not suffer from the limitation due to a finite gain-bandwidth product [6]\u2013[7].","part":"1"},{"sec":"sec5","text":" As observed in a thorough comparative study (not included here) it outperformed all reported topologies either using CCII+Scmitt-trigger [8]\u2013[12] or other elements like OTA [2]\u2013[6][13] on an aggregate performance-indices of bandwidth, linearity, power dissipation, component count and temperature sensitivity.","part":"1"}],"links":{"documentLink":"/document/97547","pdfSize":"195KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Lee and H. Tsao, \"True RC Integrators based on current conveyors with tunable time constants using active control and modified loop technique,\" IEEE Transactions on Instrumentation and Measurement, vol. 41, pp. 709-714, October 1992.","title":"True RC Integrators based on current conveyors with tunable time constants using active control and modified loop technique","context":[{"sec":"sec1","text":" Further, when the feedback loop is constructed in a CCII-network, the band width of the network does not suffer from the limitation due to a finite gain-bandwidth product [6]\u2013[7].","part":"1"},{"sec":"sec5","text":" As observed in a thorough comparative study (not included here) it outperformed all reported topologies either using CCII+Scmitt-trigger [8]\u2013[12] or other elements like OTA [2]\u2013[7][13] on an aggregate performance-indices of bandwidth, linearity, power dissipation, component count and temperature sensitivity.","part":"1"}],"links":{"documentLink":"/document/177348","pdfSize":"421KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"G. Di Cataldo, G. Palumbo and S. Pennisi, \"A Schmitt trigger by means of a CCII+,\" International Journal of Circuit Theory and Applications, vol.23, pp.161-165, 1995.","title":"A Schmitt trigger by means of a CCII+","context":[{"sec":"sec1","text":" However the first non-linear circuit topology using CCII+ is credited to [8] which realizes a current-mode Schmitt trigger.","part":"1"},{"sec":"sec1","text":"Several topologies for waveform generators [9]\u2013[12] and relaxation oscillators were soon reported based on [8] or other techniques [2], [13].","part":"1"},{"sec":"sec3","text":" If however the non-idealities [8] and parasitics of commercially available components like AD 844 AN [15] are taken in to account (complete analysis not shown) then (10) modifies to:\n where \\$\\alpha\\cong\\beta\\cong 0.98\\$ and \\$\\gamma\\cong 2\\times10^{-3}\\$ [8] and \\$R_{s}\\cong 50\\Omega\\$ [15].","part":"1"},{"sec":"sec5","text":"This paper presents a novel topology, extending the CCII+-Schmitt-trigger of [8], for waveform generator using CCII+ with independent control of frequency and amplitude.","part":"1"},{"sec":"sec5","text":" As observed in a thorough comparative study (not included here) it outperformed all reported topologies either using CCII+Scmitt-trigger [8]\u2013[12] or other elements like OTA [2]\u2013[8][13] on an aggregate performance-indices of bandwidth, linearity, power dissipation, component count and temperature sensitivity.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/cta.4490230207"},"refType":"biblio","id":"ref8"},{"order":"9","text":"M. O. Cicekoglu, H. Kuntman, \"On the design of CCII+ based relaxation oscillator employing single grounded passive element for linear period control,\" Microelectronics Journal 29, pp.983-989, 1998.","title":"On the design of CCII+ based relaxation oscillator employing single grounded passive element for linear period control","context":[{"sec":"sec1","text":"Several topologies for waveform generators [9]\u2013[12] and relaxation oscillators were soon reported based on [8] or other techniques [2], [13].","part":"1"},{"sec":"sec1","text":" However the CCII+ based techniques [9]\u2013[12] suffered from poor linearity and limited bandwidth.","part":"1"},{"sec":"sec1","text":"We present here a novel design of a CCII+ based configuration for square/triangular waveform generator which overcomes the linearity and bandwidth limitation due to capacitor-saturation of the reported topologies [9]\u2013[12].","part":"1"},{"sec":"sec5","text":" As observed in a thorough comparative study (not included here) it outperformed all reported topologies either using CCII+Scmitt-trigger [8]\u2013[9][12] or other elements like OTA [2]\u2013[9][13] on an aggregate performance-indices of bandwidth, linearity, power dissipation, component count and temperature sensitivity.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0026-2692(98)00054-8"},"refType":"biblio","id":"ref9"},{"order":"10","text":"M. T. Abuelma'atti and S. M. Al-shahrani, \"New CFOA-based triangular/square wave generator,\" International Journal of Electronics, vol.84, pp.583-588, 1998.","title":"New CFOA-based triangular/square wave generator","context":[{"sec":"sec1","text":" However the CCII+ based techniques [9]\u2013[10][12] suffered from poor linearity and limited bandwidth.","part":"1"},{"sec":"sec1","text":"We present here a novel design of a CCII+ based configuration for square/triangular waveform generator which overcomes the linearity and bandwidth limitation due to capacitor-saturation of the reported topologies [9]\u2013[10][12].","part":"1"},{"sec":"sec5","text":" As observed in a thorough comparative study (not included here) it outperformed all reported topologies either using CCII+Scmitt-trigger [8]\u2013[10][12] or other elements like OTA [2]\u2013[10][13] on an aggregate performance-indices of bandwidth, linearity, power dissipation, component count and temperature sensitivity.","part":"1"}],"links":{"documentLink":"/document/917985","pdfSize":"97KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"B. Almashary, and H. Alhokail, \"Current-mode triangular wave generator using CCIIs,\" Microelectronics Journal 31, pp.239-243, 2000.","title":"Current-mode triangular wave generator using CCIIs","context":[{"sec":"sec1","text":"Several topologies for waveform generators [9]\u2013[11][12] and relaxation oscillators were soon reported based on [8] or other techniques [2], [13].","part":"1"},{"sec":"sec1","text":" However the CCII+ based techniques [9]\u2013[11][12] suffered from poor linearity and limited bandwidth.","part":"1"},{"sec":"sec1","text":"We present here a novel design of a CCII+ based configuration for square/triangular waveform generator which overcomes the linearity and bandwidth limitation due to capacitor-saturation of the reported topologies [9]\u2013[11][12].","part":"1"},{"sec":"sec5","text":" As observed in a thorough comparative study (not included here) it outperformed all reported topologies either using CCII+Scmitt-trigger [8]\u2013[11][12] or other elements like OTA [2]\u2013[11][13] on an aggregate performance-indices of bandwidth, linearity, power dissipation, component count and temperature sensitivity.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0026-2692(99)00106-8"},"refType":"biblio","id":"ref11"},{"order":"12","text":"M. T. Abuelma'atti and M. A. Al-Absi, \"A current conveyor-based relaxation oscillator as a versatile electronic interface for capacitive and resistive sensors,\" International Journal of Electronics, vol.92, pp.473-477, August 2005.","title":"A current conveyor-based relaxation oscillator as a versatile electronic interface for capacitive and resistive sensors","context":[{"sec":"sec1","text":"Several topologies for waveform generators [9]\u2013[12] and relaxation oscillators were soon reported based on [8] or other techniques [2], [13].","part":"1"},{"sec":"sec1","text":" However the CCII+ based techniques [9]\u2013[12] suffered from poor linearity and limited bandwidth.","part":"1"},{"sec":"sec1","text":"We present here a novel design of a CCII+ based configuration for square/triangular waveform generator which overcomes the linearity and bandwidth limitation due to capacitor-saturation of the reported topologies [9]\u2013[12].","part":"1"},{"sec":"sec5","text":" As observed in a thorough comparative study (not included here) it outperformed all reported topologies either using CCII+Scmitt-trigger [8]\u2013[12] or other elements like OTA [2]\u2013[12][13] on an aggregate performance-indices of bandwidth, linearity, power dissipation, component count and temperature sensitivity.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1080/08827510410001694798"},"refType":"biblio","id":"ref12"},{"order":"13","text":"M. Siripruchyanun, and K. Sooksood, \"A novel simple current-mode square/triangular wave generator with independently-linearly controllable frequency and amplitudes,\" The journal of King Mongkut's Institute of Technology North Bangkok, vol.15, pp.1-7, October-December 2005.","title":"A novel simple current-mode square/triangular wave generator with independently-linearly controllable frequency and amplitudes","context":[{"sec":"sec1","text":"Several topologies for waveform generators [9]\u2013[12] and relaxation oscillators were soon reported based on [8] or other techniques [2], [13].","part":"1"},{"sec":"sec1","text":" Another problem for both [2] and [13] had been the complex tuning procedure needing simultaneous variation of a number of bias currents.","part":"1"},{"sec":"sec5","text":" As observed in a thorough comparative study (not included here) it outperformed all reported topologies either using CCII+Scmitt-trigger [8]\u2013[12] or other elements like OTA [2]\u2013[13] on an aggregate performance-indices of bandwidth, linearity, power dissipation, component count and temperature sensitivity.","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"R. Senani and V. K. Singh, \"Single-element-controlled sinusoidal oscillator employing single current conveyor IC,\" Electron. Lett., vol. 28, pp. 414-415, February 1992.","title":"Single-element-controlled sinusoidal oscillator employing single current conveyor IC","context":[{"sec":"sec1","text":" As such although CCII+ based linear applications [1], [14] continue to be reported in literature very few original designs have been seen on non-linear application of CCII+ which could completely exploit the advantages of processing signals in current-mode.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19920260","pdfSize":"156KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"Analog Devices Inc., AD844 current feedback op-amp data sheet, Norwood, MA, 1990.","context":[{"sec":"sec3","text":" If however the non-idealities [8] and parasitics of commercially available components like AD 844 AN [15] are taken in to account (complete analysis not shown) then (10) modifies to:\n where \\$\\alpha\\cong\\beta\\cong 0.98\\$ and \\$\\gamma\\cong 2\\times10^{-3}\\$ [8] and \\$R_{s}\\cong 50\\Omega\\$ [15].","part":"1"},{"sec":"sec4b","text":"Commercially available CCII+ with unity gain buffer as monolithic IC is generally marketed as AD 844 AN (Analog Devices) [15].","part":"1"}],"refType":"biblio","id":"ref15"}],"articleNumber":"5118420","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Novel current-mode waveform generator with independent frequency and amplitude control","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"Novel current-mode waveform generator with independent frequency and amplitude control","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5118420/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5118420/","articleId":"5118420","openAccessFlag":"F","title":"Novel current-mode waveform generator with independent frequency and amplitude control","contentTypeDisplay":"Conferences","mlTime":"PT0.302447S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118429,"references":[{"order":"1","text":"J. H. Holland, \"Adaptation in Natural and Artificial systems,\" Ann Arbor, MI: The University of Michigan Press, 1975.","title":"Adaptation in Natural and Artificial systems","context":[{"sec":"sec1","text":"Genetic Algorithm (GA) [1] is a kind of Evolutionary Algorithm (EA), which is a generic population-based heuristic optimization algorithm, and uses some mechanisms inspired by biological evolution: selection, crossover, mutation and reproduction.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"J. D. Lohn and G. S. Hornby, \"Evolvable hardware: using evolutionary computation to design and optimize hardware systems,\" Computational Intelligence Magazine, IEEE, pp. 19-27, Feb. 2006.","title":"Evolvable hardware: Using evolutionary computation to design and optimize hardware systems","context":[{"sec":"sec1","text":"While GA technologies are developed, Evolvable Hardware Systems (EHW) [2][3] are researched, inspired by the Evolution theory, which is classified into two categories: original design and adaptive systems.","part":"1"}],"links":{"documentLink":"/document/1597058","pdfSize":"2534KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"E. Benkhelifa, A. Pipe, G. Dragffy, and M. Nibouche, \"Towards evolving fault tolerant biologically inspired hardware using evolutionary algorithms,\" Proc. of IEEE Congress on Evolutionary Computation, 2007 (CEC 2007), pp. 1548-1554, Sept. 2007.","title":"Towards evolving fault tolerant biologically inspired hardware using evolutionary algorithms","context":[{"sec":"sec1","text":"While GA technologies are developed, Evolvable Hardware Systems (EHW) [2][3] are researched, inspired by the Evolution theory, which is classified into two categories: original design and adaptive systems.","part":"1"},{"sec":"sec3b","text":"To process a genetic encoding, the logic circuit is assumed to be organized on a two dimensional array of cells, which was proposed in [3].","part":"1"}],"links":{"documentLink":"/document/4424657","pdfSize":"339KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"X. Yao and T. Higuchi, \"Promises and Challenges of Evolvable Hardware,\" IEEE Transactions on Systems, Man, and Cybernetics, Part C: Applications and Reviews, VOL. 29, NO. 1, pp. 87-97, Feb. 1999.","title":"Promises and Challenges of Evolvable Hardware","context":[{"sec":"sec1","text":" However, there still remains critical issues to apply EHW for practical design problems [4][5].","part":"1"}],"links":{"documentLink":"/document/740672","pdfSize":"136KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"V. K. Vassilev and J. E. Miller, \"Scalability problems of digital circuit evolution evolvability and efficient designs,\" Proc. of the Second NASA/DoD Workshop on Evolvable Hardware, pp. 55-64, Palo Alto, CA, USA, July 2000.","title":"Scalability problems of digital circuit evolution evolvability and efficient designs","context":[{"sec":"sec1","text":" However, there still remains critical issues to apply EHW for practical design problems [4][5].","part":"1"}],"links":{"documentLink":"/document/869342","pdfSize":"196KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Z. Bao and T. Watanabe, \"A Novel GA with multi-level evolution for Mixed constrained Circuit Design Optimization,\" Proc. of the 2009 RISP International Workshop on Nonlinear Circuits and Signal Processing (NCSP '09), Honolulu, Hawaii, USA, March 2009.","title":"A Novel GA with multi-level evolution for Mixed constrained Circuit Design Optimization","context":[{"sec":"sec5","text":"We also have considered the power and signal delay of wires in circuit design [6].","part":"1"}],"refType":"biblio","id":"ref6"}],"articleNumber":"5118429","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A novel Genetic Algorithm with cell crossover for circuit design optimization","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118429/","displayDocTitle":"A novel Genetic Algorithm with cell crossover for circuit design optimization","isConference":true,"htmlLink":"/document/5118429/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5118429","openAccessFlag":"F","title":"A novel Genetic Algorithm with cell crossover for circuit design optimization","contentTypeDisplay":"Conferences","mlTime":"PT0.073253S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118437,"references":[{"order":"1","text":"I. E. G. Richardson, H.264 and MPEG-4 Video Compression. Atrium, England: John Wiley & Sons, 2003.","title":"H.264 and MPEG-4 Video Compression","context":[{"sec":"sec1","text":" So far, the Discrete Cosine Transform (DCT) is the main component of many modern Image/Video compression standards and applications (e.g., JPEG, MPEG4, H.26X and so on [1], [2]).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0470869615"},"refType":"biblio","id":"ref1"},{"order":"2","text":"\"The XVID Website,\" www.xvid.org, 2007.","context":[{"sec":"sec1","text":" So far, the Discrete Cosine Transform (DCT) is the main component of many modern Image/Video compression standards and applications (e.g., JPEG, MPEG4, H.26X and so on [1], [2]).","part":"1"},{"sec":"sec4b","text":"We have tested the proposed 2-D QDCIT architecture with the video coding standard MPEG4 by using a publicly available XVID CODEC software [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"M. K. L. K. H.S. Malvar, A. Hallapuro, \"Low-Complexity Transform and Quantization in H.264/AVC,\" in IEEE Transactions of circuits and systems for video technology, vol. 13, 2003, p. 6.","title":"Low-Complexity Transform and Quantization in H.264/AVC","context":[{"sec":"sec1","text":" For adding profiles for HD-Videos, an integer transform using block sizes of \\$8\\times 8\\$ has been added [3].","part":"1"}],"links":{"documentLink":"/document/1218192","pdfSize":"309KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"C.-C. Sun, S.-J. Ruan, B. Heyne, and J. Goetze, \"Low-power and high-quality Cordic-based Loeffler DCT for signal processing,\" IET (IEE) Circuit Devices & System, vol. 1, pp. 453-461, Dec 2007.","title":"Low-power and high-quality Cordic-based Loeffler DCT for signal processing","context":[{"sec":"sec1","text":"In this paper we present the design of a reconfigurable transformation IP core which can perform the multiplierless 1-D 8-point DCT and the 1-D 8-point/4-point integer transforms for multi-standard Video CODECs by reusing the architecture of our previous CORDIC based Loeffler DCT (CLDCT) [4].","part":"1"},{"sec":"sec2b","text":"Recently, we have presented a simplified 1-D 8-point CLDCT which requires only 38 add and 16 shift operations [4].","part":"1"},{"sec":"sec2b","text":" More detailed information about this low-power and high-quality DCT can be found in [4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/iet-cds:20060289","pdfSize":"709KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Docef, F. Kossentini, K. Nguuyen-Phi, and I. Ismaeil, \"The quantized DCT and its application to DCT-based video coding,\" IEEE Trans. Image Processing, vol. 11, no. 3, pp. 177-187, 2002.","title":"The quantized DCT and its application to DCT-based video coding","context":[{"sec":"sec1","text":" [5] proposed a joint implementation of Chen's DCT [6] and Quantization (i.e., a conventional QDCT design).","part":"1"}],"links":{"documentLink":"/document/988952","pdfSize":"340KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"W. H. Chen, C. Smith, and S. Fralick, \"A Fast Computational Algorithm for the Discrete Cosine Transform,\" IEEE Trans. Communication, vol. 25, no. 9, pp. 1004-1009, Sept. 1977.","title":"A Fast Computational Algorithm for the Discrete Cosine Transform","context":[{"sec":"sec1","text":" In the literature, Alen Docef et al. [5] proposed a joint implementation of Chen's DCT [6] and Quantization (i.e., a conventional QDCT design).","part":"1"}],"links":{"documentLink":"/document/1093941","pdfSize":"432KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"H. Wang, M.-Y. Chan, S. Kwong, and C.-W. Kok, \"Novel quantized DCT for video encoder optimization,\" IEEE Signal Processing Letters, vol. 13, no. 4, pp. 205-208, 2006.","title":"Novel quantized DCT for video encoder optimization","context":[{"sec":"sec1","text":" [7] merged the quantization process represented by a quantization matrix that has variable quantization step sizes into Chen's DCT.","part":"1"}],"links":{"documentLink":"/document/1605239","pdfSize":"210KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"C. Loeffler, A. Lightenberg, and G. S. Moschytz, \"Practical fast 1-D DCT algorithms with 11-multiplications,\" in Proc. IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 2, Glasgow, UK, May 1989, pp. 988-991.","title":"Practical fast 1-D DCT algorithms with 11-multiplications","context":[{"sec":"sec2b","text":" We took the original Loeffler DCT as our starting point for optimization, because the theoretical lower bound of the number of multiplications required for the 1-D DCT had been proven to be 11 [8], [9].","part":"1"}],"links":{"documentLink":"/document/266596","pdfSize":"349KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"P. Duhamel and H. H'Mida, \"New 2n DCT algorithms suitable for VLSI implementation,\" in Proc. IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 12, Apr. 1987, pp. 1805-1808.","title":"New 2n DCT algorithms suitable for VLSI implementation","context":[{"sec":"sec2b","text":" We took the original Loeffler DCT as our starting point for optimization, because the theoretical lower bound of the number of multiplications required for the 1-D DCT had been proven to be 11 [8], [9].","part":"1"}],"links":{"documentLink":"/document/1169491","pdfSize":"139KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J. Volder, \"The CORDIC trigonometric computing technique,\" IRE Trans. Electron. Comput., vol. EC-8, pp. 330-334, 1959.","title":"The CORDIC trigonometric computing technique","context":[{"sec":"sec2b","text":" The circular rotation angle is described as [10], [11]\n.","part":"1"}],"links":{"documentLink":"/document/5222693","pdfSize":"825KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"J. Walther, \"A unified algorithm for elementary functions,\" in Proc. Spring Joint Comput. Conf., vol. 38, 1971, pp. 379-385.","title":"A unified algorithm for elementary functions","context":[{"sec":"sec2b","text":" The circular rotation angle is described as [10], [11]\n.","part":"1"}],"links":{},"refType":"biblio","id":"ref11"},{"order":"12","text":"T. D. Tran, \"The binDCT: fast multiplierless approximation of the DCT,\" IEEE Signal Processing Letters, vol. 7, pp. 141-144, June 2000.","title":"The binDCT: Fast multiplierless approximation of the DCT","context":[{"sec":"sec2b","text":" This DCT architecture not only has a similar computational complexity as the binDCT [12] but also keeps the transformation quality as good as Loeffler DCT.","part":"1"}],"links":{"documentLink":"/document/844633","pdfSize":"95KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"K. K. Parhi and T. Nishitani, Digial Signal Processing for Multimedia Systems. New York: MARCEL DEKKER, 1999.","title":"Digial Signal Processing for Multimedia Systems","context":[{"sec":"sec3","text":" Hence besides CSD representation, there is another rather simple and elegant way to approximate multiplierless QDCT by utilizing the compensation phase of the CORDIC algorithm with sequential shift and add operations [13].","part":"1"},{"sec":"sec3","text":"According to the dependence flow graph of the unfolded CORDIC architecture presented in [13], we have implemented a CORDIC Scaler (C-Scaler) with four unfolded compensation stages as shown in Fig. 4.","part":"1"}],"refType":"biblio","id":"ref13"}],"articleNumber":"5118437","formulaStrippedArticleTitle":"Low-complexity multi-purpose IP Core for quantized Discrete Cosine and integer transform","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5118437/","displayDocTitle":"Low-complexity multi-purpose IP Core for quantized Discrete Cosine and integer transform","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5118437/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5118437","openAccessFlag":"F","title":"Low-complexity multi-purpose IP Core for quantized Discrete Cosine and integer transform","contentTypeDisplay":"Conferences","mlTime":"PT0.333103S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118441,"references":[{"order":"1","text":"John G. Proakis, Digital Communications, Fourth Edition, McGraw-Hill Companies, Inc.","title":"Digital Communications","context":[{"sec":"sec1","text":"Viterbi algorithm [1] is widely used in many applications such as satellite and wireless, and mobile communications systems for the optimum decoding of convolutional codes.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"R.M. Orndorf et al., Viterbi Decoder VLSI Intergrated Circuit For Bit Error Correction. Anaheim, CA: Rockwell International, Dec. 1981.","title":"Viterbi Decoder VLSI Intergrated Circuit For Bit Error Correction","context":[{"sec":"sec1","text":" One is register exchange algorithm (REA) [2] and the other is trace-back algorithm (TBA) [3].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"O. Collins and F. Pollara, \"Memory management in traceback Viterbi decoders,\" TDA Prog. Rep. 42-99, Jet Prop. Lab., Pasadena, CA, Nov. 1989","title":"Memory management in traceback Viterbi decoders","context":[{"sec":"sec1","text":" One is register exchange algorithm (REA) [2] and the other is trace-back algorithm (TBA) [3].","part":"1"},{"sec":"sec1","text":" It is easy to understand that, the \\$i\\$-pointer algorithm requires much more memory accesses than the conventional TBA [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"Gennady Feygin and P. G. Gulak, \"Architectural Tradeoffs for Survivor Sequence Memory Management in Viterbi Decoders,\" IEEE Transactions on Communications, Vol. 41, No. 3, March 1993.","title":"Architectural Tradeoffs for Survivor Sequence Memory Management in Viterbi Decoders","context":[{"sec":"sec1","text":" For example, the \\$i\\$-pointer algorithm presented in [4] accelerates decoding process by enabling \\$i-1\\$ trace-back processes in parallel.","part":"1"},{"sec":"sec2","text":" The \\$i\\$-pointer TB scheme, a generalized trace-back approach, was presented in [4], where \\$i\\$ denotes the number of parallel memory reading operations in TB and DC processes.","part":"1"},{"sec":"sec3b","text":" On the other hand, by increasing the number of parallel TB processes in \\$i\\$-pointer TB scheme, the latency can also be reduced to the minimum of \\$2L\\$ when \\$i=L+1\\$ [4].","part":"1"}],"links":{"documentLink":"/document/221067","pdfSize":"451KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Yao Gang, Ahmet T. Erdogan, and Tughrul Arslan, \"An Efficient Pre-Traceback Architecture for the Viterbi Decoder Targeting Wireless Communication Applications,\" IEEE Transactions on Circuits and Systems-I: regular papers, Vol. 53, No. 9, Sept., 2006.","context":[{"sec":"sec1","text":" The pre-trace-back (Pre-TB) scheme proposed in [5] uses registers to track the initial starting point of each state.","part":"1"},{"sec":"sec3b","text":" It requires the same amount of registers but less memory than the Pre-TB scheme [5].","part":"1"},{"sec":"sec3b","text":"It's possible to apply the pre-TB method to the 3-pointer TB scheme to reduce the latency down to \\$2L\\$ [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Chien-Ching Lin, Yen-Hsu Shih, Hsie-Chia Chang, and Chen-Yi Lee, \"Design of a Power-Reduction Viterbi Decoder for WLAN Applications,\" IEEE Transactions on Circuits and System-I: regular papers, Vol. 52, No. 6, June 2005.","context":[{"sec":"sec1","text":" Meanwhile, in order to reduce the memory accesses as well as the power consumption, it is proposed in [6] that partial temporal decoded bits obtained in trace-back process can be used as final decoded bits in final decoding process.","part":"1"},{"sec":"sec2a","text":"It has been pointed out in [6] that, in DC process, after a number of steps, SMU trends to trace the same path which has been traced in TB process.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"A. J. Viterbi, \"Error bounds for convolutional codes and an asymptotically optimum decoding algorithm,\" IEEE Trans. Inform. Theory, vol. IT-13, pp. 260-269, 1967.","context":[{"sec":"sec3a","text":" They are the optimal Viterbi decoding [7], the TBA, the proposed Scheme-I and the proposed Scheme-II.","part":"1"}],"refType":"biblio","id":"ref7"}],"articleNumber":"5118441","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Towards an optimal trade-off of Viterbi Decoder Design","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"Towards an optimal trade-off of Viterbi Decoder Design","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118441/","htmlAbstractLink":"/document/5118441/","xploreDocumentType":"Conference Publication","articleId":"5118441","openAccessFlag":"F","title":"Towards an optimal trade-off of Viterbi Decoder Design","contentTypeDisplay":"Conferences","mlTime":"PT0.083429S","lastupdate":"2021-08-14","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118450,"references":[{"order":"1","text":"Hitoshi Iyatomi, and Masafumi Hagiwara, \"Adaptive fuzzy inference neural network,\" Pattern Recogniton, vol. 37, 2004, pp. 2049-2057.","title":"Adaptive fuzzy inference neural network","context":[{"sec":"sec1","text":" In order to solve this problem, we added a compensated factor [1] on membership function, so the network reasoning can be proceeded normally.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.patcog.2004.04.003"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Jiwei Xu, Zhanfeng Wang, Yanhong Feng, and Guangxia Li, \"A face recognition method based on fuzzy neural networks,\" Journal of Tangshan Teachers College, vol. 30, No. 2, 2008, pp. 71-73.","title":"A face recognition method based on fuzzy neural networks","context":[{"sec":"sec1","text":" Compared with the method of adjusting all parameters in the network by the conventional back propagation algorithm [2] or select the center values of the membership function using K-means clustering algorithm [3], this algorithm has the advantages of fast convergence and high precision.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Yangchun Dai and Fang Xie, \"Face recognition based on fuzzy RBF neural networks,\" Techniques of Automation and Aplications, vol. 25, No. 4, 2006, pp. 4-5.","title":"Face recognition based on fuzzy RBF neural networks","context":[{"sec":"sec1","text":" Compared with the method of adjusting all parameters in the network by the conventional back propagation algorithm [2] or select the center values of the membership function using K-means clustering algorithm [3], this algorithm has the advantages of fast convergence and high precision.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"Shuyan Zhao, \"Study of speech recognition algorithm based on HMM and neural networks,\" Master Degree Thesis of Taiyuan University of Technology, Taiyuan, 2005.","title":"Study of speech recognition algorithm based on HMM and neural networks,","context":[{"sec":"sec1","text":" The experimental results showed that the recognition results of the algorithm are better than ones of RBF neural network using supervised clustering algorithm [4] to select the centriod.","part":"1"}],"links":{"documentLink":"/document/5648046","pdfSize":"350KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Yuanping Ni, Yimin Li, Jianhua Zhou, and JianYang, \"An equivalent realization from fuzzy system to neural network,\" Computer Engineering, vol. 29, No. 20, 2003, pp. 55-56.","title":"An equivalent realization from fuzzy system to neural network","context":[{"sec":"sec2","text":" That is, according to the structure of the fuzzy system, determine the structure equivalent neural network to make each layer and each node in the neural network corresponding to a part of fuzzy system [5] [6].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Qihong Wang, \"Emitter identification based on fuzzy RBF neural network,\" Marine Electric & Electronic Technology, vol. 27, No. 5, 2007, pp. 310-313.","title":"Emitter identification based on fuzzy RBF neural network","context":[{"sec":"sec2","text":" That is, according to the structure of the fuzzy system, determine the structure equivalent neural network to make each layer and each node in the neural network corresponding to a part of fuzzy system [5] [6].","part":"1"},{"sec":"sec2","text":" In this paper, Fig. 1 shows the structure of structure equivalent FRBF neural network [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Doh-Suk Kim, Soo-Young Lee, and Rhee M. Kil, \"Auditory processing of speech signals for robust speech recognition in real-world noisy environments,\" IEEE TRANSACTIONS ON SPEECH AND AUDIO PROCESSING, vol. 7, No. 1, 1999, pp. 55-69.","title":"Auditory processing of speech signals for robust speech recognition in real-world noisy environments","context":[{"sec":"sec4b","text":" Table 1 shows the comparison of recognition rate for zero-crossing with peak amplitudes (ZCPA) features [7] based on structure equivalent FRBF neural network and RBF neural network on various SNR and vocabulary case.","part":"1"}],"links":{"documentLink":"/document/736331","pdfSize":"355KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Bingxi Wang, Dan Qu, and Xuan Peng, Practical Fundamentals of Speech Recognition, Natioanl Defense Industry Press, Beijing, China, 2005, pp. 148.","title":"Practical Fundamentals of Speech Recognition","context":[{"sec":"sec4b","text":" Table 2 gives the recognition rate obtained using structure equivalent FRBF neural network and RBF neural network for ZCPA features, Mel-frequency cepstrum coefficients (MFCC) features [8] and linear predictive Mel cepstrum coefficients (LPMCC) features [9] in the environment of noiselessness for different vocabulary.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"Hiromasa Fujihara, Testsuro Kitahara, Masakata Goto, Kazunori Komatani, Tetsuya Ogata, and Hiroshi G. Okuno, \"Singer identification based on accompaniment sound reduction and reliable frame selection,\" In Proceedings of 6 International Conference on Music Information Retreival (ISMIR2005), pp. 329-336, London, UK, September 2005.","title":"Singer identification based on accompaniment sound reduction and reliable frame selection","context":[{"sec":"sec4b","text":" Table 2 gives the recognition rate obtained using structure equivalent FRBF neural network and RBF neural network for ZCPA features, Mel-frequency cepstrum coefficients (MFCC) features [8] and linear predictive Mel cepstrum coefficients (LPMCC) features [9] in the environment of noiselessness for different vocabulary.","part":"1"}],"refType":"biblio","id":"ref9"}],"articleNumber":"5118450","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"The speech recogniton system based on structure equivalent fuzzy RBF neural network","publisher":"IEEE","htmlAbstractLink":"/document/5118450/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5118450/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"displayDocTitle":"The speech recogniton system based on structure equivalent fuzzy RBF neural network","articleId":"5118450","openAccessFlag":"F","title":"The speech recogniton system based on structure equivalent fuzzy RBF neural network","contentTypeDisplay":"Conferences","mlTime":"PT0.08095S","lastupdate":"2021-12-16","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118454,"references":[{"order":"1","text":"D.-U. Li, E. Bonnist, D. Renshaw, and R. Henderson, \"On-chip time-correlated fluorescence lifetime extraction algorithms and error analysis,\" J. Opt. Soc. Am. A, vol. 25, pp. 1190-1198, May 2008.","title":"On-chip time-correlated fluorescence lifetime extraction algorithms and error analysis","context":[{"sec":"sec1","text":"Time-resolved fluorescence lifetime imaging (FLIM) systems have been widely used in cell-biology research, medical diagnosis, and pharmacological development [1]\u2013[9].","part":"1"},{"sec":"sec1","text":" The slow speed of software analysis tools becomes the bottleneck and has driven the recent development of non-iterative, fast real-time FLIM algorithms [1], [7]\u2013[8].","part":"1"},{"sec":"sec1","text":" It is proven in [1] that IEM has better resolvability and is simpler to implement on FPGA.","part":"1"},{"sec":"sec1","text":" The IEM introduced for the first time in [1] was performed on the computer and for single pixel only.","part":"1"},{"sec":"sec2","text":"We have presented in [1] that when the ratio of the FWHM of the instrumental response function (IRF) over the lifetime is much less than 1, we can assume the fluorescence decay function \\$f(t)= {\\rm A}\\exp (-t/\\tau)\\$ with \\$\\tau\\$ being the lifetime.","part":"1"},{"sec":"sec3","text":" If \\$h\\$ is of 100ps (the full range of the TDC \\$256 h=25.6{\\rm ns}\\$ which is equivalent to a laser repetition rate \\$({\\rm LPR}) =40{\\rm MHz})\\$ The lifetime \\$\\tau=11 h=1.1\\$ ns, and if our target is to resolve \\$\\tau\\$ values greater than 1ns, a typical jitter of \\$2h=200{\\rm ps}\\$ can be tolerated even though only tail-fitting is applied to extract the lifetime without digital de-convolution [1].","part":"1"},{"sec":"sec5","text":" Moreover, the update time will be much smaller if samples with smaller lifetime are used [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1364/JOSAA.25.001190"},"refType":"biblio","id":"ref1"},{"order":"2","text":"P. I. H. Bastiaens and A. Squire, \"Fluorescence lifetime imaging microscopy: spatial resolution of biochemical process in the cell,\" trends in Cell Biology, vol. 9, pp. 48-52, 1999.","title":"Fluorescence lifetime imaging microscopy: Spatial resolution of biochemical process in the cell, trends in","context":[{"sec":"sec1","text":"Time-resolved fluorescence lifetime imaging (FLIM) systems have been widely used in cell-biology research, medical diagnosis, and pharmacological development [1]\u2013[2][9].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"M. A. O'Leary, D. A. Boas, X. D. Li, B. Chance, and A. G. Yodh, \"Fluorescence lifetime imaging in turbid media,\" Opt. Lett., vol. 21, pp. 158-160, 1996.","title":"Fluorescence lifetime imaging in turbid media","context":[{"sec":"sec1","text":"Time-resolved fluorescence lifetime imaging (FLIM) systems have been widely used in cell-biology research, medical diagnosis, and pharmacological development [1]\u2013[3][9].","part":"1"},{"sec":"sec1","text":" Available FLIM systems provide excellent time resolution and light sensitivity, but they are quite expensive and cumbersome [3]\u2013[5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1364/OL.21.000158"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. V. Agronskaia, L. Tertoolen, and H. C. Gerritsen, \"High frame rate fluorescence lifetime imaging,\" J. Phys. D: Appl. Phys., pp. 1655-1662, 2003.","title":"High frame rate fluorescence lifetime imaging","context":[{"sec":"sec1","text":"Time-resolved fluorescence lifetime imaging (FLIM) systems have been widely used in cell-biology research, medical diagnosis, and pharmacological development [1]\u2013[4][9].","part":"1"},{"sec":"sec1","text":" Available FLIM systems provide excellent time resolution and light sensitivity, but they are quite expensive and cumbersome [3]\u2013[4][5].","part":"1"},{"sec":"sec1","text":" In the past, rapid lifetime determination methods (RLD) were thought to be the simplest algorithms [8], and they were used in some previously reported video-rate FLIMs [4]\u2013[5].","part":"1"},{"sec":"sec1","text":" Moreover, a major drawback of RLD is the requirement to choose a proper time delay between two time gates [4]\u2013[8], which is quite challenging when specimens with a wide range of lifetimes coexist, such as in micro-fluidic mixing.","part":"1"},{"sec":"sec2","text":"The hardware implementation of (2) and (3) is much easier than that of the RLD algorithms [4]\u2013[8] because only addition and subtraction are needed.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/0022-3727/36/14/301"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. S. Elson et. al, \"Real-time time-domain fluorescence lifetime imaging including single-shot acquisistion with a segmented optical image intensifier,\" New Journal of Phyiscs, vol. 6, 2004.","title":"Real-time time-domain fluorescence lifetime imaging including single-shot acquisistion with a segmented optical image intensifier","context":[{"sec":"sec1","text":"Time-resolved fluorescence lifetime imaging (FLIM) systems have been widely used in cell-biology research, medical diagnosis, and pharmacological development [1]\u2013[5][9].","part":"1"},{"sec":"sec1","text":" Available FLIM systems provide excellent time resolution and light sensitivity, but they are quite expensive and cumbersome [3]\u2013[5].","part":"1"},{"sec":"sec1","text":" In the past, rapid lifetime determination methods (RLD) were thought to be the simplest algorithms [8], and they were used in some previously reported video-rate FLIMs [4]\u2013[5].","part":"1"},{"sec":"sec1","text":" Moreover, a major drawback of RLD is the requirement to choose a proper time delay between two time gates [4]\u2013[5][8], which is quite challenging when specimens with a wide range of lifetimes coexist, such as in micro-fluidic mixing.","part":"1"},{"sec":"sec2","text":"The hardware implementation of (2) and (3) is much easier than that of the RLD algorithms [4]\u2013[5][8] because only addition and subtraction are needed.","part":"1"},{"sec":"sec5","text":" If the same accuracy of about 25dB as [5] is required, the frame rate is better than 30frames/s.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/1367-2630/6/1/180"},"refType":"biblio","id":"ref5"},{"order":"6","text":"B. Rae, C. Griffin, K. Muir, J. Girkin, E. Gu, D. Renshaw, E. Charbon, M. Dawson, and R. Henderson, \"A microsystem for time-resolved fluorescence analysis using CMOS single-photon avalanche diodes and micro-LEDs,\" ISSCC Dig. Tech. Papers, pp. 166-167, 2008.","title":"A microsystem for time-resolved fluorescence analysis using CMOS single-photon avalanche diodes and micro-LEDs","context":[{"sec":"sec1","text":"Time-resolved fluorescence lifetime imaging (FLIM) systems have been widely used in cell-biology research, medical diagnosis, and pharmacological development [1]\u2013[6][9].","part":"1"},{"sec":"sec1","text":" Thanks to the progress of semiconductor technology, high accuracy time resolution, low cost, and compactness can be achieved by exploiting CMOS SPAD arrays to replace the PMTs [10] and by bump-bonding AlInGaN UV micro-pixellated light-emitting diodes (micro-LEDs) to replace lasers [6] in the general direction of lab-on-chip.","part":"1"},{"sec":"sec1","text":" Moreover, a major drawback of RLD is the requirement to choose a proper time delay between two time gates [4]\u2013[6][8], which is quite challenging when specimens with a wide range of lifetimes coexist, such as in micro-fluidic mixing.","part":"1"},{"sec":"sec2","text":"The hardware implementation of (2) and (3) is much easier than that of the RLD algorithms [4]\u2013[6][8] because only addition and subtraction are needed.","part":"1"},{"sec":"sec6","text":" Along with integrated excitation sources such as low cost, high speed LED arrays [6], this prototype system promises low-cost, miniaturized fluorescence lifetime imaging and sensing for portable instrumentation.","part":"1"}],"links":{"documentLink":"/document/4523109","pdfSize":"1115KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"D.-U. Li, B. Rae, E. Bonnist, D. Renshaw, and R. Henderson, \"On-chip fluorescence lifetime extraction using synchronous gating scheme-Theoretical error analysis and practical implementation,\" in the Proceedings of International Conference on Bio-inspired Systems and Signal Processing (Biosignals 2008), pp. 171-176, 2008.","title":"On-chip fluorescence lifetime extraction using synchronous gating scheme-Theoretical error analysis and practical implementation","context":[{"sec":"sec1","text":"Time-resolved fluorescence lifetime imaging (FLIM) systems have been widely used in cell-biology research, medical diagnosis, and pharmacological development [1]\u2013[7][9].","part":"1"},{"sec":"sec1","text":" The slow speed of software analysis tools becomes the bottleneck and has driven the recent development of non-iterative, fast real-time FLIM algorithms [1], [7]\u2013[8].","part":"1"},{"sec":"sec1","text":" However, to implement such algorithms on FPGA for further compactness requires look up tables (LUTs) [7] of natural logarithmic functions.","part":"1"},{"sec":"sec1","text":" Moreover, a major drawback of RLD is the requirement to choose a proper time delay between two time gates [4]\u2013[7][8], which is quite challenging when specimens with a wide range of lifetimes coexist, such as in micro-fluidic mixing.","part":"1"},{"sec":"sec2","text":"The hardware implementation of (2) and (3) is much easier than that of the RLD algorithms [4]\u2013[7][8] because only addition and subtraction are needed.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"R. M. Ballew and J. N. Demas, \"An error analysis of the rapid lifetime determination method for the evaluation of single exponential decays,\" Ana. Chem., vol. 61, pp. 30-33, 1998.","title":"An error analysis of the rapid lifetime determination method for the evaluation of single exponential decays","context":[{"sec":"sec1","text":"Time-resolved fluorescence lifetime imaging (FLIM) systems have been widely used in cell-biology research, medical diagnosis, and pharmacological development [1]\u2013[8][9].","part":"1"},{"sec":"sec1","text":" The slow speed of software analysis tools becomes the bottleneck and has driven the recent development of non-iterative, fast real-time FLIM algorithms [1], [7]\u2013[8].","part":"1"},{"sec":"sec1","text":" In the past, rapid lifetime determination methods (RLD) were thought to be the simplest algorithms [8], and they were used in some previously reported video-rate FLIMs [4]\u2013[5].","part":"1"},{"sec":"sec1","text":" Moreover, a major drawback of RLD is the requirement to choose a proper time delay between two time gates [4]\u2013[8], which is quite challenging when specimens with a wide range of lifetimes coexist, such as in micro-fluidic mixing.","part":"1"},{"sec":"sec2","text":"The hardware implementation of (2) and (3) is much easier than that of the RLD algorithms [4]\u2013[8] because only addition and subtraction are needed.","part":"1"},{"sec":"sec3","text":" For RLD, its optimal window is \\$1\\tau\\leq 2w_{g}\\leq 6\\tau\\$ [8], where \\$w_{g}\\$ is the gate width, and it is a challenging task to resolve lifetimes much less than the effective measurement window (\\$\\tau \\ll 210 h\\$ in this case).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1021/ac00176a007"},"refType":"biblio","id":"ref8"},{"order":"9","text":"V. V. Apanasovich and E. G. Novikov, \"Methods of analysis of fluorescence decay curves in pulsed fluorometry (Review),\" J. Appl. Spectrosc., vol. 56, pp. 317-327, 1992.","title":"Methods of analysis of fluorescence decay curves in pulsed fluorometry (Review)","context":[{"sec":"sec1","text":"Time-resolved fluorescence lifetime imaging (FLIM) systems have been widely used in cell-biology research, medical diagnosis, and pharmacological development [1]\u2013[9].","part":"1"},{"sec":"sec1","text":" A remaining challenge is that the excessive computational demands of available lifetime analysis software such as the iterative least-square method (LSM) or maximum-likelihood-estimation (MLE) [9] renders real-time imaging impossible.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF00665025"},"refType":"biblio","id":"ref9"},{"order":"10","text":"C. Niclass, M. Gersbach, R. Henderson, L. Grant, and E. Charbon, \"A single photon avalanche diode implemented in 130-nm CMOS technology,\" IEEE J. Sel. Top. Quantum Electron. vol. 13, pp. 863-869, 2007.","title":"A single photon avalanche diode implemented in 130-nm CMOS technology","context":[{"sec":"sec1","text":" Thanks to the progress of semiconductor technology, high accuracy time resolution, low cost, and compactness can be achieved by exploiting CMOS SPAD arrays to replace the PMTs [10] and by bump-bonding AlInGaN UV micro-pixellated light-emitting diodes (micro-LEDs) to replace lasers [6] in the general direction of lab-on-chip.","part":"1"}],"links":{"documentLink":"/document/4303048","pdfSize":"548KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"P. Alfke, Efficient Shift Registers, LFSR Counters, and Long Pseudo-Random Sequence Generators, XAPP052, Application Note, Xlinx, Inc. 1996.","title":"Efficient Shift Registers, LFSR Counters, and Long Pseudo-Random Sequence Generators","context":[{"sec":"sec3","text":" The polynomial for generating the 31-bit PRBS is \\$g(x) =1+x^{28}+x^{31}\\$ [11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"D.-U. Li, R. Walker, J. Richardson, B. Rae, A. Buts, D. Renshaw, and R. Henderson, \"Hardware implementation and calibration of background noise for a new integration-based fluorescence lifetime sensing algorithm,\" accepted for publication on J. Opt. Soc. Am. A. http://www.opticsinfobase.org/josaa/ upcoming.cfm.","context":[{"sec":"sec3","text":" However, for IEM, it has superior resolvability and much more insensitive to background noise for wider lifetime range [12].","part":"1"},{"sec":"sec5","text":" For better resolvability, a new SPAD structure with a lower dark count rate will be implemented on the next chip, or a noise calibration technique can be implemented with the IEM [12].","part":"1"}],"refType":"biblio","id":"ref12"}],"articleNumber":"5118454","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"FPGA implementation of a video-rate fluorescence lifetime imaging system with a 32\u00d732 CMOS single-photon avalanche diode array","publisher":"IEEE","htmlAbstractLink":"/document/5118454/","displayDocTitle":"FPGA implementation of a video-rate fluorescence lifetime imaging system with a 32\u00d732 CMOS single-photon avalanche diode array","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118454/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118454","openAccessFlag":"F","title":"FPGA implementation of a video-rate fluorescence lifetime imaging system with a 32\u00d732 CMOS single-photon avalanche diode array","contentTypeDisplay":"Conferences","mlTime":"PT0.34031S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118467,"references":[{"order":"1","text":"E. Dallago, P. Malcovati, D. Miatton, T. Ungaretti, and G. Venchi, \"Analysis of sigma-delta converters for MEMS sensors using power supply voltage as reference,\" IEE Proc. Circ. Dev. And Syst., vol. 153, no. 5, pp. 473-479, 2006.","title":"Analysis of sigma-delta converters for MEMS sensors using power supply voltage as reference","context":[{"sec":"sec1","text":"Sigma-delta modulators (\\$\\Sigma\\Delta {\\rm Ms}\\$) are fundamental building blocks in a wide variety of applications such as multimedia, telecommunication, measurement and sensor interface systems, in which they are especially used to implement robust, low-power, high-resolution analog-to-digital converters (ADCs) [1] [5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cds:20060079","pdfSize":"1424KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. R. Feldman, B. E. Boser, and P. R. Gray, \"A 13 bit, 1.4-Ms/s Sigma-Delta Modulator for RF Baseband Channel Applications,\" IEEE Journal of Solid-State Circuits, vol. 33, no. 10, pp.1462-1469, 1998.","title":"A 13 bit, 1.4-Ms/s Sigma-Delta Modulator for RF Baseband Channel Applications","context":[{"sec":"sec1","text":" Actually, high-frequency poles are also present in the frequency response of many real op-amps, as occurs in twostage configurations typically used [2]\u2013[4].","part":"1"}],"links":{"documentLink":"/document/720392","pdfSize":"263KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Yu, and F. Maloberti, \"A low-Power Multi-Bit \u03a3\u0394 Modulator in 90-nm Digital CMOS without DEM,\" IEEE Journal of Solid-State Circuits, vol. 40, no. 12, pp. 2428-2436, 2005.","title":"A low-Power Multi-Bit \u03a3\u0394 Modulator in 90-nm Digital CMOS without DEM","context":[{"sec":"sec1","text":" To overcome the simulation issues resulting from the complexity of \\$\\Sigma\\Delta {\\rm M}\\$ architectures, behavioral analysis is extensively used to specify convenient sub-circuit parameters since the early-design phase [6]\u2013[9], whereas transistor-level simulation is usually performed at the end of the design process, to verify the circuit operation [3], [6]\u2013[9].","part":"1"},{"sec":"sec1","text":" Actually, high-frequency poles are also present in the frequency response of many real op-amps, as occurs in twostage configurations typically used [2]\u2013[3][4].","part":"1"}],"links":{"documentLink":"/document/1546219","pdfSize":"653KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"O. Oliaei, P. Clement, and P. Gorisse, \"A 5-mW Sigma-Delta Modulator With 84-dB Dynamic Range for GSM/EDGE,\" IEEE Journal of Solid-State Circuits, vol. 37, no. 1, pp. 2-10, 2002.","title":"A 5-mW Sigma-Delta Modulator With 84-dB Dynamic Range for GSM/EDGE","context":[{"sec":"sec1","text":" Actually, high-frequency poles are also present in the frequency response of many real op-amps, as occurs in twostage configurations typically used [2]\u2013[4].","part":"1"},{"sec":"sec3","text":"The behavioral analysis is performed by referring to a typical GSM application frequently reported in the literature [4] [6].","part":"1"}],"links":{"documentLink":"/document/974540","pdfSize":"168KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"B. K. Thandri, and J. Silva-Martinez, \"A 92-MHz 13-Bit IF Digitizer Using Optimized SC Integrators in 0.35-mm CMOS technology,\" IEEE Trans. On Circ. And Syst. II: Expr. Briefs, vol. 53, no. 5, pp. 412-416, 2006.","title":"A 92-MHz 13-Bit IF Digitizer Using Optimized SC Integrators in 0.35-mm CMOS technology","context":[{"sec":"sec1","text":"Sigma-delta modulators (\\$\\Sigma\\Delta {\\rm Ms}\\$) are fundamental building blocks in a wide variety of applications such as multimedia, telecommunication, measurement and sensor interface systems, in which they are especially used to implement robust, low-power, high-resolution analog-to-digital converters (ADCs) [1] [5].","part":"1"},{"sec":"sec1","text":"In (1), \\$y(t)\\$ is the time response of the integrator to a step of amplitude\n where \\$K\\$ is the integrator gain [5].","part":"1"}],"links":{"documentLink":"/document/1632355","pdfSize":"438KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"F. Maloberti, P. Estrada, P. Malcovati, and A. Valero, \"Validation of data converter specifications with behavioural modelling specifications, \" Measurement, Elsevier, vol. 31, pp. 231-245, 2002.","title":"Validation of data converter specifications with behavioural modelling specifications,","context":[{"sec":"sec1","text":" To overcome the simulation issues resulting from the complexity of \\$\\Sigma\\Delta {\\rm M}\\$ architectures, behavioral analysis is extensively used to specify convenient sub-circuit parameters since the early-design phase [6]\u2013[9], whereas transistor-level simulation is usually performed at the end of the design process, to verify the circuit operation [3], [6]\u2013[9].","part":"1"},{"sec":"sec1","text":" In conventional SC \\$\\Sigma\\Delta {\\rm M}\\$ behavioral models, the integrator is described as a first-order system, whose response \\$y(t)\\$ solely depends on the op-amp gain-bandwidth product GBW and slew rate SR [6]\u2013[9].","part":"1"},{"sec":"sec2","text":"In accordance with the conventional model [6]\u2013[9], the linear time response \\$y_{lin}(t)\\$ of a first-order system to a step of amplitude \\$V_{IS}\\$ (2) is\n.","part":"1"},{"sec":"sec3","text":" For the sake of synthesis, the effect of other integrator characteristics (i.e., the op-amp de gain, output swing and thermal noise, the clock jitter, the switch noise, and so on), which were already exhaustively discussed in [6]\u2013[9], are not considered in the following.","part":"1"},{"sec":"sec3","text":"The behavioral analysis is performed by referring to a typical GSM application frequently reported in the literature [4] [6].","part":"1"},{"sec":"sec3","text":" The gains of the first and second integrator were supposed equal to 0.25 and 0.5, respectively, and a signal-to-noise and distortion ratio \\$SNDR=92\\ dB\\$ was assumed as a goal in order to achieve 15 bits of resolution [6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0263-2241(01)00045-8"},"refType":"biblio","id":"ref6"},{"order":"7","text":"P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato, and A. Baschirotto, \"Behavioral Modeling of Switched-Capacitor Sigma-Delta Modulators,\" IEEE Trans. On Circ. and Syst. I: Fund. Th. And Appl., vol. 50, no. 3, pp. 352- 364, 2003.","title":"Behavioral Modeling of Switched-Capacitor Sigma-Delta Modulators","context":[{"sec":"sec1","text":" To overcome the simulation issues resulting from the complexity of \\$\\Sigma\\Delta {\\rm M}\\$ architectures, behavioral analysis is extensively used to specify convenient sub-circuit parameters since the early-design phase [6]\u2013[7][9], whereas transistor-level simulation is usually performed at the end of the design process, to verify the circuit operation [3], [6]\u2013[7][9].","part":"1"},{"sec":"sec1","text":" In conventional SC \\$\\Sigma\\Delta {\\rm M}\\$ behavioral models, the integrator is described as a first-order system, whose response \\$y(t)\\$ solely depends on the op-amp gain-bandwidth product GBW and slew rate SR [6]\u2013[7][9].","part":"1"},{"sec":"sec2","text":"In accordance with the conventional model [6]\u2013[7][9], the linear time response \\$y_{lin}(t)\\$ of a first-order system to a step of amplitude \\$V_{IS}\\$ (2) is\n.","part":"1"},{"sec":"sec3","text":" Both the second integrator and the comparator are assumed as ideal blocks because they do not significantly affect the modulator performances [7], [8].","part":"1"},{"sec":"sec3","text":" For the sake of synthesis, the effect of other integrator characteristics (i.e., the op-amp de gain, output swing and thermal noise, the clock jitter, the switch noise, and so on), which were already exhaustively discussed in [6]\u2013[7][9], are not considered in the following.","part":"1"},{"sec":"sec3","text":" The SNDR was measured according to the procedure suggested in [7].","part":"1"}],"links":{"documentLink":"/document/1193017","pdfSize":"1243KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"H. Zare-Hoseini, I. Kale, and O. Shoaei, \"Modeling of Switched-Capacitor Delta-Sigma Modulators in Simulink,\" IEEE Transactions on Instrumentation and Measurement, vol. 54, no. 4, pp. 1646-1654, 2005.","title":"Modeling of Switched-Capacitor Delta-Sigma Modulators in Simulink","context":[{"sec":"sec1","text":" To overcome the simulation issues resulting from the complexity of \\$\\Sigma\\Delta {\\rm M}\\$ architectures, behavioral analysis is extensively used to specify convenient sub-circuit parameters since the early-design phase [6]\u2013[8][9], whereas transistor-level simulation is usually performed at the end of the design process, to verify the circuit operation [3], [6]\u2013[8][9].","part":"1"},{"sec":"sec1","text":" In conventional SC \\$\\Sigma\\Delta {\\rm M}\\$ behavioral models, the integrator is described as a first-order system, whose response \\$y(t)\\$ solely depends on the op-amp gain-bandwidth product GBW and slew rate SR [6]\u2013[8][9].","part":"1"},{"sec":"sec2","text":"In accordance with the conventional model [6]\u2013[8][9], the linear time response \\$y_{lin}(t)\\$ of a first-order system to a step of amplitude \\$V_{IS}\\$ (2) is\n.","part":"1"},{"sec":"sec3","text":" Both the second integrator and the comparator are assumed as ideal blocks because they do not significantly affect the modulator performances [7], [8].","part":"1"},{"sec":"sec3","text":" For the sake of synthesis, the effect of other integrator characteristics (i.e., the op-amp de gain, output swing and thermal noise, the clock jitter, the switch noise, and so on), which were already exhaustively discussed in [6]\u2013[8][9], are not considered in the following.","part":"1"}],"links":{"documentLink":"/document/1468583","pdfSize":"673KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"G. Suarez, M. Jimenez, and F. O. Fernandez, \"Behavioral Modeling Methods for Switched-Capacitor \u03a3\u0394 Modulators,\" IEEE Trans. On Circ. and Syst. I: Reg. Papers, vol. 54, no. 6, pp. 1236- 1244, 2007.","title":"Behavioral Modeling Methods for Switched-Capacitor \u03a3\u0394 Modulators","context":[{"sec":"sec1","text":" To overcome the simulation issues resulting from the complexity of \\$\\Sigma\\Delta {\\rm M}\\$ architectures, behavioral analysis is extensively used to specify convenient sub-circuit parameters since the early-design phase [6]\u2013[9], whereas transistor-level simulation is usually performed at the end of the design process, to verify the circuit operation [3], [6]\u2013[9].","part":"1"},{"sec":"sec1","text":" In conventional SC \\$\\Sigma\\Delta {\\rm M}\\$ behavioral models, the integrator is described as a first-order system, whose response \\$y(t)\\$ solely depends on the op-amp gain-bandwidth product GBW and slew rate SR [6]\u2013[9].","part":"1"},{"sec":"sec2","text":"In accordance with the conventional model [6]\u2013[9], the linear time response \\$y_{lin}(t)\\$ of a first-order system to a step of amplitude \\$V_{IS}\\$ (2) is\n.","part":"1"},{"sec":"sec3","text":" For the sake of synthesis, the effect of other integrator characteristics (i.e., the op-amp de gain, output swing and thermal noise, the clock jitter, the switch noise, and so on), which were already exhaustively discussed in [6]\u2013[9], are not considered in the following.","part":"1"}],"links":{"documentLink":"/document/4232598","pdfSize":"1131KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"G. Palmisano, G. Palumbo, and S. Pennisi, \"Design Procedure for Two-Stage CMOS Transconductance Operational Amplifiers: A Tutorial,\" Analog Integrated Circuits and Signal Processing, vol. 27, pp. 179-189, 2001.","title":"Design Procedure for Two-Stage CMOS Transconductance Operational Amplifiers: A Tutorial","context":[{"sec":"sec1","text":" In these cases, the integrator settling is determined by the combined effect of the amplifier GBW, SR and phase margin PM [10].","part":"1"},{"sec":"sec1","text":"However, this may reveal itself to be an inefficient design approach, because the phase margin is related to the op-amp bias currents and transistor dimensions, which also affect the amplifier GBW, SR, DC gain, output swing, power consumption, silicon area and thermal noise [10].","part":"1"},{"sec":"sec2","text":"However, many real op-amps are characterized by a two-pole open-loop transfer function [10], [11].","part":"1"},{"sec":"sec2","text":"Expression (7) is obtained from (6) taking the integrator feedback factor \\$f\\$ into account, assuming \\$A_{0}>>1\\$, and considering that \\$p_{1OL}\\$ and \\$p_{2OL}\\$ are given by [10], [11]:\n.","part":"1"},{"sec":"sec3","text":" However, it is worth pointing out that the increasing of PM for given values of GBW and SR generally requires greater transconductances and bias currents for the amplifier stages [10].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1023/A:1011229119071"},"refType":"biblio","id":"ref10"},{"order":"11","text":"G. Palumbo, and S. Pennisi, Feedback Amplifiers Theory and Design, Kluwer Academic Publishers, Boston, 2002.","title":"Feedback Amplifiers Theory and Design","context":[{"sec":"sec2","text":"However, many real op-amps are characterized by a two-pole open-loop transfer function [10], [11].","part":"1"},{"sec":"sec2","text":"Expression (7) is obtained from (6) taking the integrator feedback factor \\$f\\$ into account, assuming \\$A_{0}>>1\\$, and considering that \\$p_{1OL}\\$ and \\$p_{2OL}\\$ are given by [10], [11]:\n.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"C. Azzolini, P. Milanesi, and A. Boni, \"Accurate Transient Response Model for Automatic Synthesis of High-Speed Operational Amplifiers,\" IEEE International Symposium on Circuits and Systems, pp. 5716-5719, 2006.","title":"Accurate Transient Response Model for Automatic Synthesis of High-Speed Operational Amplifiers","context":[{"sec":"sec2","text":"From (12), \\$y_{SS}(t)\\$ cannot be then roughly joined to the straight line of slope SR as in the case of single-pole system (5), because the continuity of both \\$y(t)\\$ and its derivative at the end of the slewing period (i.e at \\$t=t_{LS}\\$) has to be guaranteed [12].","part":"1"}],"links":{"documentLink":"/document/1693933","pdfSize":"1455KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5118467","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Effect of op-amp phase margin on SC \u03a3\u0394 modulator performances","publisher":"IEEE","displayDocTitle":"Effect of op-amp phase margin on SC \u03a3\u0394 modulator performances","htmlAbstractLink":"/document/5118467/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118467/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118467","openAccessFlag":"F","title":"Effect of op-amp phase margin on SC \u03a3\u0394 modulator performances","contentTypeDisplay":"Conferences","mlTime":"PT0.126179S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118475,"references":[{"order":"1","text":"M. Matsui et al, \"A 200 MHz 13 mm 2-D DCT macro cell using sense amplifying pipeline Flip-Flop scheme,\" IEEE J. Solid-State Circuits, vol. 29, pp.1482-1490, Dec 1994.","title":"A 200 MHz 13 mm 2-D DCT macro cell using sense amplifying pipeline Flip-Flop scheme","context":[{"sec":"sec1","text":" Several types of FF have been proposed to obtain these targets, and the Sense Amplifier based FF (SAFF) [1]\u2013[3] is one of the best choices due to its differential characteristic and ability to operate at low-voltage.","part":"1"},{"sec":"sec2","text":"SAFFs [1], [2] consist of a sense amplifier in the Pulse Generator (PG) stage and a NAND RS latch in the second stage as shown in Fig. 3.","part":"1"},{"sec":"sec2","text":" In the conventional SAFF [1] shown in Fig. 3(a), when CLK is low, nodes labeled Sb and Rb are precharged to VDD through MP1 and MP3.","part":"1"},{"sec":"sec2","text":"Although conventional SAFFs give near-zero setup time and reduced hold-time, the main drawback of the SAFFs proposed in [1], [2] is the slave element - a SR NAND latch.","part":"1"},{"sec":"sec4","text":" As we mentioned in Eq. 1 as well as in part I, the setup time \\$t_{su}\\$ and \\$t_{cq}\\$ are the most important parameters of operating frequency, setup/hold time window and true amount of delay time through the FF respectfully, Table I shows that the conventional SAFF in [1] is the slowest circuit, due to both three stages delay and ineffective NAND-based output latch.","part":"1"},{"sec":"sec4","text":" The \\$t_{cq}\\$ of the conventional SAFF in [1] for \\$L\\hbox{-}>H\\$, and \\$H\\hbox{-}>L\\$ transition is much lager than that of Nicolik's one, 24.14 ns and 47.25 ns respectively, while \\$t_{cq}\\$ of CMSA-FF is only 3.48 ns and 3.93 ns for \\$H\\hbox{-}>L\\$, and \\$L\\hbox{-} >H\\$ transition respectively.","part":"1"}],"links":{"documentLink":"/document/340421","pdfSize":"819KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Borivoje Nikolic, et al., \"Improved Sense-Amplifier-Based Flip-Flop: Design and Measurements,\" IEEE J. Solid-State Circuits, vol.35, pp.876-877, June 2000.","title":"Improved Sense-Amplifier-Based Flip-Flop: Design and Measurements","context":[{"sec":"sec1","text":" Several types of FF have been proposed to obtain these targets, and the Sense Amplifier based FF (SAFF) [1]\u2013[2][3] is one of the best choices due to its differential characteristic and ability to operate at low-voltage.","part":"1"},{"sec":"sec1a","text":" Many authors [2]\u2013[4] refer to Data-CLK \\$(D\\hbox{-}>CLK)\\$ delay \\$t_{dc}\\$, CLK-Output \\$(CLK\\hbox{-}>Q)\\$ delay \\$t_{cq}\\$, Data-Output \\$(D\\hbox{-}>Q)\\$ propagation time \\$t_{dq}\\$, setup \\$(t_{su})\\$, and hold time \\$(t_{h})\\$ as the timing parameters of FFs. \\$t_{dc}\\$ is the time difference between the input \\$D\\$ and the CLK triggering edge, meanwhile \\$t_{cq}\\$ is the time measured from the triggering edge of the CLK signal to output signal \\$Q\\$, and \\$t_{dq}\\$ is the propagation delay between the input data signal \\$D\\$ and output signal \\$Q\\$.","part":"1"},{"sec":"sec2","text":"SAFFs [1], [2] consist of a sense amplifier in the Pulse Generator (PG) stage and a NAND RS latch in the second stage as shown in Fig. 3.","part":"1"},{"sec":"sec2","text":" The operation of the modified SAFF [2] in Fig. 3(b) is improved by modification of the second stage.","part":"1"},{"sec":"sec2","text":"Although conventional SAFFs give near-zero setup time and reduced hold-time, the main drawback of the SAFFs proposed in [1], [2] is the slave element - a SR NAND latch.","part":"1"}],"links":{"documentLink":"/document/845191","pdfSize":"266KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"H. Zhang, P. Mazumber, \"Design of a new sense amplifier Flip-Flop with improved power-delay product,\" Proc. ISCAS2007, pp.1262-1265, May 23-26, 2005.","title":"Design of a new sense amplifier Flip-Flop with improved power-delay product, Proc","context":[{"sec":"sec1","text":" Several types of FF have been proposed to obtain these targets, and the Sense Amplifier based FF (SAFF) [1]\u2013[3] is one of the best choices due to its differential characteristic and ability to operate at low-voltage.","part":"1"},{"sec":"sec1a","text":" Many authors [2]\u2013[3][4] refer to Data-CLK \\$(D\\hbox{-}>CLK)\\$ delay \\$t_{dc}\\$, CLK-Output \\$(CLK\\hbox{-}>Q)\\$ delay \\$t_{cq}\\$, Data-Output \\$(D\\hbox{-}>Q)\\$ propagation time \\$t_{dq}\\$, setup \\$(t_{su})\\$, and hold time \\$(t_{h})\\$ as the timing parameters of FFs. \\$t_{dc}\\$ is the time difference between the input \\$D\\$ and the CLK triggering edge, meanwhile \\$t_{cq}\\$ is the time measured from the triggering edge of the CLK signal to output signal \\$Q\\$, and \\$t_{dq}\\$ is the propagation delay between the input data signal \\$D\\$ and output signal \\$Q\\$.","part":"1"}],"links":{"documentLink":"/document/1464824","pdfSize":"361KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Bo Fu, Paul Ampadu, \"Comparative Analysis of Ultra-Low Voltage Flip-Flops for Energy Efficiency,\" Proc. ISCAS 2007, pp. 1173-1176, May 23-26, 2005.","title":"Comparative Analysis of Ultra-Low Voltage Flip-Flops for Energy Efficiency","context":[{"sec":"sec1a","text":" Many authors [2]\u2013[4] refer to Data-CLK \\$(D\\hbox{-}>CLK)\\$ delay \\$t_{dc}\\$, CLK-Output \\$(CLK\\hbox{-}>Q)\\$ delay \\$t_{cq}\\$, Data-Output \\$(D\\hbox{-}>Q)\\$ propagation time \\$t_{dq}\\$, setup \\$(t_{su})\\$, and hold time \\$(t_{h})\\$ as the timing parameters of FFs. \\$t_{dc}\\$ is the time difference between the input \\$D\\$ and the CLK triggering edge, meanwhile \\$t_{cq}\\$ is the time measured from the triggering edge of the CLK signal to output signal \\$Q\\$, and \\$t_{dq}\\$ is the propagation delay between the input data signal \\$D\\$ and output signal \\$Q\\$.","part":"1"},{"sec":"sec1b","text":" The simulation results in [4] show that \\$t_{su}\\$ of the SAFF decreases while \\$t_{cq}\\$ increases as the supply voltage VDD decreases (see Fig. 2(a) and (b)).","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Seong-Ik Cho, Hong-June Park, Mu-Hun Park, Young-Hee Kim, \"CMOS Sense-Amplifier Type Flip-Flop Having Improved Setup/Hold Margin,\" IEICE transaction on Electron., Vol.E86-C No.12 pp.2508-2510, December 2003.","title":"CMOS Sense-Amplifier Type Flip-Flop Having Improved Setup/Hold Margin","context":[{"sec":"sec1a","text":" For the cases where the data transition has been placed within the setup/hold time, \\$t_{cq}\\$ is too long to be used at high frequency operation; it means that the output \\$Q\\$ will be in an unwanted metastable state [5].","part":"1"},{"sec":"sec3","text":" In addition the SR latch stage is improved by introducing a new SR latch based on a modification of the design from [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Tsuguo K., Kazutaka N., Tsukasa S., Yukihiro F., and Osamu W., \"A Current-mode Latch Sense Amplifier and a Static Power Saving Input Buffer for Low-power Architecture,\" Symposium on VLSl Circuits Digest of Technical Papers, pp. 28-29, 1992.","title":"A Current-mode Latch Sense Amplifier and a Static Power Saving Input Buffer for Low-power Architecture","context":[{"sec":"sec3","text":" The pulse-generating stage of this FF is the proposed current-mirror sense amplifier scheme which was firstly developed in [6] to reduce discharging time of the Sb, Rb nodes.","part":"1"}],"refType":"biblio","id":"ref6"}],"articleNumber":"5118475","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Novel low voltage current-mirror sense amplifier based Flip-Flop with reduced delay time","publisher":"IEEE","displayDocTitle":"Novel low voltage current-mirror sense amplifier based Flip-Flop with reduced delay time","htmlAbstractLink":"/document/5118475/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5118475/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5118475","openAccessFlag":"F","title":"Novel low voltage current-mirror sense amplifier based Flip-Flop with reduced delay time","contentTypeDisplay":"Conferences","mlTime":"PT0.058705S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118476,"references":[{"order":"1","text":"K. Itoh, R. Takemura, \"Low-Voltage Limitations of Nano-Scale CMOS LSIs: Current Status and Future Trends\", EDSSC, Taiwan 2007.","context":[{"sec":"sec1","text":" The double-gate (DG) technology with reduced process variations and better control of leakage current has appeared as a possible candidate to compete with standard bulk-CMOS [1].","part":"1"},{"sec":"sec1","text":" The small signal difference on a pair of bitlines implies the demand for a significant mismatch tolerance of the SAs, especially in sub \u221250nm technologies, in which process variations reach a high value [1], causing serious asymmetry.","part":"1"},{"sec":"sec5b","text":" The level of \\$V_{th}\\$ mismatch is dependent on the transistor size, [1], according to:.","part":"1"},{"sec":"sec5b","text":"Data presented in [1] peg the \\$V_{th}\\$ standard deviation for 32-nm DG-SOI to half the deviation for 32-nm bulk-CMOS.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Mukhopadhyay, H. Mahmoodi, and K. Roy, \"Design of high performance sense amplifier using independent gate control in sub-50nm double-gate MOSFET\", ISQED, San Jose, CA, USA, 2005.","context":[{"sec":"sec3a","text":"Fig. 2 presents the Latch Based Sense Amplifier (LBSA) derived from [2].","part":"1"},{"sec":"sec3a","text":" Introduction of the DG technology allowed an additional back-gate (BG) connection, resulting in feedback strength and speed improvement [2].","part":"1"},{"sec":"sec3b","text":" The feedback of signals OUTL and OUTR works similarly to that of the LBSA [2] (Fig. 2).","part":"1"},{"sec":"sec3b","text":"\n\nFig. 2\nLatch Based Sense Amplifier (LBSA) [2]\n\n\n\nFig. 3\nIsolated Input Sense Amplifier (IISA) [4]\n\n\n.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Hong-Yi Huang, and Shih-Lun Chen, \"Self-isolated gain-enhanced sense amplifier\", Proc. IEEE Asia-Pacific Conference, pp. 57-60, 2002","title":"Self-isolated gain-enhanced sense amplifier","context":[{"sec":"sec3a","text":"Fig. 3 presents the Isolated Input Sense Amplifier (IISA) derived from [3] and converted directly to DG SOI technology.","part":"1"},{"sec":"sec3b","text":" The DISA is derived from the IISA [3] (Fig. 3) and adds feedback to the BG of transistors MP1,2,5,6, and MN3,4,7,8 as well as an equalization transistor EQN, and precharge transistors MN02/03.","part":"1"}],"links":{"documentLink":"/document/1031531","pdfSize":"227KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"E. Seevinck, P. Beers, and H. Ontrop, \"Current-Mode Techniques for High-speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SR\", IEEE JSSC, vol. 26, NO. 4, pp. 525-536, April, 1991.","title":"Current-Mode Techniques for High-speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SR","context":[{"sec":"sec3b","text":"\n\nFig. 2\nLatch Based Sense Amplifier (LBSA) [2]\n\n\n\nFig. 3\nIsolated Input Sense Amplifier (IISA) [4]\n\n\n.","part":"1"},{"sec":"sec4a","text":" The basis of operation of the column selector has been described in detail in [4] while the circuit in Fig. 5 is the SA proposed by [5].","part":"1"},{"sec":"sec4b","text":" This new column selector presented in Fig. 6, differs from [4], [5] by 4 access transistors M5-M8, which convert current to voltage.","part":"1"}],"links":{"documentLink":"/document/75050","pdfSize":"957KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"H. Wang and P. C. Liu, A Low Power Current Sensing Scheme for CMOS SRAM, IEEE 1996.","context":[{"sec":"sec4a","text":" The basis of operation of the column selector has been described in detail in [4] while the circuit in Fig. 5 is the SA proposed by [5].","part":"1"},{"sec":"sec4b","text":" This new column selector presented in Fig. 6, differs from [4], [5] by 4 access transistors M5-M8, which convert current to voltage.","part":"1"}],"refType":"biblio","id":"ref5"}],"articleNumber":"5118476","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"SRAM voltage and current sense amplifiers in sub-32nm double-gate CMOS insensitive to process variations and transistor mismatch","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118476/","displayDocTitle":"SRAM voltage and current sense amplifiers in sub-32nm double-gate CMOS insensitive to process variations and transistor mismatch","htmlLink":"/document/5118476/","isStaticHtml":true,"isConference":true,"xploreDocumentType":"Conference Publication","articleId":"5118476","openAccessFlag":"F","title":"SRAM voltage and current sense amplifiers in sub-32nm double-gate CMOS insensitive to process variations and transistor mismatch","contentTypeDisplay":"Conferences","mlTime":"PT0.053298S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"5076158"},{"_id":5118482,"references":[{"order":"1","text":"S. Gibson, \"Sub-Pixel Font Rendering Technology,\" from http://www.grc.com/cleartype.htm.","context":[{"sec":"sec1","text":" However, color fringing artifacts may be perceived, for some pixels, not all red, green, blue components are turned on [1].","part":"1"},{"sec":"sec1","text":" In [1], a five-tap filter is proposed to smooth the result of the subpixel-based downsampling, however, the low pass filter relieves color at the cost of image blurring, and can be only adopted as an enhancement technique for achromatic (grey-scale) image.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Scott J. Daly et al, \"Methods and Systems for Improving Display Resolution in Images Using Sub-pixel Sampling and Visual Error Filtering,\" United States Patent, US 6,608,632 B2, Aug.19, 2003.","title":"Methods and Systems for Improving Display Resolution in Images Using Sub-pixel Sampling and Visual Error Filtering,","context":[{"sec":"sec1","text":" Daly et al noted two simple downsampling schemes [2]: pixel-based downsampling and subpixel-based downsampling.","part":"1"},{"sec":"sec2","text":" Traditional subpixel-based downsampling decimates red, green, and blue subpixels alternately in horizontal [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Jun-Seong Kim and Chang-Su Kim, \"A filter design algorithm for subpixel rendering on matrix displays,\" EUSIPCO, 2007.","title":"A filter design algorithm for subpixel rendering on matrix displays","context":[{"sec":"sec1","text":" In [3], a filter that minimizes the difference between the original image and a virtual image is presented.","part":"1"}],"links":{"documentLink":"/document/6162057","pdfSize":"735KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"C. Betrisey, J. F. Blinn, B. Dresevic, B. Hill, G. Hitchcock, B. Keely, D. P. Mitchell, J. C. Platt, and T. Whitted, \"Displaced filtering for patterned displays,\" SID Symposium Digest of Technical Papers, vol. 31, pp. 296-299, 2000.","title":"Displaced filtering for patterned displays","context":[{"sec":"sec1","text":" Based on psychophysical experiments, [4] [5] define an error metric in frequency domain, and derive the filter coefficients by minimizing this metric. [6] proposes an algorithm based on human perceptual model to remove visible chrominance aliasing while retaining the invisible aliased components that contribute to enhanced resolution.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1889/1.1832941"},"refType":"biblio","id":"ref4"},{"order":"5","text":"John C. Platt, \"Optimal filtering for patterned displays,\" IEEE Signal Processing Letters, vol. 7, no. 7, pp. 179-181, July 2000.","title":"Optimal filtering for patterned displays","context":[{"sec":"sec1","text":" Based on psychophysical experiments, [4] [5] define an error metric in frequency domain, and derive the filter coefficients by minimizing this metric. [6] proposes an algorithm based on human perceptual model to remove visible chrominance aliasing while retaining the invisible aliased components that contribute to enhanced resolution.","part":"1"}],"links":{"documentLink":"/document/847362","pdfSize":"44KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Dean S. Messing, Scott Daly, \"Improved display resolution of subsampled color images using subpixel addressing,\" IEEE International Conference on Image Processing, Vol. 1, 22-25 Sept. 2002.","title":"Improved display resolution of subsampled color images using subpixel addressing","context":[{"sec":"sec1","text":" [6] proposes an algorithm based on human perceptual model to remove visible chrominance aliasing while retaining the invisible aliased components that contribute to enhanced resolution.","part":"1"},{"sec":"sec3b","text":" Assume input is a monochrome image \\$(R=G=B=Y, U=V=0)\\$ and each subpixel gives the same contribution to the Y(luminance) component, the sampling rate of subpixel-based downsampling would be three times of pixel-based downsampling [6].","part":"1"}],"links":{"documentLink":"/document/1038102","pdfSize":"284KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"ITU, recommendation ITU-R BT.601-5, 1995.","context":[{"sec":"sec3a","text":" Since luminance and chrominance channels can be separated in YUV space [7], it is possible to judge the edge directions from Y (luminance) component.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"Wandell B. A., Foundations of Vision, Sinauer Associates Inc., Sunderland, Massachusetts, 1995.","title":"Foundations of Vision","context":[{"sec":"sec3b","text":" Since human eyes are more sensitive to luminance than to chrominance, luminance in general dominates the perceived resolution [8].","part":"1"}],"links":{"documentLink":"/document/710733","pdfSize":"733KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"John G. Proakis, Dimitris G. Manolakis, Digital Signal Processing, principles, algorithms, and applications.","title":"Digital Signal Processing, principles","context":[{"sec":"sec4","text":" According to Nyquist sampling theory, lower sampling rate causes more luminance aliasing [9] which explains the results in Fig. 10.","part":"1"}],"refType":"biblio","id":"ref9"}],"articleNumber":"5118482","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A new adaptive subpixel-based downsampling scheme using edge detection","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5118482/","isConference":true,"htmlLink":"/document/5118482/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"A new adaptive subpixel-based downsampling scheme using edge detection","articleId":"5118482","openAccessFlag":"F","title":"A new adaptive subpixel-based downsampling scheme using edge detection","contentTypeDisplay":"Conferences","mlTime":"PT0.062551S","lastupdate":"2021-12-16","contentType":"conferences","definitions":"false","publicationNumber":"5076158"}]