<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="hcr_controller" solutionName="solution1" date="2021-04-27T21:24:48.112+0000"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="hcr_controller" solutionName="solution1" date="2021-04-27T21:24:22.168+0000"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="hcr_controller" solutionName="solution1" date="2021-04-27T21:23:38.650+0000"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="hcr_controller" solutionName="solution1" date="2021-04-27T21:23:09.707+0000"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xA;&#x9;'phi' operation ('p_s', hcr_controller/hcr_controller.cpp:332) with incoming values : ('p_066_2', hcr_controller/hcr_controller.cpp:332) (0 ns)&#xA;&#x9;multiplexor before 'phi' operation ('prt_clock_1', hcr_controller/hcr_controller.cpp:338) with incoming values : ('prt_clock', hcr_controller/hcr_controller.cpp:338) (0.538 ns)&#xA;&#x9;'phi' operation ('prt_clock_1', hcr_controller/hcr_controller.cpp:338) with incoming values : ('prt_clock', hcr_controller/hcr_controller.cpp:338) (0 ns)&#xA;&#x9;'add' operation ('prt_clock', hcr_controller/hcr_controller.cpp:329) (1.46 ns)&#xA;&#x9;'icmp' operation ('tmp_10', hcr_controller/hcr_controller.cpp:338) (0.992 ns)&#xA;&#x9;'select' operation ('prt_clock', hcr_controller/hcr_controller.cpp:338) (0.115 ns)" projectName="hcr_controller" solutionName="solution1" date="2021-04-23T20:20:05.739+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (3.1ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1ns, effective delay budget: 3ns)." projectName="hcr_controller" solutionName="solution1" date="2021-04-23T20:20:05.736+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-562] Loop 'Loop-2.1' (hcr_controller/hcr_controller.cpp:177) in function 'scheduler_parser' has unknown bound because it has multiple exiting blocks." projectName="hcr_controller" solutionName="solution1" date="2021-04-23T20:20:05.252+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'scheduler_cycle_exact' (hcr_controller/hcr_controller.cpp:267) into scheduler_cycle_exac." projectName="hcr_controller" solutionName="solution1" date="2021-04-23T20:20:05.046+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] Argument 'pps' has read operations in process function 'scheduler_cycle_exact' (hcr_controller/hcr_controller.cpp:266)." projectName="hcr_controller" solutionName="solution1" date="2021-04-23T20:20:04.310+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] Reading dataflow channel 'pps' (hcr_controller/hcr_controller.cpp:34) in the middle of dataflow may stall the dataflow pipeline:" projectName="hcr_controller" solutionName="solution1" date="2021-04-23T20:20:04.306+0000" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] hcr_controller/hcr_controller.cpp:313: variable-indexed range selection may cause suboptimal QoR." projectName="hcr_controller" solutionName="solution1" date="2021-04-23T20:20:03.624+0000" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
