// Seed: 447552492
module module_0;
  if ((1)) id_1(id_1, -1 * id_1);
  else
    always begin : LABEL_0
      if (id_1) id_2 <= -1;
      else
        #1
        if (1) id_1 = 1;
        else id_1 <= 1 == id_2;
    end
  reg  id_3;
  wire id_4;
  assign id_3 = id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wire id_3,
    input tri0 id_4,
    input tri id_5,
    input uwire id_6,
    output wor id_7,
    input supply0 id_8
);
  wire id_10;
  module_0 modCall_1 ();
  assign id_7 = id_4;
endmodule
