// Seed: 3693395470
`timescale 1ps / 1 ps `default_nettype id_8
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout id_18;
  inout id_17;
  inout id_16;
  inout id_15;
  inout id_14;
  inout id_13;
  output id_12;
  input id_11;
  inout id_10;
  output id_9;
  input id_8;
  input id_7;
  input id_6;
  output id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_18;
  type_21(
      id_10, id_1, id_4
  );
  logic id_19;
  assign id_16 = 1;
  always @(posedge ~id_19 or negedge id_15) begin
    if (id_2) begin
      if (id_11) begin
        id_3 <= id_16 & id_1;
      end
    end
  end
  assign id_13#(.id_3(1'b0)) = 1 + 1;
  assign id_13 = id_10;
endmodule
