#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Fri Nov 14 13:03:51 2014
# Process ID: 5548
# Log file: X:/Desktop/Logic labs/Lab3/planAhead_run_2/planAhead.log
# Journal file: X:/Desktop/Logic labs/Lab3/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in 16 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {X:/Desktop/Logic labs/Lab3/pa.fromHdl.tcl}
# create_project -name Lab3 -dir "X:/Desktop/Logic labs/Lab3/planAhead_run_2" -part xc6slx16csg324-3
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Eight_bit_counter.ucf" [current_fileset -constrset]
Adding file 'X:/Desktop/Logic labs/Lab3/Eight_bit_counter.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Debouncer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Eight_bit_counter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Eight_bit_counter $srcset
# add_files [list {Eight_bit_counter.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "X:/Desktop/Logic labs/Lab3/Debouncer.v" into library work
Analyzing Verilog file "X:/Desktop/Logic labs/Lab3/Eight_bit_counter.v" into library work
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [X:/Desktop/Logic labs/Lab3/Eight_bit_counter.ucf]
Finished Parsing UCF File [X:/Desktop/Logic labs/Lab3/Eight_bit_counter.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 107288a9
open_rtl_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 552.160 ; gain = 158.715
startgroup
set_property package_pin T11 [get_ports {count[7]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {count[6]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {count[5]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {count[4]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {count[3]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {count[2]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {count[1]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {count[0]}]
endgroup
startgroup
set_property package_pin D9 [get_ports reset]
endgroup
startgroup
set_property package_pin C4 [get_ports trigger]
endgroup
startgroup
set_property package_pin V10 [get_ports clock]
endgroup
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
