// SPDX-License-Identifier: GPL-2.0-only
/*
 * Unisoc Qogirn6pro platform DTS file
 *
 * Copyright (C) 2020, Unisoc Inc.
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include "qogirn6pro.dtsi"

/ {
	cpuinfo_hardware = "Unisoc ums9620";

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&CPU0>;
				};
			};
		};

		CPU0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a55","arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "spin-table";
		};
	};

	gic: interrupt-controller@12000000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		redistributor-stride = <0x0 0x20000>;	/* 128KB stride */
		#redistributor-regions = <1>;
		interrupt-controller;
		reg = <0x0 0x12000000 0 0x20000>,	/* GICD */
			<0x0 0x12040000 0 0x100000>;	/* GICR */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH>, /* Physical Secure PPI */
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH>, /* Physical Non-Secure PPI */
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH>, /* Virtual PPI */
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH>; /* Hipervisor PPI */
		arm,no-tick-in-suspend;
	};

	soc {
		pmu_gate: pmu-gate {
			compatible = "sprd,ums9620-pmu-gate";
			sprd,syscon = <&pmu_apb_regs>; /* 0x64910000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		g1_pll: g1-pll {
			compatible = "sprd,ums9620-g1-pll";
			sprd,syscon = <&anlg_phy_g1_regs>; /* 0x64304000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		g1l_pll: g1l-pll {
			compatible = "sprd,ums9620-g1l-pll";
			sprd,syscon = <&anlg_phy_g1l_regs>; /* 0x64308000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		g5l_pll: g5l-pll {
			compatible = "sprd,ums9620-g5l-pll";
			sprd,syscon = <&anlg_phy_g5l_regs>; /* 0x64324000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		g5r_pll: g5r-pll {
			compatible = "sprd,ums9620-g5r-pll";
			sprd,syscon = <&anlg_phy_g5r_regs>; /* 0x64320000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		g8_pll: g8-pll {
			compatible = "sprd,ums9620-g8-pll";
			sprd,syscon = <&anlg_phy_g8_regs>; /* 0x6432c000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		g9_pll: g9-pll {
			compatible = "sprd,ums9620-g9-pll";
			sprd,syscon = <&anlg_phy_g9_regs>; /* 0x64330000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		g10_pll: g10-pll {
			compatible = "sprd,ums9620-g10-pll";
			sprd,syscon = <&anlg_phy_g10_regs>; /* 0x64334000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		apapb_gate: apapb-gate {
			compatible = "sprd,ums9620-apapb-gate";
			sprd,syscon = <&ap_apb_regs>; /* 0x20100000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		ap_clk: clock-controller@20010000 {
			compatible = "sprd,ums9620-ap-clk";
			reg = <0 0x20010000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		apahb_gate: apahb-gate {
			compatible = "sprd,ums9620-apahb-gate";
			sprd,syscon = <&ap_ahb_regs>; /* 0x20000000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		aonapb_gate: aonapb-gate {
			compatible = "sprd,ums9620-aon-gate";
			sprd,syscon = <&aon_apb_regs>; /* 0x64900000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		aonapb_clk: clock-controller@64920000 {
			compatible = "sprd,ums9620-aonapb-clk";
			reg = <0 0x64920000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		gpuapb_gate: gpuapb-gate {
			compatible = "sprd,ums9620-gpuapb-gate";
			sprd,syscon = <&gpu_apb_regs>; /* 0x23000000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		gpu_clk: clock-controller@23010000 {
			compatible = "sprd,ums9620-gpu-clk";
			reg = <0 0x23010000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		ipaapb_gate: ipaapb-gate {
			compatible = "sprd,ums9620-ipaapb-gate";
			sprd,syscon = <&ipa_apb_regs>; /* 0x25000000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		ipa_clk: clock-controller@25010000 {
			compatible = "sprd,ums9620-ipa-clk";
			reg = <0 0x25010000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		ipaglb_gate: clock-controller@25240000 {
			compatible = "sprd,ums9620-ipaglb-gate";
			reg = <0 0x25240000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		ipadispc_gate: clock-controller@31800000 {
			compatible = "sprd,ums9620-ipadispc-gate";
			reg = <0 0x31800000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext_26m";
			#clock-cells = <1>;
		};

		pcieapb_gate: clock-controller@26000000 {
			compatible = "sprd,ums9620-pcieapb-gate";
			reg = <0 0x26000000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		pcie_clk: clock-controller@26004000 {
			compatible = "sprd,ums9620-pcie-clk";
			reg = <0 0x26004000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		aiapb_gate: clock-controller@27000000 {
			compatible = "sprd,ums9620-aiapb-gate";
			reg = <0 0x27000000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		ai_clk: clock-controller@27004000 {
			compatible = "sprd,ums9620-ai-clk";
			reg = <0 0x27004000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		ai_dvfs_clk: clock-controller@27008000 {
			compatible = "sprd,ums9620-ai-dvfs-clk";
			reg = <0 0x27008000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		mm_gate: mm-gate {
			compatible = "sprd,ums9620-mm-gate";
			sprd,syscon = <&mm_ahb_regs>; /* 0x30000000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		mm_clk: clock-controller@30010000 {
			compatible = "sprd,ums9620-mm-clk";
			reg = <0 0x30010000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		dpu_vsp_gate: clock-controller@30100000 {
			compatible = "sprd,ums9620-dpu-vsp-gate";
			reg = <0 0x30100000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		dpu_vsp_clk: clock-controller@30010000 {
			compatible = "sprd,ums9620-dpu-vsp-clk";
			reg = <0 0x30010000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		audcpglb_gate: clock-controller@56200000 {
			compatible = "sprd,ums9620-audcpglb-gate";
			reg = <0 0x56200000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		audcpapb_gate: clock-controller@56390000 {
			compatible = "sprd,ums9620-audcpapb-gate";
			reg = <0 0x56390000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};
	};
};

&i2c0 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C0_EB>,
		 <&ap_clk CLK_AP_I2C0>, <&ext_26m>;
};

&i2c1 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C1_EB>,
		 <&ap_clk CLK_AP_I2C1>, <&ext_26m>;
};

&i2c2 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C2_EB>,
		 <&ap_clk CLK_AP_I2C2>, <&ext_26m>;
};

&i2c3 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C3_EB>,
		 <&ap_clk CLK_AP_I2C3>, <&ext_26m>;
};

&i2c4 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C4_EB>,
		 <&ap_clk CLK_AP_I2C4>, <&ext_26m>;
};

&i2c5 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C5_EB>,
		 <&ap_clk CLK_AP_I2C5>, <&ext_26m>;
};

&i2c6 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C6_EB>,
		 <&ap_clk CLK_AP_I2C6>, <&ext_26m>;
};

&i2c7 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C7_EB>,
		 <&ap_clk CLK_AP_I2C7>, <&ext_26m>;
};

&i2c8 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C8_EB>,
		 <&ap_clk CLK_AP_I2C8>, <&ext_26m>;
};

&i2c9 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C9_EB>,
		 <&ap_clk CLK_AP_I2C9>, <&ext_26m>;
};

&sdio0 {
	clock-names = "sdio_clk", "sdio_clk_source","sdio_ahb_enable";
	clocks = <&aonapb_clk CLK_SDIO0_2X>,
		 <&g1_pll CLK_RPLL_390M>, <&apahb_gate CLK_SDIO0_EB>;
};

&sdio1 {
	clock-names = "sdio_clk","sdio_clk_source","sdio_ahb_enable";
	clocks = <&aonapb_clk CLK_SDIO1_2X>,
		 <&g1_pll CLK_RPLL_390M>, <&apahb_gate CLK_SDIO1_EB>;
};

&sdio3 {
	clock-names = "sdio_clk","sdio_clk_source","sdio_ahb_enable";
	clocks = <&ap_clk CLK_EMMC_2X>,
		 <&g1_pll CLK_RPLL_390M>, <&apahb_gate CLK_EMMC_EB>;
};

&spi0 {
	clock-names = "enable", "spi", "source";
	clocks = <&apapb_gate CLK_SPI0_EB>,
		 <&aonapb_clk CLK_SPI0>, <&g5l_pll CLK_TGPLL_192M>;
};

&spi1 {
	clock-names = "enable", "spi", "source";
	clocks = <&apapb_gate CLK_SPI1_EB>,
		 <&aonapb_clk CLK_SPI1>, <&g5l_pll CLK_TGPLL_192M>;
};

&spi2 {
	clock-names = "enable", "spi", "source";
	clocks = <&apapb_gate CLK_SPI2_EB>,
		 <&aonapb_clk CLK_SPI2>, <&g5l_pll CLK_TGPLL_192M>;
};
