{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676872036146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676872036146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 23:47:16 2023 " "Processing started: Sun Feb 19 23:47:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676872036146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872036146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872036146 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676872036369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676872036369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputunit/switch.v 1 1 " "Found 1 design units, including 1 entities, in source file outputunit/switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Switch " "Found entity 1: Switch" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputunit/signplace.v 1 1 " "Found 1 design units, including 1 entities, in source file outputunit/signplace.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignPlace " "Found entity 1: SignPlace" {  } { { "OutputUnit/SignPlace.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/SignPlace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputunit/outputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file outputunit/outputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputUnit " "Found entity 1: OutputUnit" {  } { { "OutputUnit/OutputUnit.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/OutputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputunit/decimaldisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file outputunit/decimaldisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecimalDisplay " "Found entity 1: DecimalDisplay" {  } { { "OutputUnit/DecimalDisplay.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/DecimalDisplay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputunit/complement_o.v 1 1 " "Found 1 design units, including 1 entities, in source file outputunit/complement_o.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complement_O " "Found entity 1: Complement_O" {  } { { "OutputUnit/Complement_O.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Complement_O.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputunit/binarytobcd.v 2 2 " "Found 2 design units, including 2 entities, in source file outputunit/binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "OutputUnit/BinaryToBCD.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/BinaryToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041159 ""} { "Info" "ISGN_ENTITY_NAME" "2 BinaryToBCD " "Found entity 2: BinaryToBCD" {  } { { "OutputUnit/BinaryToBCD.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/BinaryToBCD.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "InputUnit/shift_reg.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/registern.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/registern.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterN " "Found entity 1: RegisterN" {  } { { "InputUnit/RegisterN.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/RegisterN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/keypad_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/keypad_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "InputUnit/keypad_fsm.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/keypad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/keypad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "InputUnit/keypad_decoder.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/keypad_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/keypad_base.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/keypad_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "InputUnit/keypad_base.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/keypad_base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/inputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/inputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputUnit " "Found entity 1: InputUnit" {  } { { "InputUnit/InputUnit.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/InputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/complement_i.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/complement_i.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complement_I " "Found entity 1: Complement_I" {  } { { "InputUnit/Complement_I.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/Complement_I.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "InputUnit/clock_div.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/checkvalue.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/checkvalue.v" { { "Info" "ISGN_ENTITY_NAME" "1 CheckValue " "Found entity 1: CheckValue" {  } { { "InputUnit/CheckValue.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/CheckValue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/bcd2binarysm.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/bcd2binarysm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2BinarySM " "Found entity 1: BCD2BinarySM" {  } { { "InputUnit/BCD2BinarySM.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/BCD2BinarySM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041169 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/RegisterN.v C:/Users/mannn/Desktop/Term Project/InputUnit/RegisterN.v " "File \"C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/RegisterN.v\" is a duplicate of already analyzed file \"C:/Users/mannn/Desktop/Term Project/InputUnit/RegisterN.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1676872041169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunit/registern.v 0 0 " "Found 0 design units, including 0 entities, in source file arithmeticunit/registern.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunit/arithmeticunit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmeticunit/arithmeticunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticUnit " "Found entity 1: ArithmeticUnit" {  } { { "ArithmeticUnit/ArithmeticUnit.v" "" { Text "C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/ArithmeticUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunit/addersub.v 2 2 " "Found 2 design units, including 2 entities, in source file arithmeticunit/addersub.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "ArithmeticUnit/AdderSub.v" "" { Text "C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/AdderSub.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041171 ""} { "Info" "ISGN_ENTITY_NAME" "2 AdderSub " "Found entity 2: AdderSub" {  } { { "ArithmeticUnit/AdderSub.v" "" { Text "C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/AdderSub.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/mannn/Desktop/Term Project/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872041172 ""}
{ "Warning" "WSGN_SEARCH_FILE" "calculator.v 1 1 " "Using design file calculator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "calculator.v" "" { Text "C:/Users/mannn/Desktop/Term Project/calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676872041217 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676872041217 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676872041218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:L0 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:L0\"" {  } { { "calculator.v" "L0" { Text "C:/Users/mannn/Desktop/Term Project/calculator.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay ControlUnit:L0\|Delay:L0 " "Elaborating entity \"Delay\" for hierarchy \"ControlUnit:L0\|Delay:L0\"" {  } { { "ControlUnit.v" "L0" { Text "C:/Users/mannn/Desktop/Term Project/ControlUnit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller ControlUnit:L0\|Controller:L1 " "Elaborating entity \"Controller\" for hierarchy \"ControlUnit:L0\|Controller:L1\"" {  } { { "ControlUnit.v" "L1" { Text "C:/Users/mannn/Desktop/Term Project/ControlUnit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputUnit InputUnit:L3 " "Elaborating entity \"InputUnit\" for hierarchy \"InputUnit:L3\"" {  } { { "calculator.v" "L3" { Text "C:/Users/mannn/Desktop/Term Project/calculator.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base InputUnit:L3\|keypad_base:L0 " "Elaborating entity \"keypad_base\" for hierarchy \"InputUnit:L3\|keypad_base:L0\"" {  } { { "InputUnit/InputUnit.v" "L0" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/InputUnit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div InputUnit:L3\|keypad_base:L0\|clock_div:L0 " "Elaborating entity \"clock_div\" for hierarchy \"InputUnit:L3\|keypad_base:L0\|clock_div:L0\"" {  } { { "InputUnit/keypad_base.v" "L0" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/keypad_base.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm InputUnit:L3\|keypad_base:L0\|keypad_fsm:L1 " "Elaborating entity \"keypad_fsm\" for hierarchy \"InputUnit:L3\|keypad_base:L0\|keypad_fsm:L1\"" {  } { { "InputUnit/keypad_base.v" "L1" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/keypad_base.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder InputUnit:L3\|keypad_base:L0\|keypad_decoder:L2 " "Elaborating entity \"keypad_decoder\" for hierarchy \"InputUnit:L3\|keypad_base:L0\|keypad_decoder:L2\"" {  } { { "InputUnit/keypad_base.v" "L2" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/keypad_base.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg InputUnit:L3\|shift_reg:L1 " "Elaborating entity \"shift_reg\" for hierarchy \"InputUnit:L3\|shift_reg:L1\"" {  } { { "InputUnit/InputUnit.v" "L1" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/InputUnit.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg.v(14) " "Verilog HDL assignment warning at shift_reg.v(14): truncated value with size 32 to match size of target (16)" {  } { { "InputUnit/shift_reg.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/shift_reg.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676872041225 "|Calculator|InputUnit:L3|shift_reg:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg InputUnit:L3\|shift_reg:LL1 " "Elaborating entity \"shift_reg\" for hierarchy \"InputUnit:L3\|shift_reg:LL1\"" {  } { { "InputUnit/InputUnit.v" "LL1" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/InputUnit.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg.v(14) " "Verilog HDL assignment warning at shift_reg.v(14): truncated value with size 32 to match size of target (16)" {  } { { "InputUnit/shift_reg.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/shift_reg.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676872041226 "|Calculator|InputUnit:L3|shift_reg:LL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2BinarySM InputUnit:L3\|BCD2BinarySM:L2 " "Elaborating entity \"BCD2BinarySM\" for hierarchy \"InputUnit:L3\|BCD2BinarySM:L2\"" {  } { { "InputUnit/InputUnit.v" "L2" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/InputUnit.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckValue InputUnit:L3\|CheckValue:L3 " "Elaborating entity \"CheckValue\" for hierarchy \"InputUnit:L3\|CheckValue:L3\"" {  } { { "InputUnit/InputUnit.v" "L3" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/InputUnit.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complement_I InputUnit:L3\|Complement_I:L4 " "Elaborating entity \"Complement_I\" for hierarchy \"InputUnit:L3\|Complement_I:L4\"" {  } { { "InputUnit/InputUnit.v" "L4" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/InputUnit.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Complement_I.v(13) " "Verilog HDL assignment warning at Complement_I.v(13): truncated value with size 32 to match size of target (8)" {  } { { "InputUnit/Complement_I.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/Complement_I.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676872041228 "|Calculator|InputUnit:L3|Complement_I:L4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticUnit ArithmeticUnit:L5 " "Elaborating entity \"ArithmeticUnit\" for hierarchy \"ArithmeticUnit:L5\"" {  } { { "calculator.v" "L5" { Text "C:/Users/mannn/Desktop/Term Project/calculator.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterN ArithmeticUnit:L5\|RegisterN:registerA " "Elaborating entity \"RegisterN\" for hierarchy \"ArithmeticUnit:L5\|RegisterN:registerA\"" {  } { { "ArithmeticUnit/ArithmeticUnit.v" "registerA" { Text "C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/ArithmeticUnit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSub ArithmeticUnit:L5\|AdderSub:AdderSub0 " "Elaborating entity \"AdderSub\" for hierarchy \"ArithmeticUnit:L5\|AdderSub:AdderSub0\"" {  } { { "ArithmeticUnit/ArithmeticUnit.v" "AdderSub0" { Text "C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/ArithmeticUnit.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ArithmeticUnit:L5\|AdderSub:AdderSub0\|FullAdder:Sini " "Elaborating entity \"FullAdder\" for hierarchy \"ArithmeticUnit:L5\|AdderSub:AdderSub0\|FullAdder:Sini\"" {  } { { "ArithmeticUnit/AdderSub.v" "Sini" { Text "C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/AdderSub.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputUnit OutputUnit:L6 " "Elaborating entity \"OutputUnit\" for hierarchy \"OutputUnit:L6\"" {  } { { "calculator.v" "L6" { Text "C:/Users/mannn/Desktop/Term Project/calculator.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complement_O OutputUnit:L6\|Complement_O:L0 " "Elaborating entity \"Complement_O\" for hierarchy \"OutputUnit:L6\|Complement_O:L0\"" {  } { { "OutputUnit/OutputUnit.v" "L0" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/OutputUnit.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Complement_O.v(12) " "Verilog HDL assignment warning at Complement_O.v(12): truncated value with size 32 to match size of target (8)" {  } { { "OutputUnit/Complement_O.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Complement_O.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676872041233 "|Calculator|OutputUnit:L6|Complement_O:L0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD OutputUnit:L6\|BinaryToBCD:L1 " "Elaborating entity \"BinaryToBCD\" for hierarchy \"OutputUnit:L6\|BinaryToBCD:L1\"" {  } { { "OutputUnit/OutputUnit.v" "L1" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/OutputUnit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 OutputUnit:L6\|BinaryToBCD:L1\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"OutputUnit:L6\|BinaryToBCD:L1\|add3:m1\"" {  } { { "OutputUnit/BinaryToBCD.v" "m1" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/BinaryToBCD.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignPlace OutputUnit:L6\|SignPlace:L2 " "Elaborating entity \"SignPlace\" for hierarchy \"OutputUnit:L6\|SignPlace:L2\"" {  } { { "OutputUnit/OutputUnit.v" "L2" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/OutputUnit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Switch OutputUnit:L6\|Switch:L3 " "Elaborating entity \"Switch\" for hierarchy \"OutputUnit:L6\|Switch:L3\"" {  } { { "OutputUnit/OutputUnit.v" "L3" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/OutputUnit.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecimalDisplay OutputUnit:L6\|DecimalDisplay:onesDisplay " "Elaborating entity \"DecimalDisplay\" for hierarchy \"OutputUnit:L6\|DecimalDisplay:onesDisplay\"" {  } { { "OutputUnit/OutputUnit.v" "onesDisplay" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/OutputUnit.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041237 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InputUnit:L3\|keypad_base:L0\|keypad_decoder:L2\|WideOr4~0 " "Found clock multiplexer InputUnit:L3\|keypad_base:L0\|keypad_decoder:L2\|WideOr4~0" {  } { { "InputUnit/keypad_decoder.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/keypad_decoder.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1676872041448 "|Calculator|InputUnit:L3|keypad_base:L0|keypad_decoder:L2|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1676872041448 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "InputUnit:L3\|BCD2BinarySM:L2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"InputUnit:L3\|BCD2BinarySM:L2\|Mult0\"" {  } { { "InputUnit/BCD2BinarySM.v" "Mult0" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/BCD2BinarySM.v" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676872041467 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1676872041467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\"" {  } { { "InputUnit/BCD2BinarySM.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/BCD2BinarySM.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0 " "Instantiated megafunction \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676872041492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676872041492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676872041492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676872041492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676872041492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676872041492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676872041492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676872041492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676872041492 ""}  } { { "InputUnit/BCD2BinarySM.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/BCD2BinarySM.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676872041492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\|multcore:mult_core InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "InputUnit/BCD2BinarySM.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/BCD2BinarySM.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041512 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "InputUnit/BCD2BinarySM.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/BCD2BinarySM.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041523 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\|altshift:external_latency_ffs InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "InputUnit/BCD2BinarySM.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/BCD2BinarySM.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872041531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676872041644 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "InputUnit/shift_reg.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/shift_reg.v" 20 -1 0 } } { "InputUnit/shift_reg.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/shift_reg.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1676872041650 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1676872041650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676872041812 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676872042281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676872042281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "454 " "Implemented 454 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676872042319 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676872042319 ""} { "Info" "ICUT_CUT_TM_LCELLS" "404 " "Implemented 404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676872042319 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676872042319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676872042334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 19 23:47:22 2023 " "Processing ended: Sun Feb 19 23:47:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676872042334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676872042334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676872042334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676872042334 ""}
