WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2528613 heartbeat IPC: 3.95474 cumulative IPC: 3.95474 (Simulation time: 0 hr 3 min 18 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2528614 cumulative IPC: 3.95474 (Simulation time: 0 hr 3 min 18 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2528614 (Simulation time: 0 hr 3 min 18 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 8389717 heartbeat IPC: 1.70617 cumulative IPC: 1.70617 (Simulation time: 0 hr 8 min 38 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 13854512 heartbeat IPC: 1.8299 cumulative IPC: 1.76587 (Simulation time: 0 hr 13 min 25 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 19393839 heartbeat IPC: 1.80528 cumulative IPC: 1.77881 (Simulation time: 0 hr 18 min 8 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 24805746 heartbeat IPC: 1.84778 cumulative IPC: 1.79557 (Simulation time: 0 hr 22 min 21 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 30288408 heartbeat IPC: 1.82394 cumulative IPC: 1.80117 (Simulation time: 0 hr 25 min 16 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 27759795 cumulative IPC: 1.80117 (Simulation time: 0 hr 25 min 16 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 27759795 (Simulation time: 0 hr 25 min 16 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80117 instructions: 50000000 cycles: 27759795
CPU 0 Branch Prediction Accuracy: 93.3787% MPKI: 11.204 Average ROB Occupancy at Mispredict: 28.5126
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.104881
BRANCH_INDIRECT: 0.0134001
BRANCH_CONDITIONAL: 11.044
BRANCH_DIRECT_CALL: 0.00596001
BRANCH_INDIRECT_CALL: 0.00360001
BRANCH_RETURN: 0.0321001

LLC TOTAL       ACCESS:     136479  HIT:     111246  MISS:      25233
LLC LOAD         ACCESS:      55001  HIT:      37282  MISS:      17719
LLC RFO          ACCESS:      34408  HIT:      27025  MISS:       7383
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      46835  HIT:      46835  MISS:          0
LLC TRANSLATION  ACCESS:        235  HIT:        104  MISS:        131
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 190.648 cycles
cpu0_DTLB TOTAL       ACCESS:   13466854  HIT:   13412237  MISS:      54617
cpu0_DTLB LOAD         ACCESS:   13466854  HIT:   13412237  MISS:      54617
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.54436 cycles
cpu0_ITLB TOTAL       ACCESS:    2127491  HIT:    2126708  MISS:        783
cpu0_ITLB LOAD         ACCESS:    2127491  HIT:    2126708  MISS:        783
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 19.1405 cycles
cpu0_L1D TOTAL       ACCESS:   16415024  HIT:   15273285  MISS:    1141739
cpu0_L1D LOAD         ACCESS:    9538477  HIT:    9025596  MISS:     512881
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6875662  HIT:    6247503  MISS:     628159
cpu0_L1D TRANSLATION  ACCESS:        885  HIT:        186  MISS:        699
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.46489 cycles
cpu0_L1I TOTAL       ACCESS:    2405861  HIT:    2383064  MISS:      22797
cpu0_L1I LOAD         ACCESS:    2405861  HIT:    2383064  MISS:      22797
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.1586 cycles
cpu0_L2C TOTAL       ACCESS:     301817  HIT:     212158  MISS:      89659
cpu0_L2C LOAD         ACCESS:     137714  HIT:      82713  MISS:      55001
cpu0_L2C RFO          ACCESS:      66242  HIT:      31834  MISS:      34408
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      97496  HIT:      97481  MISS:         15
cpu0_L2C TRANSLATION  ACCESS:        365  HIT:        130  MISS:        235
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 73.9584 cycles
cpu0_STLB TOTAL       ACCESS:      20439  HIT:      19889  MISS:        550
cpu0_STLB LOAD         ACCESS:      20439  HIT:      19889  MISS:        550
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 279.068 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      19151
  ROW_BUFFER_MISS:       6082
 AVG DBUS CONGESTED CYCLE:    3.95869
 WQ ROW_BUFFER_HIT:          4
  ROW_BUFFER_MISS:         99  FULL:          0

