module BigAlu_tb();

parameter DATA_WITDH = 24;

reg [DATA_WITDH - 1: 0] a;
reg [DATA_WITDH - 1: 0] b;
reg sign_a, symbol, sign_b;

wire [DATA_WITDH - 1: 0] out;
wire cout;
wire sign_out;

BigAlu BigAlu_1(.a(a), .b(b), .sign_a(sign_a), .sign_b(sign_b), .symbol(symbol),
                    .out(out), .cout(cout), .sign_out(sign_out));


initial
begin
  a = 100;
  b = 215;
  sign_a = 0;
  sign_b = 0;
  symbol = 0;
  #10;
end

endmodule