Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Apr 03 09:27:24 2020


Command Line:  D:\ProgramFiles\Lattice\LSE\bin\nt\synthesis.exe -f HoloBlade_lse.prj 

Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = HoloBlade_Implmnt/HoloBlade.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/Dev/awesome-board-firmware (searchpath added)
Verilog design file = src/top.v
Verilog design file = src/clock.v
Verilog design file = src/uart_rx.v
Verilog design file = src/uart_tx.v
Verilog design file = src/spi.v
Verilog design file = src/FIFO_Quad_Word_mod.v
Verilog design file = src/bluejay_data.v
Verilog design file = src/usb_to_bluejay_if.v
Verilog design file = src/fifo_dc_32_gen.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file src/top.v. VERI-1482
WARNING - synthesis: src/top.v(822): pc_data_tx is already implicitly declared earlier. VERI-1362
WARNING - synthesis: src/top.v(202): identifier sys_clk is used before its declaration. VERI-1875
WARNING - synthesis: src/top.v(241): identifier reset_countdown is used before its declaration. VERI-1875
WARNING - synthesis: src/top.v(435): identifier RX_F is used before its declaration. VERI-1875
WARNING - synthesis: src/top.v(438): identifier usb3_fifo_is_empty is used before its declaration. VERI-1875
Analyzing Verilog file src/clock.v. VERI-1482
Analyzing Verilog file src/uart_rx.v. VERI-1482
WARNING - synthesis: src/uart_rx.v(23): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_rx.v(24): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_rx.v(25): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_rx.v(26): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_rx.v(27): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
Analyzing Verilog file src/uart_tx.v. VERI-1482
WARNING - synthesis: src/uart_tx.v(25): parameter declaration becomes local in uart_tx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_tx.v(26): parameter declaration becomes local in uart_tx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_tx.v(27): parameter declaration becomes local in uart_tx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_tx.v(28): parameter declaration becomes local in uart_tx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_tx.v(29): parameter declaration becomes local in uart_tx with formal parameter declaration list. VERI-1199
Analyzing Verilog file src/spi.v. VERI-1482
WARNING - synthesis: src/spi.v(65): parameter declaration becomes local in spi with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/spi.v(79): identifier state_reg is used before its declaration. VERI-1875
WARNING - synthesis: src/spi.v(79): identifier LOAD is used before its declaration. VERI-1875
WARNING - synthesis: src/spi.v(98): parameter declaration becomes local in spi with formal parameter declaration list. VERI-1199
Analyzing Verilog file src/fifo_quad_word_mod.v. VERI-1482
Analyzing Verilog file src/bluejay_data.v. VERI-1482
Analyzing Verilog file src/usb_to_bluejay_if.v. VERI-1482
Analyzing Verilog file src/fifo_dc_32_gen.v. VERI-1482
Analyzing Verilog file D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: src/top.v(5): compiling module top. VERI-1018
INFO - synthesis: src/clock.v(4): compiling module clock. VERI-1018
INFO - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: src/bluejay_data.v(8): compiling module bluejay_data. VERI-1018
WARNING - synthesis: src/bluejay_data.v(89): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: src/bluejay_data.v(103): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: src/bluejay_data.v(106): expression size 32 truncated to fit in target size 11. VERI-1209
WARNING - synthesis: src/bluejay_data.v(117): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: src/bluejay_data.v(125): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: src/bluejay_data.v(146): Register sync_o_78 is stuck at Zero. VDB-5013
INFO - synthesis: src/usb_to_bluejay_if.v(8): compiling module usb_to_bluejay_if. VERI-1018
WARNING - synthesis: src/usb_to_bluejay_if.v(87): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: src/usb_to_bluejay_if.v(105): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: src/fifo_dc_32_gen.v(10): compiling module fifo_dc_32_gen. VERI-1018
INFO - synthesis: src/fifo_dc_32_gen.v(127): compiling module fifo_dc_32_gen_ipgen_lscc_fifo_dc_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: src/fifo_dc_32_gen.v(1004): compiling module fifo_dc_32_gen_ipgen_lscc_fifo_mem(FAMILY="iCE40UP",WADDR_DEPTH=2048,WADDR_WIDTH=11,WDATA_WIDTH=32,RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=32,BYTE_ENABLE=0,BYTE_WIDTH=1). VERI-1018
INFO - synthesis: src/fifo_dc_32_gen.v(3982): compiling module fifo_dc_32_gen_ipgen_lscc_fifo_mem_core(FAMILY="iCE40UP",DATA_WIDTH_W=32'b010,DATA_WIDTH_R=32'b010,BYTE_ENABLE=1'b0). VERI-1018
WARNING - synthesis: src/fifo_dc_32_gen.v(4601): instantiating unknown module SB_RAM_256x16. VERI-1063
WARNING - synthesis: src/fifo_dc_32_gen.v(4108): net ICE_MEM.rd_data_w[1] does not have a driver. VDB-1002
Removed duplicate sequential element rd_addr_arith_r(12 bit), because it is equivalent to rd_addr_r

INFO - synthesis: src/uart_rx.v(14): compiling module uart_rx(CLKS_PER_BIT=868). VERI-1018
WARNING - synthesis: src/uart_rx.v(80): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: src/uart_rx.v(91): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: src/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: src/uart_rx.v(120): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: src/uart_tx.v(14): compiling module uart_tx(CLKS_PER_BIT=868). VERI-1018
WARNING - synthesis: src/uart_tx.v(68): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: src/uart_tx.v(86): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: src/uart_tx.v(96): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: src/uart_tx.v(116): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: src/spi.v(21): compiling module spi. VERI-1018
WARNING - synthesis: src/spi.v(168): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: src/spi.v(183): enable should be on the sensitivity list. VERI-1221
WARNING - synthesis: src/spi.v(185): start_transfer_edge should be on the sensitivity list. VERI-1221
WARNING - synthesis: src/spi.v(191): t should be on the sensitivity list. VERI-1221
WARNING - synthesis: src/spi.v(196): t should be on the sensitivity list. VERI-1221
WARNING - synthesis: src/spi.v(205): t should be on the sensitivity list. VERI-1221
WARNING - synthesis: src/spi.v(210): t should be on the sensitivity list. VERI-1221
WARNING - synthesis: src/spi.v(233): CS should be on the sensitivity list. VERI-1221
WARNING - synthesis: src/spi.v(234): state_reg should be on the sensitivity list. VERI-1221
INFO - synthesis: src/fifo_quad_word_mod.v(10): compiling module FIFO_Quad_Word. VERI-1018
INFO - synthesis: src/fifo_quad_word_mod.v(25): compiling module FIFO_Quad_Word_ipgen_lscc_fifo_renamed_due_excessive_length_3. VERI-1018
WARNING - synthesis: src/top.v(855): actual bit length 8 differs from formal bit length 32 for port wr_data_i. VERI-1330
WARNING - synthesis: src/top.v(1037): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: src/top.v(1046): Register reset_all_cmd_r_96 is stuck at Zero. VDB-5013
WARNING - synthesis: src/top.v(347): net fifo_empty_i_w does not have a driver. VDB-1002
WARNING - synthesis: src/top.v(401): net next_line_rdy_w does not have a driver. VDB-1002
WARNING - synthesis: src/top.v(588): net RD_N does not have a driver. VDB-1002
WARNING - synthesis: src/top.v(410): input port new_frame_i is not connected on this instance. VDB-1013
WARNING - synthesis: src/top.v(598): input port rd_en_i is not connected on this instance. VDB-1013
Loading NGL library 'D:/ProgramFiles/Lattice/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/ProgramFiles/Lattice/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Initial value found on net n136 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net state_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net state_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net state_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_nxt_r[2] will be ignored due to unrecognized driver type
WARNING - synth