INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/Display_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_gen
WARNING: [VRFC 10-3676] redeclaration of ansi port 'link_clk' is not allowed [H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/Display_gen.v:57]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-2659] decimal constant 5000000000 is too large, should be smaller than 2147483648; using 705032704 instead [H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/tb.v:47]
WARNING: [VRFC 10-2659] decimal constant 5000000000 is too large, should be smaller than 2147483648; using 705032704 instead [H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/tb.v:61]
