<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.h' l='55' type='uint8_t'/>
<offset>96</offset>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4006' u='r' c='_ZL27packImageA16AddressToDwordsRN4llvm16MachineIRBuilderERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEEjPKNS_6AMDGPU21ImageDimIntrinsicInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4008' u='r' c='_ZL27packImageA16AddressToDwordsRN4llvm16MachineIRBuilderERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEEjPKNS_6AMDGPU21ImageDimIntrinsicInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4010' u='r' c='_ZL27packImageA16AddressToDwordsRN4llvm16MachineIRBuilderERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEEjPKNS_6AMDGPU21ImageDimIntrinsicInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6038' u='r' c='_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGEb'/>
