Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov  6 02:16:44 2024
| Host         : DESKTOP-922FQ13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SSD_Transmittor_Driver_timing_summary_routed.rpt -pb SSD_Transmittor_Driver_timing_summary_routed.pb -rpx SSD_Transmittor_Driver_timing_summary_routed.rpx -warn_on_violation
| Design       : SSD_Transmittor_Driver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.460        0.000                      0                  349        0.120        0.000                      0                  349        3.000        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
sys_clk     {0.000 5.000}        10.000          100.000         
  feedback  {0.000 5.000}        10.000          100.000         
  new_clk   {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.460        0.000                      0                  216        0.120        0.000                      0                  216        3.000        0.000                       0                   165  
  feedback                                                                                                                                                      8.751        0.000                       0                     2  
  new_clk         197.723        0.000                      0                    4        0.255        0.000                      0                    4       13.360        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            new_clk                  7.094        0.000                      0                    4        0.389        0.000                      0                    4  
**async_default**  sys_clk            sys_clk                  7.126        0.000                      0                  125        0.330        0.000                      0                  125  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/sample_ENABLE_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.829ns (42.177%)  route 2.508ns (57.823%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.645     5.248    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X8Y92          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.518     5.766 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/Q
                         net (fo=3, routed)           1.033     6.798    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[0]
    SLICE_X7Y94          LUT3 (Prop_lut3_I2_O)        0.124     6.922 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.922    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.454 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.568    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.796 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          0.952     8.748    sender_inst/Hold_to_step_inst/CO[0]
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.313     9.061 r  sender_inst/Hold_to_step_inst/sample_ENABLE_i_1__0/O
                         net (fo=1, routed)           0.523     9.584    sender_inst/uart_transmitter_inst/baud_controller_t_inst/sample_ENABLE_reg_0
    SLICE_X8Y101         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/sample_ENABLE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.509    14.931    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X8Y101         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/sample_ENABLE_reg/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y101         FDCE (Setup_fdce_C_D)       -0.031    15.045    sender_inst/uart_transmitter_inst/baud_controller_t_inst/sample_ENABLE_reg
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 2.248ns (52.274%)  route 2.052ns (47.726%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.726     5.329    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X1Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.419     5.748 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.960     6.708    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[3]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.676     7.384 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.384    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.618    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.735    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.852    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     7.970    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.209 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__5/O[2]
                         net (fo=1, routed)           1.091     9.300    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0[27]
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.329     9.629 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.629    Listener_inst/uart_receiver_inst/baud_controller_r_inst/p_0_in__0[27]
    SLICE_X4Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.604    15.027    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X4Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[27]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.075    15.325    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 2.337ns (54.956%)  route 1.915ns (45.044%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.726     5.329    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X1Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.419     5.748 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.960     6.708    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[3]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.676     7.384 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.384    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.618    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.735    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.852    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     7.970    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.293 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.954     9.247    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0[26]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.334     9.581 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.581    Listener_inst/uart_receiver_inst/baud_controller_r_inst/p_0_in__0[26]
    SLICE_X4Y99          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.604    15.027    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X4Y99          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[26]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y99          FDCE (Setup_fdce_C_D)        0.075    15.325    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 1.829ns (42.702%)  route 2.454ns (57.298%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.645     5.248    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X8Y92          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.518     5.766 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/Q
                         net (fo=3, routed)           1.033     6.798    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[0]
    SLICE_X7Y94          LUT3 (Prop_lut3_I2_O)        0.124     6.922 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.922    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.454 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.568    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.796 f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.422     9.218    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CO[0]
    SLICE_X8Y92          LUT5 (Prop_lut5_I4_O)        0.313     9.531 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[3]_i_1__5/O
                         net (fo=1, routed)           0.000     9.531    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[3]_i_1__5_n_0
    SLICE_X8Y92          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.523    14.946    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X8Y92          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[3]/C
                         clock pessimism              0.302    15.248    
                         clock uncertainty           -0.035    15.212    
    SLICE_X8Y92          FDCE (Setup_fdce_C_D)        0.081    15.293    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 2.455ns (60.449%)  route 1.606ns (39.551%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.726     5.329    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X1Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.419     5.748 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.960     6.708    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[3]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.676     7.384 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.384    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.618    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.735    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.852    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     7.970    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.087 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.087    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__5_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.410 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__6/O[1]
                         net (fo=1, routed)           0.645     9.055    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0[30]
    SLICE_X3Y100         LUT4 (Prop_lut4_I0_O)        0.335     9.390 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.390    Listener_inst/uart_receiver_inst/baud_controller_r_inst/p_0_in__0[30]
    SLICE_X3Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.590    15.012    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X3Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[30]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y100         FDCE (Setup_fdce_C_D)        0.075    15.232    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 2.215ns (53.627%)  route 1.915ns (46.373%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.726     5.329    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X1Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.419     5.748 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.960     6.708    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[3]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.676     7.384 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.384    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.618    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.735    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.852    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.167 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.955     9.122    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0[24]
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.337     9.459 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.459    Listener_inst/uart_receiver_inst/baud_controller_r_inst/p_0_in__0[24]
    SLICE_X4Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.604    15.027    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X4Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[24]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.075    15.325    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.829ns (44.060%)  route 2.322ns (55.940%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.645     5.248    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X8Y92          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.518     5.766 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/Q
                         net (fo=3, routed)           1.033     6.798    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[0]
    SLICE_X7Y94          LUT3 (Prop_lut3_I2_O)        0.124     6.922 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.922    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.454 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.568    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.796 f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.290     9.086    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CO[0]
    SLICE_X8Y92          LUT5 (Prop_lut5_I4_O)        0.313     9.399 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[0]_i_1__5/O
                         net (fo=1, routed)           0.000     9.399    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[0]_i_1__5_n_0
    SLICE_X8Y92          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.523    14.946    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X8Y92          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
                         clock pessimism              0.302    15.248    
                         clock uncertainty           -0.035    15.212    
    SLICE_X8Y92          FDCE (Setup_fdce_C_D)        0.077    15.289    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 2.075ns (51.551%)  route 1.950ns (48.449%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.726     5.329    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X1Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.419     5.748 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.960     6.708    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[3]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.676     7.384 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.384    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.618    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.735    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.058 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.990     9.048    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0[18]
    SLICE_X3Y96          LUT4 (Prop_lut4_I0_O)        0.306     9.354 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.354    Listener_inst/uart_receiver_inst/baud_controller_r_inst/p_0_in__0[18]
    SLICE_X3Y96          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.605    15.028    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X3Y96          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[18]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)        0.031    15.298    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 2.330ns (58.994%)  route 1.620ns (41.006%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.726     5.329    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X1Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.419     5.748 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.960     6.708    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[3]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.676     7.384 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.384    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.618    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.735    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.852    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     7.970    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.285 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.658     8.943    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0[28]
    SLICE_X3Y100         LUT4 (Prop_lut4_I0_O)        0.335     9.278 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.278    Listener_inst/uart_receiver_inst/baud_controller_r_inst/p_0_in__0[28]
    SLICE_X3Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.590    15.012    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X3Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[28]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y100         FDCE (Setup_fdce_C_D)        0.075    15.232    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 1.829ns (44.969%)  route 2.238ns (55.031%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.645     5.248    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X8Y92          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.518     5.766 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/Q
                         net (fo=3, routed)           1.033     6.798    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[0]
    SLICE_X7Y94          LUT3 (Prop_lut3_I2_O)        0.124     6.922 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.922    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.454 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.568    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.796 f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.206     9.002    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CO[0]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.313     9.315 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[27]_i_1__0/O
                         net (fo=1, routed)           0.000     9.315    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[27]_i_1__0_n_0
    SLICE_X8Y97          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.525    14.948    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X8Y97          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[27]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X8Y97          FDCE (Setup_fdce_C_D)        0.079    15.268    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sender_inst/reset_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/reset_debouncer/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.576     1.495    sender_inst/reset_debouncer/CLK
    SLICE_X9Y98          FDRE                                         r  sender_inst/reset_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sender_inst/reset_debouncer/counter_reg[3]/Q
                         net (fo=3, routed)           0.067     1.704    sender_inst/reset_debouncer/counter_reg__0[3]
    SLICE_X8Y98          LUT6 (Prop_lut6_I1_O)        0.045     1.749 r  sender_inst/reset_debouncer/button_debounced_i_1__2/O
                         net (fo=1, routed)           0.000     1.749    sender_inst/reset_debouncer/button_debounced_i_1__2_n_0
    SLICE_X8Y98          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.847     2.012    sender_inst/reset_debouncer/CLK
    SLICE_X8Y98          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/C
                         clock pessimism             -0.503     1.508    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.120     1.628    sender_inst/reset_debouncer/button_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/reset_debouncer/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X4Y97          FDRE                                         r  Listener_inst/reset_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Listener_inst/reset_debouncer/counter_reg[3]/Q
                         net (fo=3, routed)           0.065     1.729    Listener_inst/reset_debouncer/counter_reg__0[3]
    SLICE_X5Y97          LUT6 (Prop_lut6_I1_O)        0.045     1.774 r  Listener_inst/reset_debouncer/button_debounced_i_1/O
                         net (fo=1, routed)           0.000     1.774    Listener_inst/reset_debouncer/button_debounced_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.875     2.040    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
                         clock pessimism             -0.503     1.536    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.091     1.627    Listener_inst/reset_debouncer/button_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 sender_inst/write_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/write_debouncer/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.602     1.521    sender_inst/write_debouncer/CLK
    SLICE_X4Y92          FDRE                                         r  sender_inst/write_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sender_inst/write_debouncer/counter_reg[3]/Q
                         net (fo=3, routed)           0.065     1.727    sender_inst/write_debouncer/counter_reg__0[3]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.045     1.772 r  sender_inst/write_debouncer/button_debounced_i_1__3/O
                         net (fo=1, routed)           0.000     1.772    sender_inst/write_debouncer/button_debounced_i_1__3_n_0
    SLICE_X5Y92          FDRE                                         r  sender_inst/write_debouncer/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.873     2.038    sender_inst/write_debouncer/CLK
    SLICE_X5Y92          FDRE                                         r  sender_inst/write_debouncer/button_debounced_reg/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.091     1.625    sender_inst/write_debouncer/button_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/CLK
    SLICE_X3Y93          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][0]/Q
                         net (fo=2, routed)           0.116     1.781    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][0]
    SLICE_X3Y91          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.876     2.041    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/CLK
    SLICE_X3Y91          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][0]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.070     1.608    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 sender_inst/write_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/Hold_to_step_inst/FF_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.229%)  route 0.129ns (47.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.602     1.521    sender_inst/write_debouncer/CLK
    SLICE_X5Y92          FDRE                                         r  sender_inst/write_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sender_inst/write_debouncer/button_debounced_reg/Q
                         net (fo=2, routed)           0.129     1.791    sender_inst/Hold_to_step_inst/D[0]
    SLICE_X4Y93          FDCE                                         r  sender_inst/Hold_to_step_inst/FF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.874     2.039    sender_inst/Hold_to_step_inst/CLK
    SLICE_X4Y93          FDCE                                         r  sender_inst/Hold_to_step_inst/FF_reg[0]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.070     1.608    sender_inst/Hold_to_step_inst/FF_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Listener_inst/uart_receiver_inst/baud_controller_r_inst/sample_ENABLE_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/cur_bit_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.421%)  route 0.103ns (35.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X1Y94          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/sample_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/sample_ENABLE_reg/Q
                         net (fo=9, routed)           0.103     1.767    Listener_inst/uart_receiver_inst/baud_controller_r_inst/sample_ENABLE
    SLICE_X0Y94          LUT5 (Prop_lut5_I2_O)        0.045     1.812 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/cur_bit_i_1/O
                         net (fo=1, routed)           0.000     1.812    Listener_inst/uart_receiver_inst/baud_controller_r_inst_n_16
    SLICE_X0Y94          FDCE                                         r  Listener_inst/uart_receiver_inst/cur_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.877     2.042    Listener_inst/uart_receiver_inst/CLK
    SLICE_X0Y94          FDCE                                         r  Listener_inst/uart_receiver_inst/cur_bit_reg/C
                         clock pessimism             -0.505     1.536    
    SLICE_X0Y94          FDCE (Hold_fdce_C_D)         0.092     1.628    Listener_inst/uart_receiver_inst/cur_bit_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Listener_inst/uart_receiver_inst/baud_controller_r_inst/sample_ENABLE_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/bit_stable_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.199%)  route 0.104ns (35.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X1Y94          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/sample_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/sample_ENABLE_reg/Q
                         net (fo=9, routed)           0.104     1.768    Listener_inst/uart_receiver_inst/baud_controller_r_inst/sample_ENABLE
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/bit_stable_i_1/O
                         net (fo=1, routed)           0.000     1.813    Listener_inst/uart_receiver_inst/prev_bit_1
    SLICE_X0Y94          FDPE                                         r  Listener_inst/uart_receiver_inst/bit_stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.877     2.042    Listener_inst/uart_receiver_inst/CLK
    SLICE_X0Y94          FDPE                                         r  Listener_inst/uart_receiver_inst/bit_stable_reg/C
                         clock pessimism             -0.505     1.536    
    SLICE_X0Y94          FDPE (Hold_fdpe_C_D)         0.091     1.627    Listener_inst/uart_receiver_inst/bit_stable_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sender_inst/Hold_to_step_inst/FF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.603     1.522    sender_inst/Hold_to_step_inst/CLK
    SLICE_X4Y93          FDCE                                         r  sender_inst/Hold_to_step_inst/FF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  sender_inst/Hold_to_step_inst/FF_reg[0]/Q
                         net (fo=35, routed)          0.109     1.772    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[31]_0[0]
    SLICE_X5Y93          LUT5 (Prop_lut5_I2_O)        0.045     1.817 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.817    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[5]_i_1__0_n_0
    SLICE_X5Y93          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.874     2.039    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X5Y93          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[5]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X5Y93          FDCE (Hold_fdce_C_D)         0.091     1.626    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sender_inst/Hold_to_step_inst/FF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.603     1.522    sender_inst/Hold_to_step_inst/CLK
    SLICE_X4Y93          FDCE                                         r  sender_inst/Hold_to_step_inst/FF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  sender_inst/Hold_to_step_inst/FF_reg[0]/Q
                         net (fo=35, routed)          0.110     1.773    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[31]_0[0]
    SLICE_X5Y93          LUT5 (Prop_lut5_I2_O)        0.045     1.818 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[6]_i_1__0_n_0
    SLICE_X5Y93          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.874     2.039    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X5Y93          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X5Y93          FDCE (Hold_fdce_C_D)         0.092     1.627    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.502%)  route 0.121ns (42.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.603     1.522    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/CLK
    SLICE_X2Y92          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][3]/Q
                         net (fo=2, routed)           0.121     1.808    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][3]
    SLICE_X2Y91          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.876     2.041    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/CLK
    SLICE_X2Y91          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][3]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.075     1.613    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X7Y96      Hold_to_step_inst/FF_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X7Y96      Hold_to_step_inst/FF_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X3Y95      Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_times_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X2Y95      Listener_inst/Hold_to_step_inst/FF_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X2Y95      Listener_inst/Hold_to_step_inst/FF_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y96      Listener_inst/reset_debouncer/FF_wire_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y96      Listener_inst/reset_debouncer/FF_wire_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y97      Listener_inst/reset_debouncer/FF_wire_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y92      sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y92      sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X7Y96      Hold_to_step_inst/FF_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X7Y96      Hold_to_step_inst/FF_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X3Y95      Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_times_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X2Y95      Listener_inst/Hold_to_step_inst/FF_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X2Y95      Listener_inst/Hold_to_step_inst/FF_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y96      Listener_inst/reset_debouncer/FF_wire_reg[0]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y97      sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[25]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y97      sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[26]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y97      sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y97      write_debouncer/button_debounced_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y97     write_debouncer/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y97     write_debouncer/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y97     write_debouncer/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y97     write_debouncer/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  new_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack      197.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.723ns  (required time - arrival time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.716ns (34.545%)  route 1.357ns (65.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 208.806 - 200.000 ) 
    Source Clock Delay      (SCD):    9.339ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.809     5.412    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.724     9.339    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.419     9.758 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/Q
                         net (fo=7, routed)           0.717    10.474    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I2_O)        0.297    10.771 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.640    11.411    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[2]
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.603   208.806    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
                         clock pessimism              0.533   209.338    
                         clock uncertainty           -0.138   209.201    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)       -0.067   209.134    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        209.134    
                         arrival time                         -11.411    
  -------------------------------------------------------------------
                         slack                                197.723    

Slack (MET) :             198.411ns  (required time - arrival time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.608ns (40.586%)  route 0.890ns (59.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 208.806 - 200.000 ) 
    Source Clock Delay      (SCD):    9.339ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.809     5.412    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.724     9.339    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456     9.795 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.890    10.685    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]
    SLICE_X1Y97          LUT4 (Prop_lut4_I2_O)        0.152    10.837 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[3]_i_1__6/O
                         net (fo=1, routed)           0.000    10.837    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[3]
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.603   208.806    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
                         clock pessimism              0.533   209.338    
                         clock uncertainty           -0.138   209.201    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.047   209.248    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        209.248    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                198.411    

Slack (MET) :             198.479ns  (required time - arrival time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.746ns (51.172%)  route 0.712ns (48.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 208.806 - 200.000 ) 
    Source Clock Delay      (SCD):    9.339ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.809     5.412    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.724     9.339    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.419     9.758 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/Q
                         net (fo=7, routed)           0.712    10.469    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[1]
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.327    10.796 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[1]_i_1__6/O
                         net (fo=1, routed)           0.000    10.796    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[1]
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.603   208.806    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                         clock pessimism              0.533   209.338    
                         clock uncertainty           -0.138   209.201    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.075   209.276    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        209.276    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                198.479    

Slack (MET) :             198.635ns  (required time - arrival time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.101%)  route 0.678ns (53.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 208.806 - 200.000 ) 
    Source Clock Delay      (SCD):    9.339ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.809     5.412    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.724     9.339    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456     9.795 f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.678    10.473    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.124    10.597 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]_i_1__6/O
                         net (fo=1, routed)           0.000    10.597    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]_i_1__6_n_0
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.603   208.806    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                         clock pessimism              0.533   209.338    
                         clock uncertainty           -0.138   209.201    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.031   209.232    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        209.232    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                198.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.230ns (64.099%)  route 0.129ns (35.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.624     1.544    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.603     2.870    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.128     2.998 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/Q
                         net (fo=7, routed)           0.129     3.127    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[1]
    SLICE_X1Y97          LUT4 (Prop_lut4_I1_O)        0.102     3.229 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[3]_i_1__6/O
                         net (fo=1, routed)           0.000     3.229    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[3]
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.876     3.721    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
                         clock pessimism             -0.850     2.870    
    SLICE_X1Y97          FDCE (Hold_fdce_C_D)         0.104     2.974    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.182%)  route 0.242ns (56.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.624     1.544    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.603     2.870    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.141     3.011 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.242     3.253    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.043     3.296 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[1]_i_1__6/O
                         net (fo=1, routed)           0.000     3.296    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[1]
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.876     3.721    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                         clock pessimism             -0.850     2.870    
    SLICE_X1Y97          FDCE (Hold_fdce_C_D)         0.107     2.977    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.447%)  route 0.242ns (56.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.624     1.544    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.603     2.870    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.141     3.011 f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.242     3.253    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.045     3.298 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]_i_1__6/O
                         net (fo=1, routed)           0.000     3.298    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]_i_1__6_n_0
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.876     3.721    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                         clock pessimism             -0.850     2.870    
    SLICE_X1Y97          FDCE (Hold_fdce_C_D)         0.092     2.962    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.656%)  route 0.487ns (72.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.624     1.544    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.603     2.870    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.141     3.011 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/Q
                         net (fo=10, routed)          0.173     3.184    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/Q[0]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.045     3.229 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.314     3.543    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[2]
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.876     3.721    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
                         clock pessimism             -0.850     2.870    
    SLICE_X1Y97          FDCE (Hold_fdce_C_D)         0.070     2.940    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.543    
  -------------------------------------------------------------------
                         slack                                  0.603    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         new_clk
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        5.889ns  (logic 0.456ns (7.743%)  route 5.433ns (92.257%))
  Logic Levels:           0  
  Clock Path Skew:        3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 208.806 - 200.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 195.328 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.725   195.328    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456   195.784 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          5.433   201.217    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y97          FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.603   208.806    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                         clock pessimism              0.180   208.986    
                         clock uncertainty           -0.270   208.716    
    SLICE_X1Y97          FDCE (Recov_fdce_C_CLR)     -0.405   208.311    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        208.311    
                         arrival time                        -201.217    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        5.889ns  (logic 0.456ns (7.743%)  route 5.433ns (92.257%))
  Logic Levels:           0  
  Clock Path Skew:        3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 208.806 - 200.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 195.328 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.725   195.328    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456   195.784 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          5.433   201.217    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y97          FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.603   208.806    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                         clock pessimism              0.180   208.986    
                         clock uncertainty           -0.270   208.716    
    SLICE_X1Y97          FDCE (Recov_fdce_C_CLR)     -0.405   208.311    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        208.311    
                         arrival time                        -201.217    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        5.889ns  (logic 0.456ns (7.743%)  route 5.433ns (92.257%))
  Logic Levels:           0  
  Clock Path Skew:        3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 208.806 - 200.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 195.328 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.725   195.328    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456   195.784 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          5.433   201.217    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y97          FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.603   208.806    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
                         clock pessimism              0.180   208.986    
                         clock uncertainty           -0.270   208.716    
    SLICE_X1Y97          FDCE (Recov_fdce_C_CLR)     -0.405   208.311    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        208.311    
                         arrival time                        -201.217    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        5.889ns  (logic 0.456ns (7.743%)  route 5.433ns (92.257%))
  Logic Levels:           0  
  Clock Path Skew:        3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 208.806 - 200.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 195.328 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.725   195.328    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456   195.784 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          5.433   201.217    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y97          FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.603   208.806    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
                         clock pessimism              0.180   208.986    
                         clock uncertainty           -0.270   208.716    
    SLICE_X1Y97          FDCE (Recov_fdce_C_CLR)     -0.405   208.311    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        208.311    
                         arrival time                        -201.217    
  -------------------------------------------------------------------
                         slack                                  7.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.141ns (5.597%)  route 2.378ns (94.403%))
  Logic Levels:           0  
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.378     4.042    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y97          FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.876     3.721    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                         clock pessimism             -0.245     3.475    
                         clock uncertainty            0.270     3.745    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092     3.653    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.653    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.141ns (5.597%)  route 2.378ns (94.403%))
  Logic Levels:           0  
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.378     4.042    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y97          FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.876     3.721    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                         clock pessimism             -0.245     3.475    
                         clock uncertainty            0.270     3.745    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092     3.653    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.653    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.141ns (5.597%)  route 2.378ns (94.403%))
  Logic Levels:           0  
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.378     4.042    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y97          FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.876     3.721    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
                         clock pessimism             -0.245     3.475    
                         clock uncertainty            0.270     3.745    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092     3.653    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.653    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.141ns (5.597%)  route 2.378ns (94.403%))
  Logic Levels:           0  
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.378     4.042    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y97          FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.876     3.721    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y97          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
                         clock pessimism             -0.245     3.475    
                         clock uncertainty            0.270     3.745    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092     3.653    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.653    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.389    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.456ns (19.063%)  route 1.936ns (80.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.936     7.720    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/AR[0]
    SLICE_X3Y91          FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.604    15.027    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/CLK
    SLICE_X3Y91          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][0]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.845    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.456ns (19.063%)  route 1.936ns (80.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.936     7.720    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/AR[0]
    SLICE_X3Y91          FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.604    15.027    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/CLK
    SLICE_X3Y91          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][2]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.845    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[2][2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.456ns (19.063%)  route 1.936ns (80.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.936     7.720    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/AR[0]
    SLICE_X3Y91          FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.604    15.027    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/CLK
    SLICE_X3Y91          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[2][2]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.845    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[2][2]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[3][2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.456ns (19.063%)  route 1.936ns (80.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.936     7.720    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/AR[0]
    SLICE_X3Y91          FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.604    15.027    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/CLK
    SLICE_X3Y91          FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[3][2]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.845    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.456ns (19.047%)  route 1.938ns (80.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.938     7.722    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X4Y95          FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.603    15.026    Listener_inst/uart_receiver_inst/CLK
    SLICE_X4Y95          FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[2]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y95          FDCE (Recov_fdce_C_CLR)     -0.405    14.861    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.140    

Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.456ns (19.047%)  route 1.938ns (80.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.938     7.722    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X4Y95          FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.603    15.026    Listener_inst/uart_receiver_inst/CLK
    SLICE_X4Y95          FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[3]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y95          FDCE (Recov_fdce_C_CLR)     -0.405    14.861    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.140    

Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.456ns (19.047%)  route 1.938ns (80.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.938     7.722    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X4Y95          FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.603    15.026    Listener_inst/uart_receiver_inst/CLK
    SLICE_X4Y95          FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[4]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y95          FDCE (Recov_fdce_C_CLR)     -0.405    14.861    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.140    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.456ns (19.082%)  route 1.934ns (80.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.934     7.717    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X5Y95          FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.603    15.026    Listener_inst/uart_receiver_inst/CLK
    SLICE_X5Y95          FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[10]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y95          FDCE (Recov_fdce_C_CLR)     -0.405    14.861    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  7.144    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.456ns (19.082%)  route 1.934ns (80.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.934     7.717    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X5Y95          FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.603    15.026    Listener_inst/uart_receiver_inst/CLK
    SLICE_X5Y95          FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[5]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y95          FDCE (Recov_fdce_C_CLR)     -0.405    14.861    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  7.144    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.456ns (19.082%)  route 1.934ns (80.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.934     7.717    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X5Y95          FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.603    15.026    Listener_inst/uart_receiver_inst/CLK
    SLICE_X5Y95          FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[6]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y95          FDCE (Recov_fdce_C_CLR)     -0.405    14.861    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  7.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.898%)  route 0.364ns (72.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.364     2.029    Listener_inst/uart_receiver_inst/baud_controller_r_inst/AR[0]
    SLICE_X3Y100         FDCE                                         f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X3Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.898%)  route 0.364ns (72.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.364     2.029    Listener_inst/uart_receiver_inst/baud_controller_r_inst/AR[0]
    SLICE_X3Y100         FDCE                                         f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X3Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.898%)  route 0.364ns (72.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.364     2.029    Listener_inst/uart_receiver_inst/baud_controller_r_inst/AR[0]
    SLICE_X3Y100         FDCE                                         f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X3Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.898%)  route 0.364ns (72.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.364     2.029    Listener_inst/uart_receiver_inst/baud_controller_r_inst/AR[0]
    SLICE_X3Y100         FDCE                                         f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X3Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[28]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.898%)  route 0.364ns (72.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.364     2.029    Listener_inst/uart_receiver_inst/baud_controller_r_inst/AR[0]
    SLICE_X3Y100         FDCE                                         f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X3Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[29]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.898%)  route 0.364ns (72.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X5Y97          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          0.364     2.029    Listener_inst/uart_receiver_inst/baud_controller_r_inst/AR[0]
    SLICE_X3Y100         FDCE                                         f  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.872     2.037    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X3Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[30]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hold_to_step_inst/FF_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.448%)  route 0.184ns (56.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    reset_debouncer/CLK
    SLICE_X7Y98          FDRE                                         r  reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  reset_debouncer/button_debounced_reg/Q
                         net (fo=3, routed)           0.184     1.848    Hold_to_step_inst/AR[0]
    SLICE_X7Y96          FDCE                                         f  Hold_to_step_inst/FF_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.874     2.039    Hold_to_step_inst/CLK
    SLICE_X7Y96          FDCE                                         r  Hold_to_step_inst/FF_reg[0]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X7Y96          FDCE (Remov_fdce_C_CLR)     -0.092     1.446    Hold_to_step_inst/FF_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hold_to_step_inst/FF_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.448%)  route 0.184ns (56.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.604     1.523    reset_debouncer/CLK
    SLICE_X7Y98          FDRE                                         r  reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  reset_debouncer/button_debounced_reg/Q
                         net (fo=3, routed)           0.184     1.848    Hold_to_step_inst/AR[0]
    SLICE_X7Y96          FDCE                                         f  Hold_to_step_inst/FF_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.874     2.039    Hold_to_step_inst/CLK
    SLICE_X7Y96          FDCE                                         r  Hold_to_step_inst/FF_reg[1]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X7Y96          FDCE (Remov_fdce_C_CLR)     -0.092     1.446    Hold_to_step_inst/FF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 sender_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.734%)  route 0.203ns (55.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.576     1.495    sender_inst/reset_debouncer/CLK
    SLICE_X8Y98          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.659 f  sender_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=40, routed)          0.203     1.862    sender_inst/uart_transmitter_inst/baud_controller_t_inst/AR[0]
    SLICE_X8Y97          FDCE                                         f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.847     2.012    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X8Y97          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[25]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X8Y97          FDCE (Remov_fdce_C_CLR)     -0.067     1.444    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 sender_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.734%)  route 0.203ns (55.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.576     1.495    sender_inst/reset_debouncer/CLK
    SLICE_X8Y98          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.659 f  sender_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=40, routed)          0.203     1.862    sender_inst/uart_transmitter_inst/baud_controller_t_inst/AR[0]
    SLICE_X8Y97          FDCE                                         f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.847     2.012    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X8Y97          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[26]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X8Y97          FDCE (Remov_fdce_C_CLR)     -0.067     1.444    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.418    





