# 802.11p_Baseband_Digital_Processor
a VHDL Design for the Digital baseband processor
This is a research graduation project in faculty of Engineering Ainshams University, Cairo, Egypt.
Our current goal is to implement this reduced system model on an ASIC chip. 
the reduced system model can be found on https://goo.gl/ZrG9Aq.
