;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -807, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP #12, @200
	CMP 3, -0
	SUB 112, @10
	SUB 12, @10
	MOV #0, 20
	SUB #12, @0
	JMZ -200, #2
	SUB 112, @10
	SUB #0, @0
	SUB @0, 16
	SUB 18, 10
	SUB #60, @-200
	SUB @121, 101
	SUB 703, 0
	CMP 112, @10
	SUB 0, 0
	JMZ -200, #2
	SLT 10, 20
	SUB #72, @-200
	SUB 0, 0
	SUB #60, @-200
	SUB #60, @-200
	JMP 112, <10
	CMP 12, @10
	SUB #72, @-200
	SUB #72, @-200
	SUB #72, @-200
	SUB 0, 0
	MOV 807, <-50
	SUB -0, 9
	JMZ -200, #2
	ADD 3, 320
	CMP -207, <-126
	DJN -1, @-20
	SUB #12, @200
	SUB 113, @10
	SPL 0, <332
	MOV -807, <-20
	CMP @0, @2
	DJN -1, @-20
	MOV -807, <-20
	SPL 0, <332
	CMP -207, <-177
	CMP @0, @2
	MOV -1, <-20
	MOV -807, <-20
	DJN -1, @-20
