---Dinero IV cache simulator, version 7
---Written by Jan Edler and Mark D. Hill
---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
---All rights reserved.
---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
---See -copyright option for details

---Summary of options (-help option gives usage information).

-l2-usize 262144
-l1-isize 32768
-l1-dsize 32768
-l2-ubsize 64
-l1-ibsize 64
-l1-dbsize 64
-l2-usbsize 64
-l1-isbsize 64
-l1-dsbsize 64
-l2-uassoc 4
-l1-iassoc 1
-l1-dassoc 1
-l2-urepl r
-l1-irepl r
-l1-drepl r
-l2-ufetch d
-l1-ifetch d
-l1-dfetch d
-l2-uwalloc a
-l1-dwalloc a
-l2-uwback a
-l1-dwback a
-skipcount 0
-flushcount 0
-maxcount 0
-stat-interval 0
-informat D
-on-trigger 0x0
-off-trigger 0x0

---Simulation begins.
---Simulation complete.
l1-icache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      737181	      737181	           0	           0	           0	           0
  Fraction of total	      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000

 Demand Misses		         481	         481	           0	           0	           0	           0
  Demand miss rate	      0.0007	      0.0007	      0.0000	      0.0000	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	       30784
 ( / Demand Fetches)	      0.0418
 Bytes To Memory	           0
 ( / Demand Writes)	      0.0000
 Total Bytes r/w Mem	       30784
 ( / Demand Fetches)	      0.0418

l1-dcache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      262915	           0	      262915	      146182	      116733	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.5560	      0.4440	      0.0000

 Demand Misses		        3136	           0	        3136	         536	        2600	           0
  Demand miss rate	      0.0119	      0.0000	      0.0119	      0.0037	      0.0223	      0.0000

 Multi-block refs                96
 Bytes From Memory	      200704
 ( / Demand Fetches)	      0.7634
 Bytes To Memory	      189504
 ( / Demand Writes)	      1.6234
 Total Bytes r/w Mem	      390208
 ( / Demand Fetches)	      1.4842

l2-ucache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		        6578	         481	        6097	        3136	        2961	           0
  Fraction of total	      1.0000	      0.0731	      0.9269	      0.4767	      0.4501	      0.0000

 Demand Misses		        2917	         433	        2484	        2484	           0	           0
  Demand miss rate	      0.4434	      0.9002	      0.4074	      0.7921	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	      186688
 ( / Demand Fetches)	     28.3807
 Bytes To Memory	      156224
 ( / Demand Writes)	     52.7606
 Total Bytes r/w Mem	      342912
 ( / Demand Fetches)	     52.1301

---Execution complete.
