{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7k70tfbv676-1",
      "name": "system_top_level",
      "synth_flow_mode": "None",
      "tool_version": "2019.2"
    },
    "design_tree": {
      "synthesizer_0": "",
      "i2c_config_0": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": ""
    },
    "ports": {
      "pin_clk125mhz": {
        "direction": "I"
      },
      "pin_rst_n": {
        "type": "rst",
        "direction": "I"
      },
      "pin_keys": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "pin_aud_lrclk": {
        "direction": "O"
      },
      "pin_i2c_sclk": {
        "direction": "O"
      },
      "pin_i2c_sdata": {
        "direction": "IO"
      },
      "pin_aud_bclk": {
        "direction": "O"
      },
      "pin_aud_data": {
        "direction": "O"
      },
      "pin_leds_i2c": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "pin_aud_mclk": {
        "direction": "O"
      }
    },
    "components": {
      "synthesizer_0": {
        "vlnv": "xilinx.com:module_ref:synthesizer:1.0",
        "xci_name": "system_top_level_synthesizer_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "synthesizer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "keys_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "aud_bclk_out": {
            "direction": "O"
          },
          "aud_data_out": {
            "direction": "O"
          },
          "aud_lrclk_out": {
            "direction": "O"
          }
        }
      },
      "i2c_config_0": {
        "vlnv": "xilinx.com:module_ref:i2c_config:1.0",
        "xci_name": "system_top_level_i2c_config_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "i2c_config",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "sdat_inout": {
            "direction": "IO"
          },
          "sclk_out": {
            "direction": "O"
          },
          "param_status_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "finished_out": {
            "direction": "O"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "system_top_level_util_vector_logic_0_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "system_top_level_util_vector_logic_0_1",
        "parameters": {
          "C_OPERATION": {
            "value": "xor"
          },
          "C_SIZE": {
            "value": "4"
          }
        }
      }
    },
    "nets": {
      "keys_in_0_1": {
        "ports": [
          "pin_keys",
          "synthesizer_0/keys_in",
          "util_vector_logic_1/Op2"
        ]
      },
      "synthesizer_0_aud_data_out": {
        "ports": [
          "synthesizer_0/aud_data_out",
          "pin_aud_lrclk"
        ]
      },
      "i2c_config_0_sclk_out": {
        "ports": [
          "i2c_config_0/sclk_out",
          "pin_i2c_sclk"
        ]
      },
      "Net": {
        "ports": [
          "pin_i2c_sdata",
          "i2c_config_0/sdat_inout"
        ]
      },
      "synthesizer_0_aud_bclk_out": {
        "ports": [
          "synthesizer_0/aud_bclk_out",
          "pin_aud_bclk"
        ]
      },
      "synthesizer_0_aud_lrclk_out": {
        "ports": [
          "synthesizer_0/aud_lrclk_out",
          "pin_aud_data"
        ]
      },
      "pin_rst_n_1": {
        "ports": [
          "pin_rst_n",
          "util_vector_logic_0/Op2"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "synthesizer_0/rst_n",
          "i2c_config_0/rst_n"
        ]
      },
      "i2c_config_0_param_status_out": {
        "ports": [
          "i2c_config_0/param_status_out",
          "util_vector_logic_1/Op1"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "pin_leds_i2c"
        ]
      }
    }
  }
}