Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jan  2 16:54:47 2022
| Host         : XeonE3 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file xsdr_design_1_wrapper_timing_summary_routed.rpt -pb xsdr_design_1_wrapper_timing_summary_routed.pb -rpx xsdr_design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : xsdr_design_1_wrapper
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 49 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.178        0.000                      0                 6977        0.042        0.000                      0                 6977        0.000        0.000                       0                  3421  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
sys_clk_50m                           {0.000 10.000}       20.000          50.000          
  clk_out1_xsdr_design_1_clk_wiz_0_0  {0.000 7.812}        15.625          64.000          
  clk_out1_xsdr_design_1_clk_wiz_1_0  {0.000 5.000}        10.000          100.000         
  clk_out2_xsdr_design_1_clk_wiz_0_0  {3.906 11.719}       15.625          64.000          
  clkfbout_xsdr_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_xsdr_design_1_clk_wiz_1_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_50m                                                                                                                                                                             7.000        0.000                       0                     2  
  clk_out1_xsdr_design_1_clk_wiz_0_0                                                                                                                                                   13.470        0.000                       0                     2  
  clk_out1_xsdr_design_1_clk_wiz_1_0        4.178        0.000                      0                  623        0.061        0.000                      0                  623        4.500        0.000                       0                   271  
  clk_out2_xsdr_design_1_clk_wiz_0_0        5.940        0.000                      0                 6354        0.042        0.000                      0                 6354        6.562        0.000                       0                  3140  
  clkfbout_xsdr_design_1_clk_wiz_0_0                                                                                                                                                    0.000        0.000                       0                     3  
  clkfbout_xsdr_design_1_clk_wiz_1_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_50m
  To Clock:  sys_clk_50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xsdr_design_1_clk_wiz_0_0
  To Clock:  clk_out1_xsdr_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xsdr_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         15.625      13.470     BUFGCTRL_X0Y0    xsdr_design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.625      14.376     MMCME2_ADV_X0Y0  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y0  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xsdr_design_1_clk_wiz_1_0
  To Clock:  clk_out1_xsdr_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.828ns (15.149%)  route 4.638ns (84.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.853    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.098 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.431    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.335 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.623    -0.712    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X1Y57          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.256 f  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/Q
                         net (fo=2, routed)           0.828     0.571    xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg_n_0_[12]
    SLICE_X0Y58          LUT4 (Prop_lut4_I1_O)        0.124     0.695 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5/O
                         net (fo=3, routed)           0.596     1.291    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.124     1.415 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4/O
                         net (fo=4, routed)           0.604     2.019    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.143 r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data[31]_i_1/O
                         net (fo=32, routed)          2.611     4.753    xsdr_design_1_i/CyFX3_0/inst/r_rd_data
    SLICE_X2Y10          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.261    12.706    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.499 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     7.086    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.177 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.520     8.697    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X2Y10          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[10]/C
                         clock pessimism              0.488     9.185    
                         clock uncertainty           -0.085     9.100    
    SLICE_X2Y10          FDRE (Setup_fdre_C_CE)      -0.169     8.931    xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.828ns (15.149%)  route 4.638ns (84.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.853    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.098 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.431    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.335 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.623    -0.712    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X1Y57          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.256 f  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/Q
                         net (fo=2, routed)           0.828     0.571    xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg_n_0_[12]
    SLICE_X0Y58          LUT4 (Prop_lut4_I1_O)        0.124     0.695 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5/O
                         net (fo=3, routed)           0.596     1.291    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.124     1.415 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4/O
                         net (fo=4, routed)           0.604     2.019    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.143 r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data[31]_i_1/O
                         net (fo=32, routed)          2.611     4.753    xsdr_design_1_i/CyFX3_0/inst/r_rd_data
    SLICE_X2Y10          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.261    12.706    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.499 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     7.086    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.177 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.520     8.697    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X2Y10          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[11]/C
                         clock pessimism              0.488     9.185    
                         clock uncertainty           -0.085     9.100    
    SLICE_X2Y10          FDRE (Setup_fdre_C_CE)      -0.169     8.931    xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.828ns (15.149%)  route 4.638ns (84.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.853    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.098 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.431    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.335 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.623    -0.712    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X1Y57          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.256 f  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/Q
                         net (fo=2, routed)           0.828     0.571    xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg_n_0_[12]
    SLICE_X0Y58          LUT4 (Prop_lut4_I1_O)        0.124     0.695 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5/O
                         net (fo=3, routed)           0.596     1.291    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.124     1.415 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4/O
                         net (fo=4, routed)           0.604     2.019    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.143 r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data[31]_i_1/O
                         net (fo=32, routed)          2.611     4.753    xsdr_design_1_i/CyFX3_0/inst/r_rd_data
    SLICE_X2Y10          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.261    12.706    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.499 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     7.086    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.177 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.520     8.697    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X2Y10          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[12]/C
                         clock pessimism              0.488     9.185    
                         clock uncertainty           -0.085     9.100    
    SLICE_X2Y10          FDRE (Setup_fdre_C_CE)      -0.169     8.931    xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.828ns (15.149%)  route 4.638ns (84.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.853    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.098 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.431    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.335 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.623    -0.712    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X1Y57          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.256 f  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/Q
                         net (fo=2, routed)           0.828     0.571    xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg_n_0_[12]
    SLICE_X0Y58          LUT4 (Prop_lut4_I1_O)        0.124     0.695 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5/O
                         net (fo=3, routed)           0.596     1.291    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.124     1.415 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4/O
                         net (fo=4, routed)           0.604     2.019    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.143 r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data[31]_i_1/O
                         net (fo=32, routed)          2.611     4.753    xsdr_design_1_i/CyFX3_0/inst/r_rd_data
    SLICE_X2Y10          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.261    12.706    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.499 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     7.086    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.177 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.520     8.697    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X2Y10          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[13]/C
                         clock pessimism              0.488     9.185    
                         clock uncertainty           -0.085     9.100    
    SLICE_X2Y10          FDRE (Setup_fdre_C_CE)      -0.169     8.931    xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.828ns (15.149%)  route 4.638ns (84.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.853    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.098 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.431    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.335 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.623    -0.712    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X1Y57          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.256 f  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/Q
                         net (fo=2, routed)           0.828     0.571    xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg_n_0_[12]
    SLICE_X0Y58          LUT4 (Prop_lut4_I1_O)        0.124     0.695 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5/O
                         net (fo=3, routed)           0.596     1.291    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.124     1.415 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4/O
                         net (fo=4, routed)           0.604     2.019    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.143 r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data[31]_i_1/O
                         net (fo=32, routed)          2.611     4.753    xsdr_design_1_i/CyFX3_0/inst/r_rd_data
    SLICE_X2Y10          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.261    12.706    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.499 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     7.086    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.177 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.520     8.697    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X2Y10          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[6]/C
                         clock pessimism              0.488     9.185    
                         clock uncertainty           -0.085     9.100    
    SLICE_X2Y10          FDRE (Setup_fdre_C_CE)      -0.169     8.931    xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.828ns (15.149%)  route 4.638ns (84.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.853    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.098 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.431    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.335 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.623    -0.712    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X1Y57          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.256 f  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/Q
                         net (fo=2, routed)           0.828     0.571    xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg_n_0_[12]
    SLICE_X0Y58          LUT4 (Prop_lut4_I1_O)        0.124     0.695 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5/O
                         net (fo=3, routed)           0.596     1.291    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.124     1.415 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4/O
                         net (fo=4, routed)           0.604     2.019    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.143 r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data[31]_i_1/O
                         net (fo=32, routed)          2.611     4.753    xsdr_design_1_i/CyFX3_0/inst/r_rd_data
    SLICE_X2Y10          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.261    12.706    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.499 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     7.086    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.177 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.520     8.697    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X2Y10          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[8]/C
                         clock pessimism              0.488     9.185    
                         clock uncertainty           -0.085     9.100    
    SLICE_X2Y10          FDRE (Setup_fdre_C_CE)      -0.169     8.931    xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.828ns (15.149%)  route 4.638ns (84.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.853    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.098 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.431    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.335 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.623    -0.712    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X1Y57          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.256 f  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/Q
                         net (fo=2, routed)           0.828     0.571    xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg_n_0_[12]
    SLICE_X0Y58          LUT4 (Prop_lut4_I1_O)        0.124     0.695 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5/O
                         net (fo=3, routed)           0.596     1.291    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.124     1.415 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4/O
                         net (fo=4, routed)           0.604     2.019    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.143 r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data[31]_i_1/O
                         net (fo=32, routed)          2.611     4.753    xsdr_design_1_i/CyFX3_0/inst/r_rd_data
    SLICE_X2Y10          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.261    12.706    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.499 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     7.086    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.177 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.520     8.697    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X2Y10          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[9]/C
                         clock pessimism              0.488     9.185    
                         clock uncertainty           -0.085     9.100    
    SLICE_X2Y10          FDRE (Setup_fdre_C_CE)      -0.169     8.931    xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.828ns (16.072%)  route 4.324ns (83.928%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.853    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.098 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.431    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.335 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.623    -0.712    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X1Y57          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.256 f  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/Q
                         net (fo=2, routed)           0.828     0.571    xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg_n_0_[12]
    SLICE_X0Y58          LUT4 (Prop_lut4_I1_O)        0.124     0.695 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5/O
                         net (fo=3, routed)           0.596     1.291    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.124     1.415 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4/O
                         net (fo=4, routed)           0.604     2.019    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.143 r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data[31]_i_1/O
                         net (fo=32, routed)          2.297     4.439    xsdr_design_1_i/CyFX3_0/inst/r_rd_data
    SLICE_X11Y17         FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.261    12.706    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.499 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     7.086    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.177 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.446     8.623    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X11Y17         FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[14]/C
                         clock pessimism              0.488     9.111    
                         clock uncertainty           -0.085     9.026    
    SLICE_X11Y17         FDRE (Setup_fdre_C_CE)      -0.205     8.821    xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.821    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.828ns (16.072%)  route 4.324ns (83.928%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.853    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.098 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.431    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.335 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.623    -0.712    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X1Y57          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.256 f  xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[12]/Q
                         net (fo=2, routed)           0.828     0.571    xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg_n_0_[12]
    SLICE_X0Y58          LUT4 (Prop_lut4_I1_O)        0.124     0.695 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5/O
                         net (fo=3, routed)           0.596     1.291    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_5_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.124     1.415 f  xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4/O
                         net (fo=4, routed)           0.604     2.019    xsdr_design_1_i/CyFX3_0/inst/r_u_fifo_wr_en_i_4_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.143 r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data[31]_i_1/O
                         net (fo=32, routed)          2.297     4.439    xsdr_design_1_i/CyFX3_0/inst/r_rd_data
    SLICE_X11Y17         FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.261    12.706    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.499 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     7.086    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.177 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.446     8.623    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X11Y17         FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[5]/C
                         clock pessimism              0.488     9.111    
                         clock uncertainty           -0.085     9.026    
    SLICE_X11Y17         FDRE (Setup_fdre_C_CE)      -0.205     8.821    xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.821    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.478ns (10.151%)  route 4.231ns (89.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.853    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.098 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.431    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.335 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.553    -0.782    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y59         FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.478    -0.304 r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=19, routed)          4.231     3.926    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[8]
    RAMB36_X1Y4          RAMB36E1                                     r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.261    12.706    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.499 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     7.086    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.177 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         1.485     8.662    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y4          RAMB36E1                                     r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.488     9.149    
                         clock uncertainty           -0.085     9.065    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.738     8.327    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  4.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.681%)  route 0.161ns (53.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.372ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.906    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.452 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.964    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.938 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.566    -0.372    xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y10          FDRE                                         r  xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.231 r  xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=3, routed)           0.161    -0.070    xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2[2]
    RAMB18_X0Y4          RAMB18E1                                     r  xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.989    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.152 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.618    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.878    -0.711    xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y4          RAMB18E1                                     r  xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.398    -0.313    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.130    xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.057%)  route 0.279ns (62.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    -0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.906    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.452 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.964    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.938 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.591    -0.347    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X2Y17          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.183 r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[31]/Q
                         net (fo=1, routed)           0.279     0.096    xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[31]
    RAMB18_X0Y4          RAMB18E1                                     r  xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.989    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.152 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.618    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.878    -0.711    xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y4          RAMB18E1                                     r  xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.418    -0.293    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.296     0.003    xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.394%)  route 0.287ns (63.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    -0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.906    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.452 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.964    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.938 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.593    -0.345    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X2Y14          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.181 r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[27]/Q
                         net (fo=1, routed)           0.287     0.106    xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[27]
    RAMB18_X0Y4          RAMB18E1                                     r  xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.989    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.152 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.618    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.878    -0.711    xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y4          RAMB18E1                                     r  xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.418    -0.293    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     0.003    xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.906    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.452 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.964    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.938 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.376    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y55         FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.235 r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.179    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X15Y55         FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.989    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.152 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.618    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.831    -0.758    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y55         FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.382    -0.376    
    SLICE_X15Y55         FDRE (Hold_fdre_C_D)         0.078    -0.298    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.906    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.452 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.964    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.938 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.560    -0.378    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y60          FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.237 r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.181    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X9Y60          FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.989    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.152 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.618    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.830    -0.760    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y60          FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.382    -0.378    
    SLICE_X9Y60          FDRE (Hold_fdre_C_D)         0.078    -0.300    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.190%)  route 0.326ns (69.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.906    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.452 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.964    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.938 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.594    -0.344    xsdr_design_1_i/CyFX3_0/inst/clk
    SLICE_X3Y12          FDRE                                         r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.203 r  xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[19]/Q
                         net (fo=1, routed)           0.326     0.123    xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[19]
    RAMB18_X0Y4          RAMB18E1                                     r  xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.989    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.152 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.618    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.878    -0.711    xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y4          RAMB18E1                                     r  xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.418    -0.293    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     0.003    xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.906    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.452 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.964    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.938 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.376    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y55         FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.235 r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.179    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X15Y55         FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.989    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.152 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.618    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.831    -0.758    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y55         FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.382    -0.376    
    SLICE_X15Y55         FDRE (Hold_fdre_C_D)         0.076    -0.300    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.906    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.452 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.964    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.938 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.560    -0.378    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y60          FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.237 r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.181    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X9Y60          FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.989    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.152 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.618    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.830    -0.760    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y60          FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.382    -0.378    
    SLICE_X9Y60          FDRE (Hold_fdre_C_D)         0.076    -0.302    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.906    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.452 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.964    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.938 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.376    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y55         FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.235 r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.179    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X15Y55         FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.989    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.152 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.618    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.831    -0.758    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y55         FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.382    -0.376    
    SLICE_X15Y55         FDRE (Hold_fdre_C_D)         0.075    -0.301    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xsdr_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xsdr_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_xsdr_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.906    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.452 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.964    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.938 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.560    -0.378    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y60          FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.237 r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.181    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X9Y60          FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xsdr_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.989    xsdr_design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.152 r  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.618    xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  xsdr_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=270, routed)         0.830    -0.760    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y60          FDRE                                         r  xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism              0.382    -0.378    
    SLICE_X9Y60          FDRE (Hold_fdre_C_D)         0.075    -0.303    xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xsdr_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22     xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12     xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y55      xsdr_design_1_i/CyFX3_0/inst/FSM_sequential_r_fx3_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y55      xsdr_design_1_i/CyFX3_0/inst/r_fx3_slwr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y55      xsdr_design_1_i/CyFX3_0/inst/r_p_fifo_rd_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y12      xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y12      xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y12      xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y12      xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y12      xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y12      xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y12      xsdr_design_1_i/CyFX3_0/inst/r_rd_data_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y53      xsdr_design_1_i/CyFX3_0/inst/FSM_sequential_r_fx3_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y53      xsdr_design_1_i/CyFX3_0/inst/FSM_sequential_r_fx3_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y55      xsdr_design_1_i/CyFX3_0/inst/FSM_sequential_r_fx3_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y55      xsdr_design_1_i/CyFX3_0/inst/r_fx3_sloe_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y53      xsdr_design_1_i/CyFX3_0/inst/r_fx3_slrd_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y55      xsdr_design_1_i/CyFX3_0/inst/r_fx3_slwr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y53      xsdr_design_1_i/CyFX3_0/inst/r_init_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y55      xsdr_design_1_i/CyFX3_0/inst/r_p_fifo_rd_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y54      xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57      xsdr_design_1_i/CyFX3_0/inst/r_rd_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_xsdr_design_1_clk_wiz_0_0
  To Clock:  clk_out2_xsdr_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@19.531ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        9.405ns  (logic 5.415ns (57.574%)  route 3.990ns (42.426%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.096 - 19.531 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 3.051 - 3.906 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     5.423 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.233     6.656    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -0.309 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     1.357    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.453 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.598     3.051    xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y8          RAMB18E1                                     r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.933 r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOBDO[1]
                         net (fo=25, routed)          1.516     5.450    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.124     5.574 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.574    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.124 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.124    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.437 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.849     7.286    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.306     7.592 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.592    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.142    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.455 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[3]
                         net (fo=2, routed)           1.023     9.478    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[11]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.306     9.784 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.784    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.334 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.343    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.677 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.584    11.261    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22__0[13]
    SLICE_X5Y24          LUT2 (Prop_lut2_I0_O)        0.303    11.564 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000    11.564    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.114 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.123    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.457 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/O[1]
                         net (fo=1, routed)           0.000    12.457    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp24[13]
    SLICE_X5Y25          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                     19.531    19.531 r  
    N14                                               0.000    19.531 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.531    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    20.977 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.162    22.139    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    14.917 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.504    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.595 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.500    18.096    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y25          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]/C
                         clock pessimism              0.563    18.659    
                         clock uncertainty           -0.324    18.335    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)        0.062    18.397    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]
  -------------------------------------------------------------------
                         required time                         18.397    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@19.531ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        9.384ns  (logic 5.394ns (57.479%)  route 3.990ns (42.521%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.096 - 19.531 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 3.051 - 3.906 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     5.423 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.233     6.656    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -0.309 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     1.357    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.453 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.598     3.051    xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y8          RAMB18E1                                     r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.933 r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOBDO[1]
                         net (fo=25, routed)          1.516     5.450    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.124     5.574 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.574    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.124 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.124    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.437 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.849     7.286    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.306     7.592 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.592    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.142    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.455 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[3]
                         net (fo=2, routed)           1.023     9.478    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[11]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.306     9.784 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.784    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.334 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.343    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.677 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.584    11.261    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22__0[13]
    SLICE_X5Y24          LUT2 (Prop_lut2_I0_O)        0.303    11.564 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000    11.564    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.114 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.123    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.436 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    12.436    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp24[15]
    SLICE_X5Y25          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                     19.531    19.531 r  
    N14                                               0.000    19.531 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.531    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    20.977 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.162    22.139    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    14.917 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.504    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.595 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.500    18.096    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y25          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                         clock pessimism              0.563    18.659    
                         clock uncertainty           -0.324    18.335    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)        0.062    18.397    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]
  -------------------------------------------------------------------
                         required time                         18.397    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@19.531ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        9.310ns  (logic 5.320ns (57.141%)  route 3.990ns (42.859%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.096 - 19.531 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 3.051 - 3.906 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     5.423 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.233     6.656    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -0.309 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     1.357    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.453 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.598     3.051    xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y8          RAMB18E1                                     r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.933 r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOBDO[1]
                         net (fo=25, routed)          1.516     5.450    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.124     5.574 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.574    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.124 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.124    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.437 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.849     7.286    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.306     7.592 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.592    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.142    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.455 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[3]
                         net (fo=2, routed)           1.023     9.478    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[11]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.306     9.784 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.784    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.334 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.343    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.677 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.584    11.261    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22__0[13]
    SLICE_X5Y24          LUT2 (Prop_lut2_I0_O)        0.303    11.564 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000    11.564    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.114 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.123    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.362 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/O[2]
                         net (fo=1, routed)           0.000    12.362    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp24[14]
    SLICE_X5Y25          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                     19.531    19.531 r  
    N14                                               0.000    19.531 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.531    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    20.977 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.162    22.139    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    14.917 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.504    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.595 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.500    18.096    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y25          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/C
                         clock pessimism              0.563    18.659    
                         clock uncertainty           -0.324    18.335    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)        0.062    18.397    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]
  -------------------------------------------------------------------
                         required time                         18.397    
                         arrival time                         -12.362    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@19.531ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        9.294ns  (logic 5.304ns (57.067%)  route 3.990ns (42.932%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.096 - 19.531 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 3.051 - 3.906 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     5.423 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.233     6.656    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -0.309 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     1.357    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.453 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.598     3.051    xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y8          RAMB18E1                                     r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.933 r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOBDO[1]
                         net (fo=25, routed)          1.516     5.450    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.124     5.574 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.574    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.124 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.124    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.437 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.849     7.286    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.306     7.592 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.592    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.142    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.455 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[3]
                         net (fo=2, routed)           1.023     9.478    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[11]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.306     9.784 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.784    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.334 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.343    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.677 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.584    11.261    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22__0[13]
    SLICE_X5Y24          LUT2 (Prop_lut2_I0_O)        0.303    11.564 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000    11.564    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.114 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.123    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.346 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/O[0]
                         net (fo=1, routed)           0.000    12.346    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp24[12]
    SLICE_X5Y25          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                     19.531    19.531 r  
    N14                                               0.000    19.531 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.531    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    20.977 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.162    22.139    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    14.917 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.504    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.595 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.500    18.096    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y25          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
                         clock pessimism              0.563    18.659    
                         clock uncertainty           -0.324    18.335    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)        0.062    18.397    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]
  -------------------------------------------------------------------
                         required time                         18.397    
                         arrival time                         -12.346    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@19.531ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        9.152ns  (logic 5.171ns (56.500%)  route 3.981ns (43.500%))
  Logic Levels:           11  (CARRY4=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.096 - 19.531 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 3.051 - 3.906 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     5.423 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.233     6.656    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -0.309 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     1.357    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.453 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.598     3.051    xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y8          RAMB18E1                                     r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.933 r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOBDO[1]
                         net (fo=25, routed)          1.516     5.450    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.124     5.574 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.574    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.124 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.124    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.437 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.849     7.286    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.306     7.592 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.592    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.142    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.455 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[3]
                         net (fo=2, routed)           1.023     9.478    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[11]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.306     9.784 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.784    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.334 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.343    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.677 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.584    11.261    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22__0[13]
    SLICE_X5Y24          LUT2 (Prop_lut2_I0_O)        0.303    11.564 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000    11.564    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.204 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.000    12.204    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp24[11]
    SLICE_X5Y24          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                     19.531    19.531 r  
    N14                                               0.000    19.531 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.531    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    20.977 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.162    22.139    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    14.917 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.504    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.595 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.500    18.096    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y24          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]/C
                         clock pessimism              0.563    18.659    
                         clock uncertainty           -0.324    18.335    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    18.397    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]
  -------------------------------------------------------------------
                         required time                         18.397    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@19.531ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        9.092ns  (logic 5.111ns (56.213%)  route 3.981ns (43.787%))
  Logic Levels:           11  (CARRY4=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.096 - 19.531 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 3.051 - 3.906 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     5.423 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.233     6.656    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -0.309 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     1.357    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.453 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.598     3.051    xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y8          RAMB18E1                                     r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.933 r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOBDO[1]
                         net (fo=25, routed)          1.516     5.450    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.124     5.574 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.574    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.124 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.124    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.437 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.849     7.286    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.306     7.592 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.592    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.142    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.455 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[3]
                         net (fo=2, routed)           1.023     9.478    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[11]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.306     9.784 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.784    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.334 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.343    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.677 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.584    11.261    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22__0[13]
    SLICE_X5Y24          LUT2 (Prop_lut2_I0_O)        0.303    11.564 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000    11.564    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.144 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/O[2]
                         net (fo=1, routed)           0.000    12.144    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp24[10]
    SLICE_X5Y24          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                     19.531    19.531 r  
    N14                                               0.000    19.531 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.531    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    20.977 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.162    22.139    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    14.917 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.504    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.595 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.500    18.096    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y24          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/C
                         clock pessimism              0.563    18.659    
                         clock uncertainty           -0.324    18.335    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    18.397    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]
  -------------------------------------------------------------------
                         required time                         18.397    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@19.531ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        8.947ns  (logic 4.816ns (53.827%)  route 4.131ns (46.173%))
  Logic Levels:           11  (CARRY4=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.101 - 19.531 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 3.047 - 3.906 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     5.423 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.233     6.656    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -0.309 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     1.357    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.453 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.594     3.047    xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y8          RAMB18E1                                     r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     3.929 r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOADO[6]
                         net (fo=15, routed)          1.540     5.470    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.594 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.594    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig24_out
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.172 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           1.115     7.287    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[2].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.301     7.588 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry_i_2/O
                         net (fo=1, routed)           0.000     7.588    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry_i_2_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.986 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.995    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__0/i__carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.109 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.109    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.443 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.819     9.262    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp18[9]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.303     9.565 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.565    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_4_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.097 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.097    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__2_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.368 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_1/CO[0]
                         net (fo=2, routed)           0.648    11.016    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_1_n_3
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.373    11.389 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.389    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_5_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.995 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    11.995    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp24[15]
    SLICE_X0Y27          FDRE                                         r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                     19.531    19.531 r  
    N14                                               0.000    19.531 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.531    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    20.977 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.162    22.139    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    14.917 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.504    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.595 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.505    18.101    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X0Y27          FDRE                                         r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                         clock pessimism              0.563    18.664    
                         clock uncertainty           -0.324    18.340    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    18.402    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]
  -------------------------------------------------------------------
                         required time                         18.402    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@19.531ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        8.930ns  (logic 4.885ns (54.704%)  route 4.045ns (45.296%))
  Logic Levels:           10  (CARRY4=7 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.096 - 19.531 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 3.051 - 3.906 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     5.423 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.233     6.656    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -0.309 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     1.357    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.453 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.598     3.051    xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y8          RAMB18E1                                     r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.933 r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOBDO[1]
                         net (fo=25, routed)          1.516     5.450    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.124     5.574 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.574    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.124 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.124    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.437 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.849     7.286    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.306     7.592 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.592    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.142    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.455 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[3]
                         net (fo=2, routed)           1.023     9.478    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[11]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.306     9.784 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.784    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.424 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1/O[3]
                         net (fo=2, routed)           0.656    11.080    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22__0[11]
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    11.647 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.647    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.981 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/O[1]
                         net (fo=1, routed)           0.000    11.981    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp24[9]
    SLICE_X5Y24          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                     19.531    19.531 r  
    N14                                               0.000    19.531 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.531    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    20.977 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.162    22.139    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    14.917 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.504    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.595 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.500    18.096    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y24          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/C
                         clock pessimism              0.563    18.659    
                         clock uncertainty           -0.324    18.335    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    18.397    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]
  -------------------------------------------------------------------
                         required time                         18.397    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@19.531ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        8.888ns  (logic 4.757ns (53.520%)  route 4.131ns (46.480%))
  Logic Levels:           11  (CARRY4=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.101 - 19.531 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 3.047 - 3.906 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     5.423 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.233     6.656    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -0.309 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     1.357    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.453 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.594     3.047    xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y8          RAMB18E1                                     r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     3.929 r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOADO[6]
                         net (fo=15, routed)          1.540     5.470    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.594 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.594    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig24_out
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.172 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           1.115     7.287    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[2].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.301     7.588 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry_i_2/O
                         net (fo=1, routed)           0.000     7.588    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry_i_2_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.986 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.995    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__0/i__carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.109 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.109    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.443 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.819     9.262    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp18[9]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.303     9.565 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.565    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_4_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.097 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.097    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__2_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.368 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_1/CO[0]
                         net (fo=2, routed)           0.648    11.016    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_1_n_3
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.373    11.389 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.389    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_5_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.936 r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/O[2]
                         net (fo=1, routed)           0.000    11.936    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp24[14]
    SLICE_X0Y27          FDRE                                         r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                     19.531    19.531 r  
    N14                                               0.000    19.531 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.531    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    20.977 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.162    22.139    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    14.917 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.504    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.595 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.505    18.101    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X0Y27          FDRE                                         r  xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/C
                         clock pessimism              0.563    18.664    
                         clock uncertainty           -0.324    18.340    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    18.402    xsdr_design_1_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]
  -------------------------------------------------------------------
                         required time                         18.402    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@19.531ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        8.819ns  (logic 4.774ns (54.133%)  route 4.045ns (45.867%))
  Logic Levels:           10  (CARRY4=7 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.096 - 19.531 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 3.051 - 3.906 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.517     5.423 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.233     6.656    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -0.309 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     1.357    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.453 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.598     3.051    xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y8          RAMB18E1                                     r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.933 r  xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOBDO[1]
                         net (fo=25, routed)          1.516     5.450    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.124     5.574 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.574    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.124 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.124    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.437 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.849     7.286    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.306     7.592 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.592    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.142    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.455 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[3]
                         net (fo=2, routed)           1.023     9.478    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[11]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.306     9.784 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.784    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.424 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1/O[3]
                         net (fo=2, routed)           0.656    11.080    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22__0[11]
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    11.647 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.647    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.870 r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/O[0]
                         net (fo=1, routed)           0.000    11.870    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp24[8]
    SLICE_X5Y24          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                     19.531    19.531 r  
    N14                                               0.000    19.531 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.531    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         1.446    20.977 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           1.162    22.139    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    14.917 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.504    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.595 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        1.500    18.096    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y24          FDRE                                         r  xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/C
                         clock pessimism              0.563    18.659    
                         clock uncertainty           -0.324    18.335    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    18.397    xsdr_design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]
  -------------------------------------------------------------------
                         required time                         18.397    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  6.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 3.141 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 3.526 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     4.340 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.440     4.780    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     2.418 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     2.907    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.933 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.594     3.526    xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X5Y48          FDRE                                         r  xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     3.667 r  xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/Q
                         net (fo=1, routed)           0.100     3.768    xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[15]
    SLICE_X6Y49          SRL16E                                       r  xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     4.378 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.859    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     1.713 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     2.247    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.276 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.865     3.141    xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X6Y49          SRL16E                                       r  xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/CLK
                         clock pessimism              0.402     3.542    
    SLICE_X6Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.725    xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16
  -------------------------------------------------------------------
                         required time                         -3.725    
                         arrival time                           3.768    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 3.111 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.409ns = ( 3.497 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     4.340 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.440     4.780    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     2.418 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     2.907    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.933 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.565     3.497    xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/CLK
    SLICE_X13Y40         FDRE                                         r  xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     3.638 r  xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[6]/Q
                         net (fo=1, routed)           0.102     3.740    xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[6]
    SLICE_X14Y40         SRLC32E                                      r  xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     4.378 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.859    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     1.713 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     2.247    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.276 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.835     3.111    xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X14Y40         SRLC32E                                      r  xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[31][6]_srl32/CLK
                         clock pessimism              0.403     3.513    
    SLICE_X14Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     3.696    xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -3.696    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/delay_32b_0/inst/r_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.717%)  route 0.203ns (61.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 3.110 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.408ns = ( 3.498 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     4.340 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.440     4.780    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     2.418 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     2.907    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.933 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.566     3.498    xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/aclk
    SLICE_X11Y44         FDRE                                         r  xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.128     3.626 r  xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[28]/Q
                         net (fo=1, routed)           0.203     3.829    xsdr_design_1_i/delay_32b_0/inst/di[28]
    SLICE_X11Y51         FDRE                                         r  xsdr_design_1_i/delay_32b_0/inst/r_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     4.378 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.859    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     1.713 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     2.247    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.276 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.834     3.110    xsdr_design_1_i/delay_32b_0/inst/clk
    SLICE_X11Y51         FDRE                                         r  xsdr_design_1_i/delay_32b_0/inst/r_data_reg[28]/C
                         clock pessimism              0.657     3.767    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.016     3.783    xsdr_design_1_i/delay_32b_0/inst/r_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.783    
                         arrival time                           3.829    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/delay_32b_0/inst/r_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.625%)  route 0.244ns (63.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 3.110 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.408ns = ( 3.498 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     4.340 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.440     4.780    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     2.418 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     2.907    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.933 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.566     3.498    xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/aclk
    SLICE_X13Y46         FDRE                                         r  xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141     3.639 r  xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[24]/Q
                         net (fo=1, routed)           0.244     3.883    xsdr_design_1_i/delay_32b_0/inst/di[24]
    SLICE_X11Y51         FDRE                                         r  xsdr_design_1_i/delay_32b_0/inst/r_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     4.378 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.859    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     1.713 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     2.247    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.276 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.834     3.110    xsdr_design_1_i/delay_32b_0/inst/clk
    SLICE_X11Y51         FDRE                                         r  xsdr_design_1_i/delay_32b_0/inst/r_data_reg[24]/C
                         clock pessimism              0.657     3.767    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.066     3.833    xsdr_design_1_i/delay_32b_0/inst/r_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.833    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[33].i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][31]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.492%)  route 0.128ns (47.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 3.107 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 3.494 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     4.340 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.440     4.780    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     2.418 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     2.907    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.933 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.562     3.494    xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X11Y36         FDRE                                         r  xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[33].i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     3.635 r  xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[33].i_reg/Q
                         net (fo=2, routed)           0.128     3.763    xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/int_out[31]
    SLICE_X8Y36          SRL16E                                       r  xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][31]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     4.378 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.859    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     1.713 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     2.247    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.276 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.831     3.107    xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/aclk
    SLICE_X8Y36          SRL16E                                       r  xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][31]_srl2/CLK
                         clock pessimism              0.423     3.529    
    SLICE_X8Y36          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.712    xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][31]_srl2
  -------------------------------------------------------------------
                         required time                         -3.712    
                         arrival time                           3.763    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/delay_32b_0/inst/r_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.741%)  route 0.254ns (64.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 3.110 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.408ns = ( 3.498 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     4.340 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.440     4.780    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     2.418 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     2.907    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.933 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.566     3.498    xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/aclk
    SLICE_X13Y46         FDRE                                         r  xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141     3.639 r  xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[1]/Q
                         net (fo=1, routed)           0.254     3.893    xsdr_design_1_i/delay_32b_0/inst/di[1]
    SLICE_X11Y51         FDRE                                         r  xsdr_design_1_i/delay_32b_0/inst/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     4.378 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.859    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     1.713 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     2.247    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.276 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.834     3.110    xsdr_design_1_i/delay_32b_0/inst/clk
    SLICE_X11Y51         FDRE                                         r  xsdr_design_1_i/delay_32b_0/inst/r_data_reg[1]/C
                         clock pessimism              0.657     3.767    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.070     3.837    xsdr_design_1_i/delay_32b_0/inst/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[25].i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.873%)  route 0.116ns (45.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 3.140 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.381ns = ( 3.525 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     4.340 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.440     4.780    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     2.418 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     2.907    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.933 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.593     3.525    xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X4Y45          FDRE                                         r  xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[25].i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141     3.666 r  xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[25].i_reg/Q
                         net (fo=2, routed)           0.116     3.782    xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/int_out[23]
    SLICE_X6Y45          SRL16E                                       r  xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     4.378 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.859    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     1.713 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     2.247    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.276 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.864     3.140    xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/aclk
    SLICE_X6Y45          SRL16E                                       r  xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][23]_srl2/CLK
                         clock pessimism              0.402     3.541    
    SLICE_X6Y45          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.724    xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][23]_srl2
  -------------------------------------------------------------------
                         required time                         -3.724    
                         arrival time                           3.782    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[9].i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.872%)  route 0.116ns (45.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 3.139 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.382ns = ( 3.524 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     4.340 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.440     4.780    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     2.418 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     2.907    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.933 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.592     3.524    xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X4Y41          FDRE                                         r  xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[9].i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     3.665 r  xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[9].i_reg/Q
                         net (fo=2, routed)           0.116     3.781    xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/int_out[7]
    SLICE_X6Y41          SRL16E                                       r  xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     4.378 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.859    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     1.713 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     2.247    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.276 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.863     3.139    xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/aclk
    SLICE_X6Y41          SRL16E                                       r  xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]_srl2/CLK
                         clock pessimism              0.402     3.540    
    SLICE_X6Y41          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.723    xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -3.723    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        0.390ns  (logic 0.148ns (37.912%)  route 0.242ns (62.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 3.137 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 3.526 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     4.340 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.440     4.780    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     2.418 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     2.907    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.933 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.594     3.526    xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X6Y48          FDRE                                         r  xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.148     3.674 r  xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[6]/Q
                         net (fo=1, routed)           0.242     3.917    xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[6]
    SLICE_X6Y54          SRLC32E                                      r  xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     4.378 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.859    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     1.713 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     2.247    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.276 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.861     3.137    xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X6Y54          SRLC32E                                      r  xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[31][6]_srl32/CLK
                         clock pessimism              0.657     3.794    
    SLICE_X6Y54          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     3.858    xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -3.858    
                         arrival time                           3.917    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_xsdr_design_1_clk_wiz_0_0  {rise@3.906ns fall@11.719ns period=15.625ns})
  Path Group:             clk_out2_xsdr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns - clk_out2_xsdr_design_1_clk_wiz_0_0 rise@3.906ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 3.108 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.411ns = ( 3.495 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.434     4.340 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.440     4.780    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     2.418 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     2.907    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.933 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.563     3.495    xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X14Y37         FDRE                                         r  xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     3.659 r  xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/Q
                         net (fo=1, routed)           0.099     3.759    xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[8]
    SLICE_X12Y37         SRLC32E                                      r  xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xsdr_design_1_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    N14                                               0.000     3.906 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     3.906    clk_in1_0
    N14                  IBUF (Prop_ibuf_I_O)         0.472     4.378 r  clk_in1_0_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.859    xsdr_design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     1.713 r  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     2.247    xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.276 r  xsdr_design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3138, routed)        0.832     3.108    xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X12Y37         SRLC32E                                      r  xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[31][8]_srl32/CLK
                         clock pessimism              0.403     3.510    
    SLICE_X12Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     3.693    xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -3.693    
                         arrival time                           3.759    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_xsdr_design_1_clk_wiz_0_0
Waveform(ns):       { 3.906 11.719 }
Period(ns):         15.625
Sources:            { xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X0Y8      xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB18_X0Y8      xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_full_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X1Y22     xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y6      xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y12     xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y9      xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y11     xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y10     xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y13     xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y12     xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y0  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y35     xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y49     xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y35     xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y35     xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y35     xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y35     xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y35     xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y35     xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_12_12/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y49     xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y49     xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.813       6.563      SLICE_X12Y49     xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.813       6.563      SLICE_X12Y49     xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.813       6.563      SLICE_X12Y49     xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.813       6.563      SLICE_X12Y49     xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.813       6.563      SLICE_X12Y49     xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.813       6.563      SLICE_X12Y49     xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.813       6.563      SLICE_X12Y49     xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_12_12/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.813       6.563      SLICE_X12Y49     xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.813       6.563      SLICE_X12Y48     xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_13_13/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.813       6.563      SLICE_X12Y48     xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_7_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xsdr_design_1_clk_wiz_0_0
  To Clock:  clkfbout_xsdr_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xsdr_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    xsdr_design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  xsdr_design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xsdr_design_1_clk_wiz_1_0
  To Clock:  clkfbout_xsdr_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xsdr_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   xsdr_design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  xsdr_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



