// Seed: 546612855
module module_0 (
    output tri0 id_0,
    input  wand id_1,
    output wor  id_2
);
  logic id_4;
  ;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  wor   id_2,
    input  wand  id_3,
    output wor   id_4,
    input  tri   id_5,
    input  tri   id_6,
    output wor   id_7,
    input  tri   id_8,
    input  uwire id_9,
    input  uwire id_10,
    output tri1  id_11
);
  assign id_7 = id_9;
  wire [-1 : 1 'b0] id_13, id_14;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
