{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1385933910033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1385933910033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 23:38:29 2013 " "Processing started: Sun Dec 01 23:38:29 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1385933910033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1385933910033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_debounce_cnt -c de0_debounce_cnt " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_debounce_cnt -c de0_debounce_cnt" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1385933910034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1385933910572 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ccd_reader.v(43) " "Verilog HDL warning at ccd_reader.v(43): extended using \"x\" or \"z\"" {  } { { "ccd_reader.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/ccd_reader.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1385933910640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file ccd_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 ccd_reader " "Found entity 1: ccd_reader" {  } { { "ccd_reader.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/ccd_reader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385933910643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385933910643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detect.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/edge_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385933910649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385933910649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/button_debouncer.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385933910656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385933910656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_ccd.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_ccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_ccd " "Found entity 1: clock_ccd" {  } { { "clock_ccd.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/clock_ccd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385933910663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385933910663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_debounce_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_debounce_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_debounce_cnt " "Found entity 1: de0_debounce_cnt" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385933910670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385933910670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sh_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file sh_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 sh_generator " "Found entity 1: sh_generator" {  } { { "sh_generator.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/sh_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385933910677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385933910677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_debounce_cnt " "Elaborating entity \"de0_debounce_cnt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1385933910817 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT\[1\] de0_debounce_cnt.v(45) " "Output port \"GPIO1_CLKOUT\[1\]\" at de0_debounce_cnt.v(45) has no driver" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1385933910824 "|de0_debounce_cnt"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_D\[31..1\] de0_debounce_cnt.v(46) " "Output port \"GPIO0_D\[31..1\]\" at de0_debounce_cnt.v(46) has no driver" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1385933910824 "|de0_debounce_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_ccd clock_ccd:clock_ccd_inst " "Elaborating entity \"clock_ccd\" for hierarchy \"clock_ccd:clock_ccd_inst\"" {  } { { "de0_debounce_cnt.v" "clock_ccd_inst" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385933910850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_ccd:clock_ccd_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_ccd:clock_ccd_inst\|altpll:altpll_component\"" {  } { { "clock_ccd.v" "altpll_component" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/clock_ccd.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385933910922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_ccd:clock_ccd_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_ccd:clock_ccd_inst\|altpll:altpll_component\"" {  } { { "clock_ccd.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/clock_ccd.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1385933910931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_ccd:clock_ccd_inst\|altpll:altpll_component " "Instantiated megafunction \"clock_ccd:clock_ccd_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 100 " "Parameter \"clk1_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 100 " "Parameter \"clk2_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_ccd " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_ccd\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933910934 ""}  } { { "clock_ccd.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/clock_ccd.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1385933910934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_ccd_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_ccd_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_ccd_altpll " "Found entity 1: clock_ccd_altpll" {  } { { "db/clock_ccd_altpll.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/db/clock_ccd_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385933911055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385933911055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_ccd_altpll clock_ccd:clock_ccd_inst\|altpll:altpll_component\|clock_ccd_altpll:auto_generated " "Elaborating entity \"clock_ccd_altpll\" for hierarchy \"clock_ccd:clock_ccd_inst\|altpll:altpll_component\|clock_ccd_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385933911056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sh_generator sh_generator:sh_generator_inst " "Elaborating entity \"sh_generator\" for hierarchy \"sh_generator:sh_generator_inst\"" {  } { { "de0_debounce_cnt.v" "sh_generator_inst" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385933911061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sh_generator.v(32) " "Verilog HDL assignment warning at sh_generator.v(32): truncated value with size 32 to match size of target (16)" {  } { { "sh_generator.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/sh_generator.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1385933911062 "|de0_debounce_cnt|sh_generator:sh_generator_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sh_generator.v(45) " "Verilog HDL assignment warning at sh_generator.v(45): truncated value with size 32 to match size of target (16)" {  } { { "sh_generator.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/sh_generator.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1385933911062 "|de0_debounce_cnt|sh_generator:sh_generator_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sh_generator.v(60) " "Verilog HDL assignment warning at sh_generator.v(60): truncated value with size 32 to match size of target (16)" {  } { { "sh_generator.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/sh_generator.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1385933911062 "|de0_debounce_cnt|sh_generator:sh_generator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:button_debouncer_inst0 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:button_debouncer_inst0\"" {  } { { "de0_debounce_cnt.v" "button_debouncer_inst0" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385933911063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 button_debouncer.v(78) " "Verilog HDL assignment warning at button_debouncer.v(78): truncated value with size 32 to match size of target (1)" {  } { { "button_debouncer.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/button_debouncer.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1385933911065 "|de0_debounce_cnt|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(79) " "Verilog HDL assignment warning at button_debouncer.v(79): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/button_debouncer.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1385933911065 "|de0_debounce_cnt|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(88) " "Verilog HDL assignment warning at button_debouncer.v(88): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/button_debouncer.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1385933911065 "|de0_debounce_cnt|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(90) " "Verilog HDL assignment warning at button_debouncer.v(90): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/button_debouncer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1385933911065 "|de0_debounce_cnt|button_debouncer:button_debouncer_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:button0_edge " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:button0_edge\"" {  } { { "de0_debounce_cnt.v" "button0_edge" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385933911067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd_reader ccd_reader:ccdreader " "Elaborating entity \"ccd_reader\" for hierarchy \"ccd_reader:ccdreader\"" {  } { { "de0_debounce_cnt.v" "ccdreader" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385933911071 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part_mem.v 1 1 " "Using design file part_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part_mem " "Found entity 1: part_mem" {  } { { "part_mem.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/part_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385933911090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1385933911090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part_mem part_mem:part_mem_inst " "Elaborating entity \"part_mem\" for hierarchy \"part_mem:part_mem_inst\"" {  } { { "de0_debounce_cnt.v" "part_mem_inst" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385933911091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram part_mem:part_mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"part_mem:part_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "part_mem.v" "altsyncram_component" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/part_mem.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385933911157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "part_mem:part_mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"part_mem:part_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "part_mem.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/part_mem.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1385933911184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "part_mem:part_mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"part_mem:part_mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933911185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933911185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933911185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933911185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933911185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933911185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933911185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933911185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933911185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933911185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933911185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933911185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933911185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933911185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933911185 ""}  } { { "part_mem.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/part_mem.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1385933911185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72k1 " "Found entity 1: altsyncram_72k1" {  } { { "db/altsyncram_72k1.tdf" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/db/altsyncram_72k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385933911290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385933911290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72k1 part_mem:part_mem_inst\|altsyncram:altsyncram_component\|altsyncram_72k1:auto_generated " "Elaborating entity \"altsyncram_72k1\" for hierarchy \"part_mem:part_mem_inst\|altsyncram:altsyncram_component\|altsyncram_72k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385933911291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jba2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jba2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jba2 " "Found entity 1: altsyncram_jba2" {  } { { "db/altsyncram_jba2.tdf" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/db/altsyncram_jba2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385933911463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385933911463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jba2 part_mem:part_mem_inst\|altsyncram:altsyncram_component\|altsyncram_72k1:auto_generated\|altsyncram_jba2:altsyncram1 " "Elaborating entity \"altsyncram_jba2\" for hierarchy \"part_mem:part_mem_inst\|altsyncram:altsyncram_component\|altsyncram_72k1:auto_generated\|altsyncram_jba2:altsyncram1\"" {  } { { "db/altsyncram_72k1.tdf" "altsyncram1" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/db/altsyncram_72k1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385933911464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom part_mem:part_mem_inst\|altsyncram:altsyncram_component\|altsyncram_72k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"part_mem:part_mem_inst\|altsyncram:altsyncram_component\|altsyncram_72k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_72k1.tdf" "mgl_prim2" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/db/altsyncram_72k1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385933912807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "part_mem:part_mem_inst\|altsyncram:altsyncram_component\|altsyncram_72k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"part_mem:part_mem_inst\|altsyncram:altsyncram_component\|altsyncram_72k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_72k1.tdf" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/db/altsyncram_72k1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1385933912836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "part_mem:part_mem_inst\|altsyncram:altsyncram_component\|altsyncram_72k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"part_mem:part_mem_inst\|altsyncram:altsyncram_component\|altsyncram_72k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000 " "Parameter \"CVALUE\" = \"000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933912836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933912836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933912836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933912836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933912836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933912836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 12 " "Parameter \"WIDTH_WORD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933912836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1385933912836 ""}  } { { "db/altsyncram_72k1.tdf" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/db/altsyncram_72k1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1385933912836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr part_mem:part_mem_inst\|altsyncram:altsyncram_component\|altsyncram_72k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"part_mem:part_mem_inst\|altsyncram:altsyncram_component\|altsyncram_72k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385933912898 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[1\] GND " "Pin \"GPIO1_CLKOUT\[1\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO1_CLKOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[0\] GND " "Pin \"GPIO0_D\[0\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[1\] GND " "Pin \"GPIO0_D\[1\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[2\] GND " "Pin \"GPIO0_D\[2\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[3\] GND " "Pin \"GPIO0_D\[3\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[4\] GND " "Pin \"GPIO0_D\[4\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[5\] GND " "Pin \"GPIO0_D\[5\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[6\] GND " "Pin \"GPIO0_D\[6\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[7\] GND " "Pin \"GPIO0_D\[7\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[8\] GND " "Pin \"GPIO0_D\[8\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[9\] GND " "Pin \"GPIO0_D\[9\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[10\] GND " "Pin \"GPIO0_D\[10\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[11\] GND " "Pin \"GPIO0_D\[11\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[12\] GND " "Pin \"GPIO0_D\[12\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[13\] GND " "Pin \"GPIO0_D\[13\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[14\] GND " "Pin \"GPIO0_D\[14\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[15\] GND " "Pin \"GPIO0_D\[15\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[16\] GND " "Pin \"GPIO0_D\[16\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[17\] GND " "Pin \"GPIO0_D\[17\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[18\] GND " "Pin \"GPIO0_D\[18\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[19\] GND " "Pin \"GPIO0_D\[19\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[20\] GND " "Pin \"GPIO0_D\[20\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[21\] GND " "Pin \"GPIO0_D\[21\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[22\] GND " "Pin \"GPIO0_D\[22\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[23\] GND " "Pin \"GPIO0_D\[23\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[24\] GND " "Pin \"GPIO0_D\[24\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[25\] GND " "Pin \"GPIO0_D\[25\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[26\] GND " "Pin \"GPIO0_D\[26\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[27\] GND " "Pin \"GPIO0_D\[27\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[28\] GND " "Pin \"GPIO0_D\[28\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[29\] GND " "Pin \"GPIO0_D\[29\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[30\] GND " "Pin \"GPIO0_D\[30\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_D\[31\] GND " "Pin \"GPIO0_D\[31\]\" is stuck at GND" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933915811 "|de0_debounce_cnt|GPIO0_D[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1385933915811 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1385933916026 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1385933916280 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1385933916324 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1385933916325 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385933916460 "|de0_debounce_cnt|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1385933916460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1385933916670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.map.smsg " "Generated suppressed messages file C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1385933917276 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1385933917792 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1385933917792 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clock_ccd:clock_ccd_inst\|altpll:altpll_component\|clock_ccd_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"clock_ccd:clock_ccd_inst\|altpll:altpll_component\|clock_ccd_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/clock_ccd_altpll.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/db/clock_ccd_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "clock_ccd.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/clock_ccd.v" 107 0 0 } } { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 129 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1385933917840 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "No output dependent on input pin \"CLOCK_50_2\"" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1385933917912 "|de0_debounce_cnt|CLOCK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1385933917912 "|de0_debounce_cnt|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1385933917912 "|de0_debounce_cnt|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1385933917912 "|de0_debounce_cnt|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1385933917912 "|de0_debounce_cnt|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1385933917912 "|de0_debounce_cnt|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1385933917912 "|de0_debounce_cnt|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1385933917912 "|de0_debounce_cnt|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1385933917912 "|de0_debounce_cnt|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1385933917912 "|de0_debounce_cnt|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1385933917912 "|de0_debounce_cnt|GPIO0_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1385933917912 "|de0_debounce_cnt|GPIO0_CLKIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1385933917912 "|de0_debounce_cnt|GPIO1_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "de0_debounce_cnt.v" "" { Text "C:/Users/Mage/Documents/GitHub/Fabrica-FPGA/de0_debounce_cnt.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1385933917912 "|de0_debounce_cnt|GPIO1_CLKIN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1385933917912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "332 " "Implemented 332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1385933917915 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1385933917915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "262 " "Implemented 262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1385933917915 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1385933917915 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1385933917915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1385933917915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1385933917979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 23:38:37 2013 " "Processing ended: Sun Dec 01 23:38:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1385933917979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1385933917979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1385933917979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1385933917979 ""}
