<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='500' type='bool'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='502' u='w' c='_ZN4llvm7RegUnitC1Ev'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='687' u='w' c='_ZN4llvm14CodeGenRegBank10newRegUnitEPNS_15CodeGenRegisterES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='689' u='w' c='_ZN4llvm14CodeGenRegBank10newRegUnitEPNS_15CodeGenRegisterES2_'/>
<offset>224</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='498'>// A register unit is artificial if at least one of its roots is
    // artificial.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1095' u='r' c='_ZNK4llvm20CodeGenRegisterClass15buildRegUnitSetERKNS_14CodeGenRegBankERSt6vectorIjSaIjEE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1677' u='r' c='_ZL18computeUberWeightsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERN4llvm14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1764' u='r' c='_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632'/>
