Warning (10268): Verilog HDL information at auxiliar.sv(174): always construct contains both blocking and non-blocking assignments File: D:/Users/202311250013/Documents/fpga-doorlock-system/testes/verificarsenha/auxiliar.sv Line: 174
