#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Nov 26 22:05:21 2025
# Process ID         : 1133550
# Current directory  : /home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware
# Command line       : vivado -mode batch -source litex_m2sdr_m2_pcie_x1.tcl
# Log file           : /home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/vivado.log
# Journal file       : /home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/vivado.jou
# Running On         : sensnuc6
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-1260P
# CPU Frequency      : 3251.383 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 33205 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35352 MB
# Available Virtual  : 26052 MB
#-----------------------------------------------------------
source litex_m2sdr_m2_pcie_x1.tcl
# set_part xc7a200tsbg484-3
INFO: [Coretcl 2-1500] The part has been set to 'xc7a200tsbg484-3' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v}
# read_xdc litex_m2sdr_m2_pcie_x1.xdc
# set_property PROCESSING_ORDER EARLY [get_files litex_m2sdr_m2_pcie_x1.xdc]
# create_ip -vendor xilinx.com -name pcie_7x -module_name pcie_s7
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
# set obj [get_ips pcie_s7]
# set_property -dict [list \
# CONFIG.Bar0_Scale {Megabytes} \
# CONFIG.Bar0_Size {1} \
# CONFIG.Buf_Opt_BMA {True} \
# CONFIG.Component_Name {pcie} \
# CONFIG.Device_ID {7021} \
# CONFIG.Interface_Width {64_bit} \
# CONFIG.Link_Speed {5.0_GT/s} \
# CONFIG.Max_Payload_Size {512_bytes} \
# CONFIG.Maximum_Link_Width {X1} \
# CONFIG.PCIe_Blk_Locn {X0Y0} \
# CONFIG.Ref_Clk_Freq {100_MHz} \
# CONFIG.Trans_Buf_Pipeline {None} \
# CONFIG.Trgt_Link_Speed {4'h2} \
# CONFIG.User_Clk_Freq {125} \
# CONFIG.Legacy_Interrupt {None} \
# CONFIG.IntX_Generation {False} \
# CONFIG.MSI_64b {False} \
# CONFIG.Multiple_Message_Capable {1_vector} \
# CONFIG.Base_Class_Menu {Wireless_controller} \
# CONFIG.Sub_Class_Interface_Menu {RF_controller} \
# CONFIG.Class_Code_Base {0D} \
# CONFIG.Class_Code_Sub {10} \
# CONFIG.mode_selection {Advanced} \
# CONFIG.en_ext_gt_common {True} \
# ] $obj
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pcie_s7' to 'pcie' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Legacy_Interrupt' from 'NONE' to 'None' has been ignored for IP 'pcie_s7'
# synth_ip $obj
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pcie_s7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie_s7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie_s7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pcie_s7'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top pcie_s7 -part xc7a200tsbg484-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1133659
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2011.922 ; gain = 419.828 ; free physical = 1568 ; free virtual = 23738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/synth/pcie_s7.v:53]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie2_top' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie2_top.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_core_top' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_core_top.v:63]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_top' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_top' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_rx' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_rx.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_rx_pipeline' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_rx_pipeline' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_rx_null_gen' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-226] default block is never used [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_rx_null_gen.v:253]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_rx_null_gen' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_rx' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_rx.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_tx' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_tx.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_tx_thrtl_ctl' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-226] default block is never used [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_tx_thrtl_ctl.v:573]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_tx_thrtl_ctl' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_tx_pipeline' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_tx_pipeline' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_tx' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_tx.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_top' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_7x' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_bram_top_7x' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_bram_top_7x.v:72]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_bram_top_7x.v:139]
INFO: [Synth 8-251] [1'b0]  ROWS_TX 1 COLS_TX 4 [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_bram_top_7x.v:139]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_bram_top_7x.v:140]
INFO: [Synth 8-251] [1'b0]  ROWS_RX 1 COLS_RX 4 [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_bram_top_7x.v:140]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_brams_7x' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_brams_7x.v:65]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_bram_7x' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_bram_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' [/tools/Xilinx/Vivado/2024.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143634]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143634]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' (0#1) [/tools/Xilinx/Vivado/2024.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_bram_7x' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_bram_7x.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_brams_7x' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_brams_7x.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_bram_top_7x' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_bram_top_7x.v:72]
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:113046]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_1' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:113046]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_7x' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_pipe_pipeline' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_pipe_misc' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_pipe_misc.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_pipe_misc' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_pipe_misc.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_pipe_lane' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_pipe_lane.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_pipe_lane' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_pipe_lane.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_pipe_pipeline' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_top' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gt_top' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gt_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gt_rx_valid_filter_7x' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gt_rx_valid_filter_7x.v:191]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gt_rx_valid_filter_7x' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pipe_wrapper' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pipe_wrapper.v:156]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gtp_pipe_reset' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gtp_pipe_reset.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gtp_pipe_reset' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gtp_pipe_reset.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_qpll_reset' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_qpll_reset.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_qpll_reset' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_qpll_reset.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gtp_pipe_rate' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gtp_pipe_rate.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gtp_pipe_rate' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gtp_pipe_rate.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gtp_pipe_drp' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gtp_pipe_drp.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gtp_pipe_drp' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gtp_pipe_drp.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pipe_eq' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pipe_eq.v:67]
INFO: [Synth 8-226] default block is never used [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pipe_eq.v:402]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_rxeq_scan' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_rxeq_scan.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_rxeq_scan' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_rxeq_scan.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pipe_eq' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pipe_eq.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pipe_user' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pipe_user.v:67]
INFO: [Synth 8-226] default block is never used [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pipe_user.v:354]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pipe_user' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pipe_user.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pipe_sync' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pipe_sync.v:72]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pipe_sync' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pipe_sync.v:72]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gt_wrapper' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gt_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_CHANNEL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:52375]
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_CHANNEL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:52375]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gtx_cpllpd_ovrd' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gtx_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gtx_cpllpd_ovrd' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gtx_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gt_wrapper' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gt_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pipe_wrapper' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pipe_wrapper.v:156]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gt_top' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gt_top.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_core_top' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_core_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie2_top' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pcie2_top.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/synth/pcie_s7.v:53]
WARNING: [Synth 8-6014] Unused sequential element trn_rdllp_src_rdy_d_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_tx_thrtl_ctl.v:421]
WARNING: [Synth 8-6014] Unused sequential element reg_tlast_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_tx_thrtl_ctl.v:655]
WARNING: [Synth 8-6014] Unused sequential element flush_axi_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_axi_basic_tx_pipeline.v:528]
WARNING: [Synth 8-6014] Unused sequential element reg_eios_detected_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gt_rx_valid_filter_7x.v:135]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp0_q_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gt_rx_valid_filter_7x.v:144]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp1_q_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_gt_rx_valid_filter_7x.v:145]
WARNING: [Synth 8-6014] Unused sequential element gen3_rdy_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pipe_user.v:562]
WARNING: [Synth 8-6014] Unused sequential element rxsync_fsm_disable.rxsync_done_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pipe_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element pipe_lane[0].gt_rxrcvrdet_c_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7_pipe_wrapper.v:1627]
WARNING: [Synth 8-7129] Port GT_RXDISPERR[7] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[6] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[5] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[4] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[7] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[6] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[5] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[4] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXCHBONDO[4] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_GEN3 in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RX_CONVERGE in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_GTREFCLK0 in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_CPLLPD in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_CPLLRESET in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDFELPMRESET in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXCHBONDI[4] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLLOCK_OUT[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTCLK_OUT[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTREFCLK_OUT[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLRESET[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_MMCM_RST_N in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_PCLK_SEL_SLAVE[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[11] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[10] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[9] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[8] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[7] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[6] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[5] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[4] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[3] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[2] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[17] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[16] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[15] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[14] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[13] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[12] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[11] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[10] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[9] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[8] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[7] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[6] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[5] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[4] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[3] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[2] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_JTAG_EN in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PLM_IN_RS in module pcie_s7_gt_rx_valid_filter_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx_reset in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_polarity in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_compliance in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_char_is_k[1] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_char_is_k[0] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[15] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[14] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[13] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[12] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[11] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[10] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[9] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[8] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[7] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[6] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[5] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[4] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[3] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[2] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[1] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[0] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_elec_idle in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_powerdown[1] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_powerdown[0] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_polarity in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_compliance in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_char_is_k[1] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_char_is_k[0] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[15] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[14] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[13] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[12] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[11] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[10] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[9] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[8] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[7] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[6] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[5] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2122.891 ; gain = 530.797 ; free physical = 1432 ; free virtual = 23604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2134.766 ; gain = 542.672 ; free physical = 1432 ; free virtual = 23604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2134.766 ; gain = 542.672 ; free physical = 1432 ; free virtual = 23604
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2140.703 ; gain = 0.000 ; free physical = 1425 ; free virtual = 23598
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/synth/pcie_s7_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/synth/pcie_s7_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_s7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_s7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_s7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_s7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_s7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_s7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.516 ; gain = 0.000 ; free physical = 1430 ; free virtual = 23605
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2274.516 ; gain = 0.000 ; free physical = 1430 ; free virtual = 23605
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.516 ; gain = 682.422 ; free physical = 1428 ; free virtual = 23601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.520 ; gain = 690.426 ; free physical = 1428 ; free virtual = 23601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for inst. (constraint file  /home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/synth/pcie_s7_ooc.xdc, line 76).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/inst/phy_lnk_up_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/inst/pl_received_hot_rst_cdc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2282.520 ; gain = 690.426 ; free physical = 1428 ; free virtual = 23601
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'reg_state_eios_det_reg' in module 'pcie_s7_gt_rx_valid_filter_7x'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_s7_gtp_pipe_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_s7_qpll_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_s7_gtp_pipe_rate'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_s7_rxeq_scan'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'pcie_s7_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'pcie_s7_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'resetovrd.fsm_reg' in module 'pcie_s7_pipe_user'
INFO: [Synth 8-802] inferred FSM for state register 'txsync_fsm.fsm_tx_reg' in module 'pcie_s7_pipe_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            EIOS_DET_IDL |                            00001 |                            00001
        EIOS_DET_NO_STR0 |                            00010 |                            00010
           EIOS_DET_STR0 |                            00100 |                            00100
           EIOS_DET_STR1 |                            01000 |                            01000
           EIOS_DET_DONE |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'reg_state_eios_det_reg' in module 'pcie_s7_gt_rx_valid_filter_7x'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                  000000000000001 |                            00001
            FSM_PLLRESET |                  001000000000000 |                            00010
       FSM_DRP_X16_START |                  000001000000000 |                            00011
        FSM_DRP_X16_DONE |                  000010000000000 |                            00100
             FSM_PLLLOCK |                  000000100000000 |                            00101
             FSM_GTRESET |                  000000001000000 |                            00110
    FSM_RXPMARESETDONE_1 |                  000000000000100 |                            00111
    FSM_RXPMARESETDONE_2 |                  000000000001000 |                            01000
       FSM_DRP_X20_START |                  000000000010000 |                            01001
        FSM_DRP_X20_DONE |                  000000000100000 |                            01010
           FSM_MMCM_LOCK |                  100000000000000 |                            01011
           FSM_RESETDONE |                  010000000000000 |                            01100
        FSM_TXSYNC_START |                  000100000000000 |                            01101
         FSM_TXSYNC_DONE |                  000000010000000 |                            01110
                FSM_IDLE |                  000000000000010 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_s7_gtp_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FSM_WAIT_LOCK |                         00000001 |                             0010
           FSM_MMCM_LOCK |                         00000010 |                             0011
       FSM_DRP_START_NOM |                         00000100 |                             0100
        FSM_DRP_DONE_NOM |                         00001000 |                             0101
            FSM_QPLLLOCK |                         00010000 |                             0110
        FSM_QPLL_PDRESET |                         00100000 |                             1011
             FSM_QPLL_PD |                         01000000 |                             1100
                FSM_IDLE |                         10000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_s7_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                    0000000010000 |                             0000
         FSM_TXDATA_WAIT |                    0000100000000 |                             0001
            FSM_PCLK_SEL |                    0000000001000 |                             0010
       FSM_DRP_X16_START |                    0000000000001 |                             0011
        FSM_DRP_X16_DONE |                    0000000000010 |                             0100
            FSM_RATE_SEL |                    0000000000100 |                             0101
      FSM_RXPMARESETDONE |                    1000000000000 |                             0110
       FSM_DRP_X20_START |                    0001000000000 |                             0111
        FSM_DRP_X20_DONE |                    0010000000000 |                             1000
           FSM_RATE_DONE |                    0100000000000 |                             1001
        FSM_TXSYNC_START |                    0000010000000 |                             1010
         FSM_TXSYNC_DONE |                    0000001000000 |                             1011
                FSM_DONE |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_s7_gtp_pipe_rate'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_s7_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_TXEQ_IDLE |                              001 |                           000001
         FSM_TXEQ_PRESET |                              010 |                           000010
        FSM_TXEQ_TXCOEFF |                              011 |                           000100
          FSM_TXEQ_REMAP |                              100 |                           001000
          FSM_TXEQ_QUERY |                              101 |                           010000
           FSM_TXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'sequential' in module 'pcie_s7_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_RXEQ_IDLE |                          0000010 |                           000001
         FSM_RXEQ_PRESET |                          0000100 |                           000010
        FSM_RXEQ_TXCOEFF |                          0001000 |                           000100
             FSM_RXEQ_LF |                          0010000 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                          0100000 |                           010000
           FSM_RXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'pcie_s7_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                             0010 |                               00
           FSM_RESETOVRD |                             1000 |                               01
          FSM_RESET_INIT |                             0100 |                               10
               FSM_RESET |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'resetovrd.fsm_reg' using encoding 'one-hot' in module 'pcie_s7_pipe_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'pcie_s7_pipe_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2282.520 ; gain = 690.426 ; free physical = 1430 ; free virtual = 23601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               22 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 228   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 4     
	   5 Input   22 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   7 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	   7 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 13    
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 12    
	   7 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   7 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 16    
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	  15 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	   8 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 13    
	   3 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 54    
	   6 Input    1 Bit        Muxes := 3     
	  15 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 6     
	  13 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[7]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[6]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[5]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[4]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[3]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module pcie_s7_pcie2_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2282.520 ; gain = 690.426 ; free physical = 1393 ; free virtual = 23569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2396.520 ; gain = 804.426 ; free physical = 1237 ; free virtual = 23414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2437.551 ; gain = 845.457 ; free physical = 1195 ; free virtual = 23371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2445.559 ; gain = 853.465 ; free physical = 1193 ; free virtual = 23370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.371 ; gain = 995.277 ; free physical = 1076 ; free virtual = 23250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.371 ; gain = 995.277 ; free physical = 1076 ; free virtual = 23250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.371 ; gain = 995.277 ; free physical = 1072 ; free virtual = 23247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.371 ; gain = 995.277 ; free physical = 1072 ; free virtual = 23247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.371 ; gain = 995.277 ; free physical = 1072 ; free virtual = 23247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.371 ; gain = 995.277 ; free physical = 1072 ; free virtual = 23247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pcie_s7_pcie2_top | inst/ltssm_reg2_reg[5] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+------------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     1|
|2     |CARRY4        |    12|
|3     |GTPE2_CHANNEL |     1|
|4     |LUT1          |    51|
|5     |LUT2          |    96|
|6     |LUT3          |   147|
|7     |LUT4          |    70|
|8     |LUT5          |   114|
|9     |LUT6          |   112|
|10    |PCIE_2        |     1|
|11    |RAMB36E1      |     8|
|12    |SRL16E        |     6|
|13    |FDCE          |     9|
|14    |FDPE          |     2|
|15    |FDRE          |   932|
|16    |FDSE          |    30|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.371 ; gain = 995.277 ; free physical = 1072 ; free virtual = 23247
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 384 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2587.371 ; gain = 855.527 ; free physical = 1072 ; free virtual = 23246
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.379 ; gain = 995.277 ; free physical = 1072 ; free virtual = 23246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2587.379 ; gain = 0.000 ; free physical = 1237 ; free virtual = 23411
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/synth/pcie_s7_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/synth/pcie_s7_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'inst'
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc:82]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc:87]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc:87]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc:87]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc:88]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc:88]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc:89]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc:89]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc:89]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc:90]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc:90]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc:90]
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.398 ; gain = 0.000 ; free physical = 1246 ; free virtual = 23420
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b7024563
INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2643.398 ; gain = 1129.809 ; free physical = 1246 ; free virtual = 23420
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2031.219; main = 2031.219; forked = 330.353
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3200.234; main = 2643.402; forked = 917.711
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2822.328 ; gain = 8.906 ; free physical = 1196 ; free virtual = 23367
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2829.312 ; gain = 15.891 ; free physical = 1192 ; free virtual = 23364
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.312 ; gain = 0.000 ; free physical = 1192 ; free virtual = 23364
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2829.312 ; gain = 0.000 ; free physical = 1183 ; free virtual = 23355
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.312 ; gain = 0.000 ; free physical = 1182 ; free virtual = 23355
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.312 ; gain = 0.000 ; free physical = 1181 ; free virtual = 23353
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2829.312 ; gain = 15.891 ; free physical = 1181 ; free virtual = 23353
INFO: [Common 17-1381] The checkpoint '/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_66/pcie_s7.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2829.312 ; gain = 1315.723 ; free physical = 1160 ; free virtual = 23333
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2117.801; main = 2117.801; forked = 330.353
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3200.234; main = 2829.316; forked = 917.711
# synth_design -directive default -top litex_m2sdr_m2_pcie_x1 -part xc7a200tsbg484-3
Command: synth_design -directive default -top litex_m2sdr_m2_pcie_x1 -part xc7a200tsbg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2829.320 ; gain = 0.000 ; free physical = 969 ; free virtual = 23145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'litex_m2sdr_m2_pcie_x1' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
INFO: [Synth 8-3876] $readmem data file 'litex_m2sdr_m2_pcie_x1_mem.init' is read successfully [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16643]
INFO: [Synth 8-3876] $readmem data file 'litex_m2sdr_m2_pcie_x1_mem_1.init' is read successfully [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16767]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:5843]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:6279]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:6296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:6319]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:6961]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:6990]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:7015]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:7069]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:7222]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:7245]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:11049]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:11088]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13921]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15133]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15292]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15375]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15394]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15417]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15429]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15479]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15491]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15521]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15582]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15623]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15635]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15647]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15793]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15822]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15845]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15868]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15940]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15985]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16688]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
WARNING: [Synth 8-7071] port 'RDY' of module 'IDELAYCTRL' is unconnected for instance 'IDELAYCTRL' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16688]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16688]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_COMMON' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:53077]
	Parameter PLL0_FBDIV bound to: 5 - type: integer 
	Parameter PLL0_FBDIV_45 bound to: 5 - type: integer 
	Parameter PLL0_REFCLK_DIV bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_COMMON' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:53077]
WARNING: [Synth 8-7071] port 'DMONITOROUT' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'DRPDO' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'DRPRDY' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PLL0FBCLKLOST' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PLL0REFCLKLOST' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PLL1FBCLKLOST' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PLL1LOCK' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PLL1OUTCLK' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PLL1OUTREFCLK' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PLL1REFCLKLOST' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PMARSVDOUT' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'REFCLKOUTMONITOR0' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'REFCLKOUTMONITOR1' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'BGRCALOVRDENB' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'DRPADDR' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'DRPCLK' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'DRPDI' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'DRPEN' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'DRPWE' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'GTEASTREFCLK0' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'GTEASTREFCLK1' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'GTWESTREFCLK0' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'GTWESTREFCLK1' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PLL0LOCKDETCLK' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PLL1LOCKDETCLK' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PLL1LOCKEN' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PLL1REFCLKSEL' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PLL1RESET' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PLLRSVD1' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PLLRSVD2' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7071] port 'PMARSVD' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
WARNING: [Synth 8-7023] instance 'GTPE2_COMMON' of module 'GTPE2_COMMON' has 48 connections declared, but only 17 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16702]
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2777]
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2777]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2477]
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2477]
WARNING: [Synth 8-7071] port 'DRCK' of module 'BSCANE2' is unconnected for instance 'BSCANE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16793]
WARNING: [Synth 8-7071] port 'RUNTEST' of module 'BSCANE2' is unconnected for instance 'BSCANE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16793]
WARNING: [Synth 8-7071] port 'SEL' of module 'BSCANE2' is unconnected for instance 'BSCANE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16793]
WARNING: [Synth 8-7023] instance 'BSCANE2' of module 'BSCANE2' has 11 connections declared, but only 8 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16793]
INFO: [Synth 8-6157] synthesizing module 'ICAPE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77662]
	Parameter ICAP_WIDTH bound to: X32 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ICAPE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77662]
INFO: [Synth 8-6157] synthesizing module 'XADC' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:154822]
	Parameter INIT_40 bound to: 16'b1001000000000000 
	Parameter INIT_41 bound to: 16'b0010111011110000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_48 bound to: 16'b0100011100000001 
	Parameter INIT_49 bound to: 16'b0000000000001111 
	Parameter INIT_4A bound to: 16'b0100011100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101100110011001 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1101110111011101 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101000100010001 
	Parameter INIT_56 bound to: 16'b1001000111101011 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_5C bound to: 16'b0101000100010001 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:154822]
WARNING: [Synth 8-689] width (7) of port connection 'CHANNEL' does not match port width (5) of module 'XADC' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16908]
WARNING: [Synth 8-7071] port 'JTAGBUSY' of module 'XADC' is unconnected for instance 'XADC' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16890]
WARNING: [Synth 8-7071] port 'JTAGLOCKED' of module 'XADC' is unconnected for instance 'XADC' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16890]
WARNING: [Synth 8-7071] port 'JTAGMODIFIED' of module 'XADC' is unconnected for instance 'XADC' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16890]
WARNING: [Synth 8-7071] port 'MUXADDR' of module 'XADC' is unconnected for instance 'XADC' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16890]
WARNING: [Synth 8-7023] instance 'XADC' of module 'XADC' has 24 connections declared, but only 20 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16890]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:41447]
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:41447]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16933]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149215]
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149215]
WARNING: [Synth 8-7071] port 'CFGCLK' of module 'STARTUPE2' is unconnected for instance 'STARTUPE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16933]
WARNING: [Synth 8-7071] port 'CFGMCLK' of module 'STARTUPE2' is unconnected for instance 'STARTUPE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16933]
WARNING: [Synth 8-7071] port 'EOS' of module 'STARTUPE2' is unconnected for instance 'STARTUPE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16933]
WARNING: [Synth 8-7071] port 'PREQ' of module 'STARTUPE2' is unconnected for instance 'STARTUPE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16933]
WARNING: [Synth 8-7023] instance 'STARTUPE2' of module 'STARTUPE2' has 13 connections declared, but only 9 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16933]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75979]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75979]
WARNING: [Synth 8-7071] port 'ODIV2' of module 'IBUFDS_GTE2' is unconnected for instance 'IBUFDS_GTE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16949]
WARNING: [Synth 8-7023] instance 'IBUFDS_GTE2' of module 'IBUFDS_GTE2' has 5 connections declared, but only 4 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16949]
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2738]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2738]
WARNING: [Synth 8-7071] port 'IGNORE0' of module 'BUFGCTRL' is unconnected for instance 'BUFGCTRL' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17077]
WARNING: [Synth 8-7071] port 'IGNORE1' of module 'BUFGCTRL' is unconnected for instance 'BUFGCTRL' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17077]
WARNING: [Synth 8-7023] instance 'BUFGCTRL' of module 'BUFGCTRL' has 9 connections declared, but only 7 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17077]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42972]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42972]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117720]
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117720]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17884]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17884]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17884]
WARNING: [Synth 8-7071] port 'DO' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17884]
WARNING: [Synth 8-7071] port 'DRDY' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17884]
WARNING: [Synth 8-7071] port 'CLKIN2' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17884]
WARNING: [Synth 8-7071] port 'CLKINSEL' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17884]
WARNING: [Synth 8-7071] port 'DADDR' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17884]
WARNING: [Synth 8-7071] port 'DCLK' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17884]
WARNING: [Synth 8-7071] port 'DEN' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17884]
WARNING: [Synth 8-7071] port 'DI' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17884]
WARNING: [Synth 8-7071] port 'DWE' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17884]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 9 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17884]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
WARNING: [Synth 8-7071] port 'CLKFBOUTB' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'CLKFBSTOPPED' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'CLKINSTOPPED' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'DO' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'DRDY' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'PSDONE' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'CLKIN2' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'CLKINSEL' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'DADDR' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'DCLK' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'DEN' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'DI' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'DWE' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'PSCLK' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'PSEN' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7071] port 'PSINCDEC' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
WARNING: [Synth 8-7023] instance 'MMCME2_ADV' of module 'MMCME2_ADV' has 33 connections declared, but only 10 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18029]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.Xil/Vivado-1133550-sensnuc6/realtime/pcie_s7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.Xil/Vivado-1133550-sensnuc6/realtime/pcie_s7_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'qpll_qplllock' does not match port width (2) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18122]
WARNING: [Synth 8-689] width (1) of port connection 'qpll_qplloutclk' does not match port width (2) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18123]
WARNING: [Synth 8-689] width (1) of port connection 'qpll_qplloutrefclk' does not match port width (2) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18124]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_dcommand2' does not match port width (16) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18149]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_dstatus' does not match port width (16) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18151]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_interrupt_do' does not match port width (8) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18155]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_interrupt_mmenable' does not match port width (3) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18156]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_lcommand' does not match port width (16) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18161]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_lstatus' does not match port width (16) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18162]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_mgmt_do' does not match port width (32) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18163]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_msg_data' does not match port width (16) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18165]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_pcie_link_state' does not match port width (3) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18182]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_pmcsr_powerstate' does not match port width (2) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18185]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_status' does not match port width (16) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18192]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_vc_tcvc_map' does not match port width (7) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18194]
WARNING: [Synth 8-689] width (1) of port connection 'fc_cpld' does not match port width (12) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18195]
WARNING: [Synth 8-689] width (1) of port connection 'fc_cplh' does not match port width (8) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18196]
WARNING: [Synth 8-689] width (1) of port connection 'fc_npd' does not match port width (12) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18197]
WARNING: [Synth 8-689] width (1) of port connection 'fc_nph' does not match port width (8) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18198]
WARNING: [Synth 8-689] width (1) of port connection 'fc_pd' does not match port width (12) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18199]
WARNING: [Synth 8-689] width (1) of port connection 'fc_ph' does not match port width (8) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18200]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_rx_tuser' does not match port width (22) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18204]
WARNING: [Synth 8-689] width (1) of port connection 'pcie_drp_do' does not match port width (16) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18208]
WARNING: [Synth 8-689] width (1) of port connection 'pl_initial_link_width' does not match port width (3) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18215]
WARNING: [Synth 8-689] width (1) of port connection 'pl_lane_reversal_mode' does not match port width (2) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18216]
WARNING: [Synth 8-689] width (1) of port connection 'pl_rx_pm_state' does not match port width (2) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18223]
WARNING: [Synth 8-689] width (1) of port connection 'pl_tx_pm_state' does not match port width (3) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18226]
WARNING: [Synth 8-689] width (1) of port connection 'qpll_qpllreset' does not match port width (2) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18233]
WARNING: [Synth 8-689] width (1) of port connection 'tx_buf_av' does not match port width (6) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:18235]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43128]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43128]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80391]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80391]
INFO: [Synth 8-6157] synthesizing module 'IDDR__parameterized0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
INFO: [Synth 8-6155] done synthesizing module 'litex_m2sdr_m2_pcie_x1' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_ready_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13661]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13662]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_ready_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13676]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_scheduler_latched_header_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13791]
WARNING: [Synth 8-6014] Unused sequential element basesoc_flash_pads_cs_n_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14163]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_rx_datapath_pipe_valid_source_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:7427]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_rx_datapath_pipe_valid_source_payload_be_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:7430]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_depacketizer_header_extracter_be_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14205]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_depacketizer_dispatcher_ongoing1_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:7908]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_packetizer_status0_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14258]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_packetizer_status1_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14266]
WARNING: [Synth 8-6014] Unused sequential element litepcieendpoint_ongoing1_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:8415]
WARNING: [Synth 8-6014] Unused sequential element litepcieendpoint_dispatcher0_ongoing1_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:9440]
WARNING: [Synth 8-6014] Unused sequential element litepcieendpoint_dispatcher1_sel_ongoing_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14542]
WARNING: [Synth 8-6014] Unused sequential element litepcieendpoint_dispatcher1_ongoing1_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:9499]
WARNING: [Synth 8-6014] Unused sequential element litepcieendpoint_dispatcher1_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14541]
WARNING: [Synth 8-6014] Unused sequential element litepcieendpoint_status0_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14570]
WARNING: [Synth 8-6014] Unused sequential element litepcieendpoint_status1_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14578]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_writer_splitter_source_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14670]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_writer_splitter_source_payload_user_id_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14685]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_reader_splitter_source_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14791]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_tx_buffer_pipe_valid_source_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:10592]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_tx_buffer_pipe_valid_source_last_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:10593]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_tx_buffer_pipe_valid_source_payload_data_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:10594]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_rx_buffer_pipe_valid_source_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:10603]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_rx_bitmode_converter_source_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:10699]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_rx_bitmode_converter_source_payload_valid_token_count_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15017]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_config_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15226]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_ctrl_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15230]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_stat_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15231]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_bitmode_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15235]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_ad9361spimaster_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15240]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_ad9361spimaster_mosi_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15244]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_ad9361spimaster_miso_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15245]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_ad9361phy_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15249]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_rfic_time_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15250]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_scheduler_fifo_level_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15255]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_scheduler_current_ts_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15256]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_scheduler_read_time_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15257]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_scheduler_write_time_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15264]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361rfic_prbs_tx_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15268]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361rfic_prbs_rx_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15269]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361rfic_agc_count_rx1_low_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15274]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361rfic_agc_count_rx1_high_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15279]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361rfic_agc_count_rx2_low_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15284]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361rfic_agc_count_rx2_high_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15289]
WARNING: [Synth 8-6014] Unused sequential element basesoc_api_version_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15310]
WARNING: [Synth 8-6014] Unused sequential element basesoc_features_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15311]
WARNING: [Synth 8-6014] Unused sequential element basesoc_pcie_config_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15312]
WARNING: [Synth 8-6014] Unused sequential element basesoc_eth_config_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15313]
WARNING: [Synth 8-6014] Unused sequential element basesoc_sata_config_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15314]
WARNING: [Synth 8-6014] Unused sequential element basesoc_clkmeasurement0_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15368]
WARNING: [Synth 8-6014] Unused sequential element basesoc_clkmeasurement1_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15369]
WARNING: [Synth 8-6014] Unused sequential element basesoc_clkmeasurement2_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15370]
WARNING: [Synth 8-6014] Unused sequential element basesoc_clkmeasurement3_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15371]
WARNING: [Synth 8-6014] Unused sequential element basesoc_clkmeasurement4_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15372]
WARNING: [Synth 8-6014] Unused sequential element basesoc_mux_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15387]
WARNING: [Synth 8-6014] Unused sequential element basesoc_demux_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15391]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_scratch_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15413]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_bus_errors_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15414]
WARNING: [Synth 8-6014] Unused sequential element basesoc_dna_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15426]
WARNING: [Synth 8-6014] Unused sequential element basesoc_flash_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15460]
WARNING: [Synth 8-6014] Unused sequential element basesoc_flash_mosi_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15467]
WARNING: [Synth 8-6014] Unused sequential element basesoc_flash_miso_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15468]
WARNING: [Synth 8-6014] Unused sequential element basesoc_flash_cs_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15472]
WARNING: [Synth 8-6014] Unused sequential element basesoc_flash_loopback_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15476]
WARNING: [Synth 8-6014] Unused sequential element basesoc_flash_cs_n_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15488]
WARNING: [Synth 8-6014] Unused sequential element basesoc_gpio_control_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15509]
WARNING: [Synth 8-6014] Unused sequential element basesoc_gpio__o_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15513]
WARNING: [Synth 8-6014] Unused sequential element basesoc_gpio_oe_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15517]
WARNING: [Synth 8-6014] Unused sequential element basesoc_gpio__i_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15518]
WARNING: [Synth 8-6014] Unused sequential element basesoc_tx_control_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15563]
WARNING: [Synth 8-6014] Unused sequential element basesoc_tx_frame_cycles_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15567]
WARNING: [Synth 8-6014] Unused sequential element basesoc_rx_control_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15571]
WARNING: [Synth 8-6014] Unused sequential element basesoc_rx_frame_cycles_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15575]
WARNING: [Synth 8-6014] Unused sequential element basesoc_last_tx_header_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15576]
WARNING: [Synth 8-6014] Unused sequential element basesoc_last_tx_timestamp_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15577]
WARNING: [Synth 8-6014] Unused sequential element basesoc_last_rx_header_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15578]
WARNING: [Synth 8-6014] Unused sequential element basesoc_last_rx_timestamp_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15579]
WARNING: [Synth 8-6014] Unused sequential element basesoc_icap_addr_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15603]
WARNING: [Synth 8-6014] Unused sequential element basesoc_icap_data_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15610]
WARNING: [Synth 8-6014] Unused sequential element basesoc_icap_write_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15614]
WARNING: [Synth 8-6014] Unused sequential element basesoc_icap_done_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15615]
WARNING: [Synth 8-6014] Unused sequential element basesoc_icap_read_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15619]
WARNING: [Synth 8-6014] Unused sequential element basesoc_test_time_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15644]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_writer_enable_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15722]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_writer_table_value_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15729]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_writer_table_loop_prog_n_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15737]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_writer_table_loop_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15738]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_writer_table_level_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15739]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_reader_enable_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15747]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_reader_table_value_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15754]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_reader_table_loop_prog_n_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15762]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_reader_table_loop_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15763]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_reader_table_level_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15764]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_loopback_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15772]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_synchronizer_bypass_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15776]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_synchronizer_enable_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15780]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_buffering_reader_fifo_control_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15784]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_buffering_writer_fifo_control_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15789]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'basesoc_gpio_i_async_reg' and it is trimmed from '4' to '1' bits. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:5723]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_3_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16841]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_2_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16821]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_6_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17013]
WARNING: [Synth 8-4767] Trying to implement RAM 'storage_15_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
ERROR: [Synth 8-3391] Unable to infer a block/distributed RAM for 'storage_15_reg' because the memory pattern used is not supported. Failed to dissolve the memory into bits because the number of bits (540672) is too large. Use 'set_param synth.elaboration.rodinMoreOptions {rt::set_parameter dissolveMemorySizeLimit 540672}' to allow the memory to be dissolved into individual bits
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2829.320 ; gain = 0.000 ; free physical = 974 ; free virtual = 23148
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 227 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Nov 26 22:05:54 2025...
