{ signal: [
  { name: "clk",         wave: "p.....|..." },
  { name: "cs",        wave: "=.3.4....54....5", data: ["IDLE", "Get_Dat", "ACCUM", "WR", "ACCUM", "WR"] },
  { name: "dut_valid",     wave: "010..." },
  { name: "dut_ready",     wave: "1.0..................1" },
  {},
  { name: "Count1",        wave: "=========.====x=", data: [0, 0, 0, 1, 1, "...", "X-1", "X", "X+1", 1, "X", "X+1"]},
  { name: "Addr_In", wave: "xx=x==.==xx=xx=", data: ["R, X", "A=1", "...", "A=X", 0, "A=1", "A=X"] },
  { name: "Data_In", wave: "xxx=x==.==x.=xx=", data: ["R, X", "D=1", "...", "D=X", "D=0", "D=1", "D=X"] },
  { name: "acc_inst(wire)", wave: "xxxxxx====x.=xx=", data: ["C=1", "...", "C=X-1", "C=X", "C=1", "C=X"] },
  { name: "RowNum_reg", wave: "xxxx=xxxxxx", data: ["RN", "X"] },
  { name: "XNum_reg", wave: "xxxx===.=.==========", data: ["X", "X-1", "...", 0, "X"] },
  { name: "Size_W", wave: "xxxxxxxxx=xxx", data:["True"]},
  { name: "ACCU_en", wave: "0....1....01"},
  { name: "ACCU_en", wave: "0...1....01"},
  { name: "ACCUM_reg", wave: "xxxxxx====x=", data: ["1st", "...", "X-1", "Xth", "1st"] },
  { name: "Count3", wave: "=.........=.....=", data: [0, 1, 2]},
  { name: "sRAM_W_En", wave: "0........10....1"},
  {},
  { name: "Count2",        wave: "=...=====..=", data: [0, 1, "...", "X-1", "X", "X+1", "X+2"]},
  { name: "Addr_W", wave: "xx=xx", data: ["CN"] },
  { name: "Data_W", wave: "xxx=xx", data: ["CN"] },
  { name: "W_reg", wave: "xxxx=x", data: ["CN"] },
  { name: "ACCU_en", wave: "0....1...01"},
  { name: "init_n(syn-reset)", wave: "1........01"},
]}