#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jun 07 13:35:22 2017
# Process ID: 8228
# Current directory: C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1
# Command line: vivado.exe -log DebUART_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DebUART_wrapper.tcl
# Log file: C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1/DebUART_wrapper.vds
# Journal file: C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1\vivado.jou
#-----------------------------------------------------------
source DebUART_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jduarte/Documents/GitHub/CR'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/jduarte/Documents/GitHub/CR' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ex2_wrapper:1.0'. The one found in IP location 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs' will take precedence over the same IP in location c:/Users/jduarte/Documents/GitHub/CR/Aula4/ex2/ex2.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Greatest_common_divisor:1.0'. The one found in IP location 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/GCD/GCD.runs/GCD_Greatest_common_divisor_0_0_synth_1/.srcs/sources_1/bd/mref/Greatest_common_divisor' will take precedence over the same IP in location c:/Users/jduarte/Documents/GitHub/CR/Aula3/GCD/GCD.srcs/sources_1/bd/mref/Greatest_common_divisor
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:FSM_control:1.0'. The one found in IP location 'c:/Users/jduarte/Documents/GitHub/CR/Aula6/FSM_control/FSM_control.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/Users/jduarte/Documents/GitHub/CR/TestePratico1/FSM_control/FSM_control.srcs/sources_1/new
   c:/Users/jduarte/Documents/GitHub/CR/TestePratico1/Repositorio/FSM_control/FSM_control.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:sort:1.0'. The one found in IP location 'c:/Users/jduarte/Documents/GitHub/CR/Projeto/sort_even_odd_merge_e_desta/sort_even_odd_merge_e_desta.srcs/sources_1/imports/new' will take precedence over the same IP in locations: 
   c:/Users/jduarte/Documents/GitHub/CR/Projeto/sort_even_odd_merge/sort_even_odd_merge.srcs/sources_1/new
   c:/Users/jduarte/Documents/GitHub/CR/TestePratico1/Repositorio/sort/sort.srcs/sources_1/new
   c:/Users/jduarte/Documents/GitHub/CR/TestePratico1/sort/sort.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ClkDividerN:1.0'. The one found in IP location 'c:/Users/jduarte/Documents/GitHub/CR/Repository/Clk_divider/Clk_divider.srcs/sources_1/imports/sources_1/imports/new' will take precedence over the same IP in locations: 
   c:/Users/jduarte/Documents/GitHub/CR/TestePratico1/Clk_divider/Clk_divider.srcs/sources_1/imports/sources_1/imports/new
   c:/Users/jduarte/Documents/GitHub/CR/TestePratico1/Repositorio/Clk_divider/Clk_divider.srcs/sources_1/imports/sources_1/imports/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:concat_memory:1.0'. The one found in IP location 'c:/Users/jduarte/Documents/GitHub/CR/Repository/generic_concat_all_memory/generic_concat_all_memory.srcs' will take precedence over the same IP in location c:/Users/jduarte/Documents/GitHub/CR/Repository/generic_concat_all_memory/generic_concat_all_memory.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:IterativeSorter:1.0'. The one found in IP location 'c:/Users/jduarte/Documents/GitHub/CR/Repository/IterativeSorter/IterativeSorter.srcs/sources_1/generic' will take precedence over the same IP in locations: 
   c:/Users/jduarte/Documents/GitHub/CR/Aula4/ex3/ex3.srcs
   c:/Users/jduarte/Documents/GitHub/CR/Repository/IterativeSorter/IterativeSorter.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MaxMinFSM:1.0'. The one found in IP location 'c:/Users/jduarte/Documents/GitHub/CR/Repository/MaxMinFSM/MaxMinFSM.srcs/sources_1/new' will take precedence over the same IP in location c:/Users/jduarte/Documents/GitHub/CR/Repository/MaxMin_FSM/MaxMin_FSM.srcs/sources_1/imports/Downloads
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ua.pt:user:EightDispControl:1.0'. The one found in IP location 'c:/Users/jduarte/Documents/GitHub/CR/Repository_again/Nexys4DispCont/Nexys4DispCont.srcs/sources_1/imports/new' will take precedence over the same IP in locations: 
   c:/Users/jduarte/Documents/GitHub/CR/TestePratico1/Nexys4DispCont/Nexys4DispCont.srcs/sources_1/imports/new
   c:/Users/jduarte/Documents/GitHub/CR/TestePratico1/Repositorio/Nexys4DispCont/Nexys4DispCont.srcs/sources_1/imports/new
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 271.152 ; gain = 61.078
Command: synth_design -top DebUART_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13776 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 357.410 ; gain = 147.336
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DebUART_wrapper' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'DebUART' declared at 'C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1360' bound to instance 'DebUART_i' of component 'DebUART' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'DebUART' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1374]
INFO: [Synth 8-3491] module 'DebUART_BinToBCD16_0_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_BinToBCD16_0_0/synth/DebUART_BinToBCD16_0_0.vhd:56' bound to instance 'BinToBCD16_0' of component 'DebUART_BinToBCD16_0_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1823]
INFO: [Synth 8-638] synthesizing module 'DebUART_BinToBCD16_0_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_BinToBCD16_0_0/synth/DebUART_BinToBCD16_0_0.vhd:71]
	Parameter size_of_data_to_convert bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'BinToBCD16' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/3dd5/Binary_to_BCD16.vhd:6' bound to instance 'U0' of component 'BinToBCD16' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_BinToBCD16_0_0/synth/DebUART_BinToBCD16_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'BinToBCD16' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/3dd5/Binary_to_BCD16.vhd:19]
	Parameter size_of_data_to_convert bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinToBCD16' (1#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/3dd5/Binary_to_BCD16.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'DebUART_BinToBCD16_0_0' (2#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_BinToBCD16_0_0/synth/DebUART_BinToBCD16_0_0.vhd:71]
INFO: [Synth 8-3491] module 'DebUART_BinToBCD16_0_1' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_BinToBCD16_0_1/synth/DebUART_BinToBCD16_0_1.vhd:56' bound to instance 'BinToBCD16_1' of component 'DebUART_BinToBCD16_0_1' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1836]
INFO: [Synth 8-638] synthesizing module 'DebUART_BinToBCD16_0_1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_BinToBCD16_0_1/synth/DebUART_BinToBCD16_0_1.vhd:71]
	Parameter size_of_data_to_convert bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'BinToBCD16' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/3dd5/Binary_to_BCD16.vhd:6' bound to instance 'U0' of component 'BinToBCD16' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_BinToBCD16_0_1/synth/DebUART_BinToBCD16_0_1.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'DebUART_BinToBCD16_0_1' (3#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_BinToBCD16_0_1/synth/DebUART_BinToBCD16_0_1.vhd:71]
INFO: [Synth 8-3491] module 'DebUART_EightDispControl_0_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_EightDispControl_0_0/synth/DebUART_EightDispControl_0_0.vhd:56' bound to instance 'EightDispControl_0' of component 'DebUART_EightDispControl_0_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1849]
INFO: [Synth 8-638] synthesizing module 'DebUART_EightDispControl_0_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_EightDispControl_0_0/synth/DebUART_EightDispControl_0_0.vhd:72]
INFO: [Synth 8-3491] module 'EightDispControl' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/1eec/disp.vhd:2' bound to instance 'U0' of component 'EightDispControl' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_EightDispControl_0_0/synth/DebUART_EightDispControl_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'EightDispControl' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/1eec/disp.vhd:11]
INFO: [Synth 8-638] synthesizing module 'segment_decoder' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/1eec/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder' (4#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/1eec/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'EightDispControl' (5#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/1eec/disp.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DebUART_EightDispControl_0_0' (6#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_EightDispControl_0_0/synth/DebUART_EightDispControl_0_0.vhd:72]
INFO: [Synth 8-3491] module 'DebUART_SliceMemory_0_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_SliceMemory_0_0/synth/DebUART_SliceMemory_0_0.vhd:56' bound to instance 'SliceMemory_0' of component 'DebUART_SliceMemory_0_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1863]
INFO: [Synth 8-638] synthesizing module 'DebUART_SliceMemory_0_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_SliceMemory_0_0/synth/DebUART_SliceMemory_0_0.vhd:66]
	Parameter bits bound to: 22 - type: integer 
	Parameter words bound to: 8 - type: integer 
	Parameter log_words bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'SliceMemory' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/3f97/SliceMemory.vhd:5' bound to instance 'U0' of component 'SliceMemory' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_SliceMemory_0_0/synth/DebUART_SliceMemory_0_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'SliceMemory' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/3f97/SliceMemory.vhd:16]
	Parameter bits bound to: 22 - type: integer 
	Parameter words bound to: 8 - type: integer 
	Parameter log_words bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SliceMemory' (7#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/3f97/SliceMemory.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'DebUART_SliceMemory_0_0' (8#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_SliceMemory_0_0/synth/DebUART_SliceMemory_0_0.vhd:66]
INFO: [Synth 8-3491] module 'DebUART_axi_gpio_0_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_axi_gpio_0_0/synth/DebUART_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_0' of component 'DebUART_axi_gpio_0_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1871]
INFO: [Synth 8-638] synthesizing module 'DebUART_axi_gpio_0_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_axi_gpio_0_0/synth/DebUART_axi_gpio_0_0.vhd:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 26 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 26 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:998' bound to instance 'U0' of component 'axi_gpio' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_axi_gpio_0_0/synth/DebUART_axi_gpio_0_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 26 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 26 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1028]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1029]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (9#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (9#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (9#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (9#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (10#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (11#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (12#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 26 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 26 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 26 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:579]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 26 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (13#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (14#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (15#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-256] done synthesizing module 'DebUART_axi_gpio_0_0' (16#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_axi_gpio_0_0/synth/DebUART_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-3491] module 'DebUART_blk_mem_gen_0_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_blk_mem_gen_0_0/synth/DebUART_blk_mem_gen_0_0.vhd:59' bound to instance 'blk_mem_gen_0' of component 'DebUART_blk_mem_gen_0_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1895]
INFO: [Synth 8-638] synthesizing module 'DebUART_blk_mem_gen_0_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_blk_mem_gen_0_0/synth/DebUART_blk_mem_gen_0_0.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 3 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 3 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.26695 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_5' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_5' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_blk_mem_gen_0_0/synth/DebUART_blk_mem_gen_0_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'DebUART_blk_mem_gen_0_0' (25#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_blk_mem_gen_0_0/synth/DebUART_blk_mem_gen_0_0.vhd:71]
INFO: [Synth 8-3491] module 'DebUART_blk_mem_gen_1_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_blk_mem_gen_1_0/synth/DebUART_blk_mem_gen_1_0.vhd:59' bound to instance 'blk_mem_gen_1' of component 'DebUART_blk_mem_gen_1_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1905]
INFO: [Synth 8-638] synthesizing module 'DebUART_blk_mem_gen_1_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_blk_mem_gen_1_0/synth/DebUART_blk_mem_gen_1_0.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 3 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 3 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.26695 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_5' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_5' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_blk_mem_gen_1_0/synth/DebUART_blk_mem_gen_1_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'DebUART_blk_mem_gen_1_0' (26#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_blk_mem_gen_1_0/synth/DebUART_blk_mem_gen_1_0.vhd:71]
INFO: [Synth 8-3491] module 'DebUART_clk_wiz_1_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_clk_wiz_1_0/DebUART_clk_wiz_1_0.v:70' bound to instance 'clk_wiz_1' of component 'DebUART_clk_wiz_1_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1915]
INFO: [Synth 8-638] synthesizing module 'DebUART_clk_wiz_1_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_clk_wiz_1_0/DebUART_clk_wiz_1_0.v:70]
INFO: [Synth 8-638] synthesizing module 'DebUART_clk_wiz_1_0_clk_wiz' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_clk_wiz_1_0/DebUART_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (27#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (28#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (29#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'DebUART_clk_wiz_1_0_clk_wiz' (30#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_clk_wiz_1_0/DebUART_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'DebUART_clk_wiz_1_0' (31#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_clk_wiz_1_0/DebUART_clk_wiz_1_0.v:70]
INFO: [Synth 8-3491] module 'DebUART_concat_memory_0_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_concat_memory_0_0/synth/DebUART_concat_memory_0_0.vhd:59' bound to instance 'concat_memory_0' of component 'DebUART_concat_memory_0_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1922]
INFO: [Synth 8-638] synthesizing module 'DebUART_concat_memory_0_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_concat_memory_0_0/synth/DebUART_concat_memory_0_0.vhd:68]
	Parameter bits bound to: 22 - type: integer 
	Parameter words bound to: 8 - type: integer 
	Parameter log_words bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'concat_memory' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/329e/sources_1/new/concat_memory.vhd:34' bound to instance 'U0' of component 'concat_memory' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_concat_memory_0_0/synth/DebUART_concat_memory_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'concat_memory' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/329e/sources_1/new/concat_memory.vhd:47]
	Parameter bits bound to: 22 - type: integer 
	Parameter words bound to: 8 - type: integer 
	Parameter log_words bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'concat_memory' (32#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/329e/sources_1/new/concat_memory.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'DebUART_concat_memory_0_0' (33#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_concat_memory_0_0/synth/DebUART_concat_memory_0_0.vhd:68]
INFO: [Synth 8-3491] module 'DebUART_counter_generic_0_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/synth/DebUART_counter_generic_0_0.vhd:59' bound to instance 'counter_generic_0' of component 'DebUART_counter_generic_0_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1929]
INFO: [Synth 8-638] synthesizing module 'DebUART_counter_generic_0_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/synth/DebUART_counter_generic_0_0.vhd:68]
	Parameter nr_bits bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ex6_mapping' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/51e6/sources_1/imports/new/ex6_mapping.vhd:34' bound to instance 'U0' of component 'ex6_mapping' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/synth/DebUART_counter_generic_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ex6_mapping' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/51e6/sources_1/imports/new/ex6_mapping.vhd:42]
	Parameter nr_bits bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ClkDividerN' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/51e6/sources_1/imports/new/clock_divider.vhd:37]
	Parameter divFactor bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClkDividerN' (34#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/51e6/sources_1/imports/new/clock_divider.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Counter' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/51e6/sources_1/imports/new/ex6.vhd:44]
	Parameter nr_bits bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (35#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/51e6/sources_1/imports/new/ex6.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ex6_mapping' (36#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/51e6/sources_1/imports/new/ex6_mapping.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DebUART_counter_generic_0_0' (37#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/synth/DebUART_counter_generic_0_0.vhd:68]
INFO: [Synth 8-3491] module 'DebUART_mdm_1_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_mdm_1_0/synth/DebUART_mdm_1_0.vhd:59' bound to instance 'mdm_1' of component 'DebUART_mdm_1_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1936]
INFO: [Synth 8-638] synthesizing module 'DebUART_mdm_1_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_mdm_1_0/synth/DebUART_mdm_1_0.vhd:94]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:11671' bound to instance 'U0' of component 'MDM' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_mdm_1_0/synth/DebUART_mdm_1_0.vhd:1681]
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:13311]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:14777]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:14844]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (38#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:14963]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (39#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:5293' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:15031]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:6525]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'TX_Buffer_Empty_FDRE' of component 'MB_FDRE' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:7346]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_FDRE' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_FDRE' (40#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:2835' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:9299]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3101]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3401]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (41#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3493]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (42#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3527]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E' (43#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3543]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized0' (43#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3610]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized1' (43#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3626]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized2' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized2' (43#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3764]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4000]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4001]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4014]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4015]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRSE' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:815' bound to instance 'Ext_BRK_FDRSE' of component 'MB_FDRSE' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4026]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_FDRSE' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:841]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_FDRSE' (44#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:841]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1749' bound to instance 'RX_FIFO_I' of component 'SRL_FIFO' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_SRL_FIFO' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1768]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:926' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1894]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_MUXCY_XORCY' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:942]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_MUXCY_XORCY' (45#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:942]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1918]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:926' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1894]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1918]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:926' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1894]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1918]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1022' bound to instance 'XORCY_I' of component 'MB_XORCY' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1908]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_XORCY' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1036]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_XORCY' (46#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1036]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1918]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized3' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized3' (46#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized4' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized4' (46#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized5' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized5' (46#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized6' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized6' (46#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized7' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized7' (46#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized8' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized8' (46#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized9' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized9' (46#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized10' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized10' (46#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_SRL_FIFO' (47#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1768]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1749' bound to instance 'TX_FIFO_I' of component 'SRL_FIFO' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4171]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (48#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3101]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (49#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:6525]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (49#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (49#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (49#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (49#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (49#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (49#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'MDM' (50#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:13311]
INFO: [Synth 8-256] done synthesizing module 'DebUART_mdm_1_0' (51#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_mdm_1_0/synth/DebUART_mdm_1_0.vhd:94]
INFO: [Synth 8-3491] module 'DebUART_microblaze_0_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_microblaze_0_0/synth/DebUART_microblaze_0_0.vhd:59' bound to instance 'microblaze_0' of component 'DebUART_microblaze_0_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1969]
INFO: [Synth 8-638] synthesizing module 'DebUART_microblaze_0_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_microblaze_0_0/synth/DebUART_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: DebUART_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/18bd/hdl/microblaze_v10_0_vh_rfs.vhd:155722' bound to instance 'U0' of component 'MicroBlaze' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_microblaze_0_0/synth/DebUART_microblaze_0_0.vhd:792]
INFO: [Synth 8-256] done synthesizing module 'DebUART_microblaze_0_0' (103#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_microblaze_0_0/synth/DebUART_microblaze_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'DebUART_microblaze_0_axi_periph_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:945]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1FMNAS6' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1FMNAS6' (104#1) [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_H4EMTX' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_H4EMTX' (105#1) [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_GZ1BYI' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:815]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_GZ1BYI' (106#1) [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:815]
INFO: [Synth 8-3491] module 'DebUART_xbar_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xbar_0/synth/DebUART_xbar_0.v:59' bound to instance 'xbar' of component 'DebUART_xbar_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'DebUART_xbar_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xbar_0/synth/DebUART_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (107#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (108#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (108#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' (109#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' (110#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' (111#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter' (112#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' (112#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (113#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (113#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (113#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (113#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (114#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (114#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' (115#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' (116#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xbar_0' (117#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xbar_0/synth/DebUART_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'DebUART_microblaze_0_axi_periph_0' (118#1) [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:945]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_6YEPYU' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:242]
INFO: [Synth 8-3491] module 'DebUART_dlmb_bram_if_cntlr_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_dlmb_bram_if_cntlr_0/synth/DebUART_dlmb_bram_if_cntlr_0.vhd:59' bound to instance 'dlmb_bram_if_cntlr' of component 'DebUART_dlmb_bram_if_cntlr_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:452]
INFO: [Synth 8-638] synthesizing module 'DebUART_dlmb_bram_if_cntlr_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_dlmb_bram_if_cntlr_0/synth/DebUART_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2982' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_dlmb_bram_if_cntlr_0/synth/DebUART_dlmb_bram_if_cntlr_0.vhd:220]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2519' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3322]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2653]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (119#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (120#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (121#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'DebUART_dlmb_bram_if_cntlr_0' (122#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_dlmb_bram_if_cntlr_0/synth/DebUART_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-3491] module 'DebUART_dlmb_v10_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_dlmb_v10_0/synth/DebUART_dlmb_v10_0.vhd:59' bound to instance 'dlmb_v10' of component 'DebUART_dlmb_v10_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:506]
INFO: [Synth 8-638] synthesizing module 'DebUART_dlmb_v10_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_dlmb_v10_0/synth/DebUART_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_dlmb_v10_0/synth/DebUART_dlmb_v10_0.vhd:160]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087' bound to instance 'POR_FF_I' of component 'FDS' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (123#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (124#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'DebUART_dlmb_v10_0' (125#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_dlmb_v10_0/synth/DebUART_dlmb_v10_0.vhd:89]
INFO: [Synth 8-3491] module 'DebUART_ilmb_bram_if_cntlr_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_ilmb_bram_if_cntlr_0/synth/DebUART_ilmb_bram_if_cntlr_0.vhd:59' bound to instance 'ilmb_bram_if_cntlr' of component 'DebUART_ilmb_bram_if_cntlr_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:534]
INFO: [Synth 8-638] synthesizing module 'DebUART_ilmb_bram_if_cntlr_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_ilmb_bram_if_cntlr_0/synth/DebUART_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2982' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_ilmb_bram_if_cntlr_0/synth/DebUART_ilmb_bram_if_cntlr_0.vhd:220]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2519' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3322]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2653]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (125#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (125#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (125#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'DebUART_ilmb_bram_if_cntlr_0' (126#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_ilmb_bram_if_cntlr_0/synth/DebUART_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-3491] module 'DebUART_ilmb_v10_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_ilmb_v10_0/synth/DebUART_ilmb_v10_0.vhd:59' bound to instance 'ilmb_v10' of component 'DebUART_ilmb_v10_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:588]
INFO: [Synth 8-638] synthesizing module 'DebUART_ilmb_v10_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_ilmb_v10_0/synth/DebUART_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_ilmb_v10_0/synth/DebUART_ilmb_v10_0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'DebUART_ilmb_v10_0' (127#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_ilmb_v10_0/synth/DebUART_ilmb_v10_0.vhd:89]
INFO: [Synth 8-3491] module 'DebUART_lmb_bram_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_lmb_bram_0/synth/DebUART_lmb_bram_0.vhd:59' bound to instance 'lmb_bram' of component 'DebUART_lmb_bram_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:616]
INFO: [Synth 8-638] synthesizing module 'DebUART_lmb_bram_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_lmb_bram_0/synth/DebUART_lmb_bram_0.vhd:78]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: DebUART_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_5' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_5' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_lmb_bram_0/synth/DebUART_lmb_bram_0.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'DebUART_lmb_bram_0' (130#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_lmb_bram_0/synth/DebUART_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_6YEPYU' (131#1) [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:242]
INFO: [Synth 8-3491] module 'DebUART_rst_clk_wiz_1_100M_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_rst_clk_wiz_1_100M_0/synth/DebUART_rst_clk_wiz_1_100M_0.vhd:56' bound to instance 'rst_clk_wiz_1_100M' of component 'DebUART_rst_clk_wiz_1_100M_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:2112]
INFO: [Synth 8-638] synthesizing module 'DebUART_rst_clk_wiz_1_100M_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_rst_clk_wiz_1_100M_0/synth/DebUART_rst_clk_wiz_1_100M_0.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_rst_clk_wiz_1_100M_0/synth/DebUART_rst_clk_wiz_1_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (132#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (132#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (132#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (133#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (134#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (135#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (136#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'DebUART_rst_clk_wiz_1_100M_0' (137#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_rst_clk_wiz_1_100M_0/synth/DebUART_rst_clk_wiz_1_100M_0.vhd:71]
INFO: [Synth 8-3491] module 'DebUART_sort_0_1' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_sort_0_1/synth/DebUART_sort_0_1.vhd:56' bound to instance 'sort_0' of component 'DebUART_sort_0_1' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:2125]
INFO: [Synth 8-638] synthesizing module 'DebUART_sort_0_1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_sort_0_1/synth/DebUART_sort_0_1.vhd:63]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'sort' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e52a/sort.vhd:35' bound to instance 'U0' of component 'sort' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_sort_0_1/synth/DebUART_sort_0_1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'sort' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e52a/sort.vhd:44]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sort' (138#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e52a/sort.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DebUART_sort_0_1' (139#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_sort_0_1/synth/DebUART_sort_0_1.vhd:63]
INFO: [Synth 8-3491] module 'DebUART_xlconcat_0_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconcat_0_0/synth/DebUART_xlconcat_0_0.vhd:59' bound to instance 'xlconcat_0' of component 'DebUART_xlconcat_0_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:2130]
INFO: [Synth 8-638] synthesizing module 'DebUART_xlconcat_0_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconcat_0_0/synth/DebUART_xlconcat_0_0.vhd:67]
	Parameter IN0_WIDTH bound to: 6 - type: integer 
	Parameter IN1_WIDTH bound to: 10 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xlconcat' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/2e37/xlconcat.vhd:27' bound to instance 'U0' of component 'xlconcat' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconcat_0_0/synth/DebUART_xlconcat_0_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/2e37/xlconcat.vhd:100]
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter IN0_WIDTH bound to: 6 - type: integer 
	Parameter IN1_WIDTH bound to: 10 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (140#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/2e37/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xlconcat_0_0' (141#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconcat_0_0/synth/DebUART_xlconcat_0_0.vhd:67]
INFO: [Synth 8-3491] module 'DebUART_xlconcat_2_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconcat_2_0/synth/DebUART_xlconcat_2_0.vhd:59' bound to instance 'xlconcat_2' of component 'DebUART_xlconcat_2_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:2136]
INFO: [Synth 8-638] synthesizing module 'DebUART_xlconcat_2_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconcat_2_0/synth/DebUART_xlconcat_2_0.vhd:67]
	Parameter IN0_WIDTH bound to: 22 - type: integer 
	Parameter IN1_WIDTH bound to: 4 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 26 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xlconcat' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/2e37/xlconcat.vhd:27' bound to instance 'U0' of component 'xlconcat' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconcat_2_0/synth/DebUART_xlconcat_2_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/2e37/xlconcat.vhd:100]
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter IN0_WIDTH bound to: 22 - type: integer 
	Parameter IN1_WIDTH bound to: 4 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized1' (141#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/2e37/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xlconcat_2_0' (142#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconcat_2_0/synth/DebUART_xlconcat_2_0.vhd:67]
INFO: [Synth 8-3491] module 'DebUART_xlconstant_0_1' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_0_1/sim/DebUART_xlconstant_0_1.vhd:29' bound to instance 'xlconstant_0' of component 'DebUART_xlconstant_0_1' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:2142]
INFO: [Synth 8-638] synthesizing module 'DebUART_xlconstant_0_1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_0_1/sim/DebUART_xlconstant_0_1.vhd:35]
	Parameter CONST_VAL bound to: 4'b0000 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e147/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_0_1/sim/DebUART_xlconstant_0_1.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e147/xlconstant.vhd:36]
	Parameter CONST_VAL bound to: 4'b0000 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (143#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xlconstant_0_1' (144#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_0_1/sim/DebUART_xlconstant_0_1.vhd:35]
INFO: [Synth 8-3491] module 'DebUART_xlconstant_1_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_1_0/sim/DebUART_xlconstant_1_0.vhd:29' bound to instance 'xlconstant_1' of component 'DebUART_xlconstant_1_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:2146]
INFO: [Synth 8-638] synthesizing module 'DebUART_xlconstant_1_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_1_0/sim/DebUART_xlconstant_1_0.vhd:35]
	Parameter CONST_VAL bound to: 10'b0000000000 
	Parameter CONST_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e147/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_1_0/sim/DebUART_xlconstant_1_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e147/xlconstant.vhd:36]
	Parameter CONST_VAL bound to: 10'b0000000000 
	Parameter CONST_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (144#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xlconstant_1_0' (145#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_1_0/sim/DebUART_xlconstant_1_0.vhd:35]
INFO: [Synth 8-3491] module 'DebUART_xlconstant_2_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_2_0/sim/DebUART_xlconstant_2_0.vhd:29' bound to instance 'xlconstant_2' of component 'DebUART_xlconstant_2_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:2150]
INFO: [Synth 8-638] synthesizing module 'DebUART_xlconstant_2_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_2_0/sim/DebUART_xlconstant_2_0.vhd:35]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e147/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_2_0/sim/DebUART_xlconstant_2_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized3' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e147/xlconstant.vhd:36]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized3' (145#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xlconstant_2_0' (146#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_2_0/sim/DebUART_xlconstant_2_0.vhd:35]
INFO: [Synth 8-3491] module 'DebUART_xlconstant_3_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_3_0/sim/DebUART_xlconstant_3_0.vhd:29' bound to instance 'xlconstant_3' of component 'DebUART_xlconstant_3_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:2154]
INFO: [Synth 8-638] synthesizing module 'DebUART_xlconstant_3_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_3_0/sim/DebUART_xlconstant_3_0.vhd:35]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e147/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_3_0/sim/DebUART_xlconstant_3_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized5' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e147/xlconstant.vhd:36]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized5' (146#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xlconstant_3_0' (147#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_3_0/sim/DebUART_xlconstant_3_0.vhd:35]
INFO: [Synth 8-3491] module 'DebUART_xlconstant_4_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_4_0/sim/DebUART_xlconstant_4_0.vhd:29' bound to instance 'xlconstant_4' of component 'DebUART_xlconstant_4_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:2158]
INFO: [Synth 8-638] synthesizing module 'DebUART_xlconstant_4_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_4_0/sim/DebUART_xlconstant_4_0.vhd:35]
	Parameter CONST_VAL bound to: 2'b11 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e147/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_4_0/sim/DebUART_xlconstant_4_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized7' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e147/xlconstant.vhd:36]
	Parameter CONST_VAL bound to: 2'b11 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized7' (147#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xlconstant_4_0' (148#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlconstant_4_0/sim/DebUART_xlconstant_4_0.vhd:35]
INFO: [Synth 8-3491] module 'DebUART_xlslice_0_1' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_0_1/synth/DebUART_xlslice_0_1.vhd:59' bound to instance 'xlslice_0' of component 'DebUART_xlslice_0_1' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:2162]
INFO: [Synth 8-638] synthesizing module 'DebUART_xlslice_0_1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_0_1/synth/DebUART_xlslice_0_1.vhd:66]
	Parameter DIN_WIDTH bound to: 26 - type: integer 
	Parameter DIN_FROM bound to: 21 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xlslice' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_0_1/synth/DebUART_xlslice_0_1.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xlslice' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
	Parameter DIN_WIDTH bound to: 26 - type: integer 
	Parameter DIN_FROM bound to: 21 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice' (149#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xlslice_0_1' (150#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_0_1/synth/DebUART_xlslice_0_1.vhd:66]
INFO: [Synth 8-3491] module 'DebUART_xlslice_0_2' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_0_2/synth/DebUART_xlslice_0_2.vhd:59' bound to instance 'xlslice_1' of component 'DebUART_xlslice_0_2' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:2167]
INFO: [Synth 8-638] synthesizing module 'DebUART_xlslice_0_2' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_0_2/synth/DebUART_xlslice_0_2.vhd:66]
	Parameter DIN_WIDTH bound to: 26 - type: integer 
	Parameter DIN_FROM bound to: 24 - type: integer 
	Parameter DIN_TO bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'xlslice' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_0_2/synth/DebUART_xlslice_0_2.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized1' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
	Parameter DIN_WIDTH bound to: 26 - type: integer 
	Parameter DIN_FROM bound to: 24 - type: integer 
	Parameter DIN_TO bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized1' (150#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xlslice_0_2' (151#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_0_2/synth/DebUART_xlslice_0_2.vhd:66]
INFO: [Synth 8-3491] module 'DebUART_xlslice_1_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_1_0/synth/DebUART_xlslice_1_0.vhd:59' bound to instance 'xlslice_2' of component 'DebUART_xlslice_1_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:2172]
INFO: [Synth 8-638] synthesizing module 'DebUART_xlslice_1_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_1_0/synth/DebUART_xlslice_1_0.vhd:66]
	Parameter DIN_WIDTH bound to: 26 - type: integer 
	Parameter DIN_FROM bound to: 25 - type: integer 
	Parameter DIN_TO bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'xlslice' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_1_0/synth/DebUART_xlslice_1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized3' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
	Parameter DIN_WIDTH bound to: 26 - type: integer 
	Parameter DIN_FROM bound to: 25 - type: integer 
	Parameter DIN_TO bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized3' (151#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xlslice_1_0' (152#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_1_0/synth/DebUART_xlslice_1_0.vhd:66]
INFO: [Synth 8-3491] module 'DebUART_xlslice_3_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_3_0/synth/DebUART_xlslice_3_0.vhd:59' bound to instance 'xlslice_3' of component 'DebUART_xlslice_3_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:2177]
INFO: [Synth 8-638] synthesizing module 'DebUART_xlslice_3_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_3_0/synth/DebUART_xlslice_3_0.vhd:66]
	Parameter DIN_WIDTH bound to: 22 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xlslice' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_3_0/synth/DebUART_xlslice_3_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized5' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
	Parameter DIN_WIDTH bound to: 22 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized5' (152#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xlslice_3_0' (153#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_3_0/synth/DebUART_xlslice_3_0.vhd:66]
INFO: [Synth 8-3491] module 'DebUART_xlslice_4_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_4_0/synth/DebUART_xlslice_4_0.vhd:59' bound to instance 'xlslice_4' of component 'DebUART_xlslice_4_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:2182]
INFO: [Synth 8-638] synthesizing module 'DebUART_xlslice_4_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_4_0/synth/DebUART_xlslice_4_0.vhd:66]
	Parameter DIN_WIDTH bound to: 22 - type: integer 
	Parameter DIN_FROM bound to: 21 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'xlslice' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_4_0/synth/DebUART_xlslice_4_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized7' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
	Parameter DIN_WIDTH bound to: 22 - type: integer 
	Parameter DIN_FROM bound to: 21 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized7' (153#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xlslice_4_0' (154#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_4_0/synth/DebUART_xlslice_4_0.vhd:66]
INFO: [Synth 8-3491] module 'DebUART_xlslice_5_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_5_0/synth/DebUART_xlslice_5_0.vhd:59' bound to instance 'xlslice_5' of component 'DebUART_xlslice_5_0' [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:2187]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'DebUART_xlslice_5_0' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_5_0/synth/DebUART_xlslice_5_0.vhd:66]
	Parameter DIN_WIDTH bound to: 176 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized9' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
	Parameter DIN_WIDTH bound to: 176 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized9' (154#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xlslice_5_0' (155#1) [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_5_0/synth/DebUART_xlslice_5_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'DebUART' (156#1) [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART.vhd:1374]
INFO: [Synth 8-256] done synthesizing module 'DebUART_wrapper' (157#1) [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/hdl/DebUART_wrapper.vhd:24]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[175]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[174]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[173]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[172]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[171]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[170]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[169]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[168]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[167]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[166]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[165]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[164]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[163]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[162]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[161]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[160]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[159]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[158]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[157]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[156]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[155]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[154]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[153]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[152]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[151]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[150]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[149]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[148]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[147]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[146]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[145]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[144]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[143]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[142]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[141]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[140]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[139]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[138]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[137]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[136]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[135]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[134]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[133]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[132]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[131]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[130]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[129]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[128]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[127]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[126]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[125]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[124]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[123]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[122]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[121]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[120]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[119]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[118]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[117]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[116]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[115]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[114]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[113]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[112]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[111]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[110]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[109]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[108]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[107]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[106]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[105]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[104]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[103]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[102]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[101]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[100]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[99]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[98]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[97]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[96]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[95]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[94]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[93]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[92]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[91]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[90]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[89]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[88]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[87]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[86]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[85]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[84]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[83]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[82]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[81]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[80]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[79]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[78]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[77]
WARNING: [Synth 8-3331] design xlslice__parameterized9 has unconnected port Din[76]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:53 ; elapsed = 00:02:05 . Memory (MB): peak = 702.258 ; gain = 492.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:54 ; elapsed = 00:02:07 . Memory (MB): peak = 702.258 ; gain = 492.184
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 856 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_microblaze_0_0/DebUART_microblaze_0_0.xdc] for cell 'DebUART_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_microblaze_0_0/DebUART_microblaze_0_0.xdc] for cell 'DebUART_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_microblaze_0_0/DebUART_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DebUART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DebUART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_dlmb_v10_0/DebUART_dlmb_v10_0.xdc] for cell 'DebUART_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_dlmb_v10_0/DebUART_dlmb_v10_0.xdc] for cell 'DebUART_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_ilmb_v10_0/DebUART_ilmb_v10_0.xdc] for cell 'DebUART_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_ilmb_v10_0/DebUART_ilmb_v10_0.xdc] for cell 'DebUART_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_mdm_1_0/DebUART_mdm_1_0.xdc] for cell 'DebUART_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_mdm_1_0/DebUART_mdm_1_0.xdc] for cell 'DebUART_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_mdm_1_0/DebUART_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DebUART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DebUART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_clk_wiz_1_0/DebUART_clk_wiz_1_0_board.xdc] for cell 'DebUART_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_clk_wiz_1_0/DebUART_clk_wiz_1_0_board.xdc] for cell 'DebUART_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_clk_wiz_1_0/DebUART_clk_wiz_1_0.xdc] for cell 'DebUART_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_clk_wiz_1_0/DebUART_clk_wiz_1_0.xdc] for cell 'DebUART_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_clk_wiz_1_0/DebUART_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DebUART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DebUART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_rst_clk_wiz_1_100M_0/DebUART_rst_clk_wiz_1_100M_0_board.xdc] for cell 'DebUART_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_rst_clk_wiz_1_100M_0/DebUART_rst_clk_wiz_1_100M_0_board.xdc] for cell 'DebUART_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_rst_clk_wiz_1_100M_0/DebUART_rst_clk_wiz_1_100M_0.xdc] for cell 'DebUART_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_rst_clk_wiz_1_100M_0/DebUART_rst_clk_wiz_1_100M_0.xdc] for cell 'DebUART_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_axi_gpio_0_0/DebUART_axi_gpio_0_0_board.xdc] for cell 'DebUART_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_axi_gpio_0_0/DebUART_axi_gpio_0_0_board.xdc] for cell 'DebUART_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_axi_gpio_0_0/DebUART_axi_gpio_0_0.xdc] for cell 'DebUART_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_axi_gpio_0_0/DebUART_axi_gpio_0_0.xdc] for cell 'DebUART_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc] for cell 'DebUART_i/counter_generic_0/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:8]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:14]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:15]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:17]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:18]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:194]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:195]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ip/DebUART_counter_generic_0_0/constrs_1/imports/Desktop/Nexys4_Master.xdc] for cell 'DebUART_i/counter_generic_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Green'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Green'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Blue'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Blue'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB2_Red'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB2_Red'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB2_Green'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB2_Green'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB2_Blue'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB2_Blue'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:201]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DebUART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DebUART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DebUART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DebUART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 746 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 450 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 96 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 144 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 832.090 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:12 ; elapsed = 00:02:25 . Memory (MB): peak = 832.090 ; gain = 622.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:12 ; elapsed = 00:02:25 . Memory (MB): peak = 832.090 ; gain = 622.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for DebUART_i/microblaze_0/U0. (constraint file  C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1/dont_touch.xdc, line 112).
Applied set_property DONT_TOUCH = true for DebUART_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1/dont_touch.xdc, line 119).
Applied set_property DONT_TOUCH = true for DebUART_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1/dont_touch.xdc, line 124).
Applied set_property DONT_TOUCH = true for DebUART_i/mdm_1/U0. (constraint file  C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1/dont_touch.xdc, line 135).
Applied set_property DONT_TOUCH = true for DebUART_i/clk_wiz_1/inst. (constraint file  C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1/dont_touch.xdc, line 142).
Applied set_property DONT_TOUCH = true for DebUART_i/rst_clk_wiz_1_100M/U0. (constraint file  C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1/dont_touch.xdc, line 150).
Applied set_property DONT_TOUCH = true for DebUART_i/axi_gpio_0/U0. (constraint file  C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1/dont_touch.xdc, line 158).
Applied set_property DONT_TOUCH = true for DebUART_i/counter_generic_0/U0. (constraint file  C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1/dont_touch.xdc, line 170).
Applied set_property DONT_TOUCH = true for DebUART_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/BinToBCD16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/BinToBCD16_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/EightDispControl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/SliceMemory_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/concat_memory_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/counter_generic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/sort_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/xlconcat_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/xlconstant_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/xlslice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DebUART_i/xlslice_5. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:12 ; elapsed = 00:02:25 . Memory (MB): peak = 832.090 ; gain = 622.016
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vector_s_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vector_s_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vector_s_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vector_s_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vector_s_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vector_s_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vector_s_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vector_s_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clkOut" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:20 ; elapsed = 00:02:33 . Memory (MB): peak = 832.090 ; gain = 622.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 32    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 6     
	               22 Bit    Registers := 9     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 30    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 349   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 5     
	   2 Input     22 Bit        Muxes := 92    
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     15 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 21    
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 251   
	   3 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BinToBCD16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module EightDispControl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module SliceMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module concat_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 8     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ClkDividerN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module mdm_v3_2_8_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 134   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module mb_sync_bit__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 68    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module axi_crossbar_v2_1_12_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_12_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_12_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_12_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_12_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_11_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_12_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module sort 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     22 Bit        Muxes := 92    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1417]
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_dvr1/clkOut" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/jduarte/Documents/GitHub/CR/ProjectCR/PROJECT.srcs/sources_1/bd/DebUART/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/mdm_1/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg )
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_IE_instr_reg' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Byte_Access_reg' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Doublet_Access_reg' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_doublet_access_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_pause_reg' (FDR) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_pause_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_reg[1]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DebUART_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4013] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[663]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[662]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[661]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[660]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[659]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[658]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[657]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[656]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[655]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[654]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[653]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[652]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[651]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[650]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[649]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[648]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[647]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[646]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[645]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[644]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[643]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[642]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[641]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[640]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[639]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[638]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[637]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[636]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[635]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[634]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[633]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[632]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[9]' (FDR) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_disable_interrupt_i_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'DebUART_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'DebUART_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[722]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[717]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[713]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[712]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[708]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[705]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[630]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[628]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[551]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[547]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[546]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[542]' (FDR) to 'DebUART_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:55 . Memory (MB): peak = 832.090 ; gain = 622.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'DebUART_i/microblaze_0/U0/Reset' to pin 'DebUART_i/rst_clk_wiz_1_100M/U0/mb_reset_reg/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DebUART_i/counter_generic_0/U0/clk' to pin 'DebUART_i/clk_wiz_1/inst/clkout1_buf/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:51 ; elapsed = 00:03:05 . Memory (MB): peak = 832.090 ; gain = 622.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:59 ; elapsed = 00:03:13 . Memory (MB): peak = 918.012 ; gain = 707.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[15]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[14]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[15].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[14].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[7].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[6].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[9].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[8].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[11].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[10].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[13].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[12].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[3].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[5].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[4].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[15]' (FDCE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[14]' (FDCE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[7]' (FDCE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[6]' (FDCE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[9]' (FDCE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[8]' (FDCE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[11]' (FDCE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[10]' (FDCE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]' (FDCE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[12]' (FDCE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[3]' (FDCE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]' (FDCE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[5]' (FDCE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[4]' (FDCE) to 'DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:03 ; elapsed = 00:03:18 . Memory (MB): peak = 918.012 ; gain = 707.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:04 ; elapsed = 00:03:19 . Memory (MB): peak = 918.012 ; gain = 707.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:04 ; elapsed = 00:03:19 . Memory (MB): peak = 918.012 ; gain = 707.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:05 ; elapsed = 00:03:20 . Memory (MB): peak = 918.012 ; gain = 707.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:05 ; elapsed = 00:03:20 . Memory (MB): peak = 918.012 ; gain = 707.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:05 ; elapsed = 00:03:20 . Memory (MB): peak = 918.012 ; gain = 707.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:05 ; elapsed = 00:03:20 . Memory (MB): peak = 918.012 ; gain = 707.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]   | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     1|
|2     |BSCANE2    |     1|
|3     |BUFG       |     4|
|4     |CARRY4     |    82|
|5     |LUT1       |    87|
|6     |LUT2       |   144|
|7     |LUT3       |   684|
|8     |LUT4       |   591|
|9     |LUT5       |   679|
|10    |LUT6       |  1172|
|11    |LUT6_2     |    80|
|12    |MMCME2_ADV |     1|
|13    |MULT_AND   |     1|
|14    |MUXCY_L    |   142|
|15    |MUXF7      |   142|
|16    |RAM32M     |    16|
|17    |RAMB18E1   |     2|
|18    |RAMB36E1   |     4|
|19    |SRL16      |     1|
|20    |SRL16E     |   112|
|21    |SRLC16E    |     8|
|22    |XORCY      |   102|
|23    |FDCE       |   262|
|24    |FDC_1      |     1|
|25    |FDE        |    32|
|26    |FDPE       |     7|
|27    |FDR        |   303|
|28    |FDRE       |  2031|
|29    |FDRE_1     |     1|
|30    |FDS        |     3|
|31    |FDSE       |    94|
|32    |IBUF       |     2|
|33    |OBUF       |    31|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                                                             |Module                                         |Cells |
+------+-------------------------------------------------------------------------------------+-----------------------------------------------+------+
|1     |top                                                                                  |                                               |  6823|
|2     |  DebUART_i                                                                          |DebUART                                        |  6791|
|3     |    BinToBCD16_0                                                                     |DebUART_BinToBCD16_0_0                         |   119|
|4     |      U0                                                                             |BinToBCD16_542                                 |   119|
|5     |    BinToBCD16_1                                                                     |DebUART_BinToBCD16_0_1                         |   119|
|6     |      U0                                                                             |BinToBCD16                                     |   119|
|7     |    EightDispControl_0                                                               |DebUART_EightDispControl_0_0                   |    66|
|8     |      U0                                                                             |EightDispControl                               |    66|
|9     |    SliceMemory_0                                                                    |DebUART_SliceMemory_0_0                        |    96|
|10    |      U0                                                                             |SliceMemory                                    |    96|
|11    |    axi_gpio_0                                                                       |DebUART_axi_gpio_0_0                           |   599|
|12    |      U0                                                                             |axi_gpio                                       |   599|
|13    |        AXI_LITE_IPIF_I                                                              |axi_lite_ipif                                  |   150|
|14    |          I_SLAVE_ATTACHMENT                                                         |slave_attachment                               |   150|
|15    |            I_DECODER                                                                |address_decoder                                |    87|
|16    |        gpio_core_1                                                                  |GPIO_Core                                      |   421|
|17    |          \Dual.INPUT_DOUBLE_REGS4                                                   |cdc_sync                                       |   104|
|18    |          \Dual.INPUT_DOUBLE_REGS5                                                   |cdc_sync_541                                   |   104|
|19    |    blk_mem_gen_0                                                                    |DebUART_blk_mem_gen_0_0                        |     1|
|20    |      U0                                                                             |blk_mem_gen_v8_3_5__1                          |     1|
|21    |        inst_blk_mem_gen                                                             |blk_mem_gen_v8_3_5_synth_536                   |     1|
|22    |          \gnbram.gnativebmg.native_blk_mem_gen                                      |blk_mem_gen_top_537                            |     1|
|23    |            \valid.cstr                                                              |blk_mem_gen_generic_cstr_538                   |     1|
|24    |              \ramloop[0].ram.r                                                      |blk_mem_gen_prim_width_539                     |     1|
|25    |                \prim_noinit.ram                                                     |blk_mem_gen_prim_wrapper_540                   |     1|
|26    |    blk_mem_gen_1                                                                    |DebUART_blk_mem_gen_1_0                        |     1|
|27    |      U0                                                                             |blk_mem_gen_v8_3_5                             |     1|
|28    |        inst_blk_mem_gen                                                             |blk_mem_gen_v8_3_5_synth                       |     1|
|29    |          \gnbram.gnativebmg.native_blk_mem_gen                                      |blk_mem_gen_top                                |     1|
|30    |            \valid.cstr                                                              |blk_mem_gen_generic_cstr                       |     1|
|31    |              \ramloop[0].ram.r                                                      |blk_mem_gen_prim_width                         |     1|
|32    |                \prim_noinit.ram                                                     |blk_mem_gen_prim_wrapper                       |     1|
|33    |    clk_wiz_1                                                                        |DebUART_clk_wiz_1_0                            |     4|
|34    |      inst                                                                           |DebUART_clk_wiz_1_0_clk_wiz                    |     4|
|35    |    concat_memory_0                                                                  |DebUART_concat_memory_0_0                      |   190|
|36    |      U0                                                                             |concat_memory                                  |   190|
|37    |    counter_generic_0                                                                |DebUART_counter_generic_0_0                    |    89|
|38    |      U0                                                                             |ex6_mapping                                    |    89|
|39    |        clk_dvr1                                                                     |ClkDividerN                                    |    83|
|40    |        counter                                                                      |Counter                                        |     6|
|41    |    mdm_1                                                                            |DebUART_mdm_1_0                                |   396|
|42    |      U0                                                                             |MDM                                            |   396|
|43    |        MDM_Core_I1                                                                  |MDM_Core                                       |   323|
|44    |          JTAG_CONTROL_I                                                             |JTAG_CONTROL                                   |   267|
|45    |            FDC_I                                                                    |MB_FDC_1                                       |    45|
|46    |            SYNC_FDRE                                                                |MB_FDRE_1                                      |     1|
|47    |            \Use_Config_SRL16E.SRL16E_1                                              |mdm_v3_2_8_MB_SRL16E                           |     1|
|48    |            \Use_Config_SRL16E.SRL16E_2                                              |mdm_v3_2_8_MB_SRL16E__parameterized0           |     1|
|49    |            \Use_ID_SRL16E.SRL16E_ID_1                                               |mdm_v3_2_8_MB_SRL16E__parameterized1           |     1|
|50    |            \Use_ID_SRL16E.SRL16E_ID_2                                               |mdm_v3_2_8_MB_SRL16E__parameterized2           |     4|
|51    |            \Use_UART.Ext_BRK_FDRSE                                                  |mdm_v3_2_8_MB_FDRSE                            |     2|
|52    |            \Use_UART.RX_FIFO_I                                                      |mdm_v3_2_8_SRL_FIFO                            |    30|
|53    |              \Addr_Counters[0].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_520                         |     2|
|54    |              \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_8_MB_MUXCY_XORCY_521                  |     2|
|55    |              \Addr_Counters[1].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_522                         |     2|
|56    |              \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_8_MB_MUXCY_XORCY_523                  |     2|
|57    |              \Addr_Counters[2].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_524                         |     7|
|58    |              \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_8_MB_MUXCY_XORCY_525                  |     2|
|59    |              \Addr_Counters[3].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_526                         |     2|
|60    |              \Addr_Counters[3].No_MuxCY.XORCY_I                                     |mdm_v3_2_8_MB_XORCY_527                        |     1|
|61    |              \FIFO_RAM[0].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized3_528       |     1|
|62    |              \FIFO_RAM[1].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized4_529       |     1|
|63    |              \FIFO_RAM[2].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized5_530       |     1|
|64    |              \FIFO_RAM[3].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized6_531       |     1|
|65    |              \FIFO_RAM[4].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized7_532       |     1|
|66    |              \FIFO_RAM[5].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized8_533       |     1|
|67    |              \FIFO_RAM[6].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized9_534       |     1|
|68    |              \FIFO_RAM[7].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized10_535      |     1|
|69    |            \Use_UART.TX_FIFO_I                                                      |mdm_v3_2_8_SRL_FIFO_513                        |    36|
|70    |              \Addr_Counters[0].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_514                         |     2|
|71    |              \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_8_MB_MUXCY_XORCY                      |     2|
|72    |              \Addr_Counters[1].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_515                         |     2|
|73    |              \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_8_MB_MUXCY_XORCY_516                  |     2|
|74    |              \Addr_Counters[2].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_517                         |     7|
|75    |              \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_8_MB_MUXCY_XORCY_518                  |     2|
|76    |              \Addr_Counters[3].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_519                         |     2|
|77    |              \Addr_Counters[3].No_MuxCY.XORCY_I                                     |mdm_v3_2_8_MB_XORCY                            |     1|
|78    |              \FIFO_RAM[0].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized3           |     2|
|79    |              \FIFO_RAM[1].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized4           |     2|
|80    |              \FIFO_RAM[2].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized5           |     2|
|81    |              \FIFO_RAM[3].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized6           |     2|
|82    |              \FIFO_RAM[4].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized7           |     1|
|83    |              \FIFO_RAM[5].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized8           |     1|
|84    |              \FIFO_RAM[6].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized9           |     1|
|85    |              \FIFO_RAM[7].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized10          |     2|
|86    |          \Use_Uart.TX_Buffer_Empty_FDRE                                             |mdm_v3_2_8_MB_FDRE                             |     1|
|87    |        \No_Dbg_Reg_Access.BUFG_DRCK                                                 |MB_BUFG                                        |     1|
|88    |        \Use_AXI_IPIF.AXI_LITE_IPIF_I                                                |axi_lite_ipif__parameterized0                  |    62|
|89    |          I_SLAVE_ATTACHMENT                                                         |slave_attachment__parameterized0               |    62|
|90    |            I_DECODER                                                                |address_decoder__parameterized0                |    34|
|91    |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f                                      |     1|
|92    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f__parameterized4                      |     1|
|93    |        \Use_E2.BSCAN_I                                                              |MB_BSCANE2                                     |     9|
|94    |    microblaze_0                                                                     |DebUART_microblaze_0_0                         |  3030|
|95    |      U0                                                                             |MicroBlaze                                     |  3030|
|96    |        MicroBlaze_Core_I                                                            |MicroBlaze_Core                                |  2665|
|97    |          \Performance.Core                                                          |MicroBlaze_GTi                                 |  2656|
|98    |            Data_Flow_I                                                              |Data_Flow_gti                                  |   786|
|99    |              ALU_I                                                                  |ALU                                            |   102|
|100   |                \Use_Carry_Decoding.CarryIn_MUXCY                                    |microblaze_v10_0_1_MB_MUXCY_419                |     1|
|101   |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized31                       |     7|
|102   |                  \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4                                        |     1|
|103   |                  \Last_Bit.I_ALU_LUT_V5                                             |microblaze_v10_0_1_MB_LUT6__parameterized15    |     1|
|104   |                  \Last_Bit.MULT_AND_I                                               |MB_MULT_AND                                    |     1|
|105   |                  \Last_Bit.MUXCY_XOR_I                                              |microblaze_v10_0_1_MB_MUXCY_XORCY_511          |     3|
|106   |                  \Last_Bit.Pre_MUXCY_I                                              |microblaze_v10_0_1_MB_MUXCY_512                |     1|
|107   |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                                        |     3|
|108   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_509                                  |     1|
|109   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_510          |     2|
|110   |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_420                                    |     3|
|111   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_507                                  |     1|
|112   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_508          |     2|
|113   |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_421                                    |     3|
|114   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_505                                  |     1|
|115   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_506          |     2|
|116   |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_422                                    |     3|
|117   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_503                                  |     1|
|118   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_504          |     2|
|119   |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_423                                    |     3|
|120   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_501                                  |     1|
|121   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_502          |     2|
|122   |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_424                                    |     3|
|123   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_499                                  |     1|
|124   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_500          |     2|
|125   |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_425                                    |     3|
|126   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_497                                  |     1|
|127   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_498          |     2|
|128   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_426                                    |     3|
|129   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_495                                  |     1|
|130   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_496          |     2|
|131   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_427                                    |     3|
|132   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_493                                  |     1|
|133   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_494          |     2|
|134   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_428                                    |     3|
|135   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_491                                  |     1|
|136   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_492          |     2|
|137   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_429                                    |     3|
|138   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_489                                  |     1|
|139   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_490          |     2|
|140   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_430                                    |     3|
|141   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_487                                  |     1|
|142   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_488          |     2|
|143   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_431                                    |     3|
|144   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_485                                  |     1|
|145   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_486          |     2|
|146   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_432                                    |     3|
|147   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_483                                  |     1|
|148   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_484          |     2|
|149   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_433                                    |     3|
|150   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_481                                  |     1|
|151   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_482          |     2|
|152   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_434                                    |     3|
|153   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_479                                  |     1|
|154   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_480          |     2|
|155   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_435                                    |     3|
|156   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_477                                  |     1|
|157   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_478          |     2|
|158   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_436                                    |     3|
|159   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_475                                  |     1|
|160   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_476          |     2|
|161   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_437                                    |     3|
|162   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_473                                  |     1|
|163   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_474          |     2|
|164   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_438                                    |     3|
|165   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_471                                  |     1|
|166   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_472          |     2|
|167   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_439                                    |     3|
|168   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_469                                  |     1|
|169   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_470          |     2|
|170   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_440                                    |     3|
|171   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_467                                  |     1|
|172   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_468          |     2|
|173   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_441                                    |     3|
|174   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_465                                  |     1|
|175   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_466          |     2|
|176   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_442                                    |     3|
|177   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_463                                  |     1|
|178   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_464          |     2|
|179   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_443                                    |     3|
|180   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_461                                  |     1|
|181   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_462          |     2|
|182   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_444                                    |     3|
|183   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_459                                  |     1|
|184   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_460          |     2|
|185   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_445                                    |     3|
|186   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_457                                  |     1|
|187   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_458          |     2|
|188   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_446                                    |     3|
|189   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_455                                  |     1|
|190   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_456          |     2|
|191   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_447                                    |     3|
|192   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_453                                  |     1|
|193   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_454          |     2|
|194   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_448                                    |     3|
|195   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_451                                  |     1|
|196   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_452          |     2|
|197   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_449                                    |     3|
|198   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2                                      |     1|
|199   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_450          |     2|
|200   |              Byte_Doublet_Handle_gti_I                                              |Byte_Doublet_Handle_gti                        |    46|
|201   |              Data_Flow_Logic_I                                                      |Data_Flow_Logic                                |   120|
|202   |                \Gen_Bits[0].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_387                 |     1|
|203   |                \Gen_Bits[10].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_388                 |     3|
|204   |                \Gen_Bits[11].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_389                 |     3|
|205   |                \Gen_Bits[12].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_390                 |     3|
|206   |                \Gen_Bits[13].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_391                 |     3|
|207   |                \Gen_Bits[14].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_392                 |     3|
|208   |                \Gen_Bits[15].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_393                 |     3|
|209   |                \Gen_Bits[16].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_394                 |     3|
|210   |                \Gen_Bits[17].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_395                 |     3|
|211   |                \Gen_Bits[18].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_396                 |     3|
|212   |                \Gen_Bits[19].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_397                 |     3|
|213   |                \Gen_Bits[1].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_398                 |     3|
|214   |                \Gen_Bits[20].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_399                 |     3|
|215   |                \Gen_Bits[21].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_400                 |     3|
|216   |                \Gen_Bits[22].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_401                 |     3|
|217   |                \Gen_Bits[23].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_402                 |     3|
|218   |                \Gen_Bits[24].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_403                 |     3|
|219   |                \Gen_Bits[25].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_404                 |     3|
|220   |                \Gen_Bits[26].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_405                 |     3|
|221   |                \Gen_Bits[27].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_406                 |     3|
|222   |                \Gen_Bits[28].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_407                 |     1|
|223   |                \Gen_Bits[29].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_408                 |     1|
|224   |                \Gen_Bits[2].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_409                 |     3|
|225   |                \Gen_Bits[30].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_410                 |     1|
|226   |                \Gen_Bits[31].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_411                 |     3|
|227   |                \Gen_Bits[3].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_412                 |     3|
|228   |                \Gen_Bits[4].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_413                 |     3|
|229   |                \Gen_Bits[5].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_414                 |     3|
|230   |                \Gen_Bits[6].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_415                 |     3|
|231   |                \Gen_Bits[7].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_416                 |     3|
|232   |                \Gen_Bits[8].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_417                 |     3|
|233   |                \Gen_Bits[9].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_418                 |     3|
|234   |              Operand_Select_I                                                       |Operand_Select_gti                             |   302|
|235   |                \Gen_Bit[0].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_355                |     1|
|236   |                \Gen_Bit[10].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_356                |     4|
|237   |                \Gen_Bit[11].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_357                |     4|
|238   |                \Gen_Bit[12].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_358                |     4|
|239   |                \Gen_Bit[13].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_359                |     4|
|240   |                \Gen_Bit[14].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_360                |     4|
|241   |                \Gen_Bit[15].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_361                |     4|
|242   |                \Gen_Bit[16].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_362                |     4|
|243   |                \Gen_Bit[17].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_363                |     4|
|244   |                \Gen_Bit[18].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_364                |     4|
|245   |                \Gen_Bit[19].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_365                |     4|
|246   |                \Gen_Bit[1].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_366                |     4|
|247   |                \Gen_Bit[20].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_367                |     4|
|248   |                \Gen_Bit[21].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_368                |     4|
|249   |                \Gen_Bit[22].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_369                |     4|
|250   |                \Gen_Bit[23].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_370                |     4|
|251   |                \Gen_Bit[24].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_371                |     2|
|252   |                \Gen_Bit[25].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_372                |     2|
|253   |                \Gen_Bit[26].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_373                |     2|
|254   |                \Gen_Bit[27].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_374                |     2|
|255   |                \Gen_Bit[28].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_375                |     2|
|256   |                \Gen_Bit[29].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_376                |     2|
|257   |                \Gen_Bit[2].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_377                |     4|
|258   |                \Gen_Bit[30].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_378                |     2|
|259   |                \Gen_Bit[31].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_379                |     2|
|260   |                \Gen_Bit[3].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_380                |     4|
|261   |                \Gen_Bit[4].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_381                |     4|
|262   |                \Gen_Bit[5].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_382                |     4|
|263   |                \Gen_Bit[6].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_383                |     4|
|264   |                \Gen_Bit[7].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_384                |     4|
|265   |                \Gen_Bit[8].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_385                |     4|
|266   |                \Gen_Bit[9].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_386                |     4|
|267   |              Register_File_I                                                        |Register_File_gti                              |    22|
|268   |                \Using_LUT6.All_RAM32M[0].ram32m_i                                   |MB_RAM32M                                      |     1|
|269   |                \Using_LUT6.All_RAM32M[10].ram32m_i                                  |MB_RAM32M_340                                  |     1|
|270   |                \Using_LUT6.All_RAM32M[11].ram32m_i                                  |MB_RAM32M_341                                  |     1|
|271   |                \Using_LUT6.All_RAM32M[12].ram32m_i                                  |MB_RAM32M_342                                  |     1|
|272   |                \Using_LUT6.All_RAM32M[13].ram32m_i                                  |MB_RAM32M_343                                  |     1|
|273   |                \Using_LUT6.All_RAM32M[14].ram32m_i                                  |MB_RAM32M_344                                  |     5|
|274   |                \Using_LUT6.All_RAM32M[15].ram32m_i                                  |MB_RAM32M_345                                  |     3|
|275   |                \Using_LUT6.All_RAM32M[1].ram32m_i                                   |MB_RAM32M_346                                  |     1|
|276   |                \Using_LUT6.All_RAM32M[2].ram32m_i                                   |MB_RAM32M_347                                  |     1|
|277   |                \Using_LUT6.All_RAM32M[3].ram32m_i                                   |MB_RAM32M_348                                  |     1|
|278   |                \Using_LUT6.All_RAM32M[4].ram32m_i                                   |MB_RAM32M_349                                  |     1|
|279   |                \Using_LUT6.All_RAM32M[5].ram32m_i                                   |MB_RAM32M_350                                  |     1|
|280   |                \Using_LUT6.All_RAM32M[6].ram32m_i                                   |MB_RAM32M_351                                  |     1|
|281   |                \Using_LUT6.All_RAM32M[7].ram32m_i                                   |MB_RAM32M_352                                  |     1|
|282   |                \Using_LUT6.All_RAM32M[8].ram32m_i                                   |MB_RAM32M_353                                  |     1|
|283   |                \Using_LUT6.All_RAM32M[9].ram32m_i                                   |MB_RAM32M_354                                  |     1|
|284   |              Shift_Logic_Module_I                                                   |Shift_Logic_Module_gti                         |     0|
|285   |              \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                   |microblaze_v10_0_1_MB_MUXCY_261                |     1|
|286   |              \Using_DAXI_ALU_Carry.Post_MUXCY_I                                     |microblaze_v10_0_1_MB_MUXCY_262                |     1|
|287   |              \Using_DAXI_ALU_Carry.direct_lut_INST                                  |MB_LUT6_2__parameterized1                      |     1|
|288   |              Zero_Detect_I                                                          |Zero_Detect_gti                                |    12|
|289   |                Part_Of_Zero_Carry_Start                                             |microblaze_v10_0_1_MB_MUXCY_333                |     1|
|290   |                \Zero_Detecting[0].I_Part_Of_Zero_Detect                             |microblaze_v10_0_1_MB_MUXCY_334                |     1|
|291   |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |microblaze_v10_0_1_MB_MUXCY_335                |     1|
|292   |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |microblaze_v10_0_1_MB_MUXCY_336                |     1|
|293   |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |microblaze_v10_0_1_MB_MUXCY_337                |     1|
|294   |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |microblaze_v10_0_1_MB_MUXCY_338                |     1|
|295   |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |microblaze_v10_0_1_MB_MUXCY_339                |     1|
|296   |              exception_registers_I1                                                 |exception_registers_gti                        |   160|
|297   |                CarryIn_MUXCY                                                        |microblaze_v10_0_1_MB_MUXCY_269                |     1|
|298   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized97                     |     1|
|299   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_270          |     1|
|300   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                           |MB_FDE                                         |     1|
|301   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized77                     |     1|
|302   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_271          |     2|
|303   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                          |MB_FDE_272                                     |     1|
|304   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized75                     |     1|
|305   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_273          |     2|
|306   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                          |MB_FDE_274                                     |     1|
|307   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized73                     |     1|
|308   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_275          |     2|
|309   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                          |MB_FDE_276                                     |     1|
|310   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized71                     |     1|
|311   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_277          |     2|
|312   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                          |MB_FDE_278                                     |     1|
|313   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized69                     |     1|
|314   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_279          |     2|
|315   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                          |MB_FDE_280                                     |     1|
|316   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized67                     |     1|
|317   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_281          |     2|
|318   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                          |MB_FDE_282                                     |     1|
|319   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized65                     |     1|
|320   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_283          |     4|
|321   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                          |MB_FDE_284                                     |     1|
|322   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized63                     |     1|
|323   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_285          |     4|
|324   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                          |MB_FDE_286                                     |     1|
|325   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized61                     |     1|
|326   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_287          |     4|
|327   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                          |MB_FDE_288                                     |     1|
|328   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized59                     |     1|
|329   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_289          |     4|
|330   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                          |MB_FDE_290                                     |     1|
|331   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized95                     |     1|
|332   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_291          |     2|
|333   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                           |MB_FDE_292                                     |     1|
|334   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized57                     |     1|
|335   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_293          |     4|
|336   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                          |MB_FDE_294                                     |     1|
|337   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized55                     |     1|
|338   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_295          |     4|
|339   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                          |MB_FDE_296                                     |     1|
|340   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized53                     |     1|
|341   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_297          |     4|
|342   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                          |MB_FDE_298                                     |     1|
|343   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized51                     |     1|
|344   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_299          |     4|
|345   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                          |MB_FDE_300                                     |     1|
|346   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized49                     |     1|
|347   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_301          |     4|
|348   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                          |MB_FDE_302                                     |     1|
|349   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized47                     |     1|
|350   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_303          |     4|
|351   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                          |MB_FDE_304                                     |     1|
|352   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized45                     |     1|
|353   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_305          |     4|
|354   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                          |MB_FDE_306                                     |     1|
|355   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized43                     |     1|
|356   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_307          |     4|
|357   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                          |MB_FDE_308                                     |     1|
|358   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized41                     |     1|
|359   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_309          |     4|
|360   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                          |MB_FDE_310                                     |     1|
|361   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized39                     |     1|
|362   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_311          |     4|
|363   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                          |MB_FDE_312                                     |     1|
|364   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized93                     |     1|
|365   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_313          |     2|
|366   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                           |MB_FDE_314                                     |     1|
|367   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized37                     |     1|
|368   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_315          |     4|
|369   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                          |MB_FDE_316                                     |     1|
|370   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized35                     |     1|
|371   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_317          |     4|
|372   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                          |MB_FDE_318                                     |     1|
|373   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized91                     |     1|
|374   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_319          |     2|
|375   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                           |MB_FDE_320                                     |     1|
|376   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized89                     |     1|
|377   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_321          |     2|
|378   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                           |MB_FDE_322                                     |     1|
|379   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized87                     |     1|
|380   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_323          |     2|
|381   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                           |MB_FDE_324                                     |     1|
|382   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized85                     |     1|
|383   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_325          |     2|
|384   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                           |MB_FDE_326                                     |     1|
|385   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized83                     |     1|
|386   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_327          |     2|
|387   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                           |MB_FDE_328                                     |     1|
|388   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized81                     |     1|
|389   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_329          |     2|
|390   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                           |MB_FDE_330                                     |     1|
|391   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized79                     |     1|
|392   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_331          |     2|
|393   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                           |MB_FDE_332                                     |     1|
|394   |              msr_reg_i                                                              |msr_reg_gti                                    |    19|
|395   |                \MEM_MSR_Bits[28].Using_FDR.MSR_I                                    |MB_FDR_263                                     |     2|
|396   |                \MEM_MSR_Bits[29].Using_FDR.MSR_I                                    |MB_FDR_264                                     |     3|
|397   |                \MEM_MSR_Bits[30].Using_FDR.MSR_I                                    |MB_FDR_265                                     |     2|
|398   |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                               |MB_FDR_266                                     |     2|
|399   |                \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                               |MB_FDR_267                                     |     2|
|400   |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                               |MB_FDR_268                                     |     2|
|401   |            Decode_I                                                                 |Decode_gti                                     |  1240|
|402   |              PC_Module_I                                                            |PC_Module_gti                                  |   348|
|403   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_168                                     |     3|
|404   |                \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_169                |     2|
|405   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_170                                     |     3|
|406   |                \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_171                |     2|
|407   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_172                                     |     3|
|408   |                \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_173                |     2|
|409   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_174                                     |     3|
|410   |                \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_175                |     2|
|411   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_176                                     |     3|
|412   |                \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_177                |     2|
|413   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_178                                     |     3|
|414   |                \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_179                |     2|
|415   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_180                                     |     3|
|416   |                \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_181                |     2|
|417   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_182                                     |     3|
|418   |                \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_183                |     2|
|419   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_184                                     |     3|
|420   |                \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_185                |     2|
|421   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_186                                     |     3|
|422   |                \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_187                |     2|
|423   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_188                                     |     3|
|424   |                \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_189                |     2|
|425   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_190                                     |     3|
|426   |                \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_191                |     2|
|427   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_192                                     |     3|
|428   |                \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_193                |     2|
|429   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_194                                     |     3|
|430   |                \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_195                |     2|
|431   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_196                                     |     3|
|432   |                \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_197                |     2|
|433   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_198                                     |     3|
|434   |                \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_199                |     2|
|435   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_200                                     |     3|
|436   |                \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_201                |     2|
|437   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_202                                     |     3|
|438   |                \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_203                |     2|
|439   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_204                                     |     3|
|440   |                \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_205                |     2|
|441   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_206                                     |     3|
|442   |                \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_207                |     2|
|443   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_208                                     |     3|
|444   |                \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_209                |     2|
|445   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_210                                     |     3|
|446   |                \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_211                |     2|
|447   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_212                                     |     3|
|448   |                \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_213                |     2|
|449   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_214                                     |     3|
|450   |                \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_215                |     2|
|451   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_216                                     |     3|
|452   |                \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_217                |     2|
|453   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_218                                     |     3|
|454   |                \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_219                |     2|
|455   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_220                                     |     3|
|456   |                \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_221                |     2|
|457   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_222                                     |     3|
|458   |                \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_223                |     2|
|459   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_224                                     |     3|
|460   |                \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_225                |     2|
|461   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_226                                     |     3|
|462   |                \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_227                |     2|
|463   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_228                                     |     3|
|464   |                \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_229                |     2|
|465   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_230                                     |     3|
|466   |                \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_231                |     2|
|467   |                \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY              |     1|
|468   |                \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_232          |     2|
|469   |                \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_233          |     2|
|470   |                \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_234          |     2|
|471   |                \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_235          |     2|
|472   |                \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_236          |     2|
|473   |                \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_237          |     2|
|474   |                \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_238          |     2|
|475   |                \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_239          |     2|
|476   |                \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_240          |     2|
|477   |                \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_241          |     2|
|478   |                \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_242          |     2|
|479   |                \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_243          |     2|
|480   |                \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_244          |     2|
|481   |                \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_245          |     2|
|482   |                \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_246          |     2|
|483   |                \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_247          |     2|
|484   |                \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_248          |     2|
|485   |                \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_249          |     2|
|486   |                \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_250          |     2|
|487   |                \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_251          |     2|
|488   |                \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_252          |     2|
|489   |                \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_253          |     2|
|490   |                \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_254          |     2|
|491   |                \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_255          |     2|
|492   |                \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_256          |     2|
|493   |                \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_257          |     2|
|494   |                \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_258          |     2|
|495   |                \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_259          |     2|
|496   |                \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_260          |     2|
|497   |              PreFetch_Buffer_I1                                                     |PreFetch_Buffer_gti                            |   391|
|498   |                \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                  |MB_FDR_74                                      |     4|
|499   |                \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                              |microblaze_v10_0_1_MB_LUT6                     |     1|
|500   |                \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                  |MB_FDR_75                                      |     4|
|501   |                \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                              |microblaze_v10_0_1_MB_LUT6_76                  |     1|
|502   |                \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                  |MB_FDR_77                                      |     1|
|503   |                \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                              |microblaze_v10_0_1_MB_LUT6_78                  |     1|
|504   |                \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                  |MB_FDR_79                                      |    43|
|505   |                \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                              |microblaze_v10_0_1_MB_LUT6_80                  |     1|
|506   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6     |microblaze_v10_0_1_MB_LUT6__parameterized0     |     1|
|507   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                 |microblaze_v10_0_1_MB_MUXF7                    |     2|
|508   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_81                                      |     8|
|509   |                \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_82                 |     1|
|510   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_83                                      |     2|
|511   |                \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_84                 |     1|
|512   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_85                                      |     3|
|513   |                \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_86                 |     1|
|514   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_87                                      |     1|
|515   |                \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_88                 |     1|
|516   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_89                                      |     2|
|517   |                \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_90                 |     1|
|518   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_91                                      |     2|
|519   |                \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_92                 |     1|
|520   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_93                                      |     1|
|521   |                \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_94                 |     1|
|522   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_95                                      |    19|
|523   |                \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_96                 |     1|
|524   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_97                                      |     5|
|525   |                \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_98                 |     1|
|526   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_99                                      |     2|
|527   |                \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_100                |     1|
|528   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_101                                     |     2|
|529   |                \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_102                |     1|
|530   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_103                                     |    12|
|531   |                \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_104                |     1|
|532   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_105                                     |     2|
|533   |                \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_106                |     1|
|534   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_107                                     |     5|
|535   |                \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_108                |     1|
|536   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_109                                     |     3|
|537   |                \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_110                |     1|
|538   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_111                                     |     3|
|539   |                \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_112                |     1|
|540   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_113                                     |     2|
|541   |                \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_114                |     1|
|542   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_115                                     |     2|
|543   |                \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_116                |     1|
|544   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_117                                     |     2|
|545   |                \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_118                |     1|
|546   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_119                                     |     3|
|547   |                \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_120                |     1|
|548   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_121                                     |     3|
|549   |                \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_122                |     1|
|550   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_123                                     |     2|
|551   |                \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_124                |     1|
|552   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_125                                     |     4|
|553   |                \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_126                |     1|
|554   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_127                                     |     4|
|555   |                \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_128                |     1|
|556   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_129                                     |     3|
|557   |                \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_130                |     1|
|558   |                \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                          |MB_FDR_131                                     |     2|
|559   |                \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_132                |     1|
|560   |                \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                          |MB_FDR_133                                     |     3|
|561   |                \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_134                |     1|
|562   |                \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                          |MB_FDR_135                                     |     2|
|563   |                \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_136                |     1|
|564   |                \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                          |MB_FDR_137                                     |     1|
|565   |                \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_138                |     1|
|566   |                \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                          |MB_FDR_139                                     |     2|
|567   |                \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_140                |     1|
|568   |                \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                          |MB_FDR_141                                     |     8|
|569   |                \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_142                |     1|
|570   |                \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                          |MB_FDR_143                                     |    29|
|571   |                \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_144                |     1|
|572   |                \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                          |MB_FDR_145                                     |     1|
|573   |                \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_146                |     1|
|574   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_147                                     |     6|
|575   |                \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_148                |     1|
|576   |                \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                          |MB_FDR_149                                     |     1|
|577   |                \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_150                |     1|
|578   |                \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                          |MB_FDR_151                                     |     1|
|579   |                \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_152                |     1|
|580   |                \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                          |MB_FDR_153                                     |     5|
|581   |                \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_154                |     1|
|582   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_155                                     |    15|
|583   |                \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_156                |     1|
|584   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_157                                     |     5|
|585   |                \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_158                |     1|
|586   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_159                                     |     5|
|587   |                \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_160                |     1|
|588   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_161                                     |     2|
|589   |                \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_162                |     1|
|590   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_163                                     |     7|
|591   |                \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_164                |     1|
|592   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_165                                     |     3|
|593   |                \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_166                |     1|
|594   |                Last_Sel_DFF                                                         |MB_FDS                                         |    44|
|595   |                Mux_Select_Empty_LUT6                                                |microblaze_v10_0_1_MB_LUT6__parameterized1     |     1|
|596   |                Mux_Select_OF_Valid_LUT6                                             |microblaze_v10_0_1_MB_LUT6__parameterized2     |     1|
|597   |                OF_Valid_DFF                                                         |MB_FDR_167                                     |     4|
|598   |              \Use_MuxCy[10].OF_Piperun_Stage                                        |microblaze_v10_0_1_carry_and                   |     1|
|599   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_73                 |     1|
|600   |              \Use_MuxCy[11].OF_Piperun_Stage                                        |microblaze_v10_0_1_carry_and_28                |     7|
|601   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_72                 |     7|
|602   |              \Use_MuxCy[1].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_29                |     1|
|603   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_71                 |     1|
|604   |              \Use_MuxCy[2].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_30                |     2|
|605   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_70                 |     2|
|606   |              \Use_MuxCy[3].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_31                |     4|
|607   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_69                 |     4|
|608   |              \Use_MuxCy[4].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_32                |     1|
|609   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_68                 |     1|
|610   |              \Use_MuxCy[5].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_33                |     1|
|611   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_67                 |     1|
|612   |              \Use_MuxCy[6].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_34                |     1|
|613   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_66                 |     1|
|614   |              \Use_MuxCy[7].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_35                |     1|
|615   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_65                 |     1|
|616   |              \Use_MuxCy[8].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_36                |     1|
|617   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_64                 |     1|
|618   |              \Use_MuxCy[9].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_37                |     1|
|619   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_63                 |     1|
|620   |              \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                            |microblaze_v10_0_1_MB_FDRE                     |     2|
|621   |              \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                            |microblaze_v10_0_1_MB_FDRE_38                  |     2|
|622   |              \Using_FPGA_2.ex_byte_access_i_Inst                                    |microblaze_v10_0_1_MB_FDRE_39                  |     1|
|623   |              \Using_FPGA_2.ex_doublet_access_i_Inst                                 |microblaze_v10_0_1_MB_FDRE_40                  |     1|
|624   |              \Using_FPGA_2.ex_is_load_instr_Inst                                    |microblaze_v10_0_1_MB_FDRE_41                  |     5|
|625   |              \Using_FPGA_2.ex_is_lwx_instr_Inst                                     |microblaze_v10_0_1_MB_FDRE_42                  |     2|
|626   |              \Using_FPGA_2.ex_is_swx_instr_Inst                                     |microblaze_v10_0_1_MB_FDRE_43                  |     5|
|627   |              \Using_FPGA_2.ex_load_store_instr_Inst                                 |microblaze_v10_0_1_MB_FDRE_44                  |     6|
|628   |              \Using_FPGA_2.ex_reverse_mem_access_inst                               |microblaze_v10_0_1_MB_FDRE_45                  |     5|
|629   |              \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                              |microblaze_v10_0_1_MB_FDRE_46                  |     3|
|630   |              \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                               |MB_FDR                                         |     4|
|631   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                      |microblaze_v10_0_1_MB_LUT6__parameterized3     |     2|
|632   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                      |microblaze_v10_0_1_MB_LUT6__parameterized4     |     1|
|633   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                      |microblaze_v10_0_1_MB_LUT6__parameterized7     |     1|
|634   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                      |microblaze_v10_0_1_MB_LUT6__parameterized8     |     1|
|635   |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                      |microblaze_v10_0_1_MB_LUT6__parameterized11    |     1|
|636   |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                      |microblaze_v10_0_1_MB_LUT6__parameterized12    |     2|
|637   |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                     |microblaze_v10_0_1_MB_LUT6__parameterized5     |     2|
|638   |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                     |microblaze_v10_0_1_MB_LUT6__parameterized6     |     1|
|639   |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                     |microblaze_v10_0_1_MB_LUT6__parameterized9     |     1|
|640   |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                     |microblaze_v10_0_1_MB_LUT6__parameterized10    |     1|
|641   |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                     |microblaze_v10_0_1_MB_LUT6__parameterized13    |     2|
|642   |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                     |microblaze_v10_0_1_MB_LUT6__parameterized14    |     1|
|643   |              \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                      |microblaze_v10_0_1_carry_and_47                |     1|
|644   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_62                 |     1|
|645   |              if_pc_incr_carry_and_0                                                 |microblaze_v10_0_1_carry_and_48                |     2|
|646   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_61                 |     2|
|647   |              if_pc_incr_carry_and_3                                                 |microblaze_v10_0_1_carry_and_49                |     1|
|648   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_60                 |     1|
|649   |              jump_logic_I1                                                          |jump_logic                                     |    65|
|650   |                MUXCY_JUMP_CARRY                                                     |microblaze_v10_0_1_MB_MUXCY_54                 |     3|
|651   |                MUXCY_JUMP_CARRY2                                                    |microblaze_v10_0_1_MB_MUXCY_55                 |     3|
|652   |                MUXCY_JUMP_CARRY3                                                    |microblaze_v10_0_1_MB_MUXCY_56                 |     2|
|653   |                MUXCY_JUMP_CARRY4                                                    |microblaze_v10_0_1_MB_MUXCY_57                 |     2|
|654   |                MUXCY_JUMP_CARRY5                                                    |microblaze_v10_0_1_MB_MUXCY_58                 |     1|
|655   |                MUXCY_JUMP_CARRY6                                                    |microblaze_v10_0_1_MB_MUXCY_59                 |    45|
|656   |              mem_PipeRun_carry_and                                                  |microblaze_v10_0_1_carry_and_50                |     5|
|657   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_53                 |     5|
|658   |              mem_wait_on_ready_N_carry_or                                           |microblaze_v10_0_1_carry_or_51                 |     2|
|659   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_52                 |     2|
|660   |            \Use_DBUS.DAXI_Interface_I1                                              |DAXI_interface                                 |    98|
|661   |            \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                |MB_AND2B1L                                     |     1|
|662   |            \Use_Debug_Logic.Master_Core.Debug_Perf                                  |Debug                                          |   407|
|663   |              \Serial_Dbg_Intf.SRL16E_1                                              |microblaze_v10_0_1_MB_SRL16E                   |     1|
|664   |              \Serial_Dbg_Intf.SRL16E_2                                              |microblaze_v10_0_1_MB_SRL16E__parameterized0   |     1|
|665   |              \Serial_Dbg_Intf.SRL16E_3                                              |microblaze_v10_0_1_MB_SRL16E__parameterized9   |     1|
|666   |              \Serial_Dbg_Intf.SRL16E_4                                              |microblaze_v10_0_1_MB_SRL16E__parameterized10  |     2|
|667   |              \Serial_Dbg_Intf.SRL16E_7                                              |microblaze_v10_0_1_MB_SRL16E__parameterized11  |     5|
|668   |              \Serial_Dbg_Intf.SRL16E_8                                              |microblaze_v10_0_1_MB_SRL16E__parameterized12  |     1|
|669   |              \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized1   |     1|
|670   |              \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized2   |     2|
|671   |              \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized3   |     1|
|672   |              \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized4   |     1|
|673   |              \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized5   |     1|
|674   |              \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized6   |     2|
|675   |              \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized7   |     1|
|676   |              \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized8   |     1|
|677   |              \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized37                   |     1|
|678   |              \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                                    |     1|
|679   |                \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized3                    |     1|
|680   |              \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized47                   |     3|
|681   |              \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized45                   |     2|
|682   |              \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized39                   |     1|
|683   |              \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1                    |    29|
|684   |                \sync_bits[0].sync_bit                                               |mb_sync_bit_18                                 |     3|
|685   |                \sync_bits[1].sync_bit                                               |mb_sync_bit_19                                 |     3|
|686   |                \sync_bits[2].sync_bit                                               |mb_sync_bit_20                                 |     3|
|687   |                \sync_bits[3].sync_bit                                               |mb_sync_bit_21                                 |     3|
|688   |                \sync_bits[4].sync_bit                                               |mb_sync_bit_22                                 |     3|
|689   |                \sync_bits[5].sync_bit                                               |mb_sync_bit_23                                 |     4|
|690   |                \sync_bits[6].sync_bit                                               |mb_sync_bit_24                                 |     3|
|691   |                \sync_bits[7].sync_bit                                               |mb_sync_bit_25                                 |     3|
|692   |                \sync_bits[8].sync_bit                                               |mb_sync_bit_26                                 |     2|
|693   |                \sync_bits[9].sync_bit                                               |mb_sync_bit_27                                 |     2|
|694   |              \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized43                   |     1|
|695   |              \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized35                   |     1|
|696   |              \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                                    |    23|
|697   |                \Compare[0].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_2                  |     1|
|698   |                \Compare[0].SRLC16E_I                                                |MB_SRLC16E                                     |     3|
|699   |                \Compare[1].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_3                  |     1|
|700   |                \Compare[1].SRLC16E_I                                                |MB_SRLC16E_4                                   |     1|
|701   |                \Compare[2].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_5                  |     1|
|702   |                \Compare[2].SRLC16E_I                                                |MB_SRLC16E_6                                   |     1|
|703   |                \Compare[3].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_7                  |     1|
|704   |                \Compare[3].SRLC16E_I                                                |MB_SRLC16E_8                                   |     1|
|705   |                \Compare[4].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_9                  |     1|
|706   |                \Compare[4].SRLC16E_I                                                |MB_SRLC16E_10                                  |     1|
|707   |                \Compare[5].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_11                 |     1|
|708   |                \Compare[5].SRLC16E_I                                                |MB_SRLC16E_12                                  |     1|
|709   |                \Compare[6].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_13                 |     1|
|710   |                \Compare[6].SRLC16E_I                                                |MB_SRLC16E_14                                  |     1|
|711   |                \Compare[7].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_15                 |     1|
|712   |                \Compare[7].SRLC16E_I                                                |MB_SRLC16E_16                                  |     1|
|713   |                \The_First_BreakPoints.MUXCY_Post                                    |microblaze_v10_0_1_MB_MUXCY_17                 |     5|
|714   |              sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized59                   |     2|
|715   |              sync_trig_out_0                                                        |mb_sync_bit__parameterized61                   |     3|
|716   |            instr_mux_I                                                              |instr_mux                                      |    19|
|717   |              \Mux_LD.LD_inst                                                        |mux_bus                                        |    19|
|718   |                \Mux_Loop[0].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3                      |     4|
|719   |                \Mux_Loop[10].I_MUX_LUT6                                             |MB_LUT6_2__parameterized23                     |     1|
|720   |                \Mux_Loop[11].I_MUX_LUT6                                             |MB_LUT6_2__parameterized25                     |     1|
|721   |                \Mux_Loop[12].I_MUX_LUT6                                             |MB_LUT6_2__parameterized27                     |     1|
|722   |                \Mux_Loop[13].I_MUX_LUT6                                             |MB_LUT6_2__parameterized29                     |     1|
|723   |                \Mux_Loop[14].I_MUX_LUT6                                             |MB_LUT6_2__parameterized31                     |     1|
|724   |                \Mux_Loop[15].I_MUX_LUT6                                             |MB_LUT6_2__parameterized33                     |     1|
|725   |                \Mux_Loop[1].I_MUX_LUT6                                              |MB_LUT6_2__parameterized5                      |     1|
|726   |                \Mux_Loop[2].I_MUX_LUT6                                              |MB_LUT6_2__parameterized7                      |     1|
|727   |                \Mux_Loop[3].I_MUX_LUT6                                              |MB_LUT6_2__parameterized9                      |     1|
|728   |                \Mux_Loop[4].I_MUX_LUT6                                              |MB_LUT6_2__parameterized11                     |     1|
|729   |                \Mux_Loop[5].I_MUX_LUT6                                              |MB_LUT6_2__parameterized13                     |     1|
|730   |                \Mux_Loop[6].I_MUX_LUT6                                              |MB_LUT6_2__parameterized15                     |     1|
|731   |                \Mux_Loop[7].I_MUX_LUT6                                              |MB_LUT6_2__parameterized17                     |     1|
|732   |                \Mux_Loop[8].I_MUX_LUT6                                              |MB_LUT6_2__parameterized19                     |     1|
|733   |                \Mux_Loop[9].I_MUX_LUT6                                              |MB_LUT6_2__parameterized21                     |     1|
|734   |            mem_databus_ready_sel_carry_or                                           |microblaze_v10_0_1_carry_or                    |     1|
|735   |              MUXCY_I                                                                |microblaze_v10_0_1_MB_MUXCY                    |     1|
|736   |          Reset_DFF                                                                  |mb_sync_bit                                    |     2|
|737   |          \Using_Async_Wakeup_0.Wakeup_DFF                                           |mb_sync_bit_0                                  |     3|
|738   |          \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_1                                  |     2|
|739   |    microblaze_0_axi_periph                                                          |DebUART_microblaze_0_axi_periph_0              |   305|
|740   |      xbar                                                                           |DebUART_xbar_0                                 |   305|
|741   |        inst                                                                         |axi_crossbar_v2_1_12_axi_crossbar              |   305|
|742   |          \gen_sasd.crossbar_sasd_0                                                  |axi_crossbar_v2_1_12_crossbar_sasd             |   305|
|743   |            addr_arbiter_inst                                                        |axi_crossbar_v2_1_12_addr_arbiter_sasd         |   118|
|744   |            \gen_decerr.decerr_slave_inst                                            |axi_crossbar_v2_1_12_decerr_slave              |    17|
|745   |            reg_slice_r                                                              |axi_register_slice_v2_1_11_axic_register_slice |   147|
|746   |            splitter_ar                                                              |axi_crossbar_v2_1_12_splitter__parameterized0  |     6|
|747   |            splitter_aw                                                              |axi_crossbar_v2_1_12_splitter                  |     9|
|748   |    rst_clk_wiz_1_100M                                                               |DebUART_rst_clk_wiz_1_100M_0                   |    66|
|749   |      U0                                                                             |proc_sys_reset                                 |    66|
|750   |        EXT_LPF                                                                      |lpf                                            |    23|
|751   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                 |cdc_sync__parameterized1                       |     6|
|752   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                 |cdc_sync__parameterized0                       |     6|
|753   |        SEQ                                                                          |sequence_psr                                   |    38|
|754   |          SEQ_COUNTER                                                                |upcnt_n                                        |    13|
|755   |    sort_0                                                                           |DebUART_sort_0_1                               |  1689|
|756   |    xlconcat_0                                                                       |DebUART_xlconcat_0_0                           |     0|
|757   |    xlconcat_2                                                                       |DebUART_xlconcat_2_0                           |     0|
|758   |    xlconstant_0                                                                     |DebUART_xlconstant_0_1                         |     0|
|759   |    xlconstant_1                                                                     |DebUART_xlconstant_1_0                         |     0|
|760   |    xlconstant_2                                                                     |DebUART_xlconstant_2_0                         |     0|
|761   |    xlconstant_3                                                                     |DebUART_xlconstant_3_0                         |     0|
|762   |    xlconstant_4                                                                     |DebUART_xlconstant_4_0                         |     0|
|763   |    xlslice_0                                                                        |DebUART_xlslice_0_1                            |     0|
|764   |    xlslice_1                                                                        |DebUART_xlslice_0_2                            |     0|
|765   |    xlslice_2                                                                        |DebUART_xlslice_1_0                            |     0|
|766   |    xlslice_3                                                                        |DebUART_xlslice_3_0                            |     0|
|767   |    xlslice_4                                                                        |DebUART_xlslice_4_0                            |     0|
|768   |    xlslice_5                                                                        |DebUART_xlslice_5_0                            |     0|
|769   |    microblaze_0_local_memory                                                        |microblaze_0_local_memory_imp_6YEPYU           |    21|
|770   |      dlmb_bram_if_cntlr                                                             |DebUART_dlmb_bram_if_cntlr_0                   |     8|
|771   |        U0                                                                           |lmb_bram_if_cntlr                              |     8|
|772   |      dlmb_v10                                                                       |DebUART_dlmb_v10_0                             |     1|
|773   |        U0                                                                           |lmb_v10__1                                     |     1|
|774   |      ilmb_bram_if_cntlr                                                             |DebUART_ilmb_bram_if_cntlr_0                   |     7|
|775   |        U0                                                                           |lmb_bram_if_cntlr__parameterized1              |     7|
|776   |      ilmb_v10                                                                       |DebUART_ilmb_v10_0                             |     1|
|777   |        U0                                                                           |lmb_v10                                        |     1|
|778   |      lmb_bram                                                                       |DebUART_lmb_bram_0                             |     4|
|779   |        U0                                                                           |blk_mem_gen_v8_3_5__parameterized2             |     4|
|780   |          inst_blk_mem_gen                                                           |blk_mem_gen_v8_3_5_synth__parameterized0       |     4|
|781   |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                   |blk_mem_gen_top__parameterized0                |     4|
|782   |              \valid.cstr                                                            |blk_mem_gen_generic_cstr__parameterized0       |     4|
|783   |                \ramloop[0].ram.r                                                    |blk_mem_gen_prim_width__parameterized0         |     1|
|784   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized0       |     1|
|785   |                \ramloop[1].ram.r                                                    |blk_mem_gen_prim_width__parameterized1         |     1|
|786   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized1       |     1|
|787   |                \ramloop[2].ram.r                                                    |blk_mem_gen_prim_width__parameterized2         |     1|
|788   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized2       |     1|
|789   |                \ramloop[3].ram.r                                                    |blk_mem_gen_prim_width__parameterized3         |     1|
|790   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized3       |     1|
+------+-------------------------------------------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:05 ; elapsed = 00:03:20 . Memory (MB): peak = 918.012 ; gain = 707.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16765 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:02:49 . Memory (MB): peak = 918.012 ; gain = 507.613
Synthesis Optimization Complete : Time (s): cpu = 00:03:05 ; elapsed = 00:03:20 . Memory (MB): peak = 918.012 ; gain = 707.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 773 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 479 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 303 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRL16 => SRL16E: 1 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
900 Infos, 202 Warnings, 123 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:02 ; elapsed = 00:03:08 . Memory (MB): peak = 918.012 ; gain = 646.859
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Documents/GitHub/CR/ProjectCR/brum2/synth_1/DebUART_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 918.012 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 07 13:38:50 2017...
