<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/os_cpu/linux_s390/orderAccess_linux_s390.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre> 1 /*
 2  * Copyright (c) 2016, 2019, Oracle and/or its affiliates. All rights reserved.
<a name="1" id="anc1"></a><span class="line-modified"> 3  * Copyright (c) 2016 SAP SE. All rights reserved.</span>
 4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 5  *
 6  * This code is free software; you can redistribute it and/or modify it
 7  * under the terms of the GNU General Public License version 2 only, as
 8  * published by the Free Software Foundation.
 9  *
10  * This code is distributed in the hope that it will be useful, but WITHOUT
11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
13  * version 2 for more details (a copy is included in the LICENSE file that
14  * accompanied this code).
15  *
16  * You should have received a copy of the GNU General Public License version
17  * 2 along with this work; if not, write to the Free Software Foundation,
18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
19  *
20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
21  * or visit www.oracle.com if you need additional information or have any
22  * questions.
23  *
24  */
25 
26 #ifndef OS_CPU_LINUX_S390_ORDERACCESS_LINUX_S390_HPP
27 #define OS_CPU_LINUX_S390_ORDERACCESS_LINUX_S390_HPP
28 
29 // Included in orderAccess.hpp header file.
30 
<a name="2" id="anc2"></a><span class="line-modified">31 #include &quot;vm_version_s390.hpp&quot;</span>
32 
33 // Implementation of class OrderAccess.
34 
35 //
36 // machine barrier instructions:
37 //
38 //   - z_sync            two-way memory barrier, aka fence
39 //
40 // semantic barrier instructions:
41 // (as defined in orderAccess.hpp)
42 //
43 //   - z_release         orders Store|Store,    (maps to compiler barrier)
44 //                               Load|Store
45 //   - z_acquire         orders  Load|Store,    (maps to compiler barrier)
46 //                               Load|Load
47 //   - z_fence           orders Store|Store,    (maps to z_sync)
48 //                               Load|Store,
49 //                               Load|Load,
50 //                              Store|Load
51 //
52 
53 
54 // Only load-after-store-order is not guaranteed on z/Architecture, i.e. only &#39;fence&#39;
55 // is needed.
56 
57 // A compiler barrier, forcing the C++ compiler to invalidate all memory assumptions.
58 #define inlasm_compiler_barrier() __asm__ volatile (&quot;&quot; : : : &quot;memory&quot;);
59 // &quot;bcr 15, 0&quot; is used as two way memory barrier.
60 #define inlasm_zarch_sync() __asm__ __volatile__ (&quot;bcr 15, 0&quot; : : : &quot;memory&quot;);
61 
62 // Release and acquire are empty on z/Architecture, but potential
63 // optimizations of gcc must be forbidden by OrderAccess::release and
64 // OrderAccess::acquire.
65 #define inlasm_zarch_release() inlasm_compiler_barrier()
66 #define inlasm_zarch_acquire() inlasm_compiler_barrier()
67 #define inlasm_zarch_fence()   inlasm_zarch_sync()
68 
69 inline void OrderAccess::loadload()   { inlasm_compiler_barrier(); }
70 inline void OrderAccess::storestore() { inlasm_compiler_barrier(); }
71 inline void OrderAccess::loadstore()  { inlasm_compiler_barrier(); }
72 inline void OrderAccess::storeload()  { inlasm_zarch_sync(); }
73 
74 inline void OrderAccess::acquire()    { inlasm_zarch_acquire(); }
75 inline void OrderAccess::release()    { inlasm_zarch_release(); }
76 inline void OrderAccess::fence()      { inlasm_zarch_sync(); }
<a name="3" id="anc3"></a><span class="line-modified">77 </span>
<span class="line-removed">78 template&lt;size_t byte_size&gt;</span>
<span class="line-removed">79 struct OrderAccess::PlatformOrderedLoad&lt;byte_size, X_ACQUIRE&gt;</span>
<span class="line-removed">80 {</span>
<span class="line-removed">81   template &lt;typename T&gt;</span>
<span class="line-removed">82   T operator()(const volatile T* p) const { T t = *p; inlasm_zarch_acquire(); return t; }</span>
<span class="line-removed">83 };</span>
84 
85 #undef inlasm_compiler_barrier
86 #undef inlasm_zarch_sync
87 #undef inlasm_zarch_release
88 #undef inlasm_zarch_acquire
89 #undef inlasm_zarch_fence
90 
91 #endif // OS_CPU_LINUX_S390_ORDERACCESS_LINUX_S390_HPP
<a name="4" id="anc4"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="4" type="hidden" />
</body>
</html>