 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:12:08 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_HVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX1_HVT)        0.64       0.64 f
  U483/Y (NBUFFX2_HVT)                     0.44       1.08 f
  U482/Y (INVX0_HVT)                       0.34       1.41 r
  U627/Y (AO22X1_HVT)                      0.58       1.99 r
  intadd_15/U64/CO (FADDX1_HVT)            0.50       2.49 r
  intadd_15/U63/CO (FADDX1_HVT)            0.51       3.01 r
  intadd_15/U62/CO (FADDX1_HVT)            0.51       3.52 r
  intadd_15/U61/CO (FADDX1_HVT)            0.51       4.03 r
  intadd_15/U60/CO (FADDX1_HVT)            0.51       4.54 r
  intadd_15/U59/CO (FADDX1_HVT)            0.51       5.06 r
  intadd_15/U58/CO (FADDX1_HVT)            0.51       5.57 r
  intadd_15/U57/CO (FADDX1_HVT)            0.51       6.08 r
  intadd_15/U56/CO (FADDX1_HVT)            0.51       6.59 r
  intadd_15/U55/CO (FADDX1_HVT)            0.51       7.10 r
  intadd_15/U54/CO (FADDX1_HVT)            0.51       7.62 r
  intadd_15/U53/CO (FADDX1_HVT)            0.51       8.13 r
  intadd_15/U52/CO (FADDX1_HVT)            0.51       8.64 r
  intadd_15/U51/CO (FADDX1_HVT)            0.51       9.15 r
  intadd_15/U50/CO (FADDX1_HVT)            0.51       9.67 r
  intadd_15/U49/CO (FADDX1_HVT)            0.51      10.18 r
  intadd_15/U48/CO (FADDX1_HVT)            0.51      10.69 r
  intadd_15/U47/CO (FADDX1_HVT)            0.51      11.20 r
  intadd_15/U46/CO (FADDX1_HVT)            0.51      11.71 r
  intadd_15/U45/CO (FADDX1_HVT)            0.51      12.23 r
  intadd_15/U44/CO (FADDX1_HVT)            0.51      12.74 r
  intadd_15/U43/CO (FADDX1_HVT)            0.51      13.25 r
  intadd_15/U42/CO (FADDX1_HVT)            0.51      13.76 r
  intadd_15/U41/CO (FADDX1_HVT)            0.51      14.28 r
  intadd_15/U40/CO (FADDX1_HVT)            0.51      14.79 r
  intadd_15/U39/CO (FADDX1_HVT)            0.51      15.30 r
  intadd_15/U38/CO (FADDX1_HVT)            0.51      15.81 r
  intadd_15/U37/CO (FADDX1_HVT)            0.51      16.32 r
  intadd_15/U36/CO (FADDX1_HVT)            0.51      16.84 r
  intadd_15/U35/CO (FADDX1_HVT)            0.51      17.35 r
  intadd_15/U34/CO (FADDX1_HVT)            0.51      17.86 r
  intadd_15/U33/CO (FADDX1_HVT)            0.51      18.37 r
  intadd_15/U32/CO (FADDX1_HVT)            0.51      18.89 r
  intadd_15/U31/CO (FADDX1_HVT)            0.51      19.40 r
  intadd_15/U30/CO (FADDX1_HVT)            0.51      19.91 r
  intadd_15/U29/CO (FADDX1_HVT)            0.51      20.42 r
  intadd_15/U28/CO (FADDX1_HVT)            0.51      20.93 r
  intadd_15/U27/CO (FADDX1_HVT)            0.51      21.45 r
  intadd_15/U26/CO (FADDX1_HVT)            0.51      21.96 r
  intadd_15/U25/CO (FADDX1_HVT)            0.51      22.47 r
  intadd_15/U24/CO (FADDX1_HVT)            0.51      22.98 r
  intadd_15/U23/CO (FADDX1_HVT)            0.51      23.50 r
  intadd_15/U22/CO (FADDX1_HVT)            0.51      24.01 r
  intadd_15/U21/CO (FADDX1_HVT)            0.51      24.52 r
  intadd_15/U20/CO (FADDX1_HVT)            0.51      25.03 r
  intadd_15/U19/CO (FADDX1_HVT)            0.51      25.54 r
  intadd_15/U18/CO (FADDX1_HVT)            0.51      26.06 r
  intadd_15/U17/CO (FADDX1_HVT)            0.51      26.57 r
  intadd_15/U16/CO (FADDX1_HVT)            0.51      27.08 r
  intadd_15/U15/CO (FADDX1_HVT)            0.51      27.59 r
  intadd_15/U14/CO (FADDX1_HVT)            0.51      28.10 r
  intadd_15/U13/CO (FADDX1_HVT)            0.51      28.62 r
  intadd_15/U12/CO (FADDX1_HVT)            0.51      29.13 r
  intadd_15/U11/CO (FADDX1_HVT)            0.51      29.64 r
  intadd_15/U10/CO (FADDX1_HVT)            0.51      30.15 r
  intadd_15/U9/CO (FADDX1_HVT)             0.51      30.67 r
  intadd_15/U8/CO (FADDX1_HVT)             0.51      31.18 r
  intadd_15/U7/CO (FADDX1_HVT)             0.51      31.69 r
  intadd_15/U6/CO (FADDX1_HVT)             0.51      32.20 r
  intadd_15/U5/CO (FADDX1_HVT)             0.51      32.71 r
  intadd_15/U4/CO (FADDX1_HVT)             0.51      33.23 r
  intadd_15/U3/CO (FADDX1_HVT)             0.51      33.74 r
  intadd_15/U2/CO (FADDX1_HVT)             0.49      34.23 r
  U479/Y (XOR2X1_HVT)                      0.62      34.85 f
  U698/SO (HADDX1_HVT)                     0.53      35.38 r
  U700/Y (AO22X1_HVT)                      0.32      35.69 r
  U701/Y (OR2X1_HVT)                       0.25      35.94 r
  Delay3_out1_reg[63]/D (DFFX1_HVT)        0.00      35.94 r
  data arrival time                                  35.94

  clock clk (rise edge)                  110.00     110.00
  clock network delay (ideal)              0.00     110.00
  Delay3_out1_reg[63]/CLK (DFFX1_HVT)      0.00     110.00 r
  library setup time                      -0.37     109.63
  data required time                                109.63
  -----------------------------------------------------------
  data required time                                109.63
  data arrival time                                 -35.94
  -----------------------------------------------------------
  slack (MET)                                        73.69


1
