--IP Functional Simulation Model
--VERSION_BEGIN 14.0 cbx_mgl 2014:06:17:18:10:38:SJ cbx_simgen 2014:06:17:18:06:03:SJ  VERSION_END


-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Altera disclaims all warranties of any kind).


--synopsys translate_off

--synthesis_resources = lut 38 mux21 41 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo IS 
	 PORT 
	 ( 
		 clk	:	IN  STD_LOGIC;
		 in_data	:	IN  STD_LOGIC_VECTOR (17 DOWNTO 0);
		 in_ready	:	OUT  STD_LOGIC;
		 in_valid	:	IN  STD_LOGIC;
		 out_data	:	OUT  STD_LOGIC_VECTOR (17 DOWNTO 0);
		 out_ready	:	IN  STD_LOGIC;
		 out_valid	:	OUT  STD_LOGIC;
		 reset	:	IN  STD_LOGIC
	 ); 
 END fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo;

 ARCHITECTURE RTL OF fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_0_123q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_10_106q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_11_105q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_12_104q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_13_103q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_14_102q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_15_101q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_16_100q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_17_99q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_1_115q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_2_114q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_3_113q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_4_112q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_5_111q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_6_110q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_7_109q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_8_108q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_9_107q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_0_126q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_1_187q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nl_w22w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w1w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_0_98q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_10_88q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_11_87q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_12_86q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_13_85q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_14_84q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_15_83q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_16_82q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_17_81q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_1_97q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_2_96q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_3_95q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_4_94q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_5_93q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_6_92q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_7_91q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_8_90q	:	STD_LOGIC := '0';
	 SIGNAL	fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_9_89q	:	STD_LOGIC := '0';
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_45m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_46m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_47m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_48m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_49m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_50m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_51m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_52m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_53m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_54m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_55m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_56m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_57m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_58m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_59m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_60m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_61m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_62m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_0_341m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_120m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_121m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_124m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_1_342m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_0_149m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_10_139m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_11_138m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_12_137m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_13_136m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_14_135m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_15_134m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_16_133m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_17_132m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_1_148m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_2_147m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_3_146m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_4_145m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_5_144m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_6_143m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_7_142m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_8_141m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_9_140m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_w_lg_in_valid47w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_reset42w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w21w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always0_44_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always2_119_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_empty_129_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_read_116_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_write_118_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
 BEGIN

	wire_w_lg_in_valid47w(0) <= NOT in_valid;
	wire_w_lg_reset42w(0) <= NOT reset;
	wire_w21w(0) <= NOT s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_empty_129_dataout;
	in_ready <= wire_nl_w1w(0);
	out_data <= ( wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_17_132m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_16_133m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_15_134m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_14_135m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_13_136m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_12_137m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_11_138m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_10_139m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_9_140m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_8_141m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_7_142m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_6_143m_dataout
 & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_5_144m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_4_145m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_3_146m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_2_147m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_1_148m_dataout & wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_0_149m_dataout);
	out_valid <= wire_w21w(0);
	s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always0_44_dataout <= (s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_read_116_dataout OR wire_nl_w22w(0));
	s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always2_119_dataout <= (s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_read_116_dataout XOR s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_write_118_dataout);
	s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout <= (in_valid AND wire_nl_w22w(0));
	s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_empty_129_dataout <= (wire_w_lg_in_valid47w(0) AND wire_nl_w22w(0));
	s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_read_116_dataout <= (wire_w21w(0) AND (out_ready OR s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_empty_129_dataout));
	s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_write_118_dataout <= (in_valid AND wire_nl_w1w(0));
	s_wire_vcc <= '1';
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_0_123q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_10_106q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_11_105q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_12_104q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_13_103q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_14_102q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_15_101q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_16_100q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_17_99q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_1_115q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_2_114q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_3_113q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_4_112q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_5_111q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_6_110q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_7_109q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_8_108q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_9_107q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_0_126q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_1_187q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_0_123q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_62m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_10_106q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_52m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_11_105q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_51m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_12_104q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_50m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_13_103q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_49m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_14_102q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_48m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_15_101q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_47m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_16_100q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_46m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_17_99q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_45m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_1_115q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_61m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_2_114q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_60m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_3_113q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_59m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_4_112q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_58m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_5_111q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_57m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_6_110q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_56m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_7_109q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_55m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_8_108q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_54m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_9_107q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_53m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_0_126q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_0_341m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_1_187q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_1_342m_dataout;
		END IF;
	END PROCESS;
	wire_nl_w22w(0) <= NOT fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_0_126q;
	wire_nl_w1w(0) <= NOT fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_1_187q;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_0_98q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_10_88q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_11_87q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_12_86q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_13_85q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_14_84q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_15_83q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_16_82q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_17_81q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_1_97q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_2_96q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_3_95q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_4_94q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_5_93q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_6_92q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_7_91q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_8_90q <= '0';
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_9_89q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
			IF (s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always0_44_dataout = '1') THEN
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_0_98q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_62m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_10_88q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_52m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_11_87q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_51m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_12_86q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_50m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_13_85q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_49m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_14_84q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_48m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_15_83q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_47m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_16_82q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_46m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_17_81q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_45m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_1_97q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_61m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_2_96q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_60m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_3_95q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_59m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_4_94q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_58m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_5_93q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_57m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_6_92q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_56m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_7_91q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_55m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_8_90q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_54m_dataout;
				fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_9_89q <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_53m_dataout;
			END IF;
		END IF;
	END PROCESS;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_45m_dataout <= in_data(17) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_17_99q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_46m_dataout <= in_data(16) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_16_100q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_47m_dataout <= in_data(15) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_15_101q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_48m_dataout <= in_data(14) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_14_102q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_49m_dataout <= in_data(13) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_13_103q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_50m_dataout <= in_data(12) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_12_104q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_51m_dataout <= in_data(11) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_11_105q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_52m_dataout <= in_data(10) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_10_106q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_53m_dataout <= in_data(9) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_9_107q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_54m_dataout <= in_data(8) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_8_108q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_55m_dataout <= in_data(7) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_7_109q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_56m_dataout <= in_data(6) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_6_110q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_57m_dataout <= in_data(5) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_5_111q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_58m_dataout <= in_data(4) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_4_112q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_59m_dataout <= in_data(3) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_3_113q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_60m_dataout <= in_data(2) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_2_114q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_61m_dataout <= in_data(1) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_1_115q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_62m_dataout <= in_data(0) WHEN wire_nl_w1w(0) = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_1_0_123q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_0_341m_dataout <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_121m_dataout WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always2_119_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_0_126q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_120m_dataout <= fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_1_187q WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_read_116_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_0_126q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_121m_dataout <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_120m_dataout OR s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_write_118_dataout;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_124m_dataout <= fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_0_126q AND s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_write_118_dataout;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_1_342m_dataout <= wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_124m_dataout WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always2_119_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_used_1_187q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_0_149m_dataout <= in_data(0) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_0_98q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_10_139m_dataout <= in_data(10) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_10_88q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_11_138m_dataout <= in_data(11) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_11_87q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_12_137m_dataout <= in_data(12) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_12_86q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_13_136m_dataout <= in_data(13) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_13_85q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_14_135m_dataout <= in_data(14) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_14_84q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_15_134m_dataout <= in_data(15) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_15_83q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_16_133m_dataout <= in_data(16) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_16_82q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_17_132m_dataout <= in_data(17) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_17_81q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_1_148m_dataout <= in_data(1) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_1_97q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_2_147m_dataout <= in_data(2) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_2_96q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_3_146m_dataout <= in_data(3) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_3_95q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_4_145m_dataout <= in_data(4) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_4_94q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_5_144m_dataout <= in_data(5) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_5_93q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_6_143m_dataout <= in_data(6) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_6_92q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_7_142m_dataout <= in_data(7) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_7_91q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_8_141m_dataout <= in_data(8) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_8_90q;
	wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_out_data_9_140m_dataout <= in_data(9) WHEN s_wire_fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_always4_131_dataout = '1'  ELSE fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo_altera_avalon_sc_fifo_onchip_memory_nios_arm_s1_agent_rdata_fifo_mem_0_9_89q;

 END RTL; --fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo
--synopsys translate_on
--VALID FILE
