Analysis & Synthesis report for rtl_top_test
Tue Apr 15 18:31:34 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|v_state
 12. State Machine - |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|h_state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated
 20. Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1|altsyncram:altsyncram_component|altsyncram_md92:auto_generated
 21. Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2|altsyncram:altsyncram_component|altsyncram_rd92:auto_generated
 22. Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3|altsyncram:altsyncram_component|altsyncram_gg92:auto_generated
 23. Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4|altsyncram:altsyncram_component|altsyncram_7h92:auto_generated
 24. Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5|altsyncram:altsyncram_component|altsyncram_kmg1:auto_generated
 25. Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6|altsyncram:altsyncram_component|altsyncram_tig1:auto_generated
 26. Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7|altsyncram:altsyncram_component|altsyncram_rfg1:auto_generated
 27. Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8|altsyncram:altsyncram_component|altsyncram_4cg1:auto_generated
 28. Source assignments for rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank0|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated
 29. Source assignments for rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank1|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated
 30. Source assignments for rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank2|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated
 31. Source assignments for rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank3|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated
 32. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i
 33. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i
 34. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw
 44. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank0|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank1|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank2|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank3|altsyncram:altsyncram_component
 48. altsyncram Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem"
 50. Port Connectivity Checks: "rtl_top:u_rtl_top|proc:processor_i"
 51. Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8"
 52. Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7"
 53. Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6"
 54. Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5"
 55. Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4"
 56. Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3"
 57. Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2"
 58. Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1"
 59. Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0"
 60. Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i"
 61. Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|vga_pll:pll"
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Apr 15 18:31:34 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; rtl_top_test                                   ;
; Top-level Entity Name           ; rtl_top_test                                   ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 2676                                           ;
; Total pins                      ; 139                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 541,832                                        ;
; Total DSP Blocks                ; 4                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; rtl_top_test       ; rtl_top_test       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+---------------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+---------------------------------------------+---------------------------------------------------------------------------------+---------+
; keyboard/keyboard_controller.sv  ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/keyboard/keyboard_controller.sv                    ;         ;
; ppu/vga_pll.v                    ; yes             ; User Wizard-Generated File                  ; I:/ece554/Battleship/Verilog/ppu/vga_pll.v                                      ; vga_pll ;
; ppu/vga_pll/vga_pll_0002.v       ; yes             ; User Verilog HDL File                       ; I:/ece554/Battleship/Verilog/ppu/vga_pll/vga_pll_0002.v                         ; vga_pll ;
; ppu/VGA_Controller.v             ; yes             ; User Verilog HDL File                       ; I:/ece554/Battleship/Verilog/ppu/VGA_Controller.v                               ;         ;
; ppu/ship5_rom.v                  ; yes             ; User Wizard-Generated File                  ; I:/ece554/Battleship/Verilog/ppu/ship5_rom.v                                    ;         ;
; ppu/ship4_rom.v                  ; yes             ; User Wizard-Generated File                  ; I:/ece554/Battleship/Verilog/ppu/ship4_rom.v                                    ;         ;
; ppu/ship3_rom.v                  ; yes             ; User Wizard-Generated File                  ; I:/ece554/Battleship/Verilog/ppu/ship3_rom.v                                    ;         ;
; ppu/ship2_rom.v                  ; yes             ; User Wizard-Generated File                  ; I:/ece554/Battleship/Verilog/ppu/ship2_rom.v                                    ;         ;
; ppu/ppu_top.sv                   ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/ppu/ppu_top.sv                                     ;         ;
; ppu/ppu.sv                       ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/ppu/ppu.sv                                         ;         ;
; ppu/miss_ship_rom.v              ; yes             ; User Wizard-Generated File                  ; I:/ece554/Battleship/Verilog/ppu/miss_ship_rom.v                                ;         ;
; ppu/miss_player_rom.v            ; yes             ; User Wizard-Generated File                  ; I:/ece554/Battleship/Verilog/ppu/miss_player_rom.v                              ;         ;
; ppu/hit_ship_rom.v               ; yes             ; User Wizard-Generated File                  ; I:/ece554/Battleship/Verilog/ppu/hit_ship_rom.v                                 ;         ;
; ppu/hit_player_rom.v             ; yes             ; User Wizard-Generated File                  ; I:/ece554/Battleship/Verilog/ppu/hit_player_rom.v                               ;         ;
; ppu/board_rom.v                  ; yes             ; User Wizard-Generated File                  ; I:/ece554/Battleship/Verilog/ppu/board_rom.v                                    ;         ;
; processor/registerfile.sv        ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/processor/registerfile.sv                          ;         ;
; processor/proc.sv                ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/processor/proc.sv                                  ;         ;
; processor/placeholder_mem.sv     ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/processor/placeholder_mem.sv                       ;         ;
; processor/memory.sv              ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/processor/memory.sv                                ;         ;
; processor/instruction_decoder.sv ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/processor/instruction_decoder.sv                   ;         ;
; processor/hazard.sv              ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/processor/hazard.sv                                ;         ;
; processor/forwarding.sv          ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/processor/forwarding.sv                            ;         ;
; processor/fetch.sv               ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/processor/fetch.sv                                 ;         ;
; processor/execute.sv             ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/processor/execute.sv                               ;         ;
; processor/dmembank.v             ; yes             ; User Wizard-Generated File                  ; I:/ece554/Battleship/Verilog/processor/dmembank.v                               ;         ;
; processor/decode.sv              ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/processor/decode.sv                                ;         ;
; processor/data_memory_wrapper.sv ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/processor/data_memory_wrapper.sv                   ;         ;
; processor/branch_ctrl.sv         ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/processor/branch_ctrl.sv                           ;         ;
; processor/alu.sv                 ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/processor/alu.sv                                   ;         ;
; rtl_top_test.v                   ; yes             ; User Verilog HDL File                       ; I:/ece554/Battleship/Verilog/rtl_top_test.v                                     ;         ;
; rtl_top.sv                       ; yes             ; User SystemVerilog HDL File                 ; I:/ece554/Battleship/Verilog/rtl_top.sv                                         ;         ;
; processor/proc_ppu_int.hex       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; I:/ece554/Battleship/Verilog/processor/proc_ppu_int.hex                         ;         ;
; altera_pll.v                     ; yes             ; Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ijg1.tdf           ; yes             ; Auto-Generated Megafunction                 ; I:/ece554/Battleship/Verilog/db/altsyncram_ijg1.tdf                             ;         ;
; ppu/board_nes.mif                ; yes             ; Auto-Found Memory Initialization File       ; I:/ece554/Battleship/Verilog/ppu/board_nes.mif                                  ;         ;
; db/decode_11a.tdf                ; yes             ; Auto-Generated Megafunction                 ; I:/ece554/Battleship/Verilog/db/decode_11a.tdf                                  ;         ;
; db/mux_ofb.tdf                   ; yes             ; Auto-Generated Megafunction                 ; I:/ece554/Battleship/Verilog/db/mux_ofb.tdf                                     ;         ;
; db/altsyncram_md92.tdf           ; yes             ; Auto-Generated Megafunction                 ; I:/ece554/Battleship/Verilog/db/altsyncram_md92.tdf                             ;         ;
; ppu/ship_2.mif                   ; yes             ; Auto-Found Memory Initialization File       ; I:/ece554/Battleship/Verilog/ppu/ship_2.mif                                     ;         ;
; db/altsyncram_rd92.tdf           ; yes             ; Auto-Generated Megafunction                 ; I:/ece554/Battleship/Verilog/db/altsyncram_rd92.tdf                             ;         ;
; ppu/ship_3.mif                   ; yes             ; Auto-Found Memory Initialization File       ; I:/ece554/Battleship/Verilog/ppu/ship_3.mif                                     ;         ;
; db/altsyncram_gg92.tdf           ; yes             ; Auto-Generated Megafunction                 ; I:/ece554/Battleship/Verilog/db/altsyncram_gg92.tdf                             ;         ;
; ppu/ship_4.mif                   ; yes             ; Auto-Found Memory Initialization File       ; I:/ece554/Battleship/Verilog/ppu/ship_4.mif                                     ;         ;
; db/altsyncram_7h92.tdf           ; yes             ; Auto-Generated Megafunction                 ; I:/ece554/Battleship/Verilog/db/altsyncram_7h92.tdf                             ;         ;
; ppu/ship_5.mif                   ; yes             ; Auto-Found Memory Initialization File       ; I:/ece554/Battleship/Verilog/ppu/ship_5.mif                                     ;         ;
; db/altsyncram_kmg1.tdf           ; yes             ; Auto-Generated Megafunction                 ; I:/ece554/Battleship/Verilog/db/altsyncram_kmg1.tdf                             ;         ;
; ppu/miss_player.mif              ; yes             ; Auto-Found Memory Initialization File       ; I:/ece554/Battleship/Verilog/ppu/miss_player.mif                                ;         ;
; db/altsyncram_tig1.tdf           ; yes             ; Auto-Generated Megafunction                 ; I:/ece554/Battleship/Verilog/db/altsyncram_tig1.tdf                             ;         ;
; ppu/hit_player.mif               ; yes             ; Auto-Found Memory Initialization File       ; I:/ece554/Battleship/Verilog/ppu/hit_player.mif                                 ;         ;
; db/altsyncram_rfg1.tdf           ; yes             ; Auto-Generated Megafunction                 ; I:/ece554/Battleship/Verilog/db/altsyncram_rfg1.tdf                             ;         ;
; ppu/miss_ship.mif                ; yes             ; Auto-Found Memory Initialization File       ; I:/ece554/Battleship/Verilog/ppu/miss_ship.mif                                  ;         ;
; db/altsyncram_4cg1.tdf           ; yes             ; Auto-Generated Megafunction                 ; I:/ece554/Battleship/Verilog/db/altsyncram_4cg1.tdf                             ;         ;
; ppu/hit_ship.mif                 ; yes             ; Auto-Found Memory Initialization File       ; I:/ece554/Battleship/Verilog/ppu/hit_ship.mif                                   ;         ;
; db/altsyncram_70n1.tdf           ; yes             ; Auto-Generated Megafunction                 ; I:/ece554/Battleship/Verilog/db/altsyncram_70n1.tdf                             ;         ;
+----------------------------------+-----------------+---------------------------------------------+---------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2030           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2294           ;
;     -- 7 input functions                    ; 16             ;
;     -- 6 input functions                    ; 973            ;
;     -- 5 input functions                    ; 471            ;
;     -- 4 input functions                    ; 395            ;
;     -- <=3 input functions                  ; 439            ;
;                                             ;                ;
; Dedicated logic registers                   ; 2676           ;
;                                             ;                ;
; I/O pins                                    ; 139            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 541832         ;
;                                             ;                ;
; Total DSP Blocks                            ; 4              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2578           ;
; Total fan-out                               ; 23828          ;
; Average fan-out                             ; 4.40           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                      ; Entity Name         ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |rtl_top_test                                         ; 2294 (1)            ; 2676 (0)                  ; 541832            ; 4          ; 139  ; 0            ; |rtl_top_test                                                                                                                                                            ; rtl_top_test        ; work         ;
;    |rtl_top:u_rtl_top|                                ; 2293 (6)            ; 2676 (18)                 ; 541832            ; 4          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top                                                                                                                                          ; rtl_top             ; work         ;
;       |keyboard:DUT|                                  ; 27 (27)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|keyboard:DUT                                                                                                                             ; keyboard            ; work         ;
;       |ppu_top:ppu_top_i|                             ; 1147 (0)            ; 1606 (0)                  ; 279688            ; 4          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i                                                                                                                        ; ppu_top             ; work         ;
;          |PPU:ppu_i|                                  ; 1147 (1023)         ; 1606 (1549)               ; 279688            ; 4          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i                                                                                                              ; PPU                 ; work         ;
;             |board_rom:rom0|                          ; 3 (0)               ; 2 (0)                     ; 239432            ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0                                                                                               ; board_rom           ; work         ;
;                |altsyncram:altsyncram_component|      ; 3 (0)               ; 2 (0)                     ; 239432            ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0|altsyncram:altsyncram_component                                                               ; altsyncram          ; work         ;
;                   |altsyncram_ijg1:auto_generated|    ; 3 (0)               ; 2 (2)                     ; 239432            ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated                                ; altsyncram_ijg1     ; work         ;
;                      |decode_11a:rden_decode|         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated|decode_11a:rden_decode         ; decode_11a          ; work         ;
;             |hit_player_rom:rom6|                     ; 0 (0)               ; 0 (0)                     ; 2312              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6                                                                                          ; hit_player_rom      ; work         ;
;                |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 2312              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6|altsyncram:altsyncram_component                                                          ; altsyncram          ; work         ;
;                   |altsyncram_tig1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2312              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6|altsyncram:altsyncram_component|altsyncram_tig1:auto_generated                           ; altsyncram_tig1     ; work         ;
;             |hit_ship_rom:rom8|                       ; 0 (0)               ; 0 (0)                     ; 2312              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8                                                                                            ; hit_ship_rom        ; work         ;
;                |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 2312              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8|altsyncram:altsyncram_component                                                            ; altsyncram          ; work         ;
;                   |altsyncram_4cg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2312              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8|altsyncram:altsyncram_component|altsyncram_4cg1:auto_generated                             ; altsyncram_4cg1     ; work         ;
;             |miss_player_rom:rom5|                    ; 0 (0)               ; 0 (0)                     ; 2312              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5                                                                                         ; miss_player_rom     ; work         ;
;                |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 2312              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5|altsyncram:altsyncram_component                                                         ; altsyncram          ; work         ;
;                   |altsyncram_kmg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2312              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5|altsyncram:altsyncram_component|altsyncram_kmg1:auto_generated                          ; altsyncram_kmg1     ; work         ;
;             |miss_ship_rom:rom7|                      ; 0 (0)               ; 0 (0)                     ; 2312              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7                                                                                           ; miss_ship_rom       ; work         ;
;                |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 2312              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7|altsyncram:altsyncram_component                                                           ; altsyncram          ; work         ;
;                   |altsyncram_rfg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2312              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7|altsyncram:altsyncram_component|altsyncram_rfg1:auto_generated                            ; altsyncram_rfg1     ; work         ;
;             |ship2_rom:rom1|                          ; 0 (0)               ; 0 (0)                     ; 4488              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1                                                                                               ; ship2_rom           ; work         ;
;                |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 4488              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1|altsyncram:altsyncram_component                                                               ; altsyncram          ; work         ;
;                   |altsyncram_md92:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 4488              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1|altsyncram:altsyncram_component|altsyncram_md92:auto_generated                                ; altsyncram_md92     ; work         ;
;             |ship3_rom:rom2|                          ; 0 (0)               ; 0 (0)                     ; 6664              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2                                                                                               ; ship3_rom           ; work         ;
;                |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 6664              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2|altsyncram:altsyncram_component                                                               ; altsyncram          ; work         ;
;                   |altsyncram_rd92:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 6664              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2|altsyncram:altsyncram_component|altsyncram_rd92:auto_generated                                ; altsyncram_rd92     ; work         ;
;             |ship4_rom:rom3|                          ; 0 (0)               ; 0 (0)                     ; 8840              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3                                                                                               ; ship4_rom           ; work         ;
;                |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 8840              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3|altsyncram:altsyncram_component                                                               ; altsyncram          ; work         ;
;                   |altsyncram_gg92:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8840              ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3|altsyncram:altsyncram_component|altsyncram_gg92:auto_generated                                ; altsyncram_gg92     ; work         ;
;             |ship5_rom:rom4|                          ; 0 (0)               ; 0 (0)                     ; 11016             ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4                                                                                               ; ship5_rom           ; work         ;
;                |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 11016             ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4|altsyncram:altsyncram_component                                                               ; altsyncram          ; work         ;
;                   |altsyncram_7h92:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 11016             ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4|altsyncram:altsyncram_component|altsyncram_7h92:auto_generated                                ; altsyncram_7h92     ; work         ;
;             |vga_driver:draw|                         ; 121 (121)           ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw                                                                                              ; vga_driver          ; work         ;
;          |vga_pll:pll|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|vga_pll:pll                                                                                                            ; vga_pll             ; vga_pll      ;
;             |vga_pll_0002:vga_pll_inst|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|vga_pll:pll|vga_pll_0002:vga_pll_inst                                                                                  ; vga_pll_0002        ; vga_pll      ;
;                |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i                                                          ; altera_pll          ; work         ;
;       |proc:processor_i|                              ; 1113 (47)           ; 1024 (8)                  ; 262144            ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i                                                                                                                         ; proc                ; work         ;
;          |decode:proc_de|                             ; 277 (236)           ; 434 (210)                 ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|decode:proc_de                                                                                                          ; decode              ; work         ;
;             |instruction_decoder:DECODE|              ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|instruction_decoder:DECODE                                                                               ; instruction_decoder ; work         ;
;             |registerfile:REGFILE|                    ; 11 (11)             ; 224 (224)                 ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE                                                                                     ; registerfile        ; work         ;
;          |execute:proc_ex|                            ; 396 (303)           ; 147 (147)                 ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex                                                                                                         ; execute             ; work         ;
;             |alu:EXE_ALU|                             ; 78 (78)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|alu:EXE_ALU                                                                                             ; alu                 ; work         ;
;             |branch_ctrl:EXE_BRANCH_CTRL|             ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|branch_ctrl:EXE_BRANCH_CTRL                                                                             ; branch_ctrl         ; work         ;
;          |fetch:proc_fe|                              ; 289 (278)           ; 304 (285)                 ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe                                                                                                           ; fetch               ; work         ;
;             |placeholder_mem:imem|                    ; 11 (11)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem                                                                                      ; placeholder_mem     ; work         ;
;          |forwarding:proc_forward|                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|forwarding:proc_forward                                                                                                 ; forwarding          ; work         ;
;          |hazard:proc_hazard|                         ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|hazard:proc_hazard                                                                                                      ; hazard              ; work         ;
;          |memory:proc_mem|                            ; 92 (46)             ; 127 (127)                 ; 262144            ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem                                                                                                         ; memory              ; work         ;
;             |data_memory_wrapper:dmem|                ; 46 (46)             ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem                                                                                ; data_memory_wrapper ; work         ;
;                |dmembank:dbank0|                      ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank0                                                                ; dmembank            ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank0|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;                      |altsyncram_70n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank0|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated ; altsyncram_70n1     ; work         ;
;                |dmembank:dbank1|                      ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank1                                                                ; dmembank            ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank1|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;                      |altsyncram_70n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank1|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated ; altsyncram_70n1     ; work         ;
;                |dmembank:dbank2|                      ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank2                                                                ; dmembank            ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank2|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;                      |altsyncram_70n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank2|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated ; altsyncram_70n1     ; work         ;
;                |dmembank:dbank3|                      ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank3                                                                ; dmembank            ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank3|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;                      |altsyncram_70n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank3|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated ; altsyncram_70n1     ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------+
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated|ALTSYNCRAM                                ; AUTO ; ROM            ; 29929        ; 8            ; --           ; --           ; 239432 ; board_nes.mif   ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6|altsyncram:altsyncram_component|altsyncram_tig1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM            ; 289          ; 8            ; --           ; --           ; 2312   ; hit_player.mif  ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8|altsyncram:altsyncram_component|altsyncram_4cg1:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM            ; 289          ; 8            ; --           ; --           ; 2312   ; hit_ship.mif    ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5|altsyncram:altsyncram_component|altsyncram_kmg1:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM            ; 289          ; 8            ; --           ; --           ; 2312   ; miss_player.mif ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7|altsyncram:altsyncram_component|altsyncram_rfg1:auto_generated|ALTSYNCRAM                            ; AUTO ; ROM            ; 289          ; 8            ; --           ; --           ; 2312   ; miss_ship.mif   ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1|altsyncram:altsyncram_component|altsyncram_md92:auto_generated|ALTSYNCRAM                                ; AUTO ; True Dual Port ; 561          ; 8            ; 561          ; 8            ; 4488   ; ship_2.mif      ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2|altsyncram:altsyncram_component|altsyncram_rd92:auto_generated|ALTSYNCRAM                                ; AUTO ; True Dual Port ; 833          ; 8            ; 833          ; 8            ; 6664   ; ship_3.mif      ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3|altsyncram:altsyncram_component|altsyncram_gg92:auto_generated|ALTSYNCRAM                                ; AUTO ; True Dual Port ; 1105         ; 8            ; 1105         ; 8            ; 8840   ; ship_4.mif      ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4|altsyncram:altsyncram_component|altsyncram_7h92:auto_generated|ALTSYNCRAM                                ; AUTO ; True Dual Port ; 1377         ; 8            ; 1377         ; 8            ; 11016  ; ship_5.mif      ;
; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank0|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 8192         ; 8            ; --           ; --           ; 65536  ; None            ;
; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank1|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 8192         ; 8            ; --           ; --           ; 65536  ; None            ;
; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank2|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 8192         ; 8            ; --           ; --           ; 65536  ; None            ;
; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank3|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 8192         ; 8            ; --           ; --           ; 65536  ; None            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 4           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                           ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------+-----------------------+
; Altera ; altera_pll   ; 23.1    ; N/A          ; N/A          ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|vga_pll:pll                                             ; ppu/vga_pll.v         ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0                                ; ppu/board_rom.v       ;
; Altera ; ROM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1                                ; ppu/ship2_rom.v       ;
; Altera ; ROM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2                                ; ppu/ship3_rom.v       ;
; Altera ; ROM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3                                ; ppu/ship4_rom.v       ;
; Altera ; ROM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4                                ; ppu/ship5_rom.v       ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5                          ; ppu/miss_player_rom.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6                           ; ppu/hit_player_rom.v  ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7                            ; ppu/miss_ship_rom.v   ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8                             ; ppu/hit_ship_rom.v    ;
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank0 ; processor/dmembank.v  ;
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank1 ; processor/dmembank.v  ;
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank2 ; processor/dmembank.v  ;
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank3 ; processor/dmembank.v  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|v_state                    ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; v_state.V_BACK_STATE ; v_state.V_PULSE_STATE ; v_state.V_FRONT_STATE ; v_state.V_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; v_state.V_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; v_state.V_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; v_state.V_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; v_state.V_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|h_state                    ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; h_state.H_BACK_STATE ; h_state.H_PULSE_STATE ; h_state.H_FRONT_STATE ; h_state.H_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; h_state.H_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; h_state.H_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; h_state.H_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; h_state.H_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                            ;
+---------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
; Latch Name                                                          ; Latch Enable Signal                                             ; Free of Timing Hazards ;
+---------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[18] ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[16] ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[0]  ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[1]  ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[4]  ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[5]  ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[2]  ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[3]  ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[6]  ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[20] ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[21] ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[23] ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[12] ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[7]  ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[8]  ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[10] ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[11] ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[25] ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[26] ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[27] ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[28] ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[29] ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[30] ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[31] ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe ; yes                    ;
; Number of user-specified and inferred latches = 24                  ;                                                                 ;                        ;
+---------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                                 ; Reason for Removal                                                                      ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; rtl_top:u_rtl_top|proc:processor_i|interrupt_data[3..9,11..31]                                ; Merged with rtl_top:u_rtl_top|proc:processor_i|interrupt_data[10]                       ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_next_dec_q1[1]                            ; Merged with rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_curr_dec_q1[1]          ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|next_pc_ex[1]                               ; Merged with rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|curr_pc_ex[1]             ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_next_dec_q1[0]                            ; Merged with rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_curr_dec_q1[0]          ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_next_dec_q0[1]                            ; Merged with rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_curr_dec_q0[1]          ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_next_dec_q0[0]                            ; Merged with rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_curr_dec_q0[0]          ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_next_dec[1]                               ; Merged with rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_curr_dec[1]             ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_next_dec[0]                               ; Merged with rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_curr_dec[0]             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|next_pc_ex[0]                               ; Merged with rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|curr_pc_ex[0]             ;
; rtl_top:u_rtl_top|proc:processor_i|interrupt_data[10]                                         ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|inter_stall                                  ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem|q[9,13..15,17,19,22,24] ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_dec[9,13..15,17,19,22,24]        ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|instruction_ex[9,15,17,19,22,24]            ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][7]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][7]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][7]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][7]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][7]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][16]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][16]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][16]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][16]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][16]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][15]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][15]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][15]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][15]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][15]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][14]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][14]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][14]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][14]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][14]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][13]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][13]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][13]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][13]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][13]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][12]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][12]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][12]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][12]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][12]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][11]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][11]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][11]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][11]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][11]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][10]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][10]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][10]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][10]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][10]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][9]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][9]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][9]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][9]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][9]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][8]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][8]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][8]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][8]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][8]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][1]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][1]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][1]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][1]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][1]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][6]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][6]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][6]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][6]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][6]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][5]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][5]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][5]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][5]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][5]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][0]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][0]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][0]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][0]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][0]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][31]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][31]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][31]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][31]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][31]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][30]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][30]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][30]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][30]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][30]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][29]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][29]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][29]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][29]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][29]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][28]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][28]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][28]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][28]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][28]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][27]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][27]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][27]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][27]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][27]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][26]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][26]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][26]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][26]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][26]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][25]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][25]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][25]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][25]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][25]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][24]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][24]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][24]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][24]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][24]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][23]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][23]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][23]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][23]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][23]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][22]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][22]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][22]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][22]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][22]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][21]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][21]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][21]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][21]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][21]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][20]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][20]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][20]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][20]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][20]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][19]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][19]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][19]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][19]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][19]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][18]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][18]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][18]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][18]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][18]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][17]        ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][17]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][17]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][17]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][17]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][4]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][4]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][4]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][4]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][4]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][3]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][3]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][3]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][3]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][3]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[30][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[29][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[28][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[27][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[26][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[25][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[24][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[23][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[22][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[21][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[20][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[19][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[18][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[17][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[16][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[15][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[14][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[13][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[12][2]         ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[7][2]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[6][2]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[5][2]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[4][2]          ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|instruction_mem[9,15,17,19,22,24]          ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|instruction_ex[13,14]                       ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|instruction_wb[9,15,17,19,22,24]           ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|instruction_mem[13,14]                     ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|instruction_wb[13,14]                      ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|read_register1_ex[0,2,4]                    ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|read_register2_ex[2,4]                      ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|bj_inst_ex[2]                               ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|write_reg_ex[2]                             ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|alu_op_ex[1,2]                              ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|wrt_dst_mem[2]                             ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|wrt_reg_wb[2]                              ; Stuck at GND due to stuck port data_in                                                  ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][7]          ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][15]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][14]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][13]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][12]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][11]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][10]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][9]          ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][16]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][8]          ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][0]          ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][6]          ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][1]          ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][5]          ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][31]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][30]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][29]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][28]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][27]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][26]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][25]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][24]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][23]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][22]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][21]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][20]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][19]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][18]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][17]         ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][4]          ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][3]          ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][2]          ; Stuck at GND due to stuck port clock_enable                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|v_state~7                       ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|v_state~8                       ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|v_state~9                       ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|v_state~10                      ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|v_state~11                      ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|v_state~12                      ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|v_state~13                      ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|v_state~14                      ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|h_state~7                       ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|h_state~8                       ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|h_state~9                       ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|h_state~10                      ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|h_state~11                      ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|h_state~12                      ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|h_state~13                      ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|h_state~14                      ; Lost fanout                                                                             ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|imm_out_ex[22,24]                           ; Merged with rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|imm_out_ex[19]            ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|imm_out_ex[14]                              ; Merged with rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|imm_out_ex[13]            ;
; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|unsigned_sel_ex                             ; Merged with rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|rd_en_ex                  ;
; rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|read_unsigned_mem                          ; Merged with rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|rd_en_mem                ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem|q[1]                    ; Merged with rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem|q[0]  ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem|q[12,23,26..31]         ; Merged with rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem|q[11] ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem|q[7,25]                 ; Merged with rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem|q[21] ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem|q[20]                   ; Merged with rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem|q[10] ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem|q[18]                   ; Merged with rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem|q[16] ;
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem|q[8]                    ; Merged with rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem|q[4]  ;
; Total Number of Removed Registers = 924                                                       ;                                                                                         ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                        ;
+--------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+--------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|inter_stall ; Stuck at GND              ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_dec[19],                   ;
;                                                              ; due to stuck port data_in ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_dec[17],                   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_dec[15],                   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_dec[24],                   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_dec[22],                   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_dec[14],                   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_dec[13],                   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_dec[9],                    ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|instruction_ex[9],                    ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|instruction_ex[15],                   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|instruction_ex[17],                   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|instruction_ex[19],                   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|instruction_ex[22],                   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|instruction_ex[24],                   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][7],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][16], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][15], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][14], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][13], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][12], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][11], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][10], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][9],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][8],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][1],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][6],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][5],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][0],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][31], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][30], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][29], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][28], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][27], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][26], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][25], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][24], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][23], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][22], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][21], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][20], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][19], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][18], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][17], ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][4],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][3],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[31][2],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|instruction_mem[9],                  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|instruction_mem[15],                 ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|instruction_mem[17],                 ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|instruction_mem[19],                 ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|instruction_mem[22],                 ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|instruction_mem[24],                 ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|instruction_ex[13],                   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|instruction_ex[14],                   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|instruction_wb[9],                   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|instruction_wb[15],                  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|instruction_wb[17],                  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|instruction_wb[19],                  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|instruction_wb[22],                  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|instruction_wb[24],                  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|instruction_mem[13],                 ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|instruction_mem[14],                 ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|instruction_wb[13],                  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|instruction_wb[14],                  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|read_register1_ex[4],                 ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|read_register1_ex[2],                 ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|read_register1_ex[0],                 ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|read_register2_ex[4],                 ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|read_register2_ex[2],                 ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|bj_inst_ex[2],                        ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|write_reg_ex[2],                      ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|alu_op_ex[2],                         ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|alu_op_ex[1],                         ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|wrt_dst_mem[2],                      ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|wrt_reg_wb[2],                       ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][7],   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][15],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][14],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][13],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][12],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][11],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][10],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][9],   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][16],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][8],   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][0],   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][6],   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][1],   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][5],   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][31],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][30],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][29],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][28],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][27],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][26],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][25],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][24],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][23],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][22],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][21],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][20],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][19],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][18],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][17],  ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][4],   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][3],   ;
;                                                              ;                           ; rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE|regfile[0][2]    ;
+--------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2676  ;
; Number of registers using Synchronous Clear  ; 738   ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 1829  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2574  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|curr_square[0] ; 127     ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|curr_square[1] ; 127     ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|curr_square[4] ; 143     ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|curr_square[5] ; 143     ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|curr_square[2] ; 131     ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|curr_square[3] ; 131     ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|curr_square[6] ; 8       ;
; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|curr_square[7] ; 10      ;
; Total number of inverted registers = 8                       ;         ;
+--------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_addr[11]                      ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|ppu_reg[2]                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem|q[2]        ;
; 3:1                ; 163 bits  ; 326 LEs       ; 0 LEs                ; 326 LEs                ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|write_data_mem[18]             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|wrt_en_ex                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|hazard:proc_hazard|stall_mem_curr[1]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|flushnop[0]                      ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_dec[27]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_dec[4]               ;
; 4:1                ; 124 bits  ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_next_dec_q1[11]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|interrupt_temp_enable[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|interrupt_nop[1]                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|hazard:proc_hazard|stall_pc_curr[1]            ;
; 4:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|next_pc_ex[2]                   ;
; 5:1                ; 62 bits   ; 186 LEs       ; 0 LEs                ; 186 LEs                ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_next_dec[5]                   ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|imm_out_ex[21]                  ;
; 9:1                ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|read_data_wb[25]               ;
; 9:1                ; 32 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|read_data1_ex[0]                ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|alu_result_mem[5]              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|alu_result_mem[0]              ;
; 12:1               ; 32 bits   ; 256 LEs       ; 192 LEs              ; 64 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|read_data2_ex[6]                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_q[0]                          ;
; 8:1                ; 30 bits   ; 150 LEs       ; 120 LEs              ; 30 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|pc_q[28]                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|imm_out_ex[15]                  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|imm_out_ex[7]                   ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|i_reg[3]                         ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|v_counter[9]        ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|h_counter[1]        ;
; 11:1               ; 12 bits   ; 84 LEs        ; 48 LEs               ; 36 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|alu_result_mem[23]             ;
; 12:1               ; 7 bits    ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|read_data_wb[13]               ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|read_data_wb[1]                ;
; 14:1               ; 4 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|alu_result_mem[30]             ;
; 35:1               ; 8 bits    ; 184 LEs       ; 176 LEs              ; 8 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw|red_reg[7]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|alu_inA[22]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|Mux6                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|write_data[6]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|alu:EXE_ALU|ShiftLeft0         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|alu:EXE_ALU|ShiftLeft0         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|alu:EXE_ALU|ShiftLeft0         ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|alu:EXE_ALU|ShiftLeft0         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|branch_mux[9]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|Mux4  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|Mux12 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|Mux17 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem|q           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |rtl_top_test|rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|imm_out_ex                      ;
; 128:1              ; 3 bits    ; 255 LEs       ; 204 LEs              ; 51 LEs                 ; No         ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|Mux2                                ;
; 256:1              ; 6 bits    ; 1020 LEs      ; 822 LEs              ; 198 LEs                ; No         ; |rtl_top_test|rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|curr_square_data[1]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1|altsyncram:altsyncram_component|altsyncram_md92:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2|altsyncram:altsyncram_component|altsyncram_rd92:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3|altsyncram:altsyncram_component|altsyncram_gg92:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4|altsyncram:altsyncram_component|altsyncram_7h92:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5|altsyncram:altsyncram_component|altsyncram_kmg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6|altsyncram:altsyncram_component|altsyncram_tig1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7|altsyncram:altsyncram_component|altsyncram_rfg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8|altsyncram:altsyncram_component|altsyncram_4cg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank0|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank1|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank2|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank3|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                           ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                         ;
; fractional_vco_multiplier            ; false                  ; String                                                                         ;
; pll_type                             ; General                ; String                                                                         ;
; pll_subtype                          ; General                ; String                                                                         ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                 ;
; operation_mode                       ; direct                 ; String                                                                         ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                 ;
; data_rate                            ; 0                      ; Signed Integer                                                                 ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                 ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                         ;
; phase_shift0                         ; 0 ps                   ; String                                                                         ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                         ;
; phase_shift1                         ; 0 ps                   ; String                                                                         ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                         ;
; phase_shift2                         ; 0 ps                   ; String                                                                         ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                         ;
; phase_shift3                         ; 0 ps                   ; String                                                                         ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                         ;
; phase_shift4                         ; 0 ps                   ; String                                                                         ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                         ;
; phase_shift5                         ; 0 ps                   ; String                                                                         ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                         ;
; phase_shift6                         ; 0 ps                   ; String                                                                         ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                         ;
; phase_shift7                         ; 0 ps                   ; String                                                                         ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                         ;
; phase_shift8                         ; 0 ps                   ; String                                                                         ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                         ;
; phase_shift9                         ; 0 ps                   ; String                                                                         ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                         ;
; phase_shift10                        ; 0 ps                   ; String                                                                         ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                         ;
; phase_shift11                        ; 0 ps                   ; String                                                                         ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                         ;
; phase_shift12                        ; 0 ps                   ; String                                                                         ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                         ;
; phase_shift13                        ; 0 ps                   ; String                                                                         ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                         ;
; phase_shift14                        ; 0 ps                   ; String                                                                         ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                         ;
; phase_shift15                        ; 0 ps                   ; String                                                                         ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                         ;
; phase_shift16                        ; 0 ps                   ; String                                                                         ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                         ;
; phase_shift17                        ; 0 ps                   ; String                                                                         ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                 ;
; clock_name_0                         ;                        ; String                                                                         ;
; clock_name_1                         ;                        ; String                                                                         ;
; clock_name_2                         ;                        ; String                                                                         ;
; clock_name_3                         ;                        ; String                                                                         ;
; clock_name_4                         ;                        ; String                                                                         ;
; clock_name_5                         ;                        ; String                                                                         ;
; clock_name_6                         ;                        ; String                                                                         ;
; clock_name_7                         ;                        ; String                                                                         ;
; clock_name_8                         ;                        ; String                                                                         ;
; clock_name_global_0                  ; false                  ; String                                                                         ;
; clock_name_global_1                  ; false                  ; String                                                                         ;
; clock_name_global_2                  ; false                  ; String                                                                         ;
; clock_name_global_3                  ; false                  ; String                                                                         ;
; clock_name_global_4                  ; false                  ; String                                                                         ;
; clock_name_global_5                  ; false                  ; String                                                                         ;
; clock_name_global_6                  ; false                  ; String                                                                         ;
; clock_name_global_7                  ; false                  ; String                                                                         ;
; clock_name_global_8                  ; false                  ; String                                                                         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                 ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                 ;
; m_cnt_bypass_en                      ; false                  ; String                                                                         ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                 ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                 ;
; n_cnt_bypass_en                      ; false                  ; String                                                                         ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                 ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                 ;
; pll_slf_rst                          ; false                  ; String                                                                         ;
; pll_bw_sel                           ; low                    ; String                                                                         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                         ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                 ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                 ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                 ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                 ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                         ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                         ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                 ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                         ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                         ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                         ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                         ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                         ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                 ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                         ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i ;
+-----------------+-------+------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                             ;
+-----------------+-------+------------------------------------------------------------------+
; BOARD_WIDTH     ; 173   ; Signed Integer                                                   ;
; BOARD_HEIGHT    ; 173   ; Signed Integer                                                   ;
; BORDER_WIDTH    ; 6     ; Signed Integer                                                   ;
; SQUARE_SIZE     ; 16    ; Signed Integer                                                   ;
; BOARD_OFFSET_X  ; 234   ; Signed Integer                                                   ;
; BOARD1_OFFSET_Y ; 67    ; Signed Integer                                                   ;
; BOARD2_OFFSET_Y ; 240   ; Signed Integer                                                   ;
; SHIP2_WIDTH     ; 33    ; Signed Integer                                                   ;
; SHIP3_WIDTH     ; 49    ; Signed Integer                                                   ;
; SHIP4_WIDTH     ; 65    ; Signed Integer                                                   ;
; SHIP5_WIDTH     ; 81    ; Signed Integer                                                   ;
; HIT_MISS_WIDTH  ; 17    ; Signed Integer                                                   ;
; ROW0_B0         ; 73    ; Signed Integer                                                   ;
; ROW10_B0        ; 233   ; Signed Integer                                                   ;
; ROW0_B1         ; 246   ; Signed Integer                                                   ;
; ROW10_B1        ; 406   ; Signed Integer                                                   ;
; COL0            ; 240   ; Signed Integer                                                   ;
; COL10           ; 400   ; Signed Integer                                                   ;
+-----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 29929                ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; board_nes.mif        ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ijg1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 561                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 561                  ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; ship_2.mif           ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_md92      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 833                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 833                  ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; ship_3.mif           ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_rd92      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 1105                 ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 1105                 ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; ship_4.mif           ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_gg92      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 1377                 ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 1377                 ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; ship_5.mif           ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_7h92      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                      ;
; NUMWORDS_A                         ; 289                  ; Signed Integer                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; miss_player.mif      ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_kmg1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 289                  ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; hit_player.mif       ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_tig1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 289                  ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; miss_ship.mif        ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_rfg1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 289                  ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; hit_ship.mif         ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_4cg1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw ;
+----------------+------------+------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                         ;
+----------------+------------+------------------------------------------------------------------------------+
; H_ACTIVE       ; 1001111111 ; Unsigned Binary                                                              ;
; H_FRONT        ; 0000001111 ; Unsigned Binary                                                              ;
; H_PULSE        ; 0001011111 ; Unsigned Binary                                                              ;
; H_BACK         ; 0000101111 ; Unsigned Binary                                                              ;
; V_ACTIVE       ; 0111011111 ; Unsigned Binary                                                              ;
; V_FRONT        ; 0000001001 ; Unsigned Binary                                                              ;
; V_PULSE        ; 0000000001 ; Unsigned Binary                                                              ;
; V_BACK         ; 0000100000 ; Unsigned Binary                                                              ;
; LOW            ; 0          ; Unsigned Binary                                                              ;
; HIGH           ; 1          ; Unsigned Binary                                                              ;
; H_ACTIVE_STATE ; 00000000   ; Unsigned Binary                                                              ;
; H_FRONT_STATE  ; 00000001   ; Unsigned Binary                                                              ;
; H_PULSE_STATE  ; 00000010   ; Unsigned Binary                                                              ;
; H_BACK_STATE   ; 00000011   ; Unsigned Binary                                                              ;
; V_ACTIVE_STATE ; 00000000   ; Unsigned Binary                                                              ;
; V_FRONT_STATE  ; 00000001   ; Unsigned Binary                                                              ;
; V_PULSE_STATE  ; 00000010   ; Unsigned Binary                                                              ;
; V_BACK_STATE   ; 00000011   ; Unsigned Binary                                                              ;
+----------------+------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_70n1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_70n1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_70n1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_70n1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 13                                                                                                                          ;
; Entity Instance                           ; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 29929                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 561                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                           ;
;     -- NUMWORDS_B                         ; 561                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 833                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                           ;
;     -- NUMWORDS_B                         ; 833                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1105                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1105                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1377                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1377                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5|altsyncram:altsyncram_component                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 289                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 289                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 289                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 289                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem"                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; mem_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rtl_top:u_rtl_top|proc:processor_i"                                                                         ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; interrupt_eth                ; Input  ; Info     ; Stuck at GND                                                                        ;
; interrupt_source_data[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; sac                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; snd                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uad                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8"                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7"                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6"                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5"                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4"                                                                                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3"                                                                                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2"                                                                                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1"                                                                                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0"                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (15 bits) it drives.  The 17 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i" ;
+---------+--------+----------+---------------------------------------------+
; Port    ; Type   ; Severity ; Details                                     ;
+---------+--------+----------+---------------------------------------------+
; VGA_CLK ; Output ; Info     ; Explicitly unconnected                      ;
+---------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "rtl_top:u_rtl_top|ppu_top:ppu_top_i|vga_pll:pll" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2676                        ;
;     CLR               ; 33                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 133                         ;
;     ENA CLR           ; 1744                        ;
;     ENA CLR SCLR      ; 42                          ;
;     ENA SCLR          ; 643                         ;
;     ENA SCLR SLD      ; 12                          ;
;     SCLR              ; 31                          ;
;     SLD               ; 1                           ;
;     plain             ; 27                          ;
; arriav_io_obuf        ; 40                          ;
; arriav_lcell_comb     ; 2294                        ;
;     arith             ; 306                         ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 147                         ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 45                          ;
;         5 data inputs ; 56                          ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 1951                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 110                         ;
;         3 data inputs ; 99                          ;
;         4 data inputs ; 350                         ;
;         5 data inputs ; 415                         ;
;         6 data inputs ; 973                         ;
;     shared            ; 21                          ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 2                           ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 139                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 9.10                        ;
; Average LUT depth     ; 5.14                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Tue Apr 15 18:30:57 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rtl_top_test -c rtl_top_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file keyboard/keyboard_controller.sv
    Info (12023): Found entity 1: keyboard File: I:/ece554/Battleship/Verilog/keyboard/keyboard_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ppu/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: I:/ece554/Battleship/Verilog/ppu/vga_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ppu/vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: vga_pll_0002 File: I:/ece554/Battleship/Verilog/ppu/vga_pll/vga_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ppu/vga_controller.v
    Info (12023): Found entity 1: vga_driver File: I:/ece554/Battleship/Verilog/ppu/VGA_Controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ppu/ship5_rom.v
    Info (12023): Found entity 1: ship5_rom File: I:/ece554/Battleship/Verilog/ppu/ship5_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/ship4_rom.v
    Info (12023): Found entity 1: ship4_rom File: I:/ece554/Battleship/Verilog/ppu/ship4_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/ship3_rom.v
    Info (12023): Found entity 1: ship3_rom File: I:/ece554/Battleship/Verilog/ppu/ship3_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/ship2_rom.v
    Info (12023): Found entity 1: ship2_rom File: I:/ece554/Battleship/Verilog/ppu/ship2_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/ppu_top.sv
    Info (12023): Found entity 1: ppu_top File: I:/ece554/Battleship/Verilog/ppu/ppu_top.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ppu/ppu_demo.v
    Info (12023): Found entity 1: ppu_demo File: I:/ece554/Battleship/Verilog/ppu/ppu_demo.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ppu/ppu.sv
    Info (12023): Found entity 1: PPU File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ppu/miss_ship_rom.v
    Info (12023): Found entity 1: miss_ship_rom File: I:/ece554/Battleship/Verilog/ppu/miss_ship_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/miss_player_rom.v
    Info (12023): Found entity 1: miss_player_rom File: I:/ece554/Battleship/Verilog/ppu/miss_player_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/hit_ship_rom.v
    Info (12023): Found entity 1: hit_ship_rom File: I:/ece554/Battleship/Verilog/ppu/hit_ship_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/hit_player_rom.v
    Info (12023): Found entity 1: hit_player_rom File: I:/ece554/Battleship/Verilog/ppu/hit_player_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/board_rom.v
    Info (12023): Found entity 1: board_rom File: I:/ece554/Battleship/Verilog/ppu/board_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processor/registerfile.sv
    Info (12023): Found entity 1: registerfile File: I:/ece554/Battleship/Verilog/processor/registerfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/proc.sv
    Info (12023): Found entity 1: proc File: I:/ece554/Battleship/Verilog/processor/proc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/placeholder_mem.sv
    Info (12023): Found entity 1: placeholder_mem File: I:/ece554/Battleship/Verilog/processor/placeholder_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/memory.sv
    Info (12023): Found entity 1: memory File: I:/ece554/Battleship/Verilog/processor/memory.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file processor/instruction_decoder.sv
    Info (12023): Found entity 1: instruction_decoder File: I:/ece554/Battleship/Verilog/processor/instruction_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/inst_memory_wrapper.sv
    Info (12023): Found entity 1: inst_memory_wrapper File: I:/ece554/Battleship/Verilog/processor/inst_memory_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/imembank.v
    Info (12023): Found entity 1: imembank File: I:/ece554/Battleship/Verilog/processor/imembank.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processor/hazard.sv
    Info (12023): Found entity 1: hazard File: I:/ece554/Battleship/Verilog/processor/hazard.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/forwarding.sv
    Info (12023): Found entity 1: forwarding File: I:/ece554/Battleship/Verilog/processor/forwarding.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/fetch.sv
    Info (12023): Found entity 1: fetch File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/execute.sv
    Info (12023): Found entity 1: execute File: I:/ece554/Battleship/Verilog/processor/execute.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/dmembank.v
    Info (12023): Found entity 1: dmembank File: I:/ece554/Battleship/Verilog/processor/dmembank.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processor/decode.sv
    Info (12023): Found entity 1: decode File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/data_memory_wrapper.sv
    Info (12023): Found entity 1: data_memory_wrapper File: I:/ece554/Battleship/Verilog/processor/data_memory_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/branch_ctrl.sv
    Info (12023): Found entity 1: branch_ctrl File: I:/ece554/Battleship/Verilog/processor/branch_ctrl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/alu.sv
    Info (12023): Found entity 1: alu File: I:/ece554/Battleship/Verilog/processor/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl_top_test.v
    Info (12023): Found entity 1: rtl_top_test File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl_top.sv
    Info (12023): Found entity 1: rtl_top File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at ppu_top.sv(95): created implicit net for "vga_clk" File: I:/ece554/Battleship/Verilog/ppu/ppu_top.sv Line: 95
Info (12127): Elaborating entity "rtl_top_test" for the top level hierarchy
Warning (10034): Output port "HEX0" at rtl_top_test.v(15) has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 15
Warning (10034): Output port "HEX1" at rtl_top_test.v(16) has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 16
Warning (10034): Output port "HEX2" at rtl_top_test.v(17) has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 17
Warning (10034): Output port "HEX3" at rtl_top_test.v(18) has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 18
Warning (10034): Output port "HEX4" at rtl_top_test.v(19) has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 19
Warning (10034): Output port "HEX5" at rtl_top_test.v(20) has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 20
Info (12128): Elaborating entity "rtl_top" for hierarchy "rtl_top:u_rtl_top" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 84
Warning (10036): Verilog HDL or VHDL warning at rtl_top.sv(24): object "snd_ff" assigned a value but never read File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 24
Warning (10034): Output port "LEDR" at rtl_top.sv(7) has no driver File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 7
Info (12128): Elaborating entity "keyboard" for hierarchy "rtl_top:u_rtl_top|keyboard:DUT" File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 56
Warning (10230): Verilog HDL assignment warning at keyboard_controller.sv(27): truncated value with size 32 to match size of target (5) File: I:/ece554/Battleship/Verilog/keyboard/keyboard_controller.sv Line: 27
Warning (10230): Verilog HDL assignment warning at keyboard_controller.sv(90): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/keyboard/keyboard_controller.sv Line: 90
Info (12128): Elaborating entity "ppu_top" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i" File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 71
Info (12128): Elaborating entity "vga_pll" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|vga_pll:pll" File: I:/ece554/Battleship/Verilog/ppu/ppu_top.sv Line: 95
Info (12128): Elaborating entity "vga_pll_0002" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|vga_pll:pll|vga_pll_0002:vga_pll_inst" File: I:/ece554/Battleship/Verilog/ppu/vga_pll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: I:/ece554/Battleship/Verilog/ppu/vga_pll/vga_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "rtl_top:u_rtl_top|ppu_top:ppu_top_i|vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: I:/ece554/Battleship/Verilog/ppu/vga_pll/vga_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "rtl_top:u_rtl_top|ppu_top:ppu_top_i|vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: I:/ece554/Battleship/Verilog/ppu/vga_pll/vga_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "PPU" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i" File: I:/ece554/Battleship/Verilog/ppu/ppu_top.sv Line: 118
Warning (10230): Verilog HDL assignment warning at ppu.sv(97): truncated value with size 32 to match size of target (10) File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 97
Warning (10230): Verilog HDL assignment warning at ppu.sv(99): truncated value with size 32 to match size of target (10) File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 99
Warning (10230): Verilog HDL assignment warning at ppu.sv(100): truncated value with size 32 to match size of target (10) File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 100
Warning (10230): Verilog HDL assignment warning at ppu.sv(111): truncated value with size 32 to match size of target (7) File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 111
Warning (10230): Verilog HDL assignment warning at ppu.sv(116): truncated value with size 32 to match size of target (7) File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 116
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "square_info" into its bus
Info (12128): Elaborating entity "board_rom" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0" File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 205
Info (12128): Elaborating entity "altsyncram" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/board_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/board_rom.v Line: 82
Info (12133): Instantiated megafunction "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0|altsyncram:altsyncram_component" with the following parameter: File: I:/ece554/Battleship/Verilog/ppu/board_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "board_nes.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "29929"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ijg1.tdf
    Info (12023): Found entity 1: altsyncram_ijg1 File: I:/ece554/Battleship/Verilog/db/altsyncram_ijg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ijg1" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: I:/ece554/Battleship/Verilog/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated|decode_11a:rden_decode" File: I:/ece554/Battleship/Verilog/db/altsyncram_ijg1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: I:/ece554/Battleship/Verilog/db/mux_ofb.tdf Line: 23
Info (12128): Elaborating entity "mux_ofb" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|board_rom:rom0|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated|mux_ofb:mux2" File: I:/ece554/Battleship/Verilog/db/altsyncram_ijg1.tdf Line: 41
Info (12128): Elaborating entity "ship2_rom" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1" File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 215
Info (12128): Elaborating entity "altsyncram" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/ship2_rom.v Line: 94
Info (12130): Elaborated megafunction instantiation "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/ship2_rom.v Line: 94
Info (12133): Instantiated megafunction "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1|altsyncram:altsyncram_component" with the following parameter: File: I:/ece554/Battleship/Verilog/ppu/ship2_rom.v Line: 94
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "ship_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "561"
    Info (12134): Parameter "numwords_b" = "561"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md92.tdf
    Info (12023): Found entity 1: altsyncram_md92 File: I:/ece554/Battleship/Verilog/db/altsyncram_md92.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_md92" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship2_rom:rom1|altsyncram:altsyncram_component|altsyncram_md92:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ship3_rom" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2" File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 225
Info (12128): Elaborating entity "altsyncram" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/ship3_rom.v Line: 94
Info (12130): Elaborated megafunction instantiation "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/ship3_rom.v Line: 94
Info (12133): Instantiated megafunction "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2|altsyncram:altsyncram_component" with the following parameter: File: I:/ece554/Battleship/Verilog/ppu/ship3_rom.v Line: 94
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "ship_3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "833"
    Info (12134): Parameter "numwords_b" = "833"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rd92.tdf
    Info (12023): Found entity 1: altsyncram_rd92 File: I:/ece554/Battleship/Verilog/db/altsyncram_rd92.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rd92" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship3_rom:rom2|altsyncram:altsyncram_component|altsyncram_rd92:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ship4_rom" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3" File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 234
Info (12128): Elaborating entity "altsyncram" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/ship4_rom.v Line: 94
Info (12130): Elaborated megafunction instantiation "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/ship4_rom.v Line: 94
Info (12133): Instantiated megafunction "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3|altsyncram:altsyncram_component" with the following parameter: File: I:/ece554/Battleship/Verilog/ppu/ship4_rom.v Line: 94
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "ship_4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1105"
    Info (12134): Parameter "numwords_b" = "1105"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gg92.tdf
    Info (12023): Found entity 1: altsyncram_gg92 File: I:/ece554/Battleship/Verilog/db/altsyncram_gg92.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gg92" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship4_rom:rom3|altsyncram:altsyncram_component|altsyncram_gg92:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ship5_rom" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4" File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 243
Info (12128): Elaborating entity "altsyncram" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/ship5_rom.v Line: 94
Info (12130): Elaborated megafunction instantiation "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/ship5_rom.v Line: 94
Info (12133): Instantiated megafunction "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4|altsyncram:altsyncram_component" with the following parameter: File: I:/ece554/Battleship/Verilog/ppu/ship5_rom.v Line: 94
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "ship_5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1377"
    Info (12134): Parameter "numwords_b" = "1377"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7h92.tdf
    Info (12023): Found entity 1: altsyncram_7h92 File: I:/ece554/Battleship/Verilog/db/altsyncram_7h92.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7h92" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|ship5_rom:rom4|altsyncram:altsyncram_component|altsyncram_7h92:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "miss_player_rom" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5" File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 250
Info (12128): Elaborating entity "altsyncram" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/miss_player_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/miss_player_rom.v Line: 82
Info (12133): Instantiated megafunction "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5|altsyncram:altsyncram_component" with the following parameter: File: I:/ece554/Battleship/Verilog/ppu/miss_player_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "miss_player.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "289"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kmg1.tdf
    Info (12023): Found entity 1: altsyncram_kmg1 File: I:/ece554/Battleship/Verilog/db/altsyncram_kmg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kmg1" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_player_rom:rom5|altsyncram:altsyncram_component|altsyncram_kmg1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "hit_player_rom" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6" File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 257
Info (12128): Elaborating entity "altsyncram" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/hit_player_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/hit_player_rom.v Line: 82
Info (12133): Instantiated megafunction "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6|altsyncram:altsyncram_component" with the following parameter: File: I:/ece554/Battleship/Verilog/ppu/hit_player_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "hit_player.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "289"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tig1.tdf
    Info (12023): Found entity 1: altsyncram_tig1 File: I:/ece554/Battleship/Verilog/db/altsyncram_tig1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tig1" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_player_rom:rom6|altsyncram:altsyncram_component|altsyncram_tig1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "miss_ship_rom" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7" File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 264
Info (12128): Elaborating entity "altsyncram" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/miss_ship_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/miss_ship_rom.v Line: 82
Info (12133): Instantiated megafunction "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7|altsyncram:altsyncram_component" with the following parameter: File: I:/ece554/Battleship/Verilog/ppu/miss_ship_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "miss_ship.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "289"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rfg1.tdf
    Info (12023): Found entity 1: altsyncram_rfg1 File: I:/ece554/Battleship/Verilog/db/altsyncram_rfg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rfg1" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|miss_ship_rom:rom7|altsyncram:altsyncram_component|altsyncram_rfg1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "hit_ship_rom" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8" File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 271
Info (12128): Elaborating entity "altsyncram" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/hit_ship_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/ppu/hit_ship_rom.v Line: 82
Info (12133): Instantiated megafunction "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8|altsyncram:altsyncram_component" with the following parameter: File: I:/ece554/Battleship/Verilog/ppu/hit_ship_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "hit_ship.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "289"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4cg1.tdf
    Info (12023): Found entity 1: altsyncram_4cg1 File: I:/ece554/Battleship/Verilog/db/altsyncram_4cg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4cg1" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|hit_ship_rom:rom8|altsyncram:altsyncram_component|altsyncram_4cg1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "vga_driver" for hierarchy "rtl_top:u_rtl_top|ppu_top:ppu_top_i|PPU:ppu_i|vga_driver:draw" File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 339
Info (12128): Elaborating entity "proc" for hierarchy "rtl_top:u_rtl_top|proc:processor_i" File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 88
Warning (10036): Verilog HDL or VHDL warning at proc.sv(42): object "pfstall" assigned a value but never read File: I:/ece554/Battleship/Verilog/processor/proc.sv Line: 42
Warning (10036): Verilog HDL or VHDL warning at proc.sv(395): object "decoded_instr_dbg" assigned a value but never read File: I:/ece554/Battleship/Verilog/processor/proc.sv Line: 395
Warning (10230): Verilog HDL assignment warning at proc.sv(274): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/proc.sv Line: 274
Info (12128): Elaborating entity "fetch" for hierarchy "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe" File: I:/ece554/Battleship/Verilog/processor/proc.sv Line: 103
Info (10041): Inferred latch for "instruction_fe[0]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[1]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[2]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[3]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[4]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[5]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[6]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[7]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[8]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[9]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[10]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[11]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[12]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[13]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[14]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[15]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[16]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[17]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[18]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[19]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[20]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[21]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[22]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[23]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[24]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[25]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[26]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[27]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[28]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[29]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[30]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (10041): Inferred latch for "instruction_fe[31]" at fetch.sv(49) File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Info (12128): Elaborating entity "placeholder_mem" for hierarchy "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|placeholder_mem:imem" File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 43
Warning (10850): Verilog HDL warning at placeholder_mem.sv(36): number of words (5) in memory file does not match the number of elements in the address range [0:255] File: I:/ece554/Battleship/Verilog/processor/placeholder_mem.sv Line: 36
Warning (10030): Net "bram.data_a" at placeholder_mem.sv(10) has no driver or initial value, using a default initial value '0' File: I:/ece554/Battleship/Verilog/processor/placeholder_mem.sv Line: 10
Warning (10030): Net "bram.waddr_a" at placeholder_mem.sv(10) has no driver or initial value, using a default initial value '0' File: I:/ece554/Battleship/Verilog/processor/placeholder_mem.sv Line: 10
Warning (10030): Net "bram.we_a" at placeholder_mem.sv(10) has no driver or initial value, using a default initial value '0' File: I:/ece554/Battleship/Verilog/processor/placeholder_mem.sv Line: 10
Info (12128): Elaborating entity "decode" for hierarchy "rtl_top:u_rtl_top|proc:processor_i|decode:proc_de" File: I:/ece554/Battleship/Verilog/processor/proc.sv Line: 152
Warning (10230): Verilog HDL assignment warning at decode.sv(122): truncated value with size 32 to match size of target (5) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 122
Warning (10230): Verilog HDL assignment warning at decode.sv(123): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 123
Warning (10230): Verilog HDL assignment warning at decode.sv(124): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 124
Warning (10230): Verilog HDL assignment warning at decode.sv(125): truncated value with size 32 to match size of target (2) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 125
Warning (10230): Verilog HDL assignment warning at decode.sv(126): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 126
Warning (10230): Verilog HDL assignment warning at decode.sv(127): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 127
Warning (10230): Verilog HDL assignment warning at decode.sv(128): truncated value with size 32 to match size of target (2) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 128
Warning (10230): Verilog HDL assignment warning at decode.sv(129): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 129
Warning (10230): Verilog HDL assignment warning at decode.sv(130): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 130
Warning (10230): Verilog HDL assignment warning at decode.sv(131): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 131
Warning (10230): Verilog HDL assignment warning at decode.sv(132): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 132
Warning (10230): Verilog HDL assignment warning at decode.sv(133): truncated value with size 32 to match size of target (4) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 133
Warning (10230): Verilog HDL assignment warning at decode.sv(134): truncated value with size 32 to match size of target (4) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 134
Warning (10230): Verilog HDL assignment warning at decode.sv(135): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 135
Warning (10230): Verilog HDL assignment warning at decode.sv(136): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 136
Warning (10230): Verilog HDL assignment warning at decode.sv(137): truncated value with size 32 to match size of target (5) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 137
Warning (10230): Verilog HDL assignment warning at decode.sv(138): truncated value with size 32 to match size of target (5) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 138
Warning (10230): Verilog HDL assignment warning at decode.sv(139): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 139
Warning (10230): Verilog HDL assignment warning at decode.sv(140): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 140
Warning (10230): Verilog HDL assignment warning at decode.sv(142): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 142
Warning (10230): Verilog HDL assignment warning at decode.sv(143): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 143
Warning (10230): Verilog HDL assignment warning at decode.sv(144): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 144
Warning (10230): Verilog HDL assignment warning at decode.sv(145): truncated value with size 32 to match size of target (1) File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 145
Info (12128): Elaborating entity "registerfile" for hierarchy "rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|registerfile:REGFILE" File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 161
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "rtl_top:u_rtl_top|proc:processor_i|decode:proc_de|instruction_decoder:DECODE" File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 188
Warning (10230): Verilog HDL assignment warning at instruction_decoder.sv(78): truncated value with size 32 to match size of target (2) File: I:/ece554/Battleship/Verilog/processor/instruction_decoder.sv Line: 78
Warning (10230): Verilog HDL assignment warning at instruction_decoder.sv(83): truncated value with size 32 to match size of target (2) File: I:/ece554/Battleship/Verilog/processor/instruction_decoder.sv Line: 83
Warning (10230): Verilog HDL assignment warning at instruction_decoder.sv(91): truncated value with size 32 to match size of target (2) File: I:/ece554/Battleship/Verilog/processor/instruction_decoder.sv Line: 91
Info (12128): Elaborating entity "execute" for hierarchy "rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex" File: I:/ece554/Battleship/Verilog/processor/proc.sv Line: 196
Info (12128): Elaborating entity "alu" for hierarchy "rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|alu:EXE_ALU" File: I:/ece554/Battleship/Verilog/processor/execute.sv Line: 71
Info (12128): Elaborating entity "branch_ctrl" for hierarchy "rtl_top:u_rtl_top|proc:processor_i|execute:proc_ex|branch_ctrl:EXE_BRANCH_CTRL" File: I:/ece554/Battleship/Verilog/processor/execute.sv Line: 72
Info (12128): Elaborating entity "memory" for hierarchy "rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem" File: I:/ece554/Battleship/Verilog/processor/proc.sv Line: 221
Info (12128): Elaborating entity "data_memory_wrapper" for hierarchy "rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem" File: I:/ece554/Battleship/Verilog/processor/memory.sv Line: 43
Info (12128): Elaborating entity "dmembank" for hierarchy "rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank0" File: I:/ece554/Battleship/Verilog/processor/data_memory_wrapper.sv Line: 34
Info (12128): Elaborating entity "altsyncram" for hierarchy "rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank0|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/processor/dmembank.v Line: 92
Info (12130): Elaborated megafunction instantiation "rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank0|altsyncram:altsyncram_component" File: I:/ece554/Battleship/Verilog/processor/dmembank.v Line: 92
Info (12133): Instantiated megafunction "rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank0|altsyncram:altsyncram_component" with the following parameter: File: I:/ece554/Battleship/Verilog/processor/dmembank.v Line: 92
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_70n1.tdf
    Info (12023): Found entity 1: altsyncram_70n1 File: I:/ece554/Battleship/Verilog/db/altsyncram_70n1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_70n1" for hierarchy "rtl_top:u_rtl_top|proc:processor_i|memory:proc_mem|data_memory_wrapper:dmem|dmembank:dbank0|altsyncram:altsyncram_component|altsyncram_70n1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "forwarding" for hierarchy "rtl_top:u_rtl_top|proc:processor_i|forwarding:proc_forward" File: I:/ece554/Battleship/Verilog/processor/proc.sv Line: 235
Warning (10230): Verilog HDL assignment warning at forwarding.sv(22): truncated value with size 32 to match size of target (2) File: I:/ece554/Battleship/Verilog/processor/forwarding.sv Line: 22
Warning (10230): Verilog HDL assignment warning at forwarding.sv(26): truncated value with size 32 to match size of target (2) File: I:/ece554/Battleship/Verilog/processor/forwarding.sv Line: 26
Info (12128): Elaborating entity "hazard" for hierarchy "rtl_top:u_rtl_top|proc:processor_i|hazard:proc_hazard" File: I:/ece554/Battleship/Verilog/processor/proc.sv Line: 252
Warning (10230): Verilog HDL assignment warning at hazard.sv(37): truncated value with size 32 to match size of target (2) File: I:/ece554/Battleship/Verilog/processor/hazard.sv Line: 37
Warning (10230): Verilog HDL assignment warning at hazard.sv(54): truncated value with size 32 to match size of target (2) File: I:/ece554/Battleship/Verilog/processor/hazard.sv Line: 54
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/ece554/Battleship/Verilog/db/rtl_top_test.ram0_placeholder_mem_889f8fdc.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 29
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 30
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 31
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 32
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[16]" merged with LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[18]" File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
    Info (13026): Duplicate LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[1]" merged with LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[0]" File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
    Info (13026): Duplicate LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[10]" merged with LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[20]" File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
    Info (13026): Duplicate LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[25]" merged with LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[21]" File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
    Info (13026): Duplicate LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[7]" merged with LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[21]" File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
    Info (13026): Duplicate LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[11]" merged with LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[23]" File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
    Info (13026): Duplicate LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[12]" merged with LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[23]" File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
    Info (13026): Duplicate LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[26]" merged with LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[23]" File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
    Info (13026): Duplicate LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[27]" merged with LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[23]" File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
    Info (13026): Duplicate LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[28]" merged with LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[23]" File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
    Info (13026): Duplicate LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[29]" merged with LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[23]" File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
    Info (13026): Duplicate LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[30]" merged with LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[23]" File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
    Info (13026): Duplicate LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[31]" merged with LATCH primitive "rtl_top:u_rtl_top|proc:processor_i|fetch:proc_fe|instruction_fe[23]" File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 49
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 15
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 15
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 15
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 15
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 15
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 15
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 15
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 16
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 16
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 16
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 16
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 16
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 16
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 16
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 17
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 17
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 17
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 17
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 17
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 17
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 17
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 18
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 18
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 18
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 18
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 18
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 18
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 18
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 19
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 19
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 19
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 19
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 19
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 19
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 19
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 20
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 20
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 20
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 20
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 20
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 20
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 20
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 44
Info (286030): Timing-Driven Synthesis is running
Info (17049): 784 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file I:/ece554/Battleship/Verilog/rtl_top_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance rtl_top:u_rtl_top|ppu_top:ppu_top_i|vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 23
    Warning (15610): No output dependent on input pin "KEY[2]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 23
    Warning (15610): No output dependent on input pin "KEY[3]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 23
    Warning (15610): No output dependent on input pin "SW[0]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 35
    Warning (15610): No output dependent on input pin "SW[1]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 35
    Warning (15610): No output dependent on input pin "SW[2]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 35
    Warning (15610): No output dependent on input pin "SW[3]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 35
    Warning (15610): No output dependent on input pin "SW[4]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 35
    Warning (15610): No output dependent on input pin "SW[5]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 35
    Warning (15610): No output dependent on input pin "SW[6]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 35
    Warning (15610): No output dependent on input pin "SW[7]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 35
    Warning (15610): No output dependent on input pin "SW[8]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 35
    Warning (15610): No output dependent on input pin "SW[9]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 35
Info (21057): Implemented 4866 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 81 output pins
    Info (21060): Implemented 40 bidirectional pins
    Info (21061): Implemented 4594 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 169 warnings
    Info: Peak virtual memory: 4959 megabytes
    Info: Processing ended: Tue Apr 15 18:31:34 2025
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/ece554/Battleship/Verilog/rtl_top_test.map.smsg.


