[ START MERGED ]
coreInst/busControllerInst/CN CLK_c
coreInst/DECODE_c_i DECODE_c
[ END MERGED ]
[ START CLIPPED ]
coreInst/fullALUInst/aluInst/GND
coreInst/registerFileInst/regs/GND
coreInst/programCounterInst/GND
mcuResourcesInst/UARTInst/uartTxInst/GND
VCC
coreInst/fullALUInst/aluInst/RESULT_5_0_cry_0_0_S1
coreInst/fullALUInst/aluInst/RESULT_5_0_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_5
coreInst/fullALUInst/aluInst/RESULT_5_0_s_15_0_S1
coreInst/fullALUInst/aluInst/RESULT_5_0_s_15_0_COUT
coreInst/fullALUInst/aluInst/madd_2_cry_1_0_S1
coreInst/fullALUInst/aluInst/madd_2_cry_1_0_S0
coreInst/fullALUInst/aluInst/N_17
coreInst/fullALUInst/aluInst/madd_2_cry_15_0_S1
coreInst/fullALUInst/aluInst/madd_2_cry_15_0_COUT
coreInst/fullALUInst/aluInst/madd_3_cry_1_0_S1
coreInst/fullALUInst/aluInst/madd_3_cry_1_0_S0
coreInst/fullALUInst/aluInst/N_30
coreInst/fullALUInst/aluInst/madd_3_cry_15_0_S1
coreInst/fullALUInst/aluInst/madd_3_cry_15_0_COUT
coreInst/fullALUInst/aluInst/madd_1_cry_1_0_S1
coreInst/fullALUInst/aluInst/madd_1_cry_1_0_S0
coreInst/fullALUInst/aluInst/N_34
coreInst/fullALUInst/aluInst/madd_1_cry_15_0_S1
coreInst/fullALUInst/aluInst/madd_1_cry_15_0_COUT
coreInst/fullALUInst/aluInst/madd_8_cry_0_0_S1
coreInst/fullALUInst/aluInst/madd_8_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_35
coreInst/fullALUInst/aluInst/madd_8_cry_16_0_S1
coreInst/fullALUInst/aluInst/madd_8_cry_16_0_COUT
coreInst/fullALUInst/aluInst/madd_10_cry_2_0_S1
coreInst/fullALUInst/aluInst/madd_10_cry_2_0_S0
coreInst/fullALUInst/aluInst/N_39
coreInst/fullALUInst/aluInst/madd_10_cry_18_0_S1
coreInst/fullALUInst/aluInst/madd_10_cry_18_0_COUT
coreInst/fullALUInst/aluInst/madd_7_cry_1_0_S1
coreInst/fullALUInst/aluInst/madd_7_cry_1_0_S0
coreInst/fullALUInst/aluInst/N_47
coreInst/fullALUInst/aluInst/madd_7_cry_16_0_COUT
coreInst/fullALUInst/aluInst/madd_9_cry_2_0_S1
coreInst/fullALUInst/aluInst/madd_9_cry_2_0_S0
coreInst/fullALUInst/aluInst/N_49
coreInst/fullALUInst/aluInst/madd_9_cry_18_0_S1
coreInst/fullALUInst/aluInst/madd_9_cry_18_0_COUT
coreInst/fullALUInst/aluInst/madd_4_cry_1_0_S1
coreInst/fullALUInst/aluInst/madd_4_cry_1_0_S0
coreInst/fullALUInst/aluInst/N_50
coreInst/fullALUInst/aluInst/madd_4_cry_15_0_S1
coreInst/fullALUInst/aluInst/madd_4_cry_15_0_COUT
coreInst/fullALUInst/aluInst/madd_5_cry_1_0_S1
coreInst/fullALUInst/aluInst/madd_5_cry_1_0_S0
coreInst/fullALUInst/aluInst/N_51
coreInst/fullALUInst/aluInst/madd_5_cry_15_0_S1
coreInst/fullALUInst/aluInst/madd_5_cry_15_0_COUT
coreInst/fullALUInst/aluInst/madd_6_cry_1_0_S1
coreInst/fullALUInst/aluInst/madd_6_cry_1_0_S0
coreInst/fullALUInst/aluInst/N_52
coreInst/fullALUInst/aluInst/madd_6_cry_15_0_S1
coreInst/fullALUInst/aluInst/madd_6_cry_15_0_COUT
coreInst/fullALUInst/aluInst/madd_0_cry_0_0_S1
coreInst/fullALUInst/aluInst/madd_0_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_53
coreInst/fullALUInst/aluInst/madd_0_cry_15_0_COUT
coreInst/fullALUInst/aluInst/un1_RESULT_cry_0_0_S1
coreInst/fullALUInst/aluInst/un1_RESULT_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_54
coreInst/fullALUInst/aluInst/un1_RESULT_cry_15_0_COUT
coreInst/fullALUInst/aluInst/un10_RESULT_cry_0_0_S1
coreInst/fullALUInst/aluInst/un10_RESULT_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_55
coreInst/fullALUInst/aluInst/un10_RESULT_cry_15_0_COUT
coreInst/fullALUInst/aluInst/un47_RESULT_cry_0_0_S1
coreInst/fullALUInst/aluInst/un47_RESULT_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_56
coreInst/fullALUInst/aluInst/un47_RESULT_cry_15_0_COUT
coreInst/fullALUInst/aluInst/madd_13_cry_4_0_S1
coreInst/fullALUInst/aluInst/madd_13_cry_4_0_S0
coreInst/fullALUInst/aluInst/N_57
coreInst/fullALUInst/aluInst/madd_13_s_23_0_S1
coreInst/fullALUInst/aluInst/madd_13_s_23_0_COUT
coreInst/fullALUInst/aluInst/madd_11_cry_2_0_S1
coreInst/fullALUInst/aluInst/madd_11_cry_2_0_S0
coreInst/fullALUInst/aluInst/N_60
coreInst/fullALUInst/aluInst/madd_11_cry_18_0_S1
coreInst/fullALUInst/aluInst/madd_11_cry_18_0_COUT
coreInst/fullALUInst/aluInst/madd_12_cry_0_0_S1
coreInst/fullALUInst/aluInst/madd_12_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_61
coreInst/fullALUInst/aluInst/madd_12_cry_19_0_COUT
coreInst/fullALUInst/aluInst/madd_14_cry_0_0_S1
coreInst/fullALUInst/aluInst/madd_14_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_62
coreInst/fullALUInst/aluInst/madd_14_s_23_0_S1
coreInst/fullALUInst/aluInst/madd_14_s_23_0_COUT
coreInst/fullALUInst/aluInst/madd_cry_0_0_S1
coreInst/fullALUInst/aluInst/madd_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_63
coreInst/fullALUInst/aluInst/madd_cry_15_0_COUT
coreInst/registerFileInst/regs/registers_0_0_1_DOB8
coreInst/registerFileInst/regs/registers_0_0_1_DOA8
coreInst/registerFileInst/regs/registers_0_1_0_DOB8
coreInst/registerFileInst/regs/registers_0_1_0_DOA8
coreInst/programCounterInst/PC_A_NEXT_s_15_0_S1
coreInst/programCounterInst/PC_A_NEXT_s_15_0_COUT
coreInst/programCounterInst/PC_A_NEXT_cry_0_0_S1
coreInst/programCounterInst/PC_A_NEXT_cry_0_0_S0
coreInst/programCounterInst/N_1
mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_0_0_S0
mcuResourcesInst/UARTInst/uartTxInst/N_5
mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_s_15_0_S1
mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_s_15_0_COUT
mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_0_0_S0
mcuResourcesInst/UARTInst/uartTxInst/N_6
mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_15_0_COUT
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_0_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_0_0_S0
mcuResourcesInst/UARTInst/uartTxInst/N_8
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_1_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_1_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_3_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_3_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_5_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_5_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_7_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_7_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_9_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_9_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_11_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_11_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_13_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_13_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_15_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_15_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_COUT
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.12.1.454 -- WARNING: Map write only section -- Sat Oct 28 16:03:27 2023

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=ENABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE DUALBOOTGOLDEN=INTERNAL BACKGROUND_RECONFIG=OFF INBUF=ON ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
