#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x27e86a0 .scope module, "Mux_1" "Mux_1" 2 529;
 .timescale 0 0;
v0x26a5200_0 .net *"_s0", 1 0, L_0x28947c0; 1 drivers
v0x28752b0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x2875350_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x28753f0_0 .net *"_s6", 0 0, L_0x28948d0; 1 drivers
v0x28754a0_0 .net "in1", 0 0, C4<z>; 0 drivers
v0x2875540_0 .net "in2", 0 0, C4<z>; 0 drivers
v0x2875620_0 .net "out", 0 0, L_0x2894a10; 1 drivers
v0x28756c0_0 .net "sel", 0 0, C4<z>; 0 drivers
L_0x28947c0 .concat [ 1 1 0 0], C4<z>, C4<0>;
L_0x28948d0 .cmp/eq 2, L_0x28947c0, C4<00>;
L_0x2894a10 .functor MUXZ 1, C4<z>, C4<z>, L_0x28948d0, C4<>;
S_0x27f5db0 .scope module, "Mux_11" "Mux_11" 2 521;
 .timescale 0 0;
v0x28757b0_0 .net *"_s0", 1 0, L_0x2894b00; 1 drivers
v0x2875870_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x2875910_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x28759b0_0 .net *"_s6", 0 0, L_0x2894c70; 1 drivers
v0x2875a30_0 .net "in1", 0 10, C4<zzzzzzzzzzz>; 0 drivers
v0x2875ad0_0 .net "in2", 0 10, C4<zzzzzzzzzzz>; 0 drivers
v0x2875b70_0 .net "out", 0 10, L_0x2894db0; 1 drivers
v0x2875c10_0 .net "sel", 0 0, C4<z>; 0 drivers
L_0x2894b00 .concat [ 1 1 0 0], C4<z>, C4<0>;
L_0x2894c70 .cmp/eq 2, L_0x2894b00, C4<00>;
L_0x2894db0 .functor MUXZ 11, C4<zzzzzzzzzzz>, C4<zzzzzzzzzzz>, L_0x2894c70, C4<>;
S_0x279fa00 .scope module, "aatb" "aatb" 3 7;
 .timescale 0 0;
v0x2886430_0 .net "ADSTB", 0 0, v0x2883e10_0; 1 drivers
v0x28864b0_0 .net "AEN", 1 0, v0x2883ed0_0; 1 drivers
v0x28865c0_0 .net "CS", 0 0, C4<1>; 1 drivers
v0x2886640_0 .net "DACK", 3 0, v0x2883ff0_0; 1 drivers
v0x28866c0_0 .net "DMA_IN", 0 0, v0x287cad0_0; 1 drivers
v0x2886740_0 .net "DMA_OUT", 0 0, C4<z>; 0 drivers
v0x28867c0_0 .net "DREQ", 3 0, v0x287cb50_0; 1 drivers
v0x2886840_0 .net "HLDA", 0 0, v0x287cbd0_0; 1 drivers
v0x28868c0_0 .net "HREQ", 0 0, v0x2884360_0; 1 drivers
v0x2886990_0 .net "IOR", 0 0, v0x2884410_0; 1 drivers
v0x2886a60_0 .net "IORP", 0 0, v0x287cd10_0; 1 drivers
v0x2886ae0_0 .net "IOW", 0 0, v0x28845a0_0; 1 drivers
v0x2886bb0_0 .net "IOWP", 0 0, v0x287cdb0_0; 1 drivers
v0x2886c30_0 .net "MEMR", 0 0, v0x28846f0_0; 1 drivers
v0x2886d80_0 .net "MEMRP", 0 0, v0x287d060_0; 1 drivers
v0x2886e00_0 .net "MEMW", 0 0, v0x28848c0_0; 1 drivers
v0x2886cb0_0 .net "MEMWP", 0 0, v0x287d160_0; 1 drivers
v0x2886f60_0 .net "MEM_OR_IO", 0 0, v0x287d1e0_0; 1 drivers
v0x2886e80_0 .net "MEM_TO_MEM", 0 0, L_0x2895c70; 1 drivers
v0x28870d0_0 .net "READY", 0 0, v0x28824f0_0; 1 drivers
v0x2886fe0_0 .net "READY_IO", 0 0, v0x2881240_0; 1 drivers
v0x2887200_0 .net *"_s10", 0 0, L_0x28951c0; 1 drivers
v0x2887150_0 .net *"_s12", 7 0, C4<zzzzzzzz>; 0 drivers
v0x2887340_0 .net *"_s14", 7 0, L_0x2895300; 1 drivers
v0x2887280_0 .net *"_s21", 2 0, C4<000>; 1 drivers
v0x2887490_0 .net *"_s4", 2 0, L_0x2895060; 1 drivers
v0x28873c0_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0x28875f0_0 .net *"_s8", 2 0, C4<001>; 1 drivers
RS_0x7fbec4f7d208 .resolv tri, L_0x2894f30, L_0x2896c50, L_0x2897400, L_0x289bae0;
I0x284eaf0 .island tran;
p0x7fbec4f7d208 .port I0x284eaf0, RS_0x7fbec4f7d208;
v0x2887510_0 .net8 "address", 15 0, p0x7fbec4f7d208; 4 drivers
v0x2887760_0 .var "clk", 0 0;
RS_0x7fbec4f7d2c8/0/0 .resolv tri, L_0x2895b40, L_0x2896250, L_0x2896700, L_0x2896fb0;
RS_0x7fbec4f7d2c8/0/4 .resolv tri, L_0x289c220, C4<zzzzzzzz>, C4<zzzzzzzz>, C4<zzzzzzzz>;
RS_0x7fbec4f7d2c8 .resolv tri, RS_0x7fbec4f7d2c8/0/0, RS_0x7fbec4f7d2c8/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v0x2887670_0 .net8 "data", 7 0, RS_0x7fbec4f7d2c8; 5 drivers
v0x2887970_0 .net "demandEnd", 0 0, v0x287f550_0; 1 drivers
v0x28877e0_0 .net "reset", 0 0, v0x2880400_0; 1 drivers
L_0x2894f30 .part/pv L_0x2895300, 8, 8, 16;
L_0x2895060 .concat [ 2 1 0 0], v0x2883ed0_0, C4<0>;
L_0x28951c0 .cmp/eq 3, L_0x2895060, C4<001>;
L_0x2895300 .functor MUXZ 8, C4<zzzzzzzz>, RS_0x7fbec4f7d2c8, L_0x28951c0, C4<>;
L_0x2895d60 .concat [ 1 3 0 0], v0x287d1e0_0, C4<000>;
L_0x2897530 .part v0x2883ff0_0, 0, 1;
p0x7fbec4f7df88 .port I0x284eaf0, L_0x2895730;
 .tranvp 16 8 0, I0x284eaf0, p0x7fbec4f7d208 p0x7fbec4f7df88;
S_0x2883700 .scope module, "dma" "DMA" 3 28, 4 1, S_0x279fa00;
 .timescale 0 0;
P_0x28837f8 .param/l "S0" 4 26, C4<0001>;
P_0x2883820 .param/l "S1" 4 28, C4<1010>;
P_0x2883848 .param/l "S11" 4 27, C4<0010>;
P_0x2883870 .param/l "S12" 4 27, C4<0011>;
P_0x2883898 .param/l "S13" 4 27, C4<0100>;
P_0x28838c0 .param/l "S14" 4 27, C4<0101>;
P_0x28838e8 .param/l "S2" 4 28, C4<1011>;
P_0x2883910 .param/l "S21" 4 27, C4<0110>;
P_0x2883938 .param/l "S22" 4 27, C4<0111>;
P_0x2883960 .param/l "S23" 4 27, C4<1000>;
P_0x2883988 .param/l "S24" 4 27, C4<1001>;
P_0x28839b0 .param/l "S4" 4 28, C4<1110>;
P_0x28839d8 .param/l "SI" 4 26, C4<0000>;
v0x2883e10_0 .var "ADSTB", 0 0;
v0x2883ed0_0 .var "AEN", 1 0;
v0x2883f50_0 .alias "CS", 0 0, v0x28865c0_0;
v0x2883ff0_0 .var "DACK", 3 0;
v0x2884070_0 .alias "DMA_IN", 0 0, v0x28866c0_0;
v0x2884120_0 .alias "DMA_OUT", 0 0, v0x2886740_0;
v0x28841e0_0 .alias "DREQ", 3 0, v0x28867c0_0;
v0x2884260_0 .alias "HLDA", 0 0, v0x2886840_0;
v0x2884360_0 .var "HREQ", 0 0;
v0x2884410_0 .var "IOR", 0 0;
v0x2884520_0 .alias "IORP", 0 0, v0x2886a60_0;
v0x28845a0_0 .var "IOW", 0 0;
v0x2884620_0 .alias "IOWP", 0 0, v0x2886bb0_0;
v0x28846f0_0 .var "MEMR", 0 0;
v0x28847f0_0 .alias "MEMRP", 0 0, v0x2886d80_0;
v0x28848c0_0 .var "MEMW", 0 0;
v0x2884770_0 .alias "MEMWP", 0 0, v0x2886cb0_0;
v0x2884a20_0 .net "MEM_OR_IO", 3 0, L_0x2895d60; 1 drivers
v0x2884940_0 .alias "MEM_TO_MEM", 0 0, v0x2886e80_0;
v0x2884b40 .array "Priority", 3 0, 1 0;
v0x2884aa0_0 .alias "READY", 0 0, v0x28870d0_0;
v0x2884cc0_0 .alias "READY_IO", 0 0, v0x2886fe0_0;
v0x2884e00_0 .net *"_s0", 2 0, L_0x2895440; 1 drivers
v0x2884e80_0 .net *"_s12", 2 0, L_0x2895820; 1 drivers
v0x2884d40_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v0x2884fd0_0 .net *"_s16", 2 0, C4<001>; 1 drivers
v0x2884f00_0 .net *"_s18", 0 0, L_0x2895a20; 1 drivers
v0x2885130_0 .net *"_s20", 7 0, C4<zzzzzzzz>; 0 drivers
v0x2885050_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x28852a0_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v0x28851b0_0 .net *"_s6", 0 0, L_0x28955c0; 1 drivers
v0x2885420_0 .net *"_s8", 7 0, C4<zzzzzzzz>; 0 drivers
v0x2885320_0 .var "a", 7 0;
v0x28855b0_0 .net "address", 7 0, p0x7fbec4f7df88; 1 drivers
v0x28854a0 .array "car", 3 0, 15 0;
v0x2885520 .array "ccr", 3 0, 15 0;
v0x2885760_0 .net "clk", 0 0, v0x2887760_0; 1 drivers
v0x28857e0_0 .var/i "clkCount", 31 0;
v0x2885630_0 .var "command", 7 0;
v0x28856d0_0 .var "currentState", 3 0;
v0x28859b0_0 .var "d", 7 0;
v0x2885a30_0 .alias "data", 7 0, v0x2887670_0;
v0x2885860_0 .alias "demandEnd", 0 0, v0x2887970_0;
v0x28858e0_0 .var "dest", 0 0;
v0x2885c20_0 .var "flag", 0 0;
v0x2885ca0_0 .var/i "i", 31 0;
v0x2885ab0_0 .var "mask", 3 0;
v0x2885b50 .array "mode", 3 0, 5 0;
v0x2885eb0_0 .var "nextState", 3 0;
v0x2885f30_0 .var "req", 0 0;
v0x2885d20_0 .var "request", 3 0;
v0x2885dc0_0 .alias "reset", 0 0, v0x28877e0_0;
v0x2886160_0 .var "source", 0 0;
v0x28861e0_0 .var "status", 7 0;
v0x2885fb0_0 .var "temp", 0 0;
v0x2886050_0 .var "temporary", 7 0;
E_0x28833c0/0 .event edge, v0x2881110_0, v0x2881010_0, v0x2881240_0, v0x28812c0_0;
E_0x28833c0/1 .event edge, v0x28856d0_0, v0x287cad0_0, v0x2884120_0, v0x28855b0_0;
E_0x28833c0/2 .event edge, v0x287f350_0, v0x287cbd0_0, v0x287cb50_0;
E_0x28833c0 .event/or E_0x28833c0/0, E_0x28833c0/1, E_0x28833c0/2;
L_0x2895440 .concat [ 2 1 0 0], v0x2883ed0_0, C4<0>;
L_0x28955c0 .cmp/eq 3, L_0x2895440, C4<001>;
L_0x2895730 .functor MUXZ 8, C4<zzzzzzzz>, v0x2885320_0, L_0x28955c0, C4<>;
L_0x2895820 .concat [ 2 1 0 0], v0x2883ed0_0, C4<0>;
L_0x2895a20 .cmp/eq 3, L_0x2895820, C4<001>;
L_0x2895b40 .functor MUXZ 8, C4<zzzzzzzz>, v0x28859b0_0, L_0x2895a20, C4<>;
L_0x2895c70 .part v0x2885630_0, 0, 1;
S_0x2882180 .scope module, "ram" "RAM" 3 32, 5 1, S_0x279fa00;
 .timescale 0 0;
v0x2881f30_0 .alias "AEN", 1 0, v0x28864b0_0;
v0x2882270_0 .alias "MEMR", 0 0, v0x2886c30_0;
v0x28822f0_0 .alias "MEMRP", 0 0, v0x2886d80_0;
v0x2882370_0 .alias "MEMW", 0 0, v0x2886e00_0;
v0x28823f0_0 .alias "MEMWP", 0 0, v0x2886cb0_0;
v0x2882470_0 .alias "MEM_TO_MEM", 0 0, v0x2886e80_0;
v0x28824f0_0 .var "READY", 0 0;
v0x2882570_0 .alias "READY_IO", 0 0, v0x2886fe0_0;
v0x28825f0_0 .net *"_s0", 2 0, L_0x2895ee0; 1 drivers
v0x2882670_0 .net *"_s12", 3 0, L_0x2896340; 1 drivers
v0x28826f0_0 .net *"_s15", 1 0, C4<00>; 1 drivers
v0x2882770_0 .net *"_s16", 3 0, C4<0010>; 1 drivers
v0x2882810_0 .net *"_s18", 0 0, L_0x28965c0; 1 drivers
v0x28828b0_0 .net *"_s20", 7 0, C4<zzzzzzzz>; 0 drivers
v0x28829d0_0 .net *"_s24", 3 0, L_0x2896940; 1 drivers
v0x2882a70_0 .net *"_s27", 1 0, C4<00>; 1 drivers
v0x2882930_0 .net *"_s28", 3 0, C4<0010>; 1 drivers
v0x2882bc0_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v0x2882ce0_0 .net *"_s30", 0 0, L_0x2896b10; 1 drivers
v0x2882d60_0 .net *"_s32", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0x2882c40_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v0x2882e90_0 .net *"_s6", 0 0, L_0x2896110; 1 drivers
v0x2882de0_0 .net *"_s8", 7 0, C4<zzzzzzzz>; 0 drivers
v0x2882fd0_0 .alias "address", 15 0, v0x2887510_0;
v0x2882f10_0 .var "addressOS", 15 0;
v0x2883120_0 .var "adr", 15 0;
v0x2883050_0 .alias "clk", 0 0, v0x2885760_0;
v0x2883280_0 .var/i "clkCount", 31 0;
v0x28831a0_0 .alias "data", 7 0, v0x2887670_0;
v0x28833f0_0 .var "data_out", 7 0;
v0x2883300_0 .var "flag", 1 0;
v0x2883570_0 .var/i "i", 31 0;
v0x2883470 .array "mem", 15 0, 7 0;
L_0x2895ee0 .concat [ 1 2 0 0], v0x287d060_0, C4<00>;
L_0x2896110 .cmp/eq 3, L_0x2895ee0, C4<001>;
L_0x2896250 .functor MUXZ 8, C4<zzzzzzzz>, v0x28833f0_0, L_0x2896110, C4<>;
L_0x2896340 .concat [ 2 2 0 0], v0x2883ed0_0, C4<00>;
L_0x28965c0 .cmp/eq 4, L_0x2896340, C4<0010>;
L_0x2896700 .functor MUXZ 8, C4<zzzzzzzz>, v0x28833f0_0, L_0x28965c0, C4<>;
L_0x2896940 .concat [ 2 2 0 0], v0x2883ed0_0, C4<00>;
L_0x2896b10 .cmp/eq 4, L_0x2896940, C4<0010>;
L_0x2896c50 .functor MUXZ 16, C4<zzzzzzzzzzzzzzzz>, v0x2883120_0, L_0x2896b10, C4<>;
S_0x28809f0 .scope module, "io" "IO" 3 34, 6 1, S_0x279fa00;
 .timescale 0 0;
v0x2880ae0_0 .alias "AEN", 1 0, v0x28864b0_0;
v0x2880b60_0 .net "DACK0", 0 0, L_0x2897530; 1 drivers
v0x2881010_0 .alias "IOR", 0 0, v0x2886990_0;
v0x2881090_0 .alias "IORP", 0 0, v0x2886a60_0;
v0x2881110_0 .alias "IOW", 0 0, v0x2886ae0_0;
v0x2881190_0 .alias "IOWP", 0 0, v0x2886bb0_0;
v0x2881240_0 .var "READY", 0 0;
v0x28812c0_0 .alias "READY_MEM", 0 0, v0x28870d0_0;
v0x2881390_0 .net *"_s0", 3 0, L_0x2896d40; 1 drivers
v0x2881410_0 .net *"_s12", 3 0, L_0x28970a0; 1 drivers
v0x2881490_0 .net *"_s15", 1 0, C4<00>; 1 drivers
v0x2881510_0 .net *"_s16", 3 0, C4<0011>; 1 drivers
v0x2881590_0 .net *"_s18", 0 0, L_0x2896e30; 1 drivers
v0x2881610_0 .net *"_s20", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0x2881710_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v0x2881790_0 .net *"_s4", 3 0, C4<0011>; 1 drivers
v0x2881690_0 .net *"_s6", 0 0, L_0x2896a70; 1 drivers
v0x28818c0_0 .net *"_s8", 7 0, C4<zzzzzzzz>; 0 drivers
v0x28819e0_0 .var "addr", 15 0;
v0x2881a60_0 .alias "address", 15 0, v0x2887510_0;
v0x2881940_0 .alias "clk", 0 0, v0x2885760_0;
v0x2881c20_0 .var/i "clkCount", 31 0;
v0x2881ae0_0 .alias "data", 7 0, v0x2887670_0;
v0x2881d60_0 .var "data_out", 7 0;
v0x2881ca0_0 .var "flag", 0 0;
v0x2881eb0_0 .var/i "i", 31 0;
v0x2881de0 .array "iomem", 15 0, 7 0;
v0x2882010_0 .var/i "j", 31 0;
L_0x2896d40 .concat [ 2 2 0 0], v0x2883ed0_0, C4<00>;
L_0x2896a70 .cmp/eq 4, L_0x2896d40, C4<0011>;
L_0x2896fb0 .functor MUXZ 8, C4<zzzzzzzz>, v0x2881d60_0, L_0x2896a70, C4<>;
L_0x28970a0 .concat [ 2 2 0 0], v0x2883ed0_0, C4<00>;
L_0x2896e30 .cmp/eq 4, L_0x28970a0, C4<0011>;
L_0x2897400 .functor MUXZ 16, C4<zzzzzzzzzzzzzzzz>, v0x28819e0_0, L_0x2896e30, C4<>;
S_0x2875d00 .scope module, "processor" "mips" 3 36, 7 1, S_0x279fa00;
 .timescale 0 0;
L_0x289be10 .functor AND 1, L_0x28976f0, v0x287b510_0, C4<1>, C4<1>;
v0x287c830_0 .alias "AEN", 1 0, v0x28864b0_0;
v0x287c8f0_0 .net "Branch", 0 0, v0x287b510_0; 1 drivers
v0x287c970_0 .net "BranchNot", 0 0, v0x287b590_0; 1 drivers
v0x287ca20_0 .alias "DACK", 3 0, v0x2886640_0;
v0x287cad0_0 .var "DMA_IN", 0 0;
v0x287cb50_0 .var "DREQ", 3 0;
v0x287cbd0_0 .var "HLDA", 0 0;
v0x287cc70_0 .alias "HRQ", 0 0, v0x28868c0_0;
v0x287cd10_0 .var "IOR", 0 0;
v0x287cdb0_0 .var "IOW", 0 0;
v0x287ceb0_0 .net "Jal", 0 0, v0x287b610_0; 1 drivers
v0x287cf30_0 .net "Jump", 0 0, v0x287b6e0_0; 1 drivers
v0x287cfb0_0 .net "JumpR", 0 0, v0x287b780_0; 1 drivers
v0x287d060_0 .var "MEMR", 0 0;
v0x287d160_0 .var "MEMW", 0 0;
v0x287d1e0_0 .var "MEM_OR_IO", 0 0;
v0x287d0e0_0 .net "OpCode", 5 0, L_0x289d240; 1 drivers
v0x287d340_0 .var "PC", 31 0;
v0x287d260_0 .net "PCwire", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x287d460_0 .net *"_s10", 2 0, L_0x289ba40; 1 drivers
v0x287d3e0_0 .net *"_s100", 29 0, L_0x289db00; 1 drivers
v0x287d5b0_0 .net *"_s102", 1 0, C4<00>; 1 drivers
v0x287d500_0 .net *"_s104", 33 0, L_0x289e280; 1 drivers
v0x287d710_0 .net *"_s107", 1 0, C4<00>; 1 drivers
v0x287d650_0 .net *"_s108", 33 0, C4<0000000000000000000000000000000100>; 1 drivers
v0x287d860_0 .net *"_s110", 33 0, L_0x289dc30; 1 drivers
v0x287d7b0_0 .net *"_s112", 33 0, L_0x289e180; 1 drivers
v0x287d9c0_0 .net *"_s115", 1 0, C4<00>; 1 drivers
v0x287d900_0 .net *"_s116", 33 0, L_0x289e8e0; 1 drivers
v0x287db30_0 .net *"_s118", 31 0, L_0x289e660; 1 drivers
v0x287da40_0 .net *"_s120", 1 0, C4<00>; 1 drivers
v0x287dcb0_0 .net *"_s122", 33 0, L_0x289e750; 1 drivers
v0x287dbb0_0 .net *"_s13", 0 0, C4<0>; 1 drivers
v0x287de40_0 .net *"_s14", 2 0, C4<000>; 1 drivers
v0x287dd30_0 .net *"_s16", 0 0, L_0x289b270; 1 drivers
v0x287dfe0_0 .net *"_s18", 15 0, C4<00000000zzzzzzzz>; 1 drivers
v0x287dec0_0 .net *"_s22", 2 0, L_0x289bee0; 1 drivers
v0x287df60_0 .net *"_s25", 0 0, C4<0>; 1 drivers
v0x287e1a0_0 .net *"_s26", 2 0, C4<000>; 1 drivers
v0x287e220_0 .net *"_s28", 0 0, L_0x289bcd0; 1 drivers
v0x287e060_0 .net *"_s30", 7 0, C4<zzzzzzzz>; 0 drivers
v0x287e100_0 .net *"_s34", 0 0, C4<1>; 1 drivers
v0x287e400_0 .net *"_s38", 0 0, C4<1>; 1 drivers
v0x287e480_0 .net *"_s42", 31 0, L_0x289c6c0; 1 drivers
v0x287e2a0_0 .net *"_s45", 15 0, C4<0000000000000000>; 1 drivers
v0x287e340_0 .net *"_s48", 31 0, L_0x289c9a0; 1 drivers
v0x287e680_0 .net *"_s51", 23 0, C4<000000000000000000000000>; 1 drivers
v0x287e700_0 .net *"_s54", 31 0, L_0x289cd10; 1 drivers
v0x287e520_0 .net *"_s57", 23 0, C4<000000000000000000000000>; 1 drivers
v0x287e5c0_0 .net *"_s6", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x287e920_0 .net *"_s61", 4 0, L_0x289d010; 1 drivers
v0x287e9a0_0 .net *"_s80", 32 0, L_0x289d980; 1 drivers
v0x287e7a0_0 .net *"_s83", 0 0, C4<0>; 1 drivers
v0x287e840_0 .net *"_s84", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v0x287ebe0_0 .net *"_s86", 32 0, L_0x289cad0; 1 drivers
v0x287ec60_0 .net *"_s91", 3 0, L_0x289da20; 1 drivers
v0x287ea20_0 .net *"_s92", 29 0, L_0x289ddf0; 1 drivers
v0x287eac0_0 .net *"_s94", 31 0, L_0x289dd00; 1 drivers
v0x287eb60_0 .net *"_s97", 1 0, C4<00>; 1 drivers
v0x287eee0_0 .var "a", 15 0;
v0x287ed00_0 .alias "address", 15 0, v0x2887510_0;
v0x287eda0_0 .net "aluControlOutput", 3 0, v0x287c030_0; 1 drivers
v0x287ee20_0 .net "aluOpC", 3 0, v0x287b3d0_0; 1 drivers
v0x287f1b0_0 .net "aluSrcC", 0 0, v0x287b490_0; 1 drivers
v0x287efb0_0 .net "alu_output", 31 0, v0x287c310_0; 1 drivers
v0x287f080_0 .net "alu_outputx", 31 0, L_0x289c7f0; 1 drivers
v0x287f450_0 .net "branchRelativeValue", 31 0, L_0x289eb60; 1 drivers
v0x287f4d0_0 .alias "clk", 0 0, v0x2885760_0;
v0x287f230_0 .var/i "clk_Count", 31 0;
v0x287f2b0_0 .var "d", 7 0;
v0x287f350_0 .alias "data", 7 0, v0x2887670_0;
v0x287f790_0 .net "data_memory_data", 31 0, L_0x2898c30; 1 drivers
v0x287f550_0 .var "demand", 0 0;
v0x287f5f0_0 .net "func", 5 0, L_0x289d670; 1 drivers
v0x287f6c0_0 .net "imValue", 15 0, L_0x289d5b0; 1 drivers
v0x287fa70_0 .net "immediateValue32", 31 0, L_0x289b690; 1 drivers
v0x287f810_0 .net "in_alu", 31 0, L_0x289b3d0; 1 drivers
v0x287f8e0_0 .net "ins", 31 0, L_0x2899bc0; 1 drivers
v0x287f960_0 .net "jump_label", 31 0, L_0x289df60; 1 drivers
v0x287f9e0_0 .net "memReadC", 0 0, v0x287b820_0; 1 drivers
v0x287fd80_0 .net "memToRegC", 0 0, v0x287b8f0_0; 1 drivers
v0x287fe50_0 .net "memWriteC", 0 0, v0x287b970_0; 1 drivers
v0x287faf0_0 .net "memWriteCx", 0 0, L_0x289c050; 1 drivers
v0x287fb70_0 .net "mux1Out", 4 0, L_0x2899890; 1 drivers
v0x287fc40_0 .net "mux2Out", 31 0, L_0x289a910; 1 drivers
v0x2880180_0 .net "pcBranchSel", 0 0, L_0x289be10; 1 drivers
v0x287fed0_0 .net "pcNewValue", 31 0, L_0x289cc10; 1 drivers
v0x287ff50_0 .net "rd", 4 0, L_0x289d510; 1 drivers
v0x287ffd0_0 .net "reg1Data", 31 0, L_0x2883220; 1 drivers
v0x2880050_0 .net "reg2Data", 31 0, L_0x2884490; 1 drivers
v0x28800d0_0 .net "reg2Datax", 31 0, L_0x289ce40; 1 drivers
v0x28804e0_0 .net "regDstC", 0 0, v0x287ba70_0; 1 drivers
v0x2880200_0 .net "regFile_writeData", 31 0, L_0x289add0; 1 drivers
v0x2880280_0 .net "regFile_writeDatax", 31 0, L_0x289c4e0; 1 drivers
v0x2880300_0 .net "regWriteC", 0 0, v0x287bb20_0; 1 drivers
v0x2880380_0 .net "regWriteCx", 0 0, L_0x289c310; 1 drivers
v0x2880400_0 .var "reset", 0 0;
v0x2880870_0 .net "rs", 4 0, L_0x289d330; 1 drivers
v0x2880560_0 .net "rt", 4 0, L_0x289d150; 1 drivers
v0x2880630_0 .net "shamt", 4 0, L_0x289d460; 1 drivers
v0x28806b0_0 .var "storeDM", 0 0;
v0x2880730_0 .var "storeRF", 0 0;
v0x28807b0_0 .net "sysCallC", 0 0, v0x287bcc0_0; 1 drivers
v0x2880c30_0 .net "writeRegAdress", 4 0, L_0x289a420; 1 drivers
v0x28808f0_0 .net "writeRegAdressx", 4 0, L_0x289d0b0; 1 drivers
v0x2880970_0 .net "zero", 0 0, L_0x28976f0; 1 drivers
E_0x2875470 .event negedge, v0x28763f0_0;
L_0x2899da0 .part v0x287d340_0, 0, 15;
L_0x289afa0 .arith/sum 32, v0x287d340_0, C4<00000000000000000000000000000100>;
L_0x289ba40 .concat [ 2 1 0 0], v0x2883ed0_0, C4<0>;
L_0x289b270 .cmp/eq 3, L_0x289ba40, C4<000>;
L_0x289bae0 .functor MUXZ 16, C4<00000000zzzzzzzz>, v0x287eee0_0, L_0x289b270, C4<>;
L_0x289bee0 .concat [ 2 1 0 0], v0x2883ed0_0, C4<0>;
L_0x289bcd0 .cmp/eq 3, L_0x289bee0, C4<000>;
L_0x289c220 .functor MUXZ 8, C4<zzzzzzzz>, v0x287f2b0_0, L_0x289bcd0, C4<>;
L_0x289c310 .functor MUXZ 1, v0x287bb20_0, C4<1>, v0x2880730_0, C4<>;
L_0x289c050 .functor MUXZ 1, v0x287b970_0, C4<1>, v0x28806b0_0, C4<>;
L_0x289c6c0 .concat [ 16 16 0 0], L_0x289d5b0, C4<0000000000000000>;
L_0x289c7f0 .functor MUXZ 32, v0x287c310_0, L_0x289c6c0, v0x28806b0_0, C4<>;
L_0x289c9a0 .concat [ 8 24 0 0], RS_0x7fbec4f7d2c8, C4<000000000000000000000000>;
L_0x289c4e0 .functor MUXZ 32, L_0x289add0, L_0x289c9a0, v0x2880730_0, C4<>;
L_0x289cd10 .concat [ 8 24 0 0], RS_0x7fbec4f7d2c8, C4<000000000000000000000000>;
L_0x289ce40 .functor MUXZ 32, L_0x2884490, L_0x289cd10, v0x28806b0_0, C4<>;
L_0x289d010 .part L_0x289d5b0, 0, 5;
L_0x289d0b0 .functor MUXZ 5, L_0x289a420, L_0x289d010, v0x2880730_0, C4<>;
L_0x289d240 .part L_0x2899bc0, 26, 6;
L_0x289d330 .part L_0x2899bc0, 21, 5;
L_0x289d150 .part L_0x2899bc0, 16, 5;
L_0x289d510 .part L_0x2899bc0, 11, 5;
L_0x289d460 .part L_0x2899bc0, 6, 5;
L_0x289d670 .part L_0x2899bc0, 0, 6;
L_0x289d5b0 .concat [ 6 5 5 0], L_0x289d670, L_0x289d460, L_0x289d510;
L_0x289d980 .concat [ 32 1 0 0], v0x287d340_0, C4<0>;
L_0x289cad0 .arith/sum 33, L_0x289d980, C4<000000000000000000000000000000100>;
L_0x289cc10 .part L_0x289cad0, 0, 32;
L_0x289da20 .part v0x287d340_0, 28, 4;
LS_0x289ddf0_0_0 .concat [ 6 5 5 5], L_0x289d670, L_0x289d460, L_0x289d510, L_0x289d150;
LS_0x289ddf0_0_4 .concat [ 5 4 0 0], L_0x289d330, L_0x289da20;
L_0x289ddf0 .concat [ 21 9 0 0], LS_0x289ddf0_0_0, LS_0x289ddf0_0_4;
L_0x289dd00 .concat [ 30 2 0 0], L_0x289ddf0, C4<00>;
L_0x289db00 .part L_0x289dd00, 0, 30;
L_0x289df60 .concat [ 2 30 0 0], C4<00>, L_0x289db00;
L_0x289e280 .concat [ 32 2 0 0], v0x287d340_0, C4<00>;
L_0x289dc30 .arith/sum 34, L_0x289e280, C4<0000000000000000000000000000000100>;
L_0x289e180 .concat [ 32 2 0 0], L_0x289b690, C4<00>;
L_0x289e660 .part L_0x289e180, 0, 32;
L_0x289e8e0 .concat [ 2 32 0 0], C4<00>, L_0x289e660;
L_0x289e750 .arith/sum 34, L_0x289dc30, L_0x289e8e0;
L_0x289eb60 .part L_0x289e750, 0, 32;
S_0x287c0b0 .scope module, "alu" "ALU" 7 55, 2 450, S_0x2875d00;
 .timescale 0 0;
v0x287c1f0_0 .alias "A", 31 0, v0x287ffd0_0;
v0x287c290_0 .alias "ALUCtrl", 3 0, v0x287eda0_0;
v0x287c310_0 .var "ALUOut", 31 0;
v0x287c3c0_0 .alias "B", 31 0, v0x287f810_0;
v0x287c4a0_0 .alias "Zero", 0 0, v0x2880970_0;
v0x287c520_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x287c5a0_0 .net *"_s2", 0 0, L_0x2897270; 1 drivers
v0x287c620_0 .net/s *"_s4", 0 0, C4<1>; 1 drivers
v0x287c6f0_0 .net/s *"_s6", 0 0, C4<0>; 1 drivers
v0x287c790_0 .alias "shamt", 4 0, v0x2880630_0;
E_0x287c1a0 .event edge, v0x2876c00_0, v0x2876530_0, v0x287c030_0;
L_0x2897270 .cmp/eq 32, v0x287c310_0, C4<00000000000000000000000000000000>;
L_0x28976f0 .functor MUXZ 1, C4<0>, C4<1>, L_0x2897270, C4<>;
S_0x287bd70 .scope module, "alu_control" "ALUControl" 7 56, 2 413, S_0x2875d00;
 .timescale 0 0;
v0x287beb0_0 .alias "ALUOp", 3 0, v0x287ee20_0;
v0x287bf80_0 .alias "Func", 5 0, v0x287f5f0_0;
v0x287c030_0 .var "Sel", 3 0;
E_0x287be60 .event edge, v0x287bba0_0, v0x287b3d0_0;
S_0x287b2a0 .scope module, "controlUnit" "Control" 7 57, 2 120, S_0x2875d00;
 .timescale 0 0;
v0x287b3d0_0 .var "ALUOp", 3 0;
v0x287b490_0 .var "ALUSrc", 0 0;
v0x287b510_0 .var "Branch", 0 0;
v0x287b590_0 .var "BranchNot", 0 0;
v0x287b610_0 .var "Jal", 0 0;
v0x287b6e0_0 .var "Jump", 0 0;
v0x287b780_0 .var "JumpR", 0 0;
v0x287b820_0 .var "MemRead", 0 0;
v0x287b8f0_0 .var "MemToReg", 0 0;
v0x287b970_0 .var "MemWrite", 0 0;
v0x287b9f0_0 .alias "OpCode", 5 0, v0x287d0e0_0;
v0x287ba70_0 .var "RegDest", 0 0;
v0x287bb20_0 .var "RegWrite", 0 0;
v0x287bba0_0 .alias "func", 5 0, v0x287f5f0_0;
v0x287bcc0_0 .var "syscall", 0 0;
E_0x2876b10 .event edge, v0x287bba0_0, v0x287b9f0_0;
S_0x287a9b0 .scope module, "regFile" "RegFile" 7 58, 2 28, S_0x2875d00;
 .timescale 0 0;
L_0x2883220 .functor BUFZ 32, L_0x2897b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2884490 .functor BUFZ 32, L_0x2897c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x287a760_0 .net "PC", 31 0, v0x287d340_0; 1 drivers
v0x287aaa0 .array "Registers", 31 0, 31 0;
v0x287ab20_0 .net *"_s0", 31 0, L_0x2897b10; 1 drivers
v0x287aba0_0 .net *"_s4", 31 0, L_0x2897c90; 1 drivers
v0x287ac20_0 .alias "clk", 0 0, v0x2885760_0;
v0x287acf0_0 .var/i "clk_Count", 31 0;
v0x287ad70_0 .var/i "i", 31 0;
v0x287ae10_0 .alias "r1A", 4 0, v0x2880870_0;
v0x287af00_0 .alias "r2A", 4 0, v0x2880560_0;
v0x287af80_0 .alias "reg1Data", 31 0, v0x287ffd0_0;
v0x287b000_0 .alias "reg2Data", 31 0, v0x2880050_0;
v0x287b080_0 .alias "regW", 0 0, v0x2880380_0;
v0x287b100_0 .alias "wrA", 4 0, v0x28808f0_0;
v0x287b180_0 .alias "wrD", 31 0, v0x2880280_0;
L_0x2897b10 .array/port v0x287aaa0, L_0x289d330;
L_0x2897c90 .array/port v0x287aaa0, L_0x289d150;
S_0x2879660 .scope module, "data_memory" "DataMem" 7 59, 2 89, S_0x2875d00;
 .timescale 0 0;
v0x2879410_0 .alias "PC", 31 0, v0x287a760_0;
v0x2879750_0 .net *"_s0", 7 0, L_0x2897dc0; 1 drivers
v0x28797d0_0 .net *"_s10", 7 0, L_0x28981b0; 1 drivers
v0x2879850_0 .net *"_s12", 2 0, C4<010>; 1 drivers
v0x28798d0_0 .net *"_s16", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x2879970_0 .net *"_s17", 31 0, L_0x2898250; 1 drivers
v0x2879a10_0 .net *"_s18", 31 0, L_0x2897fd0; 1 drivers
v0x2879ab0_0 .net *"_s2", 2 0, C4<011>; 1 drivers
v0x2879b50_0 .net *"_s20", 7 0, L_0x2898550; 1 drivers
v0x2879bf0_0 .net *"_s22", 1 0, C4<01>; 1 drivers
v0x2879c90_0 .net *"_s26", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x2879d30_0 .net *"_s27", 31 0, L_0x28985f0; 1 drivers
v0x2879dd0_0 .net *"_s28", 31 0, L_0x2898390; 1 drivers
v0x2879e70_0 .net *"_s30", 7 0, L_0x28989a0; 1 drivers
v0x2879f90_0 .net *"_s32", 31 0, L_0x2898aa0; 1 drivers
v0x287a030_0 .net *"_s34", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x2879ef0_0 .net *"_s6", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x287a180_0 .net *"_s7", 31 0, L_0x2897ea0; 1 drivers
v0x287a2a0_0 .net *"_s8", 31 0, L_0x28978f0; 1 drivers
v0x287a320_0 .alias "address", 31 0, v0x287f080_0;
v0x287a200_0 .alias "clk", 0 0, v0x2885760_0;
v0x287a450_0 .var/i "clk_Count", 31 0;
v0x287a3a0_0 .alias "data", 31 0, v0x287f790_0;
v0x287a590_0 .var/i "fileData", 31 0;
v0x287a4d0 .array "memory", 1023 0, 7 0;
v0x287a6e0_0 .alias "read", 0 0, v0x287f9e0_0;
v0x287a610_0 .alias "wData", 31 0, v0x28800d0_0;
v0x287a840_0 .alias "write", 0 0, v0x287faf0_0;
L_0x2897dc0 .array/port v0x287a4d0, L_0x28978f0;
L_0x2897ea0 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_0x28978f0 .arith/sum 32, L_0x289c7f0, L_0x2897ea0;
L_0x28981b0 .array/port v0x287a4d0, L_0x2897fd0;
L_0x2898250 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_0x2897fd0 .arith/sum 32, L_0x289c7f0, L_0x2898250;
L_0x2898550 .array/port v0x287a4d0, L_0x2898390;
L_0x28985f0 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_0x2898390 .arith/sum 32, L_0x289c7f0, L_0x28985f0;
L_0x28989a0 .array/port v0x287a4d0, L_0x289c7f0;
L_0x2898aa0 .concat [ 8 8 8 8], L_0x28989a0, L_0x2898550, L_0x28981b0, L_0x2897dc0;
L_0x2898c30 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x2898aa0, v0x287b820_0, C4<>;
S_0x2878620 .scope module, "insMemory" "InstMem" 7 60, 2 78, S_0x2875d00;
 .timescale 0 0;
v0x2878710_0 .net *"_s0", 7 0, L_0x2898d70; 1 drivers
v0x28787d0_0 .net *"_s10", 31 0, L_0x28990b0; 1 drivers
v0x2878870_0 .net *"_s12", 7 0, L_0x2899310; 1 drivers
v0x2878910_0 .net *"_s14", 31 0, C4<00000000000000000000000000000010>; 1 drivers
v0x28789c0_0 .net *"_s18", 16 0, C4<00000000000000000>; 1 drivers
v0x2878a60_0 .net *"_s19", 31 0, L_0x2898ef0; 1 drivers
v0x2878b00_0 .net *"_s2", 7 0, L_0x2898e10; 1 drivers
v0x2878ba0_0 .net *"_s20", 31 0, L_0x28995b0; 1 drivers
v0x2878c90_0 .net *"_s22", 7 0, L_0x2899770; 1 drivers
v0x2878d30_0 .net *"_s24", 31 0, C4<00000000000000000000000000000011>; 1 drivers
v0x2878e30_0 .net *"_s28", 16 0, C4<00000000000000000>; 1 drivers
v0x2878ed0_0 .net *"_s29", 31 0, L_0x28993f0; 1 drivers
v0x2878fe0_0 .net *"_s30", 31 0, L_0x28999d0; 1 drivers
v0x2879080_0 .net *"_s4", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x28791a0_0 .net *"_s8", 16 0, C4<00000000000000000>; 1 drivers
v0x2879240_0 .net *"_s9", 31 0, L_0x28987b0; 1 drivers
v0x2879100_0 .var/i "fileInstruction", 31 0;
v0x2879390_0 .alias "insData", 31 0, v0x287f8e0_0;
v0x28794b0 .array "memory", 1023 0, 7 0;
v0x2879530_0 .net "pc", 14 0, L_0x2899da0; 1 drivers
L_0x2898d70 .array/port v0x28794b0, L_0x2899da0;
L_0x2898e10 .array/port v0x28794b0, L_0x28990b0;
L_0x28987b0 .concat [ 15 17 0 0], L_0x2899da0, C4<00000000000000000>;
L_0x28990b0 .arith/sum 32, L_0x28987b0, C4<00000000000000000000000000000001>;
L_0x2899310 .array/port v0x28794b0, L_0x28995b0;
L_0x2898ef0 .concat [ 15 17 0 0], L_0x2899da0, C4<00000000000000000>;
L_0x28995b0 .arith/sum 32, L_0x2898ef0, C4<00000000000000000000000000000010>;
L_0x2899770 .array/port v0x28794b0, L_0x28999d0;
L_0x28993f0 .concat [ 15 17 0 0], L_0x2899da0, C4<00000000000000000>;
L_0x28999d0 .arith/sum 32, L_0x28993f0, C4<00000000000000000000000000000011>;
L_0x2899bc0 .concat [ 8 8 8 8], L_0x2899770, L_0x2899310, L_0x2898e10, L_0x2898d70;
S_0x2878010 .scope module, "regDist4_1" "Mux_5" 7 61, 2 513, S_0x2875d00;
 .timescale 0 0;
v0x2878100_0 .net *"_s0", 1 0, L_0x2899ed0; 1 drivers
v0x28781a0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x2878240_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x28782e0_0 .net *"_s6", 0 0, L_0x2899150; 1 drivers
v0x2878390_0 .alias "in1", 0 4, v0x2880560_0;
v0x2878430_0 .alias "in2", 0 4, v0x287ff50_0;
v0x28784d0_0 .alias "out", 0 4, v0x287fb70_0;
v0x2878550_0 .alias "sel", 0 0, v0x28804e0_0;
L_0x2899ed0 .concat [ 1 1 0 0], v0x287ba70_0, C4<0>;
L_0x2899150 .cmp/eq 2, L_0x2899ed0, C4<00>;
L_0x2899890 .functor MUXZ 5, L_0x289d510, L_0x289d150, L_0x2899150, C4<>;
S_0x28779c0 .scope module, "regDist4_2" "Mux_5" 7 62, 2 513, S_0x2875d00;
 .timescale 0 0;
v0x2877ab0_0 .net *"_s0", 1 0, L_0x289a190; 1 drivers
v0x2877b70_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x2877c10_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x2877cb0_0 .net *"_s6", 0 0, L_0x2899fb0; 1 drivers
v0x2877d60_0 .alias "in1", 0 4, v0x287fb70_0;
v0x2877e00_0 .net "in2", 0 4, C4<11111>; 1 drivers
v0x2877ea0_0 .alias "out", 0 4, v0x2880c30_0;
v0x2877f40_0 .alias "sel", 0 0, v0x287ceb0_0;
L_0x289a190 .concat [ 1 1 0 0], v0x287b610_0, C4<0>;
L_0x2899fb0 .cmp/eq 2, L_0x289a190, C4<00>;
L_0x289a420 .functor MUXZ 5, C4<11111>, L_0x2899890, L_0x2899fb0, C4<>;
S_0x28773c0 .scope module, "memToReg" "Mux_32" 7 63, 2 504, S_0x2875d00;
 .timescale 0 0;
v0x28774b0_0 .net *"_s0", 1 0, L_0x289a2c0; 1 drivers
v0x2877570_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x2877610_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x28776b0_0 .net *"_s6", 0 0, L_0x289a5e0; 1 drivers
v0x2877730_0 .alias "in1", 0 31, v0x287efb0_0;
v0x28777d0_0 .alias "in2", 0 31, v0x287f790_0;
v0x2877870_0 .alias "out", 0 31, v0x287fc40_0;
v0x28778f0_0 .alias "sel", 0 0, v0x287fd80_0;
L_0x289a2c0 .concat [ 1 1 0 0], v0x287b8f0_0, C4<0>;
L_0x289a5e0 .cmp/eq 2, L_0x289a2c0, C4<00>;
L_0x289a910 .functor MUXZ 32, L_0x2898c30, v0x287c310_0, L_0x289a5e0, C4<>;
S_0x2876d50 .scope module, "dataORjal" "Mux_32" 7 64, 2 504, S_0x2875d00;
 .timescale 0 0;
v0x2876e40_0 .net *"_s0", 1 0, L_0x289ab20; 1 drivers
v0x2876f00_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x2876fa0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x2877020_0 .net *"_s6", 0 0, L_0x289a790; 1 drivers
v0x28770d0_0 .alias "in1", 0 31, v0x287fc40_0;
v0x2877150_0 .net "in2", 0 31, L_0x289afa0; 1 drivers
v0x2877230_0 .alias "out", 0 31, v0x2880200_0;
v0x28772d0_0 .alias "sel", 0 0, v0x287ceb0_0;
L_0x289ab20 .concat [ 1 1 0 0], v0x287b610_0, C4<0>;
L_0x289a790 .cmp/eq 2, L_0x289ab20, C4<00>;
L_0x289add0 .functor MUXZ 32, L_0x289afa0, L_0x289a910, L_0x289a790, C4<>;
S_0x2876720 .scope module, "aluSrc" "Mux_32" 7 65, 2 504, S_0x2875d00;
 .timescale 0 0;
v0x2876810_0 .net *"_s0", 1 0, L_0x289b100; 1 drivers
v0x28768d0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x2876970_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x2876a10_0 .net *"_s6", 0 0, L_0x289ac80; 1 drivers
v0x2876a90_0 .alias "in1", 0 31, v0x2880050_0;
v0x2876b40_0 .alias "in2", 0 31, v0x287fa70_0;
v0x2876c00_0 .alias "out", 0 31, v0x287f810_0;
v0x2876c80_0 .alias "sel", 0 0, v0x287f1b0_0;
L_0x289b100 .concat [ 1 1 0 0], v0x287b490_0, C4<0>;
L_0x289ac80 .cmp/eq 2, L_0x289b100, C4<00>;
L_0x289b3d0 .functor MUXZ 32, L_0x289b690, L_0x2884490, L_0x289ac80, C4<>;
S_0x28761d0 .scope module, "sys_call" "sysCall" 7 66, 2 1, S_0x2875d00;
 .timescale 0 0;
v0x2876330_0 .alias "PC", 31 0, v0x287a760_0;
v0x28763f0_0 .alias "clk", 0 0, v0x2885760_0;
v0x2876490_0 .var/i "clk_Count", 31 0;
v0x2876530_0 .alias "reg1Data", 31 0, v0x287ffd0_0;
v0x28765e0_0 .alias "reg2Data", 31 0, v0x2880050_0;
v0x2876680_0 .alias "sysCallC", 0 0, v0x28807b0_0;
E_0x28762c0 .event posedge, v0x28763f0_0;
S_0x2875e30 .scope module, "immediateValue" "SignExtend" 7 67, 2 23, S_0x2875d00;
 .timescale 0 0;
v0x2875f20_0 .net *"_s1", 0 0, L_0x289b470; 1 drivers
v0x2875fe0_0 .net *"_s2", 15 0, L_0x289b510; 1 drivers
v0x2876080_0 .alias "in", 15 0, v0x287f6c0_0;
v0x2876120_0 .alias "result", 31 0, v0x287fa70_0;
L_0x289b470 .part L_0x289d5b0, 15, 1;
LS_0x289b510_0_0 .concat [ 1 1 1 1], L_0x289b470, L_0x289b470, L_0x289b470, L_0x289b470;
LS_0x289b510_0_4 .concat [ 1 1 1 1], L_0x289b470, L_0x289b470, L_0x289b470, L_0x289b470;
LS_0x289b510_0_8 .concat [ 1 1 1 1], L_0x289b470, L_0x289b470, L_0x289b470, L_0x289b470;
LS_0x289b510_0_12 .concat [ 1 1 1 1], L_0x289b470, L_0x289b470, L_0x289b470, L_0x289b470;
L_0x289b510 .concat [ 4 4 4 4], LS_0x289b510_0_0, LS_0x289b510_0_4, LS_0x289b510_0_8, LS_0x289b510_0_12;
L_0x289b690 .concat [ 16 16 0 0], L_0x289d5b0, L_0x289b510;
S_0x279e7e0 .scope module, "adder_32" "adder_32" 2 481;
 .timescale 0 0;
L_0x289eac0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x28941d0_0 .net *"_s3", 0 0, L_0x289eac0; 1 drivers
v0x2894290_0 .net *"_s7", 31 0, L_0x28a8260; 1 drivers
v0x2894330_0 .net *"_s75", 31 0, L_0x28ab8b0; 1 drivers
RS_0x7fbec4f81468 .resolv tri, L_0x289ea20, L_0x28a81c0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x28943d0_0 .net8 "c", 32 0, RS_0x7fbec4f81468; 2 drivers
v0x2894450_0 .net "cin", 0 0, C4<z>; 0 drivers
v0x28944f0_0 .net "cout", 0 0, L_0x289edf0; 1 drivers
v0x2894590_0 .net "num1", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2894630_0 .net "num2", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2894720_0 .net "sum", 31 0, L_0x28a7610; 1 drivers
L_0x289ea20 .part/pv L_0x289eac0, 0, 1, 33;
L_0x289edf0 .part RS_0x7fbec4f81468, 32, 1;
LS_0x28a7610_0_0 .concat [ 1 1 1 1], L_0x289ef40, L_0x289f300, L_0x289f6c0, L_0x289fa80;
LS_0x28a7610_0_4 .concat [ 1 1 1 1], L_0x289fe40, L_0x28a0260, L_0x28a06b0, L_0x28a0b00;
LS_0x28a7610_0_8 .concat [ 1 1 1 1], L_0x28a0f50, L_0x28a13a0, L_0x28a17f0, L_0x28a1c40;
LS_0x28a7610_0_12 .concat [ 1 1 1 1], L_0x28a2090, L_0x28a24e0, L_0x28a2930, L_0x28a2d80;
LS_0x28a7610_0_16 .concat [ 1 1 1 1], L_0x28a31d0, L_0x28a3620, L_0x28a3a70, L_0x28a3ec0;
LS_0x28a7610_0_20 .concat [ 1 1 1 1], L_0x28a4310, L_0x28a4760, L_0x28a4bb0, L_0x28a5000;
LS_0x28a7610_0_24 .concat [ 1 1 1 1], L_0x28a5450, L_0x28a58a0, L_0x28a5cf0, L_0x28a6140;
LS_0x28a7610_0_28 .concat [ 1 1 1 1], L_0x28a6590, L_0x28a69e0, L_0x28a6e30, L_0x28a7280;
LS_0x28a7610_1_0 .concat [ 4 4 4 4], LS_0x28a7610_0_0, LS_0x28a7610_0_4, LS_0x28a7610_0_8, LS_0x28a7610_0_12;
LS_0x28a7610_1_4 .concat [ 4 4 4 4], LS_0x28a7610_0_16, LS_0x28a7610_0_20, LS_0x28a7610_0_24, LS_0x28a7610_0_28;
L_0x28a7610 .concat [ 16 16 0 0], LS_0x28a7610_1_0, LS_0x28a7610_1_4;
L_0x28a81c0 .part/pv L_0x28a8260, 1, 32, 33;
LS_0x28a8260_0_0 .concat [ 1 1 1 1], L_0x289f1a0, L_0x289f560, L_0x289f920, L_0x289fce0;
LS_0x28a8260_0_4 .concat [ 1 1 1 1], L_0x28a00a0, L_0x28a0520, L_0x28a0970, L_0x28a0dc0;
LS_0x28a8260_0_8 .concat [ 1 1 1 1], L_0x28a1210, L_0x28a1660, L_0x28a1ab0, L_0x28a1f00;
LS_0x28a8260_0_12 .concat [ 1 1 1 1], L_0x28a2350, L_0x28a27a0, L_0x28a2bf0, L_0x28a3040;
LS_0x28a8260_0_16 .concat [ 1 1 1 1], L_0x28a3490, L_0x28a38e0, L_0x28a3d30, L_0x28a4180;
LS_0x28a8260_0_20 .concat [ 1 1 1 1], L_0x28a45d0, L_0x28a4a20, L_0x28a4e70, L_0x28a52c0;
LS_0x28a8260_0_24 .concat [ 1 1 1 1], L_0x28a5710, L_0x28a5b60, L_0x28a5fb0, L_0x28a6400;
LS_0x28a8260_0_28 .concat [ 1 1 1 1], L_0x28a6850, L_0x28a6ca0, L_0x28a70f0, L_0x28a7510;
LS_0x28a8260_1_0 .concat [ 4 4 4 4], LS_0x28a8260_0_0, LS_0x28a8260_0_4, LS_0x28a8260_0_8, LS_0x28a8260_0_12;
LS_0x28a8260_1_4 .concat [ 4 4 4 4], LS_0x28a8260_0_16, LS_0x28a8260_0_20, LS_0x28a8260_0_24, LS_0x28a8260_0_28;
L_0x28a8260 .concat [ 16 16 0 0], LS_0x28a8260_1_0, LS_0x28a8260_1_4;
L_0x28a8e60 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 1;
L_0x28a8f00 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 1, 1;
L_0x28a8ff0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 2, 1;
L_0x28a90e0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 3, 1;
L_0x28a9210 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 4, 1;
L_0x28a9310 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 5, 1;
L_0x28a93b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 6, 1;
L_0x28a9450 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 7, 1;
L_0x28a9600 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 8, 1;
L_0x28a96a0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 9, 1;
L_0x28a9740 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 10, 1;
L_0x28a97e0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 11, 1;
L_0x28a9880 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 12, 1;
L_0x28a99c0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 13, 1;
L_0x28a9a60 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 14, 1;
L_0x28a9920 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 15, 1;
L_0x28a94f0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 16, 1;
L_0x28a9b00 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 17, 1;
L_0x28a9e80 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 18, 1;
L_0x28a9dc0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 19, 1;
L_0x28a9ff0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 20, 1;
L_0x28a9f20 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 21, 1;
L_0x28aa170 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 22, 1;
L_0x28aa090 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 23, 1;
L_0x28aa300 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 24, 1;
L_0x28aa210 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 25, 1;
L_0x28aa4a0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 26, 1;
L_0x28aa3a0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 27, 1;
L_0x28aa650 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 28, 1;
L_0x28aa540 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 29, 1;
L_0x28aa810 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 30, 1;
L_0x28aa6f0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 31, 1;
L_0x28a9bb0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 1;
L_0x28aa8b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 1, 1;
L_0x28aadf0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 2, 1;
L_0x28aae90 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 3, 1;
L_0x28aaf30 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 4, 1;
L_0x28a9c50 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 5, 1;
L_0x28a9cf0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 6, 1;
L_0x28ab140 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 7, 1;
L_0x28ab2f0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 8, 1;
L_0x28aafd0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 9, 1;
L_0x28ab070 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 10, 1;
L_0x28ab520 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 11, 1;
L_0x28ab5c0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 12, 1;
L_0x28ab390 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 13, 1;
L_0x28ab430 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 14, 1;
L_0x28ab810 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 15, 1;
L_0x28ab1e0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 16, 1;
L_0x28ab660 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 17, 1;
L_0x28ab700 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 18, 1;
L_0x28abc90 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 19, 1;
L_0x28abd30 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 20, 1;
L_0x28abac0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 21, 1;
L_0x28abb60 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 22, 1;
L_0x28abfc0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 23, 1;
L_0x28ac060 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 24, 1;
L_0x28abdd0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 25, 1;
L_0x28abe70 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 26, 1;
L_0x28abf10 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 27, 1;
L_0x28ac310 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 28, 1;
L_0x28ac100 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 29, 1;
L_0x28ac1a0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 30, 1;
L_0x28ac240 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 31, 1;
L_0x28ab8b0 .part RS_0x7fbec4f81468, 0, 32;
L_0x28ab950 .part L_0x28ab8b0, 0, 1;
L_0x28ab9f0 .part L_0x28ab8b0, 1, 1;
L_0x28ac3b0 .part L_0x28ab8b0, 2, 1;
L_0x28ac450 .part L_0x28ab8b0, 3, 1;
L_0x28ac4f0 .part L_0x28ab8b0, 4, 1;
L_0x28acc50 .part L_0x28ab8b0, 5, 1;
L_0x28ac9f0 .part L_0x28ab8b0, 6, 1;
L_0x28acba0 .part L_0x28ab8b0, 7, 1;
L_0x28acf70 .part L_0x28ab8b0, 8, 1;
L_0x28ad010 .part L_0x28ab8b0, 9, 1;
L_0x28accf0 .part L_0x28ab8b0, 10, 1;
L_0x28acd90 .part L_0x28ab8b0, 11, 1;
L_0x28ace30 .part L_0x28ab8b0, 12, 1;
L_0x28aced0 .part L_0x28ab8b0, 13, 1;
L_0x28ad360 .part L_0x28ab8b0, 14, 1;
L_0x28aca90 .part L_0x28ab8b0, 15, 1;
L_0x28ad0b0 .part L_0x28ab8b0, 16, 1;
L_0x28ad150 .part L_0x28ab8b0, 17, 1;
L_0x28ad1f0 .part L_0x28ab8b0, 18, 1;
L_0x28ad290 .part L_0x28ab8b0, 19, 1;
L_0x28ad8f0 .part L_0x28ab8b0, 20, 1;
L_0x28ad990 .part L_0x28ab8b0, 21, 1;
L_0x28ad610 .part L_0x28ab8b0, 22, 1;
L_0x28ad6b0 .part L_0x28ab8b0, 23, 1;
L_0x28ad750 .part L_0x28ab8b0, 24, 1;
L_0x28ad7f0 .part L_0x28ab8b0, 25, 1;
L_0x28add40 .part L_0x28ab8b0, 26, 1;
L_0x28adde0 .part L_0x28ab8b0, 27, 1;
L_0x28ada30 .part L_0x28ab8b0, 28, 1;
L_0x28adad0 .part L_0x28ab8b0, 29, 1;
L_0x28adb70 .part L_0x28ab8b0, 30, 1;
L_0x28adc10 .part L_0x28ab8b0, 31, 1;
S_0x2893b90 .scope module, "add[0]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x289eee0 .functor XOR 1, L_0x28a8e60, L_0x28a9bb0, C4<0>, C4<0>;
L_0x289ef40 .functor XOR 1, L_0x289eee0, L_0x28ab950, C4<0>, C4<0>;
L_0x289eff0 .functor AND 1, L_0x289eee0, L_0x28ab950, C4<1>, C4<1>;
L_0x289f0a0 .functor AND 1, L_0x28a8e60, L_0x28a9bb0, C4<1>, C4<1>;
L_0x289f1a0 .functor OR 1, L_0x289eff0, L_0x289f0a0, C4<0>, C4<0>;
v0x2893c80_0 .net "cin", 0 0, L_0x28ab950; 1 drivers
v0x2893d40_0 .net "cout", 0 0, L_0x289f1a0; 1 drivers
v0x2893de0_0 .net "num1", 0 0, L_0x28a8e60; 1 drivers
v0x2893e80_0 .net "num2", 0 0, L_0x28a9bb0; 1 drivers
v0x2893f00_0 .net "sum", 0 0, L_0x289ef40; 1 drivers
v0x2893fa0_0 .net "w1", 0 0, L_0x289eee0; 1 drivers
v0x2894040_0 .net "w2", 0 0, L_0x289eff0; 1 drivers
v0x28940e0_0 .net "w3", 0 0, L_0x289f0a0; 1 drivers
S_0x2893550 .scope module, "add[1]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x289f2a0 .functor XOR 1, L_0x28a8f00, L_0x28aa8b0, C4<0>, C4<0>;
L_0x289f300 .functor XOR 1, L_0x289f2a0, L_0x28ab9f0, C4<0>, C4<0>;
L_0x289f3b0 .functor AND 1, L_0x289f2a0, L_0x28ab9f0, C4<1>, C4<1>;
L_0x289f460 .functor AND 1, L_0x28a8f00, L_0x28aa8b0, C4<1>, C4<1>;
L_0x289f560 .functor OR 1, L_0x289f3b0, L_0x289f460, C4<0>, C4<0>;
v0x2893640_0 .net "cin", 0 0, L_0x28ab9f0; 1 drivers
v0x2893700_0 .net "cout", 0 0, L_0x289f560; 1 drivers
v0x28937a0_0 .net "num1", 0 0, L_0x28a8f00; 1 drivers
v0x2893840_0 .net "num2", 0 0, L_0x28aa8b0; 1 drivers
v0x28938c0_0 .net "sum", 0 0, L_0x289f300; 1 drivers
v0x2893960_0 .net "w1", 0 0, L_0x289f2a0; 1 drivers
v0x2893a00_0 .net "w2", 0 0, L_0x289f3b0; 1 drivers
v0x2893aa0_0 .net "w3", 0 0, L_0x289f460; 1 drivers
S_0x2892f10 .scope module, "add[2]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x289f660 .functor XOR 1, L_0x28a8ff0, L_0x28aadf0, C4<0>, C4<0>;
L_0x289f6c0 .functor XOR 1, L_0x289f660, L_0x28ac3b0, C4<0>, C4<0>;
L_0x289f770 .functor AND 1, L_0x289f660, L_0x28ac3b0, C4<1>, C4<1>;
L_0x289f820 .functor AND 1, L_0x28a8ff0, L_0x28aadf0, C4<1>, C4<1>;
L_0x289f920 .functor OR 1, L_0x289f770, L_0x289f820, C4<0>, C4<0>;
v0x2893000_0 .net "cin", 0 0, L_0x28ac3b0; 1 drivers
v0x28930c0_0 .net "cout", 0 0, L_0x289f920; 1 drivers
v0x2893160_0 .net "num1", 0 0, L_0x28a8ff0; 1 drivers
v0x2893200_0 .net "num2", 0 0, L_0x28aadf0; 1 drivers
v0x2893280_0 .net "sum", 0 0, L_0x289f6c0; 1 drivers
v0x2893320_0 .net "w1", 0 0, L_0x289f660; 1 drivers
v0x28933c0_0 .net "w2", 0 0, L_0x289f770; 1 drivers
v0x2893460_0 .net "w3", 0 0, L_0x289f820; 1 drivers
S_0x28928d0 .scope module, "add[3]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x289fa20 .functor XOR 1, L_0x28a90e0, L_0x28aae90, C4<0>, C4<0>;
L_0x289fa80 .functor XOR 1, L_0x289fa20, L_0x28ac450, C4<0>, C4<0>;
L_0x289fb30 .functor AND 1, L_0x289fa20, L_0x28ac450, C4<1>, C4<1>;
L_0x289fbe0 .functor AND 1, L_0x28a90e0, L_0x28aae90, C4<1>, C4<1>;
L_0x289fce0 .functor OR 1, L_0x289fb30, L_0x289fbe0, C4<0>, C4<0>;
v0x28929c0_0 .net "cin", 0 0, L_0x28ac450; 1 drivers
v0x2892a80_0 .net "cout", 0 0, L_0x289fce0; 1 drivers
v0x2892b20_0 .net "num1", 0 0, L_0x28a90e0; 1 drivers
v0x2892bc0_0 .net "num2", 0 0, L_0x28aae90; 1 drivers
v0x2892c40_0 .net "sum", 0 0, L_0x289fa80; 1 drivers
v0x2892ce0_0 .net "w1", 0 0, L_0x289fa20; 1 drivers
v0x2892d80_0 .net "w2", 0 0, L_0x289fb30; 1 drivers
v0x2892e20_0 .net "w3", 0 0, L_0x289fbe0; 1 drivers
S_0x2892290 .scope module, "add[4]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x289fde0 .functor XOR 1, L_0x28a9210, L_0x28aaf30, C4<0>, C4<0>;
L_0x289fe40 .functor XOR 1, L_0x289fde0, L_0x28ac4f0, C4<0>, C4<0>;
L_0x289fef0 .functor AND 1, L_0x289fde0, L_0x28ac4f0, C4<1>, C4<1>;
L_0x289ffa0 .functor AND 1, L_0x28a9210, L_0x28aaf30, C4<1>, C4<1>;
L_0x28a00a0 .functor OR 1, L_0x289fef0, L_0x289ffa0, C4<0>, C4<0>;
v0x2892380_0 .net "cin", 0 0, L_0x28ac4f0; 1 drivers
v0x2892440_0 .net "cout", 0 0, L_0x28a00a0; 1 drivers
v0x28924e0_0 .net "num1", 0 0, L_0x28a9210; 1 drivers
v0x2892580_0 .net "num2", 0 0, L_0x28aaf30; 1 drivers
v0x2892600_0 .net "sum", 0 0, L_0x289fe40; 1 drivers
v0x28926a0_0 .net "w1", 0 0, L_0x289fde0; 1 drivers
v0x2892740_0 .net "w2", 0 0, L_0x289fef0; 1 drivers
v0x28927e0_0 .net "w3", 0 0, L_0x289ffa0; 1 drivers
S_0x2891c50 .scope module, "add[5]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a01a0 .functor XOR 1, L_0x28a9310, L_0x28a9c50, C4<0>, C4<0>;
L_0x28a0260 .functor XOR 1, L_0x28a01a0, L_0x28acc50, C4<0>, C4<0>;
L_0x28a0340 .functor AND 1, L_0x28a01a0, L_0x28acc50, C4<1>, C4<1>;
L_0x28a0420 .functor AND 1, L_0x28a9310, L_0x28a9c50, C4<1>, C4<1>;
L_0x28a0520 .functor OR 1, L_0x28a0340, L_0x28a0420, C4<0>, C4<0>;
v0x2891d40_0 .net "cin", 0 0, L_0x28acc50; 1 drivers
v0x2891e00_0 .net "cout", 0 0, L_0x28a0520; 1 drivers
v0x2891ea0_0 .net "num1", 0 0, L_0x28a9310; 1 drivers
v0x2891f40_0 .net "num2", 0 0, L_0x28a9c50; 1 drivers
v0x2891fc0_0 .net "sum", 0 0, L_0x28a0260; 1 drivers
v0x2892060_0 .net "w1", 0 0, L_0x28a01a0; 1 drivers
v0x2892100_0 .net "w2", 0 0, L_0x28a0340; 1 drivers
v0x28921a0_0 .net "w3", 0 0, L_0x28a0420; 1 drivers
S_0x2891610 .scope module, "add[6]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a0620 .functor XOR 1, L_0x28a93b0, L_0x28a9cf0, C4<0>, C4<0>;
L_0x28a06b0 .functor XOR 1, L_0x28a0620, L_0x28ac9f0, C4<0>, C4<0>;
L_0x28a0790 .functor AND 1, L_0x28a0620, L_0x28ac9f0, C4<1>, C4<1>;
L_0x28a0870 .functor AND 1, L_0x28a93b0, L_0x28a9cf0, C4<1>, C4<1>;
L_0x28a0970 .functor OR 1, L_0x28a0790, L_0x28a0870, C4<0>, C4<0>;
v0x2891700_0 .net "cin", 0 0, L_0x28ac9f0; 1 drivers
v0x28917c0_0 .net "cout", 0 0, L_0x28a0970; 1 drivers
v0x2891860_0 .net "num1", 0 0, L_0x28a93b0; 1 drivers
v0x2891900_0 .net "num2", 0 0, L_0x28a9cf0; 1 drivers
v0x2891980_0 .net "sum", 0 0, L_0x28a06b0; 1 drivers
v0x2891a20_0 .net "w1", 0 0, L_0x28a0620; 1 drivers
v0x2891ac0_0 .net "w2", 0 0, L_0x28a0790; 1 drivers
v0x2891b60_0 .net "w3", 0 0, L_0x28a0870; 1 drivers
S_0x2890fd0 .scope module, "add[7]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a0a70 .functor XOR 1, L_0x28a9450, L_0x28ab140, C4<0>, C4<0>;
L_0x28a0b00 .functor XOR 1, L_0x28a0a70, L_0x28acba0, C4<0>, C4<0>;
L_0x28a0be0 .functor AND 1, L_0x28a0a70, L_0x28acba0, C4<1>, C4<1>;
L_0x28a0cc0 .functor AND 1, L_0x28a9450, L_0x28ab140, C4<1>, C4<1>;
L_0x28a0dc0 .functor OR 1, L_0x28a0be0, L_0x28a0cc0, C4<0>, C4<0>;
v0x28910c0_0 .net "cin", 0 0, L_0x28acba0; 1 drivers
v0x2891180_0 .net "cout", 0 0, L_0x28a0dc0; 1 drivers
v0x2891220_0 .net "num1", 0 0, L_0x28a9450; 1 drivers
v0x28912c0_0 .net "num2", 0 0, L_0x28ab140; 1 drivers
v0x2891340_0 .net "sum", 0 0, L_0x28a0b00; 1 drivers
v0x28913e0_0 .net "w1", 0 0, L_0x28a0a70; 1 drivers
v0x2891480_0 .net "w2", 0 0, L_0x28a0be0; 1 drivers
v0x2891520_0 .net "w3", 0 0, L_0x28a0cc0; 1 drivers
S_0x2890990 .scope module, "add[8]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a0ec0 .functor XOR 1, L_0x28a9600, L_0x28ab2f0, C4<0>, C4<0>;
L_0x28a0f50 .functor XOR 1, L_0x28a0ec0, L_0x28acf70, C4<0>, C4<0>;
L_0x28a1030 .functor AND 1, L_0x28a0ec0, L_0x28acf70, C4<1>, C4<1>;
L_0x28a1110 .functor AND 1, L_0x28a9600, L_0x28ab2f0, C4<1>, C4<1>;
L_0x28a1210 .functor OR 1, L_0x28a1030, L_0x28a1110, C4<0>, C4<0>;
v0x2890a80_0 .net "cin", 0 0, L_0x28acf70; 1 drivers
v0x2890b40_0 .net "cout", 0 0, L_0x28a1210; 1 drivers
v0x2890be0_0 .net "num1", 0 0, L_0x28a9600; 1 drivers
v0x2890c80_0 .net "num2", 0 0, L_0x28ab2f0; 1 drivers
v0x2890d00_0 .net "sum", 0 0, L_0x28a0f50; 1 drivers
v0x2890da0_0 .net "w1", 0 0, L_0x28a0ec0; 1 drivers
v0x2890e40_0 .net "w2", 0 0, L_0x28a1030; 1 drivers
v0x2890ee0_0 .net "w3", 0 0, L_0x28a1110; 1 drivers
S_0x2890350 .scope module, "add[9]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a1310 .functor XOR 1, L_0x28a96a0, L_0x28aafd0, C4<0>, C4<0>;
L_0x28a13a0 .functor XOR 1, L_0x28a1310, L_0x28ad010, C4<0>, C4<0>;
L_0x28a1480 .functor AND 1, L_0x28a1310, L_0x28ad010, C4<1>, C4<1>;
L_0x28a1560 .functor AND 1, L_0x28a96a0, L_0x28aafd0, C4<1>, C4<1>;
L_0x28a1660 .functor OR 1, L_0x28a1480, L_0x28a1560, C4<0>, C4<0>;
v0x2890440_0 .net "cin", 0 0, L_0x28ad010; 1 drivers
v0x2890500_0 .net "cout", 0 0, L_0x28a1660; 1 drivers
v0x28905a0_0 .net "num1", 0 0, L_0x28a96a0; 1 drivers
v0x2890640_0 .net "num2", 0 0, L_0x28aafd0; 1 drivers
v0x28906c0_0 .net "sum", 0 0, L_0x28a13a0; 1 drivers
v0x2890760_0 .net "w1", 0 0, L_0x28a1310; 1 drivers
v0x2890800_0 .net "w2", 0 0, L_0x28a1480; 1 drivers
v0x28908a0_0 .net "w3", 0 0, L_0x28a1560; 1 drivers
S_0x288fd10 .scope module, "add[10]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a1760 .functor XOR 1, L_0x28a9740, L_0x28ab070, C4<0>, C4<0>;
L_0x28a17f0 .functor XOR 1, L_0x28a1760, L_0x28accf0, C4<0>, C4<0>;
L_0x28a18d0 .functor AND 1, L_0x28a1760, L_0x28accf0, C4<1>, C4<1>;
L_0x28a19b0 .functor AND 1, L_0x28a9740, L_0x28ab070, C4<1>, C4<1>;
L_0x28a1ab0 .functor OR 1, L_0x28a18d0, L_0x28a19b0, C4<0>, C4<0>;
v0x288fe00_0 .net "cin", 0 0, L_0x28accf0; 1 drivers
v0x288fec0_0 .net "cout", 0 0, L_0x28a1ab0; 1 drivers
v0x288ff60_0 .net "num1", 0 0, L_0x28a9740; 1 drivers
v0x2890000_0 .net "num2", 0 0, L_0x28ab070; 1 drivers
v0x2890080_0 .net "sum", 0 0, L_0x28a17f0; 1 drivers
v0x2890120_0 .net "w1", 0 0, L_0x28a1760; 1 drivers
v0x28901c0_0 .net "w2", 0 0, L_0x28a18d0; 1 drivers
v0x2890260_0 .net "w3", 0 0, L_0x28a19b0; 1 drivers
S_0x288f6d0 .scope module, "add[11]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a1bb0 .functor XOR 1, L_0x28a97e0, L_0x28ab520, C4<0>, C4<0>;
L_0x28a1c40 .functor XOR 1, L_0x28a1bb0, L_0x28acd90, C4<0>, C4<0>;
L_0x28a1d20 .functor AND 1, L_0x28a1bb0, L_0x28acd90, C4<1>, C4<1>;
L_0x28a1e00 .functor AND 1, L_0x28a97e0, L_0x28ab520, C4<1>, C4<1>;
L_0x28a1f00 .functor OR 1, L_0x28a1d20, L_0x28a1e00, C4<0>, C4<0>;
v0x288f7c0_0 .net "cin", 0 0, L_0x28acd90; 1 drivers
v0x288f880_0 .net "cout", 0 0, L_0x28a1f00; 1 drivers
v0x288f920_0 .net "num1", 0 0, L_0x28a97e0; 1 drivers
v0x288f9c0_0 .net "num2", 0 0, L_0x28ab520; 1 drivers
v0x288fa40_0 .net "sum", 0 0, L_0x28a1c40; 1 drivers
v0x288fae0_0 .net "w1", 0 0, L_0x28a1bb0; 1 drivers
v0x288fb80_0 .net "w2", 0 0, L_0x28a1d20; 1 drivers
v0x288fc20_0 .net "w3", 0 0, L_0x28a1e00; 1 drivers
S_0x288f090 .scope module, "add[12]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a2000 .functor XOR 1, L_0x28a9880, L_0x28ab5c0, C4<0>, C4<0>;
L_0x28a2090 .functor XOR 1, L_0x28a2000, L_0x28ace30, C4<0>, C4<0>;
L_0x28a2170 .functor AND 1, L_0x28a2000, L_0x28ace30, C4<1>, C4<1>;
L_0x28a2250 .functor AND 1, L_0x28a9880, L_0x28ab5c0, C4<1>, C4<1>;
L_0x28a2350 .functor OR 1, L_0x28a2170, L_0x28a2250, C4<0>, C4<0>;
v0x288f180_0 .net "cin", 0 0, L_0x28ace30; 1 drivers
v0x288f240_0 .net "cout", 0 0, L_0x28a2350; 1 drivers
v0x288f2e0_0 .net "num1", 0 0, L_0x28a9880; 1 drivers
v0x288f380_0 .net "num2", 0 0, L_0x28ab5c0; 1 drivers
v0x288f400_0 .net "sum", 0 0, L_0x28a2090; 1 drivers
v0x288f4a0_0 .net "w1", 0 0, L_0x28a2000; 1 drivers
v0x288f540_0 .net "w2", 0 0, L_0x28a2170; 1 drivers
v0x288f5e0_0 .net "w3", 0 0, L_0x28a2250; 1 drivers
S_0x288ea50 .scope module, "add[13]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a2450 .functor XOR 1, L_0x28a99c0, L_0x28ab390, C4<0>, C4<0>;
L_0x28a24e0 .functor XOR 1, L_0x28a2450, L_0x28aced0, C4<0>, C4<0>;
L_0x28a25c0 .functor AND 1, L_0x28a2450, L_0x28aced0, C4<1>, C4<1>;
L_0x28a26a0 .functor AND 1, L_0x28a99c0, L_0x28ab390, C4<1>, C4<1>;
L_0x28a27a0 .functor OR 1, L_0x28a25c0, L_0x28a26a0, C4<0>, C4<0>;
v0x288eb40_0 .net "cin", 0 0, L_0x28aced0; 1 drivers
v0x288ec00_0 .net "cout", 0 0, L_0x28a27a0; 1 drivers
v0x288eca0_0 .net "num1", 0 0, L_0x28a99c0; 1 drivers
v0x288ed40_0 .net "num2", 0 0, L_0x28ab390; 1 drivers
v0x288edc0_0 .net "sum", 0 0, L_0x28a24e0; 1 drivers
v0x288ee60_0 .net "w1", 0 0, L_0x28a2450; 1 drivers
v0x288ef00_0 .net "w2", 0 0, L_0x28a25c0; 1 drivers
v0x288efa0_0 .net "w3", 0 0, L_0x28a26a0; 1 drivers
S_0x288e410 .scope module, "add[14]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a28a0 .functor XOR 1, L_0x28a9a60, L_0x28ab430, C4<0>, C4<0>;
L_0x28a2930 .functor XOR 1, L_0x28a28a0, L_0x28ad360, C4<0>, C4<0>;
L_0x28a2a10 .functor AND 1, L_0x28a28a0, L_0x28ad360, C4<1>, C4<1>;
L_0x28a2af0 .functor AND 1, L_0x28a9a60, L_0x28ab430, C4<1>, C4<1>;
L_0x28a2bf0 .functor OR 1, L_0x28a2a10, L_0x28a2af0, C4<0>, C4<0>;
v0x288e500_0 .net "cin", 0 0, L_0x28ad360; 1 drivers
v0x288e5c0_0 .net "cout", 0 0, L_0x28a2bf0; 1 drivers
v0x288e660_0 .net "num1", 0 0, L_0x28a9a60; 1 drivers
v0x288e700_0 .net "num2", 0 0, L_0x28ab430; 1 drivers
v0x288e780_0 .net "sum", 0 0, L_0x28a2930; 1 drivers
v0x288e820_0 .net "w1", 0 0, L_0x28a28a0; 1 drivers
v0x288e8c0_0 .net "w2", 0 0, L_0x28a2a10; 1 drivers
v0x288e960_0 .net "w3", 0 0, L_0x28a2af0; 1 drivers
S_0x288ddd0 .scope module, "add[15]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a2cf0 .functor XOR 1, L_0x28a9920, L_0x28ab810, C4<0>, C4<0>;
L_0x28a2d80 .functor XOR 1, L_0x28a2cf0, L_0x28aca90, C4<0>, C4<0>;
L_0x28a2e60 .functor AND 1, L_0x28a2cf0, L_0x28aca90, C4<1>, C4<1>;
L_0x28a2f40 .functor AND 1, L_0x28a9920, L_0x28ab810, C4<1>, C4<1>;
L_0x28a3040 .functor OR 1, L_0x28a2e60, L_0x28a2f40, C4<0>, C4<0>;
v0x288dec0_0 .net "cin", 0 0, L_0x28aca90; 1 drivers
v0x288df80_0 .net "cout", 0 0, L_0x28a3040; 1 drivers
v0x288e020_0 .net "num1", 0 0, L_0x28a9920; 1 drivers
v0x288e0c0_0 .net "num2", 0 0, L_0x28ab810; 1 drivers
v0x288e140_0 .net "sum", 0 0, L_0x28a2d80; 1 drivers
v0x288e1e0_0 .net "w1", 0 0, L_0x28a2cf0; 1 drivers
v0x288e280_0 .net "w2", 0 0, L_0x28a2e60; 1 drivers
v0x288e320_0 .net "w3", 0 0, L_0x28a2f40; 1 drivers
S_0x288d790 .scope module, "add[16]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a3140 .functor XOR 1, L_0x28a94f0, L_0x28ab1e0, C4<0>, C4<0>;
L_0x28a31d0 .functor XOR 1, L_0x28a3140, L_0x28ad0b0, C4<0>, C4<0>;
L_0x28a32b0 .functor AND 1, L_0x28a3140, L_0x28ad0b0, C4<1>, C4<1>;
L_0x28a3390 .functor AND 1, L_0x28a94f0, L_0x28ab1e0, C4<1>, C4<1>;
L_0x28a3490 .functor OR 1, L_0x28a32b0, L_0x28a3390, C4<0>, C4<0>;
v0x288d880_0 .net "cin", 0 0, L_0x28ad0b0; 1 drivers
v0x288d940_0 .net "cout", 0 0, L_0x28a3490; 1 drivers
v0x288d9e0_0 .net "num1", 0 0, L_0x28a94f0; 1 drivers
v0x288da80_0 .net "num2", 0 0, L_0x28ab1e0; 1 drivers
v0x288db00_0 .net "sum", 0 0, L_0x28a31d0; 1 drivers
v0x288dba0_0 .net "w1", 0 0, L_0x28a3140; 1 drivers
v0x288dc40_0 .net "w2", 0 0, L_0x28a32b0; 1 drivers
v0x288dce0_0 .net "w3", 0 0, L_0x28a3390; 1 drivers
S_0x288d150 .scope module, "add[17]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a3590 .functor XOR 1, L_0x28a9b00, L_0x28ab660, C4<0>, C4<0>;
L_0x28a3620 .functor XOR 1, L_0x28a3590, L_0x28ad150, C4<0>, C4<0>;
L_0x28a3700 .functor AND 1, L_0x28a3590, L_0x28ad150, C4<1>, C4<1>;
L_0x28a37e0 .functor AND 1, L_0x28a9b00, L_0x28ab660, C4<1>, C4<1>;
L_0x28a38e0 .functor OR 1, L_0x28a3700, L_0x28a37e0, C4<0>, C4<0>;
v0x288d240_0 .net "cin", 0 0, L_0x28ad150; 1 drivers
v0x288d300_0 .net "cout", 0 0, L_0x28a38e0; 1 drivers
v0x288d3a0_0 .net "num1", 0 0, L_0x28a9b00; 1 drivers
v0x288d440_0 .net "num2", 0 0, L_0x28ab660; 1 drivers
v0x288d4c0_0 .net "sum", 0 0, L_0x28a3620; 1 drivers
v0x288d560_0 .net "w1", 0 0, L_0x28a3590; 1 drivers
v0x288d600_0 .net "w2", 0 0, L_0x28a3700; 1 drivers
v0x288d6a0_0 .net "w3", 0 0, L_0x28a37e0; 1 drivers
S_0x288cb10 .scope module, "add[18]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a39e0 .functor XOR 1, L_0x28a9e80, L_0x28ab700, C4<0>, C4<0>;
L_0x28a3a70 .functor XOR 1, L_0x28a39e0, L_0x28ad1f0, C4<0>, C4<0>;
L_0x28a3b50 .functor AND 1, L_0x28a39e0, L_0x28ad1f0, C4<1>, C4<1>;
L_0x28a3c30 .functor AND 1, L_0x28a9e80, L_0x28ab700, C4<1>, C4<1>;
L_0x28a3d30 .functor OR 1, L_0x28a3b50, L_0x28a3c30, C4<0>, C4<0>;
v0x288cc00_0 .net "cin", 0 0, L_0x28ad1f0; 1 drivers
v0x288ccc0_0 .net "cout", 0 0, L_0x28a3d30; 1 drivers
v0x288cd60_0 .net "num1", 0 0, L_0x28a9e80; 1 drivers
v0x288ce00_0 .net "num2", 0 0, L_0x28ab700; 1 drivers
v0x288ce80_0 .net "sum", 0 0, L_0x28a3a70; 1 drivers
v0x288cf20_0 .net "w1", 0 0, L_0x28a39e0; 1 drivers
v0x288cfc0_0 .net "w2", 0 0, L_0x28a3b50; 1 drivers
v0x288d060_0 .net "w3", 0 0, L_0x28a3c30; 1 drivers
S_0x288c4d0 .scope module, "add[19]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a3e30 .functor XOR 1, L_0x28a9dc0, L_0x28abc90, C4<0>, C4<0>;
L_0x28a3ec0 .functor XOR 1, L_0x28a3e30, L_0x28ad290, C4<0>, C4<0>;
L_0x28a3fa0 .functor AND 1, L_0x28a3e30, L_0x28ad290, C4<1>, C4<1>;
L_0x28a4080 .functor AND 1, L_0x28a9dc0, L_0x28abc90, C4<1>, C4<1>;
L_0x28a4180 .functor OR 1, L_0x28a3fa0, L_0x28a4080, C4<0>, C4<0>;
v0x288c5c0_0 .net "cin", 0 0, L_0x28ad290; 1 drivers
v0x288c680_0 .net "cout", 0 0, L_0x28a4180; 1 drivers
v0x288c720_0 .net "num1", 0 0, L_0x28a9dc0; 1 drivers
v0x288c7c0_0 .net "num2", 0 0, L_0x28abc90; 1 drivers
v0x288c840_0 .net "sum", 0 0, L_0x28a3ec0; 1 drivers
v0x288c8e0_0 .net "w1", 0 0, L_0x28a3e30; 1 drivers
v0x288c980_0 .net "w2", 0 0, L_0x28a3fa0; 1 drivers
v0x288ca20_0 .net "w3", 0 0, L_0x28a4080; 1 drivers
S_0x288be90 .scope module, "add[20]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a4280 .functor XOR 1, L_0x28a9ff0, L_0x28abd30, C4<0>, C4<0>;
L_0x28a4310 .functor XOR 1, L_0x28a4280, L_0x28ad8f0, C4<0>, C4<0>;
L_0x28a43f0 .functor AND 1, L_0x28a4280, L_0x28ad8f0, C4<1>, C4<1>;
L_0x28a44d0 .functor AND 1, L_0x28a9ff0, L_0x28abd30, C4<1>, C4<1>;
L_0x28a45d0 .functor OR 1, L_0x28a43f0, L_0x28a44d0, C4<0>, C4<0>;
v0x288bf80_0 .net "cin", 0 0, L_0x28ad8f0; 1 drivers
v0x288c040_0 .net "cout", 0 0, L_0x28a45d0; 1 drivers
v0x288c0e0_0 .net "num1", 0 0, L_0x28a9ff0; 1 drivers
v0x288c180_0 .net "num2", 0 0, L_0x28abd30; 1 drivers
v0x288c200_0 .net "sum", 0 0, L_0x28a4310; 1 drivers
v0x288c2a0_0 .net "w1", 0 0, L_0x28a4280; 1 drivers
v0x288c340_0 .net "w2", 0 0, L_0x28a43f0; 1 drivers
v0x288c3e0_0 .net "w3", 0 0, L_0x28a44d0; 1 drivers
S_0x288b850 .scope module, "add[21]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a46d0 .functor XOR 1, L_0x28a9f20, L_0x28abac0, C4<0>, C4<0>;
L_0x28a4760 .functor XOR 1, L_0x28a46d0, L_0x28ad990, C4<0>, C4<0>;
L_0x28a4840 .functor AND 1, L_0x28a46d0, L_0x28ad990, C4<1>, C4<1>;
L_0x28a4920 .functor AND 1, L_0x28a9f20, L_0x28abac0, C4<1>, C4<1>;
L_0x28a4a20 .functor OR 1, L_0x28a4840, L_0x28a4920, C4<0>, C4<0>;
v0x288b940_0 .net "cin", 0 0, L_0x28ad990; 1 drivers
v0x288ba00_0 .net "cout", 0 0, L_0x28a4a20; 1 drivers
v0x288baa0_0 .net "num1", 0 0, L_0x28a9f20; 1 drivers
v0x288bb40_0 .net "num2", 0 0, L_0x28abac0; 1 drivers
v0x288bbc0_0 .net "sum", 0 0, L_0x28a4760; 1 drivers
v0x288bc60_0 .net "w1", 0 0, L_0x28a46d0; 1 drivers
v0x288bd00_0 .net "w2", 0 0, L_0x28a4840; 1 drivers
v0x288bda0_0 .net "w3", 0 0, L_0x28a4920; 1 drivers
S_0x288b210 .scope module, "add[22]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a4b20 .functor XOR 1, L_0x28aa170, L_0x28abb60, C4<0>, C4<0>;
L_0x28a4bb0 .functor XOR 1, L_0x28a4b20, L_0x28ad610, C4<0>, C4<0>;
L_0x28a4c90 .functor AND 1, L_0x28a4b20, L_0x28ad610, C4<1>, C4<1>;
L_0x28a4d70 .functor AND 1, L_0x28aa170, L_0x28abb60, C4<1>, C4<1>;
L_0x28a4e70 .functor OR 1, L_0x28a4c90, L_0x28a4d70, C4<0>, C4<0>;
v0x288b300_0 .net "cin", 0 0, L_0x28ad610; 1 drivers
v0x288b3c0_0 .net "cout", 0 0, L_0x28a4e70; 1 drivers
v0x288b460_0 .net "num1", 0 0, L_0x28aa170; 1 drivers
v0x288b500_0 .net "num2", 0 0, L_0x28abb60; 1 drivers
v0x288b580_0 .net "sum", 0 0, L_0x28a4bb0; 1 drivers
v0x288b620_0 .net "w1", 0 0, L_0x28a4b20; 1 drivers
v0x288b6c0_0 .net "w2", 0 0, L_0x28a4c90; 1 drivers
v0x288b760_0 .net "w3", 0 0, L_0x28a4d70; 1 drivers
S_0x288abd0 .scope module, "add[23]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a4f70 .functor XOR 1, L_0x28aa090, L_0x28abfc0, C4<0>, C4<0>;
L_0x28a5000 .functor XOR 1, L_0x28a4f70, L_0x28ad6b0, C4<0>, C4<0>;
L_0x28a50e0 .functor AND 1, L_0x28a4f70, L_0x28ad6b0, C4<1>, C4<1>;
L_0x28a51c0 .functor AND 1, L_0x28aa090, L_0x28abfc0, C4<1>, C4<1>;
L_0x28a52c0 .functor OR 1, L_0x28a50e0, L_0x28a51c0, C4<0>, C4<0>;
v0x288acc0_0 .net "cin", 0 0, L_0x28ad6b0; 1 drivers
v0x288ad80_0 .net "cout", 0 0, L_0x28a52c0; 1 drivers
v0x288ae20_0 .net "num1", 0 0, L_0x28aa090; 1 drivers
v0x288aec0_0 .net "num2", 0 0, L_0x28abfc0; 1 drivers
v0x288af40_0 .net "sum", 0 0, L_0x28a5000; 1 drivers
v0x288afe0_0 .net "w1", 0 0, L_0x28a4f70; 1 drivers
v0x288b080_0 .net "w2", 0 0, L_0x28a50e0; 1 drivers
v0x288b120_0 .net "w3", 0 0, L_0x28a51c0; 1 drivers
S_0x288a590 .scope module, "add[24]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a53c0 .functor XOR 1, L_0x28aa300, L_0x28ac060, C4<0>, C4<0>;
L_0x28a5450 .functor XOR 1, L_0x28a53c0, L_0x28ad750, C4<0>, C4<0>;
L_0x28a5530 .functor AND 1, L_0x28a53c0, L_0x28ad750, C4<1>, C4<1>;
L_0x28a5610 .functor AND 1, L_0x28aa300, L_0x28ac060, C4<1>, C4<1>;
L_0x28a5710 .functor OR 1, L_0x28a5530, L_0x28a5610, C4<0>, C4<0>;
v0x288a680_0 .net "cin", 0 0, L_0x28ad750; 1 drivers
v0x288a740_0 .net "cout", 0 0, L_0x28a5710; 1 drivers
v0x288a7e0_0 .net "num1", 0 0, L_0x28aa300; 1 drivers
v0x288a880_0 .net "num2", 0 0, L_0x28ac060; 1 drivers
v0x288a900_0 .net "sum", 0 0, L_0x28a5450; 1 drivers
v0x288a9a0_0 .net "w1", 0 0, L_0x28a53c0; 1 drivers
v0x288aa40_0 .net "w2", 0 0, L_0x28a5530; 1 drivers
v0x288aae0_0 .net "w3", 0 0, L_0x28a5610; 1 drivers
S_0x2889f50 .scope module, "add[25]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a5810 .functor XOR 1, L_0x28aa210, L_0x28abdd0, C4<0>, C4<0>;
L_0x28a58a0 .functor XOR 1, L_0x28a5810, L_0x28ad7f0, C4<0>, C4<0>;
L_0x28a5980 .functor AND 1, L_0x28a5810, L_0x28ad7f0, C4<1>, C4<1>;
L_0x28a5a60 .functor AND 1, L_0x28aa210, L_0x28abdd0, C4<1>, C4<1>;
L_0x28a5b60 .functor OR 1, L_0x28a5980, L_0x28a5a60, C4<0>, C4<0>;
v0x288a040_0 .net "cin", 0 0, L_0x28ad7f0; 1 drivers
v0x288a100_0 .net "cout", 0 0, L_0x28a5b60; 1 drivers
v0x288a1a0_0 .net "num1", 0 0, L_0x28aa210; 1 drivers
v0x288a240_0 .net "num2", 0 0, L_0x28abdd0; 1 drivers
v0x288a2c0_0 .net "sum", 0 0, L_0x28a58a0; 1 drivers
v0x288a360_0 .net "w1", 0 0, L_0x28a5810; 1 drivers
v0x288a400_0 .net "w2", 0 0, L_0x28a5980; 1 drivers
v0x288a4a0_0 .net "w3", 0 0, L_0x28a5a60; 1 drivers
S_0x2889910 .scope module, "add[26]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a5c60 .functor XOR 1, L_0x28aa4a0, L_0x28abe70, C4<0>, C4<0>;
L_0x28a5cf0 .functor XOR 1, L_0x28a5c60, L_0x28add40, C4<0>, C4<0>;
L_0x28a5dd0 .functor AND 1, L_0x28a5c60, L_0x28add40, C4<1>, C4<1>;
L_0x28a5eb0 .functor AND 1, L_0x28aa4a0, L_0x28abe70, C4<1>, C4<1>;
L_0x28a5fb0 .functor OR 1, L_0x28a5dd0, L_0x28a5eb0, C4<0>, C4<0>;
v0x2889a00_0 .net "cin", 0 0, L_0x28add40; 1 drivers
v0x2889ac0_0 .net "cout", 0 0, L_0x28a5fb0; 1 drivers
v0x2889b60_0 .net "num1", 0 0, L_0x28aa4a0; 1 drivers
v0x2889c00_0 .net "num2", 0 0, L_0x28abe70; 1 drivers
v0x2889c80_0 .net "sum", 0 0, L_0x28a5cf0; 1 drivers
v0x2889d20_0 .net "w1", 0 0, L_0x28a5c60; 1 drivers
v0x2889dc0_0 .net "w2", 0 0, L_0x28a5dd0; 1 drivers
v0x2889e60_0 .net "w3", 0 0, L_0x28a5eb0; 1 drivers
S_0x28892d0 .scope module, "add[27]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a60b0 .functor XOR 1, L_0x28aa3a0, L_0x28abf10, C4<0>, C4<0>;
L_0x28a6140 .functor XOR 1, L_0x28a60b0, L_0x28adde0, C4<0>, C4<0>;
L_0x28a6220 .functor AND 1, L_0x28a60b0, L_0x28adde0, C4<1>, C4<1>;
L_0x28a6300 .functor AND 1, L_0x28aa3a0, L_0x28abf10, C4<1>, C4<1>;
L_0x28a6400 .functor OR 1, L_0x28a6220, L_0x28a6300, C4<0>, C4<0>;
v0x28893c0_0 .net "cin", 0 0, L_0x28adde0; 1 drivers
v0x2889480_0 .net "cout", 0 0, L_0x28a6400; 1 drivers
v0x2889520_0 .net "num1", 0 0, L_0x28aa3a0; 1 drivers
v0x28895c0_0 .net "num2", 0 0, L_0x28abf10; 1 drivers
v0x2889640_0 .net "sum", 0 0, L_0x28a6140; 1 drivers
v0x28896e0_0 .net "w1", 0 0, L_0x28a60b0; 1 drivers
v0x2889780_0 .net "w2", 0 0, L_0x28a6220; 1 drivers
v0x2889820_0 .net "w3", 0 0, L_0x28a6300; 1 drivers
S_0x2888c90 .scope module, "add[28]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a6500 .functor XOR 1, L_0x28aa650, L_0x28ac310, C4<0>, C4<0>;
L_0x28a6590 .functor XOR 1, L_0x28a6500, L_0x28ada30, C4<0>, C4<0>;
L_0x28a6670 .functor AND 1, L_0x28a6500, L_0x28ada30, C4<1>, C4<1>;
L_0x28a6750 .functor AND 1, L_0x28aa650, L_0x28ac310, C4<1>, C4<1>;
L_0x28a6850 .functor OR 1, L_0x28a6670, L_0x28a6750, C4<0>, C4<0>;
v0x2888d80_0 .net "cin", 0 0, L_0x28ada30; 1 drivers
v0x2888e40_0 .net "cout", 0 0, L_0x28a6850; 1 drivers
v0x2888ee0_0 .net "num1", 0 0, L_0x28aa650; 1 drivers
v0x2888f80_0 .net "num2", 0 0, L_0x28ac310; 1 drivers
v0x2889000_0 .net "sum", 0 0, L_0x28a6590; 1 drivers
v0x28890a0_0 .net "w1", 0 0, L_0x28a6500; 1 drivers
v0x2889140_0 .net "w2", 0 0, L_0x28a6670; 1 drivers
v0x28891e0_0 .net "w3", 0 0, L_0x28a6750; 1 drivers
S_0x2888650 .scope module, "add[29]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a6950 .functor XOR 1, L_0x28aa540, L_0x28ac100, C4<0>, C4<0>;
L_0x28a69e0 .functor XOR 1, L_0x28a6950, L_0x28adad0, C4<0>, C4<0>;
L_0x28a6ac0 .functor AND 1, L_0x28a6950, L_0x28adad0, C4<1>, C4<1>;
L_0x28a6ba0 .functor AND 1, L_0x28aa540, L_0x28ac100, C4<1>, C4<1>;
L_0x28a6ca0 .functor OR 1, L_0x28a6ac0, L_0x28a6ba0, C4<0>, C4<0>;
v0x2888740_0 .net "cin", 0 0, L_0x28adad0; 1 drivers
v0x2888800_0 .net "cout", 0 0, L_0x28a6ca0; 1 drivers
v0x28888a0_0 .net "num1", 0 0, L_0x28aa540; 1 drivers
v0x2888940_0 .net "num2", 0 0, L_0x28ac100; 1 drivers
v0x28889c0_0 .net "sum", 0 0, L_0x28a69e0; 1 drivers
v0x2888a60_0 .net "w1", 0 0, L_0x28a6950; 1 drivers
v0x2888b00_0 .net "w2", 0 0, L_0x28a6ac0; 1 drivers
v0x2888ba0_0 .net "w3", 0 0, L_0x28a6ba0; 1 drivers
S_0x2888010 .scope module, "add[30]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a6da0 .functor XOR 1, L_0x28aa810, L_0x28ac1a0, C4<0>, C4<0>;
L_0x28a6e30 .functor XOR 1, L_0x28a6da0, L_0x28adb70, C4<0>, C4<0>;
L_0x28a6f10 .functor AND 1, L_0x28a6da0, L_0x28adb70, C4<1>, C4<1>;
L_0x28a6ff0 .functor AND 1, L_0x28aa810, L_0x28ac1a0, C4<1>, C4<1>;
L_0x28a70f0 .functor OR 1, L_0x28a6f10, L_0x28a6ff0, C4<0>, C4<0>;
v0x2888100_0 .net "cin", 0 0, L_0x28adb70; 1 drivers
v0x28881c0_0 .net "cout", 0 0, L_0x28a70f0; 1 drivers
v0x2888260_0 .net "num1", 0 0, L_0x28aa810; 1 drivers
v0x2888300_0 .net "num2", 0 0, L_0x28ac1a0; 1 drivers
v0x2888380_0 .net "sum", 0 0, L_0x28a6e30; 1 drivers
v0x2888420_0 .net "w1", 0 0, L_0x28a6da0; 1 drivers
v0x28884c0_0 .net "w2", 0 0, L_0x28a6f10; 1 drivers
v0x2888560_0 .net "w3", 0 0, L_0x28a6ff0; 1 drivers
S_0x2887b00 .scope module, "add[31]" "adder" 2 490, 2 494, S_0x279e7e0;
 .timescale 0 0;
L_0x28a71f0 .functor XOR 1, L_0x28aa6f0, L_0x28ac240, C4<0>, C4<0>;
L_0x28a7280 .functor XOR 1, L_0x28a71f0, L_0x28adc10, C4<0>, C4<0>;
L_0x28a7360 .functor AND 1, L_0x28a71f0, L_0x28adc10, C4<1>, C4<1>;
L_0x28a7410 .functor AND 1, L_0x28aa6f0, L_0x28ac240, C4<1>, C4<1>;
L_0x28a7510 .functor OR 1, L_0x28a7360, L_0x28a7410, C4<0>, C4<0>;
v0x2887bf0_0 .net "cin", 0 0, L_0x28adc10; 1 drivers
v0x2887c70_0 .net "cout", 0 0, L_0x28a7510; 1 drivers
v0x2887cf0_0 .net "num1", 0 0, L_0x28aa6f0; 1 drivers
v0x2887d70_0 .net "num2", 0 0, L_0x28ac240; 1 drivers
v0x2887df0_0 .net "sum", 0 0, L_0x28a7280; 1 drivers
v0x2887e70_0 .net "w1", 0 0, L_0x28a71f0; 1 drivers
v0x2887ef0_0 .net "w2", 0 0, L_0x28a7360; 1 drivers
v0x2887f70_0 .net "w3", 0 0, L_0x28a7410; 1 drivers
    .scope S_0x2883700;
T_0 ;
    %set/v v0x28846f0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x2883700;
T_1 ;
    %set/v v0x28848c0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x2883700;
T_2 ;
    %set/v v0x2883ff0_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x2883700;
T_3 ;
    %set/v v0x2884360_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x2883700;
T_4 ;
    %set/v v0x2883ed0_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_0x2883700;
T_5 ;
    %set/v v0x2883e10_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x2883700;
T_6 ;
    %set/v v0x2885c20_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x2883700;
T_7 ;
    %set/v v0x2885fb0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x2883700;
T_8 ;
    %set/v v0x28857e0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x2883700;
T_9 ;
    %set/v v0x2885ca0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x2883700;
T_10 ;
    %wait E_0x28762c0;
    %load/v 8, v0x2884520_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2883ed0_0, 0, 1;
T_10.0 ;
    %load/v 8, v0x28847f0_0, 1;
    %jmp/0xz  T_10.2, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2883ed0_0, 0, 8;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x2883700;
T_11 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x2884b40, 0, 2;
    %movi 8, 1, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x2884b40, 8, 2;
    %movi 8, 2, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x2884b40, 8, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0x2884b40, 1, 2;
    %end;
    .thread T_11;
    .scope S_0x2883700;
T_12 ;
    %wait E_0x28833c0;
    %load/v 8, v0x28856d0_0, 4;
    %cmp/z 8, 0, 4;
    %jmp/1 T_12.0, 4;
    %movi 12, 1, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.1, 4;
    %movi 12, 10, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.2, 4;
    %movi 12, 11, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.3, 4;
    %movi 12, 14, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.4, 4;
    %movi 12, 2, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.5, 4;
    %movi 12, 3, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.6, 4;
    %movi 12, 5, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.7, 4;
    %movi 12, 6, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.8, 4;
    %movi 12, 7, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.9, 4;
    %movi 12, 8, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.10, 4;
    %movi 12, 9, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.11, 4;
    %jmp T_12.12;
T_12.0 ;
    %vpi_call 4 62 "$display", "[DMA]         clk: %0d, addr:STATE, value:Idle State", v0x28857e0_0;
    %set/v v0x2883ed0_0, 0, 2;
    %load/v 8, v0x2883f50_0, 1;
    %jmp/0xz  T_12.13, 8;
    %load/v 8, v0x28841e0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %jmp/0xz  T_12.15, 4;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.17, 4;
    %load/x1p 10, v0x2885630_0, 1;
    %jmp T_12.18;
T_12.17 ;
    %mov 10, 2, 1;
T_12.18 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.19, 4;
    %load/v 8, v0x28841e0_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0x2885ab0_0, 1; Only need 1 of 4 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.21, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2886160_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28858e0_0, 0, 1;
    %jmp T_12.22;
T_12.21 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.23, 4;
    %load/x1p 8, v0x28841e0_0, 1;
    %jmp T_12.24;
T_12.23 ;
    %mov 8, 2, 1;
T_12.24 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.25, 4;
    %load/x1p 9, v0x2885ab0_0, 1;
    %jmp T_12.26;
T_12.25 ;
    %mov 9, 2, 1;
T_12.26 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.27, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2886160_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28858e0_0, 0, 0;
    %jmp T_12.28;
T_12.27 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.29, 4;
    %load/x1p 8, v0x28841e0_0, 1;
    %jmp T_12.30;
T_12.29 ;
    %mov 8, 2, 1;
T_12.30 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.31, 4;
    %load/x1p 9, v0x2885ab0_0, 1;
    %jmp T_12.32;
T_12.31 ;
    %mov 9, 2, 1;
T_12.32 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.33, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2886160_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28858e0_0, 0, 1;
    %jmp T_12.34;
T_12.33 ;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.35, 4;
    %load/x1p 8, v0x28841e0_0, 1;
    %jmp T_12.36;
T_12.35 ;
    %mov 8, 2, 1;
T_12.36 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.37, 4;
    %load/x1p 9, v0x2885ab0_0, 1;
    %jmp T_12.38;
T_12.37 ;
    %mov 9, 2, 1;
T_12.38 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.39, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2886160_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28858e0_0, 0, 0;
T_12.39 ;
T_12.34 ;
T_12.28 ;
T_12.22 ;
    %jmp T_12.20;
T_12.19 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2884b40, 2;
    %ix/get 1, 8, 2;
    %jmp/1 T_12.41, 4;
    %load/x1p 8, v0x28841e0_0, 1;
    %jmp T_12.42;
T_12.41 ;
    %mov 8, 2, 1;
T_12.42 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x2884b40, 2;
    %ix/get 1, 9, 2;
    %jmp/1 T_12.43, 4;
    %load/x1p 9, v0x2885ab0_0, 1;
    %jmp T_12.44;
T_12.43 ;
    %mov 9, 2, 1;
T_12.44 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.45, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2884b40, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2886160_0, 0, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2884b40, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28858e0_0, 0, 8;
    %set/v v0x2885f30_0, 0, 1;
    %jmp T_12.46;
T_12.45 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2884b40, 2;
    %ix/get 1, 8, 2;
    %jmp/1 T_12.47, 4;
    %load/x1p 8, v0x28841e0_0, 1;
    %jmp T_12.48;
T_12.47 ;
    %mov 8, 2, 1;
T_12.48 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x2884b40, 2;
    %ix/get 1, 9, 2;
    %jmp/1 T_12.49, 4;
    %load/x1p 9, v0x2885ab0_0, 1;
    %jmp T_12.50;
T_12.49 ;
    %mov 9, 2, 1;
T_12.50 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.51, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2884b40, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2886160_0, 0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2884b40, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28858e0_0, 0, 8;
    %set/v v0x2885f30_0, 1, 1;
    %jmp T_12.52;
T_12.51 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2884b40, 2;
    %ix/get 1, 8, 2;
    %jmp/1 T_12.53, 4;
    %load/x1p 8, v0x28841e0_0, 1;
    %jmp T_12.54;
T_12.53 ;
    %mov 8, 2, 1;
T_12.54 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x2884b40, 2;
    %ix/get 1, 9, 2;
    %jmp/1 T_12.55, 4;
    %load/x1p 9, v0x2885ab0_0, 1;
    %jmp T_12.56;
T_12.55 ;
    %mov 9, 2, 1;
T_12.56 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.57, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2884b40, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2886160_0, 0, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2884b40, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28858e0_0, 0, 8;
    %set/v v0x2885f30_0, 0, 1;
    %jmp T_12.58;
T_12.57 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2884b40, 2;
    %ix/get 1, 8, 2;
    %jmp/1 T_12.59, 4;
    %load/x1p 8, v0x28841e0_0, 1;
    %jmp T_12.60;
T_12.59 ;
    %mov 8, 2, 1;
T_12.60 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x2884b40, 2;
    %ix/get 1, 9, 2;
    %jmp/1 T_12.61, 4;
    %load/x1p 9, v0x2885ab0_0, 1;
    %jmp T_12.62;
T_12.61 ;
    %mov 9, 2, 1;
T_12.62 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.63, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2884b40, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2886160_0, 0, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2884b40, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28858e0_0, 0, 8;
    %set/v v0x2885f30_0, 1, 1;
T_12.63 ;
T_12.58 ;
T_12.52 ;
T_12.46 ;
    %load/v 8, v0x28858e0_0, 1;
    %mov 9, 0, 4;
    %cmpi/u 8, 4, 5;
    %jmp/0xz  T_12.65, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28858e0_0, 0, 0;
T_12.65 ;
T_12.20 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2884360_0, 0, 1;
    %jmp T_12.16;
T_12.15 ;
    %set/v v0x2885eb0_0, 0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2884360_0, 0, 0;
    %load/v 8, v0x2884070_0, 1;
    %jmp/0xz  T_12.67, 8;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %cmp/z 8, 0, 4;
    %jmp/1 T_12.69, 4;
    %movi 12, 1, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.70, 4;
    %movi 12, 2, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.71, 4;
    %movi 12, 3, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.72, 4;
    %movi 12, 4, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.73, 4;
    %movi 12, 5, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.74, 4;
    %movi 12, 6, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.75, 4;
    %movi 12, 7, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.76, 4;
    %movi 12, 8, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.77, 4;
    %movi 12, 9, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.78, 4;
    %movi 12, 10, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.79, 4;
    %movi 12, 11, 4;
    %cmp/z 8, 12, 4;
    %jmp/1 T_12.80, 4;
    %jmp T_12.81;
T_12.69 ;
    %load/v 8, v0x28855b0_0, 4; Select 4 out of 8 bits
    %mov 12, 0, 1;
    %movi 13, 2, 5;
    %mod 8, 13, 5;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_12.82, 4;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.84, 4;
    %movi 8, 2, 3;
    %load/v 11, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=11 wid=4 in lookaside.
    %movi 15, 2, 4;
    %div 11, 15, 4;
    %ix/get 3, 11, 4;
    %jmp/1 T_12.86, 4;
    %ix/get/s 0, 8, 3;
T_12.86 ;
    %load/avx.p 8, v0x2885b50, 0;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_12.87, 8;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_0 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 139 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
T_12.87 ;
    %jmp T_12.85;
T_12.84 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_1, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_1 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 146 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.85 ;
    %jmp T_12.83;
T_12.82 ;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.89, 4;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_2, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885520, 0, 8;
t_2 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 155 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
    %jmp T_12.90;
T_12.89 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_3, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x2885520, 0, 8;
t_3 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 162 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.90 ;
T_12.83 ;
    %jmp T_12.81;
T_12.70 ;
    %load/v 8, v0x28855b0_0, 4; Select 4 out of 8 bits
    %mov 12, 0, 1;
    %movi 13, 2, 5;
    %mod 8, 13, 5;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_12.91, 4;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.93, 4;
    %movi 8, 2, 3;
    %load/v 11, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=11 wid=4 in lookaside.
    %movi 15, 2, 4;
    %div 11, 15, 4;
    %ix/get 3, 11, 4;
    %jmp/1 T_12.95, 4;
    %ix/get/s 0, 8, 3;
T_12.95 ;
    %load/avx.p 8, v0x2885b50, 0;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_12.96, 8;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_4, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_4 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 139 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
T_12.96 ;
    %jmp T_12.94;
T_12.93 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_5, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_5 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 146 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.94 ;
    %jmp T_12.92;
T_12.91 ;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.98, 4;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_6, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885520, 0, 8;
t_6 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 155 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
    %jmp T_12.99;
T_12.98 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_7, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x2885520, 0, 8;
t_7 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 162 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.99 ;
T_12.92 ;
    %jmp T_12.81;
T_12.71 ;
    %load/v 8, v0x28855b0_0, 4; Select 4 out of 8 bits
    %mov 12, 0, 1;
    %movi 13, 2, 5;
    %mod 8, 13, 5;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_12.100, 4;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.102, 4;
    %movi 8, 2, 3;
    %load/v 11, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=11 wid=4 in lookaside.
    %movi 15, 2, 4;
    %div 11, 15, 4;
    %ix/get 3, 11, 4;
    %jmp/1 T_12.104, 4;
    %ix/get/s 0, 8, 3;
T_12.104 ;
    %load/avx.p 8, v0x2885b50, 0;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_12.105, 8;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_8, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_8 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 139 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
T_12.105 ;
    %jmp T_12.103;
T_12.102 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_9, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_9 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 146 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.103 ;
    %jmp T_12.101;
T_12.100 ;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.107, 4;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_10, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885520, 0, 8;
t_10 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 155 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
    %jmp T_12.108;
T_12.107 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_11, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x2885520, 0, 8;
t_11 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 162 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.108 ;
T_12.101 ;
    %jmp T_12.81;
T_12.72 ;
    %load/v 8, v0x28855b0_0, 4; Select 4 out of 8 bits
    %mov 12, 0, 1;
    %movi 13, 2, 5;
    %mod 8, 13, 5;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_12.109, 4;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.111, 4;
    %movi 8, 2, 3;
    %load/v 11, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=11 wid=4 in lookaside.
    %movi 15, 2, 4;
    %div 11, 15, 4;
    %ix/get 3, 11, 4;
    %jmp/1 T_12.113, 4;
    %ix/get/s 0, 8, 3;
T_12.113 ;
    %load/avx.p 8, v0x2885b50, 0;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_12.114, 8;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_12, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_12 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 139 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
T_12.114 ;
    %jmp T_12.112;
T_12.111 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_13, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_13 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 146 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.112 ;
    %jmp T_12.110;
T_12.109 ;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.116, 4;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_14, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885520, 0, 8;
t_14 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 155 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
    %jmp T_12.117;
T_12.116 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_15, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x2885520, 0, 8;
t_15 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 162 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.117 ;
T_12.110 ;
    %jmp T_12.81;
T_12.73 ;
    %load/v 8, v0x28855b0_0, 4; Select 4 out of 8 bits
    %mov 12, 0, 1;
    %movi 13, 2, 5;
    %mod 8, 13, 5;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_12.118, 4;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.120, 4;
    %movi 8, 2, 3;
    %load/v 11, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=11 wid=4 in lookaside.
    %movi 15, 2, 4;
    %div 11, 15, 4;
    %ix/get 3, 11, 4;
    %jmp/1 T_12.122, 4;
    %ix/get/s 0, 8, 3;
T_12.122 ;
    %load/avx.p 8, v0x2885b50, 0;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_12.123, 8;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_16, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_16 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 139 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
T_12.123 ;
    %jmp T_12.121;
T_12.120 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_17, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_17 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 146 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.121 ;
    %jmp T_12.119;
T_12.118 ;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.125, 4;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_18, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885520, 0, 8;
t_18 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 155 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
    %jmp T_12.126;
T_12.125 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_19, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x2885520, 0, 8;
t_19 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 162 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.126 ;
T_12.119 ;
    %jmp T_12.81;
T_12.74 ;
    %load/v 8, v0x28855b0_0, 4; Select 4 out of 8 bits
    %mov 12, 0, 1;
    %movi 13, 2, 5;
    %mod 8, 13, 5;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_12.127, 4;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.129, 4;
    %movi 8, 2, 3;
    %load/v 11, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=11 wid=4 in lookaside.
    %movi 15, 2, 4;
    %div 11, 15, 4;
    %ix/get 3, 11, 4;
    %jmp/1 T_12.131, 4;
    %ix/get/s 0, 8, 3;
T_12.131 ;
    %load/avx.p 8, v0x2885b50, 0;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_12.132, 8;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_20, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_20 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 139 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
T_12.132 ;
    %jmp T_12.130;
T_12.129 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_21, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_21 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 146 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.130 ;
    %jmp T_12.128;
T_12.127 ;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.134, 4;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_22, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885520, 0, 8;
t_22 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 155 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
    %jmp T_12.135;
T_12.134 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_23, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x2885520, 0, 8;
t_23 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 162 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.135 ;
T_12.128 ;
    %jmp T_12.81;
T_12.75 ;
    %load/v 8, v0x28855b0_0, 4; Select 4 out of 8 bits
    %mov 12, 0, 1;
    %movi 13, 2, 5;
    %mod 8, 13, 5;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_12.136, 4;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.138, 4;
    %movi 8, 2, 3;
    %load/v 11, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=11 wid=4 in lookaside.
    %movi 15, 2, 4;
    %div 11, 15, 4;
    %ix/get 3, 11, 4;
    %jmp/1 T_12.140, 4;
    %ix/get/s 0, 8, 3;
T_12.140 ;
    %load/avx.p 8, v0x2885b50, 0;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_12.141, 8;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_24, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_24 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 139 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
T_12.141 ;
    %jmp T_12.139;
T_12.138 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_25, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_25 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 146 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.139 ;
    %jmp T_12.137;
T_12.136 ;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.143, 4;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_26, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885520, 0, 8;
t_26 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 155 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
    %jmp T_12.144;
T_12.143 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_27, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x2885520, 0, 8;
t_27 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 162 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.144 ;
T_12.137 ;
    %jmp T_12.81;
T_12.76 ;
    %load/v 8, v0x28855b0_0, 4; Select 4 out of 8 bits
    %mov 12, 0, 1;
    %movi 13, 2, 5;
    %mod 8, 13, 5;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_12.145, 4;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.147, 4;
    %movi 8, 2, 3;
    %load/v 11, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=11 wid=4 in lookaside.
    %movi 15, 2, 4;
    %div 11, 15, 4;
    %ix/get 3, 11, 4;
    %jmp/1 T_12.149, 4;
    %ix/get/s 0, 8, 3;
T_12.149 ;
    %load/avx.p 8, v0x2885b50, 0;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_12.150, 8;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_28, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_28 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 139 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
T_12.150 ;
    %jmp T_12.148;
T_12.147 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_29, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x28854a0, 0, 8;
t_29 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 146 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CAR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.148 ;
    %jmp T_12.146;
T_12.145 ;
    %load/v 8, v0x2885c20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.152, 4;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_30, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885520, 0, 8;
t_30 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 155 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:LOWER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 1, 1;
    %jmp T_12.153;
T_12.152 ;
    %load/v 8, v0x2885a30_0, 8;
    %load/v 16, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=16 wid=4 in lookaside.
    %movi 20, 2, 4;
    %div 16, 20, 4;
    %ix/get 3, 16, 4;
    %jmp/1 t_31, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x2885520, 0, 8;
t_31 ;
    %load/v 8, v0x28855b0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %movi 12, 2, 4;
    %div 8, 12, 4;
    %vpi_call 4 162 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:UPPER_CCR%0d, value:%b", v0x28857e0_0, T<8,4,u>, v0x2885a30_0;
    %set/v v0x2885c20_0, 0, 1;
T_12.153 ;
T_12.146 ;
    %jmp T_12.81;
T_12.77 ;
    %load/v 8, v0x2885a30_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2885630_0, 0, 8;
    %vpi_call 4 171 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:COMMAND, value:%b", v0x28857e0_0, v0x2885a30_0;
    %jmp T_12.81;
T_12.78 ;
    %load/v 8, v0x2885a30_0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885d20_0, 0, 8;
    %vpi_call 4 177 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:REQUEST, value:%b", v0x28857e0_0, v0x2885a30_0;
    %jmp T_12.81;
T_12.79 ;
    %load/v 8, v0x2885a30_0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885ab0_0, 0, 8;
    %vpi_call 4 183 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:MASK, value:%b", v0x28857e0_0, v0x2885a30_0;
    %jmp T_12.81;
T_12.80 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.154, 4;
    %load/x1p 8, v0x2885a30_0, 6;
    %jmp T_12.155;
T_12.154 ;
    %mov 8, 2, 6;
T_12.155 ;
; Save base=8 wid=6 in lookaside.
    %load/v 14, v0x2885a30_0, 2; Only need 2 of 8 bits
; Save base=14 wid=2 in lookaside.
    %ix/get 3, 14, 2;
    %jmp/1 t_32, 4;
    %ix/load 0, 6, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885b50, 0, 8;
t_32 ;
    %vpi_call 4 188 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:MODE%0d, value:%b", v0x28857e0_0, &PV<v0x2885a30_0, 0, 2>, &PV<v0x2885a30_0, 2, 6>;
    %jmp T_12.81;
T_12.81 ;
T_12.67 ;
T_12.16 ;
T_12.13 ;
    %jmp T_12.12;
T_12.1 ;
    %vpi_call 4 198 "$display", "[DMA]         clk: %0d, addr:STATE, value:S0", v0x28857e0_0;
    %load/v 8, v0x2884260_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.156, 4;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 8;
    %jmp T_12.157;
T_12.156 ;
    %load/v 8, v0x2885630_0, 1; Only need 1 of 8 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_12.158, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 8;
    %jmp T_12.159;
T_12.158 ;
    %load/v 8, v0x2885630_0, 1; Select 1 out of 8 bits
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.160, 4;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 8;
T_12.160 ;
T_12.159 ;
T_12.157 ;
    %jmp T_12.12;
T_12.2 ;
    %vpi_call 4 211 "$display", "[DMA]         clk: %0d, addr:STATE, value:S1 (IO/MEM)", v0x28857e0_0;
    %movi 8, 1, 2;
    %set/v v0x2883ed0_0, 8, 2;
    %ix/getv 1, v0x2886160_0;
    %jmp/1 t_33, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x2883ff0_0, 0, 1;
t_33 ;
    %ix/getv 3, v0x2886160_0;
    %jmp/1 T_12.162, 4;
    %ix/get/s 0, 0, 2;
T_12.162 ;
    %load/avx.p 8, v0x28854a0, 0;
    %load/avx.p 9, v0x28854a0, 0;
    %load/avx.p 10, v0x28854a0, 0;
    %load/avx.p 11, v0x28854a0, 0;
    %load/avx.p 12, v0x28854a0, 0;
    %load/avx.p 13, v0x28854a0, 0;
    %load/avx.p 14, v0x28854a0, 0;
    %load/avx.p 15, v0x28854a0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %assign/v0 v0x2885320_0, 0, 8;
    %movi 8, 8, 5;
    %ix/getv 3, v0x2886160_0;
    %jmp/1 T_12.163, 4;
    %ix/get/s 0, 8, 5;
T_12.163 ;
    %load/avx.p 8, v0x28854a0, 0;
    %load/avx.p 9, v0x28854a0, 0;
    %load/avx.p 10, v0x28854a0, 0;
    %load/avx.p 11, v0x28854a0, 0;
    %load/avx.p 12, v0x28854a0, 0;
    %load/avx.p 13, v0x28854a0, 0;
    %load/avx.p 14, v0x28854a0, 0;
    %load/avx.p 15, v0x28854a0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %assign/v0 v0x28859b0_0, 0, 8;
    %movi 8, 11, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 8;
    %jmp T_12.12;
T_12.3 ;
    %vpi_call 4 220 "$display", "[DMA]         clk: %0d, addr:STATE, value:S2", v0x28857e0_0;
    %load/v 8, v0x2884a20_0, 4;
    %cmpi/u 8, 0, 4;
    %inv 4, 1;
    %jmp/0xz  T_12.164, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2884410_0, 0, 1;
    %load/v 8, v0x2884cc0_0, 1;
    %jmp/0xz  T_12.166, 8;
    %vpi_call 4 226 "$display", "io ready";
    %movi 8, 1, 2;
    %set/v v0x2883ed0_0, 8, 2;
    %ix/getv 3, v0x2886160_0;
    %jmp/1 T_12.168, 4;
    %ix/get/s 0, 0, 2;
T_12.168 ;
    %load/avx.p 8, v0x28854a0, 0;
    %load/avx.p 9, v0x28854a0, 0;
    %load/avx.p 10, v0x28854a0, 0;
    %load/avx.p 11, v0x28854a0, 0;
    %load/avx.p 12, v0x28854a0, 0;
    %load/avx.p 13, v0x28854a0, 0;
    %load/avx.p 14, v0x28854a0, 0;
    %load/avx.p 15, v0x28854a0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %assign/v0 v0x2885320_0, 0, 8;
    %movi 8, 8, 5;
    %ix/getv 3, v0x2886160_0;
    %jmp/1 T_12.169, 4;
    %ix/get/s 0, 8, 5;
T_12.169 ;
    %load/avx.p 8, v0x28854a0, 0;
    %load/avx.p 9, v0x28854a0, 0;
    %load/avx.p 10, v0x28854a0, 0;
    %load/avx.p 11, v0x28854a0, 0;
    %load/avx.p 12, v0x28854a0, 0;
    %load/avx.p 13, v0x28854a0, 0;
    %load/avx.p 14, v0x28854a0, 0;
    %load/avx.p 15, v0x28854a0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %assign/v0 v0x28859b0_0, 0, 8;
    %set/v v0x28848c0_0, 1, 1;
T_12.166 ;
    %load/v 8, v0x2884aa0_0, 1;
    %jmp/0xz  T_12.170, 8;
    %vpi_call 4 234 "$display", "mem ready";
    %set/v v0x2883ed0_0, 1, 2;
    %movi 8, 14, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 8;
T_12.170 ;
    %jmp T_12.165;
T_12.164 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28846f0_0, 0, 1;
    %load/v 8, v0x2884aa0_0, 1;
    %jmp/0xz  T_12.172, 8;
    %set/v v0x28845a0_0, 1, 1;
T_12.172 ;
    %load/v 8, v0x2884cc0_0, 1;
    %jmp/0xz  T_12.174, 8;
    %movi 8, 2, 2;
    %set/v v0x2883ed0_0, 8, 2;
    %movi 10, 14, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 10;
T_12.174 ;
T_12.165 ;
    %jmp T_12.12;
T_12.4 ;
    %vpi_call 4 255 "$display", "[DMA]         clk: %0d, addr:STATE, value:S4", v0x28857e0_0;
    %set/v v0x28846f0_0, 0, 1;
    %set/v v0x28845a0_0, 0, 1;
    %set/v v0x28848c0_0, 0, 1;
    %set/v v0x2884410_0, 0, 1;
    %movi 8, 4, 4;
    %ix/getv 3, v0x2886160_0;
    %jmp/1 T_12.176, 4;
    %ix/get/s 0, 8, 4;
T_12.176 ;
    %load/avx.p 8, v0x2885b50, 0;
    %load/avx.p 9, v0x2885b50, 0;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_12.177, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_12.178, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_12.179, 6;
    %jmp T_12.180;
T_12.177 ;
    %load/v 8, v0x2885860_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.181, 4;
    %movi 8, 10, 4;
    %set/v v0x2885eb0_0, 8, 4;
    %movi 10, 3, 3;
    %ix/getv 3, v0x2886160_0;
    %jmp/1 T_12.183, 4;
    %ix/get/s 0, 10, 3;
T_12.183 ;
    %load/avx.p 10, v0x2885b50, 0;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.184, 4;
    %ix/getv 3, v0x2886160_0;
    %load/av 8, v0x28854a0, 16;
    %mov 24, 0, 16;
    %addi 8, 1, 32;
    %ix/getv 3, v0x2886160_0;
   %jmp/1 t_34, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28854a0, 8, 16;
t_34 ;
    %jmp T_12.185;
T_12.184 ;
    %ix/getv 3, v0x2886160_0;
    %load/av 8, v0x28854a0, 16;
    %mov 24, 0, 16;
    %subi 8, 1, 32;
    %ix/getv 3, v0x2886160_0;
   %jmp/1 t_35, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28854a0, 8, 16;
t_35 ;
T_12.185 ;
    %jmp T_12.182;
T_12.181 ;
    %load/v 8, v0x2885860_0, 1;
    %jmp/0xz  T_12.186, 8;
    %ix/getv 1, v0x2886160_0;
    %jmp/1 t_36, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x2883ff0_0, 0, 0;
t_36 ;
    %set/v v0x2885eb0_0, 0, 4;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.188, 4;
    %load/x1p 8, v0x2885630_0, 1;
    %jmp T_12.189;
T_12.188 ;
    %mov 8, 2, 1;
T_12.189 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_12.190, 8;
    %load/v 8, v0x2885f30_0, 1;
    %mov 9, 0, 31;
    %set/v v0x2885ca0_0, 8, 32;
T_12.192 ;
    %load/v 8, v0x2885ca0_0, 32;
   %cmpi/s 8, 3, 32;
    %jmp/0xz T_12.193, 5;
    %ix/getv/s 3, v0x2885ca0_0;
    %load/av 8, v0x2884b40, 2;
    %set/v v0x2885fb0_0, 8, 1;
    %ix/load 0, 1, 0;
    %load/vp0/s 10, v0x2885ca0_0, 32;
    %ix/get/s 3, 10, 32;
    %load/av 8, v0x2884b40, 2;
    %ix/getv/s 3, v0x2885ca0_0;
   %jmp/1 t_37, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2884b40, 8, 2;
t_37 ;
    %load/v 8, v0x2885fb0_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %load/vp0/s 10, v0x2885ca0_0, 32;
    %ix/get/s 3, 10, 32;
   %jmp/1 t_38, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2884b40, 8, 2;
t_38 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2885ca0_0, 32;
    %set/v v0x2885ca0_0, 8, 32;
    %jmp T_12.192;
T_12.193 ;
T_12.190 ;
T_12.186 ;
T_12.182 ;
    %jmp T_12.180;
T_12.178 ;
    %ix/getv 1, v0x2886160_0;
    %jmp/1 t_39, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x2883ff0_0, 0, 0;
t_39 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 0;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.194, 4;
    %load/x1p 8, v0x2885630_0, 1;
    %jmp T_12.195;
T_12.194 ;
    %mov 8, 2, 1;
T_12.195 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_12.196, 8;
    %load/v 8, v0x2885f30_0, 1;
    %mov 9, 0, 31;
    %set/v v0x2885ca0_0, 8, 32;
T_12.198 ;
    %load/v 8, v0x2885ca0_0, 32;
   %cmpi/s 8, 3, 32;
    %jmp/0xz T_12.199, 5;
    %ix/getv/s 3, v0x2885ca0_0;
    %load/av 8, v0x2884b40, 2;
    %set/v v0x2885fb0_0, 8, 1;
    %ix/load 0, 1, 0;
    %load/vp0/s 10, v0x2885ca0_0, 32;
    %ix/get/s 3, 10, 32;
    %load/av 8, v0x2884b40, 2;
    %ix/getv/s 3, v0x2885ca0_0;
   %jmp/1 t_40, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2884b40, 8, 2;
t_40 ;
    %load/v 8, v0x2885fb0_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %load/vp0/s 10, v0x2885ca0_0, 32;
    %ix/get/s 3, 10, 32;
   %jmp/1 t_41, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2884b40, 8, 2;
t_41 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2885ca0_0, 32;
    %set/v v0x2885ca0_0, 8, 32;
    %jmp T_12.198;
T_12.199 ;
T_12.196 ;
    %jmp T_12.180;
T_12.179 ;
    %ix/getv 3, v0x2886160_0;
    %load/av 8, v0x2885520, 16;
    %mov 24, 0, 16;
    %subi 8, 1, 32;
    %ix/getv 3, v0x2886160_0;
   %jmp/1 t_42, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2885520, 8, 16;
t_42 ;
    %vpi_call 4 303 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:CCR%0d, value:%b", v0x28857e0_0, v0x2886160_0, &A<v0x2885520, v0x2886160_0 >;
    %ix/getv 3, v0x2886160_0;
    %load/av 8, v0x2885520, 16;
    %mov 24, 0, 1;
    %cmpi/u 8, 0, 17;
    %jmp/0xz  T_12.200, 4;
    %ix/getv 1, v0x2886160_0;
    %jmp/1 t_43, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x2883ff0_0, 0, 0;
t_43 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 0;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.202, 4;
    %load/x1p 8, v0x2885630_0, 1;
    %jmp T_12.203;
T_12.202 ;
    %mov 8, 2, 1;
T_12.203 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_12.204, 8;
    %load/v 8, v0x2886160_0, 1;
    %mov 9, 0, 31;
    %set/v v0x2885ca0_0, 8, 32;
T_12.206 ;
    %load/v 8, v0x2885ca0_0, 32;
   %cmpi/s 8, 3, 32;
    %jmp/0xz T_12.207, 5;
    %ix/getv/s 3, v0x2885ca0_0;
    %load/av 8, v0x2884b40, 2;
    %set/v v0x2885fb0_0, 8, 1;
    %ix/load 0, 1, 0;
    %load/vp0/s 10, v0x2885ca0_0, 32;
    %ix/get/s 3, 10, 32;
    %load/av 8, v0x2884b40, 2;
    %ix/getv/s 3, v0x2885ca0_0;
   %jmp/1 t_44, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2884b40, 8, 2;
t_44 ;
    %load/v 8, v0x2885fb0_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %load/vp0/s 10, v0x2885ca0_0, 32;
    %ix/get/s 3, 10, 32;
   %jmp/1 t_45, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2884b40, 8, 2;
t_45 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2885ca0_0, 32;
    %set/v v0x2885ca0_0, 8, 32;
    %jmp T_12.206;
T_12.207 ;
T_12.204 ;
    %jmp T_12.201;
T_12.200 ;
    %movi 8, 10, 4;
    %set/v v0x2885eb0_0, 8, 4;
    %movi 10, 3, 3;
    %ix/getv 3, v0x2886160_0;
    %jmp/1 T_12.208, 4;
    %ix/get/s 0, 10, 3;
T_12.208 ;
    %load/avx.p 10, v0x2885b50, 0;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.209, 4;
    %ix/getv 3, v0x2886160_0;
    %load/av 8, v0x28854a0, 16;
    %mov 24, 0, 16;
    %addi 8, 1, 32;
    %ix/getv 3, v0x2886160_0;
   %jmp/1 t_46, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28854a0, 8, 16;
t_46 ;
    %vpi_call 4 323 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:CCR%0d, value:%b", v0x28857e0_0, v0x2886160_0, &A<v0x28854a0, v0x2886160_0 >;
    %jmp T_12.210;
T_12.209 ;
    %ix/getv 3, v0x2886160_0;
    %load/av 8, v0x28854a0, 16;
    %mov 24, 0, 16;
    %subi 8, 1, 32;
    %ix/getv 3, v0x2886160_0;
   %jmp/1 t_47, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28854a0, 8, 16;
t_47 ;
    %vpi_call 4 326 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:CCR%0d, value:%b", v0x28857e0_0, v0x2886160_0, &A<v0x28854a0, v0x2886160_0 >;
T_12.210 ;
T_12.201 ;
    %jmp T_12.180;
T_12.180 ;
    %jmp T_12.12;
T_12.5 ;
    %vpi_call 4 334 "$display", "[DMA]         clk: %0d, addr:STATE, value:S11 (MEM/MEM)", v0x28857e0_0;
    %ix/getv 1, v0x2886160_0;
    %jmp/1 t_48, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x2883ff0_0, 0, 1;
t_48 ;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2883ed0_0, 0, 8;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 8;
    %jmp T_12.12;
T_12.6 ;
    %vpi_call 4 341 "$display", "[DMA]         clk: %0d, addr:STATE, value:S12", v0x28857e0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28846f0_0, 0, 1;
    %ix/getv 3, v0x2886160_0;
    %jmp/1 T_12.211, 4;
    %ix/get/s 0, 0, 2;
T_12.211 ;
    %load/avx.p 8, v0x28854a0, 0;
    %load/avx.p 9, v0x28854a0, 0;
    %load/avx.p 10, v0x28854a0, 0;
    %load/avx.p 11, v0x28854a0, 0;
    %load/avx.p 12, v0x28854a0, 0;
    %load/avx.p 13, v0x28854a0, 0;
    %load/avx.p 14, v0x28854a0, 0;
    %load/avx.p 15, v0x28854a0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %assign/v0 v0x2885320_0, 0, 8;
    %movi 8, 8, 5;
    %ix/getv 3, v0x2886160_0;
    %jmp/1 T_12.212, 4;
    %ix/get/s 0, 8, 5;
T_12.212 ;
    %load/avx.p 8, v0x28854a0, 0;
    %load/avx.p 9, v0x28854a0, 0;
    %load/avx.p 10, v0x28854a0, 0;
    %load/avx.p 11, v0x28854a0, 0;
    %load/avx.p 12, v0x28854a0, 0;
    %load/avx.p 13, v0x28854a0, 0;
    %load/avx.p 14, v0x28854a0, 0;
    %load/avx.p 15, v0x28854a0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %assign/v0 v0x28859b0_0, 0, 8;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 8;
    %jmp T_12.12;
T_12.7 ;
    %load/v 8, v0x2884aa0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.213, 8;
    %vpi_call 4 350 "$display", "[DMA]         clk: %0d, addr:STATE, value:S14", v0x28857e0_0;
    %movi 8, 2, 2;
    %set/v v0x2883ed0_0, 8, 2;
    %load/v 10, v0x2885a30_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2886050_0, 0, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28846f0_0, 0, 0;
    %movi 10, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 10;
    %jmp T_12.214;
T_12.213 ;
    %load/v 8, v0x28856d0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 8;
T_12.214 ;
    %jmp T_12.12;
T_12.8 ;
    %vpi_call 4 363 "$display", "[DMA]         clk: %0d, addr:STATE, value:S21", v0x28857e0_0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2883ed0_0, 0, 8;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 8;
    %jmp T_12.12;
T_12.9 ;
    %vpi_call 4 369 "$display", "[DMA]         clk: %0d, addr:STATE, value:S22", v0x28857e0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28848c0_0, 0, 1;
    %ix/getv 3, v0x28858e0_0;
    %jmp/1 T_12.215, 4;
    %ix/get/s 0, 0, 2;
T_12.215 ;
    %load/avx.p 8, v0x28854a0, 0;
    %load/avx.p 9, v0x28854a0, 0;
    %load/avx.p 10, v0x28854a0, 0;
    %load/avx.p 11, v0x28854a0, 0;
    %load/avx.p 12, v0x28854a0, 0;
    %load/avx.p 13, v0x28854a0, 0;
    %load/avx.p 14, v0x28854a0, 0;
    %load/avx.p 15, v0x28854a0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %assign/v0 v0x2885320_0, 0, 8;
    %movi 8, 8, 5;
    %ix/getv 3, v0x28858e0_0;
    %jmp/1 T_12.216, 4;
    %ix/get/s 0, 8, 5;
T_12.216 ;
    %load/avx.p 8, v0x28854a0, 0;
    %load/avx.p 9, v0x28854a0, 0;
    %load/avx.p 10, v0x28854a0, 0;
    %load/avx.p 11, v0x28854a0, 0;
    %load/avx.p 12, v0x28854a0, 0;
    %load/avx.p 13, v0x28854a0, 0;
    %load/avx.p 14, v0x28854a0, 0;
    %load/avx.p 15, v0x28854a0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %assign/v0 v0x28859b0_0, 0, 8;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 8;
    %jmp T_12.12;
T_12.10 ;
    %vpi_call 4 377 "$display", "[DMA]         clk: %0d, addr:STATE, value:S23", v0x28857e0_0;
    %load/v 8, v0x2884aa0_0, 1;
    %jmp/0xz  T_12.217, 8;
    %load/v 8, v0x2886050_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x28859b0_0, 0, 8;
    %movi 8, 9, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 8;
T_12.217 ;
    %jmp T_12.12;
T_12.11 ;
    %vpi_call 4 391 "$display", "[DMA]         clk: %0d, addr:STATE, value:S24", v0x28857e0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28848c0_0, 0, 0;
    %movi 8, 4, 4;
    %ix/getv 3, v0x2886160_0;
    %jmp/1 T_12.219, 4;
    %ix/get/s 0, 8, 4;
T_12.219 ;
    %load/avx.p 8, v0x2885b50, 0;
    %load/avx.p 9, v0x2885b50, 0;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_12.220, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_12.221, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_12.222, 6;
    %jmp T_12.223;
T_12.220 ;
    %load/v 8, v0x2885860_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.224, 8;
    %movi 8, 2, 4;
    %set/v v0x2885eb0_0, 8, 4;
    %movi 10, 3, 3;
    %ix/getv 3, v0x2886160_0;
    %jmp/1 T_12.226, 4;
    %ix/get/s 0, 10, 3;
T_12.226 ;
    %load/avx.p 10, v0x2885b50, 0;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.227, 4;
    %ix/getv 3, v0x2886160_0;
    %load/av 8, v0x28854a0, 16;
    %mov 24, 0, 16;
    %addi 8, 1, 32;
    %ix/getv 3, v0x2886160_0;
   %jmp/1 t_49, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28854a0, 8, 16;
t_49 ;
    %jmp T_12.228;
T_12.227 ;
    %ix/getv 3, v0x2886160_0;
    %load/av 8, v0x28854a0, 16;
    %mov 24, 0, 16;
    %subi 8, 1, 32;
    %ix/getv 3, v0x2886160_0;
   %jmp/1 t_50, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28854a0, 8, 16;
t_50 ;
T_12.228 ;
    %movi 10, 3, 3;
    %ix/getv 3, v0x28858e0_0;
    %jmp/1 T_12.229, 4;
    %ix/get/s 0, 10, 3;
T_12.229 ;
    %load/avx.p 10, v0x2885b50, 0;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.230, 4;
    %ix/getv 3, v0x28858e0_0;
    %load/av 8, v0x28854a0, 16;
    %mov 24, 0, 16;
    %addi 8, 1, 32;
    %ix/getv 3, v0x28858e0_0;
   %jmp/1 t_51, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28854a0, 8, 16;
t_51 ;
    %jmp T_12.231;
T_12.230 ;
    %ix/getv 3, v0x28858e0_0;
    %load/av 8, v0x28854a0, 16;
    %mov 24, 0, 16;
    %subi 8, 1, 32;
    %ix/getv 3, v0x28858e0_0;
   %jmp/1 t_52, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28854a0, 8, 16;
t_52 ;
T_12.231 ;
    %jmp T_12.225;
T_12.224 ;
    %ix/getv 1, v0x2886160_0;
    %jmp/1 t_53, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x2883ff0_0, 0, 0;
t_53 ;
    %set/v v0x2885eb0_0, 0, 4;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.232, 4;
    %load/x1p 8, v0x2885630_0, 1;
    %jmp T_12.233;
T_12.232 ;
    %mov 8, 2, 1;
T_12.233 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_12.234, 8;
    %load/v 8, v0x2886160_0, 1;
    %mov 9, 0, 31;
    %set/v v0x2885ca0_0, 8, 32;
T_12.236 ;
    %load/v 8, v0x2885ca0_0, 32;
   %cmpi/s 8, 3, 32;
    %jmp/0xz T_12.237, 5;
    %ix/getv/s 3, v0x2885ca0_0;
    %load/av 8, v0x2884b40, 2;
    %set/v v0x2885fb0_0, 8, 1;
    %ix/load 0, 1, 0;
    %load/vp0/s 10, v0x2885ca0_0, 32;
    %ix/get/s 3, 10, 32;
    %load/av 8, v0x2884b40, 2;
    %ix/getv/s 3, v0x2885ca0_0;
   %jmp/1 t_54, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2884b40, 8, 2;
t_54 ;
    %load/v 8, v0x2885fb0_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %load/vp0/s 10, v0x2885ca0_0, 32;
    %ix/get/s 3, 10, 32;
   %jmp/1 t_55, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2884b40, 8, 2;
t_55 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2885ca0_0, 32;
    %set/v v0x2885ca0_0, 8, 32;
    %jmp T_12.236;
T_12.237 ;
T_12.234 ;
T_12.225 ;
    %jmp T_12.223;
T_12.221 ;
    %ix/getv 1, v0x2886160_0;
    %jmp/1 t_56, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x2883ff0_0, 0, 0;
t_56 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 0;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.238, 4;
    %load/x1p 8, v0x2885630_0, 1;
    %jmp T_12.239;
T_12.238 ;
    %mov 8, 2, 1;
T_12.239 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_12.240, 8;
    %load/v 8, v0x2886160_0, 1;
    %mov 9, 0, 31;
    %set/v v0x2885ca0_0, 8, 32;
T_12.242 ;
    %load/v 8, v0x2885ca0_0, 32;
   %cmpi/s 8, 3, 32;
    %jmp/0xz T_12.243, 5;
    %ix/getv/s 3, v0x2885ca0_0;
    %load/av 8, v0x2884b40, 2;
    %set/v v0x2885fb0_0, 8, 1;
    %ix/load 0, 1, 0;
    %load/vp0/s 10, v0x2885ca0_0, 32;
    %ix/get/s 3, 10, 32;
    %load/av 8, v0x2884b40, 2;
    %ix/getv/s 3, v0x2885ca0_0;
   %jmp/1 t_57, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2884b40, 8, 2;
t_57 ;
    %load/v 8, v0x2885fb0_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %load/vp0/s 10, v0x2885ca0_0, 32;
    %ix/get/s 3, 10, 32;
   %jmp/1 t_58, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2884b40, 8, 2;
t_58 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2885ca0_0, 32;
    %set/v v0x2885ca0_0, 8, 32;
    %jmp T_12.242;
T_12.243 ;
T_12.240 ;
    %jmp T_12.223;
T_12.222 ;
    %ix/getv 3, v0x28858e0_0;
    %load/av 8, v0x2885520, 16;
    %mov 24, 0, 16;
    %subi 8, 1, 32;
    %ix/getv 3, v0x28858e0_0;
   %jmp/1 t_59, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2885520, 8, 16;
t_59 ;
    %vpi_call 4 440 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:CCR%0d, value:%b", v0x28857e0_0, v0x28858e0_0, &A<v0x2885520, 1>;
    %ix/getv 3, v0x28858e0_0;
    %load/av 8, v0x2885520, 16;
    %mov 24, 0, 1;
    %cmpi/u 8, 0, 17;
    %jmp/0xz  T_12.244, 4;
    %ix/getv 1, v0x2886160_0;
    %jmp/1 t_60, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x2883ff0_0, 0, 0;
t_60 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 0;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.246, 4;
    %load/x1p 8, v0x2885630_0, 1;
    %jmp T_12.247;
T_12.246 ;
    %mov 8, 2, 1;
T_12.247 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_12.248, 8;
    %load/v 8, v0x2886160_0, 1;
    %mov 9, 0, 31;
    %set/v v0x2885ca0_0, 8, 32;
T_12.250 ;
    %load/v 8, v0x2885ca0_0, 32;
   %cmpi/s 8, 3, 32;
    %jmp/0xz T_12.251, 5;
    %ix/getv/s 3, v0x2885ca0_0;
    %load/av 8, v0x2884b40, 2;
    %set/v v0x2885fb0_0, 8, 1;
    %ix/load 0, 1, 0;
    %load/vp0/s 10, v0x2885ca0_0, 32;
    %ix/get/s 3, 10, 32;
    %load/av 8, v0x2884b40, 2;
    %ix/getv/s 3, v0x2885ca0_0;
   %jmp/1 t_61, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2884b40, 8, 2;
t_61 ;
    %load/v 8, v0x2885fb0_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %load/vp0/s 10, v0x2885ca0_0, 32;
    %ix/get/s 3, 10, 32;
   %jmp/1 t_62, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2884b40, 8, 2;
t_62 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2885ca0_0, 32;
    %set/v v0x2885ca0_0, 8, 32;
    %jmp T_12.250;
T_12.251 ;
T_12.248 ;
    %jmp T_12.245;
T_12.244 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885eb0_0, 0, 8;
    %movi 10, 3, 3;
    %ix/getv 3, v0x2886160_0;
    %jmp/1 T_12.252, 4;
    %ix/get/s 0, 10, 3;
T_12.252 ;
    %load/avx.p 10, v0x2885b50, 0;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.253, 4;
    %ix/getv 3, v0x2886160_0;
    %load/av 8, v0x28854a0, 16;
    %mov 24, 0, 16;
    %addi 8, 1, 32;
    %ix/getv 3, v0x2886160_0;
   %jmp/1 t_63, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28854a0, 8, 16;
t_63 ;
    %vpi_call 4 460 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:CAR%0d, value:%b", v0x28857e0_0, v0x2886160_0, &A<v0x28854a0, v0x2886160_0 >;
    %jmp T_12.254;
T_12.253 ;
    %ix/getv 3, v0x2886160_0;
    %load/av 8, v0x28854a0, 16;
    %mov 24, 0, 16;
    %subi 8, 1, 32;
    %ix/getv 3, v0x2886160_0;
   %jmp/1 t_64, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28854a0, 8, 16;
t_64 ;
    %vpi_call 4 463 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:CAR%0d, value:%b", v0x28857e0_0, v0x2886160_0, &A<v0x28854a0, v0x2886160_0 >;
T_12.254 ;
    %movi 10, 3, 3;
    %ix/getv 3, v0x28858e0_0;
    %jmp/1 T_12.255, 4;
    %ix/get/s 0, 10, 3;
T_12.255 ;
    %load/avx.p 10, v0x2885b50, 0;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.256, 4;
    %ix/getv 3, v0x28858e0_0;
    %load/av 8, v0x28854a0, 16;
    %mov 24, 0, 16;
    %addi 8, 1, 32;
    %ix/getv 3, v0x28858e0_0;
   %jmp/1 t_65, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28854a0, 8, 16;
t_65 ;
    %vpi_call 4 466 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:CAR%0d, value:%b", v0x28857e0_0, v0x28858e0_0, &A<v0x28854a0, v0x28858e0_0 >;
    %jmp T_12.257;
T_12.256 ;
    %ix/getv 3, v0x28858e0_0;
    %load/av 8, v0x28854a0, 16;
    %mov 24, 0, 16;
    %subi 8, 1, 32;
    %ix/getv 3, v0x28858e0_0;
   %jmp/1 t_66, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28854a0, 8, 16;
t_66 ;
    %vpi_call 4 469 "$display", "[DMA]         clk: %0d, type : INIT_REG, addr:CAR%0d, value:%b", v0x28857e0_0, v0x28858e0_0, &A<v0x28854a0, v0x28858e0_0 >;
T_12.257 ;
T_12.245 ;
    %jmp T_12.223;
T_12.223 ;
    %jmp T_12.12;
T_12.12 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x2883700;
T_13 ;
    %wait E_0x28762c0;
    %load/v 8, v0x28857e0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x28857e0_0, 8, 32;
    %load/v 8, v0x2885dc0_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28856d0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2885630_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x28861e0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2886050_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885ab0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2885d20_0, 0, 0;
    %ix/load 3, 0, 0; address
    %ix/load 0, 6, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885b50, 0, 0;
t_67 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28854a0, 0, 0;
t_68 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885520, 0, 0;
t_69 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 6, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885b50, 0, 0;
t_70 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28854a0, 0, 0;
t_71 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885520, 0, 0;
t_72 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 6, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885b50, 0, 0;
t_73 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28854a0, 0, 0;
t_74 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885520, 0, 0;
t_75 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 6, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885b50, 0, 0;
t_76 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28854a0, 0, 0;
t_77 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2885520, 0, 0;
t_78 ;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x2885eb0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28856d0_0, 0, 8;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x2882180;
T_14 ;
    %set/v v0x28824f0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x2882180;
T_15 ;
    %set/v v0x2883300_0, 0, 2;
    %end;
    .thread T_15;
    .scope S_0x2882180;
T_16 ;
    %set/v v0x2883280_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x2882180;
T_17 ;
    %set/v v0x2883570_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x2882180;
T_18 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x2883470, 0, 8;
    %movi 8, 1, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x2883470, 8, 8;
    %movi 8, 2, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x2883470, 8, 8;
    %movi 8, 3, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0x2883470, 8, 8;
    %movi 8, 4, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v0x2883470, 8, 8;
    %movi 8, 5, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v0x2883470, 8, 8;
    %movi 8, 6, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v0x2883470, 8, 8;
    %movi 8, 7, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v0x2883470, 8, 8;
    %movi 8, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v0x2883470, 8, 8;
    %movi 8, 9, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 9, 0;
   %set/av v0x2883470, 8, 8;
    %movi 8, 10, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v0x2883470, 8, 8;
    %movi 8, 11, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v0x2883470, 8, 8;
    %movi 8, 12, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v0x2883470, 8, 8;
    %movi 8, 13, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v0x2883470, 8, 8;
    %movi 8, 14, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 14, 0;
   %set/av v0x2883470, 8, 8;
    %movi 8, 15, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 15, 0;
   %set/av v0x2883470, 8, 8;
    %vpi_call 5 42 "$write", "[Ram Init]    ";
    %set/v v0x2883570_0, 0, 32;
T_18.0 ;
    %load/v 8, v0x2883570_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_18.1, 5;
    %vpi_call 5 44 "$write", "%b, ", &A<v0x2883470, v0x2883570_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2883570_0, 32;
    %set/v v0x2883570_0, 8, 32;
    %jmp T_18.0;
T_18.1 ;
    %vpi_call 5 46 "$write", "\012";
    %end;
    .thread T_18;
    .scope S_0x2882180;
T_19 ;
    %wait E_0x2875470;
    %load/v 8, v0x28823f0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_19.0, 6;
    %load/v 8, v0x28831a0_0, 8;
    %ix/getv 3, v0x2882fd0_0;
    %jmp/1 t_79, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2883470, 0, 8;
t_79 ;
    %vpi_call 5 52 "$display", "[RAM]         clk: %0d, addr:%0d, value:%b", v0x2883280_0, v0x2882fd0_0, v0x28831a0_0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x28822f0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_19.2, 6;
    %ix/getv 3, v0x2882f10_0;
    %load/av 8, v0x2883470, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x28833f0_0, 0, 8;
    %vpi_call 5 56 "$display", "rammmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmm value %0d clk: %0d", &A<v0x2883470, v0x2882f10_0 >, v0x2883280_0;
T_19.2 ;
T_19.1 ;
    %load/v 8, v0x2882fd0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x2882f10_0, 0, 8;
    %jmp T_19;
    .thread T_19;
    .scope S_0x2882180;
T_20 ;
    %wait E_0x28762c0;
    %load/v 8, v0x2883280_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x2883280_0, 8, 32;
    %load/v 8, v0x2882370_0, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x2883300_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_20.2, 4;
    %vpi_call 5 66 "$display", "flag = 0 ==================================================================================== addr : %0d", v0x2883120_0;
    %set/v v0x28824f0_0, 1, 1;
    %load/v 8, v0x2882fd0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x2883120_0, 0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2883300_0, 0, 8;
    %jmp T_20.3;
T_20.2 ;
    %load/v 8, v0x2883300_0, 2;
    %cmpi/u 8, 0, 2;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2882570_0, 1;
    %load/v 10, v0x2882470_0, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28824f0_0, 0, 0;
    %load/v 8, v0x28831a0_0, 8;
    %ix/getv 3, v0x2883120_0;
    %jmp/1 t_80, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2883470, 0, 8;
t_80 ;
    %vpi_call 5 76 "$display", "[RAM]         clk: %0d, addr:%0d, value:%b", v0x2883280_0, v0x2883120_0, v0x28831a0_0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2883300_0, 0, 0;
T_20.4 ;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x2882270_0, 1;
    %jmp/0xz  T_20.6, 8;
    %load/v 8, v0x2883300_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_20.8, 4;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2883300_0, 0, 8;
    %load/v 8, v0x2882fd0_0, 16;
    %set/v v0x2883120_0, 8, 16;
    %ix/getv 3, v0x2883120_0;
    %load/av 8, v0x2883470, 8;
    %set/v v0x28833f0_0, 8, 8;
    %set/v v0x28824f0_0, 1, 1;
    %jmp T_20.9;
T_20.8 ;
    %load/v 8, v0x2883300_0, 2;
    %cmpi/u 8, 0, 2;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2882570_0, 1;
    %load/v 10, v0x2882470_0, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.10, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2883300_0, 0, 0;
    %set/v v0x28824f0_0, 0, 1;
T_20.10 ;
T_20.9 ;
T_20.6 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x28809f0;
T_21 ;
    %set/v v0x2881240_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x28809f0;
T_22 ;
    %set/v v0x2881ca0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x28809f0;
T_23 ;
    %set/v v0x2881eb0_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x28809f0;
T_24 ;
    %set/v v0x2881c20_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x28809f0;
T_25 ;
    %set/v v0x2882010_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x28809f0;
T_26 ;
    %wait E_0x28762c0;
    %load/v 8, v0x2881c20_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x2881c20_0, 8, 32;
    %load/v 8, v0x2881190_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_26.0, 6;
    %load/v 8, v0x2881ae0_0, 8;
    %ix/getv 3, v0x2881a60_0;
    %jmp/1 t_81, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2881de0, 0, 8;
t_81 ;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0x2881090_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_26.2, 6;
    %ix/getv 3, v0x2881a60_0;
    %load/av 8, v0x2881de0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2881d60_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/v 8, v0x2881010_0, 1;
    %jmp/0xz  T_26.4, 8;
    %load/v 8, v0x2881ca0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_26.6, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2881ca0_0, 0, 1;
    %load/v 8, v0x2881eb0_0, 32;
    %set/v v0x28819e0_0, 8, 16;
    %ix/getv 3, v0x28819e0_0;
    %load/av 8, v0x2881de0, 8;
    %set/v v0x2881d60_0, 8, 8;
    %set/v v0x2881240_0, 1, 1;
    %jmp T_26.7;
T_26.6 ;
    %load/v 8, v0x2881ca0_0, 1;
    %load/v 9, v0x28812c0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_26.8, 8;
    %load/v 8, v0x2881eb0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x2881eb0_0, 8, 32;
    %movi 8, 15, 32;
    %load/v 40, v0x2881eb0_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_26.10, 5;
    %set/v v0x2881eb0_0, 0, 32;
T_26.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2881ca0_0, 0, 0;
    %set/v v0x2881240_0, 0, 1;
T_26.8 ;
T_26.7 ;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %load/v 8, v0x2881110_0, 1;
    %jmp/0xz  T_26.12, 8;
    %load/v 8, v0x2881ca0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_26.14, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2881ca0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2881240_0, 0, 1;
    %load/v 8, v0x2881eb0_0, 32;
    %ix/load 0, 16, 0;
    %assign/v0 v0x28819e0_0, 0, 8;
    %jmp T_26.15;
T_26.14 ;
    %load/v 8, v0x2881ca0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_26.16, 4;
    %load/v 8, v0x2881eb0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x2881eb0_0, 8, 32;
    %movi 8, 15, 32;
    %load/v 40, v0x2881eb0_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_26.18, 5;
    %set/v v0x2881eb0_0, 0, 32;
T_26.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2881240_0, 0, 0;
    %load/v 8, v0x2881ae0_0, 8;
    %ix/getv 3, v0x28819e0_0;
    %jmp/1 t_82, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2881de0, 0, 8;
t_82 ;
    %vpi_call 6 62 "$display", "[IO]          clk: %0d, addr:%0d, value:%b", v0x2881c20_0, v0x28819e0_0, v0x2881ae0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2881ca0_0, 0, 0;
T_26.16 ;
T_26.15 ;
T_26.12 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x28809f0;
T_27 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x2881de0, 0, 8;
    %movi 8, 1, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x2881de0, 8, 8;
    %movi 8, 2, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x2881de0, 8, 8;
    %movi 8, 3, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0x2881de0, 8, 8;
    %movi 8, 4, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v0x2881de0, 8, 8;
    %movi 8, 5, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v0x2881de0, 8, 8;
    %movi 8, 6, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v0x2881de0, 8, 8;
    %movi 8, 7, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v0x2881de0, 8, 8;
    %movi 8, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v0x2881de0, 8, 8;
    %movi 8, 9, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 9, 0;
   %set/av v0x2881de0, 8, 8;
    %movi 8, 10, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v0x2881de0, 8, 8;
    %movi 8, 11, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v0x2881de0, 8, 8;
    %movi 8, 12, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v0x2881de0, 8, 8;
    %movi 8, 13, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v0x2881de0, 8, 8;
    %movi 8, 14, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 14, 0;
   %set/av v0x2881de0, 8, 8;
    %movi 8, 15, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 15, 0;
   %set/av v0x2881de0, 8, 8;
    %vpi_call 6 88 "$write", "[IO Init]     ";
    %set/v v0x2882010_0, 0, 32;
T_27.0 ;
    %load/v 8, v0x2882010_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_27.1, 5;
    %vpi_call 6 90 "$write", "%b, ", &A<v0x2881de0, v0x2882010_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2882010_0, 32;
    %set/v v0x2882010_0, 8, 32;
    %jmp T_27.0;
T_27.1 ;
    %vpi_call 6 92 "$write", "\012";
    %end;
    .thread T_27;
    .scope S_0x287c0b0;
T_28 ;
    %set/v v0x287c310_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_0x287c0b0;
T_29 ;
    %wait E_0x287c1a0;
    %load/v 8, v0x287c290_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_29.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_29.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_29.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_29.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_29.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_29.5, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_29.6, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_29.7, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_29.8, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_29.9, 6;
    %cmpi/u 8, 17, 4;
    %jmp/1 T_29.10, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287c310_0, 0, 0;
    %jmp T_29.12;
T_29.0 ;
    %load/v 8, v0x287c1f0_0, 32;
    %load/v 40, v0x287c3c0_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287c310_0, 0, 8;
    %jmp T_29.12;
T_29.1 ;
    %load/v 8, v0x287c1f0_0, 32;
    %load/v 40, v0x287c3c0_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287c310_0, 0, 8;
    %jmp T_29.12;
T_29.2 ;
    %load/v 8, v0x287c1f0_0, 32;
    %load/v 40, v0x287c3c0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287c310_0, 0, 8;
    %jmp T_29.12;
T_29.3 ;
    %load/v 8, v0x287c1f0_0, 32;
    %load/v 40, v0x287c3c0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287c310_0, 0, 8;
    %jmp T_29.12;
T_29.4 ;
    %load/v 8, v0x287c1f0_0, 32;
    %load/v 40, v0x287c3c0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_29.13, 8;
    %movi 9, 1, 32;
    %jmp/1  T_29.15, 8;
T_29.13 ; End of true expr.
    %jmp/0  T_29.14, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_29.15;
T_29.14 ;
    %mov 9, 0, 32; Return false value
T_29.15 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287c310_0, 0, 9;
    %jmp T_29.12;
T_29.5 ;
    %load/v 8, v0x287c1f0_0, 32;
    %load/v 40, v0x287c3c0_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287c310_0, 0, 8;
    %jmp T_29.12;
T_29.6 ;
    %load/v 8, v0x287c1f0_0, 32;
    %load/v 40, v0x287c3c0_0, 32;
    %xor 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287c310_0, 0, 8;
    %jmp T_29.12;
T_29.7 ;
    %load/v 8, v0x287c3c0_0, 32;
    %load/v 40, v0x287c790_0, 5;
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287c310_0, 0, 8;
    %jmp T_29.12;
T_29.8 ;
    %load/v 8, v0x287c3c0_0, 32;
    %load/v 40, v0x287c790_0, 5;
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287c310_0, 0, 8;
    %jmp T_29.12;
T_29.9 ;
    %load/v 8, v0x287c3c0_0, 32;
    %load/v 40, v0x287c790_0, 5;
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287c310_0, 0, 8;
    %jmp T_29.12;
T_29.10 ;
    %load/v 8, v0x287c3c0_0, 32;
    %ix/load 0, 16, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287c310_0, 0, 8;
    %jmp T_29.12;
T_29.12 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x287bd70;
T_30 ;
    %wait E_0x287be60;
    %load/v 8, v0x287beb0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_30.0, 4;
    %load/v 8, v0x287bf80_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 32, 8;
    %jmp/0xz  T_30.2, 4;
    %movi 8, 2, 4;
    %set/v v0x287c030_0, 8, 4;
    %jmp T_30.3;
T_30.2 ;
    %load/v 8, v0x287bf80_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 34, 8;
    %jmp/0xz  T_30.4, 4;
    %movi 8, 6, 4;
    %set/v v0x287c030_0, 8, 4;
    %jmp T_30.5;
T_30.4 ;
    %load/v 8, v0x287bf80_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 36, 8;
    %jmp/0xz  T_30.6, 4;
    %set/v v0x287c030_0, 0, 4;
    %jmp T_30.7;
T_30.6 ;
    %load/v 8, v0x287bf80_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 37, 8;
    %jmp/0xz  T_30.8, 4;
    %movi 8, 1, 4;
    %set/v v0x287c030_0, 8, 4;
    %jmp T_30.9;
T_30.8 ;
    %load/v 8, v0x287bf80_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 42, 8;
    %jmp/0xz  T_30.10, 4;
    %movi 8, 7, 4;
    %set/v v0x287c030_0, 8, 4;
    %jmp T_30.11;
T_30.10 ;
    %load/v 8, v0x287bf80_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 39, 8;
    %jmp/0xz  T_30.12, 4;
    %movi 8, 12, 4;
    %set/v v0x287c030_0, 8, 4;
    %jmp T_30.13;
T_30.12 ;
    %load/v 8, v0x287bf80_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 38, 8;
    %jmp/0xz  T_30.14, 4;
    %movi 8, 13, 4;
    %set/v v0x287c030_0, 8, 4;
    %jmp T_30.15;
T_30.14 ;
    %load/v 8, v0x287bf80_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_30.16, 4;
    %movi 8, 14, 4;
    %set/v v0x287c030_0, 8, 4;
    %jmp T_30.17;
T_30.16 ;
    %load/v 8, v0x287bf80_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 2, 7;
    %jmp/0xz  T_30.18, 4;
    %set/v v0x287c030_0, 1, 4;
    %jmp T_30.19;
T_30.18 ;
    %load/v 8, v0x287bf80_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 3, 7;
    %jmp/0xz  T_30.20, 4;
    %movi 8, 11, 4;
    %set/v v0x287c030_0, 8, 4;
    %jmp T_30.21;
T_30.20 ;
    %set/v v0x287c030_0, 0, 4;
T_30.21 ;
T_30.19 ;
T_30.17 ;
T_30.15 ;
T_30.13 ;
T_30.11 ;
T_30.9 ;
T_30.7 ;
T_30.5 ;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v0x287beb0_0, 4;
    %set/v v0x287c030_0, 8, 4;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x287b2a0;
T_31 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
    %end;
    .thread T_31;
    .scope S_0x287b2a0;
T_32 ;
    %wait E_0x2876b10;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_32.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 1;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %load/v 8, v0x287bba0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 8, 7;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 35, 8;
    %jmp/0xz  T_32.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 0;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 43, 8;
    %jmp/0xz  T_32.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 2;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
    %jmp T_32.5;
T_32.4 ;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 4, 7;
    %jmp/0xz  T_32.6, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 2;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
    %jmp T_32.7;
T_32.6 ;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 2, 7;
    %jmp/0xz  T_32.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 2;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
    %jmp T_32.9;
T_32.8 ;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 3, 7;
    %jmp/0xz  T_32.10, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b610_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
    %jmp T_32.11;
T_32.10 ;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 8, 7;
    %jmp/0xz  T_32.12, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 0;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
    %jmp T_32.13;
T_32.12 ;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 12, 7;
    %jmp/0xz  T_32.14, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
    %jmp T_32.15;
T_32.14 ;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 13, 7;
    %jmp/0xz  T_32.16, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 0;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
    %jmp T_32.17;
T_32.16 ;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 14, 7;
    %jmp/0xz  T_32.18, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 0;
    %movi 8, 13, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
    %jmp T_32.19;
T_32.18 ;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 10, 7;
    %jmp/0xz  T_32.20, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 0;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
    %jmp T_32.21;
T_32.20 ;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 32, 8;
    %jmp/0xz  T_32.22, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 0;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
    %jmp T_32.23;
T_32.22 ;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 15, 7;
    %jmp/0xz  T_32.24, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 0;
    %movi 8, 14, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
    %jmp T_32.25;
T_32.24 ;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 5, 7;
    %jmp/0xz  T_32.26, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 2;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
    %jmp T_32.27;
T_32.26 ;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 63, 8;
    %jmp/0xz  T_32.28, 4;
    %vpi_call 2 376 "$display", "Finished";
    %vpi_call 2 377 "$finish";
    %jmp T_32.29;
T_32.28 ;
    %load/v 8, v0x287b9f0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 62, 8;
    %jmp/0xz  T_32.30, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 1;
    %jmp T_32.31;
T_32.30 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287ba70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b8f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bb20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b6e0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x287b3d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287b610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287bcc0_0, 0, 0;
T_32.31 ;
T_32.29 ;
T_32.27 ;
T_32.25 ;
T_32.23 ;
T_32.21 ;
T_32.19 ;
T_32.17 ;
T_32.15 ;
T_32.13 ;
T_32.11 ;
T_32.9 ;
T_32.7 ;
T_32.5 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x287a9b0;
T_33 ;
    %set/v v0x287acf0_0, 0, 32;
    %end;
    .thread T_33;
    .scope S_0x287a9b0;
T_34 ;
    %set/v v0x287ad70_0, 0, 32;
T_34.0 ;
    %load/v 8, v0x287ad70_0, 32;
   %cmpi/s 8, 31, 32;
    %or 5, 4, 1;
    %jmp/0xz T_34.1, 5;
    %load/v 8, v0x287ad70_0, 32;
    %ix/getv/s 3, v0x287ad70_0;
   %jmp/1 t_83, 4;
   %ix/load 1, 0, 0;
   %set/av v0x287aaa0, 8, 32;
t_83 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x287ad70_0, 32;
    %set/v v0x287ad70_0, 8, 32;
    %jmp T_34.0;
T_34.1 ;
    %movi 8, 8191, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 31, 0;
   %set/av v0x287aaa0, 8, 32;
    %vpi_call 2 45 "$write", "[Reg Init]    ";
    %set/v v0x287ad70_0, 0, 32;
T_34.2 ;
    %load/v 8, v0x287ad70_0, 32;
   %cmpi/s 8, 31, 32;
    %or 5, 4, 1;
    %jmp/0xz T_34.3, 5;
    %vpi_call 2 47 "$write", "%b, ", &A<v0x287aaa0, v0x287ad70_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x287ad70_0, 32;
    %set/v v0x287ad70_0, 8, 32;
    %jmp T_34.2;
T_34.3 ;
    %vpi_call 2 49 "$write", "\012";
    %end;
    .thread T_34;
    .scope S_0x287a9b0;
T_35 ;
    %wait E_0x28762c0;
    %load/v 8, v0x287b080_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_35.0, 4;
    %load/v 8, v0x287b100_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %jmp/0xz  T_35.2, 4;
    %load/v 8, v0x287b180_0, 32;
    %ix/getv 3, v0x287b100_0;
   %jmp/1 t_84, 4;
   %ix/load 1, 0, 0;
   %set/av v0x287aaa0, 8, 32;
t_84 ;
    %vpi_call 2 60 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:%0d, regValue:%0d", v0x287acf0_0, v0x287a760_0, v0x287b100_0, v0x287b180_0;
    %jmp T_35.3;
T_35.2 ;
    %ix/getv 3, v0x287b100_0;
   %jmp/1 t_85, 4;
   %ix/load 1, 0, 0;
   %set/av v0x287aaa0, 0, 32;
t_85 ;
    %vpi_call 2 64 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:%0d, regValue:%b", v0x287acf0_0, v0x287a760_0, v0x287b100_0, 32'b00000000000000000000000000000000;
T_35.3 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x287a9b0;
T_36 ;
    %wait E_0x28762c0;
    %load/v 8, v0x287acf0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287acf0_0, 0, 8;
    %movi 8, 9999, 32;
    %load/v 40, v0x287acf0_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_36.0, 5;
    %vpi_call 2 72 "$finish";
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x2879660;
T_37 ;
    %set/v v0x287a450_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x2879660;
T_38 ;
    %vpi_func 2 102 "$fopen", 8, 32, "dataMem.txt", "r";
    %set/v v0x287a590_0, 8, 32;
    %vpi_call 2 103 "$readmemb", "dataMem.txt", v0x287a4d0, 1'sb0, 11'sb01111111111;
    %end;
    .thread T_38;
    .scope S_0x2879660;
T_39 ;
    %wait E_0x28762c0;
    %load/v 8, v0x287a840_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_39.0, 6;
    %load/v 8, v0x287a610_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x287a320_0;
    %jmp/1 t_86, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x287a4d0, 0, 8;
t_86 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_39.2, 4;
    %load/x1p 8, v0x287a610_0, 8;
    %jmp T_39.3;
T_39.2 ;
    %mov 8, 2, 8;
T_39.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v0x287a320_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_87, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x287a4d0, 0, 8;
t_87 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_39.4, 4;
    %load/x1p 8, v0x287a610_0, 8;
    %jmp T_39.5;
T_39.4 ;
    %mov 8, 2, 8;
T_39.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 16, v0x287a320_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_88, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x287a4d0, 0, 8;
t_88 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_39.6, 4;
    %load/x1p 8, v0x287a610_0, 8;
    %jmp T_39.7;
T_39.6 ;
    %mov 8, 2, 8;
T_39.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v0x287a320_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_89, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x287a4d0, 0, 8;
t_89 ;
    %vpi_call 2 112 "$display", "[Data Memory] clk: %0d, PC:%0d, memAdress:%0d, value:%b", v0x287a450_0, v0x2879410_0, v0x287a320_0, v0x287a610_0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x2879660;
T_40 ;
    %wait E_0x28762c0;
    %load/v 8, v0x287a450_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287a450_0, 0, 8;
    %jmp T_40;
    .thread T_40;
    .scope S_0x2878620;
T_41 ;
    %vpi_func 2 85 "$fopen", 8, 32, "instructionMem.txt", "r";
    %set/v v0x2879100_0, 8, 32;
    %vpi_call 2 86 "$readmemb", "../biteCode/verilogRunFile.txt", v0x28794b0, 1'sb0, 11'sb01111111111;
    %end;
    .thread T_41;
    .scope S_0x28761d0;
T_42 ;
    %set/v v0x2876490_0, 0, 32;
    %end;
    .thread T_42;
    .scope S_0x28761d0;
T_43 ;
    %wait E_0x28762c0;
    %load/v 8, v0x2876680_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_43.0, 4;
    %load/v 8, v0x2876530_0, 32;
    %cmpi/u 8, 1, 32;
    %jmp/0xz  T_43.2, 4;
    %vpi_call 2 11 "$display", "[syscall]     clk: %0d, PC:%0d, output:%0d", v0x2876490_0, v0x2876330_0, v0x28765e0_0;
T_43.2 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x28761d0;
T_44 ;
    %wait E_0x28762c0;
    %load/v 8, v0x2876490_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2876490_0, 0, 8;
    %jmp T_44;
    .thread T_44;
    .scope S_0x2875d00;
T_45 ;
    %set/v v0x287d340_0, 0, 32;
    %end;
    .thread T_45;
    .scope S_0x2875d00;
T_46 ;
    %set/v v0x287f230_0, 0, 32;
    %end;
    .thread T_46;
    .scope S_0x2875d00;
T_47 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2880730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28806b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287cdb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287cd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287d160_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287d060_0, 0, 0;
    %end;
    .thread T_47;
    .scope S_0x2875d00;
T_48 ;
    %wait E_0x2875470;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2880730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28806b0_0, 0, 0;
    %load/v 8, v0x287cc70_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_48.0, 4;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 49, 8;
    %jmp/0xz  T_48.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28806b0_0, 0, 1;
    %vpi_call 7 106 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_48.2 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 58, 8;
    %jmp/0xz  T_48.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2880730_0, 0, 1;
    %vpi_call 7 112 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_48.4 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 39, 8;
    %jmp/0xz  T_48.6, 4;
    %load/v 8, v0x287ffd0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %assign/v0 v0x287f2b0_0, 0, 8;
    %vpi_call 7 116 "$display", "[Bus]         clk: %0d, regValue:%0d", v0x287f230_0, &PV<v0x287ffd0_0, 0, 8>;
    %vpi_call 7 117 "$display", "[Bus]         clk: %0d, addr:%0d", v0x287f230_0, v0x287eee0_0;
    %vpi_call 7 118 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_48.6 ;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x2875d00;
T_49 ;
    %wait E_0x28762c0;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 38, 8;
    %jmp/0xz  T_49.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287f550_0, 0, 1;
    %vpi_call 7 127 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.0 ;
    %vpi_call 7 130 "$display", "AEN Processor : %0d clk: %0d", v0x287c830_0, v0x287f230_0;
    %load/v 8, v0x287cc70_0, 1;
    %jmp/0xz  T_49.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287cbd0_0, 0, 1;
T_49.2 ;
    %load/v 8, v0x287cc70_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_49.4, 4;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 37, 8;
    %jmp/0xz  T_49.6, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287f550_0, 0, 0;
T_49.6 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 60, 8;
    %jmp/0xz  T_49.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287d1e0_0, 0, 1;
    %vpi_call 7 140 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.8 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 61, 8;
    %jmp/0xz  T_49.10, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287d1e0_0, 0, 0;
    %vpi_call 7 144 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.10 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 59, 8;
    %jmp/0xz  T_49.12, 4;
    %load/v 8, v0x287f6c0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x287eee0_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_49.14, 4;
    %load/x1p 8, v0x287f8e0_0, 8;
    %jmp T_49.15;
T_49.14 ;
    %mov 8, 2, 8;
T_49.15 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %assign/v0 v0x287f2b0_0, 0, 8;
    %vpi_call 7 149 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.12 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 50, 8;
    %jmp/0xz  T_49.16, 4;
    %load/v 8, v0x287f6c0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x287eee0_0, 0, 8;
    %vpi_call 7 153 "$display", "op 50 imvalue : %0d", v0x287f6c0_0;
    %vpi_call 7 154 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.16 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 51, 8;
    %jmp/0xz  T_49.18, 4;
    %load/v 8, v0x287f8e0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %assign/v0 v0x287f2b0_0, 0, 8;
    %vpi_call 7 158 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.18 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 54, 8;
    %jmp/0xz  T_49.20, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2880400_0, 0, 1;
    %vpi_call 7 164 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.20 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 55, 8;
    %jmp/0xz  T_49.22, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2880400_0, 0, 0;
    %vpi_call 7 167 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.22 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 40, 8;
    %jmp/0xz  T_49.24, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287cdb0_0, 0, 1;
    %vpi_call 7 173 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.24 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 41, 8;
    %jmp/0xz  T_49.26, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287cd10_0, 0, 1;
    %vpi_call 7 177 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.26 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 42, 8;
    %jmp/0xz  T_49.28, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287d160_0, 0, 1;
    %vpi_call 7 181 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.28 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 48, 8;
    %jmp/0xz  T_49.30, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287d060_0, 0, 1;
    %vpi_call 7 184 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.30 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 44, 8;
    %jmp/0xz  T_49.32, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287cdb0_0, 0, 0;
    %vpi_call 7 187 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.32 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 45, 8;
    %jmp/0xz  T_49.34, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287cd10_0, 0, 0;
    %vpi_call 7 190 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.34 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 46, 8;
    %jmp/0xz  T_49.36, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287d160_0, 0, 0;
    %vpi_call 7 193 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.36 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 47, 8;
    %jmp/0xz  T_49.38, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287d060_0, 0, 0;
    %vpi_call 7 196 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.38 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 49, 8;
    %jmp/0xz  T_49.40, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28806b0_0, 0, 1;
    %vpi_call 7 200 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.40 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 58, 8;
    %jmp/0xz  T_49.42, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2880730_0, 0, 1;
    %jmp T_49.43;
T_49.42 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287cbd0_0, 0, 0;
T_49.43 ;
T_49.4 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 52, 8;
    %jmp/0xz  T_49.44, 4;
    %load/v 8, v0x287f8e0_0, 4; Only need 4 of 32 bits
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x287cb50_0, 0, 8;
    %vpi_call 7 211 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.44 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 56, 8;
    %jmp/0xz  T_49.46, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287cad0_0, 0, 1;
    %vpi_call 7 217 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.46 ;
    %load/v 8, v0x287d0e0_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 57, 8;
    %jmp/0xz  T_49.48, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x287cad0_0, 0, 0;
    %vpi_call 7 220 "$display", "[Reg File]    clk: %0d, PC:%0d, regNumber:0, regValue:00000000000000000000000000000000", v0x287f230_0, v0x287d340_0;
T_49.48 ;
    %load/v 8, v0x287f230_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287f230_0, 0, 8;
    %load/v 8, v0x287c8f0_0, 1;
    %jmp/0xz  T_49.50, 8;
    %vpi_call 7 225 "$display", "[branch]      clk: %0d, PC:%0d", v0x287f230_0, v0x287d340_0;
T_49.50 ;
    %load/v 8, v0x287c970_0, 1;
    %jmp/0xz  T_49.52, 8;
    %vpi_call 7 228 "$display", "[branch]      clk: %0d, PC:%0d", v0x287f230_0, v0x287d340_0;
T_49.52 ;
    %load/v 8, v0x287cf30_0, 1;
    %jmp/0xz  T_49.54, 8;
    %load/v 8, v0x287f960_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287d340_0, 0, 8;
    %vpi_call 7 232 "$display", "[branch]      clk: %0d, PC:%0d", v0x287f230_0, v0x287d340_0;
    %jmp T_49.55;
T_49.54 ;
    %load/v 8, v0x287c8f0_0, 1;
    %load/v 9, v0x2880970_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_49.56, 8;
    %load/v 8, v0x287f450_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287d340_0, 0, 8;
    %jmp T_49.57;
T_49.56 ;
    %load/v 8, v0x287c970_0, 1;
    %load/v 9, v0x2880970_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_49.58, 8;
    %load/v 8, v0x287f450_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287d340_0, 0, 8;
    %jmp T_49.59;
T_49.58 ;
    %load/v 8, v0x287ceb0_0, 1;
    %jmp/0xz  T_49.60, 8;
    %load/v 8, v0x287f960_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287d340_0, 0, 8;
    %jmp T_49.61;
T_49.60 ;
    %load/v 8, v0x287cfb0_0, 1;
    %jmp/0xz  T_49.62, 8;
    %load/v 8, v0x287ffd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287d340_0, 0, 8;
    %vpi_call 7 245 "$display", "[branch]      clk: %0d, PC:%0d", v0x287f230_0, v0x287d340_0;
    %jmp T_49.63;
T_49.62 ;
    %load/v 8, v0x287d340_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x287d340_0, 0, 8;
T_49.63 ;
T_49.61 ;
T_49.59 ;
T_49.57 ;
T_49.55 ;
    %load/v 8, v0x287cb50_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %jmp/0xz  T_49.64, 4;
    %load/v 8, v0x287ca20_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_49.66, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x287cb50_0, 0, 0;
T_49.66 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_49.68, 4;
    %load/x1p 8, v0x287ca20_0, 1;
    %jmp T_49.69;
T_49.68 ;
    %mov 8, 2, 1;
T_49.69 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_49.70, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x287cb50_0, 0, 0;
T_49.70 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_49.72, 4;
    %load/x1p 8, v0x287ca20_0, 1;
    %jmp T_49.73;
T_49.72 ;
    %mov 8, 2, 1;
T_49.73 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_49.74, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 2, 0;
    %assign/v0/x1 v0x287cb50_0, 0, 0;
T_49.74 ;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_49.76, 4;
    %load/x1p 8, v0x287ca20_0, 1;
    %jmp T_49.77;
T_49.76 ;
    %mov 8, 2, 1;
T_49.77 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_49.78, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 3, 0;
    %assign/v0/x1 v0x287cb50_0, 0, 0;
T_49.78 ;
T_49.64 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x279fa00;
T_50 ;
    %set/v v0x2887760_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x279fa00;
T_51 ;
    %delay 5, 0;
    %load/v 8, v0x2887760_0, 1;
    %inv 8, 1;
    %set/v v0x2887760_0, 8, 1;
    %jmp T_51;
    .thread T_51;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./mips-1.v";
    "tb.v";
    "./dma.v";
    "./ram.v";
    "./io.v";
    "./processor.v";
