# TDT4160 - Computer Architecture Compendium

A comprehensive study resource for **Computer Organization and Design**, modeling all key concepts through code. If you understand this project, you understand the course.

## ğŸ¯ Purpose

This project is designed as a **learning compendium** for TDT4160 at NTNU. Every concept from the course is implemented in code with extensive documentation explaining the *why* behind each design decision.

**Philosophy**: Code is the best documentation. Each class represents a hardware component or concept, with Javadoc explaining how it maps to real computer architecture.

## ğŸ“š Learning Goals

See **[LEARNING_GOALS.md](LEARNING_GOALS.md)** for the complete course objectives.

This project covers **all** topics:

| Topic | Package/Module | Key Classes |
|-------|----------------|-------------|
| **T1: Performance** | `theory/` | `Performance.java` - Iron Law, Amdahl's Law, AMAT |
| **T2: Instruction Set** | `instruction/`, `theory/` | `Instruction.java`, `CallingConvention.java`, `NumberSystems.java` |
| **T3: Single-cycle CPU** | `processor/`, `theory/` | `SingleCycleProcessor.java`, `DigitalLogic.java` |
| **T4: Multi-cycle CPU** | `processor/` | `MultiCycleProcessor.java` (FSM control) |
| **T5: Pipeline CPU** | `processor/`, `pipeline/` | `PipelineProcessor.java`, `HazardUnit.java`, `ExceptionHandler.java` |
| **T6: Memory System** | `memory/` | `Cache.java`, `TLB.java`, `VirtualMemory.java`, `PageTable.java` |
| **T7: Parallel Computing** | `theory/` | `ParallelComputing.java` - Flynn, Roofline, coherence |

## ğŸ—ï¸ Project Structure

```
TDT4160/
â”œâ”€â”€ src/                          # Main Java source (the core compendium)
â”‚   â””â”€â”€ computerdesign/
â”‚       â”œâ”€â”€ alu/                  # Arithmetic Logic Unit
â”‚       â”‚   â””â”€â”€ ALU.java          # T3.3: ALU operations, flags
â”‚       â”‚
â”‚       â”œâ”€â”€ control/              # Control Unit
â”‚       â”‚   â””â”€â”€ ControlUnit.java  # T3.1: Control signals, truth tables
â”‚       â”‚
â”‚       â”œâ”€â”€ instruction/          # RISC-V Instructions
â”‚       â”‚   â”œâ”€â”€ Instruction.java  # T2.1: All 6 formats, 3 design principles
â”‚       â”‚   â””â”€â”€ InstructionDecoder.java
â”‚       â”‚
â”‚       â”œâ”€â”€ memory/               # Memory Hierarchy
â”‚       â”‚   â”œâ”€â”€ MemoryUnit.java   # Interface for all memory
â”‚       â”‚   â”œâ”€â”€ Register.java     # Fastest: 0 cycles
â”‚       â”‚   â”œâ”€â”€ RegisterFile.java # T2.3: ABI, calling conventions
â”‚       â”‚   â”œâ”€â”€ Cache.java        # T6.1: Set-associative, AMAT, write policies
â”‚       â”‚   â”œâ”€â”€ TLB.java          # T6.3: Translation Lookaside Buffer
â”‚       â”‚   â”œâ”€â”€ MainMemory.java   # Physical RAM, frame management
â”‚       â”‚   â”œâ”€â”€ PageTable.java    # T6.3: Virtualâ†’Physical mapping
â”‚       â”‚   â””â”€â”€ VirtualMemory.java# T6.3: Process address space
â”‚       â”‚
â”‚       â”œâ”€â”€ processor/            # CPU Implementations
â”‚       â”‚   â”œâ”€â”€ Processor.java    # Interface: fetch-decode-execute
â”‚       â”‚   â”œâ”€â”€ SingleCycleProcessor.java  # T3.1: CPI=1, long cycle
â”‚       â”‚   â”œâ”€â”€ MultiCycleProcessor.java   # T4.1: FSM control
â”‚       â”‚   â”œâ”€â”€ PipelineProcessor.java     # T5.1: 5-stage, hazards
â”‚       â”‚   â””â”€â”€ ExceptionHandler.java      # T5.2: Precise exceptions
â”‚       â”‚
â”‚       â”œâ”€â”€ pipeline/             # Pipeline Components
â”‚       â”‚   â”œâ”€â”€ PipelineRegister.java  # IF/ID, ID/EX, EX/MEM, MEM/WB
â”‚       â”‚   â””â”€â”€ HazardUnit.java        # T5.1: Forwarding, stalling
â”‚       â”‚
â”‚       â”œâ”€â”€ os/                   # Operating System Concepts
â”‚       â”‚   â”œâ”€â”€ Process.java      # PCB, states, virtual memory
â”‚       â”‚   â”œâ”€â”€ ProcessThread.java# Thread vs process
â”‚       â”‚   â””â”€â”€ Scheduler.java    # Round-robin, priority
â”‚       â”‚
â”‚       â”œâ”€â”€ theory/               # Theoretical Foundations
â”‚       â”‚   â”œâ”€â”€ Performance.java       # T1.3: Iron Law, Amdahl's, power
â”‚       â”‚   â”œâ”€â”€ NumberSystems.java     # T2.2: Binary, hex, 2's complement
â”‚       â”‚   â”œâ”€â”€ DigitalLogic.java      # T3.2/T4.2: Gates, latches, FSM
â”‚       â”‚   â”œâ”€â”€ CallingConvention.java # T2.3: Stack, ABI, addressing
â”‚       â”‚   â””â”€â”€ ParallelComputing.java # T7: Flynn, Roofline, coherence
â”‚       â”‚
â”‚       â””â”€â”€ Main.java             # Run all demonstrations
â”‚
â”œâ”€â”€ out/                          # Compiled classes
â”‚
â”œâ”€â”€ examples/                     # Practical demos in various languages
â”‚   â”œâ”€â”€ benchmark_demo/           # Cache & parallelism benchmarks (Python)
â”‚   â”œâ”€â”€ memory_demo/              # Page faults, page sizes (C)
â”‚   â”œâ”€â”€ overflow_demo/            # Integer overflow comparison (C/Java/Python/Rust)
â”‚   â””â”€â”€ thread_demo/              # Thread creation limits (C/Python)
â”‚
â”œâ”€â”€ LEARNING_GOALS.md             # Official course objectives
â””â”€â”€ README.md                     # This file
```

## ğŸš€ Quick Start

### Run the Main Demonstration

```bash
# Compile
cd TDT4160
javac -d out src/computerdesign/**/*.java

# Run all demonstrations
java -cp out computerdesign.Main

# Or run a specific topic
java -cp out computerdesign.Main performance
java -cp out computerdesign.Main parallel
java -cp out computerdesign.Main memory
```

### Available Demo Topics

```
performance  - Iron Law, Amdahl's Law, AMAT calculations
numbers      - Binary, hex, 2's complement, floating point
logic        - Gates, truth tables, latches, flip-flops
memory       - Cache hierarchy, hit rates, locality
tlb          - Translation Lookaside Buffer
alu          - Arithmetic and logical operations
instructions - RISC-V encoding, formats, disassembly
calling      - Calling conventions, stack, memory layout
processors   - Single-cycle vs multi-cycle vs pipeline
exceptions   - Exception handling in pipeline
virtual      - Virtual memory, page tables, isolation
parallel     - Flynn's taxonomy, Roofline model, coherence
threads      - Processes, threads, scheduling
```

## ğŸ”‘ Key Concepts by Topic

### T1: Performance

```
CPU Time = Instructions Ã— CPI Ã— Clock Period
         = Instructions Ã— CPI / Clock Frequency

AMAT = Hit Time + Miss Rate Ã— Miss Penalty

Amdahl's Speedup = 1 / ((1-f) + f/S)
```

See `src/computerdesign/theory/Performance.java`

### T2: Instructions

**Three Design Principles (Patterson & Hennessy):**
1. Simplicity favours regularity
2. Smaller is faster
3. Good design demands good compromises

See `src/computerdesign/instruction/Instruction.java`

### T3/T4/T5: Processor Architectures

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Single-Cycle: CPI=1, but clock = slowest instruction        â”‚
â”‚ Multi-Cycle:  CPI varies, faster clock, FSM control         â”‚
â”‚ Pipeline:     CPIâ†’1, fast clock, hazard handling needed     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### T6: Memory System

```
Registers â†’ L1 Cache â†’ L2 Cache â†’ Main Memory â†’ Disk
  0 cyc       1-4 cyc    10-20 cyc   100+ cyc    millions
```

**Virtual Memory**: Physical memory is HARDWARE state (shared), page tables are PROCESS state (per-process).

### T7: Parallel Computing

**Flynn's Taxonomy:**
- SISD: Traditional uniprocessor
- SIMD: Vector/GPU (one instruction, multiple data)
- MIMD: Multicore (multiple instructions, multiple data)

## ğŸ“ Examples Directory

Additional practical demonstrations in various languages:

### `examples/overflow_demo/`
Integer overflow behavior across languages:
- **C**: Silent wrapping
- **Python**: Arbitrary precision (no overflow!)
- **Java**: Silent wrapping
- **Rust**: Panic in debug, wrap in release

### `examples/memory_demo/`
Low-level memory experiments:
- Page size detection
- Page fault benchmarking
- Memory access patterns

### `examples/benchmark_demo/`
Performance measurement:
- Cache performance testing
- Parallelism benchmarks

### `examples/thread_demo/`
Threading limits and behavior across platforms.

## ğŸ“ Study Tips

1. **Read the Javadoc** - Every class has extensive documentation with ASCII diagrams
2. **Run the demos** - See concepts in action with `java -cp out computerdesign.Main`
3. **Trace the code** - Follow instruction execution through the processors
4. **Modify and experiment** - Change cache sizes, add hazards, etc.

## ğŸ“– References

- Patterson & Hennessy, *Computer Organization and Design: RISC-V Edition*
- RISC-V Specification: https://riscv.org/specifications/

## License

Educational use for TDT4160 at NTNU.
