# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:05:22 on Sep 15,2025
# vlog -reportprogress 300 -f rtl.f "+cover" -covercells 
# -- Compiling module design_sfr
# 
# Top level modules:
# 	design_sfr
# End time: 12:05:22 on Sep 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:05:22 on Sep 15,2025
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) package.sv(3): Using implicit +incdir+C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Compiling interface inf
# ** Warning: ** while parsing file included at tb.sv(3)
# ** at interface/inf.sv(1): (vlog-2275) Existing interface 'inf' at line 1 will be overwritten.
# -- Compiling package tb_sv_unit
# -- Importing package pkg
# -- Compiling interface inf
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 12:05:22 on Sep 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 12:05:23 on Sep 15,2025
# vopt -reportprogress 300 tb_top -o top_optimized "+acc" "+cover=bcefsx" 
# 
# Top level modules:
# 	tb_top
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module tb_top
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module design_sfr
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# Incremental compilation check found no design-units have changed.
# Optimized design name is top_optimized
# End time: 12:05:23 on Sep 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# reg_test
# vsim top_optimized -coverage -voptargs="+acc" -solvefaildebug=2 -debugDB "+UVM_TESTNAME=reg_test" 
# Start time: 12:05:23 on Sep 15,2025
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pkg(fast)
# Loading work.tb_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.inf(fast__1)
# Loading work.design_sfr(fast)
# Loading C:/questasim64_2024.1/uvm-1.1d\win64\uvm_dpi.dll
# ** Error (suppressible): (vsim-8451) env/driver.sv(2): Virtual interface resolution cannot find a matching instance for 'virtual sfr_if'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: env/driver.sv Line: 21
# ** Error (suppressible): (vsim-8451) env/driver.sv(2): Virtual interface resolution cannot find a matching instance for 'virtual sfr_if'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: env/driver.sv Line: 22
# ** Error (suppressible): (vsim-8451) env/driver.sv(2): Virtual interface resolution cannot find a matching instance for 'virtual sfr_if'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: env/driver.sv Line: 23
# ** Error (suppressible): (vsim-8451) env/driver.sv(2): Virtual interface resolution cannot find a matching instance for 'virtual sfr_if'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: env/driver.sv Line: 26
# ** Error (suppressible): (vsim-8451) env/driver.sv(2): Virtual interface resolution cannot find a matching instance for 'virtual sfr_if'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: env/driver.sv Line: 28
# ** Error (suppressible): (vsim-8451) env/driver.sv(2): Virtual interface resolution cannot find a matching instance for 'virtual sfr_if'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: env/driver.sv Line: 29
# ** Error (suppressible): (vsim-8451) env/driver.sv(2): Virtual interface resolution cannot find a matching instance for 'virtual sfr_if'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: env/driver.sv Line: 33
# ** Error (suppressible): (vsim-8451) env/driver.sv(2): Virtual interface resolution cannot find a matching instance for 'virtual sfr_if'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: env/driver.sv Line: 34
# ** Error (suppressible): (vsim-8451) env/driver.sv(2): Virtual interface resolution cannot find a matching instance for 'virtual sfr_if'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: env/driver.sv Line: 36
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 27
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:06:14 on Sep 15,2025
# vlog -reportprogress 300 -f rtl.f "+cover" -covercells 
# -- Compiling module design_sfr
# 
# Top level modules:
# 	design_sfr
# End time: 12:06:14 on Sep 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:06:14 on Sep 15,2025
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) package.sv(3): Using implicit +incdir+C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface sfr_if
# -- Compiling interface sfr_if
# ** Warning: ** while parsing file included at tb.sv(3)
# ** at interface/inf.sv(1): (vlog-2275) Existing interface 'sfr_if' at line 1 will be overwritten.
# -- Compiling package tb_sv_unit
# -- Importing package pkg
# -- Compiling interface sfr_if
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 12:06:15 on Sep 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 12:06:15 on Sep 15,2025
# vopt -reportprogress 300 tb_top -o top_optimized "+acc" "+cover=bcefsx" 
# 
# Top level modules:
# 	tb_top
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module tb_top
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface sfr_if
# -- Loading module design_sfr
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# Incremental compilation check found 1 design-unit (out of 8) may be reused.
# Optimizing 7 design-units (inlining 0/3 module instances):
# ** Error: (vopt-31) Unable to unlink file "D:/repos/RAL/dv/work/top_optimized/_data/exemptc8zjdi".
# Permission denied. (errno = EACCES)
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package pkg(fast)
# -- Optimizing package tb_sv_unit(fast)
# -- Optimizing module tb_top(fast)
# -- Optimizing interface sfr_if(fast__2)
# -- Optimizing interface sfr_if(fast)
# ** Warning: (vopt-31) Unable to unlink file "D:/repos/RAL/dv/work/top_optimized/_data/exemptc8zjdi".
# Access is denied. (GetLastError() = 5)
# ** Warning: (vopt-133) Unable to remove directory "D:/repos/RAL/dv/work/top_optimized/_data".
# ** Warning: (vopt-133) Unable to remove directory "D:/repos/RAL/dv/work/top_optimized".
# The directory is not empty. (GetLastError() = 145)
# End time: 12:06:17 on Sep 15,2025, Elapsed time: 0:00:02
# Errors: 1, Warnings: 5
# ** Error: C:/questasim64_2024.1/win64/vopt failed.
# Error in macro ./run.do line 9
# Return status = 2
#     (procedure "compile" line 1)
#     invoked from within
# "compile NoFilter vopt tb_top -o top_optimized +acc +cover=bcefsx"
#     ("eval" body line 1)
#     invoked from within
# "eval compile NoFilter vopt $flow $args"
#     (procedure "vopt" line 24)
#     invoked from within
# "vopt tb_top -o top_optimized +acc +cover=bcefsx"
quit -sim
# End time: 12:06:27 on Sep 15,2025, Elapsed time: 0:01:04
# Errors: 10, Warnings: 0
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:06:29 on Sep 15,2025
# vlog -reportprogress 300 -f rtl.f "+cover" -covercells 
# -- Compiling module design_sfr
# 
# Top level modules:
# 	design_sfr
# End time: 12:06:29 on Sep 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:06:29 on Sep 15,2025
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) package.sv(3): Using implicit +incdir+C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface sfr_if
# -- Compiling interface sfr_if
# ** Warning: ** while parsing file included at tb.sv(3)
# ** at interface/inf.sv(1): (vlog-2275) Existing interface 'sfr_if' at line 1 will be overwritten.
# -- Compiling package tb_sv_unit
# -- Importing package pkg
# -- Compiling interface sfr_if
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 12:06:30 on Sep 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 12:06:30 on Sep 15,2025
# vopt -reportprogress 300 tb_top -o top_optimized "+acc" "+cover=bcefsx" 
# 
# Top level modules:
# 	tb_top
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module tb_top
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface sfr_if
# -- Loading module design_sfr
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# Optimizing 8 design-units (inlining 0/3 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package pkg(fast)
# -- Optimizing package tb_sv_unit(fast)
# -- Optimizing module design_sfr(fast)
# -- Optimizing module tb_top(fast)
# -- Optimizing interface sfr_if(fast__2)
# -- Optimizing interface sfr_if(fast)
# Optimized design name is top_optimized
# End time: 12:06:32 on Sep 15,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
# reg_test
# vsim top_optimized -coverage -voptargs="+acc" -solvefaildebug=2 -debugDB "+UVM_TESTNAME=reg_test" 
# Start time: 12:06:32 on Sep 15,2025
# Loading sv_std.std
# Loading work.sfr_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pkg(fast)
# Loading work.tb_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.sfr_if(fast__2)
# Loading work.design_sfr(fast)
# Loading C:/questasim64_2024.1/uvm-1.1d\win64\uvm_dpi.dll
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# It appears vopt was not run with -debugdb option on this design.
# Advanced Causality and Schematic debug features will not be available.
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reg_test...
# include_coverage not located
#   did you mean recording_detail?
# include_coverage not located
#   did you mean recording_detail?
# include_coverage not located
#   did you mean recording_detail?
# --------------------------------------------------------------------------------
# Name                 Type              Size  Value                              
# --------------------------------------------------------------------------------
# reg_model            RegModel_SFR      -     @494                               
#   mod_reg            module_reg        -     @497                               
#     intr_msk_reg     ral_intr_msk_reg  -     @517                               
#       w_axi_err_msk  uvm_reg_field     ...    RW intr_msk_reg[0:0]=1'h1         
#       r_axi_err_msk  uvm_reg_field     ...    RW intr_msk_reg[1:1]=1'h0         
#       err_msk        uvm_reg_field     ...    RW intr_msk_reg[31:2]=30'h00000000
#     intr_sts_reg     ral_intr_sts_reg  -     @511                               
#       w_axi_err      uvm_reg_field     ...    W1C intr_sts_reg[0:0]=1'h0        
#       r_axi_err      uvm_reg_field     ...    W1C intr_sts_reg[1:1]=1'h0        
#       misc_err       uvm_reg_field     ...    RW intr_sts_reg[31:2]=30'h00000000
#     control_reg      ral_control_reg   -     @504                               
#       mod_en         uvm_reg_field     ...    RW control_reg[0:0]=1'h1          
#       dbg_en         uvm_reg_field     ...    RW control_reg[1:1]=1'h0          
#       parity_en      uvm_reg_field     ...    RW control_reg[2:2]=1'h1          
#       ctrl_en        uvm_reg_field     ...    RW control_reg[31:3]=29'h00000000 
#     uvm_reg_map      uvm_reg_map       -     @522                               
#       endian                           ...   UVM_LITTLE_ENDIAN                  
#       intr_msk_reg   ral_intr_msk_reg  ...   @517 +'h8                          
#       intr_sts_reg   ral_intr_sts_reg  ...   @511 +'h4                          
#       control_reg    ral_control_reg   ...   @504 +'h0                          
#   axi_map            uvm_reg_map       -     @496                               
#     endian                             ...   UVM_LITTLE_ENDIAN                  
#     uvm_reg_map      uvm_reg_map       -     @522                               
#       endian                           ...   UVM_LITTLE_ENDIAN                  
#       intr_msk_reg   ral_intr_msk_reg  ...   @517 +'h8                          
#       intr_sts_reg   ral_intr_sts_reg  ...   @511 +'h4                          
#       control_reg    ral_control_reg   ...   @504 +'h0                          
# --------------------------------------------------------------------------------
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               reg_test                -     @472 
#   env_o                    env                     -     @479 
#     agt                    agent                   -     @486 
#       drv                  driver                  -     @529 
#         rsp_port           uvm_analysis_port       -     @544 
#         seq_item_port      uvm_seq_item_pull_port  -     @536 
#       mon                  monitor                 -     @661 
#         item_collect_port  uvm_analysis_port       -     @668 
#       seqr                 seqcr                   -     @552 
#         rsp_export         uvm_analysis_export     -     @559 
#         seq_item_export    uvm_seq_item_pull_imp   -     @653 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
# --------------------------------------------------------------
# 
# UVM_INFO sequences/base_seq.sv(27) @ 0: uvm_test_top.env_o.agt.seqr@@rseq [reg_seq] Reg seq: Inside Body
# UVM_INFO ral2axi_adapter.sv(14) @ 0: reporter [reg_axi_adapter] reg2bus: addr = 0, data = 12341234, rd_or_wr = 0
# UVM_INFO env/driver.sv(37) @ 6: uvm_test_top.env_o.agt.drv [driver] waddr = 0, wdata = 12341234
# UVM_INFO ral2axi_adapter.sv(14) @ 6: reporter [reg_axi_adapter] reg2bus: addr = 0, data = 0, rd_or_wr = 1
# UVM_INFO env/driver.sv(30) @ 14: uvm_test_top.env_o.agt.drv [driver] raddr = 0, rdata = 12341234
# UVM_INFO ral2axi_adapter.sv(14) @ 14: reporter [reg_axi_adapter] reg2bus: addr = 8, data = 55555555, rd_or_wr = 0
# UVM_INFO env/driver.sv(37) @ 22: uvm_test_top.env_o.agt.drv [driver] waddr = 8, wdata = 55555555
# UVM_INFO ral2axi_adapter.sv(14) @ 22: reporter [reg_axi_adapter] reg2bus: addr = 8, data = 0, rd_or_wr = 1
# UVM_INFO env/driver.sv(30) @ 30: uvm_test_top.env_o.agt.drv [driver] raddr = 8, rdata = 55555555
# UVM_INFO tests/base_test.sv(18) @ 30: uvm_test_top [reg_test] End of testcase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 30: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   15
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [driver]     4
# [reg_axi_adapter]     4
# [reg_seq]     1
# [reg_test]     1
# ** Note: $finish    : C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 30 ns  Iteration: 62  Instance: /tb_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# couldn't load library "C:/questasim64_2024.1/win64/ScintillaTk/ScintillaTk114.dll": this library or a dependent library could not be found in library path
# list element in quotes followed by ":" instead of space
# End time: 23:55:33 on Sep 15,2025, Elapsed time: 11:49:01
# Errors: 0, Warnings: 0
