Fitter report for Top_module
Tue May 21 17:22:30 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. PLL Summary
 17. PLL Usage
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue May 21 17:22:30 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Top_module                                  ;
; Top-level Entity Name              ; Top_module                                  ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 7,942 / 114,480 ( 7 % )                     ;
;     Total combinational functions  ; 5,825 / 114,480 ( 5 % )                     ;
;     Dedicated logic registers      ; 5,782 / 114,480 ( 5 % )                     ;
; Total registers                    ; 5782                                        ;
; Total pins                         ; 5 / 529 ( < 1 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 6 / 532 ( 1 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE115F29C7                         ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 11638 ) ; 0.00 % ( 0 / 11638 )       ; 0.00 % ( 0 / 11638 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 11638 ) ; 0.00 % ( 0 / 11638 )       ; 0.00 % ( 0 / 11638 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 11625 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/output_files/Top_module.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 7,942 / 114,480 ( 7 % ) ;
;     -- Combinational with no register       ; 2160                    ;
;     -- Register only                        ; 2117                    ;
;     -- Combinational with a register        ; 3665                    ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 4912                    ;
;     -- 3 input functions                    ; 698                     ;
;     -- <=2 input functions                  ; 215                     ;
;     -- Register only                        ; 2117                    ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 5678                    ;
;     -- arithmetic mode                      ; 147                     ;
;                                             ;                         ;
; Total registers*                            ; 5,782 / 117,053 ( 5 % ) ;
;     -- Dedicated logic registers            ; 5,782 / 114,480 ( 5 % ) ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )       ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 564 / 7,155 ( 8 % )     ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 5 / 529 ( < 1 % )       ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; M9Ks                                        ; 0 / 432 ( 0 % )         ;
; Total block memory bits                     ; 0 / 3,981,312 ( 0 % )   ;
; Total block memory implementation bits      ; 0 / 3,981,312 ( 0 % )   ;
; Embedded Multiplier 9-bit elements          ; 6 / 532 ( 1 % )         ;
; PLLs                                        ; 1 / 4 ( 25 % )          ;
; Global signals                              ; 3                       ;
;     -- Global clocks                        ; 3 / 20 ( 15 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 3.4% / 3.2% / 3.6%      ;
; Peak interconnect usage (total/H/V)         ; 49.1% / 46.2% / 53.2%   ;
; Maximum fan-out                             ; 5704                    ;
; Highest non-global fan-out                  ; 1501                    ;
; Total fan-out                               ; 42544                   ;
; Average fan-out                             ; 3.11                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 7942 / 114480 ( 7 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 2160                  ; 0                              ;
;     -- Register only                        ; 2117                  ; 0                              ;
;     -- Combinational with a register        ; 3665                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 4912                  ; 0                              ;
;     -- 3 input functions                    ; 698                   ; 0                              ;
;     -- <=2 input functions                  ; 215                   ; 0                              ;
;     -- Register only                        ; 2117                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 5678                  ; 0                              ;
;     -- arithmetic mode                      ; 147                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 5782                  ; 0                              ;
;     -- Dedicated logic registers            ; 5782 / 114480 ( 5 % ) ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 564 / 7155 ( 8 % )    ; 0 / 7155 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 5                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 532 ( 1 % )       ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; Clock control block                         ; 1 / 24 ( 4 % )        ; 2 / 24 ( 8 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 78                    ; 1                              ;
;     -- Registered Input Connections         ; 78                    ; 0                              ;
;     -- Output Connections                   ; 1                     ; 78                             ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 42641                 ; 87                             ;
;     -- Registered Connections               ; 18449                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 79                             ;
;     -- hard_block:auto_generated_inst       ; 79                    ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 4                     ; 1                              ;
;     -- Output Ports                         ; 1                     ; 2                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; W_UART      ; AC28  ; 5        ; 115          ; 14           ; 0            ; 65                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; clk         ; Y2    ; 2        ; 0            ; 36           ; 14           ; 5705                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; i_Rx_Serial ; G12   ; 8        ; 27           ; 73           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rst         ; AB28  ; 5        ; 115          ; 17           ; 0            ; 1501                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; uart_tx ; G9    ; 8        ; 13           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; R8       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 4 / 56 ( 7 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 63 ( 2 % ) ; 2.5V          ; --           ;
; 3        ; 0 / 73 ( 0 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 71 ( 0 % ) ; 2.5V          ; --           ;
; 5        ; 2 / 65 ( 3 % ) ; 2.5V          ; --           ;
; 6        ; 1 / 58 ( 2 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 72 ( 0 % ) ; 2.5V          ; --           ;
; 8        ; 2 / 71 ( 3 % ) ; 2.5V          ; --           ;
+----------+----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB27     ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 295        ; 5        ; rst                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC27     ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC28     ; 289        ; 5        ; W_UART                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E19      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E22      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E25      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F19      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; uart_tx                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; i_Rx_Serial                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G18      ; 452        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G20      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G21      ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G22      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H17      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J16      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J17      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L26      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M24      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 61         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ; 58         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P8       ; 60         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 321        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                        ;
+-------------------------------+--------------------------------------------------------------------+
; Name                          ; PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------+
; SDC pin name                  ; PLL11|altpll_component|auto_generated|pll1                         ;
; PLL mode                      ; Normal                                                             ;
; Compensate clock              ; clock0                                                             ;
; Compensated input/output pins ; --                                                                 ;
; Switchover type               ; --                                                                 ;
; Input frequency 0             ; 50.0 MHz                                                           ;
; Input frequency 1             ; --                                                                 ;
; Nominal PFD frequency         ; 10.0 MHz                                                           ;
; Nominal VCO frequency         ; 360.0 MHz                                                          ;
; VCO post scale K counter      ; 2                                                                  ;
; VCO frequency control         ; Auto                                                               ;
; VCO phase shift step          ; 347 ps                                                             ;
; VCO multiply                  ; --                                                                 ;
; VCO divide                    ; --                                                                 ;
; Freq min lock                 ; 49.0 MHz                                                           ;
; Freq max lock                 ; 90.31 MHz                                                          ;
; M VCO Tap                     ; 0                                                                  ;
; M Initial                     ; 1                                                                  ;
; M value                       ; 36                                                                 ;
; N value                       ; 5                                                                  ;
; Charge pump current           ; setting 1                                                          ;
; Loop filter resistance        ; setting 24                                                         ;
; Loop filter capacitance       ; setting 0                                                          ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                 ;
; Bandwidth type                ; Medium                                                             ;
; Real time reconfigurable      ; Off                                                                ;
; Scan chain MIF file           ; --                                                                 ;
; Preserve PLL counter order    ; Off                                                                ;
; PLL location                  ; PLL_1                                                              ;
; Inclk0 signal                 ; clk                                                                ;
; Inclk1 signal                 ; --                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                      ;
; Inclk1 signal type            ; --                                                                 ;
+-------------------------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------+--------------+------+-------+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                                      ; Output Clock ; Mult ; Div   ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+-------------------------------------------------------------------------------------------+--------------+------+-------+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 1    ; 10    ; 5.0 MHz          ; 0 (0 ps)    ; 0.63 (347 ps)    ; 50/50      ; C0      ; 72            ; 36/36 Even ; --            ; 1       ; 0       ; PLL11|altpll_component|auto_generated|pll1|clk[0] ;
; PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[1]            ; clock1       ; 36   ; 15625 ; 0.12 MHz         ; 0 (0 ps)    ; 0.36 (347 ps)    ; 50/50      ; C2      ; 125           ; 63/62 Odd  ; C1            ; 1       ; 0       ; PLL11|altpll_component|auto_generated|pll1|clk[1] ;
; PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[1]~cascade_in ; --           ; --   ; --    ; --               ; --          ; --               ; --         ; C1      ; 25            ; 12/13 Odd  ; --            ; 1       ; 0       ;                                                   ;
+-------------------------------------------------------------------------------------------+--------------+------+-------+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; uart_tx     ; Incomplete set of assignments ;
; clk         ; Incomplete set of assignments ;
; rst         ; Incomplete set of assignments ;
; W_UART      ; Incomplete set of assignments ;
; i_Rx_Serial ; Incomplete set of assignments ;
+-------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node            ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                       ; Entity Name           ; Library Name ;
+---------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------+-----------------------+--------------+
; |Top_module                           ; 7942 (0)    ; 5782 (0)                  ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 5    ; 0            ; 2160 (0)     ; 2117 (0)          ; 3665 (0)         ; |Top_module                                                                               ; Top_module            ; work         ;
;    |DFT_UART:DFT_UART1|               ; 52 (52)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 23 (23)           ; 26 (26)          ; |Top_module|DFT_UART:DFT_UART1                                                            ; DFT_UART              ; work         ;
;    |MIPS_arch_pipeline:MIPS_arch1|    ; 7836 (0)    ; 5664 (0)                  ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 2140 (0)     ; 2084 (0)          ; 3612 (0)         ; |Top_module|MIPS_arch_pipeline:MIPS_arch1                                                 ; MIPS_arch_pipeline    ; work         ;
;       |ALU:ALU1|                      ; 442 (414)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 431 (408)    ; 0 (0)             ; 11 (6)           ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1                                        ; ALU                   ; work         ;
;          |lpm_mult:Mult0|             ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 5 (0)            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0                         ; lpm_mult              ; work         ;
;             |mult_7dt:auto_generated| ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 5 (5)            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0|mult_7dt:auto_generated ; mult_7dt              ; work         ;
;       |Add:Add1_4|                    ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 30 (30)          ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|Add:Add1_4                                      ; Add                   ; work         ;
;       |CU_single_cycle:control_unit|  ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|CU_single_cycle:control_unit                    ; CU_single_cycle       ; work         ;
;       |Forwarding_unit:fwud|          ; 42 (42)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 12 (12)          ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|Forwarding_unit:fwud                            ; Forwarding_unit       ; work         ;
;       |hazard_detection_unit:HZDU1|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|hazard_detection_unit:HZDU1                     ; hazard_detection_unit ; work         ;
;       |mem_arch_RAM:mem_arch_RAM1|    ; 4956 (37)   ; 4096 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 796 (5)      ; 2010 (0)          ; 2150 (32)        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1                      ; mem_arch_RAM          ; work         ;
;          |mem_ram:mem_ram1|           ; 4919 (4919) ; 4096 (4096)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 791 (791)    ; 2010 (2010)       ; 2118 (2118)      ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1     ; mem_ram               ; work         ;
;       |mem_arch_ROM:mem_arch_ROM1|    ; 70 (41)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (18)      ; 0 (0)             ; 23 (23)          ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mem_arch_ROM:mem_arch_ROM1                      ; mem_arch_ROM          ; work         ;
;          |memory_rom:mem_rom|         ; 29 (29)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mem_arch_ROM:mem_arch_ROM1|memory_rom:mem_rom   ; memory_rom            ; work         ;
;       |misc_logic:mlogic1|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|misc_logic:mlogic1                              ; misc_logic            ; work         ;
;       |mux_2:mux10_A3j|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mux_2:mux10_A3j                                 ; mux_2                 ; work         ;
;       |mux_2:mux3_bench|              ; 63 (63)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 32 (32)          ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mux_2:mux3_bench                                ; mux_2                 ; work         ;
;       |mux_2:mux5_RAMOUT|             ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mux_2:mux5_RAMOUT                               ; mux_2                 ; work         ;
;       |mux_2:mux7_WD|                 ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 28 (28)          ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mux_2:mux7_WD                                   ; mux_2                 ; work         ;
;       |mux_3:muxA_FWDU|               ; 67 (67)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 0 (0)             ; 0 (0)            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mux_3:muxA_FWDU                                 ; mux_3                 ; work         ;
;       |mux_3:muxB_FWDU|               ; 70 (70)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (70)      ; 0 (0)             ; 0 (0)            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mux_3:muxB_FWDU                                 ; mux_3                 ; work         ;
;       |pc_reg:pc|                     ; 35 (35)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 32 (32)          ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc                                       ; pc_reg                ; work         ;
;       |reg_EXMEM:pipeline_reg_EXMEM|  ; 473 (473)   ; 198 (198)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 275 (275)    ; 4 (4)             ; 194 (194)        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM                    ; reg_EXMEM             ; work         ;
;       |reg_IDEX:pipeline_reg_IDEX|    ; 1430 (1430) ; 137 (137)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 327 (327)    ; 2 (2)             ; 1101 (1101)      ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX                      ; reg_IDEX              ; work         ;
;       |reg_IFID:pipeline_reg_IFID|    ; 55 (55)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 53 (53)          ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID                      ; reg_IFID              ; work         ;
;       |reg_MEMWB:pipeline_reg_MEMWB|  ; 122 (122)   ; 122 (122)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 110 (110)        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB                    ; reg_MEMWB             ; work         ;
;       |register_file:reg_file|        ; 1064 (1064) ; 1024 (1024)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 54 (54)           ; 973 (973)        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file                          ; register_file         ; work         ;
;    |PLL1:PLL11|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Top_module|PLL1:PLL11                                                                    ; PLL1                  ; work         ;
;       |altpll:altpll_component|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Top_module|PLL1:PLL11|altpll:altpll_component                                            ; altpll                ; work         ;
;          |PLL1_altpll:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Top_module|PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated                 ; PLL1_altpll           ; work         ;
;    |reg32:reg_32out|                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |Top_module|reg32:reg_32out                                                               ; reg32                 ; work         ;
;    |reg8_rx:reg8_rx_1|                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |Top_module|reg8_rx:reg8_rx_1                                                             ; reg8_rx               ; work         ;
;    |uart_rx:UA_RX|                    ; 27 (27)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 2 (2)             ; 16 (16)          ; |Top_module|uart_rx:UA_RX                                                                 ; uart_rx               ; work         ;
;    |uart_tx:UA_TX|                    ; 28 (28)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 20 (20)          ; |Top_module|uart_tx:UA_TX                                                                 ; uart_tx               ; work         ;
+---------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; uart_tx     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; W_UART      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; i_Rx_Serial ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                ;
+-------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                             ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                             ;                   ;         ;
; rst                                                                                             ;                   ;         ;
;      - reg32:reg_32out|Read_Data[29]                                                            ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[0]                                                           ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[1]                                                           ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[2]                                                           ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[3]                                                           ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[4]                                                           ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[5]                                                           ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[6]                                                           ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[7]                                                           ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[8]                                                           ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[9]                                                           ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[10]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[11]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[12]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[13]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[14]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[15]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[16]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[17]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[18]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[19]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[20]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[21]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[22]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[23]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[24]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[25]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[26]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[27]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[28]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[29]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[30]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|data_tmp[31]                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|state.COUNT3                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|state.COUNT2                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|state.COUNT1                                                          ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|state.COUNT0                                                          ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[21]                                                            ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|state.IDLE_C0                                                         ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|state.IDLE                                                            ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|state.IDLE_C3                                                         ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|state.IDLE_C1                                                         ; 0                 ; 6       ;
;      - DFT_UART:DFT_UART1|state.IDLE_C2                                                         ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[13]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[5]                                                             ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[30]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[22]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[14]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[6]                                                             ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[28]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[20]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[12]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[4]                                                             ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[31]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[23]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[15]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[7]                                                             ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[26]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[18]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[10]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[2]                                                             ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[25]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[17]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[9]                                                             ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[1]                                                             ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[24]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[16]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[8]                                                             ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[0]                                                             ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[27]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[19]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[11]                                                            ; 0                 ; 6       ;
;      - reg32:reg_32out|Read_Data[3]                                                             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~0             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[11]      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[4]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[3]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[2]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[1]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[0]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[31]      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[30]      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[29]      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[28]      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[27]      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[26]      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|RegWrite_MEMWB                ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[12]      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[16]      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[17]      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[18]      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[19]      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[20]      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[29]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[29]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB                ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[27]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[27]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[1]        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[1]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[28]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[28]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[26]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[26]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[0]        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[0]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[31]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[31]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[30]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[30]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[2]        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[2]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[25]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[25]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[23]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[23]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[24]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[24]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[22]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[22]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[21]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[21]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[19]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[19]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[20]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[20]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[18]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[18]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[3]        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[3]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[5]        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[5]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[16]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[16]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[7]        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[7]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[6]        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[6]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[17]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[17]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[15]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[15]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[14]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[14]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[13]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[13]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[12]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[12]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[11]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[11]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[8]        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[8]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[10]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[10]           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[9]        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[9]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[4]        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[4]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reset                         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[22]~120       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|MemWrite_EXMEM~0              ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[15]~162       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~1             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~2             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~3             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~4             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~5             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~6             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~7             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~8             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~9             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~10            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~11            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~12            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~13            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~14            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~15            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~16            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~17            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~18            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~19            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~20            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~21            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~22            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~23            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~24            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~25            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~26            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~27            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~28            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~29            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~30            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM~31            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|branch_EXMEM~0                ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|jregister_EXMEM~0             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|jump_EXMEM~0                  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[18]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[19]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[16]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[17]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][29]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][29]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][29]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][29]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][29]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][29]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][29]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][29]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][29]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][29]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][29]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[20]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[22]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[21]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[24]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[23]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[25]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|MemtoReg_IDEX~0                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[28]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[27]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[26]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[29]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[30]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[31]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[1]          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[3]          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[10]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[4]          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[0]          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[2]          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~0  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~1  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~2  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~3  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~4  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~5  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM~0        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM~1        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM~2        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM~3        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM~4        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM~5        ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~8     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~9     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~6  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~10    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~11    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~12    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~13    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~14    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~15    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~16    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~17    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|RegWrite_EXMEM~0              ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~7  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~8  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~9  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~10 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~11 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~18    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][27]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][27]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][27]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][27]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][27]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][27]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][27]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][27]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][27]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][27]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][27]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][1]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][1]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][1]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][1]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][1]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][1]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][1]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][1]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][1]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][1]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][1]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][28]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][28]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][28]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][28]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][28]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][28]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][28]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][28]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][28]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][28]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][28]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][26]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][26]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][26]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][26]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][26]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][26]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][26]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][26]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][26]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][26]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][26]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][0]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][0]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][0]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][0]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][0]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][0]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][0]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][0]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][0]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][0]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][0]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][31]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][31]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][31]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][31]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][31]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][31]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][31]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][31]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][31]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][31]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][31]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][30]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][30]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][30]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][30]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][30]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][30]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][30]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][30]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][30]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][30]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][30]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][2]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][2]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][2]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][2]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][2]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][2]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][2]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][2]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][2]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][2]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][2]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][25]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][25]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][25]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][25]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][25]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][25]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][25]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][25]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][25]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][25]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][25]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][23]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][23]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][23]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][23]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][23]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][23]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][23]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][23]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][23]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][23]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][23]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][24]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][24]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][24]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][24]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][24]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][24]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][24]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][24]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][24]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][24]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][24]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][22]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][22]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][22]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][22]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][22]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][22]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][22]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][22]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][22]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][22]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][22]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][21]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][21]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][21]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][21]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][21]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][21]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][21]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][21]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][21]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][21]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][21]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][19]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][19]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][19]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][19]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][19]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][19]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][19]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][19]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][19]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][19]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][19]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][20]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][20]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][20]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][20]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][20]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][20]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][20]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][20]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][20]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][20]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][20]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][18]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][18]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][18]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][18]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][18]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][18]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][18]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][18]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][18]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][18]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][18]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][3]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][3]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][3]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][3]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][3]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][3]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][3]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][3]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][3]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][3]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][3]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~19    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~20    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~21    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][5]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][5]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][5]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][5]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][5]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][5]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][5]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][5]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][5]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][5]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][5]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][16]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][16]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][16]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][16]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][16]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][16]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][16]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][16]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][16]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][16]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][16]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][7]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][7]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][7]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][7]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][7]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][7]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][7]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][7]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][7]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][7]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][7]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][6]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][6]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][6]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][6]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][6]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][6]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][6]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][6]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][6]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][6]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][6]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][17]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][17]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][17]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][17]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][17]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][17]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][17]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][17]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][17]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][17]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][17]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][15]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][15]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][15]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][15]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][15]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][15]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][15]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][15]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][15]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][15]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][15]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][14]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][14]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][14]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][14]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][14]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][14]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][14]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][14]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][14]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][14]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][14]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][13]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][13]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][13]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][13]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][13]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][13]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][13]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][13]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][13]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][13]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][13]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][12]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][12]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][12]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][12]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][12]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][12]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][12]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][12]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][12]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][12]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][12]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][11]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][11]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][11]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][11]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][11]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][11]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][11]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][11]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][11]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][11]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][11]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][8]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][8]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][8]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][8]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][8]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][8]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][8]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][8]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][8]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][8]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][8]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][10]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][10]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][10]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][10]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][10]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][10]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][10]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][10]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][10]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][10]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][10]                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][9]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][9]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][9]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][9]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][9]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][9]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][9]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][9]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][9]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][9]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][9]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[24][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[20][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[16][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[28][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][4]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][4]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][4]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][4]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[9][4]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][4]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[11][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][4]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[2][4]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][4]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][4]                      ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[15][4]                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~22    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~23    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[12]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~24    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[29]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|RegDst_MEMWB[1]               ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|mux_regWriteA3_MEMWB[0]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|mux_regWriteA3_MEMWB[1]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|mux_regWriteA3_MEMWB[2]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|mux_regWriteA3_MEMWB[4]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|mux_regWriteA3_MEMWB[3]       ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[31]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[30]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[29]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[8]                                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[28]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[27]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[26]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[25]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[24]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[23]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[21]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[20]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[22]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[19]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[18]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[17]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[16]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[7]                                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[2]                                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[3]                                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[4]                                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[6]                                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[5]                                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX~0           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX~1           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX~2           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX~3           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX~4           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX~5           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|MemtoReg_EXMEM~0              ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[27]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[1]          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[28]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[26]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[0]          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[31]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[30]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[2]          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[25]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[23]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[24]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[22]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[21]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[19]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[20]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[18]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[3]          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[5]          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[16]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[7]          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[6]          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[17]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[15]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[14]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[13]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[12]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[11]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[8]          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[10]         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[9]          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[4]          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[15]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[14]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[13]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[12]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[11]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[10]                                    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[9]                                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~0           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|RegDst_EXMEM~0                ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~5                  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~12 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~13 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~6                  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~7                  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~14 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~8                  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~15 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~9                  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~10                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~16 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~17 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~11                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~12                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~18 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~19 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~13                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~14                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM~20 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~15                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~16                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~17                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~18                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~19                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~20                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~21                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~22                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~23                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~24                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~25                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~26                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~27                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~1           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult2_j_EXMEM~90         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~2           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~3           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult2_j_EXMEM~91         ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~4           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~5           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~6           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~7           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~8           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~9           ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~10          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~11          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~12          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~13          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~14          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~15          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~16          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~17          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~18          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~19          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~20          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~21          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~22          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~23          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~24          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~25          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~26          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~27          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~28          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM~29          ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[29]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~0              ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[31]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~1              ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[30]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~2              ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[28]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~3              ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[27]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~4              ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[26]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~5              ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[25]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~6              ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[24]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~7              ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[23]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~8              ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[22]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~9              ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[21]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~10             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[20]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~11             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[19]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~12             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[18]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~13             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[17]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~14             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[16]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~15             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[15]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~16             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[14]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~17             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[13]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~18             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[12]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~19             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[11]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~20             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[10]            ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~21             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[9]             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~22             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[8]             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~23             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[7]             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~24             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[6]             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~25             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[5]             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~26             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[4]             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~27             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[3]             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~28             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[2]             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~29             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~28                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~29                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~30                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~31                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~32                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~33                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~34                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[1]             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~30             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[0]             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX~31             ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[1]                                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[0]                                     ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~35                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM~36                 ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|ALUSrcA_IDEX~2                  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|jregister_IDEX~4                ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~25    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~26    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~27    ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX~28    ; 0                 ; 6       ;
; W_UART                                                                                          ;                   ;         ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4096  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4097  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4098  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4099  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4100  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4101  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4102  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4103  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4104  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4105  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4106  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4107  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4108  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4109  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4110  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4111  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4112  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4113  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4114  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4115  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4116  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4117  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4118  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4119  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4120  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4121  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4122  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4123  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4124  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4125  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4126  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4127  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4128  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4131  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4134  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4135  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4136  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4137  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4138  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4139  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4140  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4141  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4142  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4143  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4144  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4145  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4146  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4147  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4148  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4149  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4150  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4151  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4152  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4153  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4154  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4155  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4156  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4157  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4158  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4159  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4160  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4161  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4162  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4163  ; 0                 ; 6       ;
;      - MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4164  ; 0                 ; 6       ;
; i_Rx_Serial                                                                                     ;                   ;         ;
;      - uart_rx:UA_RX|r_Rx_Data_R~0                                                              ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                    ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; MIPS_arch_pipeline:MIPS_arch1|hazard_detection_unit:HZDU1|set_HDU                       ; LCCOMB_X55_Y36_N0  ; 91      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4131 ; LCCOMB_X41_Y33_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~4133 ; LCCOMB_X41_Y31_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6855 ; LCCOMB_X45_Y33_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6857 ; LCCOMB_X47_Y34_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6859 ; LCCOMB_X45_Y33_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6861 ; LCCOMB_X43_Y29_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6863 ; LCCOMB_X40_Y31_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6865 ; LCCOMB_X39_Y29_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6866 ; LCCOMB_X42_Y33_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6868 ; LCCOMB_X48_Y30_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6870 ; LCCOMB_X42_Y29_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6872 ; LCCOMB_X43_Y30_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6874 ; LCCOMB_X43_Y30_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6876 ; LCCOMB_X42_Y29_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6878 ; LCCOMB_X43_Y31_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6880 ; LCCOMB_X41_Y29_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6881 ; LCCOMB_X43_Y31_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6883 ; LCCOMB_X43_Y30_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6885 ; LCCOMB_X38_Y29_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6886 ; LCCOMB_X39_Y29_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6887 ; LCCOMB_X42_Y29_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6888 ; LCCOMB_X39_Y29_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6889 ; LCCOMB_X43_Y33_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6890 ; LCCOMB_X39_Y29_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6891 ; LCCOMB_X43_Y31_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6892 ; LCCOMB_X43_Y31_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6893 ; LCCOMB_X41_Y30_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6894 ; LCCOMB_X42_Y29_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6895 ; LCCOMB_X42_Y29_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6896 ; LCCOMB_X43_Y30_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6897 ; LCCOMB_X39_Y29_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6898 ; LCCOMB_X40_Y31_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6899 ; LCCOMB_X42_Y29_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6900 ; LCCOMB_X43_Y30_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6902 ; LCCOMB_X39_Y29_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6903 ; LCCOMB_X40_Y29_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6904 ; LCCOMB_X43_Y31_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6905 ; LCCOMB_X43_Y33_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6906 ; LCCOMB_X42_Y29_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6907 ; LCCOMB_X40_Y31_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6908 ; LCCOMB_X41_Y31_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6909 ; LCCOMB_X39_Y29_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6910 ; LCCOMB_X43_Y23_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6911 ; LCCOMB_X42_Y23_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6912 ; LCCOMB_X41_Y27_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6913 ; LCCOMB_X42_Y29_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6914 ; LCCOMB_X40_Y31_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6915 ; LCCOMB_X39_Y29_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6916 ; LCCOMB_X42_Y29_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6917 ; LCCOMB_X43_Y33_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6919 ; LCCOMB_X39_Y29_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6920 ; LCCOMB_X38_Y29_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6921 ; LCCOMB_X41_Y31_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6922 ; LCCOMB_X42_Y31_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6923 ; LCCOMB_X41_Y29_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6924 ; LCCOMB_X43_Y33_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6925 ; LCCOMB_X41_Y31_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6926 ; LCCOMB_X45_Y29_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6927 ; LCCOMB_X43_Y31_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6928 ; LCCOMB_X42_Y33_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6929 ; LCCOMB_X42_Y29_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6930 ; LCCOMB_X42_Y29_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6931 ; LCCOMB_X39_Y29_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6932 ; LCCOMB_X45_Y32_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6933 ; LCCOMB_X45_Y29_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6934 ; LCCOMB_X48_Y30_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6935 ; LCCOMB_X38_Y29_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6937 ; LCCOMB_X38_Y29_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6938 ; LCCOMB_X39_Y29_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6939 ; LCCOMB_X38_Y29_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6940 ; LCCOMB_X42_Y31_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6941 ; LCCOMB_X36_Y29_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6942 ; LCCOMB_X36_Y29_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6943 ; LCCOMB_X36_Y29_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6944 ; LCCOMB_X41_Y30_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6945 ; LCCOMB_X42_Y31_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6946 ; LCCOMB_X41_Y31_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6947 ; LCCOMB_X41_Y29_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6948 ; LCCOMB_X42_Y33_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6949 ; LCCOMB_X40_Y31_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6950 ; LCCOMB_X42_Y33_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6951 ; LCCOMB_X43_Y33_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6952 ; LCCOMB_X29_Y34_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6953 ; LCCOMB_X39_Y29_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6954 ; LCCOMB_X39_Y29_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6955 ; LCCOMB_X36_Y29_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6956 ; LCCOMB_X38_Y29_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6957 ; LCCOMB_X40_Y31_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6958 ; LCCOMB_X42_Y33_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6959 ; LCCOMB_X40_Y31_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6960 ; LCCOMB_X36_Y29_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6961 ; LCCOMB_X41_Y31_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6962 ; LCCOMB_X38_Y33_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6963 ; LCCOMB_X36_Y29_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6964 ; LCCOMB_X38_Y29_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6965 ; LCCOMB_X38_Y29_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6966 ; LCCOMB_X39_Y29_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6967 ; LCCOMB_X38_Y29_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6968 ; LCCOMB_X41_Y31_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6969 ; LCCOMB_X42_Y29_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6970 ; LCCOMB_X41_Y31_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6971 ; LCCOMB_X41_Y31_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6972 ; LCCOMB_X38_Y32_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6973 ; LCCOMB_X41_Y33_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6974 ; LCCOMB_X41_Y33_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6975 ; LCCOMB_X42_Y31_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6976 ; LCCOMB_X42_Y31_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6977 ; LCCOMB_X42_Y31_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6978 ; LCCOMB_X41_Y31_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6979 ; LCCOMB_X41_Y31_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6980 ; LCCOMB_X41_Y31_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6981 ; LCCOMB_X41_Y31_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6982 ; LCCOMB_X40_Y31_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6983 ; LCCOMB_X40_Y31_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6984 ; LCCOMB_X40_Y31_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6985 ; LCCOMB_X40_Y31_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6986 ; LCCOMB_X36_Y29_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6987 ; LCCOMB_X36_Y29_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6988 ; LCCOMB_X36_Y29_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6989 ; LCCOMB_X36_Y29_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6990 ; LCCOMB_X36_Y29_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6991 ; LCCOMB_X42_Y29_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6992 ; LCCOMB_X38_Y29_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6993 ; LCCOMB_X41_Y29_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6994 ; LCCOMB_X39_Y32_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6995 ; LCCOMB_X42_Y31_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6996 ; LCCOMB_X41_Y30_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~6997 ; LCCOMB_X43_Y33_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[1]~2                                  ; LCCOMB_X58_Y34_N2  ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[26]~194      ; LCCOMB_X48_Y39_N12 ; 4       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]~90        ; LCCOMB_X48_Y35_N4  ; 22      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reset                        ; LCCOMB_X56_Y35_N22 ; 111     ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~1                         ; LCCOMB_X65_Y34_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~10                        ; LCCOMB_X65_Y30_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~11                        ; LCCOMB_X65_Y35_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~13                        ; LCCOMB_X66_Y35_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~15                        ; LCCOMB_X65_Y35_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~16                        ; LCCOMB_X66_Y35_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~17                        ; LCCOMB_X65_Y33_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~19                        ; LCCOMB_X66_Y35_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~21                        ; LCCOMB_X66_Y35_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~22                        ; LCCOMB_X65_Y35_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~23                        ; LCCOMB_X66_Y35_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~24                        ; LCCOMB_X66_Y35_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~25                        ; LCCOMB_X66_Y35_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~26                        ; LCCOMB_X65_Y35_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~27                        ; LCCOMB_X66_Y35_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~28                        ; LCCOMB_X65_Y34_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~29                        ; LCCOMB_X65_Y30_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~3                         ; LCCOMB_X65_Y34_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~30                        ; LCCOMB_X66_Y35_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~31                        ; LCCOMB_X65_Y35_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~32                        ; LCCOMB_X65_Y34_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~33                        ; LCCOMB_X65_Y30_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~34                        ; LCCOMB_X66_Y35_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~35                        ; LCCOMB_X65_Y35_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~36                        ; LCCOMB_X65_Y35_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~37                        ; LCCOMB_X65_Y34_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~38                        ; LCCOMB_X65_Y35_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~39                        ; LCCOMB_X66_Y35_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~4                         ; LCCOMB_X65_Y34_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~5                         ; LCCOMB_X65_Y34_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~7                         ; LCCOMB_X65_Y30_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|Decoder0~9                         ; LCCOMB_X66_Y35_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0]          ; PLL_1              ; 41      ; Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[1]          ; PLL_1              ; 37      ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; clk                                                                                     ; PIN_Y2             ; 2       ; Clock        ; no     ; --                   ; --               ; --                        ;
; clk                                                                                     ; PIN_Y2             ; 5704    ; Clock        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; rst                                                                                     ; PIN_AB28           ; 1501    ; Async. clear ; no     ; --                   ; --               ; --                        ;
; uart_rx:UA_RX|r_Rx_DV                                                                   ; FF_X26_Y33_N31     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; uart_tx:UA_TX|r_Tx_Data[0]~2                                                            ; LCCOMB_X25_Y32_N20 ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                           ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1    ; 41      ; 8                                    ; Global Clock         ; GCLK3            ; --                        ;
; PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1    ; 37      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; clk                                                                            ; PIN_Y2   ; 5704    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+--------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                         ;
+-------------------------------------------------------------------------------+---------+
; Name                                                                          ; Fan-Out ;
+-------------------------------------------------------------------------------+---------+
; rst~input                                                                     ; 1501    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[3] ; 778     ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[5] ; 777     ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2] ; 776     ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[4] ; 776     ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; 511     ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[7] ; 509     ;
+-------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 532               ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 266               ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 266               ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 532               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 3           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                       ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+--------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0|mult_7dt:auto_generated|w513w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y37_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y35_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5 ;                            ; DSPMULT_X44_Y36_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+--------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 13,026 / 342,891 ( 4 % )  ;
; C16 interconnects     ; 216 / 10,120 ( 2 % )      ;
; C4 interconnects      ; 7,717 / 209,544 ( 4 % )   ;
; Direct links          ; 1,263 / 342,891 ( < 1 % ) ;
; Global clocks         ; 3 / 20 ( 15 % )           ;
; Local interconnects   ; 3,239 / 119,088 ( 3 % )   ;
; R24 interconnects     ; 318 / 9,963 ( 3 % )       ;
; R4 interconnects      ; 8,761 / 289,782 ( 3 % )   ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.08) ; Number of LABs  (Total = 564) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 10                            ;
; 2                                           ; 13                            ;
; 3                                           ; 7                             ;
; 4                                           ; 5                             ;
; 5                                           ; 4                             ;
; 6                                           ; 4                             ;
; 7                                           ; 6                             ;
; 8                                           ; 4                             ;
; 9                                           ; 5                             ;
; 10                                          ; 11                            ;
; 11                                          ; 10                            ;
; 12                                          ; 15                            ;
; 13                                          ; 18                            ;
; 14                                          ; 53                            ;
; 15                                          ; 58                            ;
; 16                                          ; 341                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.00) ; Number of LABs  (Total = 564) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 126                           ;
; 1 Clock                            ; 515                           ;
; 1 Clock enable                     ; 63                            ;
; 1 Sync. clear                      ; 32                            ;
; 1 Sync. load                       ; 3                             ;
; 2 Clock enables                    ; 382                           ;
; 2 Clocks                           ; 6                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 24.15) ; Number of LABs  (Total = 564) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 6                             ;
; 2                                            ; 6                             ;
; 3                                            ; 2                             ;
; 4                                            ; 11                            ;
; 5                                            ; 2                             ;
; 6                                            ; 6                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 7                             ;
; 11                                           ; 3                             ;
; 12                                           ; 4                             ;
; 13                                           ; 5                             ;
; 14                                           ; 10                            ;
; 15                                           ; 5                             ;
; 16                                           ; 37                            ;
; 17                                           ; 17                            ;
; 18                                           ; 25                            ;
; 19                                           ; 18                            ;
; 20                                           ; 19                            ;
; 21                                           ; 10                            ;
; 22                                           ; 18                            ;
; 23                                           ; 9                             ;
; 24                                           ; 23                            ;
; 25                                           ; 9                             ;
; 26                                           ; 19                            ;
; 27                                           ; 9                             ;
; 28                                           ; 24                            ;
; 29                                           ; 12                            ;
; 30                                           ; 42                            ;
; 31                                           ; 25                            ;
; 32                                           ; 175                           ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.55) ; Number of LABs  (Total = 564) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 1                             ;
; 1                                                ; 18                            ;
; 2                                                ; 18                            ;
; 3                                                ; 24                            ;
; 4                                                ; 19                            ;
; 5                                                ; 17                            ;
; 6                                                ; 19                            ;
; 7                                                ; 26                            ;
; 8                                                ; 87                            ;
; 9                                                ; 68                            ;
; 10                                               ; 39                            ;
; 11                                               ; 39                            ;
; 12                                               ; 25                            ;
; 13                                               ; 26                            ;
; 14                                               ; 23                            ;
; 15                                               ; 21                            ;
; 16                                               ; 25                            ;
; 17                                               ; 9                             ;
; 18                                               ; 4                             ;
; 19                                               ; 1                             ;
; 20                                               ; 3                             ;
; 21                                               ; 4                             ;
; 22                                               ; 4                             ;
; 23                                               ; 4                             ;
; 24                                               ; 21                            ;
; 25                                               ; 12                            ;
; 26                                               ; 2                             ;
; 27                                               ; 2                             ;
; 28                                               ; 1                             ;
; 29                                               ; 1                             ;
; 30                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 22.98) ; Number of LABs  (Total = 564) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 3                             ;
; 3                                            ; 4                             ;
; 4                                            ; 4                             ;
; 5                                            ; 6                             ;
; 6                                            ; 10                            ;
; 7                                            ; 3                             ;
; 8                                            ; 4                             ;
; 9                                            ; 5                             ;
; 10                                           ; 6                             ;
; 11                                           ; 8                             ;
; 12                                           ; 7                             ;
; 13                                           ; 45                            ;
; 14                                           ; 11                            ;
; 15                                           ; 14                            ;
; 16                                           ; 11                            ;
; 17                                           ; 12                            ;
; 18                                           ; 19                            ;
; 19                                           ; 20                            ;
; 20                                           ; 47                            ;
; 21                                           ; 13                            ;
; 22                                           ; 18                            ;
; 23                                           ; 16                            ;
; 24                                           ; 26                            ;
; 25                                           ; 24                            ;
; 26                                           ; 15                            ;
; 27                                           ; 15                            ;
; 28                                           ; 11                            ;
; 29                                           ; 16                            ;
; 30                                           ; 18                            ;
; 31                                           ; 29                            ;
; 32                                           ; 26                            ;
; 33                                           ; 29                            ;
; 34                                           ; 14                            ;
; 35                                           ; 19                            ;
; 36                                           ; 13                            ;
; 37                                           ; 23                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 5         ; 0            ; 5         ; 0            ; 0            ; 5         ; 5         ; 0            ; 5         ; 5         ; 0            ; 1            ; 0            ; 0            ; 4            ; 0            ; 1            ; 4            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 5         ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 5            ; 0         ; 5            ; 5            ; 0         ; 0         ; 5            ; 0         ; 0         ; 5            ; 4            ; 5            ; 5            ; 1            ; 5            ; 4            ; 1            ; 5            ; 5            ; 5            ; 4            ; 5            ; 5            ; 5            ; 5            ; 5            ; 0         ; 5            ; 5            ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; uart_tx            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_UART             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_Rx_Serial        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                             ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
; Source Clock(s)                                   ; Destination Clock(s)                              ; Delay Added in ns ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk                                               ; 48.7              ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.6               ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                         ;
+---------------------------------+---------------------------------+-------------------+
; Source Register                 ; Destination Register            ; Delay Added in ns ;
+---------------------------------+---------------------------------+-------------------+
; uart_rx:UA_RX|r_Rx_Byte[2]      ; reg8_rx:reg8_rx_1|Read_Data[2]  ; 5.541             ;
; uart_rx:UA_RX|r_Rx_Byte[0]      ; reg8_rx:reg8_rx_1|Read_Data[0]  ; 5.541             ;
; uart_rx:UA_RX|r_Rx_Byte[4]      ; reg8_rx:reg8_rx_1|Read_Data[4]  ; 5.541             ;
; uart_rx:UA_RX|r_Rx_Byte[1]      ; reg8_rx:reg8_rx_1|Read_Data[1]  ; 5.541             ;
; uart_rx:UA_RX|r_Rx_Byte[7]      ; reg8_rx:reg8_rx_1|Read_Data[7]  ; 5.541             ;
; uart_rx:UA_RX|r_Rx_Byte[5]      ; reg8_rx:reg8_rx_1|Read_Data[5]  ; 5.541             ;
; uart_rx:UA_RX|r_Rx_Byte[6]      ; reg8_rx:reg8_rx_1|Read_Data[6]  ; 5.541             ;
; uart_rx:UA_RX|r_Rx_DV           ; reg8_rx:reg8_rx_1|Read_Data[6]  ; 4.959             ;
; uart_rx:UA_RX|r_Rx_Byte[3]      ; reg8_rx:reg8_rx_1|Read_Data[3]  ; 4.905             ;
; uart_tx:UA_TX|r_Tx_Done         ; DFT_UART:DFT_UART1|state.COUNT0 ; 0.278             ;
; uart_tx:UA_TX|r_Tx_Active       ; DFT_UART:DFT_UART1|state.COUNT0 ; 0.247             ;
; DFT_UART:DFT_UART1|data_tmp[22] ; uart_tx:UA_TX|r_Tx_Data[6]      ; 0.082             ;
; DFT_UART:DFT_UART1|data_tmp[29] ; uart_tx:UA_TX|r_Tx_Data[5]      ; 0.080             ;
; DFT_UART:DFT_UART1|data_tmp[27] ; uart_tx:UA_TX|r_Tx_Data[3]      ; 0.080             ;
; DFT_UART:DFT_UART1|data_tmp[26] ; uart_tx:UA_TX|r_Tx_Data[2]      ; 0.032             ;
; DFT_UART:DFT_UART1|data_tmp[24] ; uart_tx:UA_TX|r_Tx_Data[0]      ; 0.032             ;
; DFT_UART:DFT_UART1|state.COUNT3 ; uart_tx:UA_TX|r_Tx_Data[5]      ; 0.021             ;
+---------------------------------+---------------------------------+-------------------+
Note: This table only shows the top 17 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "Top_module"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/pll1_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/pll1_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 36, clock division of 15625, and phase shift of 0 degrees (0 ps) for PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[1] port File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/pll1_altpll.v Line: 43
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Top_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv Line: 19
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/pll1_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1) File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/pll1_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:08
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:27
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:21
Info (11888): Total time spent on timing analysis during the Fitter is 10.35 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Info (144001): Generated suppressed messages file C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/output_files/Top_module.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1378 megabytes
    Info: Processing ended: Tue May 21 17:22:32 2019
    Info: Elapsed time: 00:01:20
    Info: Total CPU time (on all processors): 00:01:50


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/output_files/Top_module.fit.smsg.


