

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c8c883f82f149f8a735f810bff4b4328d99c95c2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                          7.8MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        4 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
74c5737c297eaf7460f010f32b7bccc0  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_O4avtM
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_sUnxRF"
Running: cat _ptx_sUnxRF | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_k6vAfz
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_k6vAfz --output-file  /dev/null 2> _ptx_sUnxRFinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_sUnxRF _ptx2_k6vAfz _ptx_sUnxRFinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=28564

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 54 sec (174 sec)
gpgpu_simulation_rate = 28564 (inst/sec)
gpgpu_simulation_rate = 2353 (cycle/sec)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=50358

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 7 sec (187 sec)
gpgpu_simulation_rate = 50358 (inst/sec)
gpgpu_simulation_rate = 3400 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=38992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7f91f8ba50e0 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 9 sec (369 sec)
gpgpu_simulation_rate = 38992 (inst/sec)
gpgpu_simulation_rate = 2940 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=49436

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 21 sec (381 sec)
gpgpu_simulation_rate = 49436 (inst/sec)
gpgpu_simulation_rate = 3439 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 760134
gpu_sim_insn = 4974794
gpu_ipc =       6.5446
gpu_tot_sim_cycle = 2297947
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3615
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16722948
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2445
partiton_reqs_in_parallel_util = 16722948
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 760134
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1902 GB/Sec
L2_BW_total  =       1.7693 GB/Sec
gpu_total_sim_rate=25602

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53607093	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	302 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179109 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001544
n_activity=6169 dram_eff=0.546
bk0: 92a 2180477i bk1: 68a 2180615i bk2: 76a 2180694i bk3: 76a 2180613i bk4: 68a 2180708i bk5: 76a 2180559i bk6: 76a 2180526i bk7: 68a 2180460i bk8: 120a 2180566i bk9: 128a 2180302i bk10: 136a 2180491i bk11: 140a 2180299i bk12: 132a 2180575i bk13: 136a 2180401i bk14: 140a 2180538i bk15: 132a 2180433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347288
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179110 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001536
n_activity=6242 dram_eff=0.5367
bk0: 80a 2180583i bk1: 76a 2180566i bk2: 72a 2180687i bk3: 76a 2180633i bk4: 68a 2180713i bk5: 84a 2180524i bk6: 72a 2180517i bk7: 68a 2180483i bk8: 108a 2180592i bk9: 132a 2180276i bk10: 152a 2180337i bk11: 140a 2180319i bk12: 128a 2180610i bk13: 132a 2180449i bk14: 132a 2180578i bk15: 136a 2180388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0032615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179055 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001581
n_activity=6522 dram_eff=0.5287
bk0: 84a 2180551i bk1: 72a 2180632i bk2: 92a 2180493i bk3: 88a 2180576i bk4: 80a 2180609i bk5: 72a 2180574i bk6: 84a 2180458i bk7: 76a 2180469i bk8: 120a 2180502i bk9: 120a 2180345i bk10: 140a 2180458i bk11: 140a 2180322i bk12: 128a 2180613i bk13: 140a 2180382i bk14: 132a 2180587i bk15: 136a 2180425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315145
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179088 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001558
n_activity=6342 dram_eff=0.5358
bk0: 80a 2180546i bk1: 92a 2180469i bk2: 72a 2180697i bk3: 68a 2180697i bk4: 76a 2180646i bk5: 84a 2180545i bk6: 80a 2180562i bk7: 68a 2180506i bk8: 116a 2180562i bk9: 124a 2180317i bk10: 132a 2180549i bk11: 140a 2180334i bk12: 140a 2180512i bk13: 136a 2180393i bk14: 132a 2180547i bk15: 136a 2180439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00289422
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179097 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.00155
n_activity=6229 dram_eff=0.5426
bk0: 88a 2180493i bk1: 84a 2180477i bk2: 84a 2180611i bk3: 72a 2180643i bk4: 64a 2180739i bk5: 68a 2180651i bk6: 88a 2180396i bk7: 76a 2180456i bk8: 112a 2180509i bk9: 112a 2180430i bk10: 136a 2180497i bk11: 132a 2180377i bk12: 136a 2180541i bk13: 128a 2180473i bk14: 148a 2180417i bk15: 140a 2180345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324178
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179065 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001574
n_activity=6394 dram_eff=0.5368
bk0: 72a 2180633i bk1: 84a 2180513i bk2: 84a 2180594i bk3: 76a 2180650i bk4: 76a 2180626i bk5: 68a 2180609i bk6: 68a 2180518i bk7: 76a 2180451i bk8: 120a 2180537i bk9: 128a 2180328i bk10: 148a 2180390i bk11: 144a 2180320i bk12: 136a 2180562i bk13: 140a 2180352i bk14: 140a 2180503i bk15: 132a 2180451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00348297
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179077 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.00157
n_activity=6369 dram_eff=0.5376
bk0: 80a 2180621i bk1: 72a 2180567i bk2: 80a 2180602i bk3: 68a 2180659i bk4: 80a 2180609i bk5: 72a 2180592i bk6: 80a 2180527i bk7: 80a 2180421i bk8: 136a 2180444i bk9: 116a 2180410i bk10: 132a 2180532i bk11: 136a 2180335i bk12: 140a 2180514i bk13: 136a 2180402i bk14: 140a 2180519i bk15: 144a 2180241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321106
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179065 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.00157
n_activity=6437 dram_eff=0.5319
bk0: 76a 2180608i bk1: 80a 2180591i bk2: 76a 2180663i bk3: 72a 2180634i bk4: 68a 2180725i bk5: 72a 2180582i bk6: 76a 2180470i bk7: 88a 2180425i bk8: 112a 2180575i bk9: 108a 2180456i bk10: 148a 2180434i bk11: 152a 2180202i bk12: 148a 2180434i bk13: 136a 2180384i bk14: 144a 2180464i bk15: 136a 2180404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307213
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179154 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.00152
n_activity=5769 dram_eff=0.5744
bk0: 68a 2180653i bk1: 76a 2180591i bk2: 92a 2180595i bk3: 92a 2180642i bk4: 76a 2180597i bk5: 64a 2180598i bk6: 68a 2180512i bk7: 80a 2180368i bk8: 108a 2180594i bk9: 112a 2180465i bk10: 132a 2180570i bk11: 136a 2180415i bk12: 132a 2180567i bk13: 144a 2180340i bk14: 136a 2180531i bk15: 124a 2180469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00308267
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179202 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001477
n_activity=5499 dram_eff=0.5859
bk0: 72a 2180656i bk1: 72a 2180576i bk2: 72a 2180710i bk3: 76a 2180683i bk4: 72a 2180672i bk5: 72a 2180564i bk6: 76a 2180480i bk7: 64a 2180477i bk8: 112a 2180561i bk9: 116a 2180426i bk10: 132a 2180554i bk11: 132a 2180404i bk12: 132a 2180588i bk13: 132a 2180450i bk14: 128a 2180594i bk15: 140a 2180374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00261635
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179074 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001565
n_activity=6470 dram_eff=0.5277
bk0: 88a 2180582i bk1: 76a 2180604i bk2: 80a 2180626i bk3: 72a 2180665i bk4: 72a 2180682i bk5: 80a 2180534i bk6: 80a 2180447i bk7: 72a 2180438i bk8: 128a 2180471i bk9: 128a 2180348i bk10: 136a 2180523i bk11: 140a 2180300i bk12: 132a 2180578i bk13: 140a 2180362i bk14: 132a 2180530i bk15: 128a 2180422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00281123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025114
	minimum = 0.000189441 (at node 18)
	maximum = 0.000316392 (at node 42)
Accepted packet rate average = 0.00025114
	minimum = 0.000189441 (at node 18)
	maximum = 0.000316392 (at node 42)
Injected flit rate average = 0.000377263
	minimum = 0.000189441 (at node 18)
	maximum = 0.000620944 (at node 42)
Accepted flit rate average= 0.000377263
	minimum = 0.000274952 (at node 37)
	maximum = 0.000542668 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180109 (5 samples)
	minimum = 0.0153052 (5 samples)
	maximum = 0.0220615 (5 samples)
Accepted packet rate average = 0.0180109 (5 samples)
	minimum = 0.0153052 (5 samples)
	maximum = 0.0220615 (5 samples)
Injected flit rate average = 0.0270998 (5 samples)
	minimum = 0.0153052 (5 samples)
	maximum = 0.0449951 (5 samples)
Accepted flit rate average = 0.0270998 (5 samples)
	minimum = 0.020235 (5 samples)
	maximum = 0.0346133 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 30 sec (930 sec)
gpgpu_simulation_rate = 25602 (inst/sec)
gpgpu_simulation_rate = 2470 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3545
gpu_sim_insn = 4448504
gpu_ipc =    1254.8672
gpu_tot_sim_cycle = 2523642
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.1975
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 77990
partiton_reqs_in_parallel_total    = 25839175
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2697
partiton_reqs_in_parallel_util = 77990
partiton_reqs_in_parallel_util_total    = 25839175
gpu_sim_cycle_parition_util = 3545
gpu_tot_sim_cycle_parition_util    = 1174517
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     236.4386 GB/Sec
L2_BW_total  =       1.9432 GB/Sec
gpu_total_sim_rate=29998

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
685, 685, 684, 685, 684, 685, 933, 700, 685, 685, 715, 685, 685, 685, 685, 700, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 549, 549, 549, 549, 549, 549, 798, 549, 549, 564, 549, 549, 549, 549, 549, 549, 717, 505, 505, 505, 505, 505, 520, 520, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130543	W0_Idle:53614009	W0_Scoreboard:7936875	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1404 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2523641 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37230 	9460 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24005 	453 	109 	3 	22267 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37080 	8973 	3859 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26049     23323      2192      4467      2440      6440      2430      2650     10296      9405     16293     15451     25786     23765     19306     20253
dram[1]:      19147     19929      8905      2007      2568      3595      3134      2463     12722     12689     20914     16210     26707     25937     20302     19144
dram[2]:      17451     22083     10296      3295     10770      2320      2156      2406     10320     10593     15167     14599     26690     25284     20240     27037
dram[3]:      29892     14836      2951      2336     11442      3533      2201      2577     12097     15292     15785     14842     27370     30432     22035     20822
dram[4]:      16078     18513     12392      2193      2811      2653      2076      2549     10591     11299     20347     16273     23740     26685     18614     20583
dram[5]:      20961     18162      2212      2043      5915      2469      6453      2471      9873      9054     13917     14566     23749     25449     21168     22999
dram[6]:      19989     21568      9252     14902      7331      2521      5168      2018      8388     10569     16577     15651     27565     26465     21325     22342
dram[7]:      19899     19891      2085      5724      2594      2237     12660      4603     11926     12287     18596     24982     20151     22958     20658     29964
dram[8]:      19256     17174      1649      1864      1996      2544      5415      2120     12787     12313     16583     16083     22428     20695     28810     24375
dram[9]:      18254     17180      2276      2076      2302      2067      4170      2774     12988     20436     16132     16622     23564     23538     22986     26536
dram[10]:      15672     17381      1787     16619      4337      2129      5485      2330     11174     10700     18174     14404     23646     21193     22318     22944
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185690 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.00154
n_activity=6169 dram_eff=0.546
bk0: 92a 2187058i bk1: 68a 2187196i bk2: 76a 2187275i bk3: 76a 2187194i bk4: 68a 2187289i bk5: 76a 2187140i bk6: 76a 2187107i bk7: 68a 2187041i bk8: 120a 2187147i bk9: 128a 2186883i bk10: 136a 2187072i bk11: 140a 2186880i bk12: 132a 2187156i bk13: 136a 2186982i bk14: 140a 2187119i bk15: 132a 2187014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00346243
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185691 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001531
n_activity=6242 dram_eff=0.5367
bk0: 80a 2187164i bk1: 76a 2187147i bk2: 72a 2187268i bk3: 76a 2187214i bk4: 68a 2187294i bk5: 84a 2187105i bk6: 72a 2187098i bk7: 68a 2187064i bk8: 108a 2187173i bk9: 132a 2186857i bk10: 152a 2186918i bk11: 140a 2186900i bk12: 128a 2187191i bk13: 132a 2187030i bk14: 132a 2187159i bk15: 136a 2186969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325169
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185636 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001576
n_activity=6522 dram_eff=0.5287
bk0: 84a 2187132i bk1: 72a 2187213i bk2: 92a 2187074i bk3: 88a 2187157i bk4: 80a 2187190i bk5: 72a 2187155i bk6: 84a 2187039i bk7: 76a 2187050i bk8: 120a 2187083i bk9: 120a 2186926i bk10: 140a 2187039i bk11: 140a 2186903i bk12: 128a 2187194i bk13: 140a 2186963i bk14: 132a 2187168i bk15: 136a 2187006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00314197
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185669 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001553
n_activity=6342 dram_eff=0.5358
bk0: 80a 2187127i bk1: 92a 2187050i bk2: 72a 2187278i bk3: 68a 2187278i bk4: 76a 2187227i bk5: 84a 2187126i bk6: 80a 2187143i bk7: 68a 2187087i bk8: 116a 2187143i bk9: 124a 2186898i bk10: 132a 2187130i bk11: 140a 2186915i bk12: 140a 2187093i bk13: 136a 2186974i bk14: 132a 2187128i bk15: 136a 2187020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00288551
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185678 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001545
n_activity=6229 dram_eff=0.5426
bk0: 88a 2187074i bk1: 84a 2187058i bk2: 84a 2187192i bk3: 72a 2187224i bk4: 64a 2187320i bk5: 68a 2187232i bk6: 88a 2186977i bk7: 76a 2187037i bk8: 112a 2187090i bk9: 112a 2187011i bk10: 136a 2187078i bk11: 132a 2186958i bk12: 136a 2187122i bk13: 128a 2187054i bk14: 148a 2186998i bk15: 140a 2186926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00323203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185646 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001569
n_activity=6394 dram_eff=0.5368
bk0: 72a 2187214i bk1: 84a 2187094i bk2: 84a 2187175i bk3: 76a 2187231i bk4: 76a 2187207i bk5: 68a 2187190i bk6: 68a 2187099i bk7: 76a 2187032i bk8: 120a 2187118i bk9: 128a 2186909i bk10: 148a 2186971i bk11: 144a 2186901i bk12: 136a 2187143i bk13: 140a 2186933i bk14: 140a 2187084i bk15: 132a 2187032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00347249
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185658 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001565
n_activity=6369 dram_eff=0.5376
bk0: 80a 2187202i bk1: 72a 2187148i bk2: 80a 2187183i bk3: 68a 2187240i bk4: 80a 2187190i bk5: 72a 2187173i bk6: 80a 2187108i bk7: 80a 2187002i bk8: 136a 2187025i bk9: 116a 2186991i bk10: 132a 2187113i bk11: 136a 2186916i bk12: 140a 2187095i bk13: 136a 2186983i bk14: 140a 2187100i bk15: 144a 2186822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0032014
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185646 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001565
n_activity=6437 dram_eff=0.5319
bk0: 76a 2187189i bk1: 80a 2187172i bk2: 76a 2187244i bk3: 72a 2187215i bk4: 68a 2187306i bk5: 72a 2187163i bk6: 76a 2187051i bk7: 88a 2187006i bk8: 112a 2187156i bk9: 108a 2187037i bk10: 148a 2187015i bk11: 152a 2186783i bk12: 148a 2187015i bk13: 136a 2186965i bk14: 144a 2187045i bk15: 136a 2186985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00306289
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185735 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001515
n_activity=5769 dram_eff=0.5744
bk0: 68a 2187234i bk1: 76a 2187172i bk2: 92a 2187176i bk3: 92a 2187223i bk4: 76a 2187178i bk5: 64a 2187179i bk6: 68a 2187093i bk7: 80a 2186949i bk8: 108a 2187175i bk9: 112a 2187046i bk10: 132a 2187151i bk11: 136a 2186996i bk12: 132a 2187148i bk13: 144a 2186921i bk14: 136a 2187112i bk15: 124a 2187050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030734
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185783 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001473
n_activity=5499 dram_eff=0.5859
bk0: 72a 2187237i bk1: 72a 2187157i bk2: 72a 2187291i bk3: 76a 2187264i bk4: 72a 2187253i bk5: 72a 2187145i bk6: 76a 2187061i bk7: 64a 2187058i bk8: 112a 2187142i bk9: 116a 2187007i bk10: 132a 2187135i bk11: 132a 2186985i bk12: 132a 2187169i bk13: 132a 2187031i bk14: 128a 2187175i bk15: 140a 2186955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00260848
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185655 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001561
n_activity=6470 dram_eff=0.5277
bk0: 88a 2187163i bk1: 76a 2187185i bk2: 80a 2187207i bk3: 72a 2187246i bk4: 72a 2187263i bk5: 80a 2187115i bk6: 80a 2187028i bk7: 72a 2187019i bk8: 128a 2187052i bk9: 128a 2186929i bk10: 136a 2187104i bk11: 140a 2186881i bk12: 132a 2187159i bk13: 140a 2186943i bk14: 132a 2187111i bk15: 128a 2187003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00280277

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.09018
	minimum = 6
	maximum = 47
Network latency average = 8.02895
	minimum = 6
	maximum = 45
Slowest packet = 87629
Flit latency average = 7.82751
	minimum = 6
	maximum = 44
Slowest flit = 154438
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0499041
	minimum = 0.0395034 (at node 12)
	maximum = 0.0785835 (at node 44)
Accepted packet rate average = 0.0499041
	minimum = 0.0395034 (at node 12)
	maximum = 0.0785835 (at node 44)
Injected flit rate average = 0.0748561
	minimum = 0.0428894 (at node 12)
	maximum = 0.130926 (at node 44)
Accepted flit rate average= 0.0748561
	minimum = 0.0567156 (at node 42)
	maximum = 0.104825 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5581 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.5 (6 samples)
Network latency average = 9.95554 (6 samples)
	minimum = 6 (6 samples)
	maximum = 48.3333 (6 samples)
Flit latency average = 9.75376 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0233265 (6 samples)
	minimum = 0.0193382 (6 samples)
	maximum = 0.0314819 (6 samples)
Accepted packet rate average = 0.0233265 (6 samples)
	minimum = 0.0193382 (6 samples)
	maximum = 0.0314819 (6 samples)
Injected flit rate average = 0.0350592 (6 samples)
	minimum = 0.0199025 (6 samples)
	maximum = 0.0593168 (6 samples)
Accepted flit rate average = 0.0350592 (6 samples)
	minimum = 0.0263151 (6 samples)
	maximum = 0.0463153 (6 samples)
Injected packet size average = 1.50298 (6 samples)
Accepted packet size average = 1.50298 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 42 sec (942 sec)
gpgpu_simulation_rate = 29998 (inst/sec)
gpgpu_simulation_rate = 2679 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 724744
gpu_sim_insn = 4995458
gpu_ipc =       6.8927
gpu_tot_sim_cycle = 3475608
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =       9.5678
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 15944368
partiton_reqs_in_parallel_total    = 25917165
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.0444
partiton_reqs_in_parallel_util = 15944368
partiton_reqs_in_parallel_util_total    = 25917165
gpu_sim_cycle_parition_util = 724744
gpu_tot_sim_cycle_parition_util    = 1178062
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       2.0283 GB/Sec
L2_BW_total  =       1.8339 GB/Sec
gpu_total_sim_rate=22125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617443
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
823, 823, 822, 823, 822, 823, 1071, 838, 823, 823, 1102, 823, 823, 823, 1124, 838, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 618, 618, 618, 618, 618, 618, 867, 814, 618, 633, 789, 618, 618, 618, 618, 618, 832, 620, 620, 620, 620, 620, 635, 635, 620, 620, 620, 790, 620, 620, 620, 620, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153555	W0_Idle:79826654	W0_Scoreboard:21875615	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1391 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 3475607 
mrq_lat_table:4971 	269 	277 	1275 	326 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51022 	11055 	36 	0 	900 	131 	2574 	1213 	21 	30 	59 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35789 	471 	109 	3 	25858 	51 	0 	0 	0 	900 	131 	2574 	1213 	21 	30 	59 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50379 	9149 	3859 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	629 	89 	2 	5 	6 	9 	20 	15 	13 	15 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188450    189264    468563    244427    278201    431495    332834    513748    192472    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    188622    209389    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    187617    266664    299147    212460    275627    201991    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    189160    306908    271712    417946    184663    313649    192401    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    189979    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    191902    251938    421221    370351    391962    289203 
dram[7]:    477618    185624    206112    256466    188581    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    287778 
dram[8]:    388439    191122    247089    268854    357969    310341    186800    240983    198246    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    194139    210163    192153    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    189829    255962    222505    416755    251281    246211    289556    276797    290418    267779    281505    256218    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.384615  2.692308  3.777778  3.153846  2.882353  2.611111  2.727273  5.100000  3.117647  3.588235  3.714286  4.363636  4.666667  4.272727  8.800000 
dram[1]:  3.076923  2.642857  3.363636  3.100000  3.181818  3.083333  3.333333  2.600000  3.400000  2.526316  4.272727  5.000000  7.333333  5.571429  4.416667  4.333333 
dram[2]:  2.400000  4.250000  2.166667  2.750000  3.454545  2.846154  2.923077  2.916667  3.055556  3.111111  3.222222  3.769231  5.714286  5.222222  7.400000  4.777778 
dram[3]:  2.500000  3.250000  3.400000  3.083333  2.500000  2.625000  3.181818  3.214286  3.333333  3.058824  4.600000  4.636364  4.700000  5.875000  5.714286  4.416667 
dram[4]:  2.687500  2.437500  3.083333  3.333333  3.333333  3.200000  2.733333  2.705882  3.571429  4.090909  4.153846  4.545455  4.727273  7.000000  5.222222  5.500000 
dram[5]:  3.071429  2.333333  2.315789  5.714286  3.000000  3.875000  3.714286  3.625000  3.916667  3.352941  3.210526  3.769231  6.142857  3.285714  3.769231  4.166667 
dram[6]:  3.142857  3.444444  2.846154  2.900000  2.714286  2.818182  2.900000  2.533333  3.933333  3.375000  4.272727  3.250000  3.235294  6.125000  6.125000  4.090909 
dram[7]:  3.250000  3.333333  3.714286  3.200000  2.647059  3.100000  2.600000  2.733333  3.818182  4.400000  3.933333  3.375000  4.636364  7.800000  4.636364  4.666667 
dram[8]:  3.857143  3.300000  3.545455  3.900000  2.916667  3.111111  2.769231  2.466667  5.111111  3.727273  3.642857  3.666667  4.727273  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.533333  3.083333  2.277778  3.888889  3.400000  3.444444  3.285714  4.000000  4.000000  4.363636  5.875000  4.900000  5.666667  3.846154 
dram[10]:  4.125000  2.800000  2.388889  3.222222  2.928571  3.230769  2.611111  2.944444  2.842105  3.294118  4.600000  4.000000  5.555555  5.000000  4.250000 10.250000 
average row locality = 7595/2145 = 3.540792
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15549     15178      4604     10992      3914      2836      4313      6537      6503     16528      9669     11386     27197     27593     18180     15957
dram[1]:      17181     14151      4972      1816      1599      2473      8389     12508      7250     20471     18560     14486     19744     22498     13364     13950
dram[2]:      17104     12659      7108      2502      6409     12306      8257      1521      6071     11288      9705     17907     28410     27953     18978     25479
dram[3]:      13533     10746      9949      1556      5706      5710      1644      1287      8503      9692     11961     11081     21931     22992     22423     22230
dram[4]:       9739     18248     15397      2625     10688      4642      2301      1232      6639      7345     13137     13711     16831     20656     16569     21230
dram[5]:      12998     26259      7717      1395      7105      1661      4720     19865      8221      5863     10810     16769     20335     23270     17856     19002
dram[6]:      21616     13726      7101     18448     13109      6333      4089      6267     14478     11108     11960     15326     23868     19210     16397     18688
dram[7]:      10684     10379      2199      3871     13535      1672      7049      6540      8489      8109     13055     20005     21170     20931     18806     27794
dram[8]:      12608     22803      4217      1576      1510      1709      2981      7089      8111     10451     11092     10244     16340     17123     19672     19711
dram[9]:      21006     13686      1557      1608      1402      1463      2454      1592      8198     15141     10903     17331     17387     16676     17003     25769
dram[10]:      10863      8237      7711     10776      2350      1312      3291      1544     12527      6808     14141     15800     16373     18236     15234     18776
maximum mf latency per bank:
dram[0]:     230680     39480    105074    266058    105100     84262    143726    143595     10608    256510     10680     10723    265958    272225    143584     18365
dram[1]:     265988     71557    128582       364       407     31869    266046    266052     39113    265880    248804     52213     13300     13318     18301     20137
dram[2]:     265982     18175    213550     32738     98251    266277    256191       474     10607    265911     10648    256122    265781    265987     18268    230279
dram[3]:     257915     18198    266019       371    193082    143676       491       556     48854    171042     10645     11297    157904    208804    133898    266321
dram[4]:      18159    265872    266075     21428    265948     91944     31542       526     10603     10616    151099    133974     13300     13301     18277    158426
dram[5]:     143610    284595    266042       360    143606       441     68354    266130     55078     10623     62754    266154     13300    272169     96320    133696
dram[6]:     266112     18183     77721    265869    265544     91995     61562    143025    265865    265913     10644    158322    158431    124249     28241     66251
dram[7]:      18158     18197       363     67274    265963       413    219375    143582     10616     10646    137045    248157    256256     13316    158478    257910
dram[8]:      18166    265954    105087       366       460       441     32701    134002     14319     71800     10670     10703     13300     13301    248288     39511
dram[9]:     266002     18204       359       359       402       418     32618       501     10643    230458     10680    266010     13300     13316     91847    265815
dram[10]:      18175     18207    265804    258751     32574       430     75319     26263    266035     10662     85985    256444     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530323 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.001418
n_activity=13893 dram_eff=0.3606
bk0: 136a 3532455i bk1: 112a 3532576i bk2: 116a 3532670i bk3: 116a 3532730i bk4: 132a 3532596i bk5: 144a 3532336i bk6: 156a 3532232i bk7: 108a 3532446i bk8: 172a 3532573i bk9: 172a 3532240i bk10: 200a 3532303i bk11: 188a 3532256i bk12: 168a 3532571i bk13: 156a 3532553i bk14: 168a 3532593i bk15: 152a 3532633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00255489
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530442 n_act=189 n_pre=173 n_req=675 n_rd=2324 n_write=94 bw_util=0.001369
n_activity=13130 dram_eff=0.3683
bk0: 136a 3532552i bk1: 124a 3532519i bk2: 116a 3532677i bk3: 112a 3532732i bk4: 116a 3532685i bk5: 132a 3532563i bk6: 124a 3532460i bk7: 128a 3532343i bk8: 168a 3532434i bk9: 180a 3532238i bk10: 176a 3532552i bk11: 172a 3532457i bk12: 152a 3532753i bk13: 148a 3532643i bk14: 172a 3532561i bk15: 168a 3532421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00235677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530303 n_act=208 n_pre=192 n_req=698 n_rd=2428 n_write=91 bw_util=0.001426
n_activity=14040 dram_eff=0.3588
bk0: 156a 3532332i bk1: 124a 3532684i bk2: 132a 3532479i bk3: 144a 3532481i bk4: 124a 3532637i bk5: 128a 3532527i bk6: 128a 3532475i bk7: 124a 3532437i bk8: 188a 3532339i bk9: 192a 3532167i bk10: 200a 3532300i bk11: 176a 3532346i bk12: 148a 3532727i bk13: 164a 3532491i bk14: 140a 3532844i bk15: 160a 3532574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00229451
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530307 n_act=203 n_pre=187 n_req=713 n_rd=2416 n_write=109 bw_util=0.001429
n_activity=14231 dram_eff=0.3549
bk0: 152a 3532312i bk1: 128a 3532525i bk2: 128a 3532726i bk3: 120a 3532640i bk4: 148a 3532463i bk5: 132a 3532444i bk6: 128a 3532578i bk7: 140a 3532328i bk8: 172a 3532495i bk9: 176a 3532229i bk10: 164a 3532613i bk11: 180a 3532431i bk12: 164a 3532624i bk13: 160a 3532525i bk14: 148a 3532740i bk15: 176a 3532428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00218696
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc08e4800, atomic=0 1 entries : 0x7f91ec19fdb0 :  mf: uid=1064115, sid06:w08, part=4, addr=0xc08e4860, load , size=32, unknown  status = IN_PARTITION_DRAM (3475607), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530438 n_act=187 n_pre=171 n_req=682 n_rd=2326 n_write=100 bw_util=0.001373
n_activity=13024 dram_eff=0.3725
bk0: 128a 3532471i bk1: 136a 3532424i bk2: 132a 3532648i bk3: 104a 3532733i bk4: 104a 3532754i bk5: 120a 3532675i bk6: 132a 3532396i bk7: 140a 3532221i bk8: 166a 3532439i bk9: 164a 3532400i bk10: 184a 3532443i bk11: 180a 3532380i bk12: 172a 3532569i bk13: 148a 3532619i bk14: 160a 3532647i bk15: 156a 3532536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00234545
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530273 n_act=208 n_pre=192 n_req=719 n_rd=2440 n_write=109 bw_util=0.001443
n_activity=14271 dram_eff=0.3572
bk0: 140a 3532498i bk1: 136a 3532364i bk2: 140a 3532429i bk3: 128a 3532704i bk4: 124a 3532592i bk5: 104a 3532696i bk6: 96a 3532665i bk7: 108a 3532555i bk8: 164a 3532595i bk9: 188a 3532246i bk10: 212a 3532277i bk11: 180a 3532341i bk12: 156a 3532737i bk13: 216a 3532027i bk14: 172a 3532538i bk15: 176a 3532419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00250423
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530364 n_act=198 n_pre=182 n_req=687 n_rd=2388 n_write=90 bw_util=0.001403
n_activity=13422 dram_eff=0.3692
bk0: 144a 3532487i bk1: 112a 3532658i bk2: 128a 3532613i bk3: 108a 3532693i bk4: 128a 3532539i bk5: 112a 3532601i bk6: 112a 3532617i bk7: 128a 3532376i bk8: 192a 3532391i bk9: 180a 3532221i bk10: 172a 3532547i bk11: 188a 3532240i bk12: 188a 3532395i bk13: 164a 3532506i bk14: 168a 3532642i bk15: 164a 3532365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00229734
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530448 n_act=186 n_pre=170 n_req=675 n_rd=2324 n_write=94 bw_util=0.001369
n_activity=13221 dram_eff=0.3658
bk0: 136a 3532593i bk1: 136a 3532537i bk2: 92a 3532881i bk3: 104a 3532693i bk4: 144a 3532470i bk5: 108a 3532612i bk6: 132a 3532384i bk7: 136a 3532403i bk8: 148a 3532623i bk9: 148a 3532483i bk10: 204a 3532353i bk11: 192a 3532210i bk12: 172a 3532570i bk13: 144a 3532655i bk14: 172a 3532579i bk15: 156a 3532565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00223196
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530497 n_act=178 n_pre=162 n_req=660 n_rd=2300 n_write=85 bw_util=0.00135
n_activity=12618 dram_eff=0.378
bk0: 100a 3532781i bk1: 124a 3532616i bk2: 128a 3532675i bk3: 140a 3532660i bk4: 116a 3532653i bk5: 96a 3532667i bk6: 124a 3532447i bk7: 124a 3532345i bk8: 164a 3532630i bk9: 152a 3532502i bk10: 188a 3532500i bk11: 188a 3532284i bk12: 172a 3532563i bk13: 164a 3532450i bk14: 172a 3532524i bk15: 148a 3532570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224526
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530528 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.001332
n_activity=12394 dram_eff=0.3799
bk0: 104a 3532736i bk1: 96a 3532729i bk2: 132a 3532602i bk3: 128a 3532624i bk4: 136a 3532484i bk5: 120a 3532632i bk6: 112a 3532549i bk7: 108a 3532495i bk8: 164a 3532477i bk9: 148a 3532519i bk10: 184a 3532508i bk11: 176a 3532394i bk12: 160a 3532694i bk13: 164a 3532495i bk14: 168a 3532635i bk15: 168a 3532402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194553
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530289 n_act=206 n_pre=190 n_req=725 n_rd=2416 n_write=121 bw_util=0.001436
n_activity=14409 dram_eff=0.3521
bk0: 116a 3532738i bk1: 132a 3532473i bk2: 148a 3532487i bk3: 104a 3532751i bk4: 128a 3532599i bk5: 132a 3532486i bk6: 140a 3532248i bk7: 160a 3532134i bk8: 188a 3532342i bk9: 192a 3532240i bk10: 164a 3532600i bk11: 176a 3532312i bk12: 164a 3532630i bk13: 156a 3532536i bk14: 172a 3532540i bk15: 144a 3532661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00214054

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12281
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.94548
	minimum = 6
	maximum = 24
Network latency average = 6.94226
	minimum = 6
	maximum = 24
Slowest packet = 118921
Flit latency average = 6.49373
	minimum = 6
	maximum = 23
Slowest flit = 178666
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000427986
	minimum = 0.000293207 (at node 17)
	maximum = 0.00054916 (at node 38)
Accepted packet rate average = 0.000427986
	minimum = 0.000293207 (at node 17)
	maximum = 0.00054916 (at node 38)
Injected flit rate average = 0.000642628
	minimum = 0.000322183 (at node 17)
	maximum = 0.00105348 (at node 38)
Accepted flit rate average= 0.000642628
	minimum = 0.000515355 (at node 43)
	maximum = 0.00089618 (at node 11)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8992 (7 samples)
	minimum = 6 (7 samples)
	maximum = 57.8571 (7 samples)
Network latency average = 9.52507 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44.8571 (7 samples)
Flit latency average = 9.28804 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0200552 (7 samples)
	minimum = 0.0166175 (7 samples)
	maximum = 0.0270629 (7 samples)
Accepted packet rate average = 0.0200552 (7 samples)
	minimum = 0.0166175 (7 samples)
	maximum = 0.0270629 (7 samples)
Injected flit rate average = 0.0301426 (7 samples)
	minimum = 0.0171053 (7 samples)
	maximum = 0.0509935 (7 samples)
Accepted flit rate average = 0.0301426 (7 samples)
	minimum = 0.0226294 (7 samples)
	maximum = 0.0398268 (7 samples)
Injected packet size average = 1.50298 (7 samples)
Accepted packet size average = 1.50298 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 3 sec (1503 sec)
gpgpu_simulation_rate = 22125 (inst/sec)
gpgpu_simulation_rate = 2312 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3872
gpu_sim_insn = 4456084
gpu_ipc =    1150.8481
gpu_tot_sim_cycle = 3701630
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      10.1874
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14466
partiton_reqs_in_parallel = 85184
partiton_reqs_in_parallel_total    = 41861533
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.3320
partiton_reqs_in_parallel_util = 85184
partiton_reqs_in_parallel_util_total    = 41861533
gpu_sim_cycle_parition_util = 3872
gpu_tot_sim_cycle_parition_util    = 1902806
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     287.1671 GB/Sec
L2_BW_total  =       2.0223 GB/Sec
gpu_total_sim_rate=24891

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703638
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
907, 907, 906, 922, 921, 922, 1155, 937, 922, 922, 1186, 922, 907, 922, 1208, 937, 880, 880, 880, 910, 880, 880, 880, 880, 895, 895, 910, 895, 880, 880, 910, 880, 717, 702, 702, 702, 702, 702, 951, 913, 732, 732, 873, 702, 702, 702, 717, 717, 931, 704, 704, 704, 704, 704, 734, 734, 719, 704, 704, 874, 719, 704, 734, 704, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7555
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1644
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1025
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:171592	W0_Idle:79840212	W0_Scoreboard:21916875	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1211 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 3701629 
mrq_lat_table:4971 	269 	277 	1275 	326 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62655 	11153 	36 	0 	900 	131 	2574 	1213 	21 	30 	59 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	44603 	1035 	365 	218 	27645 	131 	15 	0 	0 	900 	131 	2574 	1213 	21 	30 	59 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57857 	9821 	3880 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	637 	89 	2 	5 	6 	9 	20 	15 	13 	15 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188450    189264    468563    244427    278201    431495    332834    513748    192472    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    188622    209389    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    187617    266664    299147    212460    275627    201991    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    189160    306908    271712    417946    184663    313649    192401    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    189979    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    191902    251938    421221    370351    391962    289203 
dram[7]:    477618    185624    206112    256466    188581    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    287778 
dram[8]:    388439    191122    247089    268854    357969    310341    186800    240983    198246    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    194139    210163    192153    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    189829    255962    222505    416755    251281    246211    289556    276797    290418    267779    281505    256218    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.384615  2.692308  3.777778  3.153846  2.882353  2.611111  2.727273  5.100000  3.117647  3.588235  3.714286  4.363636  4.666667  4.272727  8.800000 
dram[1]:  3.076923  2.642857  3.363636  3.100000  3.181818  3.083333  3.333333  2.600000  3.400000  2.526316  4.272727  5.000000  7.333333  5.571429  4.416667  4.333333 
dram[2]:  2.400000  4.250000  2.166667  2.750000  3.454545  2.846154  2.923077  2.916667  3.055556  3.111111  3.222222  3.769231  5.714286  5.222222  7.400000  4.777778 
dram[3]:  2.500000  3.250000  3.400000  3.083333  2.500000  2.625000  3.181818  3.214286  3.333333  3.058824  4.600000  4.636364  4.700000  5.875000  5.714286  4.416667 
dram[4]:  2.687500  2.437500  3.083333  3.333333  3.333333  3.200000  2.733333  2.705882  3.571429  4.090909  4.153846  4.545455  4.727273  7.000000  5.222222  5.500000 
dram[5]:  3.071429  2.333333  2.315789  5.714286  3.000000  3.875000  3.714286  3.625000  3.916667  3.352941  3.210526  3.769231  6.142857  3.285714  3.769231  4.166667 
dram[6]:  3.142857  3.444444  2.846154  2.900000  2.714286  2.818182  2.900000  2.533333  3.933333  3.375000  4.272727  3.250000  3.235294  6.125000  6.125000  4.090909 
dram[7]:  3.250000  3.333333  3.714286  3.200000  2.647059  3.100000  2.600000  2.733333  3.818182  4.400000  3.933333  3.375000  4.636364  7.800000  4.636364  4.666667 
dram[8]:  3.857143  3.300000  3.545455  3.900000  2.916667  3.111111  2.769231  2.466667  5.111111  3.727273  3.642857  3.666667  4.727273  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.533333  3.083333  2.277778  3.888889  3.400000  3.444444  3.285714  4.000000  4.000000  4.363636  5.875000  4.900000  5.666667  3.846154 
dram[10]:  4.125000  2.800000  2.388889  3.222222  2.928571  3.230769  2.611111  2.944444  2.842105  3.294118  4.600000  4.000000  5.555555  5.000000  4.250000 10.250000 
average row locality = 7595/2145 = 3.540792
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15596     15258      4659     11071      4166      3017      4598      6947      6761     16787      9870     11628     27421     27864     18398     16221
dram[1]:      17278     14189      5013      1903      1865      2807      8709     12811      7501     20748     18816     14756     20027     22788     13593     14168
dram[2]:      17146     12763      7153      2562      6662     12574      8596      1869      6298     11507      9924     18146     28718     28191     19284     25769
dram[3]:      13573     10798     10023      1589      5936      5932      2024      1571      8760      9918     12196     11309     22145     23223     22678     22430
dram[4]:       9773     18326     15468      2670     11043      4982      2600      1502      6890      7645     13339     13961     17026     20892     16792     21447
dram[5]:      13059     26298      7755      1454      7368      1977      5170     20280      8523      6080     11016     17014     20573     23431     18079     19200
dram[6]:      21690     13827      7179     18524     13397      6652      4462      6570     14686     11354     12243     15581     24046     19412     16633     18921
dram[7]:      10763     10443      2257      3925     13746      1983      7382      6852      8790      8373     13269     20228     21408     21220     19026     28062
dram[8]:      12704     22906      4262      1641      1790      2058      3383      7462      8405     10732     11322     10444     18962     17342     19886     19982
dram[9]:      21100     13739      1623      1684      1653      1745      2827      2000      8454     15413     11146     17614     17655     16933     17203     25951
dram[10]:      10934      8292      7778     10863      2588      1533      3533      1786     12782      7035     14423     16020     16614     18515     15434     19032
maximum mf latency per bank:
dram[0]:     230680     39480    105074    266058    105100     84262    143726    143595     10608    256510     10680     10723    265958    272225    143584     18365
dram[1]:     265988     71557    128582       364       407     31869    266046    266052     39113    265880    248804     52213     13300     13318     18301     20137
dram[2]:     265982     18175    213550     32738     98251    266277    256191       474     10607    265911     10648    256122    265781    265987     18268    230279
dram[3]:     257915     18198    266019       371    193082    143676       491       556     48854    171042     10645     11297    157904    208804    133898    266321
dram[4]:      18159    265872    266075     21428    265948     91944     31542       526     10603     10616    151099    133974     13300     13301     18277    158426
dram[5]:     143610    284595    266042       360    143606       441     68354    266130     55078     10623     62754    266154     13300    272169     96320    133696
dram[6]:     266112     18183     77721    265869    265544     91995     61562    143025    265865    265913     10644    158322    158431    124249     28241     66251
dram[7]:      18158     18197       363     67274    265963       413    219375    143582     10616     10646    137045    248157    256256     13316    158478    257910
dram[8]:      18166    265954    105087       366       460       441     32701    134002     14319     71800     10670     10703     13300     13301    248288     39511
dram[9]:     266002     18204       359       359       402       418     32618       501     10643    230458     10680    266010     13300     13316     91847    265815
dram[10]:      18175     18207    265804    258751     32574       430     75319     26263    266035     10662     85985    256444     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537511 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.001415
n_activity=13893 dram_eff=0.3606
bk0: 136a 3539643i bk1: 112a 3539764i bk2: 116a 3539858i bk3: 116a 3539918i bk4: 132a 3539784i bk5: 144a 3539524i bk6: 156a 3539420i bk7: 108a 3539634i bk8: 172a 3539761i bk9: 172a 3539428i bk10: 200a 3539491i bk11: 188a 3539444i bk12: 168a 3539759i bk13: 156a 3539741i bk14: 168a 3539781i bk15: 152a 3539821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0025497
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537630 n_act=189 n_pre=173 n_req=675 n_rd=2324 n_write=94 bw_util=0.001366
n_activity=13130 dram_eff=0.3683
bk0: 136a 3539740i bk1: 124a 3539707i bk2: 116a 3539865i bk3: 112a 3539920i bk4: 116a 3539873i bk5: 132a 3539751i bk6: 124a 3539648i bk7: 128a 3539531i bk8: 168a 3539622i bk9: 180a 3539426i bk10: 176a 3539740i bk11: 172a 3539645i bk12: 152a 3539941i bk13: 148a 3539831i bk14: 172a 3539749i bk15: 168a 3539609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00235199
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537491 n_act=208 n_pre=192 n_req=698 n_rd=2428 n_write=91 bw_util=0.001423
n_activity=14040 dram_eff=0.3588
bk0: 156a 3539520i bk1: 124a 3539872i bk2: 132a 3539667i bk3: 144a 3539669i bk4: 124a 3539825i bk5: 128a 3539715i bk6: 128a 3539663i bk7: 124a 3539625i bk8: 188a 3539527i bk9: 192a 3539355i bk10: 200a 3539488i bk11: 176a 3539534i bk12: 148a 3539915i bk13: 164a 3539679i bk14: 140a 3540032i bk15: 160a 3539762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00228985
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537495 n_act=203 n_pre=187 n_req=713 n_rd=2416 n_write=109 bw_util=0.001426
n_activity=14231 dram_eff=0.3549
bk0: 152a 3539500i bk1: 128a 3539713i bk2: 128a 3539914i bk3: 120a 3539828i bk4: 148a 3539651i bk5: 132a 3539632i bk6: 128a 3539766i bk7: 140a 3539516i bk8: 172a 3539683i bk9: 176a 3539417i bk10: 164a 3539801i bk11: 180a 3539619i bk12: 164a 3539812i bk13: 160a 3539713i bk14: 148a 3539928i bk15: 176a 3539616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00218252
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537624 n_act=187 n_pre=171 n_req=682 n_rd=2328 n_write=100 bw_util=0.001372
n_activity=13042 dram_eff=0.3723
bk0: 128a 3539659i bk1: 136a 3539612i bk2: 132a 3539836i bk3: 104a 3539921i bk4: 104a 3539942i bk5: 120a 3539863i bk6: 132a 3539584i bk7: 140a 3539409i bk8: 168a 3539624i bk9: 164a 3539588i bk10: 184a 3539631i bk11: 180a 3539568i bk12: 172a 3539757i bk13: 148a 3539807i bk14: 160a 3539835i bk15: 156a 3539724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00234069
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537461 n_act=208 n_pre=192 n_req=719 n_rd=2440 n_write=109 bw_util=0.00144
n_activity=14271 dram_eff=0.3572
bk0: 140a 3539686i bk1: 136a 3539552i bk2: 140a 3539617i bk3: 128a 3539892i bk4: 124a 3539780i bk5: 104a 3539884i bk6: 96a 3539853i bk7: 108a 3539743i bk8: 164a 3539783i bk9: 188a 3539434i bk10: 212a 3539465i bk11: 180a 3539529i bk12: 156a 3539925i bk13: 216a 3539215i bk14: 172a 3539726i bk15: 176a 3539607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00249915
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537552 n_act=198 n_pre=182 n_req=687 n_rd=2388 n_write=90 bw_util=0.0014
n_activity=13422 dram_eff=0.3692
bk0: 144a 3539675i bk1: 112a 3539846i bk2: 128a 3539801i bk3: 108a 3539881i bk4: 128a 3539727i bk5: 112a 3539789i bk6: 112a 3539805i bk7: 128a 3539564i bk8: 192a 3539579i bk9: 180a 3539409i bk10: 172a 3539735i bk11: 188a 3539428i bk12: 188a 3539583i bk13: 164a 3539694i bk14: 168a 3539830i bk15: 164a 3539553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00229267
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537636 n_act=186 n_pre=170 n_req=675 n_rd=2324 n_write=94 bw_util=0.001366
n_activity=13221 dram_eff=0.3658
bk0: 136a 3539781i bk1: 136a 3539725i bk2: 92a 3540069i bk3: 104a 3539881i bk4: 144a 3539658i bk5: 108a 3539800i bk6: 132a 3539572i bk7: 136a 3539591i bk8: 148a 3539811i bk9: 148a 3539671i bk10: 204a 3539541i bk11: 192a 3539398i bk12: 172a 3539758i bk13: 144a 3539843i bk14: 172a 3539767i bk15: 156a 3539753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00222743
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537685 n_act=178 n_pre=162 n_req=660 n_rd=2300 n_write=85 bw_util=0.001347
n_activity=12618 dram_eff=0.378
bk0: 100a 3539969i bk1: 124a 3539804i bk2: 128a 3539863i bk3: 140a 3539848i bk4: 116a 3539841i bk5: 96a 3539855i bk6: 124a 3539635i bk7: 124a 3539533i bk8: 164a 3539818i bk9: 152a 3539690i bk10: 188a 3539688i bk11: 188a 3539472i bk12: 172a 3539751i bk13: 164a 3539638i bk14: 172a 3539712i bk15: 148a 3539758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0022407
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537716 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.00133
n_activity=12394 dram_eff=0.3799
bk0: 104a 3539924i bk1: 96a 3539917i bk2: 132a 3539790i bk3: 128a 3539812i bk4: 136a 3539672i bk5: 120a 3539820i bk6: 112a 3539737i bk7: 108a 3539683i bk8: 164a 3539665i bk9: 148a 3539707i bk10: 184a 3539696i bk11: 176a 3539582i bk12: 160a 3539882i bk13: 164a 3539683i bk14: 168a 3539823i bk15: 168a 3539590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194158
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537477 n_act=206 n_pre=190 n_req=725 n_rd=2416 n_write=121 bw_util=0.001433
n_activity=14409 dram_eff=0.3521
bk0: 116a 3539926i bk1: 132a 3539661i bk2: 148a 3539675i bk3: 104a 3539939i bk4: 128a 3539787i bk5: 132a 3539674i bk6: 140a 3539436i bk7: 160a 3539322i bk8: 188a 3539530i bk9: 192a 3539428i bk10: 164a 3539788i bk11: 176a 3539500i bk12: 164a 3539818i bk13: 156a 3539724i bk14: 172a 3539728i bk15: 144a 3539849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00213619

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12281
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7877
	minimum = 6
	maximum = 276
Network latency average = 9.62514
	minimum = 6
	maximum = 215
Slowest packet = 136985
Flit latency average = 9.37777
	minimum = 6
	maximum = 214
Slowest flit = 207600
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0606097
	minimum = 0.0464996 (at node 16)
	maximum = 0.17954 (at node 44)
Accepted packet rate average = 0.0606097
	minimum = 0.0464996 (at node 16)
	maximum = 0.17954 (at node 44)
Injected flit rate average = 0.0909145
	minimum = 0.0599328 (at node 16)
	maximum = 0.227461 (at node 44)
Accepted flit rate average= 0.0909145
	minimum = 0.0754327 (at node 47)
	maximum = 0.31116 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8852 (8 samples)
	minimum = 6 (8 samples)
	maximum = 85.125 (8 samples)
Network latency average = 9.53758 (8 samples)
	minimum = 6 (8 samples)
	maximum = 66.125 (8 samples)
Flit latency average = 9.29926 (8 samples)
	minimum = 6 (8 samples)
	maximum = 65.25 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0251245 (8 samples)
	minimum = 0.0203528 (8 samples)
	maximum = 0.0461226 (8 samples)
Accepted packet rate average = 0.0251245 (8 samples)
	minimum = 0.0203528 (8 samples)
	maximum = 0.0461226 (8 samples)
Injected flit rate average = 0.0377391 (8 samples)
	minimum = 0.0224588 (8 samples)
	maximum = 0.0730519 (8 samples)
Accepted flit rate average = 0.0377391 (8 samples)
	minimum = 0.0292298 (8 samples)
	maximum = 0.0737435 (8 samples)
Injected packet size average = 1.50208 (8 samples)
Accepted packet size average = 1.50208 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 15 sec (1515 sec)
gpgpu_simulation_rate = 24891 (inst/sec)
gpgpu_simulation_rate = 2443 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 938201
gpu_sim_insn = 5111858
gpu_ipc =       5.4486
gpu_tot_sim_cycle = 4867053
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =       8.7983
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14466
partiton_reqs_in_parallel = 20640422
partiton_reqs_in_parallel_total    = 41946717
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.8594
partiton_reqs_in_parallel_util = 20640422
partiton_reqs_in_parallel_util_total    = 41946717
gpu_sim_cycle_parition_util = 938201
gpu_tot_sim_cycle_parition_util    = 1906678
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       4.9390 GB/Sec
L2_BW_total  =       2.4901 GB/Sec
gpu_total_sim_rate=18981

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868551
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1190, 1045, 1044, 1060, 1401, 1349, 1293, 1075, 1060, 1060, 1324, 1060, 1045, 1060, 1517, 1245, 995, 1336, 995, 1025, 1114, 1269, 995, 995, 1206, 1337, 1170, 1166, 995, 1140, 1025, 995, 809, 794, 794, 794, 794, 794, 1043, 1005, 824, 824, 965, 794, 991, 794, 1281, 1057, 1023, 796, 796, 796, 796, 966, 826, 826, 811, 796, 796, 966, 982, 1034, 826, 889, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8346
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2435
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1025
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196700	W0_Idle:99587060	W0_Scoreboard:54243631	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1487 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 4866785 
mrq_lat_table:11783 	290 	323 	3911 	544 	424 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106777 	15182 	36 	0 	902 	144 	2588 	1250 	131 	313 	337 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	86867 	1108 	365 	218 	33459 	131 	15 	0 	0 	902 	144 	2588 	1250 	131 	313 	337 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95175 	10067 	3880 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	7346 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1040 	89 	4 	7 	11 	10 	24 	24 	18 	21 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    238391    478896    403510    241996    189264    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    188622    209389    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    187617    266664    299147    212460    275627    201991    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    201092    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    189160    306908    271712    417946    184663    313649    192401    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    189979    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    191902    251938    421221    370351    391962    289203 
dram[7]:    477618    185624    221256    256466    188581    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    186800    240983    198246    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    194139    210163    192153    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    189829    255962    222505    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.104167  2.289474  1.980000  2.562500  2.302325  2.244444  2.325581  2.300000  2.585366  2.211539  2.431373  2.510638  2.675676  2.864865  2.628572  3.379310 
dram[1]:  2.225000  2.250000  2.588235  2.230769  2.142857  2.205128  2.538461  2.232558  2.319149  2.255319  2.568182  2.875000  3.031250  2.594594  2.916667  2.823529 
dram[2]:  1.961538  2.645161  2.046512  2.162791  2.275000  2.152174  2.386364  2.195122  2.476191  2.176471  2.511111  2.512820  2.800000  2.848485  2.758621  2.714286 
dram[3]:  2.060000  2.222222  2.078947  2.153846  2.020000  2.166667  2.384615  2.485714  2.634146  2.460000  2.682927  2.525000  2.500000  2.604651  2.842105  2.939394 
dram[4]:  2.285714  2.210526  1.960000  2.125000  2.194444  2.088889  2.136364  2.166667  2.309524  2.155555  2.586957  2.642857  3.384615  3.233333  2.641026  2.705882 
dram[5]:  2.190476  2.040000  2.041667  2.781250  2.081633  2.783784  2.311111  2.184211  2.521739  2.268293  2.681818  2.589744  2.794118  2.571429  2.681818  2.944444 
dram[6]:  2.358974  2.142857  2.404762  2.081081  2.162791  2.255319  2.190476  2.111111  2.346939  2.574468  2.500000  2.156863  2.825000  3.241379  2.950000  2.882353 
dram[7]:  2.200000  2.425000  2.314286  2.275000  1.920635  2.441176  2.324324  2.130435  2.342105  2.625000  2.738095  2.413043  2.888889  3.333333  2.675000  2.611111 
dram[8]:  2.042553  2.410256  2.170732  2.484848  1.891304  2.083333  2.125000  2.209302  2.702703  2.274510  2.634146  2.769231  3.000000  2.564103  2.833333  3.121212 
dram[9]:  2.378378  2.209302  2.136364  2.000000  2.060000  2.181818  2.428571  2.606061  2.142857  2.325581  2.589744  3.281250  2.967742  3.121212  3.028571  2.763158 
dram[10]:  2.666667  2.162791  1.975000  2.095238  2.062500  2.600000  2.176471  2.428571  2.208333  2.333333  2.575000  2.604651  3.200000  2.764706  3.000000  3.129032 
average row locality = 17374/7166 = 2.424505
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        22        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        29        34        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        20        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        24        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4463
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:      11623      5830      5289      5819      8933      4803      7188      4943      7422     12184      9312      8150     21718     17452     14307     18178
dram[1]:      12362     12991      6189      2166      9135      8177      9206     10844      8646     14168      8444     11738     16723     13091      7303     11365
dram[2]:      12278      5784     11465      5245      9448     16853      9020      9870      8083     11112      9888     12071     16862     19935     22101     21089
dram[3]:      13532      8545     16642     11114      8744      9449      6021      4162      6734     11434      8885     11851     14825     14501     12618     20938
dram[4]:       9787     12653     13675      5332      8292     10122      8346      3569      8114      8822     12014     15310     17714     10249     17041     16712
dram[5]:       9737     14385      6489      6871     11897       932      6524     10669      6182      8507      9042     15029     14843     19000     17523     11798
dram[6]:      13993     10179      6069     19220      5915     11711      4708      9302     12921      8647      9661     17103     14779     17911     16848     12188
dram[7]:       8036      5448      5558      8703     14401      9521      9618      4711     10251      8794     15485     16376     15102     17655     16394     20628
dram[8]:       9844     16129      9599      2072      6981     14847      7104      6205      9096      9800     12811      6860     12052     15954     17336     12187
dram[9]:      13288      9901      8555      5442      3996      3749      1517      4041      8363     11046      8747     10484     17878     10788     16150     14836
dram[10]:       4537      8501      9100     14039      5996      7760      7105      2597      8273     16908      9120     11125     14455     13280     16683     14459
maximum mf latency per bank:
dram[0]:     230680     39480    123681    266058    255448    123446    143726    143595    185178    256510    255102    185297    265958    272225    185282    254983
dram[1]:     265988    160979    193962     62744    133880    134020    266046    266052    255111    265880    248804    255107    185196    185353     18301    123692
dram[2]:     265982     18175    213550    132886    185306    266277    256191    185342    185457    265911    155554    256122    265781    265987    254946    254805
dram[3]:     257915    109186    266019    185211    193082    185174    132888    133393    185177    185379    123676    185198    157904    208804    185242    266321
dram[4]:     154024    265872    266075    134036    265948    255273    255328    184781    137264    185235    255082    185129    254975     70586    185427    185178
dram[5]:     143610    284595    266042    255346    255382       441    185226    266130    123591    184699    123624    266154    155593    272169    254972    185418
dram[6]:     266112    193979    185374    265869    265544    255276    123465    255352    265865    265913    123620    255126    158431    255041    254937    123521
dram[7]:     123618     62908    184984    134052    265963    185370    255307    143582    185163    255076    255115    248157    256256    185222    254950    257910
dram[8]:     160903    265954    134080     62660    133990    255431    185256    134002    185396    185378    255108    123528    123552    254958    254917    123721
dram[9]:     266002    184926    185296    134037    184934    184782     32618    123636    185335    230458    123549    266010    185370    155550    254968    265815
dram[10]:      18175    123625    265804    258751    255370    255370    184760    109112    266035    255360    123497    256444    155642    123679    123675    185274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276017 n_act=669 n_pre=653 n_req=1619 n_rd=4736 n_write=435 bw_util=0.001958
n_activity=36055 dram_eff=0.2868
bk0: 296a 5280523i bk1: 252a 5280812i bk2: 288a 5280559i bk3: 244a 5281059i bk4: 280a 5280575i bk5: 288a 5280523i bk6: 288a 5280418i bk7: 268a 5280478i bk8: 320a 5280582i bk9: 332a 5280158i bk10: 360a 5280167i bk11: 352a 5280083i bk12: 292a 5280730i bk13: 312a 5280540i bk14: 276a 5280895i bk15: 288a 5280829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00273374
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276326 n_act=625 n_pre=609 n_req=1539 n_rd=4548 n_write=402 bw_util=0.001874
n_activity=34792 dram_eff=0.2845
bk0: 256a 5280807i bk1: 272a 5280669i bk2: 256a 5281016i bk3: 256a 5280861i bk4: 272a 5280697i bk5: 260a 5280805i bk6: 288a 5280608i bk7: 280a 5280444i bk8: 324a 5280426i bk9: 324a 5280330i bk10: 340a 5280529i bk11: 288a 5280750i bk12: 280a 5280885i bk13: 288a 5280760i bk14: 292a 5280857i bk15: 272a 5280745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00260009
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276169 n_act=649 n_pre=633 n_req=1543 n_rd=4688 n_write=371 bw_util=0.001915
n_activity=34856 dram_eff=0.2903
bk0: 304a 5280325i bk1: 248a 5280983i bk2: 268a 5280692i bk3: 292a 5280650i bk4: 268a 5280748i bk5: 300a 5280475i bk6: 300a 5280384i bk7: 272a 5280523i bk8: 324a 5280572i bk9: 336a 5280212i bk10: 344a 5280419i bk11: 308a 5280589i bk12: 292a 5280829i bk13: 284a 5280779i bk14: 256a 5281116i bk15: 292a 5280741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00250544
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276044 n_act=661 n_pre=645 n_req=1590 n_rd=4760 n_write=400 bw_util=0.001954
n_activity=36237 dram_eff=0.2848
bk0: 304a 5280401i bk1: 244a 5280902i bk2: 256a 5280902i bk3: 264a 5280752i bk4: 300a 5280416i bk5: 308a 5280434i bk6: 276a 5280706i bk7: 252a 5280761i bk8: 316a 5280616i bk9: 372a 5280012i bk10: 328a 5280629i bk11: 316a 5280559i bk12: 300a 5280707i bk13: 320a 5280379i bk14: 308a 5280639i bk15: 296a 5280822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00246909
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276229 n_act=647 n_pre=631 n_req=1538 n_rd=4620 n_write=383 bw_util=0.001894
n_activity=35110 dram_eff=0.285
bk0: 288a 5280697i bk1: 256a 5280797i bk2: 300a 5280464i bk3: 272a 5280745i bk4: 236a 5280976i bk5: 292a 5280613i bk6: 272a 5280498i bk7: 288a 5280218i bk8: 292a 5280655i bk9: 300a 5280343i bk10: 368a 5280359i bk11: 340a 5280197i bk12: 260a 5281175i bk13: 280a 5280853i bk14: 304a 5280659i bk15: 272a 5280791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.002545
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5275952 n_act=667 n_pre=651 n_req=1628 n_rd=4816 n_write=424 bw_util=0.001984
n_activity=36783 dram_eff=0.2849
bk0: 268a 5280664i bk1: 296a 5280438i bk2: 292a 5280512i bk3: 264a 5280900i bk4: 304a 5280466i bk5: 276a 5280693i bk6: 300a 5280336i bk7: 256a 5280652i bk8: 352a 5280469i bk9: 292a 5280584i bk10: 360a 5280480i bk11: 316a 5280561i bk12: 280a 5280924i bk13: 316a 5280459i bk14: 336a 5280432i bk15: 308a 5280654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00269645
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5275877 n_act=678 n_pre=662 n_req=1639 n_rd=4872 n_write=421 bw_util=0.002004
n_activity=36322 dram_eff=0.2914
bk0: 276a 5280764i bk1: 272a 5280663i bk2: 288a 5280579i bk3: 244a 5280866i bk4: 276a 5280727i bk5: 304a 5280343i bk6: 276a 5280542i bk7: 332a 5279977i bk8: 340a 5280230i bk9: 356a 5280111i bk10: 332a 5280530i bk11: 344a 5280129i bk12: 328a 5280605i bk13: 276a 5280764i bk14: 340a 5280480i bk15: 288a 5280647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00268357
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276193 n_act=638 n_pre=622 n_req=1559 n_rd=4664 n_write=393 bw_util=0.001915
n_activity=35323 dram_eff=0.2863
bk0: 232a 5280953i bk1: 284a 5280620i bk2: 244a 5280954i bk3: 268a 5280785i bk4: 352a 5279981i bk5: 252a 5280803i bk6: 264a 5280709i bk7: 284a 5280508i bk8: 276a 5280880i bk9: 316a 5280536i bk10: 356a 5280326i bk11: 340a 5280298i bk12: 300a 5280798i bk13: 288a 5280687i bk14: 312a 5280569i bk15: 296a 5280681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00252077
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276132 n_act=653 n_pre=637 n_req=1578 n_rd=4680 n_write=408 bw_util=0.001926
n_activity=35319 dram_eff=0.2881
bk0: 292a 5280496i bk1: 284a 5280699i bk2: 268a 5280741i bk3: 248a 5280960i bk4: 268a 5280574i bk5: 284a 5280322i bk6: 296a 5280343i bk7: 288a 5280378i bk8: 304a 5280799i bk9: 348a 5280138i bk10: 324a 5280553i bk11: 316a 5280487i bk12: 284a 5280957i bk13: 292a 5280633i bk14: 292a 5280780i bk15: 292a 5280711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262584
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276248 n_act=634 n_pre=618 n_req=1560 n_rd=4600 n_write=410 bw_util=0.001897
n_activity=34724 dram_eff=0.2886
bk0: 264a 5280867i bk1: 284a 5280524i bk2: 280a 5280601i bk3: 288a 5280514i bk4: 292a 5280367i bk5: 276a 5280527i bk6: 244a 5280790i bk7: 252a 5280715i bk8: 328a 5280418i bk9: 304a 5280472i bk10: 312a 5280708i bk11: 312a 5280671i bk12: 272a 5281031i bk13: 296a 5280743i bk14: 300a 5280791i bk15: 296a 5280635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00233677
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276158 n_act=646 n_pre=630 n_req=1581 n_rd=4660 n_write=416 bw_util=0.001922
n_activity=35832 dram_eff=0.2833
bk0: 248a 5280985i bk1: 276a 5280613i bk2: 252a 5280835i bk3: 268a 5280633i bk4: 280a 5280571i bk5: 288a 5280526i bk6: 328a 5280173i bk7: 288a 5280430i bk8: 328a 5280520i bk9: 356a 5280134i bk10: 312a 5280645i bk11: 336a 5280318i bk12: 280a 5281012i bk13: 272a 5280733i bk14: 268a 5280976i bk15: 280a 5280764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00255371

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12303
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13749
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.92091
	minimum = 6
	maximum = 28
Network latency average = 6.91831
	minimum = 6
	maximum = 28
Slowest packet = 184098
Flit latency average = 6.40832
	minimum = 6
	maximum = 27
Slowest flit = 276781
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00104217
	minimum = 0.000690151 (at node 17)
	maximum = 0.00126732 (at node 40)
Accepted packet rate average = 0.00104217
	minimum = 0.000690151 (at node 17)
	maximum = 0.00126732 (at node 40)
Injected flit rate average = 0.00157039
	minimum = 0.000836176 (at node 17)
	maximum = 0.00228683 (at node 35)
Accepted flit rate average= 0.00157039
	minimum = 0.00123428 (at node 17)
	maximum = 0.00221701 (at node 2)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4448 (9 samples)
	minimum = 6 (9 samples)
	maximum = 78.7778 (9 samples)
Network latency average = 9.24655 (9 samples)
	minimum = 6 (9 samples)
	maximum = 61.8889 (9 samples)
Flit latency average = 8.97804 (9 samples)
	minimum = 6 (9 samples)
	maximum = 61 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0224487 (9 samples)
	minimum = 0.018168 (9 samples)
	maximum = 0.0411387 (9 samples)
Accepted packet rate average = 0.0224487 (9 samples)
	minimum = 0.018168 (9 samples)
	maximum = 0.0411387 (9 samples)
Injected flit rate average = 0.0337203 (9 samples)
	minimum = 0.0200563 (9 samples)
	maximum = 0.0651891 (9 samples)
Accepted flit rate average = 0.0337203 (9 samples)
	minimum = 0.0261192 (9 samples)
	maximum = 0.0657961 (9 samples)
Injected packet size average = 1.5021 (9 samples)
Accepted packet size average = 1.5021 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 36 sec (2256 sec)
gpgpu_simulation_rate = 18981 (inst/sec)
gpgpu_simulation_rate = 2157 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7851
gpu_sim_insn = 4498644
gpu_ipc =     573.0027
gpu_tot_sim_cycle = 5097054
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =       9.2839
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14496
partiton_reqs_in_parallel = 172722
partiton_reqs_in_parallel_total    = 62587139
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.3130
partiton_reqs_in_parallel_util = 172722
partiton_reqs_in_parallel_util_total    = 62587139
gpu_sim_cycle_parition_util = 7851
gpu_tot_sim_cycle_parition_util    = 2844879
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     286.1629 GB/Sec
L2_BW_total  =       2.8185 GB/Sec
gpu_total_sim_rate=20763

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969711
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1340, 1195, 1209, 1210, 1536, 1499, 1428, 1210, 1210, 1225, 1459, 1180, 1165, 1180, 1637, 1365, 1124, 1435, 1124, 1169, 1243, 1368, 1109, 1124, 1305, 1451, 1299, 1265, 1094, 1254, 1139, 1079, 923, 908, 938, 923, 893, 908, 1157, 1134, 938, 953, 1064, 908, 1105, 923, 1395, 1156, 1122, 895, 925, 895, 910, 1065, 910, 925, 940, 880, 910, 1080, 1111, 1118, 925, 973, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 126596
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119029
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2681
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:382225	W0_Idle:99625866	W0_Scoreboard:54290316	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1287 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 5097053 
mrq_lat_table:11783 	290 	323 	3911 	544 	424 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128408 	16996 	216 	78 	902 	144 	2588 	1250 	131 	313 	337 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	90911 	2213 	1915 	5354 	43169 	1966 	116 	165 	56 	902 	144 	2588 	1250 	131 	313 	337 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102457 	10914 	3922 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	22878 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1056 	89 	4 	7 	11 	10 	24 	24 	18 	21 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    238391    478896    403510    241996    189264    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    188622    209389    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    187617    266664    299147    212460    275627    201991    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    201092    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    189160    306908    271712    417946    184663    313649    192401    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    189979    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    191902    251938    421221    370351    391962    289203 
dram[7]:    477618    185624    221256    256466    188581    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    186800    240983    198246    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    194139    210163    192153    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    189829    255962    222505    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.104167  2.289474  1.980000  2.562500  2.302325  2.244444  2.325581  2.300000  2.585366  2.211539  2.431373  2.510638  2.675676  2.864865  2.628572  3.379310 
dram[1]:  2.225000  2.250000  2.588235  2.230769  2.142857  2.205128  2.538461  2.232558  2.319149  2.255319  2.568182  2.875000  3.031250  2.594594  2.916667  2.823529 
dram[2]:  1.961538  2.645161  2.046512  2.162791  2.275000  2.152174  2.386364  2.195122  2.476191  2.176471  2.511111  2.512820  2.800000  2.848485  2.758621  2.714286 
dram[3]:  2.060000  2.222222  2.078947  2.153846  2.020000  2.166667  2.384615  2.485714  2.634146  2.460000  2.682927  2.525000  2.500000  2.604651  2.842105  2.939394 
dram[4]:  2.285714  2.210526  1.960000  2.125000  2.194444  2.088889  2.136364  2.166667  2.309524  2.155555  2.586957  2.642857  3.384615  3.233333  2.641026  2.705882 
dram[5]:  2.190476  2.040000  2.041667  2.781250  2.081633  2.783784  2.311111  2.184211  2.521739  2.268293  2.681818  2.589744  2.794118  2.571429  2.681818  2.944444 
dram[6]:  2.358974  2.142857  2.404762  2.081081  2.162791  2.255319  2.190476  2.111111  2.346939  2.574468  2.500000  2.156863  2.825000  3.241379  2.950000  2.882353 
dram[7]:  2.200000  2.425000  2.314286  2.275000  1.920635  2.441176  2.324324  2.130435  2.342105  2.625000  2.738095  2.413043  2.888889  3.333333  2.675000  2.611111 
dram[8]:  2.042553  2.410256  2.170732  2.484848  1.891304  2.083333  2.125000  2.209302  2.702703  2.274510  2.634146  2.769231  3.000000  2.564103  2.833333  3.121212 
dram[9]:  2.378378  2.209302  2.136364  2.000000  2.060000  2.181818  2.428571  2.606061  2.142857  2.325581  2.589744  3.281250  2.967742  3.121212  3.028571  2.763158 
dram[10]:  2.666667  2.162791  1.975000  2.095238  2.062500  2.600000  2.176471  2.428571  2.208333  2.333333  2.575000  2.604651  3.200000  2.764706  3.000000  3.129032 
average row locality = 17374/7166 = 2.424505
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        22        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        29        34        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        20        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        24        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4463
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:      11731      5969      5402      5967      9126      5007      7416      5184      7693     12411      9561      8397     21957     17670     14540     18413
dram[1]:      12489     13159      6335      2304      9339      8373      9437     11075      8900     14466      8725     12073     16957     13334      7511     11586
dram[2]:      12399      5921     11577      5361      9655     17059      9228     10111      8376     11379     10149     12358     17103     20183     22373     21326
dram[3]:      13651      8697     16784     11277      8921      9626      6263      4396      6996     11691      9151     12174     15062     14706     12819     21181
dram[4]:       9923     12764     13789      5458      8534     10334      8562      3783      8407      9115     12257     15587     17976     10472     17248     16952
dram[5]:       9865     14510      6600      7019     12098      1113      6725     10930      6446      8841      9276     15316     15139     19215     17684     12005
dram[6]:      14124     10321      6187     19367      6110     11891      4939      9511     13226      8914      9930     17375     14993     18163     17038     12429
dram[7]:       8195      5598      5744      8838     14563      9739      9866      4932     10596      9113     15770     16688     15342     17888     16654     20886
dram[8]:      10002     16261      9770      2234      7201     15045      7348      6457      9460     10125     13178      7186     20953     16232     17613     12423
dram[9]:      13414     10037      8711      5576      4193      3960      1810      4326      8660     11362      9061     10773     18153     11022     16373     15068
dram[10]:       4688      8641      9276     14203      6202      7955      7299      2814      8549     17160      9424     11378     14682     13544     16931     14678
maximum mf latency per bank:
dram[0]:     230680     39480    123681    266058    255448    123446    143726    143595    185178    256510    255102    185297    265958    272225    185282    254983
dram[1]:     265988    160979    193962     62744    133880    134020    266046    266052    255111    265880    248804    255107    185196    185353     18301    123692
dram[2]:     265982     18175    213550    132886    185306    266277    256191    185342    185457    265911    155554    256122    265781    265987    254946    254805
dram[3]:     257915    109186    266019    185211    193082    185174    132888    133393    185177    185379    123676    185198    157904    208804    185242    266321
dram[4]:     154024    265872    266075    134036    265948    255273    255328    184781    137264    185235    255082    185129    254975     70586    185427    185178
dram[5]:     143610    284595    266042    255346    255382       496    185226    266130    123591    184699    123624    266154    155593    272169    254972    185418
dram[6]:     266112    193979    185374    265869    265544    255276    123465    255352    265865    265913    123620    255126    158431    255041    254937    123521
dram[7]:     123618     62908    184984    134052    265963    185370    255307    143582    185163    255076    255115    248157    256256    185222    254950    257910
dram[8]:     160903    265954    134080     62660    133990    255431    185256    134002    185396    185378    255108    123528    123552    254958    254917    123721
dram[9]:     266002    184926    185296    134037    184934    184782     32618    123636    185335    230458    123549    266010    185370    155550    254968    265815
dram[10]:      18175    123625    265804    258751    255370    255370    184760    109112    266035    255360    123497    256444    155642    123679    123675    185274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290594 n_act=669 n_pre=653 n_req=1619 n_rd=4736 n_write=435 bw_util=0.001952
n_activity=36055 dram_eff=0.2868
bk0: 296a 5295100i bk1: 252a 5295389i bk2: 288a 5295136i bk3: 244a 5295636i bk4: 280a 5295152i bk5: 288a 5295100i bk6: 288a 5294995i bk7: 268a 5295055i bk8: 320a 5295159i bk9: 332a 5294735i bk10: 360a 5294744i bk11: 352a 5294660i bk12: 292a 5295307i bk13: 312a 5295117i bk14: 276a 5295472i bk15: 288a 5295406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00272622
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290903 n_act=625 n_pre=609 n_req=1539 n_rd=4548 n_write=402 bw_util=0.001869
n_activity=34792 dram_eff=0.2845
bk0: 256a 5295384i bk1: 272a 5295246i bk2: 256a 5295593i bk3: 256a 5295438i bk4: 272a 5295274i bk5: 260a 5295382i bk6: 288a 5295185i bk7: 280a 5295021i bk8: 324a 5295003i bk9: 324a 5294907i bk10: 340a 5295106i bk11: 288a 5295327i bk12: 280a 5295462i bk13: 288a 5295337i bk14: 292a 5295434i bk15: 272a 5295322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00259293
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290746 n_act=649 n_pre=633 n_req=1543 n_rd=4688 n_write=371 bw_util=0.00191
n_activity=34856 dram_eff=0.2903
bk0: 304a 5294902i bk1: 248a 5295560i bk2: 268a 5295269i bk3: 292a 5295227i bk4: 268a 5295325i bk5: 300a 5295052i bk6: 300a 5294961i bk7: 272a 5295100i bk8: 324a 5295149i bk9: 336a 5294789i bk10: 344a 5294996i bk11: 308a 5295166i bk12: 292a 5295406i bk13: 284a 5295356i bk14: 256a 5295693i bk15: 292a 5295318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00249854
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290621 n_act=661 n_pre=645 n_req=1590 n_rd=4760 n_write=400 bw_util=0.001948
n_activity=36237 dram_eff=0.2848
bk0: 304a 5294978i bk1: 244a 5295479i bk2: 256a 5295479i bk3: 264a 5295329i bk4: 300a 5294993i bk5: 308a 5295011i bk6: 276a 5295283i bk7: 252a 5295338i bk8: 316a 5295193i bk9: 372a 5294589i bk10: 328a 5295206i bk11: 316a 5295136i bk12: 300a 5295284i bk13: 320a 5294956i bk14: 308a 5295216i bk15: 296a 5295399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0024623
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290806 n_act=647 n_pre=631 n_req=1538 n_rd=4620 n_write=383 bw_util=0.001889
n_activity=35110 dram_eff=0.285
bk0: 288a 5295274i bk1: 256a 5295374i bk2: 300a 5295041i bk3: 272a 5295322i bk4: 236a 5295553i bk5: 292a 5295190i bk6: 272a 5295075i bk7: 288a 5294795i bk8: 292a 5295232i bk9: 300a 5294920i bk10: 368a 5294936i bk11: 340a 5294774i bk12: 260a 5295752i bk13: 280a 5295430i bk14: 304a 5295236i bk15: 272a 5295368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.002538
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290529 n_act=667 n_pre=651 n_req=1628 n_rd=4816 n_write=424 bw_util=0.001978
n_activity=36783 dram_eff=0.2849
bk0: 268a 5295241i bk1: 296a 5295015i bk2: 292a 5295089i bk3: 264a 5295477i bk4: 304a 5295043i bk5: 276a 5295270i bk6: 300a 5294913i bk7: 256a 5295229i bk8: 352a 5295046i bk9: 292a 5295161i bk10: 360a 5295057i bk11: 316a 5295138i bk12: 280a 5295501i bk13: 316a 5295036i bk14: 336a 5295009i bk15: 308a 5295231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00268903
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290454 n_act=678 n_pre=662 n_req=1639 n_rd=4872 n_write=421 bw_util=0.001998
n_activity=36322 dram_eff=0.2914
bk0: 276a 5295341i bk1: 272a 5295240i bk2: 288a 5295156i bk3: 244a 5295443i bk4: 276a 5295304i bk5: 304a 5294920i bk6: 276a 5295119i bk7: 332a 5294554i bk8: 340a 5294807i bk9: 356a 5294688i bk10: 332a 5295107i bk11: 344a 5294706i bk12: 328a 5295182i bk13: 276a 5295341i bk14: 340a 5295057i bk15: 288a 5295224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00267619
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290770 n_act=638 n_pre=622 n_req=1559 n_rd=4664 n_write=393 bw_util=0.001909
n_activity=35323 dram_eff=0.2863
bk0: 232a 5295530i bk1: 284a 5295197i bk2: 244a 5295531i bk3: 268a 5295362i bk4: 352a 5294558i bk5: 252a 5295380i bk6: 264a 5295286i bk7: 284a 5295085i bk8: 276a 5295457i bk9: 316a 5295113i bk10: 356a 5294903i bk11: 340a 5294875i bk12: 300a 5295375i bk13: 288a 5295264i bk14: 312a 5295146i bk15: 296a 5295258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00251383
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290709 n_act=653 n_pre=637 n_req=1578 n_rd=4680 n_write=408 bw_util=0.001921
n_activity=35319 dram_eff=0.2881
bk0: 292a 5295073i bk1: 284a 5295276i bk2: 268a 5295318i bk3: 248a 5295537i bk4: 268a 5295151i bk5: 284a 5294899i bk6: 296a 5294920i bk7: 288a 5294955i bk8: 304a 5295376i bk9: 348a 5294715i bk10: 324a 5295130i bk11: 316a 5295064i bk12: 284a 5295534i bk13: 292a 5295210i bk14: 292a 5295357i bk15: 292a 5295288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00261861
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290825 n_act=634 n_pre=618 n_req=1560 n_rd=4600 n_write=410 bw_util=0.001892
n_activity=34724 dram_eff=0.2886
bk0: 264a 5295444i bk1: 284a 5295101i bk2: 280a 5295178i bk3: 288a 5295091i bk4: 292a 5294944i bk5: 276a 5295104i bk6: 244a 5295367i bk7: 252a 5295292i bk8: 328a 5294995i bk9: 304a 5295049i bk10: 312a 5295285i bk11: 312a 5295248i bk12: 272a 5295608i bk13: 296a 5295320i bk14: 300a 5295368i bk15: 296a 5295212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00233034
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290735 n_act=646 n_pre=630 n_req=1581 n_rd=4660 n_write=416 bw_util=0.001917
n_activity=35832 dram_eff=0.2833
bk0: 248a 5295562i bk1: 276a 5295190i bk2: 252a 5295412i bk3: 268a 5295210i bk4: 280a 5295148i bk5: 288a 5295103i bk6: 328a 5294750i bk7: 288a 5295007i bk8: 328a 5295097i bk9: 356a 5294711i bk10: 312a 5295222i bk11: 336a 5294895i bk12: 280a 5295589i bk13: 272a 5295310i bk14: 268a 5295553i bk15: 280a 5295341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00254668

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12303
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.6238
	minimum = 6
	maximum = 587
Network latency average = 36.2316
	minimum = 6
	maximum = 336
Slowest packet = 258494
Flit latency average = 40.9299
	minimum = 6
	maximum = 335
Slowest flit = 389214
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.060386
	minimum = 0.0466212 (at node 21)
	maximum = 0.305012 (at node 44)
Accepted packet rate average = 0.060386
	minimum = 0.0466212 (at node 21)
	maximum = 0.305012 (at node 44)
Injected flit rate average = 0.0905789
	minimum = 0.0779568 (at node 21)
	maximum = 0.328641 (at node 44)
Accepted flit rate average= 0.0905789
	minimum = 0.0619069 (at node 21)
	maximum = 0.586396 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8627 (10 samples)
	minimum = 6 (10 samples)
	maximum = 129.6 (10 samples)
Network latency average = 11.945 (10 samples)
	minimum = 6 (10 samples)
	maximum = 89.3 (10 samples)
Flit latency average = 12.1732 (10 samples)
	minimum = 6 (10 samples)
	maximum = 88.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0262425 (10 samples)
	minimum = 0.0210133 (10 samples)
	maximum = 0.067526 (10 samples)
Accepted packet rate average = 0.0262425 (10 samples)
	minimum = 0.0210133 (10 samples)
	maximum = 0.067526 (10 samples)
Injected flit rate average = 0.0394062 (10 samples)
	minimum = 0.0258463 (10 samples)
	maximum = 0.0915343 (10 samples)
Accepted flit rate average = 0.0394062 (10 samples)
	minimum = 0.029698 (10 samples)
	maximum = 0.117856 (10 samples)
Injected packet size average = 1.50162 (10 samples)
Accepted packet size average = 1.50162 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 59 sec (2279 sec)
gpgpu_simulation_rate = 20763 (inst/sec)
gpgpu_simulation_rate = 2236 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 1066888
gpu_sim_insn = 5750033
gpu_ipc =       5.3895
gpu_tot_sim_cycle = 6391164
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       8.3038
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 641
gpu_stall_icnt2sh    = 21251
partiton_reqs_in_parallel = 23471094
partiton_reqs_in_parallel_total    = 62759861
partiton_level_parallism =      21.9996
partiton_level_parallism_total  =      13.4922
partiton_reqs_in_parallel_util = 23471094
partiton_reqs_in_parallel_util_total    = 62759861
gpu_sim_cycle_parition_util = 1066888
gpu_tot_sim_cycle_parition_util    = 2852730
partiton_level_parallism_util =      21.9996
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      19.4300 GB/Sec
L2_BW_total  =       5.4913 GB/Sec
gpu_total_sim_rate=16180

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396376
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1987, 1672, 2213, 1873, 2212, 2214, 2575, 1455, 2188, 2071, 2109, 2015, 1812, 1732, 2266, 1726, 1387, 1842, 1216, 1703, 1900, 1878, 1346, 1439, 1750, 1766, 1785, 2087, 1606, 1992, 1873, 1527, 1723, 1000, 1799, 1511, 1156, 1000, 1446, 1692, 1252, 1635, 1342, 1195, 1579, 1539, 1866, 1588, 1333, 1131, 1188, 1353, 1199, 1736, 1421, 1498, 1374, 1154, 1002, 1315, 1623, 1472, 1384, 1245, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 157086
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 149515
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2685
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:414388	W0_Idle:124109835	W0_Scoreboard:88765231	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 513 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1578 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 6391126 
mrq_lat_table:23802 	492 	612 	7569 	1828 	1183 	758 	420 	87 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	336839 	23730 	230 	78 	909 	208 	2871 	1540 	738 	1425 	1499 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	286487 	13639 	3838 	5379 	49370 	1993 	116 	165 	56 	909 	208 	2871 	1540 	738 	1425 	1499 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	243408 	25456 	6572 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	83389 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1561 	94 	8 	10 	14 	18 	31 	32 	24 	26 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    235380    238391    478896    403510    241996    209032    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    221993    211681    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    209195    266664    299147    212460    275627    224704    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    231488    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    202869    306908    271712    417946    184663    313649    200971    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    240231    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    237668    251938    421221    370351    391962    289203 
dram[7]:    477618    202655    221256    256466    221062    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    186800    240983    199809    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    210163    197385    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    201239    255962    222505    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.209302  2.258427  1.949495  2.275862  2.239130  2.098039  2.147368  2.244444  2.379310  2.084906  2.231579  2.267327  2.470588  2.426966  2.414634  2.837838 
dram[1]:  2.204301  2.377778  2.268293  2.142857  2.329412  2.448276  2.292683  2.258065  2.009091  2.207921  2.482759  2.411111  2.480000  2.224490  2.887324  2.325843 
dram[2]:  2.079208  2.649351  2.045455  2.028846  2.329545  2.198020  2.382022  2.322222  2.395604  2.211009  2.329670  2.316327  2.317647  2.766234  2.435294  2.364706 
dram[3]:  2.171429  2.253012  2.153061  1.979592  2.166667  2.202247  2.333333  2.142857  2.310000  2.322917  2.371134  2.428571  2.409639  2.373494  2.500000  2.617284 
dram[4]:  2.333333  2.192308  2.087912  2.097826  2.275862  2.170213  2.161616  2.125000  2.252874  2.219780  2.215054  2.430233  2.805195  2.512500  2.500000  2.472528 
dram[5]:  2.298851  2.202247  2.152174  2.411765  2.287234  2.348837  2.144444  2.115789  2.371134  2.244898  2.488636  2.417583  2.340659  2.446809  2.481482  2.627907 
dram[6]:  2.376344  2.130841  2.288889  2.058824  2.085106  2.136364  2.326531  2.137255  2.277228  2.425532  2.221154  2.245098  2.400000  2.737500  2.548780  2.415730 
dram[7]:  2.125000  2.129032  2.100000  2.321839  2.047619  2.366667  2.274725  2.145833  2.158416  2.397850  2.436782  2.330000  2.372093  2.550562  2.600000  2.390244 
dram[8]:  2.117021  2.440476  2.137255  2.285714  2.230000  2.100000  2.242105  2.141414  2.528090  2.235294  2.350515  2.469880  2.433333  2.397727  2.542169  2.500000 
dram[9]:  2.358025  2.275862  2.031915  2.104651  2.056075  2.067308  2.687500  2.325843  2.113402  2.128713  2.438202  2.548780  2.586207  2.466667  2.559524  2.581395 
dram[10]:  2.395062  2.076087  2.186047  2.082474  2.126316  2.292683  2.187500  2.448276  2.084112  2.216495  2.390805  2.318681  2.662162  2.517647  2.566265  2.675325 
average row locality = 36752/15959 = 2.302901
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       150       143       147       151       156       149       152       153       157       156       166       157       158       146       156 
dram[1]:       153       164       141       147       149       161       138       155       159       163       158       159       137       157       155       149 
dram[2]:       161       156       138       157       153       167       158       158       153       173       157       167       144       159       156       153 
dram[3]:       173       140       163       147       168       144       160       141       166       165       170       160       148       145       142       158 
dram[4]:       149       129       146       150       143       157       158       148       142       148       152       153       160       149       160       168 
dram[5]:       151       151       148       157       162       150       143       153       169       160       161       155       156       169       151       170 
dram[6]:       170       170       157       158       142       138       171       164       166       166       170       166       152       161       151       159 
dram[7]:       141       148       140       154       162       158       154       156       162       165       158       169       152       168       156       147 
dram[8]:       151       157       165       145       168       156       157       158       169       165       163       150       159       155       156       141 
dram[9]:       147       149       146       134       163       163       160       153       146       156       161       154       164       164       161       161 
dram[10]:       147       144       141       152       148       139       159       161       163       159       152       156       146       156       157       150 
total reads: 27280
bank skew: 173/129 = 1.34
chip skew: 2561/2412 = 1.06
number of total write accesses:
dram[0]:        48        51        50        51        55        58        55        50        54        64        56        63        53        58        52        54 
dram[1]:        52        50        45        48        49        52        50        55        62        60        58        58        49        61        50        58 
dram[2]:        49        48        42        54        52        55        54        51        65        68        55        60        53        54        51        48 
dram[3]:        55        47        48        47        53        52        50        54        65        58        60        61        52        52        53        54 
dram[4]:        47        42        44        43        55        47        56        56        54        54        54        56        56        52        55        57 
dram[5]:        49        45        50        48        53        52        50        48        61        60        58        65        57        61        50        56 
dram[6]:        51        58        49        52        54        50        57        54        64        62        61        63        52        58        58        56 
dram[7]:        46        50        49        48        53        55        53        50        56        58        54        64        52        59        52        49 
dram[8]:        48        48        53        47        55        54        56        54        56        63        65        55        60        56        55        49 
dram[9]:        44        49        45        47        57        52        55        54        59        59        56        55        61        58        54        61 
dram[10]:        47        47        47        50        54        49        51        52        60        56        56        55        51        58        56        56 
total reads: 9472
bank skew: 68/42 = 1.62
chip skew: 899/828 = 1.09
average mf latency per bank:
dram[0]:      18277     16019      9893     13111     12893     13434     15331     13002     16153     11381     17213     15497     20299     20066     18969     17935
dram[1]:      14723     17437     14415     13196     13018     14462      9547     16436     15588     15086     12580     14189     16666     14055     13276     15528
dram[2]:      15820     15121     15895     16002     18059     22976     14586     17889     15017     14685     14472     16602     16264     20384     18824     20265
dram[3]:      19281     14588     19485     14551     19440     15568     13684     14198     10774     14565     11339     14026     13354     16620     17414     20017
dram[4]:      15302     16842     16866     15560     12685     16162     15611     13740     12218     11372     16394     18479     23048     14383     19278     20591
dram[5]:      17251     18993     16681     10827     15514     14354     15473     15998     13843     10881     12264     16562     14292     18180     17212     14724
dram[6]:      19221     14579     15092     18201     12055     17258     13850     14975     18705     16300     12632     17696     18116     19772     21757     17944
dram[7]:      13788     12918      8939     14606     15621     12146     13860     15086     13667     13151     18570     17230     19466     20236     19341     19085
dram[8]:      13074     19950     16863     10688     19703     19026     17130     15239     16535     10692     14704     11795     20691     19876     20483     15494
dram[9]:      22210     14081     14113     17717     13792     15129     11957     19262     13494     18829     15393     14793     18062     16413     18721     16984
dram[10]:      15953     12842     13070     14896     11947     17370     16448     13811     12973     20606     13705     16045     14842     17318     21208     18994
maximum mf latency per bank:
dram[0]:     230680    185407    185489    266058    261165    261094    261029    261188    261141    256510    255102    185297    265958    272225    185459    254983
dram[1]:     265988    185428    193962    185330    261096    185460    266046    266052    261137    265880    248804    255107    185241    185353    185328    185430
dram[2]:     265982    185528    213550    185518    261117    266277    256191    261070    185581    265911    185292    256122    265781    265987    254946    254805
dram[3]:     257915    185412    266019    185528    261176    185328    261138    261109    185304    185379    185318    185240    185347    208804    185366    266321
dram[4]:     185447    265872    266075    185295    265948    261152    261124    185487    185422    185388    255082    185452    254975    185434    185475    185476
dram[5]:     185345    284595    266042    255346    261078    261156    261173    266130    185361    185259    185278    266154    185303    272169    254972    185435
dram[6]:     266112    193979    185510    265869    265544    261221    261173    261151    265865    265913    185446    255126    185399    255041    254937    185405
dram[7]:     185287    185366    184984    185369    265963    185520    261103    185515    261092    261201    255115    248157    256256    185414    254950    257910
dram[8]:     185333    265954    185421    185456    261219    261158    261141    261152    261082    185378    255108    166465    185323    254958    254917    185280
dram[9]:     266002    185577    185397    185405    261162    261140    261222    261183    185342    261109    185427    266010    185549    185317    254968    265815
dram[10]:     185309    166504    265804    258751    261094    261125    261089    261115    266035    261100    185456    256444    166411    185331    185407    185378
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264323 n_act=1460 n_pre=1444 n_req=3311 n_rd=9756 n_write=1157 bw_util=0.002999
n_activity=65539 dram_eff=0.333
bk0: 568a 7273228i bk1: 600a 7272750i bk2: 572a 7272613i bk3: 588a 7272652i bk4: 604a 7273248i bk5: 624a 7272376i bk6: 596a 7273165i bk7: 608a 7272853i bk8: 612a 7272958i bk9: 628a 7272196i bk10: 624a 7272302i bk11: 664a 7271745i bk12: 628a 7272603i bk13: 632a 7272738i bk14: 584a 7273565i bk15: 624a 7273152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0074236
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264374 n_act=1424 n_pre=1408 n_req=3302 n_rd=9780 n_write=1154 bw_util=0.003005
n_activity=65478 dram_eff=0.334
bk0: 612a 7272966i bk1: 656a 7272567i bk2: 564a 7273072i bk3: 588a 7272308i bk4: 596a 7273168i bk5: 644a 7272582i bk6: 552a 7273744i bk7: 620a 7272234i bk8: 636a 7271753i bk9: 652a 7272417i bk10: 632a 7273068i bk11: 636a 7272479i bk12: 548a 7273802i bk13: 628a 7272772i bk14: 620a 7273744i bk15: 596a 7272439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.00742099
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264060 n_act=1459 n_pre=1443 n_req=3369 n_rd=10040 n_write=1138 bw_util=0.003072
n_activity=66359 dram_eff=0.3369
bk0: 644a 7272556i bk1: 624a 7272706i bk2: 552a 7273517i bk3: 628a 7271997i bk4: 612a 7272963i bk5: 668a 7272370i bk6: 632a 7272749i bk7: 632a 7272467i bk8: 612a 7272048i bk9: 692a 7271368i bk10: 628a 7272289i bk11: 668a 7272014i bk12: 576a 7272853i bk13: 636a 7272974i bk14: 624a 7273216i bk15: 612a 7273350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.00894171
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264132 n_act=1465 n_pre=1449 n_req=3351 n_rd=9960 n_write=1134 bw_util=0.003049
n_activity=67767 dram_eff=0.3274
bk0: 692a 7271891i bk1: 560a 7273154i bk2: 652a 7272550i bk3: 588a 7272486i bk4: 672a 7272451i bk5: 576a 7273030i bk6: 640a 7272888i bk7: 564a 7272909i bk8: 664a 7271527i bk9: 660a 7271993i bk10: 680a 7272037i bk11: 640a 7271849i bk12: 592a 7273431i bk13: 580a 7273235i bk14: 568a 7273392i bk15: 632a 7272886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.00756072
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264634 n_act=1412 n_pre=1396 n_req=3240 n_rd=9648 n_write=1050 bw_util=0.00294
n_activity=65455 dram_eff=0.3269
bk0: 596a 7272669i bk1: 516a 7273516i bk2: 584a 7273175i bk3: 600a 7273138i bk4: 572a 7273353i bk5: 628a 7273019i bk6: 632a 7272568i bk7: 592a 7272301i bk8: 568a 7273317i bk9: 592a 7272910i bk10: 608a 7272857i bk11: 612a 7272552i bk12: 640a 7273129i bk13: 596a 7273160i bk14: 640a 7272858i bk15: 672a 7272551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.00675626
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264114 n_act=1444 n_pre=1428 n_req=3369 n_rd=10024 n_write=1130 bw_util=0.003065
n_activity=66304 dram_eff=0.3365
bk0: 604a 7273087i bk1: 604a 7273068i bk2: 592a 7272686i bk3: 628a 7272383i bk4: 648a 7272149i bk5: 600a 7272730i bk6: 572a 7272939i bk7: 612a 7272778i bk8: 676a 7271970i bk9: 640a 7272209i bk10: 644a 7272564i bk11: 620a 7271472i bk12: 624a 7271775i bk13: 676a 7271975i bk14: 604a 7273111i bk15: 680a 7272664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.00845491
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7263661 n_act=1511 n_pre=1495 n_req=3460 n_rd=10244 n_write=1229 bw_util=0.003153
n_activity=68328 dram_eff=0.3358
bk0: 680a 7272282i bk1: 680a 7271663i bk2: 628a 7272230i bk3: 632a 7271460i bk4: 568a 7272689i bk5: 552a 7273063i bk6: 684a 7272295i bk7: 656a 7271911i bk8: 664a 7271426i bk9: 664a 7271590i bk10: 680a 7271894i bk11: 664a 7271732i bk12: 608a 7273554i bk13: 644a 7272880i bk14: 604a 7272665i bk15: 636a 7271912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00958597
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264168 n_act=1458 n_pre=1442 n_req=3338 n_rd=9960 n_write=1112 bw_util=0.003043
n_activity=66110 dram_eff=0.335
bk0: 564a 7272973i bk1: 592a 7272213i bk2: 560a 7273276i bk3: 616a 7272967i bk4: 648a 7272623i bk5: 632a 7272951i bk6: 616a 7272986i bk7: 624a 7272205i bk8: 648a 7272129i bk9: 660a 7272202i bk10: 632a 7272749i bk11: 676a 7271563i bk12: 608a 7272960i bk13: 672a 7271304i bk14: 624a 7272854i bk15: 588a 7272680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00785819
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7263993 n_act=1466 n_pre=1450 n_req=3389 n_rd=10060 n_write=1171 bw_util=0.003086
n_activity=66859 dram_eff=0.336
bk0: 604a 7272365i bk1: 628a 7273079i bk2: 660a 7272125i bk3: 580a 7272587i bk4: 672a 7272469i bk5: 624a 7272265i bk6: 628a 7272629i bk7: 632a 7272278i bk8: 676a 7272467i bk9: 660a 7272240i bk10: 652a 7272141i bk11: 600a 7272552i bk12: 636a 7272486i bk13: 620a 7272415i bk14: 624a 7272389i bk15: 564a 7272797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.00821927
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264204 n_act=1444 n_pre=1428 n_req=3348 n_rd=9928 n_write=1136 bw_util=0.00304
n_activity=65318 dram_eff=0.3388
bk0: 588a 7273102i bk1: 596a 7272628i bk2: 584a 7272962i bk3: 536a 7272897i bk4: 652a 7272839i bk5: 652a 7272564i bk6: 640a 7272929i bk7: 612a 7272735i bk8: 584a 7272515i bk9: 624a 7272175i bk10: 644a 7272676i bk11: 616a 7272683i bk12: 656a 7272606i bk13: 656a 7272199i bk14: 644a 7272741i bk15: 644a 7272427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.00783428
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264514 n_act=1417 n_pre=1401 n_req=3275 n_rd=9720 n_write=1088 bw_util=0.00297
n_activity=65619 dram_eff=0.3294
bk0: 588a 7273004i bk1: 576a 7273279i bk2: 564a 7273255i bk3: 608a 7272569i bk4: 592a 7273594i bk5: 556a 7273400i bk6: 636a 7272898i bk7: 644a 7272576i bk8: 652a 7272117i bk9: 636a 7272396i bk10: 608a 7272808i bk11: 624a 7272360i bk12: 584a 7273384i bk13: 624a 7272977i bk14: 628a 7273096i bk15: 600a 7273036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00676601

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1197, Miss_rate = 0.073, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1242, Miss_rate = 0.075, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1190, Miss_rate = 0.073, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1255, Miss_rate = 0.076, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1220, Miss_rate = 0.074, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1290, Miss_rate = 0.077, Pending_hits = 573, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1290, Miss_rate = 0.076, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1200, Miss_rate = 0.073, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1210, Miss_rate = 0.074, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1202, Miss_rate = 0.073, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1241, Miss_rate = 0.074, Pending_hits = 572, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1265, Miss_rate = 0.075, Pending_hits = 605, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1279, Miss_rate = 0.076, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1282, Miss_rate = 0.076, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1225, Miss_rate = 0.074, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1265, Miss_rate = 0.076, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1288, Miss_rate = 0.058, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1227, Miss_rate = 0.075, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1248, Miss_rate = 0.075, Pending_hits = 574, Reservation_fails = 1
L2_cache_bank[19]: Access = 16195, Miss = 1234, Miss_rate = 0.076, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1213, Miss_rate = 0.074, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1217, Miss_rate = 0.073, Pending_hits = 578, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27280
L2_total_cache_miss_rate = 0.0737
L2_total_cache_pending_hits = 12800
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.71942
	minimum = 6
	maximum = 124
Network latency average = 8.43389
	minimum = 6
	maximum = 124
Slowest packet = 551696
Flit latency average = 7.90111
	minimum = 6
	maximum = 124
Slowest flit = 841863
Fragmentation average = 9.14478e-06
	minimum = 0
	maximum = 1
Injected packet rate average = 0.00409985
	minimum = 0.00319528 (at node 23)
	maximum = 0.00489086 (at node 34)
Accepted packet rate average = 0.00409985
	minimum = 0.00319528 (at node 23)
	maximum = 0.00489086 (at node 34)
Injected flit rate average = 0.00636761
	minimum = 0.00407635 (at node 23)
	maximum = 0.00910218 (at node 34)
Accepted flit rate average= 0.00636761
	minimum = 0.00577193 (at node 28)
	maximum = 0.00781011 (at node 21)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2133 (11 samples)
	minimum = 6 (11 samples)
	maximum = 129.091 (11 samples)
Network latency average = 11.6259 (11 samples)
	minimum = 6 (11 samples)
	maximum = 92.4545 (11 samples)
Flit latency average = 11.7849 (11 samples)
	minimum = 6 (11 samples)
	maximum = 91.6364 (11 samples)
Fragmentation average = 8.31344e-07 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0909091 (11 samples)
Injected packet rate average = 0.0242295 (11 samples)
	minimum = 0.0193935 (11 samples)
	maximum = 0.0618319 (11 samples)
Accepted packet rate average = 0.0242295 (11 samples)
	minimum = 0.0193935 (11 samples)
	maximum = 0.0618319 (11 samples)
Injected flit rate average = 0.0364027 (11 samples)
	minimum = 0.0238672 (11 samples)
	maximum = 0.0840405 (11 samples)
Accepted flit rate average = 0.0364027 (11 samples)
	minimum = 0.0275229 (11 samples)
	maximum = 0.107852 (11 samples)
Injected packet size average = 1.50241 (11 samples)
Accepted packet size average = 1.50241 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 40 sec (3280 sec)
gpgpu_simulation_rate = 16180 (inst/sec)
gpgpu_simulation_rate = 1948 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14708
gpu_sim_insn = 4715414
gpu_ipc =     320.6020
gpu_tot_sim_cycle = 6628022
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =       8.7184
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 776
gpu_stall_icnt2sh    = 21442
partiton_reqs_in_parallel = 323441
partiton_reqs_in_parallel_total    = 86230955
partiton_level_parallism =      21.9908
partiton_level_parallism_total  =      13.0589
partiton_reqs_in_parallel_util = 323441
partiton_reqs_in_parallel_util_total    = 86230955
gpu_sim_cycle_parition_util = 14708
gpu_tot_sim_cycle_parition_util    = 3919618
partiton_level_parallism_util =      21.9908
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     256.0934 GB/Sec
L2_BW_total  =       5.8634 GB/Sec
gpu_total_sim_rate=17342

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517581
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2167, 1837, 2393, 2038, 2392, 2394, 2755, 1620, 2368, 2251, 2274, 2195, 1992, 1912, 2446, 1906, 1567, 2007, 1381, 1883, 2080, 2043, 1526, 1604, 1930, 1946, 1965, 2267, 1786, 2172, 2053, 1707, 1903, 1180, 1979, 1691, 1336, 1180, 1626, 1872, 1432, 1815, 1522, 1375, 1759, 1719, 2046, 1768, 1513, 1281, 1368, 1533, 1379, 1886, 1601, 1678, 1554, 1319, 1182, 1495, 1803, 1637, 1564, 1425, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 452818
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 444766
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3166
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:909836	W0_Idle:124184305	W0_Scoreboard:88823776	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 513 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1446 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 6628021 
mrq_lat_table:24467 	503 	656 	7774 	1962 	1324 	910 	455 	87 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371973 	28241 	310 	92 	909 	208 	2871 	1540 	738 	1425 	1499 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	290171 	15021 	5143 	13245 	70697 	5897 	326 	212 	70 	909 	208 	2871 	1540 	738 	1425 	1499 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	250656 	26348 	6603 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	114957 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1590 	95 	8 	10 	14 	18 	31 	32 	24 	26 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        23        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        21        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        19        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        20        22        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        17        16        16        87        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    235380    238391    478896    403510    241996    209032    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    221993    211681    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    209195    266664    299147    212460    275627    224704    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    231488    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    202869    306908    271712    417946    184663    313649    200971    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    240231    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    237668    251938    421221    370351    391962    289203 
dram[7]:    477618    202655    221256    256466    221062    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    186800    240983    199809    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    210163    197385    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    201239    255962    222505    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.209302  2.292135  1.930693  2.261364  2.239130  2.098039  2.147368  2.244444  2.517241  2.205607  2.343750  2.480392  2.500000  2.555556  2.421687  2.826667 
dram[1]:  2.212766  2.362637  2.268293  2.142857  2.329412  2.448276  2.277108  2.258065  2.187500  2.445544  2.611111  2.615385  2.461539  2.336735  2.888889  2.382022 
dram[2]:  2.079208  2.641026  2.045455  2.019048  2.329545  2.186275  2.366667  2.322222  2.586957  2.427273  2.457447  2.575758  2.458823  2.961039  2.441860  2.364706 
dram[3]:  2.171429  2.253012  2.153061  1.979592  2.166667  2.202247  2.333333  2.130435  2.594059  2.422680  2.558824  2.673913  2.554217  2.476191  2.493671  2.654321 
dram[4]:  2.310345  2.192308  2.087912  2.097826  2.275862  2.170213  2.161616  2.113402  2.415730  2.384615  2.302083  2.643678  2.910256  2.592592  2.494253  2.500000 
dram[5]:  2.298851  2.200000  2.152174  2.379310  2.273684  2.333333  2.131868  2.104167  2.591837  2.353535  2.674157  2.728261  2.467391  2.536842  2.487805  2.632184 
dram[6]:  2.414894  2.166667  2.288889  2.058824  2.085106  2.123595  2.326531  2.137255  2.446602  2.577320  2.429907  2.457143  2.430233  2.890244  2.542169  2.444444 
dram[7]:  2.159091  2.117021  2.100000  2.321839  2.047619  2.366667  2.274725  2.145833  2.274510  2.553191  2.574713  2.594059  2.425287  2.696629  2.592592  2.397590 
dram[8]:  2.117021  2.494118  2.137255  2.270588  2.217822  2.100000  2.252632  2.141414  2.688889  2.365385  2.618557  2.642857  3.478723  2.494505  2.552941  2.500000 
dram[9]:  2.358025  2.340909  2.031915  2.104651  2.056075  2.057143  2.700000  2.311111  2.306123  2.284314  2.554348  2.686747  2.655555  2.548387  2.588235  2.586207 
dram[10]:  2.419753  2.076087  2.186047  2.082474  2.103093  2.292683  2.187500  2.448276  2.250000  2.377551  2.533333  2.521739  2.746667  2.593023  2.571429  2.679487 
average row locality = 38139/16104 = 2.368294
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       151       143       147       151       156       149       152       157       162       161       175       159       163       147       157 
dram[1]:       154       164       141       147       149       161       138       155       168       171       165       167       139       161       156       151 
dram[2]:       161       156       138       157       153       167       158       158       160       182       164       176       148       164       157       153 
dram[3]:       173       140       163       147       168       144       160       141       176       169       181       169       152       149       143       159 
dram[4]:       150       129       146       150       143       157       158       148       148       153       157       161       164       152       161       170 
dram[5]:       151       152       148       157       162       150       143       153       177       165       168       166       161       173       152       171 
dram[6]:       173       172       157       158       142       138       171       164       173       173       180       176       154       167       152       161 
dram[7]:       142       148       140       154       162       158       154       156       167       171       163       179       155       173       157       148 
dram[8]:       151       159       165       145       168       156       157       158       175       171       173       156       166       161       158       141 
dram[9]:       147       151       146       134       163       163       160       153       153       162       167       159       169       169       163       162 
dram[10]:       147       144       141       152       148       139       159       161       170       165       159       163       149       159       158       151 
total reads: 27725
bank skew: 182/129 = 1.41
chip skew: 2611/2447 = 1.07
number of total write accesses:
dram[0]:        48        53        52        52        55        58        55        50        62        74        64        78        56        67        54        55 
dram[1]:        54        51        45        48        49        52        51        55        77        76        70        71        53        68        52        61 
dram[2]:        49        50        42        55        52        56        55        51        78        85        67        79        61        64        53        48 
dram[3]:        55        47        48        47        53        52        50        55        86        66        80        77        60        59        54        56 
dram[4]:        51        42        44        43        55        47        56        57        67        64        64        69        63        58        56        60 
dram[5]:        49        46        50        50        54        53        51        49        77        68        70        85        66        68        52        58 
dram[6]:        54        62        49        52        54        51        57        54        79        77        80        82        55        70        59        59 
dram[7]:        48        51        49        48        53        55        53        50        65        69        61        83        56        67        53        51 
dram[8]:        48        53        53        48        56        54        57        54        67        75        81        66       161        66        59        49 
dram[9]:        44        55        45        47        57        53        56        55        73        71        68        64        70        68        57        63 
dram[10]:        49        47        47        50        56        49        51        52        73        68        69        69        57        64        58        58 
total reads: 10414
bank skew: 161/42 = 3.83
chip skew: 1047/896 = 1.17
average mf latency per bank:
dram[0]:      18411     15918      9918     13171     13044     13584     15503     13180     15478     10848     16434     14215     19998     19009     18873     17944
dram[1]:      14640     17478     14553     13325     13184     14612      9683     16610     14248     13815     11767     13149     16332     13544     13265     15337
dram[2]:      15943     15097     16027     16037     18209     23019     14684     18062     13947     13426     13492     14976     15512     19215     18735     20444
dram[3]:      19386     14725     19600     14680     19585     15731     13850     14311      9684     14019     10181     12793     12782     15922     17419     19916
dram[4]:      15046     16988     16990     15691     12847     16322     15780     13842     11345     10793     15491     16993     22095     13948     19276     20303
dram[5]:      17383     18931     16802     10839     15590     14438     15574     16100     12717     10472     11483     14715     13572     17502     17140     14692
dram[6]:      18827     14322     15212     18324     12214     17336     14001     15143     17252     15052     11421     15910     17865     18440     21728     17715
dram[7]:      13713     12983      9078     14735     15772     12296     14050     15265     13049     12417     17814     15532     19011     19311     19344     18992
dram[8]:      13233     19423     17007     10785     19785     19190     17253     15443     15602     10126     13438     11143     19569     18667     20112     15706
dram[9]:      22349     13664     14249     17867     13943     15215     12082     19357     12455     17586     14422     14077     17172     15537     18462     16918
dram[10]:      15926     12981     13216     15022     11995     17545     16626     13979     12104     19223     12713     14797     14378     16781     21075     18889
maximum mf latency per bank:
dram[0]:     230680    185407    185489    266058    261165    261094    261029    261188    261141    256510    255102    185297    265958    272225    185459    254983
dram[1]:     265988    185428    193962    185330    261096    185460    266046    266052    261137    265880    248804    255107    185241    185353    185328    185430
dram[2]:     265982    185528    213550    185518    261117    266277    256191    261070    185581    265911    185292    256122    265781    265987    254946    254805
dram[3]:     257915    185412    266019    185528    261176    185328    261138    261109    185304    185379    185318    185240    185347    208804    185366    266321
dram[4]:     185447    265872    266075    185295    265948    261152    261124    185487    185422    185388    255082    185452    254975    185434    185475    185476
dram[5]:     185345    284595    266042    255346    261078    261156    261173    266130    185361    185259    185278    266154    185303    272169    254972    185435
dram[6]:     266112    193979    185510    265869    265544    261221    261173    261151    265865    265913    185446    255126    185399    255041    254937    185405
dram[7]:     185287    185366    184984    185369    265963    185520    261103    185515    261092    261201    255115    248157    256256    185414    254950    257910
dram[8]:     185333    265954    185421    185456    261219    261158    261141    261152    261082    185378    255108    166465    185323    254958    254917    185280
dram[9]:     266002    185577    185397    185405    261162    261140    261222    261183    185342    261109    185427    266010    185549    185317    254968    265815
dram[10]:     185309    166504    265804    258751    261094    261125    261089    261115    266035    261100    185456    256444    166411    185331    185407    185378
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291407 n_act=1470 n_pre=1454 n_req=3405 n_rd=9888 n_write=1230 bw_util=0.003044
n_activity=66778 dram_eff=0.333
bk0: 568a 7300535i bk1: 604a 7300030i bk2: 572a 7299847i bk3: 588a 7299924i bk4: 604a 7300554i bk5: 624a 7299683i bk6: 596a 7300472i bk7: 608a 7300162i bk8: 628a 7300097i bk9: 648a 7299296i bk10: 644a 7299440i bk11: 700a 7298795i bk12: 636a 7299846i bk13: 652a 7299928i bk14: 588a 7300836i bk15: 628a 7300423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00764772
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291398 n_act=1437 n_pre=1421 n_req=3420 n_rd=9948 n_write=1245 bw_util=0.003064
n_activity=67052 dram_eff=0.3339
bk0: 616a 7300222i bk1: 656a 7299822i bk2: 564a 7300378i bk3: 588a 7299615i bk4: 596a 7300478i bk5: 644a 7299893i bk6: 552a 7301029i bk7: 620a 7299547i bk8: 672a 7298643i bk9: 684a 7299395i bk10: 660a 7300134i bk11: 668a 7299567i bk12: 556a 7300961i bk13: 644a 7299970i bk14: 624a 7300997i bk15: 604a 7299706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.00810354
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291075 n_act=1470 n_pre=1454 n_req=3497 n_rd=10208 n_write=1242 bw_util=0.003135
n_activity=67813 dram_eff=0.3377
bk0: 644a 7299867i bk1: 624a 7299954i bk2: 552a 7300828i bk3: 628a 7299271i bk4: 612a 7300273i bk5: 668a 7299644i bk6: 632a 7300029i bk7: 632a 7299775i bk8: 640a 7299024i bk9: 728a 7298273i bk10: 656a 7299288i bk11: 704a 7299024i bk12: 592a 7300028i bk13: 656a 7300136i bk14: 628a 7300462i bk15: 612a 7300656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.00973438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291147 n_act=1476 n_pre=1460 n_req=3479 n_rd=10136 n_write=1230 bw_util=0.003112
n_activity=69481 dram_eff=0.3272
bk0: 692a 7299198i bk1: 560a 7300462i bk2: 652a 7299859i bk3: 588a 7299796i bk4: 672a 7299763i bk5: 576a 7300342i bk6: 640a 7300200i bk7: 564a 7300187i bk8: 704a 7298438i bk9: 676a 7299095i bk10: 724a 7298927i bk11: 676a 7298904i bk12: 608a 7300653i bk13: 596a 7300440i bk14: 572a 7300660i bk15: 636a 7300163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0083821
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291692 n_act=1426 n_pre=1410 n_req=3343 n_rd=9788 n_write=1133 bw_util=0.00299
n_activity=66878 dram_eff=0.3266
bk0: 600a 7299828i bk1: 516a 7300820i bk2: 584a 7300480i bk3: 600a 7300443i bk4: 572a 7300660i bk5: 628a 7300328i bk6: 632a 7299879i bk7: 592a 7299585i bk8: 592a 7300318i bk9: 612a 7300001i bk10: 628a 7299916i bk11: 644a 7299636i bk12: 656a 7300324i bk13: 608a 7300360i bk14: 644a 7300130i bk15: 680a 7299781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.00724842
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291117 n_act=1459 n_pre=1443 n_req=3495 n_rd=10196 n_write=1234 bw_util=0.003129
n_activity=67837 dram_eff=0.337
bk0: 604a 7300395i bk1: 608a 7300342i bk2: 592a 7299997i bk3: 628a 7299610i bk4: 648a 7299425i bk5: 600a 7300010i bk6: 572a 7300219i bk7: 612a 7300058i bk8: 708a 7298950i bk9: 660a 7299284i bk10: 672a 7299621i bk11: 664a 7298434i bk12: 644a 7298920i bk13: 692a 7299164i bk14: 608a 7300357i bk15: 684a 7299910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.00912839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7290613 n_act=1530 n_pre=1514 n_req=3605 n_rd=10444 n_write=1348 bw_util=0.003228
n_activity=70306 dram_eff=0.3354
bk0: 692a 7299514i bk1: 688a 7298865i bk2: 628a 7299534i bk3: 632a 7298768i bk4: 568a 7299999i bk5: 552a 7300342i bk6: 684a 7299607i bk7: 656a 7299225i bk8: 692a 7298370i bk9: 692a 7298505i bk10: 720a 7298792i bk11: 704a 7298657i bk12: 616a 7300788i bk13: 668a 7300000i bk14: 608a 7299932i bk15: 644a 7299151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0104766
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291248 n_act=1465 n_pre=1449 n_req=3439 n_rd=10108 n_write=1179 bw_util=0.00309
n_activity=67399 dram_eff=0.3349
bk0: 568a 7300263i bk1: 592a 7299493i bk2: 560a 7300581i bk3: 616a 7300274i bk4: 648a 7299930i bk5: 632a 7300259i bk6: 616a 7300294i bk7: 624a 7299513i bk8: 668a 7299193i bk9: 684a 7299235i bk10: 652a 7299961i bk11: 716a 7298597i bk12: 620a 7300195i bk13: 692a 7298502i bk14: 628a 7300126i bk15: 592a 7299938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0082741
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7290893 n_act=1482 n_pre=1466 n_req=3607 n_rd=10240 n_write=1368 bw_util=0.003178
n_activity=68829 dram_eff=0.3373
bk0: 604a 7299669i bk1: 636a 7300311i bk2: 660a 7299432i bk3: 580a 7299861i bk4: 672a 7299748i bk5: 624a 7299574i bk6: 628a 7299931i bk7: 632a 7299590i bk8: 700a 7299339i bk9: 684a 7299099i bk10: 692a 7299258i bk11: 624a 7299680i bk12: 664a 7299290i bk13: 644a 7299468i bk14: 632a 7299600i bk15: 564a 7300099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.00922106
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291219 n_act=1461 n_pre=1445 n_req=3467 n_rd=10084 n_write=1240 bw_util=0.0031
n_activity=66906 dram_eff=0.3385
bk0: 588a 7300404i bk1: 604a 7299817i bk2: 584a 7300268i bk3: 536a 7300206i bk4: 652a 7300150i bk5: 652a 7299843i bk6: 640a 7300234i bk7: 612a 7300021i bk8: 612a 7299508i bk9: 648a 7299200i bk10: 668a 7299729i bk11: 636a 7299842i bk12: 676a 7299740i bk13: 676a 7299286i bk14: 652a 7299967i bk15: 648a 7299669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.00854896
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291572 n_act=1429 n_pre=1413 n_req=3382 n_rd=9860 n_write=1175 bw_util=0.003021
n_activity=66914 dram_eff=0.3298
bk0: 588a 7300282i bk1: 576a 7300588i bk2: 564a 7300565i bk3: 608a 7299879i bk4: 592a 7300843i bk5: 556a 7300708i bk6: 636a 7300207i bk7: 644a 7299886i bk8: 680a 7299119i bk9: 660a 7299409i bk10: 636a 7299811i bk11: 652a 7299416i bk12: 596a 7300592i bk13: 636a 7300187i bk14: 632a 7300338i bk15: 604a 7300283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00747469

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1209, Miss_rate = 0.068, Pending_hits = 621, Reservation_fails = 1
L2_cache_bank[1]: Access = 17956, Miss = 1263, Miss_rate = 0.070, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1210, Miss_rate = 0.068, Pending_hits = 579, Reservation_fails = 1
L2_cache_bank[3]: Access = 17995, Miss = 1277, Miss_rate = 0.071, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[4]: Access = 17836, Miss = 1239, Miss_rate = 0.069, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1313, Miss_rate = 0.072, Pending_hits = 596, Reservation_fails = 5
L2_cache_bank[6]: Access = 18466, Miss = 1316, Miss_rate = 0.071, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[7]: Access = 17880, Miss = 1218, Miss_rate = 0.068, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1227, Miss_rate = 0.069, Pending_hits = 615, Reservation_fails = 2
L2_cache_bank[9]: Access = 17963, Miss = 1220, Miss_rate = 0.068, Pending_hits = 600, Reservation_fails = 1
L2_cache_bank[10]: Access = 18144, Miss = 1262, Miss_rate = 0.070, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1287, Miss_rate = 0.070, Pending_hits = 621, Reservation_fails = 0
L2_cache_bank[12]: Access = 18308, Miss = 1302, Miss_rate = 0.071, Pending_hits = 622, Reservation_fails = 1
L2_cache_bank[13]: Access = 18389, Miss = 1309, Miss_rate = 0.071, Pending_hits = 612, Reservation_fails = 1
L2_cache_bank[14]: Access = 18022, Miss = 1240, Miss_rate = 0.069, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1287, Miss_rate = 0.071, Pending_hits = 596, Reservation_fails = 4
L2_cache_bank[16]: Access = 31380, Miss = 1313, Miss_rate = 0.042, Pending_hits = 687, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1247, Miss_rate = 0.070, Pending_hits = 584, Reservation_fails = 2
L2_cache_bank[18]: Access = 18062, Miss = 1268, Miss_rate = 0.070, Pending_hits = 590, Reservation_fails = 2
L2_cache_bank[19]: Access = 17630, Miss = 1253, Miss_rate = 0.071, Pending_hits = 583, Reservation_fails = 3
L2_cache_bank[20]: Access = 17795, Miss = 1231, Miss_rate = 0.069, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[21]: Access = 18074, Miss = 1234, Miss_rate = 0.068, Pending_hits = 595, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27725
L2_total_cache_miss_rate = 0.0676
L2_total_cache_pending_hits = 13236
L2_total_cache_reservation_fails = 23
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116479
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 494
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8850
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.0963
	minimum = 6
	maximum = 823
Network latency average = 43.7924
	minimum = 6
	maximum = 576
Slowest packet = 743627
Flit latency average = 52.3968
	minimum = 6
	maximum = 575
Slowest flit = 1141297
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0540409
	minimum = 0.0421568 (at node 9)
	maximum = 0.317162 (at node 44)
Accepted packet rate average = 0.0540409
	minimum = 0.0421568 (at node 9)
	maximum = 0.317162 (at node 44)
Injected flit rate average = 0.0810614
	minimum = 0.0612973 (at node 46)
	maximum = 0.329775 (at node 44)
Accepted flit rate average= 0.0810614
	minimum = 0.0508601 (at node 9)
	maximum = 0.621711 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7035 (12 samples)
	minimum = 6 (12 samples)
	maximum = 186.917 (12 samples)
Network latency average = 14.3064 (12 samples)
	minimum = 6 (12 samples)
	maximum = 132.75 (12 samples)
Flit latency average = 15.1692 (12 samples)
	minimum = 6 (12 samples)
	maximum = 131.917 (12 samples)
Fragmentation average = 7.62065e-07 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0833333 (12 samples)
Injected packet rate average = 0.0267138 (12 samples)
	minimum = 0.0212905 (12 samples)
	maximum = 0.0831094 (12 samples)
Accepted packet rate average = 0.0267138 (12 samples)
	minimum = 0.0212905 (12 samples)
	maximum = 0.0831094 (12 samples)
Injected flit rate average = 0.0401242 (12 samples)
	minimum = 0.0269864 (12 samples)
	maximum = 0.104518 (12 samples)
Accepted flit rate average = 0.0401242 (12 samples)
	minimum = 0.0294677 (12 samples)
	maximum = 0.150673 (12 samples)
Injected packet size average = 1.50201 (12 samples)
Accepted packet size average = 1.50201 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 32 sec (3332 sec)
gpgpu_simulation_rate = 17342 (inst/sec)
gpgpu_simulation_rate = 1989 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 814295
gpu_sim_insn = 8878634
gpu_ipc =      10.9035
gpu_tot_sim_cycle = 7669539
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       8.6921
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 376963
gpu_stall_icnt2sh    = 1453085
partiton_reqs_in_parallel = 17538303
partiton_reqs_in_parallel_total    = 86554396
partiton_level_parallism =      21.5380
partiton_level_parallism_total  =      13.5722
partiton_reqs_in_parallel_util = 17538303
partiton_reqs_in_parallel_util_total    = 86554396
gpu_sim_cycle_parition_util = 814125
gpu_tot_sim_cycle_parition_util    = 3934326
partiton_level_parallism_util =      21.5425
partiton_level_parallism_util_total  =      21.9214
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     100.4578 GB/Sec
L2_BW_total  =      15.7330 GB/Sec
gpu_total_sim_rate=14817

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423322
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3398, 3169, 3478, 3208, 3670, 3662, 4139, 2944, 3695, 3688, 3636, 3568, 3166, 3370, 3742, 3242, 2727, 3265, 2570, 3265, 3198, 3362, 2694, 2733, 3244, 3251, 3353, 3548, 2895, 3424, 3415, 3078, 2999, 2103, 3080, 2739, 2399, 2138, 2627, 2729, 2349, 2673, 2527, 2155, 2804, 2658, 2978, 2769, 2454, 2210, 2361, 2549, 2493, 2861, 2579, 2631, 2541, 2238, 2087, 2307, 2600, 2648, 2553, 2359, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 2384542
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2369315
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 10341
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3337851	W0_Idle:138516378	W0_Scoreboard:116047884	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1246 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1524 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 7669501 
mrq_lat_table:55266 	1424 	1639 	14122 	6296 	4264 	5034 	6322 	6226 	1894 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1092624 	144138 	11280 	3857 	1548 	726 	4430 	2176 	2574 	3893 	5599 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	510997 	73101 	298933 	152101 	130154 	77627 	6058 	2167 	1095 	1440 	679 	4437 	2156 	2574 	3893 	5599 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	424186 	180180 	251726 	17110 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	388663 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2022 	146 	14 	15 	16 	23 	37 	38 	28 	29 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        24        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        23        25        16        21        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        20        26        16        28        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        21        25        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        21        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        19        31        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        20        22        23        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        17        16        29        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        17        17        27        17        87        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        21        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        18        16        21        16        16        16        16 
maximum service time to same row:
dram[0]:    236125    238391    478896    403510    241996    236904    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232176    220588    231950    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    239915    235223    266664    299147    221084    275627    238614    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    237456    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    233730    306908    271712    417946    236635    313649    232152    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    236870    376647    458191    358050    336072    455136    387904    402845    267494    240231    238830    347909    265856    471366    458017 
dram[6]:    231405    307636    308929    266337    268224    329934    427950    233602    254644    387833    241096    251938    421221    370351    391962    289203 
dram[7]:    477618    220571    236813    256466    239887    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    232153    240983    217093    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    239210    236862    255116    335491    471074    291452    231988    516484    496384    267846    503333    261308    496868    493711    231803 
dram[10]:    443420    230892    255962    232861    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.303644  2.196079  2.285106  2.583732  2.279167  2.251748  2.328000  2.311966  2.256198  2.260700  2.336100  2.240310  2.361011  2.380137  2.105611  2.444444 
dram[1]:  2.198556  2.208494  2.331950  2.393162  2.318777  2.215190  2.428571  2.392857  2.154386  2.258065  2.446903  2.302419  2.400000  2.295455  2.265683  2.161184 
dram[2]:  2.128572  2.263158  2.334906  2.350211  2.175097  2.072414  2.400000  2.237154  2.323529  2.342629  2.373391  2.223404  2.379447  2.549618  2.219512  2.264085 
dram[3]:  2.218868  2.324201  2.367521  2.250000  2.090000  2.357143  2.282158  2.207843  2.309237  2.186441  2.442553  2.438016  2.349265  2.295620  2.366795  2.362264 
dram[4]:  2.311538  2.212000  2.275424  2.289157  2.311476  2.212355  2.305785  2.308017  2.370213  2.273504  2.219697  2.450217  2.468750  2.370518  2.300000  2.272085 
dram[5]:  2.225564  2.268595  2.282701  2.331950  2.206897  2.413793  2.264463  2.331984  2.392713  2.253061  2.458716  2.443038  2.250000  2.300353  2.223404  2.332180 
dram[6]:  2.288461  2.278986  2.461539  2.304527  2.124514  2.105469  2.344697  2.291971  2.554113  2.389344  2.430894  2.386555  2.252830  2.648760  2.274648  2.348592 
dram[7]:  2.227848  2.272358  2.378151  2.366379  2.217054  2.161403  2.258687  2.262097  2.202290  2.258555  2.394958  2.294574  2.437500  2.568000  2.276316  2.290076 
dram[8]:  2.271255  2.316602  2.235521  2.437500  2.273859  2.132296  2.313559  2.309434  2.267206  2.250000  2.532189  2.313305  2.523809  2.382022  2.274725  2.346008 
dram[9]:  2.263158  2.283525  2.271493  2.378109  2.152416  2.203065  2.480000  2.341564  2.282609  2.207843  2.495496  2.545455  2.235714  2.265918  2.396887  2.340741 
dram[10]:  2.314741  2.115385  2.480769  2.341667  2.264228  2.270916  2.356828  2.495690  2.227092  2.119565  2.482609  2.354260  2.264151  2.373541  2.394422  2.393502 
average row locality = 102530/44414 = 2.308506
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       416       410       402       412       404       460       425       412       396       424       408       410       463       487       449       465 
dram[1]:       441       433       415       416       403       400       387       405       429       398       398       415       409       437       447       461 
dram[2]:       440       412       385       427       419       443       412       425       396       422       403       444       431       476       447       460 
dram[3]:       439       392       427       400       453       425       413       416       413       382       421       421       455       449       445       451 
dram[4]:       441       409       405       428       412       428       404       401       397       392       420       417       444       429       463       461 
dram[5]:       436       413       412       419       431       410       411       422       427       397       393       407       454       460       447       480 
dram[6]:       453       467       429       416       401       398       452       458       418       418       433       422       439       458       456       470 
dram[7]:       393       415       426       408       431       451       423       420       415       429       410       424       454       453       484       431 
dram[8]:       422       444       435       418       412       406       403       441       413       406       420       392       461       450       454       439 
dram[9]:       423       433       388       369       424       431       423       425       375       406       409       394       451       438       457       443 
dram[10]:       427       436       395       429       415       410       412       432       397       427       411       377       425       437       431       465 
total reads: 74837
bank skew: 487/369 = 1.32
chip skew: 6988/6689 = 1.04
number of total write accesses:
dram[0]:       153       150       135       128       143       184       157       129       150       157       155       168       191       208       189       195 
dram[1]:       168       139       147       144       128       125       123       131       185       162       155       156       155       169       167       196 
dram[2]:       156       147       110       130       140       158       128       141       157       166       150       183       171       192       190       183 
dram[3]:       149       117       127       131       174       169       137       147       162       134       153       169       184       180       168       175 
dram[4]:       160       144       132       142       152       145       154       146       160       140       166       149       188       166       181       182 
dram[5]:       156       136       129       143       145       150       137       154       164       155       143       172       194       191       180       194 
dram[6]:       142       162       147       144       145       141       167       170       172       165       165       146       158       183       190       197 
dram[7]:       135       144       140       141       141       165       162       141       162       165       160       168       170       189       208       169 
dram[8]:       139       156       144       128       136       142       143       171       147       161       170       147       281       186       167       178 
dram[9]:       136       163       114       109       155       144       135       144       150       157       145       138       175       167       159       189 
dram[10]:       154       169       121       133       142       160       123       147       162       158       160       148       175       173       170       198 
total reads: 27693
bank skew: 281/109 = 2.58
chip skew: 2596/2380 = 1.09
average mf latency per bank:
dram[0]:      19010     18134     19946     21883     20717     18496     20817     21551     17939     17776     20144     15342     17543     16653     16870     18098
dram[1]:      18433     22355     19090     20063     19187     20268     21887     20280     19201     17806     16066     16328     19071     16605     17051     17299
dram[2]:      19356     18709     20718     21658     20756     19816     20460     22387     19828     18023     16573     16875     16738     19574     18069     18263
dram[3]:      20606     19082     24690     21496     18324     19386     16651     22332     14859     17726     16040     17058     15788     17291     19895     20352
dram[4]:      17453     20114     19891     21134     19570     21747     19623     19383     19543     19176     17529     18956     16696     16189     17646     19036
dram[5]:      18757     19837     20232     18083     20148     18412     22552     20611     18191     15843     16670     17384     14642     17642     19133     17669
dram[6]:      20808     18292     18836     20202     20013     20945     18056     19987     20472     18552     16087     18821     17394     19877     18816     16391
dram[7]:      17778     18642     19823     19414     22853     17145     18080     22551     17094     17274     17372     18704     17378     18353     16125     17863
dram[8]:      19235     20068     20169     18864     24440     20625     19742     21122     18695     17716     18895     16475     18099     19069     19288     16649
dram[9]:      22369     20233     20196     21753     19532     20454     19462     24941     18251     20294     19079     19140     17306     17480     19524     18034
dram[10]:      19471     17964     21555     21480     20047     20349     23195     18922     15723     21280     17412     16153     15133     17838     19056     17383
maximum mf latency per bank:
dram[0]:     258099    257990    258035    266058    261165    261094    261029    261188    261141    258089    255102    236832    265958    272225    257993    258127
dram[1]:     265988    258410    257981    258221    261096    258192    266046    266052    261137    265880    248804    255107    258308    257855    258001    257894
dram[2]:     265982    258424    258026    258306    261117    266277    258205    261070    258048    265911    236884    256122    265781    265987    258056    258082
dram[3]:     258170    257979    266019    258372    261176    258528    261138    261109    258080    258259    236673    236884    257888    257654    258098    266321
dram[4]:     257986    265872    266075    258186    265948    261152    261124    258380    258452    258314    255082    237014    258184    236850    258243    257978
dram[5]:     257848    284595    266042    257999    261078    261156    261173    266130    258319    258114    236885    266154    258039    272169    258464    258152
dram[6]:     266112    257994    257996    265869    265544    261221    261173    261151    265865    265913    236720    255126    257700    257908    257967    258360
dram[7]:     257953    258355    258014    258239    265963    257995    261103    258461    261092    261201    255115    248157    258339    258420    258179    257910
dram[8]:     258350    265954    258154    258205    261219    261158    261141    261152    261082    257846    255108    236915    258033    258037    258402    258455
dram[9]:     266002    258066    258194    258086    261162    261140    261222    261183    237032    261109    236909    266010    258183    257662    258439    265815
dram[10]:     258087    258099    265804    258751    261094    261125    261089    261115    266035    261100    237493    256444    257674    257705    258337    258346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8817474 n_nop=8776173 n_act=4097 n_pre=4081 n_req=9435 n_rd=27372 n_write=5751 bw_util=0.007513
n_activity=161852 dram_eff=0.4093
bk0: 1664a 8792188i bk1: 1640a 8791348i bk2: 1608a 8792181i bk3: 1648a 8793108i bk4: 1616a 8793310i bk5: 1840a 8789471i bk6: 1700a 8793068i bk7: 1648a 8795831i bk8: 1584a 8793937i bk9: 1696a 8792595i bk10: 1632a 8793321i bk11: 1640a 8791400i bk12: 1852a 8788172i bk13: 1948a 8789219i bk14: 1796a 8788835i bk15: 1860a 8788149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.114045
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8817474 n_nop=8777328 n_act=3992 n_pre=3976 n_req=9144 n_rd=26776 n_write=5402 bw_util=0.007299
n_activity=156963 dram_eff=0.41
bk0: 1764a 8791851i bk1: 1732a 8791303i bk2: 1660a 8792642i bk3: 1664a 8792897i bk4: 1612a 8795116i bk5: 1600a 8795011i bk6: 1548a 8796665i bk7: 1620a 8794818i bk8: 1716a 8790664i bk9: 1592a 8791963i bk10: 1592a 8796804i bk11: 1660a 8792367i bk12: 1636a 8792398i bk13: 1748a 8791432i bk14: 1788a 8791762i bk15: 1844a 8788467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0994296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8817474 n_nop=8776456 n_act=4091 n_pre=4075 n_req=9344 n_rd=27368 n_write=5484 bw_util=0.007452
n_activity=161349 dram_eff=0.4072
bk0: 1760a 8791403i bk1: 1648a 8792626i bk2: 1540a 8794232i bk3: 1708a 8793880i bk4: 1676a 8793963i bk5: 1772a 8791708i bk6: 1648a 8796786i bk7: 1700a 8792372i bk8: 1584a 8792973i bk9: 1688a 8791977i bk10: 1612a 8793930i bk11: 1776a 8790999i bk12: 1724a 8791329i bk13: 1904a 8789687i bk14: 1788a 8789914i bk15: 1840a 8790428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106426
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8817474 n_nop=8776768 n_act=4034 n_pre=4018 n_req=9278 n_rd=27208 n_write=5446 bw_util=0.007407
n_activity=161785 dram_eff=0.4037
bk0: 1756a 8792629i bk1: 1568a 8795677i bk2: 1708a 8793484i bk3: 1600a 8793164i bk4: 1812a 8792254i bk5: 1700a 8791376i bk6: 1652a 8793427i bk7: 1664a 8791685i bk8: 1652a 8791513i bk9: 1528a 8794776i bk10: 1684a 8793708i bk11: 1684a 8790994i bk12: 1820a 8791065i bk13: 1796a 8790987i bk14: 1780a 8792222i bk15: 1804a 8790251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107373
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8817474 n_nop=8776939 n_act=4011 n_pre=3995 n_req=9258 n_rd=27004 n_write=5525 bw_util=0.007378
n_activity=159798 dram_eff=0.4071
bk0: 1764a 8791667i bk1: 1636a 8791842i bk2: 1620a 8792670i bk3: 1712a 8792749i bk4: 1648a 8792711i bk5: 1712a 8791438i bk6: 1616a 8794866i bk7: 1604a 8793028i bk8: 1588a 8792185i bk9: 1568a 8793106i bk10: 1680a 8792816i bk11: 1668a 8792510i bk12: 1776a 8790155i bk13: 1716a 8791548i bk14: 1852a 8787760i bk15: 1844a 8787777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113717
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8817474 n_nop=8776500 n_act=4057 n_pre=4041 n_req=9362 n_rd=27276 n_write=5600 bw_util=0.007457
n_activity=160101 dram_eff=0.4107
bk0: 1744a 8791338i bk1: 1652a 8793320i bk2: 1648a 8792917i bk3: 1676a 8791015i bk4: 1724a 8792762i bk5: 1640a 8794470i bk6: 1644a 8794867i bk7: 1688a 8794712i bk8: 1708a 8792658i bk9: 1588a 8792990i bk10: 1572a 8795378i bk11: 1628a 8791369i bk12: 1816a 8791381i bk13: 1840a 8790390i bk14: 1788a 8789630i bk15: 1920a 8789441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.099821
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8817474 n_nop=8775610 n_act=4098 n_pre=4082 n_req=9582 n_rd=27952 n_write=5732 bw_util=0.00764
n_activity=162103 dram_eff=0.4156
bk0: 1812a 8790764i bk1: 1868a 8790386i bk2: 1716a 8792000i bk3: 1664a 8789275i bk4: 1604a 8791993i bk5: 1592a 8792123i bk6: 1808a 8792405i bk7: 1832a 8791858i bk8: 1672a 8790271i bk9: 1672a 8791299i bk10: 1732a 8791671i bk11: 1688a 8793408i bk12: 1756a 8790703i bk13: 1832a 8790952i bk14: 1824a 8787746i bk15: 1880a 8787338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116903
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8817474 n_nop=8776132 n_act=4096 n_pre=4080 n_req=9427 n_rd=27468 n_write=5698 bw_util=0.007523
n_activity=161146 dram_eff=0.4116
bk0: 1572a 8793302i bk1: 1660a 8790327i bk2: 1704a 8792840i bk3: 1632a 8791341i bk4: 1724a 8792570i bk5: 1804a 8790021i bk6: 1692a 8794124i bk7: 1680a 8793343i bk8: 1660a 8791297i bk9: 1716a 8792010i bk10: 1640a 8792464i bk11: 1696a 8790761i bk12: 1816a 8790974i bk13: 1812a 8788356i bk14: 1936a 8786954i bk15: 1724a 8789307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.11002
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8817474 n_nop=8776521 n_act=4050 n_pre=4034 n_req=9412 n_rd=27264 n_write=5605 bw_util=0.007455
n_activity=161098 dram_eff=0.4081
bk0: 1688a 8791826i bk1: 1776a 8790853i bk2: 1740a 8792349i bk3: 1672a 8792794i bk4: 1648a 8794917i bk5: 1624a 8793038i bk6: 1612a 8795339i bk7: 1764a 8791571i bk8: 1652a 8793278i bk9: 1624a 8792807i bk10: 1680a 8793020i bk11: 1568a 8792419i bk12: 1844a 8790041i bk13: 1800a 8789897i bk14: 1816a 8789272i bk15: 1756a 8788830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104138
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8817474 n_nop=8777695 n_act=3918 n_pre=3902 n_req=9069 n_rd=26756 n_write=5203 bw_util=0.007249
n_activity=156478 dram_eff=0.4085
bk0: 1692a 8793199i bk1: 1732a 8792151i bk2: 1552a 8794454i bk3: 1476a 8795237i bk4: 1696a 8793177i bk5: 1724a 8793173i bk6: 1692a 8796363i bk7: 1700a 8794097i bk8: 1500a 8793887i bk9: 1624a 8792671i bk10: 1636a 8793698i bk11: 1576a 8793606i bk12: 1804a 8792165i bk13: 1752a 8790435i bk14: 1828a 8791552i bk15: 1772a 8789064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109444
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8817474 n_nop=8777175 n_act=3971 n_pre=3955 n_req=9219 n_rd=26904 n_write=5469 bw_util=0.007343
n_activity=158290 dram_eff=0.409
bk0: 1708a 8792099i bk1: 1744a 8790628i bk2: 1580a 8793846i bk3: 1716a 8792974i bk4: 1660a 8795391i bk5: 1640a 8792708i bk6: 1648a 8795672i bk7: 1728a 8792876i bk8: 1588a 8792813i bk9: 1708a 8793293i bk10: 1644a 8792069i bk11: 1508a 8794233i bk12: 1700a 8791179i bk13: 1748a 8790893i bk14: 1724a 8791201i bk15: 1860a 8788275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106012

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3363, Miss_rate = 0.059, Pending_hits = 770, Reservation_fails = 1
L2_cache_bank[1]: Access = 57563, Miss = 3480, Miss_rate = 0.060, Pending_hits = 757, Reservation_fails = 0
L2_cache_bank[2]: Access = 56961, Miss = 3329, Miss_rate = 0.058, Pending_hits = 725, Reservation_fails = 2
L2_cache_bank[3]: Access = 57114, Miss = 3365, Miss_rate = 0.059, Pending_hits = 739, Reservation_fails = 0
L2_cache_bank[4]: Access = 56785, Miss = 3333, Miss_rate = 0.059, Pending_hits = 730, Reservation_fails = 0
L2_cache_bank[5]: Access = 57687, Miss = 3509, Miss_rate = 0.061, Pending_hits = 742, Reservation_fails = 5
L2_cache_bank[6]: Access = 57935, Miss = 3466, Miss_rate = 0.060, Pending_hits = 754, Reservation_fails = 0
L2_cache_bank[7]: Access = 57130, Miss = 3336, Miss_rate = 0.058, Pending_hits = 747, Reservation_fails = 0
L2_cache_bank[8]: Access = 57418, Miss = 3386, Miss_rate = 0.059, Pending_hits = 765, Reservation_fails = 5
L2_cache_bank[9]: Access = 57604, Miss = 3365, Miss_rate = 0.058, Pending_hits = 765, Reservation_fails = 1
L2_cache_bank[10]: Access = 57578, Miss = 3411, Miss_rate = 0.059, Pending_hits = 732, Reservation_fails = 1
L2_cache_bank[11]: Access = 57727, Miss = 3408, Miss_rate = 0.059, Pending_hits = 767, Reservation_fails = 1
L2_cache_bank[12]: Access = 57590, Miss = 3481, Miss_rate = 0.060, Pending_hits = 772, Reservation_fails = 1
L2_cache_bank[13]: Access = 58054, Miss = 3507, Miss_rate = 0.060, Pending_hits = 766, Reservation_fails = 1
L2_cache_bank[14]: Access = 57323, Miss = 3436, Miss_rate = 0.060, Pending_hits = 743, Reservation_fails = 2
L2_cache_bank[15]: Access = 57214, Miss = 3431, Miss_rate = 0.060, Pending_hits = 754, Reservation_fails = 4
L2_cache_bank[16]: Access = 70240, Miss = 3420, Miss_rate = 0.049, Pending_hits = 829, Reservation_fails = 0
L2_cache_bank[17]: Access = 56879, Miss = 3396, Miss_rate = 0.060, Pending_hits = 736, Reservation_fails = 2
L2_cache_bank[18]: Access = 56869, Miss = 3350, Miss_rate = 0.059, Pending_hits = 735, Reservation_fails = 2
L2_cache_bank[19]: Access = 56598, Miss = 3339, Miss_rate = 0.059, Pending_hits = 714, Reservation_fails = 3
L2_cache_bank[20]: Access = 56661, Miss = 3313, Miss_rate = 0.058, Pending_hits = 710, Reservation_fails = 0
L2_cache_bank[21]: Access = 57158, Miss = 3413, Miss_rate = 0.060, Pending_hits = 730, Reservation_fails = 1
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 74837
L2_total_cache_miss_rate = 0.0588
L2_total_cache_pending_hits = 16482
L2_total_cache_reservation_fails = 32
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 798782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58836
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 382908
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 627
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.2829
	minimum = 6
	maximum = 943
Network latency average = 28.1082
	minimum = 6
	maximum = 886
Slowest packet = 1158305
Flit latency average = 24.3057
	minimum = 6
	maximum = 886
Slowest flit = 1826387
Fragmentation average = 0.0412757
	minimum = 0
	maximum = 847
Injected packet rate average = 0.0211972
	minimum = 0.018026 (at node 11)
	maximum = 0.0243555 (at node 41)
Accepted packet rate average = 0.0211972
	minimum = 0.018026 (at node 11)
	maximum = 0.0243555 (at node 41)
Injected flit rate average = 0.0357274
	minimum = 0.0236542 (at node 11)
	maximum = 0.0505426 (at node 37)
Accepted flit rate average= 0.0357274
	minimum = 0.0313695 (at node 46)
	maximum = 0.0416551 (at node 5)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.825 (13 samples)
	minimum = 6 (13 samples)
	maximum = 245.077 (13 samples)
Network latency average = 15.3681 (13 samples)
	minimum = 6 (13 samples)
	maximum = 190.692 (13 samples)
Flit latency average = 15.872 (13 samples)
	minimum = 6 (13 samples)
	maximum = 189.923 (13 samples)
Fragmentation average = 0.00317575 (13 samples)
	minimum = 0 (13 samples)
	maximum = 65.2308 (13 samples)
Injected packet rate average = 0.0262894 (13 samples)
	minimum = 0.0210393 (13 samples)
	maximum = 0.0785899 (13 samples)
Accepted packet rate average = 0.0262894 (13 samples)
	minimum = 0.0210393 (13 samples)
	maximum = 0.0785899 (13 samples)
Injected flit rate average = 0.039786 (13 samples)
	minimum = 0.0267301 (13 samples)
	maximum = 0.100366 (13 samples)
Accepted flit rate average = 0.039786 (13 samples)
	minimum = 0.029614 (13 samples)
	maximum = 0.142287 (13 samples)
Injected packet size average = 1.51338 (13 samples)
Accepted packet size average = 1.51338 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 59 sec (4499 sec)
gpgpu_simulation_rate = 14817 (inst/sec)
gpgpu_simulation_rate = 1704 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15093
gpu_sim_insn = 5472444
gpu_ipc =     362.5816
gpu_tot_sim_cycle = 7906782
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =       9.1235
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 377096
gpu_stall_icnt2sh    = 1453261
partiton_reqs_in_parallel = 331913
partiton_reqs_in_parallel_total    = 104092699
partiton_level_parallism =      21.9912
partiton_level_parallism_total  =      13.2070
partiton_reqs_in_parallel_util = 331913
partiton_reqs_in_parallel_util_total    = 104092699
gpu_sim_cycle_parition_util = 15093
gpu_tot_sim_cycle_parition_util    = 4748451
partiton_level_parallism_util =      21.9912
partiton_level_parallism_util_total  =      21.9216
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     256.5693 GB/Sec
L2_BW_total  =      15.7507 GB/Sec
gpu_total_sim_rate=15847

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545922
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3578, 3349, 3658, 3388, 3850, 3842, 4319, 3124, 3875, 3868, 3816, 3748, 3346, 3550, 3922, 3422, 2907, 3445, 2750, 3445, 3378, 3542, 2874, 2913, 3424, 3431, 3533, 3728, 3075, 3604, 3595, 3258, 3143, 2247, 3224, 2883, 2543, 2282, 2771, 2873, 2493, 2817, 2671, 2299, 2948, 2802, 3122, 2913, 2598, 2354, 2505, 2693, 2637, 3005, 2723, 2775, 2685, 2382, 2231, 2451, 2744, 2792, 2697, 2503, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2691483
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2675193
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11404
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3849115	W0_Idle:138599039	W0_Scoreboard:116104558	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1246 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1484 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 7906781 
mrq_lat_table:58662 	1487 	1858 	14903 	6606 	4383 	5221 	6433 	6226 	1894 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1126762 	150609 	11351 	3957 	1623 	726 	4430 	2176 	2574 	3893 	5599 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	514705 	74516 	300409 	159855 	152153 	81720 	6256 	2221 	1193 	1500 	679 	4437 	2156 	2574 	3893 	5599 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	431580 	180938 	251745 	17110 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2050 	149 	14 	15 	16 	23 	37 	38 	28 	29 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        19        17        16        16        16        16        24        26        16        24        16        16        20        16 
dram[1]:        16        16        16        16        16        16        17        16        28        25        16        46        16        16        16        25 
dram[2]:        16        16        16        16        16        16        16        16        30        26        44        28        16        44        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        29        21        25        16        16        16        16 
dram[4]:        34        16        16        23        16        16        16        16        18        29        16        44        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        41        31        16        16        16        37 
dram[6]:        16        25        16        16        16        16        17        16        28        20        22        23        16        16        16        16 
dram[7]:        27        16        16        16        16        15        16        16        28        17        16        29        16        24        16        16 
dram[8]:        16        28        16        16        15        15        17        16        28        17        27        17        87        37        16        16 
dram[9]:        33        21        16        16        15        15        16        16        21        18        16        46        16        20        33        16 
dram[10]:        16        29        16        23        17        16        16        16        20        31        40        21        16        16        16        16 
maximum service time to same row:
dram[0]:    236125    238391    478896    403510    241996    236904    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232176    220588    231950    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    239915    235223    266664    299147    221084    275627    238614    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    237456    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    233730    306908    271712    417946    236635    313649    232152    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    236870    376647    458191    358050    336072    455136    387904    402845    267494    240231    238830    347909    265856    471366    458017 
dram[6]:    231405    307636    308929    266337    268224    329934    427950    233602    254644    387833    241096    251938    421221    370351    391962    289203 
dram[7]:    477618    220571    236813    256466    239887    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    232153    240983    217093    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    239210    236862    255116    335491    471074    291452    231988    516484    496384    267846    503333    261308    496868    493711    231803 
dram[10]:    443420    230892    255962    232861    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.444000  2.388235  2.341667  2.625000  2.279167  2.251748  2.328000  2.311966  2.351020  2.344828  2.512397  2.409266  2.507194  2.522184  2.228758  2.601476 
dram[1]:  2.345324  2.362934  2.402439  2.527660  2.318777  2.210084  2.421801  2.392857  2.236111  2.369478  2.638767  2.472000  2.593220  2.456604  2.386861  2.281554 
dram[2]:  2.277580  2.407258  2.395349  2.443038  2.175097  2.075862  2.400000  2.237154  2.437500  2.421875  2.544681  2.378092  2.551181  2.700758  2.357639  2.414035 
dram[3]:  2.357143  2.531818  2.463830  2.375527  2.086379  2.357143  2.276860  2.203125  2.410359  2.294118  2.605042  2.617284  2.480000  2.436364  2.526923  2.515038 
dram[4]:  2.443182  2.339921  2.351465  2.370518  2.311476  2.207692  2.300411  2.308017  2.478814  2.381356  2.381132  2.615385  2.634241  2.515748  2.448399  2.433099 
dram[5]:  2.382022  2.433884  2.382353  2.454545  2.206897  2.407725  2.259259  2.330645  2.492000  2.357723  2.627273  2.587500  2.387543  2.426574  2.367491  2.462329 
dram[6]:  2.459770  2.391459  2.540084  2.387755  2.115830  2.105469  2.334586  2.291971  2.656652  2.475806  2.582329  2.532787  2.409775  2.806584  2.417544  2.498246 
dram[7]:  2.384937  2.413655  2.435685  2.450644  2.203065  2.164912  2.258687  2.257028  2.290566  2.359848  2.569038  2.474904  2.587549  2.691700  2.393443  2.437262 
dram[8]:  2.435484  2.442748  2.307692  2.519824  2.273859  2.132296  2.313559  2.309434  2.365462  2.351779  2.700855  2.504273  2.916107  2.529630  2.416058  2.477444 
dram[9]:  2.432000  2.412879  2.328829  2.492537  2.152416  2.203065  2.471366  2.341564  2.393939  2.320312  2.648889  2.744076  2.339100  2.390511  2.538461  2.487085 
dram[10]:  2.458167  2.262976  2.576923  2.421488  2.259109  2.269841  2.361233  2.482906  2.341270  2.223022  2.637931  2.535714  2.428571  2.534884  2.559524  2.550360 
average row locality = 107716/44699 = 2.409808
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       430       426       410       420       404       460       425       412       406       434       424       426       479       503       465       481 
dram[1]:       455       447       424       427       403       400       387       405       439       408       414       431       425       453       463       477 
dram[2]:       454       426       391       434       419       443       412       425       406       432       419       460       447       492       463       476 
dram[3]:       453       407       435       410       453       425       413       416       423       392       437       437       471       465       461       467 
dram[4]:       456       423       413       437       412       428       404       401       407       402       436       433       460       445       479       477 
dram[5]:       451       428       420       429       431       410       411       422       437       407       409       423       470       476       463       496 
dram[6]:       469       481       437       424       401       398       452       458       428       428       449       438       455       474       472       486 
dram[7]:       407       430       433       415       431       451       423       420       425       439       426       440       470       469       500       447 
dram[8]:       436       458       443       427       412       406       403       441       423       416       436       408       478       466       470       455 
dram[9]:       439       447       393       377       424       431       423       425       386       417       425       410       467       454       473       459 
dram[10]:       440       452       402       437       415       410       412       432       408       438       427       393       441       453       447       481 
total reads: 76615
bank skew: 503/377 = 1.33
chip skew: 7150/6850 = 1.04
number of total write accesses:
dram[0]:       181       183       152       147       143       184       157       129       170       178       184       198       218       236       217       224 
dram[1]:       197       165       167       167       128       126       124       131       205       182       185       187       187       198       191       228 
dram[2]:       186       171       124       145       140       159       128       141       179       188       179       213       201       221       216       212 
dram[3]:       174       150       144       153       175       169       138       148       182       154       183       199       211       205       196       202 
dram[4]:       189       169       149       158       152       146       155       146       178       160       195       179       217       194       209       214 
dram[5]:       185       161       147       165       145       151       138       156       186       173       169       198       220       218       207       223 
dram[6]:       173       191       165       161       147       141       169       170       191       186       194       180       186       208       217       226 
dram[7]:       163       171       154       156       144       166       162       142       182       184       188       201       195       212       230       194 
dram[8]:       168       182       157       145       136       142       143       171       166       179       196       178       391       217       192       204 
dram[9]:       169       190       124       124       155       144       138       144       167       177       171       169       209       201       187       215 
dram[10]:       177       202       134       149       143       162       124       149       182       180       185       175       205       201       198       228 
total reads: 31101
bank skew: 391/124 = 3.15
chip skew: 2967/2684 = 1.11
average mf latency per bank:
dram[0]:      17755     16730     19105     20889     20778     18549     20879     21618     17105     16971     18751     14303     16518     15715     15841     16998
dram[1]:      17265     20945     18199     18960     19255     20297     21916     20351     18386     16989     14929     15177     17641     15519     16070     16179
dram[2]:      18069     17565     19963     20880     20817     19840     20528     22452     18826     17172     15409     15797     15613     18395     17010     17127
dram[3]:      19370     17491     23674     20326     18348     19441     16688     22358     14212     16849     14934     15905     14853     16293     18623     19103
dram[4]:      16306     18838     19056     20294     19627     21765     19654     19450     18701     18250     16359     17615     15647     15138     16575     17771
dram[5]:      17505     18539     19353     17155     20204     18437     22579     20605     17342     15177     15548     16290     13809     16607     17966     16619
dram[6]:      19332     17167     18067     19387     19999     21005     18057     20047     19604     17713     15049     17394     16264     18745     17700     15412
dram[7]:      16521     17392     19161     18718     22795     17170     18147     22579     16352     16565     16233     17371     16374     17366     15344     16788
dram[8]:      17927     18870     19518     18059     24508     20692     19824     21194     17899     16998     17750     15266     17677     17828     18168     15656
dram[9]:      20618     18979     19661     20809     19592     20514     19429     25014     17436     19341     17830     17684     16091     16209     18283     16967
dram[10]:      18382     16664     20801     20646     20075     20337     23226     18922     15008     20241     16333     15024     14119     16699     17819     16314
maximum mf latency per bank:
dram[0]:     258099    257990    258035    266058    261165    261094    261029    261188    261141    258089    255102    236832    265958    272225    257993    258127
dram[1]:     265988    258410    257981    258221    261096    258192    266046    266052    261137    265880    248804    255107    258308    257855    258001    257894
dram[2]:     265982    258424    258026    258306    261117    266277    258205    261070    258048    265911    236884    256122    265781    265987    258056    258082
dram[3]:     258170    257979    266019    258372    261176    258528    261138    261109    258080    258259    236673    236884    257888    257654    258098    266321
dram[4]:     257986    265872    266075    258186    265948    261152    261124    258380    258452    258314    255082    237014    258184    236850    258243    257978
dram[5]:     257848    284595    266042    257999    261078    261156    261173    266130    258319    258114    236885    266154    258039    272169    258464    258152
dram[6]:     266112    257994    257996    265869    265544    261221    261173    261151    265865    265913    236720    255126    257700    257908    257967    258360
dram[7]:     257953    258355    258014    258239    265963    257995    261103    258461    261092    261201    255115    248157    258339    258420    258179    257910
dram[8]:     258350    265954    258154    258205    261219    261158    261141    261152    261082    257846    255108    236915    258033    258037    258402    258455
dram[9]:     266002    258066    258194    258086    261162    261140    261222    261183    237032    261109    236909    266010    258183    257662    258439    265815
dram[10]:     258087    258099    265804    258751    261094    261125    261089    261115    266035    261100    237493    256444    257674    257705    258337    258346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8845498 n_nop=8803138 n_act=4127 n_pre=4111 n_req=9906 n_rd=28020 n_write=6102 bw_util=0.007715
n_activity=167585 dram_eff=0.4072
bk0: 1720a 8819764i bk1: 1704a 8818913i bk2: 1640a 8819851i bk3: 1680a 8820670i bk4: 1616a 8821320i bk5: 1840a 8817487i bk6: 1700a 8821093i bk7: 1648a 8823858i bk8: 1624a 8821517i bk9: 1736a 8820060i bk10: 1696a 8820800i bk11: 1704a 8818897i bk12: 1916a 8815712i bk13: 2012a 8816676i bk14: 1860a 8816337i bk15: 1924a 8815647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.114518
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8845498 n_nop=8804275 n_act=4018 n_pre=4002 n_req=9626 n_rd=27432 n_write=5771 bw_util=0.007507
n_activity=162464 dram_eff=0.4087
bk0: 1820a 8819378i bk1: 1788a 8818886i bk2: 1696a 8820256i bk3: 1708a 8820516i bk4: 1612a 8823135i bk5: 1600a 8822992i bk6: 1548a 8824638i bk7: 1620a 8822839i bk8: 1756a 8818211i bk9: 1632a 8819555i bk10: 1656a 8824215i bk11: 1724a 8819810i bk12: 1700a 8819866i bk13: 1812a 8818951i bk14: 1852a 8819335i bk15: 1908a 8815839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100352
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8845498 n_nop=8803457 n_act=4111 n_pre=4095 n_req=9802 n_rd=27996 n_write=5839 bw_util=0.00765
n_activity=166892 dram_eff=0.4055
bk0: 1816a 8818966i bk1: 1704a 8820219i bk2: 1564a 8821998i bk3: 1736a 8821675i bk4: 1676a 8821986i bk5: 1772a 8819724i bk6: 1648a 8824810i bk7: 1700a 8820401i bk8: 1624a 8820472i bk9: 1728a 8819392i bk10: 1676a 8821381i bk11: 1840a 8818470i bk12: 1788a 8818905i bk13: 1968a 8817247i bk14: 1852a 8817539i bk15: 1904a 8817977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107458
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8845498 n_nop=8803743 n_act=4055 n_pre=4039 n_req=9748 n_rd=27860 n_write=5801 bw_util=0.007611
n_activity=167364 dram_eff=0.4022
bk0: 1812a 8820256i bk1: 1628a 8823258i bk2: 1740a 8821256i bk3: 1640a 8820818i bk4: 1812a 8820230i bk5: 1700a 8819401i bk6: 1652a 8821402i bk7: 1664a 8819678i bk8: 1692a 8819034i bk9: 1568a 8822314i bk10: 1748a 8821075i bk11: 1748a 8818483i bk12: 1884a 8818449i bk13: 1860a 8818539i bk14: 1844a 8819781i bk15: 1868a 8817832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108358
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8845498 n_nop=8803910 n_act=4038 n_pre=4022 n_req=9723 n_rd=27652 n_write=5876 bw_util=0.007581
n_activity=165516 dram_eff=0.4051
bk0: 1824a 8819099i bk1: 1692a 8819403i bk2: 1652a 8820345i bk3: 1748a 8820492i bk4: 1648a 8820728i bk5: 1712a 8819418i bk6: 1616a 8822857i bk7: 1604a 8821052i bk8: 1628a 8819808i bk9: 1608a 8820687i bk10: 1744a 8820376i bk11: 1732a 8819968i bk12: 1840a 8817701i bk13: 1780a 8819047i bk14: 1916a 8815351i bk15: 1908a 8815351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.114242
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8845498 n_nop=8803475 n_act=4080 n_pre=4064 n_req=9825 n_rd=27932 n_write=5947 bw_util=0.00766
n_activity=165924 dram_eff=0.4084
bk0: 1804a 8818912i bk1: 1712a 8820926i bk2: 1680a 8820686i bk3: 1716a 8818697i bk4: 1724a 8820786i bk5: 1640a 8822467i bk6: 1644a 8822841i bk7: 1688a 8822695i bk8: 1748a 8820212i bk9: 1628a 8820578i bk10: 1636a 8822806i bk11: 1692a 8818802i bk12: 1880a 8819002i bk13: 1904a 8817894i bk14: 1852a 8817180i bk15: 1984a 8816991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100437
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8845498 n_nop=8802547 n_act=4132 n_pre=4116 n_req=10055 n_rd=28600 n_write=6103 bw_util=0.007846
n_activity=168084 dram_eff=0.4129
bk0: 1876a 8818318i bk1: 1924a 8817826i bk2: 1748a 8819693i bk3: 1696a 8817013i bk4: 1604a 8819947i bk5: 1592a 8820143i bk6: 1808a 8820350i bk7: 1832a 8819881i bk8: 1712a 8817877i bk9: 1712a 8818827i bk10: 1796a 8819187i bk11: 1752a 8820761i bk12: 1820a 8818215i bk13: 1896a 8818494i bk14: 1888a 8815340i bk15: 1944a 8814921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117386
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8845498 n_nop=8803138 n_act=4121 n_pre=4105 n_req=9870 n_rd=28104 n_write=6030 bw_util=0.007718
n_activity=166664 dram_eff=0.4096
bk0: 1628a 8820868i bk1: 1720a 8817804i bk2: 1732a 8820618i bk3: 1660a 8819146i bk4: 1724a 8820488i bk5: 1804a 8818033i bk6: 1692a 8822145i bk7: 1680a 8821332i bk8: 1700a 8818823i bk9: 1756a 8819596i bk10: 1704a 8819986i bk11: 1760a 8818302i bk12: 1880a 8818590i bk13: 1876a 8815952i bk14: 2000a 8814630i bk15: 1788a 8816983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110742
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8845498 n_nop=8803439 n_act=4074 n_pre=4058 n_req=9945 n_rd=27912 n_write=6015 bw_util=0.007671
n_activity=166930 dram_eff=0.4065
bk0: 1744a 8819498i bk1: 1832a 8818432i bk2: 1772a 8820159i bk3: 1708a 8820476i bk4: 1648a 8822930i bk5: 1624a 8821055i bk6: 1612a 8823364i bk7: 1764a 8819600i bk8: 1692a 8820660i bk9: 1664a 8820239i bk10: 1744a 8820718i bk11: 1632a 8819922i bk12: 1912a 8817363i bk13: 1864a 8817363i bk14: 1880a 8816964i bk15: 1820a 8816389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105361
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8845498 n_nop=8804639 n_act=3954 n_pre=3938 n_req=9534 n_rd=27400 n_write=5567 bw_util=0.007454
n_activity=162431 dram_eff=0.4059
bk0: 1756a 8820692i bk1: 1788a 8819632i bk2: 1572a 8822300i bk3: 1508a 8823029i bk4: 1696a 8821196i bk5: 1724a 8821196i bk6: 1692a 8824316i bk7: 1700a 8822122i bk8: 1544a 8821499i bk9: 1668a 8820283i bk10: 1700a 8821169i bk11: 1640a 8821111i bk12: 1868a 8819394i bk13: 1816a 8817738i bk14: 1892a 8819008i bk15: 1836a 8816625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109955
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8845498 n_nop=8804161 n_act=3990 n_pre=3974 n_req=9682 n_rd=27552 n_write=5821 bw_util=0.007546
n_activity=163808 dram_eff=0.4075
bk0: 1760a 8819731i bk1: 1808a 8818027i bk2: 1608a 8821668i bk3: 1748a 8820733i bk4: 1660a 8823378i bk5: 1640a 8820671i bk6: 1648a 8823691i bk7: 1728a 8820827i bk8: 1632a 8820361i bk9: 1752a 8820779i bk10: 1708a 8819541i bk11: 1572a 8821736i bk12: 1764a 8818687i bk13: 1812a 8818412i bk14: 1788a 8818771i bk15: 1924a 8815841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106664

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3443, Miss_rate = 0.059, Pending_hits = 833, Reservation_fails = 3
L2_cache_bank[1]: Access = 59051, Miss = 3562, Miss_rate = 0.060, Pending_hits = 827, Reservation_fails = 2
L2_cache_bank[2]: Access = 58449, Miss = 3410, Miss_rate = 0.058, Pending_hits = 791, Reservation_fails = 6
L2_cache_bank[3]: Access = 58602, Miss = 3448, Miss_rate = 0.059, Pending_hits = 810, Reservation_fails = 3
L2_cache_bank[4]: Access = 58273, Miss = 3411, Miss_rate = 0.059, Pending_hits = 793, Reservation_fails = 6
L2_cache_bank[5]: Access = 59175, Miss = 3588, Miss_rate = 0.061, Pending_hits = 805, Reservation_fails = 8
L2_cache_bank[6]: Access = 59423, Miss = 3546, Miss_rate = 0.060, Pending_hits = 815, Reservation_fails = 6
L2_cache_bank[7]: Access = 58618, Miss = 3419, Miss_rate = 0.058, Pending_hits = 814, Reservation_fails = 8
L2_cache_bank[8]: Access = 58906, Miss = 3467, Miss_rate = 0.059, Pending_hits = 828, Reservation_fails = 6
L2_cache_bank[9]: Access = 59092, Miss = 3446, Miss_rate = 0.058, Pending_hits = 827, Reservation_fails = 3
L2_cache_bank[10]: Access = 59066, Miss = 3492, Miss_rate = 0.059, Pending_hits = 794, Reservation_fails = 1
L2_cache_bank[11]: Access = 59215, Miss = 3491, Miss_rate = 0.059, Pending_hits = 824, Reservation_fails = 3
L2_cache_bank[12]: Access = 59078, Miss = 3563, Miss_rate = 0.060, Pending_hits = 835, Reservation_fails = 3
L2_cache_bank[13]: Access = 59542, Miss = 3587, Miss_rate = 0.060, Pending_hits = 832, Reservation_fails = 3
L2_cache_bank[14]: Access = 58810, Miss = 3515, Miss_rate = 0.060, Pending_hits = 794, Reservation_fails = 3
L2_cache_bank[15]: Access = 58698, Miss = 3511, Miss_rate = 0.060, Pending_hits = 812, Reservation_fails = 7
L2_cache_bank[16]: Access = 79893, Miss = 3501, Miss_rate = 0.044, Pending_hits = 964, Reservation_fails = 2
L2_cache_bank[17]: Access = 58355, Miss = 3477, Miss_rate = 0.060, Pending_hits = 797, Reservation_fails = 2
L2_cache_bank[18]: Access = 58348, Miss = 3430, Miss_rate = 0.059, Pending_hits = 793, Reservation_fails = 4
L2_cache_bank[19]: Access = 58074, Miss = 3420, Miss_rate = 0.059, Pending_hits = 779, Reservation_fails = 3
L2_cache_bank[20]: Access = 58145, Miss = 3392, Miss_rate = 0.058, Pending_hits = 765, Reservation_fails = 1
L2_cache_bank[21]: Access = 58642, Miss = 3496, Miss_rate = 0.060, Pending_hits = 797, Reservation_fails = 4
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 76615
L2_total_cache_miss_rate = 0.0583
L2_total_cache_pending_hits = 17929
L2_total_cache_reservation_fails = 87
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 806953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58836
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412367
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2074
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 87
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.2811
	minimum = 6
	maximum = 824
Network latency average = 43.8159
	minimum = 6
	maximum = 576
Slowest packet = 2549002
Flit latency average = 52.4183
	minimum = 6
	maximum = 575
Slowest flit = 4169339
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0541413
	minimum = 0.045057 (at node 12)
	maximum = 0.319805 (at node 44)
Accepted packet rate average = 0.0541413
	minimum = 0.045057 (at node 12)
	maximum = 0.319805 (at node 44)
Injected flit rate average = 0.0812119
	minimum = 0.061092 (at node 45)
	maximum = 0.332096 (at node 44)
Accepted flit rate average= 0.0812119
	minimum = 0.0540684 (at node 12)
	maximum = 0.627319 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.0005 (14 samples)
	minimum = 6 (14 samples)
	maximum = 286.429 (14 samples)
Network latency average = 17.4001 (14 samples)
	minimum = 6 (14 samples)
	maximum = 218.214 (14 samples)
Flit latency average = 18.4824 (14 samples)
	minimum = 6 (14 samples)
	maximum = 217.429 (14 samples)
Fragmentation average = 0.00294891 (14 samples)
	minimum = 0 (14 samples)
	maximum = 60.5714 (14 samples)
Injected packet rate average = 0.0282788 (14 samples)
	minimum = 0.0227549 (14 samples)
	maximum = 0.0958196 (14 samples)
Accepted packet rate average = 0.0282788 (14 samples)
	minimum = 0.0227549 (14 samples)
	maximum = 0.0958196 (14 samples)
Injected flit rate average = 0.042745 (14 samples)
	minimum = 0.0291845 (14 samples)
	maximum = 0.116919 (14 samples)
Accepted flit rate average = 0.042745 (14 samples)
	minimum = 0.0313607 (14 samples)
	maximum = 0.176933 (14 samples)
Injected packet size average = 1.51155 (14 samples)
Accepted packet size average = 1.51155 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 15 min, 52 sec (4552 sec)
gpgpu_simulation_rate = 15847 (inst/sec)
gpgpu_simulation_rate = 1736 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 899039
gpu_sim_insn = 17757560
gpu_ipc =      19.7517
gpu_tot_sim_cycle = 9033043
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =       9.9518
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 1950339
gpu_stall_icnt2sh    = 7402480
partiton_reqs_in_parallel = 18205615
partiton_reqs_in_parallel_total    = 104424612
partiton_level_parallism =      20.2501
partiton_level_parallism_total  =      13.5757
partiton_reqs_in_parallel_util = 18205615
partiton_reqs_in_parallel_util_total    = 104424612
gpu_sim_cycle_parition_util = 898102
gpu_tot_sim_cycle_parition_util    = 4763544
partiton_level_parallism_util =      20.2712
partiton_level_parallism_util_total  =      21.6598
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     207.7398 GB/Sec
L2_BW_total  =      34.4627 GB/Sec
gpu_total_sim_rate=14194

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619479
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5300, 4984, 5357, 5112, 5523, 5496, 5977, 4975, 5454, 5499, 5439, 5401, 5053, 5232, 5756, 5160, 4401, 5026, 4170, 4841, 4896, 4960, 4256, 4418, 4833, 4845, 4837, 4909, 4249, 4640, 4739, 4373, 4175, 3385, 4387, 3915, 3632, 3365, 3983, 4057, 3600, 4000, 3819, 3499, 4085, 3947, 4274, 4097, 3704, 3418, 3650, 3848, 3755, 4146, 3905, 3926, 3764, 3375, 3371, 3641, 3862, 3831, 3916, 3619, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 8835496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8791933
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38677
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11340814	W0_Idle:154311666	W0_Scoreboard:141157974	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1537 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1531 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 9032718 
mrq_lat_table:116934 	2881 	3347 	24488 	13272 	7819 	10238 	14677 	14821 	4070 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2593877 	597850 	23581 	8460 	3535 	3919 	9307 	10706 	7956 	10332 	14617 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	726482 	209308 	1074746 	546632 	312695 	322785 	25048 	4120 	2574 	3362 	3824 	9425 	10638 	7717 	10332 	14617 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	617558 	534179 	942610 	140133 	11922 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	529801 	496963 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2466 	376 	99 	56 	23 	28 	42 	44 	36 	35 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        35        50        19        17        16        16        16        16        24        26        45        46        43        44        23        45 
dram[1]:        43        41        19        34        16        16        17        16        28        30        46        46        48        45        30        25 
dram[2]:        44        38        16        24        16        16        16        16        30        26        44        46        46        44        42        45 
dram[3]:        39        48        25        32        17        16        16        16        31        29        31        46        39        41        44        43 
dram[4]:        34        28        23        23        16        16        16        16        28        29        45        44        45        34        44        48 
dram[5]:        44        41        26        32        16        16        16        16        24        28        41        31        42        28        43        37 
dram[6]:        47        25        16        24        16        16        17        16        28        20        28        23        44        41        43        45 
dram[7]:        27        40        18        22        16        16        16        16        28        29        44        49        41        24        38        41 
dram[8]:        43        28        21        24        16        16        17        16        28        28        42        47        87        37        41        29 
dram[9]:        33        21        16        25        16        16        16        16        28        31        27        46        16        20        33        42 
dram[10]:        37        29        21        23        17        16        16        16        31        31        40        43        46        44        44        46 
maximum service time to same row:
dram[0]:    236125    238391    478896    403510    241996    236904    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232176    220588    231950    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    239915    235223    266664    299147    221084    275627    238614    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    237456    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    233730    306908    271712    417946    236635    313649    232152    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    236870    376647    458191    358050    336072    455136    387904    402845    267494    240231    238830    347909    265856    471366    458017 
dram[6]:    231405    307636    308929    266337    268224    329934    427950    233602    254644    387833    241096    251938    421221    370351    391962    289203 
dram[7]:    477618    223583    236813    256466    239887    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    232153    240983    217093    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    239210    236862    255116    335491    471074    291452    231988    516484    496384    267846    503333    261308    496868    493711    231803 
dram[10]:    443420    230892    255962    232861    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.349514  2.384774  2.394679  2.601942  2.248588  2.261343  2.290698  2.184211  2.167939  2.252964  2.382796  2.297405  2.252443  2.380952  2.140432  2.302439 
dram[1]:  2.355899  2.415984  2.466970  2.602771  2.310621  2.235294  2.236473  2.223909  2.145684  2.301010  2.427015  2.308468  2.371917  2.285714  2.213008  2.212832 
dram[2]:  2.290441  2.314229  2.416279  2.509091  2.284333  2.200364  2.094571  2.186411  2.311850  2.283133  2.356701  2.268293  2.393597  2.420870  2.192429  2.238325 
dram[3]:  2.327652  2.360489  2.545662  2.459821  2.218924  2.338583  2.213726  2.185047  2.227799  2.287500  2.365854  2.441423  2.329915  2.331588  2.295652  2.294627 
dram[4]:  2.382812  2.273084  2.455982  2.463465  2.248134  2.309942  2.215867  2.293763  2.319838  2.306911  2.320565  2.516484  2.439640  2.387868  2.338028  2.258649 
dram[5]:  2.333973  2.338057  2.484234  2.558352  2.255403  2.331325  2.141577  2.161870  2.389452  2.272349  2.399577  2.367557  2.275214  2.329289  2.183230  2.264090 
dram[6]:  2.291971  2.367704  2.532009  2.453725  2.213439  2.134301  2.264865  2.200000  2.417355  2.280242  2.388330  2.316832  2.368327  2.531073  2.213836  2.307189 
dram[7]:  2.383158  2.366935  2.456290  2.496583  2.222434  2.188172  2.189781  2.152574  2.163534  2.318182  2.376782  2.313609  2.375451  2.428826  2.168421  2.238017 
dram[8]:  2.434874  2.368932  2.383023  2.589744  2.244660  2.189753  2.163043  2.222826  2.350951  2.247485  2.487234  2.394004  2.579038  2.310345  2.281619  2.265000 
dram[9]:  2.411043  2.431953  2.397753  2.582915  2.222641  2.152133  2.293785  2.196007  2.219316  2.258964  2.464853  2.489362  2.262799  2.276339  2.303754  2.243200 
dram[10]:  2.502203  2.333966  2.543943  2.471910  2.320939  2.328629  2.217143  2.227523  2.319502  2.220306  2.477223  2.392625  2.274783  2.297114  2.312069  2.286179 
average row locality = 212647/91803 = 2.316340
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       886       864       824       833       881       918       883       875       830       845       828       845       991      1003       976      1001 
dram[1]:       895       893       830       845       869       870       846       876       868       836       823       849       911       964       975       996 
dram[2]:       915       873       813       851       885       904       885       919       823       845       846       879       927       996       979       987 
dram[3]:       912       868       859       834       895       880       857       866       844       819       865       857       979       969       956       956 
dram[4]:       905       866       836       881       886       889       877       860       832       832       855       854       965       945       966       980 
dram[5]:       899       869       840       846       869       871       887       892       861       810       839       851       963       971       989      1000 
dram[6]:       928       918       864       837       844       866       927       938       852       838       880       870       960       974       983       999 
dram[7]:       846       877       870       834       889       906       883       871       846       839       859       856       962       979      1022       969 
dram[8]:       875       908       865       853       875       865       872       905       839       829       862       822       968       967       982       968 
dram[9]:       884       900       817       792       875       883       897       897       808       838       830       804       965       959       975       983 
dram[10]:       866       899       826       848       880       864       883       904       823       856       845       816       942       966       955       991 
total reads: 156770
bank skew: 1022/792 = 1.29
chip skew: 14478/14107 = 1.03
number of total write accesses:
dram[0]:       324       295       256       239       313       328       299       287       306       295       280       306       392       397       411       415 
dram[1]:       323       286       253       282       284       270       270       296       325       303       291       296       339       380       386       418 
dram[2]:       331       298       226       253       296       304       311       336       289       292       297       330       344       396       411       403 
dram[3]:       317       291       256       268       301       308       272       303       310       279       299       310       384       367       364       368 
dram[4]:       315       291       252       299       319       296       324       280       314       303       296       291       389       354       362       391 
dram[5]:       317       286       263       272       279       290       308       310       317       283       296       302       368       373       417       406 
dram[6]:       328       299       283       250       276       310       330       338       318       293       307       300       371       370       425       413 
dram[7]:       286       297       282       262       280       315       317       300       305       283       308       317       354       386       420       385 
dram[8]:       284       312       286       258       281       289       322       322       273       288       307       296       533       373       371       391 
dram[9]:       295       333       250       236       303       277       321       313       295       296       257       249       361       359       375       419 
dram[10]:       270       331       245       252       306       291       281       310       295       303       297       287       366       387       386       415 
total reads: 55877
bank skew: 533/226 = 2.36
chip skew: 5211/4939 = 1.06
average mf latency per bank:
dram[0]:      24949     25461     27951     28367     25856     26356     25479     25841     22940     23442     23011     20246     19248     19253     19727     20471
dram[1]:      24426     27132     27509     27958     26355     27509     25601     24094     24825     23838     21763     20880     20953     19142     19916     19953
dram[2]:      24888     25748     27934     28569     27367     26284     23428     24479     24272     23828     21081     20552     19680     20822     21194     20577
dram[3]:      25843     25287     30263     28101     25807     26236     23832     26771     21745     23947     20995     21066     18401     19904     22026     21618
dram[4]:      24734     26937     28140     26918     26382     27618     24218     25297     24481     23397     21707     22315     19466     19425     21758     21306
dram[5]:      24848     26454     28064     26669     26901     26129     25548     25087     23362     23065     21235     21953     17762     20375     20701     20257
dram[6]:      24497     25927     26548     28115     28199     26179     22884     24438     24909     24019     20681     21740     18744     20439     20145     19414
dram[7]:      24848     25778     26815     27026     27455     25119     23358     25456     23643     23426     21628     21484     19553     19757     20023     20932
dram[8]:      26342     26248     26354     27617     28654     27781     23676     24371     24612     24518     21754     20959     20772     20510     22204     20274
dram[9]:      27618     25257     27660     28139     25905     26460     23513     25916     23236     24323     23254     23007     19596     19803     21371     20022
dram[10]:      26523     24694     27913     28064     26302     28127     26472     23427     23132     25409     21848     21312     19110     19051     20625     19839
maximum mf latency per bank:
dram[0]:     258099    257990    258035    266058    261165    261094    261029    261188    261141    258089    255102    236832    265958    272225    257993    258127
dram[1]:     265988    258410    257981    258221    261096    258192    266046    266052    261137    265880    248804    255107    258308    257855    258001    257894
dram[2]:     265982    258424    258026    258306    261117    266277    258205    261070    258048    265911    236884    256122    265781    265987    258056    258082
dram[3]:     258170    257979    266019    258372    261176    258528    261138    261109    258080    258259    236673    236884    257888    257654    258098    266321
dram[4]:     257986    265872    266075    258186    265948    261152    261124    258380    258452    258314    255082    237014    258184    256454    258243    257978
dram[5]:     257848    284595    266042    257999    261078    261156    261173    266130    258319    258114    236885    266154    258039    272169    258464    258152
dram[6]:     266112    257994    257996    265869    265544    261221    261173    261151    265865    265913    236720    255126    257700    257908    257967    258360
dram[7]:     257953    258355    258014    258239    265963    257995    261103    258461    261092    261201    255115    248157    258339    258420    258179    257910
dram[8]:     258350    265954    258154    258205    261219    261158    261141    261152    261082    257846    255108    236915    258033    258037    258402    258455
dram[9]:     266002    258066    258194    258086    261162    261140    261222    261183    256046    261109    236909    266010    258183    257662    258439    265815
dram[10]:     258087    258099    265804    258751    261094    261125    261089    261115    266035    261100    237493    256444    257674    257705    258337    258346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10514880 n_nop=10428736 n_act=8456 n_pre=8440 n_req=19426 n_rd=57132 n_write=12116 bw_util=0.01317
n_activity=335405 dram_eff=0.4129
bk0: 3544a 10462563i bk1: 3456a 10461571i bk2: 3296a 10464163i bk3: 3332a 10467795i bk4: 3524a 10462659i bk5: 3672a 10459099i bk6: 3532a 10464207i bk7: 3500a 10465858i bk8: 3320a 10463383i bk9: 3380a 10463619i bk10: 3312a 10467506i bk11: 3380a 10461428i bk12: 3964a 10456100i bk13: 4012a 10457343i bk14: 3904a 10455731i bk15: 4004a 10451532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207463
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10514880 n_nop=10429971 n_act=8287 n_pre=8271 n_req=19148 n_rd=56584 n_write=11767 bw_util=0.013
n_activity=328043 dram_eff=0.4167
bk0: 3580a 10460353i bk1: 3572a 10461236i bk2: 3320a 10466897i bk3: 3380a 10463455i bk4: 3476a 10464206i bk5: 3480a 10463808i bk6: 3384a 10467024i bk7: 3504a 10462149i bk8: 3472a 10464296i bk9: 3344a 10461548i bk10: 3292a 10467980i bk11: 3396a 10463195i bk12: 3644a 10460577i bk13: 3856a 10459006i bk14: 3900a 10458066i bk15: 3984a 10453361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198229
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10514880 n_nop=10428542 n_act=8489 n_pre=8473 n_req=19444 n_rd=57308 n_write=12068 bw_util=0.0132
n_activity=335268 dram_eff=0.4139
bk0: 3660a 10461951i bk1: 3492a 10462664i bk2: 3252a 10466659i bk3: 3404a 10466050i bk4: 3540a 10463851i bk5: 3616a 10462365i bk6: 3540a 10462906i bk7: 3676a 10460149i bk8: 3292a 10466030i bk9: 3380a 10463100i bk10: 3384a 10465176i bk11: 3516a 10460139i bk12: 3708a 10459449i bk13: 3984a 10458152i bk14: 3916a 10455144i bk15: 3948a 10455216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201031
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10514880 n_nop=10429708 n_act=8275 n_pre=8259 n_req=19213 n_rd=56864 n_write=11774 bw_util=0.01306
n_activity=333066 dram_eff=0.4122
bk0: 3648a 10463032i bk1: 3472a 10465447i bk2: 3436a 10467659i bk3: 3336a 10466181i bk4: 3580a 10464181i bk5: 3520a 10462842i bk6: 3428a 10465959i bk7: 3464a 10461692i bk8: 3376a 10462810i bk9: 3276a 10465949i bk10: 3460a 10461957i bk11: 3428a 10461615i bk12: 3916a 10458628i bk13: 3876a 10457987i bk14: 3824a 10459690i bk15: 3824a 10456408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.200964
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10514880 n_nop=10429538 n_act=8242 n_pre=8226 n_req=19305 n_rd=56916 n_write=11958 bw_util=0.0131
n_activity=334120 dram_eff=0.4123
bk0: 3620a 10465503i bk1: 3464a 10463190i bk2: 3344a 10467037i bk3: 3524a 10464558i bk4: 3544a 10462572i bk5: 3556a 10458197i bk6: 3508a 10462864i bk7: 3440a 10464309i bk8: 3328a 10463131i bk9: 3328a 10462715i bk10: 3420a 10465809i bk11: 3416a 10463222i bk12: 3860a 10460046i bk13: 3780a 10458838i bk14: 3864a 10454503i bk15: 3920a 10454095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.208951
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10514880 n_nop=10429137 n_act=8378 n_pre=8362 n_req=19344 n_rd=57028 n_write=11975 bw_util=0.01312
n_activity=333856 dram_eff=0.4134
bk0: 3596a 10460060i bk1: 3476a 10463517i bk2: 3360a 10465408i bk3: 3384a 10463830i bk4: 3476a 10464324i bk5: 3484a 10464567i bk6: 3548a 10463070i bk7: 3568a 10464414i bk8: 3444a 10463660i bk9: 3240a 10464059i bk10: 3356a 10465657i bk11: 3404a 10462987i bk12: 3852a 10460079i bk13: 3884a 10456927i bk14: 3956a 10455669i bk15: 4000a 10454909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.194201
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10514880 n_nop=10427756 n_act=8473 n_pre=8457 n_req=19689 n_rd=57912 n_write=12282 bw_util=0.01335
n_activity=337997 dram_eff=0.4154
bk0: 3712a 10460564i bk1: 3672a 10463099i bk2: 3456a 10465534i bk3: 3348a 10462509i bk4: 3376a 10462878i bk5: 3464a 10459557i bk6: 3708a 10461705i bk7: 3752a 10460243i bk8: 3408a 10462359i bk9: 3352a 10464390i bk10: 3520a 10464066i bk11: 3480a 10462774i bk12: 3840a 10457923i bk13: 3896a 10459006i bk14: 3932a 10452484i bk15: 3996a 10451347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.209199
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10514880 n_nop=10428676 n_act=8455 n_pre=8439 n_req=19405 n_rd=57232 n_write=12078 bw_util=0.01318
n_activity=336042 dram_eff=0.4125
bk0: 3384a 10464605i bk1: 3508a 10460509i bk2: 3480a 10465395i bk3: 3336a 10465013i bk4: 3556a 10464036i bk5: 3624a 10457626i bk6: 3532a 10464293i bk7: 3484a 10463914i bk8: 3384a 10463221i bk9: 3356a 10465804i bk10: 3436a 10463581i bk11: 3424a 10459920i bk12: 3848a 10460389i bk13: 3916a 10456137i bk14: 4088a 10452316i bk15: 3876a 10455712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.200059
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10514880 n_nop=10429246 n_act=8311 n_pre=8295 n_req=19441 n_rd=57020 n_write=12008 bw_util=0.01313
n_activity=332165 dram_eff=0.4156
bk0: 3500a 10463936i bk1: 3632a 10460387i bk2: 3460a 10464592i bk3: 3412a 10464628i bk4: 3500a 10464798i bk5: 3460a 10462062i bk6: 3488a 10463222i bk7: 3620a 10460558i bk8: 3356a 10466329i bk9: 3316a 10465044i bk10: 3448a 10462329i bk11: 3288a 10462647i bk12: 3872a 10460066i bk13: 3868a 10456197i bk14: 3928a 10457856i bk15: 3872a 10455181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201946
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10514880 n_nop=10430345 n_act=8229 n_pre=8213 n_req=19046 n_rd=56428 n_write=11665 bw_util=0.01295
n_activity=328444 dram_eff=0.4146
bk0: 3536a 10462566i bk1: 3600a 10461899i bk2: 3268a 10465926i bk3: 3168a 10467473i bk4: 3500a 10465997i bk5: 3532a 10460304i bk6: 3588a 10465426i bk7: 3588a 10459827i bk8: 3232a 10463521i bk9: 3352a 10463751i bk10: 3320a 10465599i bk11: 3216a 10469099i bk12: 3860a 10458711i bk13: 3836a 10456561i bk14: 3900a 10457073i bk15: 3932a 10454252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.20474
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10514880 n_nop=10429978 n_act=8209 n_pre=8193 n_req=19186 n_rd=56656 n_write=11844 bw_util=0.01303
n_activity=329199 dram_eff=0.4162
bk0: 3464a 10464354i bk1: 3596a 10461044i bk2: 3304a 10466413i bk3: 3392a 10467212i bk4: 3520a 10464460i bk5: 3456a 10462497i bk6: 3532a 10464012i bk7: 3616a 10462321i bk8: 3292a 10465413i bk9: 3424a 10463987i bk10: 3380a 10463972i bk11: 3264a 10463609i bk12: 3768a 10458569i bk13: 3864a 10457111i bk14: 3820a 10455180i bk15: 3964a 10452171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201207

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7099, Miss_rate = 0.048, Pending_hits = 1197, Reservation_fails = 3
L2_cache_bank[1]: Access = 148856, Miss = 7184, Miss_rate = 0.048, Pending_hits = 1188, Reservation_fails = 2
L2_cache_bank[2]: Access = 147823, Miss = 7017, Miss_rate = 0.047, Pending_hits = 1142, Reservation_fails = 7
L2_cache_bank[3]: Access = 148284, Miss = 7129, Miss_rate = 0.048, Pending_hits = 1179, Reservation_fails = 4
L2_cache_bank[4]: Access = 147672, Miss = 7073, Miss_rate = 0.048, Pending_hits = 1157, Reservation_fails = 6
L2_cache_bank[5]: Access = 148430, Miss = 7254, Miss_rate = 0.049, Pending_hits = 1166, Reservation_fails = 8
L2_cache_bank[6]: Access = 149351, Miss = 7167, Miss_rate = 0.048, Pending_hits = 1160, Reservation_fails = 6
L2_cache_bank[7]: Access = 148038, Miss = 7049, Miss_rate = 0.048, Pending_hits = 1158, Reservation_fails = 10
L2_cache_bank[8]: Access = 148602, Miss = 7122, Miss_rate = 0.048, Pending_hits = 1208, Reservation_fails = 6
L2_cache_bank[9]: Access = 148850, Miss = 7107, Miss_rate = 0.048, Pending_hits = 1197, Reservation_fails = 3
L2_cache_bank[10]: Access = 148576, Miss = 7147, Miss_rate = 0.048, Pending_hits = 1152, Reservation_fails = 1
L2_cache_bank[11]: Access = 148852, Miss = 7110, Miss_rate = 0.048, Pending_hits = 1200, Reservation_fails = 3
L2_cache_bank[12]: Access = 148563, Miss = 7238, Miss_rate = 0.049, Pending_hits = 1204, Reservation_fails = 3
L2_cache_bank[13]: Access = 149723, Miss = 7240, Miss_rate = 0.048, Pending_hits = 1204, Reservation_fails = 3
L2_cache_bank[14]: Access = 148753, Miss = 7177, Miss_rate = 0.048, Pending_hits = 1153, Reservation_fails = 3
L2_cache_bank[15]: Access = 148540, Miss = 7131, Miss_rate = 0.048, Pending_hits = 1155, Reservation_fails = 7
L2_cache_bank[16]: Access = 169949, Miss = 7138, Miss_rate = 0.042, Pending_hits = 1325, Reservation_fails = 2
L2_cache_bank[17]: Access = 148545, Miss = 7117, Miss_rate = 0.048, Pending_hits = 1154, Reservation_fails = 3
L2_cache_bank[18]: Access = 147151, Miss = 7051, Miss_rate = 0.048, Pending_hits = 1127, Reservation_fails = 4
L2_cache_bank[19]: Access = 147135, Miss = 7056, Miss_rate = 0.048, Pending_hits = 1119, Reservation_fails = 5
L2_cache_bank[20]: Access = 147085, Miss = 7020, Miss_rate = 0.048, Pending_hits = 1134, Reservation_fails = 1
L2_cache_bank[21]: Access = 148069, Miss = 7144, Miss_rate = 0.048, Pending_hits = 1152, Reservation_fails = 4
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 156770
L2_total_cache_miss_rate = 0.0477
L2_total_cache_pending_hits = 25831
L2_total_cache_reservation_fails = 94
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2094734
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1006969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28423
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.5467
	minimum = 6
	maximum = 1234
Network latency average = 35.8119
	minimum = 6
	maximum = 1119
Slowest packet = 2637022
Flit latency average = 29.828
	minimum = 6
	maximum = 1119
Slowest flit = 5005094
Fragmentation average = 0.0698027
	minimum = 0
	maximum = 905
Injected packet rate average = 0.0438344
	minimum = 0.036425 (at node 3)
	maximum = 0.0501592 (at node 45)
Accepted packet rate average = 0.0438344
	minimum = 0.036425 (at node 3)
	maximum = 0.0501592 (at node 45)
Injected flit rate average = 0.0782053
	minimum = 0.0476331 (at node 3)
	maximum = 0.113843 (at node 45)
Accepted flit rate average= 0.0782053
	minimum = 0.0644389 (at node 46)
	maximum = 0.0978501 (at node 25)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.4369 (15 samples)
	minimum = 6 (15 samples)
	maximum = 349.6 (15 samples)
Network latency average = 18.6275 (15 samples)
	minimum = 6 (15 samples)
	maximum = 278.267 (15 samples)
Flit latency average = 19.2388 (15 samples)
	minimum = 6 (15 samples)
	maximum = 277.533 (15 samples)
Fragmentation average = 0.00740583 (15 samples)
	minimum = 0 (15 samples)
	maximum = 116.867 (15 samples)
Injected packet rate average = 0.0293159 (15 samples)
	minimum = 0.0236662 (15 samples)
	maximum = 0.0927755 (15 samples)
Accepted packet rate average = 0.0293159 (15 samples)
	minimum = 0.0236662 (15 samples)
	maximum = 0.0927755 (15 samples)
Injected flit rate average = 0.045109 (15 samples)
	minimum = 0.0304144 (15 samples)
	maximum = 0.116713 (15 samples)
Accepted flit rate average = 0.045109 (15 samples)
	minimum = 0.0335659 (15 samples)
	maximum = 0.17166 (15 samples)
Injected packet size average = 1.53872 (15 samples)
Accepted packet size average = 1.53872 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 45 min, 33 sec (6333 sec)
gpgpu_simulation_rate = 14194 (inst/sec)
gpgpu_simulation_rate = 1426 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15142
gpu_sim_insn = 5617924
gpu_ipc =     371.0160
gpu_tot_sim_cycle = 9270335
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      10.3030
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 1950479
gpu_stall_icnt2sh    = 7402666
partiton_reqs_in_parallel = 332984
partiton_reqs_in_parallel_total    = 122630227
partiton_level_parallism =      21.9908
partiton_level_parallism_total  =      13.2642
partiton_reqs_in_parallel_util = 332984
partiton_reqs_in_parallel_util_total    = 122630227
gpu_sim_cycle_parition_util = 15142
gpu_tot_sim_cycle_parition_util    = 5661646
partiton_level_parallism_util =      21.9908
partiton_level_parallism_util_total  =      21.6607
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     255.7390 GB/Sec
L2_BW_total  =      33.9983 GB/Sec
gpu_total_sim_rate=14963

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742079
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5480, 5164, 5537, 5292, 5703, 5676, 6157, 5155, 5634, 5679, 5619, 5581, 5233, 5412, 5936, 5340, 4581, 5206, 4350, 5021, 5076, 5140, 4436, 4598, 5013, 5025, 5017, 5089, 4429, 4820, 4919, 4553, 4355, 3565, 4567, 4095, 3812, 3545, 4163, 4237, 3780, 4180, 3999, 3679, 4265, 4127, 4454, 4277, 3884, 3598, 3830, 4028, 3935, 4326, 4085, 4106, 3944, 3555, 3551, 3821, 4042, 4011, 4096, 3799, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 9142149
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9098328
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38935
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11853577	W0_Idle:154389980	W0_Scoreboard:141218025	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1537 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1515 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 9270334 
mrq_lat_table:120274 	2934 	3542 	25314 	13554 	7956 	10440 	14884 	14825 	4070 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2628097 	604430 	23616 	8480 	3535 	3919 	9307 	10706 	7956 	10332 	14617 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	730254 	210749 	1076195 	554433 	334940 	326671 	25278 	4135 	2588 	3362 	3824 	9425 	10638 	7717 	10332 	14617 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	624877 	535010 	942631 	140133 	11922 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	529801 	529647 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2495 	377 	99 	56 	23 	28 	42 	44 	36 	35 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        35        50        19        17        16        16        16        16        30        30        45        46        43        44        23        45 
dram[1]:        45        41        25        34        16        16        17        16        28        30        46        46        48        45        30        25 
dram[2]:        44        38        16        24        16        16        16        16        30        30        44        46        46        44        42        45 
dram[3]:        39        48        25        32        17        16        16        16        31        29        31        46        39        41        44        43 
dram[4]:        34        28        23        23        16        16        16        16        30        30        45        44        45        34        44        48 
dram[5]:        44        41        26        32        16        16        16        16        30        28        41        31        42        28        43        37 
dram[6]:        47        25        16        24        16        16        17        16        30        30        28        31        44        41        43        45 
dram[7]:        27        40        18        22        16        16        16        16        28        29        44        49        41        24        38        41 
dram[8]:        43        28        21        24        16        16        17        16        30        28        42        47        87        37        41        29 
dram[9]:        33        21        16        25        16        16        16        16        33        31        45        46        16        20        33        42 
dram[10]:        37        29        21        23        17        16        16        16        31        33        40        43        46        44        44        46 
maximum service time to same row:
dram[0]:    236125    238391    478896    403510    241996    236904    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232176    220588    231950    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    239915    235223    266664    299147    221084    275627    238614    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    237456    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    233730    306908    271712    417946    236635    313649    232152    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    236870    376647    458191    358050    336072    455136    387904    402845    267494    240231    238830    347909    265856    471366    458017 
dram[6]:    231405    307636    308929    266337    268224    329934    427950    233602    254644    387833    241096    251938    421221    370351    391962    289203 
dram[7]:    477618    223583    236813    256466    239887    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    232153    240983    217093    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    239210    236862    255116    335491    471074    291452    231988    516484    496384    267846    503333    261308    496868    493711    231803 
dram[10]:    443420    230892    255962    232861    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.426357  2.466258  2.451327  2.663438  2.248588  2.261343  2.290698  2.184211  2.214015  2.305118  2.464668  2.384462  2.323577  2.453311  2.204931  2.368506 
dram[1]:  2.432692  2.496945  2.515837  2.657471  2.310621  2.235294  2.236473  2.223909  2.195691  2.344689  2.506522  2.388330  2.448864  2.359932  2.285714  2.285938 
dram[2]:  2.363303  2.387475  2.475638  2.566893  2.284333  2.200364  2.094571  2.186411  2.361570  2.336000  2.438272  2.338951  2.473684  2.494792  2.252747  2.307074 
dram[3]:  2.410208  2.438384  2.596811  2.512249  2.218924  2.338583  2.213726  2.182836  2.279383  2.345114  2.446248  2.536535  2.401024  2.405923  2.373264  2.366782 
dram[4]:  2.469786  2.358824  2.504504  2.508333  2.248134  2.309942  2.215867  2.291165  2.372984  2.360324  2.400402  2.607456  2.516187  2.464220  2.413005  2.330592 
dram[5]:  2.419540  2.428283  2.534832  2.607306  2.255403  2.331325  2.141577  2.161870  2.439516  2.329875  2.489451  2.446939  2.338435  2.401384  2.251163  2.331190 
dram[6]:  2.349005  2.448544  2.582417  2.493243  2.211045  2.134301  2.264865  2.200000  2.471193  2.330661  2.469880  2.391732  2.440497  2.610902  2.277865  2.373573 
dram[7]:  2.441667  2.448692  2.497872  2.543182  2.222434  2.188172  2.189781  2.152574  2.215760  2.367557  2.451220  2.397638  2.445045  2.504441  2.228228  2.297697 
dram[8]:  2.528302  2.451550  2.431818  2.634884  2.244660  2.189753  2.163043  2.222826  2.406316  2.303213  2.566879  2.482906  2.791096  2.373928  2.350168  2.327787 
dram[9]:  2.489837  2.517717  2.448431  2.636591  2.222641  2.152133  2.293785  2.196007  2.276000  2.320080  2.557562  2.589623  2.332198  2.351724  2.374787  2.311502 
dram[10]:  2.589912  2.414773  2.593381  2.522422  2.320939  2.328629  2.219048  2.227523  2.383023  2.276718  2.562771  2.476191  2.352431  2.369492  2.385542  2.360390 
average row locality = 217893/92005 = 2.368273
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       902       880       834       843       881       918       883       875       840       855       844       861      1007      1019       992      1017 
dram[1]:       911       909       840       855       869       870       846       876       878       846       839       865       927       980       991      1012 
dram[2]:       931       889       823       861       885       904       885       919       833       855       862       895       943      1012       995      1003 
dram[3]:       928       884       868       843       895       880       857       866       854       829       881       873       995       985       972       972 
dram[4]:       921       882       845       890       886       889       877       860       842       842       871       870       981       961       982       996 
dram[5]:       915       885       849       855       869       871       887       892       871       820       855       867       979       987      1005      1016 
dram[6]:       944       934       873       846       844       866       927       938       862       848       896       886       976       990       999      1015 
dram[7]:       862       893       879       843       889       906       883       871       856       849       875       872       978       995      1038       985 
dram[8]:       891       924       874       862       875       865       872       905       849       839       878       838       985       983       998       984 
dram[9]:       900       916       826       801       875       883       897       897       819       849       846       820       981       975       991       999 
dram[10]:       882       915       835       857       880       864       883       904       834       867       861       832       958       982       971      1007 
total reads: 158607
bank skew: 1038/801 = 1.30
chip skew: 14644/14275 = 1.03
number of total write accesses:
dram[0]:       350       326       274       257       313       328       299       287       329       316       307       336       422       426       439       442 
dram[1]:       354       317       272       301       284       270       270       296       345       324       314       322       366       410       417       451 
dram[2]:       357       331       244       271       296       304       311       336       310       313       323       354       373       425       440       432 
dram[3]:       347       323       272       285       301       308       272       304       329       299       325       342       412       396       395       396 
dram[4]:       346       321       267       314       319       296       324       281       335       324       322       319       418       382       391       421 
dram[5]:       348       317       279       287       279       290       308       310       339       303       325       332       396       401       447       434 
dram[6]:       355       327       302       261       277       310       330       338       339       315       334       329       398       399       452       440 
dram[7]:       310       324       295       276       280       315       317       300       325       304       331       346       379       415       446       412 
dram[8]:       315       341       303       271       281       289       322       322       294       308       331       324       645       401       398       415 
dram[9]:       325       363       266       251       303       277       321       313       319       318       287       278       388       389       403       448 
dram[10]:       299       360       262       268       306       291       282       310       317       326       323       312       397       416       415       447 
total reads: 59286
bank skew: 645/244 = 2.64
chip skew: 5560/5249 = 1.06
average mf latency per bank:
dram[0]:      24135     24493     27269     27669     25883     26383     25510     25872     22334     22863     22195     19510     18657     18682     19148     19895
dram[1]:      23542     26116     26815     27280     26384     27537     25633     24126     24256     23248     21070     20183     20287     18538     19280     19312
dram[2]:      24100     24740     27226     27886     27395     26312     23459     24508     23657     23237     20377     19935     19038     20198     20557     19959
dram[3]:      24935     24306     29624     27479     25835     26264     23864     26779     21254     23353     20306     20275     17855     19286     21298     20952
dram[4]:      23839     25930     27558     26407     26409     27645     24248     25307     23877     22816     20985     21532     18869     18819     21074     20643
dram[5]:      23947     25444     27465     26131     26929     26157     25579     25117     22785     22492     20468     21153     17224     19759     20074     19670
dram[6]:      23709     25046     25938     27632     28203     26207     22913     24467     24307     23402     20000     20978     18187     19807     19577     18871
dram[7]:      24025     24892     26336     26495     27484     25145     23391     25489     23086     22840     20973     20735     18994     19157     19486     20318
dram[8]:      25345     25341     25799     27108     28688     27814     23713     24405     23998     23927     21085     20215     20318     19893     21555     19726
dram[9]:      26606     24373     27052     27524     25935     26492     23547     25949     22568     23681     22357     22112     19012     19165     20726     19426
dram[10]:      25539     23846     27277     27464     26332     28157     26483     23458     22515     24728     21117     20592     18477     18467     19983     19210
maximum mf latency per bank:
dram[0]:     258099    257990    258035    266058    261165    261094    261029    261188    261141    258089    255102    236832    265958    272225    257993    258127
dram[1]:     265988    258410    257981    258221    261096    258192    266046    266052    261137    265880    248804    255107    258308    257855    258001    257894
dram[2]:     265982    258424    258026    258306    261117    266277    258205    261070    258048    265911    236884    256122    265781    265987    258056    258082
dram[3]:     258170    257979    266019    258372    261176    258528    261138    261109    258080    258259    236673    236884    257888    257654    258098    266321
dram[4]:     257986    265872    266075    258186    265948    261152    261124    258380    258452    258314    255082    237014    258184    256454    258243    257978
dram[5]:     257848    284595    266042    257999    261078    261156    261173    266130    258319    258114    236885    266154    258039    272169    258464    258152
dram[6]:     266112    257994    257996    265869    265544    261221    261173    261151    265865    265913    236720    255126    257700    257908    257967    258360
dram[7]:     257953    258355    258014    258239    265963    257995    261103    258461    261092    261201    255115    248157    258339    258420    258179    257910
dram[8]:     258350    265954    258154    258205    261219    261158    261141    261152    261082    257846    255108    236915    258033    258037    258402    258455
dram[9]:     266002    258066    258194    258086    261162    261140    261222    261183    256046    261109    236909    266010    258183    257662    258439    265815
dram[10]:     258087    258099    265804    258751    261094    261125    261089    261115    266035    261100    237493    256444    257674    257705    258337    258346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10542995 n_nop=10455815 n_act=8475 n_pre=8459 n_req=19902 n_rd=57804 n_write=12442 bw_util=0.01333
n_activity=340946 dram_eff=0.4121
bk0: 3608a 10490220i bk1: 3520a 10489147i bk2: 3336a 10491989i bk3: 3372a 10495621i bk4: 3524a 10490771i bk5: 3672a 10487214i bk6: 3532a 10492323i bk7: 3500a 10493978i bk8: 3360a 10490983i bk9: 3420a 10491224i bk10: 3376a 10495107i bk11: 3444a 10489040i bk12: 4028a 10483706i bk13: 4076a 10484905i bk14: 3968a 10483406i bk15: 4068a 10479168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207883
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10542995 n_nop=10457041 n_act=8309 n_pre=8293 n_req=19627 n_rd=57256 n_write=12096 bw_util=0.01316
n_activity=333622 dram_eff=0.4158
bk0: 3644a 10487978i bk1: 3636a 10488824i bk2: 3360a 10494663i bk3: 3420a 10491215i bk4: 3476a 10492314i bk5: 3480a 10491920i bk6: 3384a 10495137i bk7: 3504a 10490265i bk8: 3512a 10491967i bk9: 3384a 10489145i bk10: 3356a 10495585i bk11: 3460a 10490784i bk12: 3708a 10488263i bk13: 3920a 10486600i bk14: 3964a 10485669i bk15: 4048a 10480960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198874
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10542995 n_nop=10455622 n_act=8510 n_pre=8494 n_req=19915 n_rd=57980 n_write=12389 bw_util=0.01335
n_activity=340795 dram_eff=0.413
bk0: 3724a 10489559i bk1: 3556a 10490142i bk2: 3292a 10494423i bk3: 3444a 10493826i bk4: 3540a 10491961i bk5: 3616a 10490480i bk6: 3540a 10491025i bk7: 3676a 10488270i bk8: 3332a 10493637i bk9: 3420a 10490753i bk10: 3448a 10492823i bk11: 3580a 10487806i bk12: 3772a 10487111i bk13: 4048a 10485806i bk14: 3980a 10482741i bk15: 4012a 10482818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201689
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10542995 n_nop=10456809 n_act=8291 n_pre=8275 n_req=19688 n_rd=57528 n_write=12092 bw_util=0.01321
n_activity=338557 dram_eff=0.4113
bk0: 3712a 10490694i bk1: 3536a 10493076i bk2: 3472a 10495511i bk3: 3372a 10494066i bk4: 3580a 10492292i bk5: 3520a 10490954i bk6: 3428a 10494074i bk7: 3464a 10489773i bk8: 3416a 10490467i bk9: 3316a 10493613i bk10: 3524a 10489607i bk11: 3492a 10489192i bk12: 3980a 10486181i bk13: 3940a 10485534i bk14: 3888a 10487374i bk15: 3888a 10484066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201799
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10542995 n_nop=10456646 n_act=8257 n_pre=8241 n_req=19775 n_rd=57580 n_write=12271 bw_util=0.01325
n_activity=339572 dram_eff=0.4114
bk0: 3684a 10493046i bk1: 3528a 10490777i bk2: 3380a 10494894i bk3: 3560a 10492416i bk4: 3544a 10490684i bk5: 3556a 10486310i bk6: 3508a 10490978i bk7: 3440a 10492390i bk8: 3368a 10490782i bk9: 3368a 10490339i bk10: 3484a 10493415i bk11: 3480a 10490783i bk12: 3924a 10487718i bk13: 3844a 10486485i bk14: 3928a 10482210i bk15: 3984a 10481701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.209518
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10542995 n_nop=10456232 n_act=8396 n_pre=8380 n_req=19818 n_rd=57692 n_write=12295 bw_util=0.01328
n_activity=339396 dram_eff=0.4124
bk0: 3660a 10487695i bk1: 3540a 10491158i bk2: 3396a 10493249i bk3: 3420a 10491676i bk4: 3476a 10492437i bk5: 3484a 10492683i bk6: 3548a 10491186i bk7: 3568a 10492532i bk8: 3484a 10491264i bk9: 3280a 10491753i bk10: 3420a 10493264i bk11: 3468a 10490559i bk12: 3916a 10487677i bk13: 3948a 10484580i bk14: 4020a 10483256i bk15: 4064a 10482532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.194803
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10542995 n_nop=10454842 n_act=8496 n_pre=8480 n_req=20150 n_rd=58576 n_write=12601 bw_util=0.0135
n_activity=343608 dram_eff=0.4143
bk0: 3776a 10488187i bk1: 3736a 10490784i bk2: 3492a 10493269i bk3: 3384a 10490371i bk4: 3376a 10490938i bk5: 3464a 10487668i bk6: 3708a 10489819i bk7: 3752a 10488359i bk8: 3448a 10490022i bk9: 3392a 10491957i bk10: 3584a 10491628i bk11: 3544a 10490291i bk12: 3904a 10485574i bk13: 3960a 10486635i bk14: 3996a 10480139i bk15: 4060a 10479013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.209734
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10542995 n_nop=10455794 n_act=8475 n_pre=8459 n_req=19849 n_rd=57896 n_write=12371 bw_util=0.01333
n_activity=341675 dram_eff=0.4113
bk0: 3448a 10492264i bk1: 3572a 10488178i bk2: 3516a 10493301i bk3: 3372a 10492875i bk4: 3556a 10492146i bk5: 3624a 10485738i bk6: 3532a 10492408i bk7: 3484a 10492030i bk8: 3424a 10490909i bk9: 3396a 10493454i bk10: 3500a 10491225i bk11: 3488a 10487523i bk12: 3912a 10488130i bk13: 3980a 10483812i bk14: 4152a 10480069i bk15: 3940a 10483362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.200569
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10542995 n_nop=10456281 n_act=8327 n_pre=8311 n_req=19982 n_rd=57688 n_write=12388 bw_util=0.01329
n_activity=338014 dram_eff=0.4146
bk0: 3564a 10491705i bk1: 3696a 10488076i bk2: 3496a 10492502i bk3: 3448a 10492530i bk4: 3500a 10492910i bk5: 3460a 10490175i bk6: 3488a 10491335i bk7: 3620a 10488675i bk8: 3396a 10493801i bk9: 3356a 10492542i bk10: 3512a 10490094i bk11: 3352a 10490311i bk12: 3940a 10487588i bk13: 3932a 10483834i bk14: 3992a 10485615i bk15: 3936a 10482936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.20318
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10542995 n_nop=10457432 n_act=8246 n_pre=8230 n_req=19524 n_rd=57100 n_write=11987 bw_util=0.01311
n_activity=333933 dram_eff=0.4138
bk0: 3600a 10490071i bk1: 3664a 10489510i bk2: 3304a 10493794i bk3: 3204a 10495315i bk4: 3500a 10494111i bk5: 3532a 10488420i bk6: 3588a 10493542i bk7: 3588a 10487945i bk8: 3276a 10491103i bk9: 3396a 10491350i bk10: 3384a 10493196i bk11: 3280a 10496646i bk12: 3924a 10486399i bk13: 3900a 10484205i bk14: 3964a 10484729i bk15: 3996a 10481929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.20551
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10542995 n_nop=10457070 n_act=8224 n_pre=8208 n_req=19663 n_rd=57328 n_write=12165 bw_util=0.01318
n_activity=334664 dram_eff=0.4153
bk0: 3528a 10492006i bk1: 3660a 10488704i bk2: 3340a 10494207i bk3: 3428a 10495035i bk4: 3520a 10492569i bk5: 3456a 10490613i bk6: 3532a 10492122i bk7: 3616a 10490438i bk8: 3336a 10493059i bk9: 3468a 10491527i bk10: 3444a 10491599i bk11: 3328a 10491259i bk12: 3832a 10486191i bk13: 3928a 10484751i bk14: 3884a 10482781i bk15: 4028a 10479811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.20202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7183, Miss_rate = 0.048, Pending_hits = 1261, Reservation_fails = 7
L2_cache_bank[1]: Access = 150344, Miss = 7268, Miss_rate = 0.048, Pending_hits = 1258, Reservation_fails = 2
L2_cache_bank[2]: Access = 149311, Miss = 7101, Miss_rate = 0.048, Pending_hits = 1207, Reservation_fails = 8
L2_cache_bank[3]: Access = 149772, Miss = 7213, Miss_rate = 0.048, Pending_hits = 1251, Reservation_fails = 7
L2_cache_bank[4]: Access = 149160, Miss = 7157, Miss_rate = 0.048, Pending_hits = 1219, Reservation_fails = 8
L2_cache_bank[5]: Access = 149918, Miss = 7338, Miss_rate = 0.049, Pending_hits = 1233, Reservation_fails = 10
L2_cache_bank[6]: Access = 150839, Miss = 7250, Miss_rate = 0.048, Pending_hits = 1227, Reservation_fails = 6
L2_cache_bank[7]: Access = 149526, Miss = 7132, Miss_rate = 0.048, Pending_hits = 1231, Reservation_fails = 11
L2_cache_bank[8]: Access = 150090, Miss = 7205, Miss_rate = 0.048, Pending_hits = 1275, Reservation_fails = 8
L2_cache_bank[9]: Access = 150338, Miss = 7190, Miss_rate = 0.048, Pending_hits = 1265, Reservation_fails = 3
L2_cache_bank[10]: Access = 150064, Miss = 7230, Miss_rate = 0.048, Pending_hits = 1222, Reservation_fails = 1
L2_cache_bank[11]: Access = 150340, Miss = 7193, Miss_rate = 0.048, Pending_hits = 1268, Reservation_fails = 3
L2_cache_bank[12]: Access = 150051, Miss = 7321, Miss_rate = 0.049, Pending_hits = 1265, Reservation_fails = 7
L2_cache_bank[13]: Access = 151211, Miss = 7323, Miss_rate = 0.048, Pending_hits = 1264, Reservation_fails = 3
L2_cache_bank[14]: Access = 150240, Miss = 7260, Miss_rate = 0.048, Pending_hits = 1199, Reservation_fails = 3
L2_cache_bank[15]: Access = 150024, Miss = 7214, Miss_rate = 0.048, Pending_hits = 1216, Reservation_fails = 7
L2_cache_bank[16]: Access = 179602, Miss = 7222, Miss_rate = 0.040, Pending_hits = 1472, Reservation_fails = 2
L2_cache_bank[17]: Access = 150021, Miss = 7200, Miss_rate = 0.048, Pending_hits = 1212, Reservation_fails = 3
L2_cache_bank[18]: Access = 148630, Miss = 7135, Miss_rate = 0.048, Pending_hits = 1194, Reservation_fails = 5
L2_cache_bank[19]: Access = 148611, Miss = 7140, Miss_rate = 0.048, Pending_hits = 1190, Reservation_fails = 5
L2_cache_bank[20]: Access = 148569, Miss = 7104, Miss_rate = 0.048, Pending_hits = 1202, Reservation_fails = 4
L2_cache_bank[21]: Access = 149553, Miss = 7228, Miss_rate = 0.048, Pending_hits = 1221, Reservation_fails = 6
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 158607
L2_total_cache_miss_rate = 0.0477
L2_total_cache_pending_hits = 27352
L2_total_cache_reservation_fails = 119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2102905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1036295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.1733
	minimum = 6
	maximum = 840
Network latency average = 43.758
	minimum = 6
	maximum = 593
Slowest packet = 6572448
Flit latency average = 52.5171
	minimum = 6
	maximum = 592
Slowest flit = 11323051
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0539661
	minimum = 0.0449112 (at node 4)
	maximum = 0.31877 (at node 44)
Accepted packet rate average = 0.0539661
	minimum = 0.0449112 (at node 4)
	maximum = 0.31877 (at node 44)
Injected flit rate average = 0.0809491
	minimum = 0.0608943 (at node 45)
	maximum = 0.331022 (at node 44)
Accepted flit rate average= 0.0809491
	minimum = 0.0538934 (at node 4)
	maximum = 0.625289 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.6704 (16 samples)
	minimum = 6 (16 samples)
	maximum = 380.25 (16 samples)
Network latency average = 20.1982 (16 samples)
	minimum = 6 (16 samples)
	maximum = 297.938 (16 samples)
Flit latency average = 21.3187 (16 samples)
	minimum = 6 (16 samples)
	maximum = 297.188 (16 samples)
Fragmentation average = 0.00694297 (16 samples)
	minimum = 0 (16 samples)
	maximum = 109.562 (16 samples)
Injected packet rate average = 0.0308565 (16 samples)
	minimum = 0.024994 (16 samples)
	maximum = 0.1069 (16 samples)
Accepted packet rate average = 0.0308565 (16 samples)
	minimum = 0.024994 (16 samples)
	maximum = 0.1069 (16 samples)
Injected flit rate average = 0.047349 (16 samples)
	minimum = 0.0323194 (16 samples)
	maximum = 0.130108 (16 samples)
Accepted flit rate average = 0.047349 (16 samples)
	minimum = 0.0348364 (16 samples)
	maximum = 0.200012 (16 samples)
Injected packet size average = 1.53449 (16 samples)
Accepted packet size average = 1.53449 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 46 min, 23 sec (6383 sec)
gpgpu_simulation_rate = 14963 (inst/sec)
gpgpu_simulation_rate = 1452 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 854291
gpu_sim_insn = 15785486
gpu_ipc =      18.4779
gpu_tot_sim_cycle = 10351848
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      10.7515
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3269517
gpu_stall_icnt2sh    = 11454713
partiton_reqs_in_parallel = 17475364
partiton_reqs_in_parallel_total    = 122963211
partiton_level_parallism =      20.4560
partiton_level_parallism_total  =      13.5665
partiton_reqs_in_parallel_util = 17475364
partiton_reqs_in_parallel_util_total    = 122963211
gpu_sim_cycle_parition_util = 848685
gpu_tot_sim_cycle_parition_util    = 5676788
partiton_level_parallism_util =      20.5911
partiton_level_parallism_util_total  =      21.5216
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     132.9987 GB/Sec
L2_BW_total  =      41.4221 GB/Sec
gpu_total_sim_rate=14476

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588040
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6591, 6256, 6627, 6347, 6733, 6769, 7131, 6223, 6821, 6759, 6640, 6730, 6378, 6530, 7049, 6311, 5666, 6235, 5503, 6041, 6188, 6228, 5553, 5685, 6054, 6137, 6129, 6082, 5638, 5870, 5907, 5670, 5151, 4406, 5456, 5045, 4692, 4469, 5122, 5197, 4628, 4969, 4896, 4561, 5061, 5091, 5284, 5145, 4690, 4434, 4787, 4844, 4835, 5165, 4948, 4976, 4787, 4421, 4415, 4786, 4859, 4832, 4884, 4683, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 12815863
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12744387
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 66590
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15800684	W0_Idle:168962574	W0_Scoreboard:169159743	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1537 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1804 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 10351144 
mrq_lat_table:178360 	4404 	5181 	35781 	21695 	12485 	16394 	23676 	23801 	6831 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3330471 	1042803 	36639 	14902 	6233 	7594 	17543 	15954 	11102 	16883 	23592 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	933508 	245095 	1408121 	828192 	445370 	480422 	74803 	5712 	4685 	5884 	7419 	17562 	15779 	10852 	16883 	23592 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	767933 	833572 	1518498 	233686 	25761 	506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	529801 	603130 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2766 	544 	169 	82 	34 	32 	43 	53 	48 	39 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        50        28        28        16        16        16        16        30        30        45        46        46        45        44        45 
dram[1]:        45        41        25        34        16        16        17        16        30        30        46        46        48        46        47        49 
dram[2]:        44        38        28        28        16        16        16        16        30        30        44        46        46        45        42        45 
dram[3]:        46        48        25        32        17        16        16        16        31        30        42        48        44        45        47        44 
dram[4]:        47        46        24        24        16        16        16        16        30        30        45        44        45        44        45        48 
dram[5]:        47        47        26        32        16        16        16        16        30        30        45        31        42        44        46        44 
dram[6]:        47        44        27        24        16        16        17        16        30        30        43        31        44        45        43        45 
dram[7]:        27        43        22        23        16        16        16        16        30        29        44        49        41        45        42        41 
dram[8]:        47        45        26        24        16        16        17        16        30        30        42        47        87        37        43        40 
dram[9]:        33        46        25        25        16        16        16        16        33        33        45        46        43        46        44        45 
dram[10]:        44        45        25        25        17        16        16        16        33        33        42        43        47        45        45        48 
maximum service time to same row:
dram[0]:    236125    238391    478896    403510    241996    236904    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232176    226147    231950    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    239915    235223    266664    299147    228070    275627    238614    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    237456    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    233730    306908    271712    417946    236635    313649    232152    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    236870    376647    458191    358050    336072    455136    387904    402845    267494    240231    238830    347909    265856    471366    458017 
dram[6]:    231405    307636    308929    266337    268224    329934    427950    233602    254644    387833    241096    251938    421221    370351    391962    289203 
dram[7]:    477618    224389    236813    256466    239887    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    232153    240983    222972    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    239210    236862    255116    335491    471074    291452    231988    516484    496384    267846    503333    261308    496868    493711    231803 
dram[10]:    443420    230892    255962    232861    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.315855  2.373510  2.414878  2.550926  2.178744  2.174792  2.210263  2.090476  2.103203  2.150000  2.298701  2.240444  2.178318  2.287393  2.084231  2.174874 
dram[1]:  2.348952  2.383034  2.384835  2.528023  2.232947  2.164216  2.124848  2.097156  2.129673  2.165854  2.306983  2.276119  2.244546  2.254089  2.155350  2.174699 
dram[2]:  2.296206  2.301387  2.407519  2.455604  2.186813  2.148987  2.012168  2.095815  2.146489  2.183879  2.267746  2.182568  2.275463  2.279661  2.087549  2.120707 
dram[3]:  2.313119  2.330749  2.508902  2.391854  2.105758  2.242197  2.152416  2.122786  2.176687  2.189873  2.204082  2.291358  2.268608  2.232862  2.185775  2.172088 
dram[4]:  2.338403  2.293520  2.420058  2.422497  2.137529  2.186250  2.138012  2.148681  2.200969  2.191139  2.201447  2.341558  2.337389  2.332188  2.207487  2.166667 
dram[5]:  2.314356  2.298357  2.473837  2.494100  2.170000  2.196762  2.081081  2.112773  2.248477  2.151664  2.289873  2.207434  2.182397  2.238503  2.110137  2.166834 
dram[6]:  2.261988  2.340050  2.430537  2.413105  2.131579  2.081967  2.155231  2.096950  2.242424  2.147521  2.292892  2.164706  2.314978  2.361653  2.124640  2.245322 
dram[7]:  2.298089  2.368286  2.388363  2.493411  2.111244  2.115385  2.084571  2.048643  2.109005  2.171324  2.245763  2.229665  2.287671  2.295045  2.113135  2.143569 
dram[8]:  2.342747  2.356041  2.399725  2.553097  2.133971  2.122525  2.074456  2.138921  2.218750  2.168675  2.355696  2.282636  2.530369  2.278835  2.179353  2.155713 
dram[9]:  2.398160  2.388747  2.465046  2.588997  2.136095  2.094385  2.228221  2.147714  2.143029  2.160479  2.349333  2.411189  2.203905  2.219565  2.206250  2.196058 
dram[10]:  2.326425  2.301471  2.506727  2.470760  2.177262  2.203325  2.126464  2.133333  2.234474  2.157005  2.346753  2.303299  2.213592  2.241489  2.231501  2.208075 
average row locality = 328761/147010 = 2.236317
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1367      1338      1285      1277      1336      1363      1330      1325      1279      1312      1295      1313      1532      1531      1495      1528 
dram[1]:      1391      1386      1277      1289      1318      1330      1315      1321      1318      1289      1284      1328      1419      1483      1496      1526 
dram[2]:      1389      1352      1248      1292      1340      1351      1345      1385      1283      1290      1321      1340      1438      1528      1504      1527 
dram[3]:      1387      1346      1298      1283      1345      1330      1312      1329      1289      1276      1342      1335      1502      1475      1480      1477 
dram[4]:      1378      1346      1273      1330      1349      1328      1339      1333      1301      1273      1327      1320      1502      1464      1489      1511 
dram[5]:      1381      1351      1292      1286      1314      1323      1360      1361      1324      1270      1310      1327      1475      1502      1519      1529 
dram[6]:      1422      1390      1327      1297      1286      1318      1391      1403      1324      1300      1359      1343      1492      1492      1531      1523 
dram[7]:      1342      1372      1331      1290      1340      1356      1344      1340      1302      1302      1339      1339      1468      1474      1553      1514 
dram[8]:      1361      1369      1317      1313      1341      1301      1328      1366      1307      1305      1344      1296      1494      1476      1508      1508 
dram[9]:      1365      1371      1253      1236      1336      1329      1354      1357      1278      1308      1299      1277      1476      1477      1510      1494 
dram[10]:      1355      1375      1280      1293      1330      1306      1357      1362      1286      1304      1322      1306      1463      1498      1491      1513 
total reads: 240901
bank skew: 1553/1236 = 1.26
chip skew: 22198/21720 = 1.02
number of total write accesses:
dram[0]:       488       454       403       376       468       466       436       431       494       494       475       504       618       610       633       636 
dram[1]:       514       468       390       425       417       436       438       449       505       487       467       502       536       584       599       640 
dram[2]:       487       473       353       395       451       452       474       518       490       444       500       513       528       624       642       634 
dram[3]:       482       458       393       420       447       466       425       469       485       454       494       521       601       577       579       593 
dram[4]:       467       459       392       436       485       421       489       459       517       458       498       483       611       572       575       634 
dram[5]:       489       467       410       405       422       441       488       475       522       475       499       514       583       591       646       627 
dram[6]:       512       468       440       397       415       460       525       522       526       476       512       497       610       565       685       637 
dram[7]:       462       480       434       413       425       459       480       471       478       485       516       525       536       564       651       636 
dram[8]:       464       464       430       418       443       414       483       497       468       495       517       505       839       559       582       624 
dram[9]:       460       497       369       364       469       424       462       475       505       496       463       447       556       565       608       623 
dram[10]:       441       503       397       397       451       417       459       462       477       482       485       509       589       609       620       620 
total reads: 87860
bank skew: 839/353 = 2.38
chip skew: 8247/7783 = 1.06
average mf latency per bank:
dram[0]:      26682     26862     29753     29583     27466     28527     28123     27831     24180     24042     23717     21496     19581     20211     20173     21204
dram[1]:      25962     27399     30161     29243     28142     28879     27086     26982     25917     24468     22342     22124     21460     20342     21243     20729
dram[2]:      26725     27661     29577     29976     29272     28432     25598     25921     25007     25294     21953     22450     20311     20556     21099     21513
dram[3]:      26871     27118     30804     29428     28070     28393     26382     27462     23611     25031     22393     21575     19560     20523     22122     21450
dram[4]:      26695     28217     29842     29125     27898     29289     25751     26832     25054     25086     22755     22569     20108     20154     22573     21508
dram[5]:      26593     27807     29494     28953     28972     28349     26992     26492     23921     23787     22324     22583     19023     20650     21337     21361
dram[6]:      26336     26786     28611     29774     29671     28019     24872     26084     24758     24791     21654     22372     19577     20578     20433     20424
dram[7]:      26843     27043     28701     29692     28528     27580     25614     26577     25008     24597     22237     21975     21064     20768     20844     20954
dram[8]:      27433     28102     28143     28818     29345     29784     26029     26386     25050     24246     22414     22495     21048     21206     22143     20978
dram[9]:      28320     27329     30044     31034     27610     28703     26365     27286     23964     24190     23267     23324     20161     20782     21805     21077
dram[10]:      27416     26263     29512     29727     27742     30096     27503     25591     23970     25932     22780     21795     20113     19657     21571     20818
maximum mf latency per bank:
dram[0]:     259280    259334    259649    266058    261165    261094    261029    261188    261141    259163    255102    246602    265958    272225    259353    259349
dram[1]:     265988    259276    259399    259464    261096    259318    266046    266052    261137    265880    248804    255107    258308    257855    259296    259330
dram[2]:     265982    259377    259386    259609    261117    266277    259400    261070    259112    265911    246257    256122    265781    265987    259175    259175
dram[3]:     259346    259369    266019    259480    261176    259257    261138    261109    259214    259253    246213    246232    257888    257654    259235    266321
dram[4]:     259578    265872    266075    259427    265948    261152    261124    259536    259323    259310    255082    246198    258184    256454    259142    259215
dram[5]:     259414    284595    266042    259625    261078    261156    261173    266130    259302    259313    246148    266154    258039    272169    259175    259525
dram[6]:     266112    259699    259527    265869    265544    261221    261173    261151    265865    265913    246271    255126    257700    257908    259401    259467
dram[7]:     259408    259537    259252    259276    265963    259263    261103    259391    261092    261201    255115    248157    258339    258420    259301    259303
dram[8]:     259539    265954    259331    259360    261219    261158    261141    261152    261082    259639    255108    246105    258033    258037    259302    259403
dram[9]:     266002    260232    259425    259370    261162    261140    261222    261183    259273    261109    246344    266010    258183    257662    259481    265815
dram[10]:     259261    259265    265804    259216    261094    261125    261089    261115    266035    261100    246224    256444    257674    257705    259832    259187
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12129287 n_nop=11995288 n_act=13415 n_pre=13399 n_req=29892 n_rd=87624 n_write=19561 bw_util=0.01767
n_activity=503600 dram_eff=0.4257
bk0: 5468a 12046652i bk1: 5352a 12047140i bk2: 5140a 12049899i bk3: 5108a 12053111i bk4: 5344a 12047172i bk5: 5452a 12043922i bk6: 5320a 12050905i bk7: 5300a 12050811i bk8: 5116a 12045145i bk9: 5248a 12045819i bk10: 5180a 12047956i bk11: 5252a 12042084i bk12: 6128a 12035323i bk13: 6124a 12036326i bk14: 5980a 12033383i bk15: 6112a 12028888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29108
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12129287 n_nop=11996475 n_act=13223 n_pre=13207 n_req=29627 n_rd=87080 n_write=19302 bw_util=0.01754
n_activity=496485 dram_eff=0.4285
bk0: 5564a 12044958i bk1: 5544a 12043638i bk2: 5108a 12052474i bk3: 5156a 12050495i bk4: 5272a 12048160i bk5: 5320a 12045070i bk6: 5260a 12049023i bk7: 5284a 12045960i bk8: 5272a 12047564i bk9: 5156a 12042470i bk10: 5136a 12049512i bk11: 5312a 12043132i bk12: 5676a 12041026i bk13: 5932a 12038976i bk14: 5984a 12035945i bk15: 6104a 12031061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12129287 n_nop=11994814 n_act=13559 n_pre=13543 n_req=29911 n_rd=87732 n_write=19639 bw_util=0.0177
n_activity=503108 dram_eff=0.4268
bk0: 5556a 12046045i bk1: 5408a 12046829i bk2: 4992a 12053675i bk3: 5168a 12051906i bk4: 5360a 12048676i bk5: 5404a 12046794i bk6: 5380a 12046820i bk7: 5540a 12044167i bk8: 5132a 12048597i bk9: 5160a 12047552i bk10: 5284a 12046621i bk11: 5360a 12041882i bk12: 5752a 12041083i bk13: 6112a 12038357i bk14: 6016a 12034459i bk15: 6108a 12033958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280808
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12129287 n_nop=11996220 n_act=13263 n_pre=13247 n_req=29670 n_rd=87224 n_write=19333 bw_util=0.01757
n_activity=500405 dram_eff=0.4259
bk0: 5548a 12046700i bk1: 5384a 12050675i bk2: 5192a 12052007i bk3: 5132a 12051946i bk4: 5380a 12049042i bk5: 5320a 12044051i bk6: 5248a 12051330i bk7: 5316a 12045253i bk8: 5156a 12046705i bk9: 5104a 12049087i bk10: 5368a 12041808i bk11: 5340a 12043135i bk12: 6008a 12037580i bk13: 5900a 12038460i bk14: 5920a 12038997i bk15: 5908a 12034821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281472
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12129287 n_nop=11995795 n_act=13257 n_pre=13241 n_req=29819 n_rd=87452 n_write=19542 bw_util=0.01764
n_activity=503096 dram_eff=0.4253
bk0: 5512a 12051250i bk1: 5384a 12046884i bk2: 5092a 12054335i bk3: 5320a 12052420i bk4: 5396a 12046150i bk5: 5312a 12044569i bk6: 5356a 12047679i bk7: 5332a 12045270i bk8: 5204a 12044880i bk9: 5092a 12046783i bk10: 5308a 12045702i bk11: 5280a 12045547i bk12: 6008a 12041435i bk13: 5856a 12040444i bk14: 5956a 12033105i bk15: 6044a 12031898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287914
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12129287 n_nop=11994896 n_act=13480 n_pre=13464 n_req=29978 n_rd=87696 n_write=19751 bw_util=0.01772
n_activity=504063 dram_eff=0.4263
bk0: 5524a 12043777i bk1: 5404a 12047552i bk2: 5168a 12051412i bk3: 5144a 12049454i bk4: 5256a 12050025i bk5: 5292a 12047303i bk6: 5440a 12044953i bk7: 5444a 12046125i bk8: 5296a 12045581i bk9: 5080a 12045193i bk10: 5240a 12046776i bk11: 5308a 12044305i bk12: 5900a 12040112i bk13: 6008a 12035863i bk14: 6076a 12031094i bk15: 6116a 12032488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276136
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12129287 n_nop=11993043 n_act=13639 n_pre=13623 n_req=30445 n_rd=88792 n_write=20190 bw_util=0.01797
n_activity=511158 dram_eff=0.4264
bk0: 5688a 12044593i bk1: 5560a 12048524i bk2: 5308a 12049616i bk3: 5188a 12046332i bk4: 5144a 12044673i bk5: 5272a 12041128i bk6: 5564a 12043244i bk7: 5612a 12040934i bk8: 5296a 12044024i bk9: 5200a 12046095i bk10: 5436a 12044253i bk11: 5372a 12043993i bk12: 5968a 12039209i bk13: 5968a 12038984i bk14: 6124a 12029680i bk15: 6092a 12030979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289956
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12129287 n_nop=11994381 n_act=13581 n_pre=13565 n_req=30021 n_rd=88024 n_write=19736 bw_util=0.01777
n_activity=507295 dram_eff=0.4248
bk0: 5368a 12048576i bk1: 5488a 12044313i bk2: 5324a 12047893i bk3: 5160a 12049779i bk4: 5360a 12047746i bk5: 5424a 12041087i bk6: 5376a 12046179i bk7: 5360a 12044822i bk8: 5208a 12047894i bk9: 5208a 12047625i bk10: 5356a 12043482i bk11: 5356a 12040835i bk12: 5872a 12041672i bk13: 5896a 12037281i bk14: 6212a 12030726i bk15: 6056a 12031378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282313
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12129287 n_nop=11995163 n_act=13323 n_pre=13307 n_req=30136 n_rd=87736 n_write=19758 bw_util=0.01772
n_activity=502380 dram_eff=0.4279
bk0: 5444a 12047292i bk1: 5476a 12044788i bk2: 5268a 12050337i bk3: 5252a 12047727i bk4: 5364a 12046996i bk5: 5204a 12047907i bk6: 5312a 12046403i bk7: 5464a 12043531i bk8: 5228a 12048753i bk9: 5220a 12047015i bk10: 5376a 12043952i bk11: 5184a 12042389i bk12: 5976a 12039040i bk13: 5904a 12038085i bk14: 6032a 12034964i bk15: 6032a 12032930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285993
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12129287 n_nop=11997148 n_act=13067 n_pre=13051 n_req=29503 n_rd=86880 n_write=19141 bw_util=0.01748
n_activity=494998 dram_eff=0.4284
bk0: 5460a 12047432i bk1: 5484a 12045121i bk2: 5012a 12050803i bk3: 4944a 12051358i bk4: 5344a 12047290i bk5: 5316a 12042573i bk6: 5416a 12050413i bk7: 5428a 12043314i bk8: 5112a 12043998i bk9: 5232a 12046134i bk10: 5196a 12045765i bk11: 5108a 12049310i bk12: 5904a 12038973i bk13: 5908a 12036022i bk14: 6040a 12034490i bk15: 5976a 12034381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288767
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12129287 n_nop=11996102 n_act=13204 n_pre=13188 n_req=29759 n_rd=87364 n_write=19429 bw_util=0.01761
n_activity=496259 dram_eff=0.4304
bk0: 5420a 12046427i bk1: 5500a 12044361i bk2: 5120a 12051600i bk3: 5172a 12051505i bk4: 5320a 12047255i bk5: 5224a 12045941i bk6: 5428a 12045796i bk7: 5448a 12045163i bk8: 5144a 12048815i bk9: 5216a 12046758i bk10: 5288a 12044207i bk11: 5224a 12044938i bk12: 5852a 12036772i bk13: 5992a 12034538i bk14: 5964a 12032473i bk15: 6052a 12030381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285446

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10919, Miss_rate = 0.054, Pending_hits = 1504, Reservation_fails = 7
L2_cache_bank[1]: Access = 204825, Miss = 10987, Miss_rate = 0.054, Pending_hits = 1500, Reservation_fails = 4
L2_cache_bank[2]: Access = 203921, Miss = 10818, Miss_rate = 0.053, Pending_hits = 1453, Reservation_fails = 8
L2_cache_bank[3]: Access = 204543, Miss = 10952, Miss_rate = 0.054, Pending_hits = 1499, Reservation_fails = 13
L2_cache_bank[4]: Access = 203926, Miss = 10868, Miss_rate = 0.053, Pending_hits = 1459, Reservation_fails = 10
L2_cache_bank[5]: Access = 205028, Miss = 11065, Miss_rate = 0.054, Pending_hits = 1486, Reservation_fails = 12
L2_cache_bank[6]: Access = 205141, Miss = 10955, Miss_rate = 0.053, Pending_hits = 1462, Reservation_fails = 7
L2_cache_bank[7]: Access = 204015, Miss = 10851, Miss_rate = 0.053, Pending_hits = 1472, Reservation_fails = 12
L2_cache_bank[8]: Access = 204756, Miss = 10958, Miss_rate = 0.054, Pending_hits = 1523, Reservation_fails = 8
L2_cache_bank[9]: Access = 204618, Miss = 10905, Miss_rate = 0.053, Pending_hits = 1506, Reservation_fails = 4
L2_cache_bank[10]: Access = 204736, Miss = 10975, Miss_rate = 0.054, Pending_hits = 1450, Reservation_fails = 1
L2_cache_bank[11]: Access = 204819, Miss = 10949, Miss_rate = 0.053, Pending_hits = 1510, Reservation_fails = 3
L2_cache_bank[12]: Access = 204923, Miss = 11132, Miss_rate = 0.054, Pending_hits = 1527, Reservation_fails = 10
L2_cache_bank[13]: Access = 205297, Miss = 11066, Miss_rate = 0.054, Pending_hits = 1495, Reservation_fails = 6
L2_cache_bank[14]: Access = 204654, Miss = 11019, Miss_rate = 0.054, Pending_hits = 1434, Reservation_fails = 6
L2_cache_bank[15]: Access = 205078, Miss = 10987, Miss_rate = 0.054, Pending_hits = 1446, Reservation_fails = 8
L2_cache_bank[16]: Access = 233916, Miss = 11000, Miss_rate = 0.047, Pending_hits = 1700, Reservation_fails = 3
L2_cache_bank[17]: Access = 204248, Miss = 10934, Miss_rate = 0.054, Pending_hits = 1454, Reservation_fails = 5
L2_cache_bank[18]: Access = 203028, Miss = 10871, Miss_rate = 0.054, Pending_hits = 1429, Reservation_fails = 5
L2_cache_bank[19]: Access = 202820, Miss = 10849, Miss_rate = 0.053, Pending_hits = 1434, Reservation_fails = 5
L2_cache_bank[20]: Access = 202456, Miss = 10884, Miss_rate = 0.054, Pending_hits = 1448, Reservation_fails = 5
L2_cache_bank[21]: Access = 203679, Miss = 10957, Miss_rate = 0.054, Pending_hits = 1470, Reservation_fails = 9
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 240901
L2_total_cache_miss_rate = 0.0533
L2_total_cache_pending_hits = 32661
L2_total_cache_reservation_fails = 151
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3151877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 199372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1098441
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3834
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 149
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.3352
	minimum = 6
	maximum = 1960
Network latency average = 39.9156
	minimum = 6
	maximum = 1585
Slowest packet = 6901972
Flit latency average = 31.2632
	minimum = 6
	maximum = 1585
Slowest flit = 11885639
Fragmentation average = 0.0226796
	minimum = 0
	maximum = 987
Injected packet rate average = 0.0280636
	minimum = 0.0228775 (at node 26)
	maximum = 0.0322549 (at node 33)
Accepted packet rate average = 0.0280636
	minimum = 0.0228775 (at node 26)
	maximum = 0.0322549 (at node 33)
Injected flit rate average = 0.0489998
	minimum = 0.0242494 (at node 26)
	maximum = 0.0784786 (at node 33)
Accepted flit rate average= 0.0489998
	minimum = 0.0333669 (at node 48)
	maximum = 0.0644008 (at node 23)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.0036 (17 samples)
	minimum = 6 (17 samples)
	maximum = 473.176 (17 samples)
Network latency average = 21.358 (17 samples)
	minimum = 6 (17 samples)
	maximum = 373.647 (17 samples)
Flit latency average = 21.9037 (17 samples)
	minimum = 6 (17 samples)
	maximum = 372.941 (17 samples)
Fragmentation average = 0.00786865 (17 samples)
	minimum = 0 (17 samples)
	maximum = 161.176 (17 samples)
Injected packet rate average = 0.0306922 (17 samples)
	minimum = 0.0248695 (17 samples)
	maximum = 0.102509 (17 samples)
Accepted packet rate average = 0.0306922 (17 samples)
	minimum = 0.0248695 (17 samples)
	maximum = 0.102509 (17 samples)
Injected flit rate average = 0.0474461 (17 samples)
	minimum = 0.0318447 (17 samples)
	maximum = 0.127071 (17 samples)
Accepted flit rate average = 0.0474461 (17 samples)
	minimum = 0.0347499 (17 samples)
	maximum = 0.192035 (17 samples)
Injected packet size average = 1.54587 (17 samples)
Accepted packet size average = 1.54587 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 8 min, 8 sec (7688 sec)
gpgpu_simulation_rate = 14476 (inst/sec)
gpgpu_simulation_rate = 1346 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10296
gpu_sim_insn = 4532584
gpu_ipc =     440.2277
gpu_tot_sim_cycle = 10584294
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      10.9436
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3269653
gpu_stall_icnt2sh    = 11454918
partiton_reqs_in_parallel = 226376
partiton_reqs_in_parallel_total    = 140438575
partiton_level_parallism =      21.9868
partiton_level_parallism_total  =      13.2900
partiton_reqs_in_parallel_util = 226376
partiton_reqs_in_parallel_util_total    = 140438575
gpu_sim_cycle_parition_util = 10296
gpu_tot_sim_cycle_parition_util    = 6525473
partiton_level_parallism_util =      21.9868
partiton_level_parallism_util_total  =      21.5223
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     271.4177 GB/Sec
L2_BW_total  =      40.7764 GB/Sec
gpu_total_sim_rate=14992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696425
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6756, 6421, 6777, 6467, 6898, 6919, 7281, 6388, 6986, 6909, 6760, 6880, 6528, 6710, 7169, 6461, 5831, 6400, 5668, 6191, 6368, 6378, 5673, 5850, 6204, 6287, 6264, 6232, 5758, 6020, 6072, 5850, 5331, 4571, 5621, 5225, 4842, 4634, 5287, 5332, 4793, 5149, 5046, 4726, 5211, 5226, 5434, 5325, 4819, 4563, 4901, 4958, 4964, 5294, 5047, 5075, 4901, 4550, 4529, 4900, 4973, 4946, 5013, 4812, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 12999891
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12928372
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 66633
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16107900	W0_Idle:169008793	W0_Scoreboard:169208805	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1537 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1794 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 10584293 
mrq_lat_table:181624 	4461 	5375 	36378 	21981 	12609 	16566 	23753 	23801 	6831 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3355099 	1047638 	36658 	14903 	6233 	7594 	17543 	15954 	11102 	16883 	23592 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	937491 	246163 	1409483 	834422 	459669 	482821 	74940 	5717 	4685 	5884 	7419 	17562 	15779 	10852 	16883 	23592 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	775215 	834445 	1518514 	233686 	25761 	506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	529801 	624442 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2786 	545 	169 	82 	34 	32 	43 	53 	48 	39 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        50        28        28        16        16        16        16        30        30        45        46        46        45        44        45 
dram[1]:        45        41        25        34        16        16        17        16        30        30        46        46        48        46        47        49 
dram[2]:        44        38        28        28        16        16        16        16        30        30        44        46        46        45        42        45 
dram[3]:        46        48        25        32        17        16        16        16        31        30        42        48        44        45        47        44 
dram[4]:        47        46        24        24        16        16        16        16        30        30        45        44        45        44        45        48 
dram[5]:        47        47        26        32        16        16        16        16        30        30        45        31        42        44        46        44 
dram[6]:        47        44        27        24        16        16        17        16        30        30        43        31        44        45        43        45 
dram[7]:        27        43        22        23        16        16        16        16        30        29        44        49        41        45        42        41 
dram[8]:        47        45        26        24        16        16        17        16        30        30        42        47        87        37        43        40 
dram[9]:        33        46        25        25        16        16        16        16        33        33        45        46        43        46        44        45 
dram[10]:        44        45        25        25        17        16        16        16        33        33        42        43        47        45        45        48 
maximum service time to same row:
dram[0]:    236125    238391    478896    403510    241996    236904    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232176    226147    231950    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    239915    235223    266664    299147    228070    275627    238614    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    237456    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    233730    306908    271712    417946    236635    313649    232152    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    236870    376647    458191    358050    336072    455136    387904    402845    267494    240231    238830    347909    265856    471366    458017 
dram[6]:    231405    307636    308929    266337    268224    329934    427950    233602    254644    387833    241096    251938    421221    370351    391962    289203 
dram[7]:    477618    224389    236813    256466    239887    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    232153    240983    222972    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    239210    236862    255116    335491    471074    291452    231988    516484    496384    267846    503333    261308    496868    493711    231803 
dram[10]:    443420    230892    255962    232861    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.361146  2.417989  2.438571  2.583975  2.178744  2.174792  2.208750  2.087886  2.126477  2.175772  2.343264  2.280788  2.217611  2.320213  2.115460  2.199402 
dram[1]:  2.395320  2.426923  2.414286  2.550661  2.228205  2.162592  2.123337  2.098225  2.156177  2.190765  2.354796  2.311496  2.284404  2.293797  2.189744  2.209419 
dram[2]:  2.334146  2.342965  2.430931  2.489825  2.185140  2.146081  2.013260  2.096916  2.167268  2.209536  2.307311  2.224442  2.316763  2.310782  2.115087  2.157689 
dram[3]:  2.355995  2.367137  2.542222  2.417952  2.103165  2.243446  2.152228  2.120000  2.203182  2.212846  2.249102  2.332922  2.305705  2.269273  2.223044  2.211518 
dram[4]:  2.381313  2.332911  2.445573  2.449315  2.138695  2.184539  2.135356  2.147129  2.228261  2.211587  2.239808  2.383420  2.376796  2.371428  2.241746  2.205853 
dram[5]:  2.361728  2.339623  2.497102  2.521355  2.167082  2.198008  2.078652  2.111238  2.271515  2.181818  2.332071  2.243147  2.222222  2.267800  2.140777  2.207623 
dram[6]:  2.297203  2.378446  2.447332  2.425743  2.130163  2.080702  2.154882  2.097826  2.266265  2.174910  2.337408  2.204918  2.349451  2.404353  2.159962  2.284232 
dram[7]:  2.346056  2.409962  2.409946  2.524854  2.113636  2.114086  2.084475  2.048643  2.134434  2.195652  2.288996  2.261905  2.325000  2.332211  2.146552  2.178109 
dram[8]:  2.376276  2.399230  2.423868  2.583211  2.131265  2.122373  2.073143  2.137615  2.244389  2.194478  2.403287  2.316121  2.648649  2.322148  2.216216  2.189707 
dram[9]:  2.448819  2.432950  2.491654  2.618357  2.137116  2.092968  2.223716  2.147541  2.167264  2.189738  2.394422  2.458333  2.235421  2.264642  2.240125  2.238095 
dram[10]:  2.365161  2.341880  2.532836  2.486172  2.178484  2.204342  2.126168  2.132009  2.267677  2.185319  2.385511  2.345960  2.247312  2.277070  2.270042  2.241735 
average row locality = 333532/147411 = 2.262599
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1382      1354      1294      1286      1336      1363      1331      1326      1291      1325      1310      1329      1548      1547      1509      1545 
dram[1]:      1407      1402      1286      1298      1319      1332      1317      1324      1328      1301      1303      1344      1435      1502      1514      1542 
dram[2]:      1404      1368      1256      1302      1342      1353      1348      1385      1295      1301      1339      1358      1454      1544      1521      1546 
dram[3]:      1403      1362      1307      1292      1346      1330      1314      1332      1299      1289      1360      1351      1522      1492      1500      1496 
dram[4]:      1394      1362      1282      1339      1350      1329      1340      1335      1312      1284      1346      1336      1518      1481      1506      1527 
dram[5]:      1397      1367      1301      1295      1315      1324      1361      1364      1335      1281      1325      1345      1494      1520      1537      1549 
dram[6]:      1437      1406      1335      1306      1287      1318      1394      1406      1337      1312      1376      1361      1508      1511      1547      1541 
dram[7]:      1358      1388      1341      1299      1342      1356      1345      1340      1314      1314      1355      1355      1487      1490      1569      1531 
dram[8]:      1377      1385      1326      1322      1341      1303      1330      1366      1317      1317      1360      1312      1512      1492      1524      1525 
dram[9]:      1381      1387      1262      1245      1339      1331      1355      1358      1290      1321      1315      1297      1492      1495      1527      1511 
dram[10]:      1371      1391      1288      1301      1330      1306      1360      1363      1299      1316      1338      1323      1479      1516      1508      1530 
total reads: 242892
bank skew: 1569/1245 = 1.26
chip skew: 22382/21906 = 1.02
number of total write accesses:
dram[0]:       514       474       413       391       468       466       436       432       508       507       499       523       643       634       653       661 
dram[1]:       538       491       404       439       419       437       439       449       522       502       489       526       557       606       621       663 
dram[2]:       510       497       363       411       452       454       474       519       506       460       523       535       550       642       666       657 
dram[3]:       503       482       409       432       448       467       425       470       501       468       518       541       620       598       603       616 
dram[4]:       492       481       403       449       485       423       490       460       533       472       522       504       633       594       599       659 
dram[5]:       516       493       422       417       423       441       489       477       539       495       522       537       606       614       668       652 
dram[6]:       534       492       454       409       415       461       526       524       544       491       536       522       630       588       708       661 
dram[7]:       486       499       452       428       425       460       481       471       496       504       538       545       559       588       672       658 
dram[8]:       486       484       441       432       445       414       484       498       483       511       541       527       938       584       608       645 
dram[9]:       485       518       380       381       469       425       464       476       524       514       488       473       578       593       628       651 
dram[10]:       462       527       409       407       452       420       460       462       497       500       506       535       611       629       644       640 
total reads: 90640
bank skew: 938/363 = 2.58
chip skew: 8521/8047 = 1.06
average mf latency per bank:
dram[0]:      26114     26344     29431     29171     27480     28540     28121     27815     23851     23720     23226     21109     19229     19854     19869     20814
dram[1]:      25439     26845     29762     28865     28107     28842     27055     26952     25559     24121     21851     21671     21075     19961     20859     20376
dram[2]:      26204     27077     29258     29532     29236     28382     25571     25922     24637     24926     21490     21996     19941     20249     20717     21118
dram[3]:      26359     26539     30365     29080     28051     28389     26367     27417     23290     24667     21912     21182     19217     20163     21674     21037
dram[4]:      26125     27645     29498     28776     27896     29252     25738     26801     24707     24749     22251     22134     19767     19789     22149     21119
dram[5]:      26005     27190     29145     28607     28953     28346     26977     26434     23582     23393     21886     22110     18657     20267     20964     20939
dram[6]:      25852     26231     28269     29419     29668     28017     24834     26030     24368     24438     21211     21881     19261     20182     20093     20049
dram[7]:      26272     26553     28263     29290     28510     27578     25602     26592     24615     24199     21811     21579     20648     20384     20514     20595
dram[8]:      26886     27573     27834     28451     29328     29765     26004     26388     24726     23896     21967     22054     20548     20805     21724     20627
dram[9]:      27708     26809     29689     30550     27577     28668     26338     27273     23575     23804     22760     22741     19806     20340     21445     20653
dram[10]:      26873     25726     29175     29423     27740     30058     27458     25593     23551     25524     22343     21312     19762     19322     21174     20476
maximum mf latency per bank:
dram[0]:     259280    259334    259649    266058    261165    261094    261029    261188    261141    259163    255102    246602    265958    272225    259353    259349
dram[1]:     265988    259276    259399    259464    261096    259318    266046    266052    261137    265880    248804    255107    258308    257855    259296    259330
dram[2]:     265982    259377    259386    259609    261117    266277    259400    261070    259112    265911    246257    256122    265781    265987    259175    259175
dram[3]:     259346    259369    266019    259480    261176    259257    261138    261109    259214    259253    246213    246232    257888    257654    259235    266321
dram[4]:     259578    265872    266075    259427    265948    261152    261124    259536    259323    259310    255082    246198    258184    256454    259142    259215
dram[5]:     259414    284595    266042    259625    261078    261156    261173    266130    259302    259313    246148    266154    258039    272169    259175    259525
dram[6]:     266112    259699    259527    265869    265544    261221    261173    261151    265865    265913    246271    255126    257700    257908    259401    259467
dram[7]:     259408    259537    259252    259276    265963    259263    261103    259391    261092    261201    255115    248157    258339    258420    259301    259303
dram[8]:     259539    265954    259331    259360    261219    261158    261141    261152    261082    259639    255108    246105    258033    258037    259302    259403
dram[9]:     266002    260232    259425    259370    261162    261140    261222    261183    259273    261109    246344    266010    258183    257662    259481    265815
dram[10]:     259261    259265    265804    259216    261094    261125    261089    261115    266035    261100    246224    256444    257674    257705    259832    259187
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12148404 n_nop=12013402 n_act=13445 n_pre=13429 n_req=30298 n_rd=88304 n_write=19824 bw_util=0.0178
n_activity=508903 dram_eff=0.4249
bk0: 5528a 12065300i bk1: 5416a 12065780i bk2: 5176a 12068781i bk3: 5144a 12071937i bk4: 5344a 12066286i bk5: 5452a 12063041i bk6: 5324a 12069992i bk7: 5304a 12069867i bk8: 5164a 12063827i bk9: 5300a 12064557i bk10: 5240a 12066615i bk11: 5316a 12060782i bk12: 6192a 12054009i bk13: 6188a 12054920i bk14: 6036a 12052149i bk15: 6180a 12047418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291187
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12148404 n_nop=12014505 n_act=13258 n_pre=13242 n_req=30056 n_rd=87816 n_write=19583 bw_util=0.01768
n_activity=502054 dram_eff=0.4278
bk0: 5628a 12063595i bk1: 5608a 12062262i bk2: 5144a 12071350i bk3: 5192a 12069302i bk4: 5276a 12067187i bk5: 5328a 12064108i bk6: 5268a 12068069i bk7: 5296a 12065032i bk8: 5312a 12066274i bk9: 5204a 12061148i bk10: 5212a 12068138i bk11: 5376a 12061630i bk12: 5740a 12059741i bk13: 6008a 12057581i bk14: 6056a 12054570i bk15: 6168a 12049677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281701
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12148404 n_nop=12012835 n_act=13598 n_pre=13582 n_req=30335 n_rd=88464 n_write=19925 bw_util=0.01784
n_activity=508830 dram_eff=0.426
bk0: 5616a 12064663i bk1: 5472a 12065406i bk2: 5024a 12072591i bk3: 5208a 12070705i bk4: 5368a 12067704i bk5: 5412a 12065776i bk6: 5392a 12065888i bk7: 5540a 12063280i bk8: 5180a 12067214i bk9: 5204a 12066262i bk10: 5356a 12065195i bk11: 5432a 12060493i bk12: 5816a 12059712i bk13: 6176a 12057035i bk14: 6084a 12052946i bk15: 6184a 12052542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280939
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12148404 n_nop=12014248 n_act=13296 n_pre=13280 n_req=30096 n_rd=87980 n_write=19600 bw_util=0.01771
n_activity=506069 dram_eff=0.4252
bk0: 5612a 12065360i bk1: 5448a 12069267i bk2: 5228a 12070848i bk3: 5168a 12070805i bk4: 5384a 12068075i bk5: 5320a 12063156i bk6: 5256a 12070409i bk7: 5328a 12064273i bk8: 5196a 12065360i bk9: 5156a 12067743i bk10: 5440a 12060389i bk11: 5404a 12061800i bk12: 6088a 12056276i bk13: 5968a 12057092i bk14: 6000a 12057615i bk15: 5984a 12053479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281675
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12148404 n_nop=12013857 n_act=13292 n_pre=13276 n_req=30240 n_rd=88164 n_write=19815 bw_util=0.01778
n_activity=508586 dram_eff=0.4246
bk0: 5576a 12069882i bk1: 5448a 12065565i bk2: 5128a 12073147i bk3: 5356a 12071246i bk4: 5400a 12065260i bk5: 5316a 12063617i bk6: 5360a 12066723i bk7: 5340a 12064315i bk8: 5248a 12063595i bk9: 5136a 12065463i bk10: 5384a 12064268i bk11: 5344a 12064200i bk12: 6072a 12060190i bk13: 5924a 12059040i bk14: 6024a 12051732i bk15: 6108a 12050507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287938
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12148404 n_nop=12012870 n_act=13524 n_pre=13508 n_req=30421 n_rd=88440 n_write=20062 bw_util=0.01786
n_activity=510078 dram_eff=0.4254
bk0: 5588a 12062390i bk1: 5468a 12066114i bk2: 5204a 12070257i bk3: 5180a 12068300i bk4: 5260a 12069080i bk5: 5296a 12066417i bk6: 5444a 12064020i bk7: 5456a 12065139i bk8: 5340a 12064232i bk9: 5124a 12063801i bk10: 5300a 12065446i bk11: 5380a 12062832i bk12: 5976a 12058725i bk13: 6080a 12054350i bk14: 6148a 12049694i bk15: 6196a 12051094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276356
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12148404 n_nop=12011050 n_act=13681 n_pre=13665 n_req=30877 n_rd=89528 n_write=20480 bw_util=0.01811
n_activity=516798 dram_eff=0.4257
bk0: 5748a 12063281i bk1: 5624a 12067085i bk2: 5340a 12068423i bk3: 5224a 12065125i bk4: 5148a 12063744i bk5: 5272a 12060196i bk6: 5576a 12062262i bk7: 5624a 12059955i bk8: 5348a 12062607i bk9: 5248a 12064796i bk10: 5504a 12062851i bk11: 5444a 12062519i bk12: 6032a 12057915i bk13: 6044a 12057539i bk14: 6188a 12048335i bk15: 6164a 12049558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.290174
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12148404 n_nop=12012423 n_act=13615 n_pre=13599 n_req=30446 n_rd=88736 n_write=20031 bw_util=0.01791
n_activity=512887 dram_eff=0.4241
bk0: 5432a 12067275i bk1: 5552a 12062972i bk2: 5364a 12066623i bk3: 5196a 12068653i bk4: 5368a 12066850i bk5: 5424a 12060176i bk6: 5380a 12065263i bk7: 5360a 12063949i bk8: 5256a 12066514i bk9: 5256a 12066261i bk10: 5420a 12062101i bk11: 5420a 12059439i bk12: 5948a 12060253i bk13: 5960a 12055905i bk14: 6276a 12049476i bk15: 6124a 12050064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282506
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12148404 n_nop=12013157 n_act=13357 n_pre=13341 n_req=30630 n_rd=88436 n_write=20113 bw_util=0.01787
n_activity=508335 dram_eff=0.4271
bk0: 5508a 12065949i bk1: 5540a 12063518i bk2: 5304a 12069252i bk3: 5288a 12066585i bk4: 5364a 12066050i bk5: 5212a 12066981i bk6: 5320a 12065452i bk7: 5464a 12062619i bk8: 5268a 12067303i bk9: 5268a 12065514i bk10: 5440a 12062687i bk11: 5248a 12060999i bk12: 6048a 12057503i bk13: 5968a 12056767i bk14: 6096a 12053632i bk15: 6100a 12051545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2862
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12148404 n_nop=12015137 n_act=13106 n_pre=13090 n_req=29953 n_rd=87624 n_write=19447 bw_util=0.01763
n_activity=500751 dram_eff=0.4276
bk0: 5524a 12066095i bk1: 5548a 12063776i bk2: 5048a 12069670i bk3: 4980a 12070161i bk4: 5356a 12066359i bk5: 5324a 12061589i bk6: 5420a 12069421i bk7: 5432a 12062375i bk8: 5160a 12062541i bk9: 5284a 12064753i bk10: 5260a 12064387i bk11: 5188a 12067859i bk12: 5968a 12057620i bk13: 5980a 12054556i bk14: 6108a 12053136i bk15: 6044a 12052926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289172
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12148404 n_nop=12014150 n_act=13240 n_pre=13224 n_req=30180 n_rd=88076 n_write=19714 bw_util=0.01775
n_activity=501953 dram_eff=0.4295
bk0: 5484a 12065124i bk1: 5564a 12062987i bk2: 5152a 12070424i bk3: 5204a 12070367i bk4: 5320a 12066366i bk5: 5224a 12064997i bk6: 5440a 12064826i bk7: 5452a 12064244i bk8: 5196a 12067435i bk9: 5264a 12065402i bk10: 5352a 12062896i bk11: 5292a 12063485i bk12: 5916a 12055372i bk13: 6064a 12053127i bk14: 6032a 12051062i bk15: 6120a 12049007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285938

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11001, Miss_rate = 0.054, Pending_hits = 1544, Reservation_fails = 7
L2_cache_bank[1]: Access = 205937, Miss = 11075, Miss_rate = 0.054, Pending_hits = 1539, Reservation_fails = 5
L2_cache_bank[2]: Access = 205029, Miss = 10909, Miss_rate = 0.053, Pending_hits = 1497, Reservation_fails = 8
L2_cache_bank[3]: Access = 205636, Miss = 11045, Miss_rate = 0.054, Pending_hits = 1545, Reservation_fails = 13
L2_cache_bank[4]: Access = 205010, Miss = 10959, Miss_rate = 0.053, Pending_hits = 1499, Reservation_fails = 11
L2_cache_bank[5]: Access = 206107, Miss = 11157, Miss_rate = 0.054, Pending_hits = 1536, Reservation_fails = 12
L2_cache_bank[6]: Access = 206240, Miss = 11051, Miss_rate = 0.054, Pending_hits = 1508, Reservation_fails = 8
L2_cache_bank[7]: Access = 205089, Miss = 10944, Miss_rate = 0.053, Pending_hits = 1511, Reservation_fails = 12
L2_cache_bank[8]: Access = 205876, Miss = 11048, Miss_rate = 0.054, Pending_hits = 1565, Reservation_fails = 9
L2_cache_bank[9]: Access = 205691, Miss = 10993, Miss_rate = 0.053, Pending_hits = 1547, Reservation_fails = 6
L2_cache_bank[10]: Access = 205863, Miss = 11065, Miss_rate = 0.054, Pending_hits = 1497, Reservation_fails = 1
L2_cache_bank[11]: Access = 205901, Miss = 11045, Miss_rate = 0.054, Pending_hits = 1564, Reservation_fails = 4
L2_cache_bank[12]: Access = 206031, Miss = 11221, Miss_rate = 0.054, Pending_hits = 1578, Reservation_fails = 10
L2_cache_bank[13]: Access = 206398, Miss = 11161, Miss_rate = 0.054, Pending_hits = 1544, Reservation_fails = 7
L2_cache_bank[14]: Access = 205748, Miss = 11111, Miss_rate = 0.054, Pending_hits = 1478, Reservation_fails = 6
L2_cache_bank[15]: Access = 206195, Miss = 11073, Miss_rate = 0.054, Pending_hits = 1479, Reservation_fails = 8
L2_cache_bank[16]: Access = 240327, Miss = 11087, Miss_rate = 0.046, Pending_hits = 1811, Reservation_fails = 3
L2_cache_bank[17]: Access = 205364, Miss = 11022, Miss_rate = 0.054, Pending_hits = 1495, Reservation_fails = 6
L2_cache_bank[18]: Access = 204106, Miss = 10961, Miss_rate = 0.054, Pending_hits = 1474, Reservation_fails = 7
L2_cache_bank[19]: Access = 203935, Miss = 10945, Miss_rate = 0.054, Pending_hits = 1495, Reservation_fails = 5
L2_cache_bank[20]: Access = 203542, Miss = 10973, Miss_rate = 0.054, Pending_hits = 1491, Reservation_fails = 11
L2_cache_bank[21]: Access = 204790, Miss = 11046, Miss_rate = 0.054, Pending_hits = 1507, Reservation_fails = 9
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 242892
L2_total_cache_miss_rate = 0.0533
L2_total_cache_pending_hits = 33704
L2_total_cache_reservation_fails = 168
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3159650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28894
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 199555
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4662
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 166
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.5471
	minimum = 6
	maximum = 748
Network latency average = 40.3529
	minimum = 6
	maximum = 579
Slowest packet = 9050755
Flit latency average = 47.0225
	minimum = 6
	maximum = 578
Slowest flit = 15631898
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0572736
	minimum = 0.0472051 (at node 2)
	maximum = 0.31135 (at node 44)
Accepted packet rate average = 0.0572736
	minimum = 0.0472051 (at node 2)
	maximum = 0.31135 (at node 44)
Injected flit rate average = 0.0859103
	minimum = 0.0701763 (at node 37)
	maximum = 0.329367 (at node 44)
Accepted flit rate average= 0.0859103
	minimum = 0.0604147 (at node 2)
	maximum = 0.604682 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.1449 (18 samples)
	minimum = 6 (18 samples)
	maximum = 488.444 (18 samples)
Network latency average = 22.4133 (18 samples)
	minimum = 6 (18 samples)
	maximum = 385.056 (18 samples)
Flit latency average = 23.2992 (18 samples)
	minimum = 6 (18 samples)
	maximum = 384.333 (18 samples)
Fragmentation average = 0.0074315 (18 samples)
	minimum = 0 (18 samples)
	maximum = 152.222 (18 samples)
Injected packet rate average = 0.032169 (18 samples)
	minimum = 0.0261104 (18 samples)
	maximum = 0.114112 (18 samples)
Accepted packet rate average = 0.032169 (18 samples)
	minimum = 0.0261104 (18 samples)
	maximum = 0.114112 (18 samples)
Injected flit rate average = 0.049583 (18 samples)
	minimum = 0.0339742 (18 samples)
	maximum = 0.138309 (18 samples)
Accepted flit rate average = 0.049583 (18 samples)
	minimum = 0.0361758 (18 samples)
	maximum = 0.21496 (18 samples)
Injected packet size average = 1.54133 (18 samples)
Accepted packet size average = 1.54133 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 8 min, 46 sec (7726 sec)
gpgpu_simulation_rate = 14992 (inst/sec)
gpgpu_simulation_rate = 1369 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 642825
gpu_sim_insn = 5569050
gpu_ipc =       8.6634
gpu_tot_sim_cycle = 11454341
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      10.5986
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3270408
gpu_stall_icnt2sh    = 11463130
partiton_reqs_in_parallel = 14141395
partiton_reqs_in_parallel_total    = 140664951
partiton_level_parallism =      21.9988
partiton_level_parallism_total  =      13.5151
partiton_reqs_in_parallel_util = 14141395
partiton_reqs_in_parallel_util_total    = 140664951
gpu_sim_cycle_parition_util = 642825
gpu_tot_sim_cycle_parition_util    = 6535769
partiton_level_parallism_util =      21.9988
partiton_level_parallism_util_total  =      21.5650
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =      14.1460 GB/Sec
L2_BW_total  =      38.4730 GB/Sec
gpu_total_sim_rate=14533

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023126
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7071, 6775, 7147, 6942, 7253, 7303, 7651, 6758, 7501, 7154, 7030, 7310, 7043, 7210, 7669, 6886, 6031, 6799, 6178, 6575, 6843, 6808, 6088, 6050, 6749, 6587, 6704, 6587, 6243, 6335, 6687, 6495, 5648, 4873, 5953, 5416, 4934, 5126, 5549, 5753, 4955, 5241, 5338, 5102, 5388, 5517, 5866, 5791, 5326, 4940, 5278, 5334, 5241, 5786, 5239, 5337, 5078, 5102, 4791, 5146, 5190, 5483, 5305, 5189, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 13023182
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12951564
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 66732
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16134417	W0_Idle:182923239	W0_Scoreboard:190739167	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1537 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1838 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 11451949 
mrq_lat_table:188754 	4776 	5826 	37315 	23562 	14280 	18632 	25853 	25197 	6941 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3436747 	1056393 	38413 	14910 	6244 	7594 	17860 	16355 	11540 	18414 	24631 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	1021646 	247635 	1409508 	834446 	466157 	482822 	74940 	5717 	4685 	5895 	7419 	17905 	16154 	11290 	18414 	24648 	56 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	848645 	847900 	1522186 	233713 	25761 	506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	529801 	629796 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2963 	549 	170 	82 	35 	37 	51 	61 	53 	44 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        50        28        28        16        16        16        16        30        30        45        46        46        45        44        45 
dram[1]:        45        41        25        34        16        16        17        16        30        30        46        46        48        46        47        49 
dram[2]:        44        38        28        28        16        16        16        16        30        30        44        46        46        45        42        45 
dram[3]:        46        48        25        32        17        16        16        16        31        30        42        48        44        45        47        44 
dram[4]:        47        46        24        24        16        16        16        16        30        30        45        44        45        44        45        48 
dram[5]:        47        47        26        32        16        16        16        16        30        30        45        31        42        44        46        44 
dram[6]:        47        44        27        24        16        16        17        16        30        30        43        31        44        45        43        45 
dram[7]:        40        43        22        23        16        16        16        16        30        29        44        49        41        45        42        41 
dram[8]:        47        45        26        24        16        16        17        16        30        30        42        47        87        41        43        40 
dram[9]:        41        46        25        25        16        16        16        16        33        33        45        46        43        46        44        45 
dram[10]:        44        45        25        25        17        16        16        16        33        33        42        43        47        45        45        48 
maximum service time to same row:
dram[0]:    236125    238391    478896    403510    241996    236904    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232176    226147    231950    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    239915    242397    266664    299147    228070    275627    238614    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    237456    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    233730    306908    271712    417946    236635    313649    232152    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    236870    376647    458191    358050    336072    455136    387904    402845    267494    240231    238830    347909    265856    471366    458017 
dram[6]:    231405    307636    308929    266337    268224    329934    427950    233602    254644    387833    241096    251938    421221    370351    391962    289203 
dram[7]:    477618    224389    236813    256466    239887    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    232153    240983    222972    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    239210    236862    255116    335491    471074    291452    231988    516484    496384    267846    503333    261308    496868    493711    231803 
dram[10]:    443420    230892    255962    232861    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.360000  2.439797  2.420699  2.581633  2.175199  2.177528  2.207101  2.090604  2.125140  2.162345  2.315469  2.273782  2.228461  2.314402  2.131504  2.219559 
dram[1]:  2.406800  2.406780  2.406166  2.534075  2.238499  2.149254  2.128588  2.090200  2.159468  2.182969  2.323565  2.307873  2.291028  2.309224  2.180841  2.229730 
dram[2]:  2.340278  2.361345  2.432624  2.471879  2.186207  2.145289  2.030366  2.101891  2.163429  2.192171  2.293286  2.206858  2.336992  2.302817  2.131797  2.165094 
dram[3]:  2.371025  2.379607  2.560113  2.441767  2.090909  2.245261  2.164706  2.108889  2.185861  2.219688  2.241771  2.314988  2.301538  2.252850  2.232628  2.217000 
dram[4]:  2.388489  2.349149  2.445816  2.452659  2.153846  2.190307  2.133479  2.131669  2.209751  2.193624  2.231377  2.348247  2.363921  2.375679  2.242148  2.206963 
dram[5]:  2.360752  2.332130  2.472678  2.521186  2.169412  2.200234  2.075292  2.107375  2.267816  2.170561  2.321471  2.238095  2.220220  2.284842  2.147769  2.219231 
dram[6]:  2.306667  2.394768  2.440874  2.450135  2.149289  2.079734  2.162220  2.112603  2.262741  2.169492  2.337543  2.204873  2.326425  2.401961  2.167736  2.289552 
dram[7]:  2.347826  2.409697  2.378344  2.521978  2.116438  2.122517  2.070194  2.058761  2.135556  2.180995  2.282434  2.254218  2.328244  2.314378  2.149034  2.190658 
dram[8]:  2.384428  2.387136  2.421053  2.562500  2.147429  2.134752  2.084507  2.135428  2.235363  2.196571  2.392252  2.315789  2.640333  2.327660  2.220441  2.203095 
dram[9]:  2.466334  2.412621  2.476529  2.595166  2.126667  2.107710  2.219037  2.160535  2.162162  2.185811  2.391250  2.422627  2.239422  2.268243  2.246032  2.230010 
dram[10]:  2.330909  2.348328  2.536068  2.490251  2.196240  2.219780  2.137817  2.113082  2.265403  2.168743  2.370280  2.326165  2.253823  2.279307  2.279116  2.241824 
average row locality = 351289/155307 = 2.261901
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1480      1443      1374      1373      1424      1458      1414      1418      1371      1393      1386      1411      1641      1635      1593      1637 
dram[1]:      1506      1483      1379      1371      1410      1412      1400      1410      1406      1374      1389      1423      1522      1583      1596      1638 
dram[2]:      1502      1463      1342      1378      1427      1422      1444      1469      1367      1367      1405      1442      1562      1633      1626      1624 
dram[3]:      1500      1445      1396      1380      1421      1415      1397      1409      1391      1365      1439      1419      1610      1565      1597      1587 
dram[4]:      1493      1440      1367      1430      1432      1413      1439      1402      1390      1366      1429      1411      1611      1575      1596      1611 
dram[5]:      1483      1437      1375      1363      1402      1416      1448      1447      1416      1346      1416      1422      1591      1615      1626      1643 
dram[6]:      1529      1515      1433      1396      1379      1400      1483      1505      1428      1402      1466      1447      1594      1599      1634      1627 
dram[7]:      1442      1476      1404      1397      1414      1446      1414      1436      1402      1397      1433      1431      1565      1558      1648      1622 
dram[8]:      1466      1473      1393      1402      1420      1380      1426      1451      1402      1392      1423      1393      1591      1584      1595      1621 
dram[9]:      1480      1463      1349      1328      1425      1416      1449      1444      1376      1404      1399      1376      1575      1595      1621      1596 
dram[10]:      1447      1495      1377      1376      1407      1386      1460      1430      1391      1392      1421      1390      1579      1596      1605      1610 
total reads: 257805
bank skew: 1648/1328 = 1.24
chip skew: 23837/23296 = 1.02
number of total write accesses:
dram[0]:       526       482       427       398       488       480       451       451       531       525       515       549       661       647       660       678 
dram[1]:       547       505       416       451       439       460       454       467       544       523       514       541       572       620       635       672 
dram[2]:       520       504       373       424       475       468       495       532       526       481       542       553       567       656       687       671 
dram[3]:       513       492       414       444       465       480       443       489       526       484       536       558       634       609       620       630 
dram[4]:       499       491       416       461       500       440       511       476       559       492       548       531       656       613       617       671 
dram[5]:       526       501       435       422       442       463       509       496       557       512       541       552       627       631       685       665 
dram[6]:       547       499       466       422       435       478       543       540       570       518       570       544       651       606       731       674 
dram[7]:       502       512       463       439       440       477       503       491       520       531       555       573       570       599       688       676 
dram[8]:       494       494       447       443       459       426       498       520       507       530       553       543       949       604       621       657 
dram[9]:       498       525       392       390       489       443       486       494       544       537       514       487       595       612       643       663 
dram[10]:       476       541       416       412       462       432       479       476       521       523       525       557       632       640       665       652 
total reads: 93484
bank skew: 949/373 = 2.54
chip skew: 8794/8312 = 1.06
average mf latency per bank:
dram[0]:      25951     26467     28975     29136     27137     28206     28096     27589     23584     23586     23065     21095     19024     20103     20379     20773
dram[1]:      25426     26558     29164     28700     27837     28200     26943     26946     25140     24336     21342     21573     20829     19666     20976     20660
dram[2]:      26193     27084     28892     28905     28445     27873     26050     25560     24055     24682     21600     21539     20003     20514     20765     21128
dram[3]:      26490     26505     30187     28554     27710     28085     26138     27325     23041     24355     21610     20786     19275     20290     21906     21080
dram[4]:      25998     27394     28893     28362     27694     29062     25299     26406     24436     24685     22067     21913     19661     19779     22051     21104
dram[5]:      26356     26888     28737     28346     28477     27879     26650     25864     23426     23045     21378     21824     18459     20306     21231     21197
dram[6]:      25329     26091     28337     28944     29229     27743     25177     25733     24290     24536     21168     22026     18846     20047     20239     20223
dram[7]:      25669     26638     27774     28521     28082     26949     25539     26369     24485     23890     21735     21418     20921     20208     20376     20337
dram[8]:      26775     27420     27891     28003     28935     29378     26239     26214     24509     24426     21829     22220     20518     20884     21714     20753
dram[9]:      26948     26851     29304     29511     27156     27831     26215     27066     23656     23982     22002     22200     19715     20452     21362     20575
dram[10]:      26242     25526     28387     29217     27621     29911     27018     25382     23736     25167     22171     21109     19912     19204     21025     20763
maximum mf latency per bank:
dram[0]:     259280    259334    259649    266058    261165    261094    261029    262548    261141    262599    255102    246602    265958    272225    259353    259349
dram[1]:     265988    259276    259399    259464    261096    259318    266046    266052    262430    265880    248804    255107    258308    257855    259296    259330
dram[2]:     265982    259377    259386    259609    261117    266277    259400    261070    262294    265911    246257    256122    265781    265987    259175    259175
dram[3]:     259346    259369    266019    259480    261176    259257    261138    261109    262633    259253    246213    246232    257888    257654    259235    266321
dram[4]:     259578    265872    266075    259427    265948    261152    261124    262374    262502    262583    255082    246198    258184    256454    259142    259215
dram[5]:     259414    284595    266042    259625    261078    261156    261173    266130    259302    259313    246148    266154    258039    272169    259175    259525
dram[6]:     266112    259699    259527    265869    265544    261221    262375    262275    265865    265913    246271    255126    257700    257908    259401    259467
dram[7]:     259408    259537    259252    259276    265963    259263    261103    262263    262563    261201    255115    248157    258339    258420    259301    259303
dram[8]:     259539    265954    259331    259360    261219    261158    262344    261152    262492    262599    255108    246105    258033    258037    259302    259403
dram[9]:     266002    260232    259425    259370    261162    261140    262263    261183    259273    262492    246344    266010    258183    257662    259481    265815
dram[10]:     259261    259265    265804    259216    261094    261125    261089    261115    266035    262311    246224    256444    257674    257705    259832    259187
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342034 n_nop=13199110 n_act=14162 n_pre=14146 n_req=31920 n_rd=93804 n_write=20812 bw_util=0.01718
n_activity=528108 dram_eff=0.4341
bk0: 5920a 13253187i bk1: 5772a 13255011i bk2: 5496a 13255474i bk3: 5492a 13259675i bk4: 5696a 13252809i bk5: 5832a 13249040i bk6: 5656a 13256078i bk7: 5672a 13255995i bk8: 5484a 13250044i bk9: 5572a 13251432i bk10: 5544a 13253400i bk11: 5644a 13246071i bk12: 6564a 13240709i bk13: 6540a 13241898i bk14: 6372a 13239554i bk15: 6548a 13234115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280084
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342034 n_nop=13200269 n_act=13979 n_pre=13963 n_req=31662 n_rd=93208 n_write=20615 bw_util=0.01706
n_activity=520560 dram_eff=0.4373
bk0: 6024a 13250562i bk1: 5932a 13248614i bk2: 5516a 13257779i bk3: 5484a 13256797i bk4: 5640a 13254092i bk5: 5648a 13249722i bk6: 5600a 13255229i bk7: 5640a 13250649i bk8: 5624a 13253082i bk9: 5496a 13247155i bk10: 5556a 13253830i bk11: 5692a 13248523i bk12: 6088a 13246730i bk13: 6332a 13245274i bk14: 6384a 13242423i bk15: 6552a 13237330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2734
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342034 n_nop=13198596 n_act=14310 n_pre=14294 n_req=31947 n_rd=93892 n_write=20942 bw_util=0.01721
n_activity=527561 dram_eff=0.4353
bk0: 6008a 13252480i bk1: 5852a 13253058i bk2: 5368a 13259646i bk3: 5512a 13259215i bk4: 5708a 13253168i bk5: 5688a 13253028i bk6: 5776a 13253151i bk7: 5876a 13251294i bk8: 5468a 13254803i bk9: 5468a 13253531i bk10: 5620a 13251665i bk11: 5768a 13247595i bk12: 6248a 13246665i bk13: 6532a 13244342i bk14: 6504a 13238358i bk15: 6496a 13240067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269923
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342034 n_nop=13200180 n_act=13991 n_pre=13975 n_req=31673 n_rd=93344 n_write=20544 bw_util=0.01707
n_activity=524523 dram_eff=0.4343
bk0: 6000a 13253339i bk1: 5780a 13257391i bk2: 5584a 13260238i bk3: 5520a 13258943i bk4: 5684a 13254204i bk5: 5660a 13250636i bk6: 5588a 13257601i bk7: 5636a 13250792i bk8: 5564a 13251180i bk9: 5460a 13254302i bk10: 5756a 13247010i bk11: 5676a 13249782i bk12: 6440a 13243629i bk13: 6260a 13244828i bk14: 6388a 13244607i bk15: 6348a 13241269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270369
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342034 n_nop=13199413 n_act=14037 n_pre=14021 n_req=31886 n_rd=93620 n_write=20943 bw_util=0.01717
n_activity=528161 dram_eff=0.4338
bk0: 5972a 13256886i bk1: 5760a 13252665i bk2: 5468a 13261018i bk3: 5720a 13258138i bk4: 5728a 13252344i bk5: 5652a 13249498i bk6: 5756a 13251716i bk7: 5608a 13250365i bk8: 5560a 13249564i bk9: 5464a 13252754i bk10: 5716a 13249416i bk11: 5644a 13249458i bk12: 6444a 13245054i bk13: 6300a 13245225i bk14: 6384a 13238457i bk15: 6444a 13238136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278461
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342034 n_nop=13198712 n_act=14240 n_pre=14224 n_req=32010 n_rd=93784 n_write=21074 bw_util=0.01722
n_activity=528834 dram_eff=0.4344
bk0: 5932a 13250768i bk1: 5748a 13254981i bk2: 5500a 13258568i bk3: 5452a 13257052i bk4: 5608a 13256486i bk5: 5664a 13251574i bk6: 5792a 13251527i bk7: 5788a 13251047i bk8: 5664a 13252229i bk9: 5384a 13251668i bk10: 5664a 13252427i bk11: 5688a 13250652i bk12: 6364a 13245321i bk13: 6460a 13241103i bk14: 6504a 13236801i bk15: 6572a 13238621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264038
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342034 n_nop=13196158 n_act=14434 n_pre=14418 n_req=32631 n_rd=95348 n_write=21676 bw_util=0.01754
n_activity=536637 dram_eff=0.4361
bk0: 6116a 13249158i bk1: 6060a 13255253i bk2: 5732a 13254475i bk3: 5584a 13251966i bk4: 5516a 13249817i bk5: 5600a 13246798i bk6: 5932a 13247963i bk7: 6020a 13245810i bk8: 5712a 13247771i bk9: 5608a 13250129i bk10: 5864a 13247500i bk11: 5788a 13248840i bk12: 6376a 13244078i bk13: 6396a 13242715i bk14: 6536a 13233171i bk15: 6508a 13235419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28452
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342034 n_nop=13198293 n_act=14339 n_pre=14323 n_req=32024 n_rd=93940 n_write=21139 bw_util=0.01725
n_activity=531352 dram_eff=0.4332
bk0: 5768a 13254026i bk1: 5904a 13250865i bk2: 5616a 13254594i bk3: 5588a 13255834i bk4: 5656a 13253908i bk5: 5784a 13247657i bk6: 5656a 13253361i bk7: 5744a 13250345i bk8: 5608a 13252113i bk9: 5588a 13252512i bk10: 5732a 13250205i bk11: 5724a 13245643i bk12: 6260a 13249309i bk13: 6232a 13243785i bk14: 6592a 13236706i bk15: 6488a 13237225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27172
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342034 n_nop=13199357 n_act=14018 n_pre=14002 n_req=32157 n_rd=93648 n_write=21009 bw_util=0.01719
n_activity=525806 dram_eff=0.4361
bk0: 5864a 13254369i bk1: 5892a 13250936i bk2: 5572a 13258719i bk3: 5608a 13255017i bk4: 5680a 13253296i bk5: 5520a 13254331i bk6: 5704a 13252781i bk7: 5804a 13248383i bk8: 5608a 13253755i bk9: 5568a 13252323i bk10: 5692a 13251091i bk11: 5572a 13248779i bk12: 6364a 13245337i bk13: 6336a 13243440i bk14: 6380a 13241958i bk15: 6484a 13239909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273832
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342034 n_nop=13200662 n_act=13850 n_pre=13834 n_req=31608 n_rd=93184 n_write=20504 bw_util=0.01704
n_activity=520452 dram_eff=0.4369
bk0: 5920a 13253235i bk1: 5852a 13251288i bk2: 5396a 13255935i bk3: 5312a 13257635i bk4: 5700a 13251918i bk5: 5664a 13247680i bk6: 5796a 13254787i bk7: 5776a 13248862i bk8: 5504a 13248662i bk9: 5616a 13250533i bk10: 5596a 13250400i bk11: 5504a 13255458i bk12: 6300a 13244076i bk13: 6380a 13240220i bk14: 6484a 13239470i bk15: 6384a 13239240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28309
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342034 n_nop=13200003 n_act=13948 n_pre=13932 n_req=31771 n_rd=93448 n_write=20703 bw_util=0.01711
n_activity=520815 dram_eff=0.4384
bk0: 5788a 13253083i bk1: 5980a 13249758i bk2: 5508a 13258899i bk3: 5504a 13258041i bk4: 5628a 13254662i bk5: 5544a 13252301i bk6: 5840a 13251656i bk7: 5720a 13250460i bk8: 5564a 13253006i bk9: 5568a 13250965i bk10: 5684a 13250202i bk11: 5560a 13250343i bk12: 6316a 13240626i bk13: 6384a 13240604i bk14: 6420a 13237208i bk15: 6440a 13237448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276415

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11683, Miss_rate = 0.056, Pending_hits = 1554, Reservation_fails = 7
L2_cache_bank[1]: Access = 210322, Miss = 11768, Miss_rate = 0.056, Pending_hits = 1550, Reservation_fails = 5
L2_cache_bank[2]: Access = 209466, Miss = 11608, Miss_rate = 0.055, Pending_hits = 1505, Reservation_fails = 8
L2_cache_bank[3]: Access = 209934, Miss = 11694, Miss_rate = 0.056, Pending_hits = 1554, Reservation_fails = 13
L2_cache_bank[4]: Access = 209540, Miss = 11675, Miss_rate = 0.056, Pending_hits = 1505, Reservation_fails = 11
L2_cache_bank[5]: Access = 210392, Miss = 11798, Miss_rate = 0.056, Pending_hits = 1543, Reservation_fails = 12
L2_cache_bank[6]: Access = 210689, Miss = 11751, Miss_rate = 0.056, Pending_hits = 1514, Reservation_fails = 8
L2_cache_bank[7]: Access = 209302, Miss = 11585, Miss_rate = 0.055, Pending_hits = 1513, Reservation_fails = 12
L2_cache_bank[8]: Access = 210327, Miss = 11757, Miss_rate = 0.056, Pending_hits = 1572, Reservation_fails = 9
L2_cache_bank[9]: Access = 209957, Miss = 11648, Miss_rate = 0.055, Pending_hits = 1552, Reservation_fails = 6
L2_cache_bank[10]: Access = 210261, Miss = 11757, Miss_rate = 0.056, Pending_hits = 1508, Reservation_fails = 1
L2_cache_bank[11]: Access = 210055, Miss = 11689, Miss_rate = 0.056, Pending_hits = 1565, Reservation_fails = 4
L2_cache_bank[12]: Access = 210465, Miss = 11946, Miss_rate = 0.057, Pending_hits = 1589, Reservation_fails = 10
L2_cache_bank[13]: Access = 210869, Miss = 11891, Miss_rate = 0.056, Pending_hits = 1552, Reservation_fails = 7
L2_cache_bank[14]: Access = 209940, Miss = 11722, Miss_rate = 0.056, Pending_hits = 1480, Reservation_fails = 6
L2_cache_bank[15]: Access = 210618, Miss = 11763, Miss_rate = 0.056, Pending_hits = 1489, Reservation_fails = 8
L2_cache_bank[16]: Access = 244634, Miss = 11716, Miss_rate = 0.048, Pending_hits = 1812, Reservation_fails = 3
L2_cache_bank[17]: Access = 209736, Miss = 11696, Miss_rate = 0.056, Pending_hits = 1500, Reservation_fails = 6
L2_cache_bank[18]: Access = 208560, Miss = 11674, Miss_rate = 0.056, Pending_hits = 1491, Reservation_fails = 7
L2_cache_bank[19]: Access = 208272, Miss = 11622, Miss_rate = 0.056, Pending_hits = 1500, Reservation_fails = 5
L2_cache_bank[20]: Access = 208064, Miss = 11687, Miss_rate = 0.056, Pending_hits = 1501, Reservation_fails = 11
L2_cache_bank[21]: Access = 209003, Miss = 11675, Miss_rate = 0.056, Pending_hits = 1508, Reservation_fails = 9
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 257805
L2_total_cache_miss_rate = 0.0554
L2_total_cache_pending_hits = 33857
L2_total_cache_reservation_fails = 168
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3235171
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122468
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4662
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43333
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 166
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.11418
	minimum = 6
	maximum = 80
Network latency average = 8.62148
	minimum = 6
	maximum = 65
Slowest packet = 9131814
Flit latency average = 8.37415
	minimum = 6
	maximum = 65
Slowest flit = 15983512
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00298489
	minimum = 0.00240424 (at node 4)
	maximum = 0.00352351 (at node 32)
Accepted packet rate average = 0.00298489
	minimum = 0.00240424 (at node 4)
	maximum = 0.00352351 (at node 32)
Injected flit rate average = 0.00463296
	minimum = 0.00253802 (at node 4)
	maximum = 0.00721737 (at node 32)
Accepted flit rate average= 0.00463296
	minimum = 0.00341618 (at node 39)
	maximum = 0.00629021 (at node 19)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.6696 (19 samples)
	minimum = 6 (19 samples)
	maximum = 466.947 (19 samples)
Network latency average = 21.6874 (19 samples)
	minimum = 6 (19 samples)
	maximum = 368.211 (19 samples)
Flit latency average = 22.5136 (19 samples)
	minimum = 6 (19 samples)
	maximum = 367.526 (19 samples)
Fragmentation average = 0.00704037 (19 samples)
	minimum = 0 (19 samples)
	maximum = 144.211 (19 samples)
Injected packet rate average = 0.030633 (19 samples)
	minimum = 0.0248627 (19 samples)
	maximum = 0.108291 (19 samples)
Accepted packet rate average = 0.030633 (19 samples)
	minimum = 0.0248627 (19 samples)
	maximum = 0.108291 (19 samples)
Injected flit rate average = 0.0472172 (19 samples)
	minimum = 0.0323197 (19 samples)
	maximum = 0.13141 (19 samples)
Accepted flit rate average = 0.0472172 (19 samples)
	minimum = 0.0344516 (19 samples)
	maximum = 0.203977 (19 samples)
Injected packet size average = 1.54139 (19 samples)
Accepted packet size average = 1.54139 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 19 min, 13 sec (8353 sec)
gpgpu_simulation_rate = 14533 (inst/sec)
gpgpu_simulation_rate = 1371 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3239
gpu_sim_insn = 4446854
gpu_ipc =    1372.9095
gpu_tot_sim_cycle = 11679730
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      10.7748
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3270408
gpu_stall_icnt2sh    = 11463337
partiton_reqs_in_parallel = 71258
partiton_reqs_in_parallel_total    = 154806346
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.2604
partiton_reqs_in_parallel_util = 71258
partiton_reqs_in_parallel_util_total    = 154806346
gpu_sim_cycle_parition_util = 3239
gpu_tot_sim_cycle_parition_util    = 7178594
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5652
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     239.6961 GB/Sec
L2_BW_total  =      37.7971 GB/Sec
gpu_total_sim_rate=15040

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104896
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7176, 6880, 7252, 7047, 7358, 7408, 7756, 6863, 7606, 7259, 7135, 7415, 7148, 7315, 7774, 6991, 6136, 6904, 6283, 6680, 6948, 6913, 6193, 6155, 6854, 6692, 6809, 6692, 6348, 6440, 6792, 6600, 5732, 4957, 6037, 5500, 5018, 5210, 5633, 5837, 5039, 5325, 5422, 5186, 5472, 5601, 5950, 5875, 5410, 5024, 5362, 5418, 5325, 5870, 5323, 5421, 5162, 5186, 4875, 5230, 5274, 5567, 5389, 5273, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 13023182
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12951564
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 66732
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16150590	W0_Idle:182924523	W0_Scoreboard:190772592	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1537 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1836 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 11679726 
mrq_lat_table:189387 	4828 	5849 	37354 	23596 	14295 	18632 	25853 	25197 	6941 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3444532 	1056799 	38413 	14910 	6244 	7594 	17860 	16355 	11540 	18414 	24631 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	1029602 	247866 	1409512 	834446 	466157 	482822 	74940 	5717 	4685 	5895 	7419 	17905 	16154 	11290 	18414 	24648 	56 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	855276 	849283 	1522343 	233713 	25761 	506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	529801 	629816 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2970 	549 	170 	82 	35 	37 	51 	61 	53 	44 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        50        28        28        16        16        16        16        30        30        45        46        46        45        44        45 
dram[1]:        45        41        25        34        16        16        17        16        30        30        46        46        48        46        47        49 
dram[2]:        44        38        28        28        16        16        16        16        30        30        44        46        46        45        42        45 
dram[3]:        46        48        25        32        17        16        16        16        31        30        42        48        44        45        47        44 
dram[4]:        47        46        24        24        16        16        16        16        30        30        45        44        45        44        45        48 
dram[5]:        47        47        26        32        16        16        16        16        30        30        45        31        42        44        46        44 
dram[6]:        47        44        27        24        16        16        17        16        30        30        43        31        44        45        43        45 
dram[7]:        40        43        22        23        16        16        16        16        30        29        44        49        41        45        42        41 
dram[8]:        47        45        26        24        16        16        17        16        30        30        42        47        87        41        43        40 
dram[9]:        41        46        25        25        16        16        16        16        33        33        45        46        43        46        44        45 
dram[10]:        44        45        25        25        17        16        16        16        33        33        42        43        47        45        45        48 
maximum service time to same row:
dram[0]:    236125    238391    478896    403510    241996    236904    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232176    226147    231950    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    239915    242397    266664    299147    228070    275627    238614    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    237456    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    233730    306908    271712    417946    236635    313649    232152    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    236870    376647    458191    358050    336072    455136    387904    402845    267494    240231    238830    347909    265856    471366    458017 
dram[6]:    231405    307636    308929    266337    268224    329934    427950    233602    254644    387833    241096    251938    421221    370351    391962    289203 
dram[7]:    477618    224389    236813    256466    239887    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    232153    240983    222972    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    239210    236862    255116    335491    471074    291452    231988    516484    496384    267846    503333    261308    496868    493711    231803 
dram[10]:    443420    230892    255962    232861    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.360000  2.439797  2.420699  2.581633  2.179545  2.183146  2.208038  2.093855  2.125835  2.161980  2.315917  2.271049  2.229730  2.321175  2.133270  2.225096 
dram[1]:  2.406800  2.406780  2.406166  2.534075  2.241838  2.151550  2.130734  2.095768  2.160044  2.183908  2.321212  2.301402  2.298361  2.309948  2.183594  2.234330 
dram[2]:  2.340278  2.361345  2.432624  2.471879  2.195178  2.146259  2.035565  2.104932  2.160409  2.188457  2.295294  2.207735  2.346827  2.305528  2.136280  2.170594 
dram[3]:  2.371025  2.379607  2.560113  2.441767  2.093126  2.246154  2.169213  2.109878  2.184807  2.219162  2.244898  2.311552  2.304303  2.252066  2.238431  2.219780 
dram[4]:  2.388489  2.349149  2.445816  2.452659  2.159420  2.192444  2.140044  2.132653  2.212670  2.195294  2.227834  2.352657  2.367326  2.380694  2.246964  2.208696 
dram[5]:  2.360752  2.332130  2.472678  2.521186  2.175088  2.207018  2.080594  2.110509  2.268041  2.169195  2.319953  2.236693  2.227545  2.290061  2.153203  2.222863 
dram[6]:  2.306667  2.394768  2.440874  2.450135  2.153846  2.084164  2.168623  2.115583  2.270362  2.172103  2.345183  2.205298  2.330579  2.406964  2.172161  2.292247 
dram[7]:  2.347826  2.409697  2.378344  2.521978  2.119863  2.125689  2.072276  2.065101  2.134956  2.183973  2.280963  2.258427  2.331155  2.321888  2.152574  2.200000 
dram[8]:  2.384428  2.387136  2.421053  2.562500  2.152000  2.135773  2.086580  2.144095  2.236873  2.194761  2.390568  2.313468  2.642487  2.329437  2.224224  2.210628 
dram[9]:  2.466334  2.412621  2.476529  2.595166  2.131111  2.109853  2.222222  2.160356  2.165169  2.188764  2.395755  2.422078  2.243299  2.276181  2.248761  2.229783 
dram[10]:  2.330909  2.348328  2.536068  2.490251  2.200704  2.218027  2.142071  2.114064  2.265643  2.170429  2.365618  2.326579  2.251266  2.279022  2.282849  2.242574 
average row locality = 352085/155518 = 2.263950
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1480      1443      1374      1373      1430      1463      1417      1423      1377      1396      1390      1418      1647      1641      1596      1642 
dram[1]:      1506      1483      1379      1371      1415      1414      1404      1415      1412      1377      1398      1427      1528      1585      1600      1643 
dram[2]:      1502      1463      1342      1378      1437      1425      1451      1474      1371      1374      1409      1445      1572      1637      1633      1629 
dram[3]:      1500      1445      1396      1380      1423      1418      1403      1412      1399      1368      1444      1422      1614      1568      1603      1590 
dram[4]:      1493      1440      1367      1430      1437      1417      1445      1405      1396      1372      1435      1416      1618      1580      1602      1614 
dram[5]:      1483      1437      1375      1363      1409      1424      1453      1452      1422      1347      1422      1423      1599      1623      1631      1648 
dram[6]:      1529      1515      1433      1396      1385      1404      1489      1510      1436      1411      1475      1452      1602      1604      1640      1632 
dram[7]:      1442      1476      1404      1397      1417      1451      1418      1444      1408      1403      1434      1437      1568      1563      1652      1630 
dram[8]:      1466      1473      1393      1402      1424      1383      1430      1459      1409      1396      1424      1397      1596      1588      1599      1629 
dram[9]:      1480      1463      1349      1328      1429      1420      1454      1446      1382      1409      1405      1378      1580      1602      1626      1598 
dram[10]:      1447      1495      1377      1376      1413      1388      1466      1433      1397      1399      1427      1394      1585      1598      1610      1613 
total reads: 258464
bank skew: 1652/1328 = 1.24
chip skew: 23913/23349 = 1.02
number of total write accesses:
dram[0]:       526       482       427       398       488       480       451       451       532       526       516       551       663       650       661       681 
dram[1]:       547       505       416       451       439       460       454       467       545       523       517       543       575       621       636       674 
dram[2]:       520       504       373       424       475       468       495       532       528       484       542       553       573       657       687       674 
dram[3]:       513       492       414       444       465       480       443       489       528       485       536       559       635       612       622       632 
dram[4]:       499       491       416       461       500       440       511       476       560       494       550       532       657       615       618       672 
dram[5]:       526       501       435       422       442       463       509       496       558       512       543       552       633       635       688       666 
dram[6]:       547       499       466       422       435       478       543       540       571       520       570       546       654       608       732       674 
dram[7]:       502       512       463       439       440       477       503       491       522       532       555       573       572       601       690       680 
dram[8]:       494       494       447       443       459       426       498       520       508       531       553       544       954       604       623       659 
dram[9]:       498       525       392       390       489       443       486       494       545       539       514       487       596       615       643       663 
dram[10]:       476       541       416       412       462       433       479       476       522       524       527       558       637       640       666       652 
total reads: 93621
bank skew: 954/373 = 2.56
chip skew: 8805/8319 = 1.06
average mf latency per bank:
dram[0]:      25951     26467     28975     29136     27057     28137     28055     27521     23504     23542     23010     21004     18963     20029     20347     20706
dram[1]:      25426     26558     29164     28700     27766     28174     26890     26880     25056     24302     21215     21512     20745     19643     20934     20602
dram[2]:      26193     27084     28892     28905     28301     27833     25961     25502     23984     24555     21561     21512     19859     20474     20707     21059
dram[3]:      26490     26505     30187     28554     27684     28045     26058     27286     22928     24307     21561     20749     19237     20238     21832     21037
dram[4]:      25998     27394     28893     28362     27626     29004     25226     26368     24354     24585     21984     21850     19597     19720     21986     21071
dram[5]:      26356     26888     28737     28346     28374     27766     26587     25803     23349     23037     21297     21817     18348     20203     21162     21147
dram[6]:      25329     26091     28337     28944     29138     27688     25108     25675     24187     24402     21080     21955     18759     19989     20184     20184
dram[7]:      25669     26638     27774     28521     28040     26884     25491     26265     24389     23810     21728     21360     20877     20148     20328     20237
dram[8]:      26775     27420     27891     28003     28878     29334     26190     26113     24412     24368     21823     22167     20442     20850     21660     20667
dram[9]:      26948     26851     29304     29511     27103     27775     26153     27042     23576     23901     21939     22181     19666     20365     21320     20560
dram[10]:      26242     25526     28387     29217     27538     29866     26940     25346     23655     25068     22086     21060     19818     19191     20974     20739
maximum mf latency per bank:
dram[0]:     259280    259334    259649    266058    261165    261094    261029    262548    261141    262599    255102    246602    265958    272225    259353    259349
dram[1]:     265988    259276    259399    259464    261096    259318    266046    266052    262430    265880    248804    255107    258308    257855    259296    259330
dram[2]:     265982    259377    259386    259609    261117    266277    259400    261070    262294    265911    246257    256122    265781    265987    259175    259175
dram[3]:     259346    259369    266019    259480    261176    259257    261138    261109    262633    259253    246213    246232    257888    257654    259235    266321
dram[4]:     259578    265872    266075    259427    265948    261152    261124    262374    262502    262583    255082    246198    258184    256454    259142    259215
dram[5]:     259414    284595    266042    259625    261078    261156    261173    266130    259302    259313    246148    266154    258039    272169    259175    259525
dram[6]:     266112    259699    259527    265869    265544    261221    262375    262275    265865    265913    246271    255126    257700    257908    259401    259467
dram[7]:     259408    259537    259252    259276    265963    259263    261103    262263    262563    261201    255115    248157    258339    258420    259301    259303
dram[8]:     259539    265954    259331    259360    261219    261158    262344    261152    262492    262599    255108    246105    258033    258037    259302    259403
dram[9]:     266002    260232    259425    259370    261162    261140    262263    261183    259273    262492    246344    266010    258183    257662    259481    265815
dram[10]:     259261    259265    265804    259216    261094    261125    261089    261115    266035    262311    246224    256444    257674    257705    259832    259187
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348047 n_nop=13204789 n_act=14183 n_pre=14167 n_req=31993 n_rd=94040 n_write=20868 bw_util=0.01722
n_activity=529412 dram_eff=0.4341
bk0: 5920a 13259194i bk1: 5772a 13261020i bk2: 5496a 13261484i bk3: 5492a 13265688i bk4: 5720a 13258751i bk5: 5852a 13254927i bk6: 5668a 13262013i bk7: 5692a 13261947i bk8: 5508a 13255907i bk9: 5584a 13257338i bk10: 5560a 13259323i bk11: 5672a 13251894i bk12: 6588a 13246518i bk13: 6564a 13247755i bk14: 6384a 13245510i bk15: 6568a 13239992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.279982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348047 n_nop=13205968 n_act=14000 n_pre=13984 n_req=31730 n_rd=93428 n_write=20667 bw_util=0.0171
n_activity=522010 dram_eff=0.4371
bk0: 6024a 13256571i bk1: 5932a 13254626i bk2: 5516a 13263791i bk3: 5484a 13262809i bk4: 5660a 13260009i bk5: 5656a 13255717i bk6: 5616a 13261189i bk7: 5660a 13256628i bk8: 5648a 13258980i bk9: 5508a 13253119i bk10: 5592a 13259598i bk11: 5708a 13254359i bk12: 6112a 13252623i bk13: 6340a 13251242i bk14: 6400a 13248373i bk15: 6572a 13243245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273291
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348047 n_nop=13204229 n_act=14332 n_pre=14316 n_req=32031 n_rd=94168 n_write=21002 bw_util=0.01726
n_activity=529177 dram_eff=0.4353
bk0: 6008a 13258489i bk1: 5852a 13259069i bk2: 5368a 13265658i bk3: 5512a 13265228i bk4: 5748a 13259080i bk5: 5700a 13258950i bk6: 5804a 13259087i bk7: 5896a 13257226i bk8: 5484a 13260670i bk9: 5496a 13259316i bk10: 5636a 13257623i bk11: 5780a 13253563i bk12: 6288a 13252379i bk13: 6548a 13250204i bk14: 6532a 13244294i bk15: 6516a 13245947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348047 n_nop=13205909 n_act=14011 n_pre=13995 n_req=31734 n_rd=93540 n_write=20592 bw_util=0.0171
n_activity=525768 dram_eff=0.4342
bk0: 6000a 13259347i bk1: 5780a 13263402i bk2: 5584a 13266250i bk3: 5520a 13264956i bk4: 5692a 13260202i bk5: 5672a 13256590i bk6: 5612a 13263539i bk7: 5648a 13256762i bk8: 5596a 13256977i bk9: 5472a 13260240i bk10: 5776a 13252966i bk11: 5688a 13255690i bk12: 6456a 13249571i bk13: 6272a 13250648i bk14: 6412a 13250470i bk15: 6360a 13247151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270271
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348047 n_nop=13205098 n_act=14055 n_pre=14039 n_req=31959 n_rd=93868 n_write=20987 bw_util=0.01721
n_activity=529586 dram_eff=0.4338
bk0: 5972a 13262896i bk1: 5760a 13258676i bk2: 5468a 13267031i bk3: 5720a 13264151i bk4: 5748a 13258320i bk5: 5668a 13255441i bk6: 5780a 13257685i bk7: 5620a 13256335i bk8: 5584a 13255478i bk9: 5488a 13258621i bk10: 5740a 13255249i bk11: 5664a 13255395i bk12: 6472a 13250917i bk13: 6320a 13251102i bk14: 6408a 13244398i bk15: 6456a 13244098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278348
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348047 n_nop=13204357 n_act=14260 n_pre=14244 n_req=32092 n_rd=94044 n_write=21142 bw_util=0.01726
n_activity=530256 dram_eff=0.4345
bk0: 5932a 13256775i bk1: 5748a 13260990i bk2: 5500a 13264578i bk3: 5452a 13263064i bk4: 5636a 13262423i bk5: 5696a 13257440i bk6: 5812a 13257480i bk7: 5808a 13256996i bk8: 5688a 13258118i bk9: 5388a 13257650i bk10: 5688a 13258295i bk11: 5692a 13256633i bk12: 6396a 13250981i bk13: 6492a 13246795i bk14: 6524a 13242705i bk15: 6592a 13244562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263985
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348047 n_nop=13201789 n_act=14451 n_pre=14435 n_req=32718 n_rd=95652 n_write=21720 bw_util=0.01759
n_activity=538186 dram_eff=0.4362
bk0: 6116a 13255168i bk1: 6060a 13261264i bk2: 5732a 13260487i bk3: 5584a 13257979i bk4: 5540a 13255760i bk5: 5616a 13252761i bk6: 5956a 13253930i bk7: 6040a 13251765i bk8: 5744a 13253688i bk9: 5644a 13255973i bk10: 5900a 13253424i bk11: 5808a 13254678i bk12: 6408a 13249906i bk13: 6416a 13248602i bk14: 6560a 13239111i bk15: 6528a 13241358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284406
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348047 n_nop=13203990 n_act=14353 n_pre=14337 n_req=32096 n_rd=94176 n_write=21191 bw_util=0.01729
n_activity=532592 dram_eff=0.4332
bk0: 5768a 13260038i bk1: 5904a 13256878i bk2: 5616a 13260608i bk3: 5588a 13261848i bk4: 5668a 13259901i bk5: 5804a 13253613i bk6: 5672a 13259300i bk7: 5776a 13256261i bk8: 5632a 13257964i bk9: 5612a 13258374i bk10: 5736a 13256180i bk11: 5748a 13251580i bk12: 6272a 13255218i bk13: 6252a 13249688i bk14: 6608a 13242620i bk15: 6520a 13243067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271622
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348047 n_nop=13205068 n_act=14036 n_pre=14020 n_req=32225 n_rd=93872 n_write=21051 bw_util=0.01722
n_activity=527136 dram_eff=0.436
bk0: 5864a 13260380i bk1: 5892a 13256948i bk2: 5572a 13264732i bk3: 5608a 13261032i bk4: 5696a 13259278i bk5: 5532a 13260289i bk6: 5720a 13258743i bk7: 5836a 13254340i bk8: 5636a 13259627i bk9: 5584a 13258197i bk10: 5696a 13257069i bk11: 5588a 13254685i bk12: 6384a 13251154i bk13: 6352a 13249394i bk14: 6396a 13247864i bk15: 6516a 13245799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27373
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348047 n_nop=13206409 n_act=13863 n_pre=13847 n_req=31668 n_rd=93396 n_write=20532 bw_util=0.01707
n_activity=521513 dram_eff=0.4369
bk0: 5920a 13259245i bk1: 5852a 13257301i bk2: 5396a 13261949i bk3: 5312a 13263649i bk4: 5716a 13257892i bk5: 5680a 13253642i bk6: 5816a 13260743i bk7: 5784a 13254839i bk8: 5528a 13254556i bk9: 5636a 13256431i bk10: 5620a 13256342i bk11: 5512a 13261425i bk12: 6320a 13250004i bk13: 6408a 13246082i bk14: 6504a 13245420i bk15: 6392a 13245211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282976
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348047 n_nop=13205690 n_act=13975 n_pre=13959 n_req=31839 n_rd=93672 n_write=20751 bw_util=0.01714
n_activity=522248 dram_eff=0.4382
bk0: 5788a 13259093i bk1: 5980a 13255772i bk2: 5508a 13264914i bk3: 5504a 13264056i bk4: 5652a 13260610i bk5: 5552a 13258203i bk6: 5864a 13257604i bk7: 5732a 13256427i bk8: 5588a 13258899i bk9: 5596a 13256845i bk10: 5708a 13256006i bk11: 5576a 13256262i bk12: 6340a 13246367i bk13: 6392a 13246572i bk14: 6440a 13243119i bk15: 6452a 13243409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276316

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11711, Miss_rate = 0.056, Pending_hits = 1618, Reservation_fails = 7
L2_cache_bank[1]: Access = 210694, Miss = 11799, Miss_rate = 0.056, Pending_hits = 1626, Reservation_fails = 5
L2_cache_bank[2]: Access = 209838, Miss = 11642, Miss_rate = 0.055, Pending_hits = 1598, Reservation_fails = 8
L2_cache_bank[3]: Access = 210306, Miss = 11715, Miss_rate = 0.056, Pending_hits = 1607, Reservation_fails = 13
L2_cache_bank[4]: Access = 209912, Miss = 11717, Miss_rate = 0.056, Pending_hits = 1604, Reservation_fails = 11
L2_cache_bank[5]: Access = 210764, Miss = 11825, Miss_rate = 0.056, Pending_hits = 1613, Reservation_fails = 12
L2_cache_bank[6]: Access = 211062, Miss = 11782, Miss_rate = 0.056, Pending_hits = 1595, Reservation_fails = 8
L2_cache_bank[7]: Access = 209674, Miss = 11603, Miss_rate = 0.055, Pending_hits = 1556, Reservation_fails = 12
L2_cache_bank[8]: Access = 210700, Miss = 11793, Miss_rate = 0.056, Pending_hits = 1666, Reservation_fails = 9
L2_cache_bank[9]: Access = 210329, Miss = 11674, Miss_rate = 0.056, Pending_hits = 1611, Reservation_fails = 6
L2_cache_bank[10]: Access = 210637, Miss = 11794, Miss_rate = 0.056, Pending_hits = 1604, Reservation_fails = 1
L2_cache_bank[11]: Access = 210428, Miss = 11717, Miss_rate = 0.056, Pending_hits = 1635, Reservation_fails = 4
L2_cache_bank[12]: Access = 210840, Miss = 11989, Miss_rate = 0.057, Pending_hits = 1695, Reservation_fails = 10
L2_cache_bank[13]: Access = 211242, Miss = 11924, Miss_rate = 0.056, Pending_hits = 1634, Reservation_fails = 7
L2_cache_bank[14]: Access = 210315, Miss = 11743, Miss_rate = 0.056, Pending_hits = 1535, Reservation_fails = 6
L2_cache_bank[15]: Access = 210991, Miss = 11801, Miss_rate = 0.056, Pending_hits = 1582, Reservation_fails = 8
L2_cache_bank[16]: Access = 245010, Miss = 11741, Miss_rate = 0.048, Pending_hits = 1874, Reservation_fails = 3
L2_cache_bank[17]: Access = 210104, Miss = 11727, Miss_rate = 0.056, Pending_hits = 1577, Reservation_fails = 6
L2_cache_bank[18]: Access = 208928, Miss = 11705, Miss_rate = 0.056, Pending_hits = 1571, Reservation_fails = 7
L2_cache_bank[19]: Access = 208640, Miss = 11644, Miss_rate = 0.056, Pending_hits = 1552, Reservation_fails = 5
L2_cache_bank[20]: Access = 208436, Miss = 11722, Miss_rate = 0.056, Pending_hits = 1588, Reservation_fails = 11
L2_cache_bank[21]: Access = 209375, Miss = 11696, Miss_rate = 0.056, Pending_hits = 1563, Reservation_fails = 9
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 258464
L2_total_cache_miss_rate = 0.0555
L2_total_cache_pending_hits = 35504
L2_total_cache_reservation_fails = 168
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3241038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122486
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4663
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 166
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.7761
	minimum = 6
	maximum = 56
Network latency average = 8.49365
	minimum = 6
	maximum = 45
Slowest packet = 9300174
Flit latency average = 8.37252
	minimum = 6
	maximum = 44
Slowest flit = 16031222
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.050593
	minimum = 0.0444719 (at node 0)
	maximum = 0.0580605 (at node 38)
Accepted packet rate average = 0.050593
	minimum = 0.0444719 (at node 0)
	maximum = 0.0580605 (at node 38)
Injected flit rate average = 0.0758894
	minimum = 0.0444719 (at node 0)
	maximum = 0.115503 (at node 38)
Accepted flit rate average= 0.0758894
	minimum = 0.0568252 (at node 45)
	maximum = 0.0951204 (at node 7)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.3249 (20 samples)
	minimum = 6 (20 samples)
	maximum = 446.4 (20 samples)
Network latency average = 21.0277 (20 samples)
	minimum = 6 (20 samples)
	maximum = 352.05 (20 samples)
Flit latency average = 21.8066 (20 samples)
	minimum = 6 (20 samples)
	maximum = 351.35 (20 samples)
Fragmentation average = 0.00668835 (20 samples)
	minimum = 0 (20 samples)
	maximum = 137 (20 samples)
Injected packet rate average = 0.031631 (20 samples)
	minimum = 0.0258432 (20 samples)
	maximum = 0.10578 (20 samples)
Accepted packet rate average = 0.031631 (20 samples)
	minimum = 0.0258432 (20 samples)
	maximum = 0.10578 (20 samples)
Injected flit rate average = 0.0486509 (20 samples)
	minimum = 0.0329273 (20 samples)
	maximum = 0.130615 (20 samples)
Accepted flit rate average = 0.0486509 (20 samples)
	minimum = 0.0355703 (20 samples)
	maximum = 0.198534 (20 samples)
Injected packet size average = 1.53808 (20 samples)
Accepted packet size average = 1.53808 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 19 min, 27 sec (8367 sec)
gpgpu_simulation_rate = 15040 (inst/sec)
gpgpu_simulation_rate = 1395 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 304426
gpu_sim_insn = 4970317
gpu_ipc =      16.3268
gpu_tot_sim_cycle = 12211378
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      10.7127
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3270408
gpu_stall_icnt2sh    = 11466592
partiton_reqs_in_parallel = 6697372
partiton_reqs_in_parallel_total    = 154877604
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.2315
partiton_reqs_in_parallel_util = 6697372
partiton_reqs_in_parallel_util_total    = 154877604
gpu_sim_cycle_parition_util = 304426
gpu_tot_sim_cycle_parition_util    = 7181833
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5829
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =       2.5568 GB/Sec
L2_BW_total  =      36.2152 GB/Sec
gpu_total_sim_rate=15177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194961
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7314, 7018, 7390, 7185, 7496, 7546, 7894, 7001, 7744, 7397, 7273, 7553, 7286, 7453, 7912, 7129, 6251, 7019, 6398, 6795, 7063, 7028, 6308, 6270, 6969, 6807, 6924, 6807, 6463, 6555, 6907, 6715, 5824, 5049, 6129, 5592, 5110, 5302, 5725, 5929, 5131, 5417, 5514, 5278, 5564, 5693, 6042, 5967, 5502, 5116, 5454, 5510, 5417, 5962, 5415, 5513, 5254, 5278, 4967, 5322, 5366, 5659, 5481, 5365, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 13023616
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12951564
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 67166
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16174069	W0_Idle:195628848	W0_Scoreboard:194371640	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1537 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1846 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 12200695 
mrq_lat_table:189536 	4845 	5851 	37369 	23601 	14295 	18632 	25853 	25197 	6941 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3449176 	1056911 	38413 	14910 	6373 	7595 	19381 	17794 	11906 	18414 	24631 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	1033023 	247910 	1409512 	834446 	467448 	482822 	74940 	5717 	4685 	6024 	7420 	19426 	17593 	11656 	18414 	24648 	56 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	860863 	850907 	1523328 	233724 	25761 	506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	529801 	629821 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2985 	549 	170 	84 	36 	38 	54 	66 	54 	44 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        50        28        28        16        16        16        16        30        30        45        46        46        45        44        45 
dram[1]:        45        41        25        34        16        16        17        16        30        30        46        46        48        46        47        49 
dram[2]:        44        38        28        28        16        16        16        16        30        30        44        46        46        45        42        45 
dram[3]:        46        48        25        32        17        16        16        16        31        30        42        48        44        45        47        44 
dram[4]:        47        46        24        24        16        16        16        16        30        30        45        44        45        44        45        48 
dram[5]:        47        47        26        32        16        16        16        16        30        30        45        31        42        44        46        44 
dram[6]:        47        44        27        24        16        16        17        16        30        30        43        31        44        45        43        45 
dram[7]:        40        43        22        23        16        16        16        16        30        29        44        49        41        45        42        41 
dram[8]:        47        45        26        24        16        16        17        16        30        30        42        47        87        41        43        40 
dram[9]:        41        46        25        25        16        16        16        16        33        33        45        46        43        46        44        45 
dram[10]:        44        45        25        25        17        16        16        16        33        33        42        43        47        45        45        48 
maximum service time to same row:
dram[0]:    236125    238391    478896    403510    241996    236904    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232176    226147    231950    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    239915    242397    293253    299147    228070    275627    238614    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    237456    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    233730    306908    271712    417946    236635    313649    232152    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    236870    376647    458191    358050    336072    455136    387904    402845    267494    240231    238830    347909    265856    471366    458017 
dram[6]:    231405    307636    308929    266337    268224    329934    427950    233602    254644    387833    241096    251938    421221    370351    391962    289203 
dram[7]:    477618    224389    236813    256466    239887    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    232153    240983    222972    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    239210    236862    255116    335491    471074    291452    231988    516484    496384    267846    503333    261308    496868    493711    231803 
dram[10]:    443420    230892    255962    232861    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.360000  2.439797  2.420699  2.581633  2.179545  2.183146  2.208038  2.093855  2.127920  2.164229  2.320778  2.273041  2.228544  2.319838  2.133270  2.225096 
dram[1]:  2.406800  2.406780  2.406166  2.534075  2.241838  2.151550  2.130734  2.095768  2.163175  2.184845  2.328087  2.302217  2.298361  2.309948  2.183594  2.234330 
dram[2]:  2.340278  2.361345  2.432624  2.471879  2.195178  2.146259  2.034483  2.104932  2.161180  2.194346  2.294947  2.207505  2.345355  2.304217  2.136280  2.170594 
dram[3]:  2.371025  2.379607  2.560113  2.441767  2.093126  2.246154  2.169213  2.109878  2.189128  2.220359  2.246886  2.310023  2.304303  2.250774  2.237186  2.219780 
dram[4]:  2.388489  2.349149  2.445816  2.452659  2.159420  2.192444  2.140044  2.132653  2.213559  2.200000  2.230942  2.358696  2.365904  2.380694  2.246964  2.208696 
dram[5]:  2.360752  2.332130  2.472678  2.521186  2.175088  2.205607  2.080594  2.110509  2.270023  2.169195  2.325856  2.235294  2.226321  2.288754  2.153203  2.222863 
dram[6]:  2.306667  2.394768  2.440874  2.450135  2.153846  2.084164  2.168623  2.115583  2.277149  2.178853  2.349370  2.208379  2.330237  2.406964  2.172161  2.290963 
dram[7]:  2.347826  2.409697  2.378344  2.521978  2.119863  2.125689  2.072276  2.065101  2.139380  2.188275  2.279496  2.261504  2.331155  2.321888  2.152574  2.200000 
dram[8]:  2.384428  2.387136  2.421053  2.562500  2.152000  2.135773  2.086580  2.144095  2.238928  2.195677  2.388889  2.315476  2.642487  2.329437  2.224224  2.210628 
dram[9]:  2.466334  2.412621  2.476529  2.595166  2.131111  2.109853  2.222222  2.160356  2.167228  2.190797  2.399003  2.421530  2.243299  2.276181  2.248761  2.229783 
dram[10]:  2.329298  2.348328  2.536068  2.490251  2.200704  2.218027  2.142071  2.114064  2.268868  2.172297  2.367594  2.326190  2.253036  2.279022  2.282849  2.242574 
average row locality = 352273/155568 = 2.264431
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1480      1443      1374      1373      1430      1463      1417      1423      1381      1398      1394      1422      1648      1642      1596      1642 
dram[1]:      1506      1483      1379      1371      1415      1414      1404      1415      1417      1380      1406      1430      1528      1585      1600      1643 
dram[2]:      1502      1463      1342      1378      1437      1425      1452      1474      1376      1379      1411      1447      1573      1638      1633      1629 
dram[3]:      1500      1445      1396      1380      1423      1418      1403      1412      1405      1369      1448      1423      1614      1569      1604      1590 
dram[4]:      1493      1440      1367      1430      1437      1417      1445      1405      1399      1376      1440      1421      1619      1580      1602      1614 
dram[5]:      1483      1437      1375      1363      1409      1425      1453      1452      1426      1347      1427      1424      1600      1624      1631      1648 
dram[6]:      1529      1515      1433      1396      1385      1404      1489      1510      1442      1417      1481      1457      1604      1604      1640      1633 
dram[7]:      1442      1476      1404      1397      1417      1451      1418      1444      1412      1409      1435      1442      1568      1563      1652      1630 
dram[8]:      1466      1473      1393      1402      1424      1383      1430      1459      1413      1399      1425      1401      1596      1588      1599      1629 
dram[9]:      1480      1463      1349      1328      1429      1420      1454      1446      1386      1413      1410      1380      1580      1602      1626      1598 
dram[10]:      1448      1495      1377      1376      1413      1388      1466      1433      1402      1405      1431      1396      1589      1598      1610      1613 
total reads: 258652
bank skew: 1652/1328 = 1.24
chip skew: 23939/23364 = 1.02
number of total write accesses:
dram[0]:       526       482       427       398       488       480       451       451       532       526       516       551       663       650       661       681 
dram[1]:       547       505       416       451       439       460       454       467       545       523       517       543       575       621       636       674 
dram[2]:       520       504       373       424       475       468       495       532       528       484       542       553       573       657       687       674 
dram[3]:       513       492       414       444       465       480       443       489       528       485       536       559       635       612       622       632 
dram[4]:       499       491       416       461       500       440       511       476       560       494       550       532       657       615       618       672 
dram[5]:       526       501       435       422       442       463       509       496       558       512       543       552       633       635       688       666 
dram[6]:       547       499       466       422       435       478       543       540       571       520       570       546       654       608       732       674 
dram[7]:       502       512       463       439       440       477       503       491       522       532       555       573       572       601       690       680 
dram[8]:       494       494       447       443       459       426       498       520       508       531       553       544       954       604       623       659 
dram[9]:       498       525       392       390       489       443       486       494       545       539       514       487       596       615       643       663 
dram[10]:       476       541       416       412       462       433       479       476       522       524       527       558       637       640       666       652 
total reads: 93621
bank skew: 954/373 = 2.56
chip skew: 8805/8319 = 1.06
average mf latency per bank:
dram[0]:      26170     26694     29449     29617     27058     28139     28055     27521     23458     23520     22967     20966     19356     20485     20545     20898
dram[1]:      25640     26778     29639     29168     27767     28176     26890     26880     24995     24267     21132     21484     21156     20097     21134     20795
dram[2]:      26389     27285     29389     29378     28302     27834     25948     25502     23932     24493     21543     21495     20255     20923     20900     21253
dram[3]:      26686     26709     30658     29021     27686     28046     26058     27286     22860     24297     21522     20743     19692     20748     22026     21238
dram[4]:      26196     27598     29371     28812     27628     29005     25226     26368     24319     24535     21933     21799     20036     20245     22192     21271
dram[5]:      26552     27091     29208     28824     28375     27752     26587     25803     23305     23040     21248     21810     18764     20706     21359     21344
dram[6]:      25535     26303     28786     29413     29139     27689     25108     25675     24118     24330     21024     21905     19228     20532     20377     20374
dram[7]:      25912     26875     28231     28985     28042     26884     25491     26265     24342     23740     21722     21311     21431     20720     20524     20434
dram[8]:      27016     27660     28354     28464     28879     29335     26190     26113     24365     24333     21816     22127     20887     21418     21866     20867
dram[9]:      27187     27088     29794     30007     27104     27776     26153     27042     23531     23855     21887     22162     20144     20846     21536     20777
dram[10]:      26474     25758     28821     29651     27539     29867     26940     25346     23597     24994     22046     21042     20213     19667     21190     20955
maximum mf latency per bank:
dram[0]:     259280    259334    259649    266058    261165    261094    261029    262548    261141    262599    255102    246602    265958    272225    259353    259349
dram[1]:     265988    259276    259399    259464    261096    259318    266046    266052    262430    265880    248804    255107    258308    257855    259296    259330
dram[2]:     265982    259377    259386    259609    261117    266277    259400    261070    262294    265911    246257    256122    265781    265987    259175    259175
dram[3]:     259346    259369    266019    259480    261176    259257    261138    261109    262633    259253    246213    246232    257888    257654    259235    266321
dram[4]:     259578    265872    266075    259427    265948    261152    261124    262374    262502    262583    255082    246198    258184    256454    259142    259215
dram[5]:     259414    284595    266042    259625    261078    261156    261173    266130    259302    259313    246148    266154    258039    272169    259175    259525
dram[6]:     266112    259699    259527    265869    265544    261221    262375    262275    265865    265913    246271    255126    257700    257908    259401    259467
dram[7]:     259408    259537    259252    259276    265963    259263    261103    262263    262563    261201    255115    248157    258339    258420    259301    259303
dram[8]:     259539    265954    259331    259360    261219    261158    262344    261152    262492    262599    255108    246105    258033    258037    259302    259403
dram[9]:     266002    260232    259425    259370    261162    261140    262263    261183    259273    262492    246344    266010    258183    257662    259481    265815
dram[10]:     259261    259265    265804    259216    261094    261125    261089    261115    266035    262311    246224    256444    257674    257705    259832    259187
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13913320 n_nop=13769990 n_act=14187 n_pre=14171 n_req=32009 n_rd=94104 n_write=20868 bw_util=0.01653
n_activity=529722 dram_eff=0.4341
bk0: 5920a 13824466i bk1: 5772a 13826292i bk2: 5496a 13826756i bk3: 5492a 13830960i bk4: 5720a 13824025i bk5: 5852a 13820201i bk6: 5668a 13827288i bk7: 5692a 13827222i bk8: 5524a 13821126i bk9: 5592a 13822596i bk10: 5576a 13824569i bk11: 5688a 13817115i bk12: 6592a 13811758i bk13: 6568a 13812994i bk14: 6384a 13810781i bk15: 6568a 13805264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.268609
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13913320 n_nop=13771157 n_act=14004 n_pre=13988 n_req=31749 n_rd=93504 n_write=20667 bw_util=0.01641
n_activity=522370 dram_eff=0.4371
bk0: 6024a 13821844i bk1: 5932a 13819899i bk2: 5516a 13829064i bk3: 5484a 13828082i bk4: 5660a 13825283i bk5: 5656a 13820991i bk6: 5616a 13826463i bk7: 5660a 13821903i bk8: 5668a 13824192i bk9: 5520a 13818345i bk10: 5624a 13824788i bk11: 5720a 13819580i bk12: 6112a 13817893i bk13: 6340a 13816513i bk14: 6400a 13813645i bk15: 6572a 13808518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26219
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13913320 n_nop=13769420 n_act=14339 n_pre=14323 n_req=32048 n_rd=94236 n_write=21002 bw_util=0.01657
n_activity=529576 dram_eff=0.4352
bk0: 6008a 13823761i bk1: 5852a 13824342i bk2: 5368a 13830931i bk3: 5512a 13830502i bk4: 5748a 13824355i bk5: 5700a 13824226i bk6: 5808a 13824331i bk7: 5896a 13822500i bk8: 5504a 13825858i bk9: 5516a 13824534i bk10: 5644a 13822856i bk11: 5788a 13818795i bk12: 6292a 13817618i bk13: 6552a 13815443i bk14: 6532a 13809565i bk15: 6516a 13811219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258887
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13913320 n_nop=13771116 n_act=14016 n_pre=14000 n_req=31748 n_rd=93596 n_write=20592 bw_util=0.01641
n_activity=526140 dram_eff=0.4341
bk0: 6000a 13824620i bk1: 5780a 13828675i bk2: 5584a 13831523i bk3: 5520a 13830229i bk4: 5692a 13825475i bk5: 5672a 13821863i bk6: 5612a 13828813i bk7: 5648a 13822036i bk8: 5620a 13822182i bk9: 5476a 13825508i bk10: 5792a 13818187i bk11: 5692a 13820931i bk12: 6456a 13814842i bk13: 6276a 13815888i bk14: 6416a 13815709i bk15: 6360a 13812423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259294
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13913320 n_nop=13770293 n_act=14058 n_pre=14042 n_req=31977 n_rd=93940 n_write=20987 bw_util=0.01652
n_activity=529964 dram_eff=0.4337
bk0: 5972a 13828168i bk1: 5760a 13823948i bk2: 5468a 13832304i bk3: 5720a 13829424i bk4: 5748a 13823593i bk5: 5668a 13820716i bk6: 5780a 13822960i bk7: 5620a 13821611i bk8: 5596a 13820708i bk9: 5504a 13823866i bk10: 5760a 13820463i bk11: 5684a 13820624i bk12: 6476a 13816157i bk13: 6320a 13816372i bk14: 6408a 13809668i bk15: 6456a 13809369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26704
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13913320 n_nop=13769568 n_act=14265 n_pre=14249 n_req=32105 n_rd=94096 n_write=21142 bw_util=0.01657
n_activity=530613 dram_eff=0.4344
bk0: 5932a 13822048i bk1: 5748a 13826263i bk2: 5500a 13829851i bk3: 5452a 13828337i bk4: 5636a 13827697i bk5: 5700a 13822682i bk6: 5812a 13822752i bk7: 5808a 13822268i bk8: 5704a 13823339i bk9: 5388a 13822923i bk10: 5708a 13823533i bk11: 5696a 13821876i bk12: 6400a 13816222i bk13: 6496a 13812034i bk14: 6524a 13807976i bk15: 6592a 13809834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253261
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13913320 n_nop=13766950 n_act=14455 n_pre=14439 n_req=32744 n_rd=95756 n_write=21720 bw_util=0.01689
n_activity=538671 dram_eff=0.4362
bk0: 6116a 13820439i bk1: 6060a 13826535i bk2: 5732a 13825759i bk3: 5584a 13823251i bk4: 5540a 13821032i bk5: 5616a 13818035i bk6: 5956a 13819205i bk7: 6040a 13817040i bk8: 5768a 13818919i bk9: 5668a 13821187i bk10: 5924a 13818631i bk11: 5828a 13819886i bk12: 6416a 13815139i bk13: 6416a 13813873i bk14: 6560a 13804383i bk15: 6532a 13806598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272856
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13913320 n_nop=13769193 n_act=14356 n_pre=14340 n_req=32112 n_rd=94240 n_write=21191 bw_util=0.01659
n_activity=532922 dram_eff=0.4332
bk0: 5768a 13825309i bk1: 5904a 13822150i bk2: 5616a 13825881i bk3: 5588a 13827121i bk4: 5668a 13825175i bk5: 5804a 13818888i bk6: 5672a 13824576i bk7: 5776a 13821537i bk8: 5648a 13823210i bk9: 5636a 13823579i bk10: 5740a 13821422i bk11: 5768a 13816792i bk12: 6272a 13820488i bk13: 6252a 13814958i bk14: 6608a 13807890i bk15: 6520a 13808337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260588
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13913320 n_nop=13770285 n_act=14040 n_pre=14024 n_req=32237 n_rd=93920 n_write=21051 bw_util=0.01653
n_activity=527407 dram_eff=0.436
bk0: 5864a 13825653i bk1: 5892a 13822221i bk2: 5572a 13830005i bk3: 5608a 13826306i bk4: 5696a 13824552i bk5: 5532a 13825563i bk6: 5720a 13824018i bk7: 5836a 13819615i bk8: 5652a 13824848i bk9: 5596a 13823424i bk10: 5700a 13822309i bk11: 5604a 13819903i bk12: 6384a 13816425i bk13: 6352a 13814665i bk14: 6396a 13813135i bk15: 6516a 13811071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26261
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13913320 n_nop=13771614 n_act=13867 n_pre=13851 n_req=31683 n_rd=93456 n_write=20532 bw_util=0.01639
n_activity=521803 dram_eff=0.4369
bk0: 5920a 13824517i bk1: 5852a 13822574i bk2: 5396a 13827222i bk3: 5312a 13828922i bk4: 5716a 13823166i bk5: 5680a 13818917i bk6: 5816a 13826018i bk7: 5784a 13820114i bk8: 5544a 13819777i bk9: 5652a 13821638i bk10: 5640a 13821554i bk11: 5520a 13826647i bk12: 6320a 13815274i bk13: 6408a 13811352i bk14: 6504a 13810692i bk15: 6392a 13810483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271488
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13913320 n_nop=13770861 n_act=13982 n_pre=13966 n_req=31861 n_rd=93760 n_write=20751 bw_util=0.01646
n_activity=522765 dram_eff=0.4381
bk0: 5792a 13824332i bk1: 5980a 13821043i bk2: 5508a 13830185i bk3: 5504a 13829330i bk4: 5652a 13825884i bk5: 5552a 13823477i bk6: 5864a 13822878i bk7: 5732a 13821702i bk8: 5608a 13824113i bk9: 5620a 13822020i bk10: 5724a 13821226i bk11: 5584a 13821496i bk12: 6356a 13811587i bk13: 6392a 13811843i bk14: 6440a 13808390i bk15: 6452a 13808680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265096

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11720, Miss_rate = 0.056, Pending_hits = 1632, Reservation_fails = 7
L2_cache_bank[1]: Access = 211067, Miss = 11806, Miss_rate = 0.056, Pending_hits = 1639, Reservation_fails = 5
L2_cache_bank[2]: Access = 210211, Miss = 11655, Miss_rate = 0.055, Pending_hits = 1615, Reservation_fails = 8
L2_cache_bank[3]: Access = 210680, Miss = 11721, Miss_rate = 0.056, Pending_hits = 1614, Reservation_fails = 13
L2_cache_bank[4]: Access = 210288, Miss = 11726, Miss_rate = 0.056, Pending_hits = 1614, Reservation_fails = 11
L2_cache_bank[5]: Access = 211136, Miss = 11833, Miss_rate = 0.056, Pending_hits = 1626, Reservation_fails = 12
L2_cache_bank[6]: Access = 211440, Miss = 11793, Miss_rate = 0.056, Pending_hits = 1610, Reservation_fails = 8
L2_cache_bank[7]: Access = 210047, Miss = 11606, Miss_rate = 0.055, Pending_hits = 1559, Reservation_fails = 12
L2_cache_bank[8]: Access = 211072, Miss = 11802, Miss_rate = 0.056, Pending_hits = 1678, Reservation_fails = 9
L2_cache_bank[9]: Access = 210701, Miss = 11683, Miss_rate = 0.055, Pending_hits = 1620, Reservation_fails = 6
L2_cache_bank[10]: Access = 211012, Miss = 11804, Miss_rate = 0.056, Pending_hits = 1617, Reservation_fails = 1
L2_cache_bank[11]: Access = 210803, Miss = 11720, Miss_rate = 0.056, Pending_hits = 1637, Reservation_fails = 4
L2_cache_bank[12]: Access = 211213, Miss = 12003, Miss_rate = 0.057, Pending_hits = 1715, Reservation_fails = 10
L2_cache_bank[13]: Access = 211616, Miss = 11936, Miss_rate = 0.056, Pending_hits = 1649, Reservation_fails = 7
L2_cache_bank[14]: Access = 210687, Miss = 11748, Miss_rate = 0.056, Pending_hits = 1544, Reservation_fails = 6
L2_cache_bank[15]: Access = 211362, Miss = 11812, Miss_rate = 0.056, Pending_hits = 1595, Reservation_fails = 8
L2_cache_bank[16]: Access = 245379, Miss = 11746, Miss_rate = 0.048, Pending_hits = 1881, Reservation_fails = 3
L2_cache_bank[17]: Access = 210474, Miss = 11734, Miss_rate = 0.056, Pending_hits = 1587, Reservation_fails = 6
L2_cache_bank[18]: Access = 209302, Miss = 11714, Miss_rate = 0.056, Pending_hits = 1583, Reservation_fails = 7
L2_cache_bank[19]: Access = 209012, Miss = 11650, Miss_rate = 0.056, Pending_hits = 1564, Reservation_fails = 5
L2_cache_bank[20]: Access = 208811, Miss = 11736, Miss_rate = 0.056, Pending_hits = 1612, Reservation_fails = 11
L2_cache_bank[21]: Access = 209749, Miss = 11704, Miss_rate = 0.056, Pending_hits = 1573, Reservation_fails = 9
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 258652
L2_total_cache_miss_rate = 0.0554
L2_total_cache_pending_hits = 35764
L2_total_cache_reservation_fails = 168
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3248797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122491
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4663
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 166
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.4324
	minimum = 6
	maximum = 78
Network latency average = 11.9489
	minimum = 6
	maximum = 51
Slowest packet = 9316387
Flit latency average = 11.1266
	minimum = 6
	maximum = 51
Slowest flit = 16056639
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000539509
	minimum = 0.000446744 (at node 6)
	maximum = 0.000620843 (at node 34)
Accepted packet rate average = 0.000539509
	minimum = 0.000446744 (at node 6)
	maximum = 0.000620843 (at node 34)
Injected flit rate average = 0.000809263
	minimum = 0.000446744 (at node 6)
	maximum = 0.00124004 (at node 34)
Accepted flit rate average= 0.000809263
	minimum = 0.000606061 (at node 44)
	maximum = 0.00105116 (at node 1)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.4253 (21 samples)
	minimum = 6 (21 samples)
	maximum = 428.857 (21 samples)
Network latency average = 20.5954 (21 samples)
	minimum = 6 (21 samples)
	maximum = 337.714 (21 samples)
Flit latency average = 21.298 (21 samples)
	minimum = 6 (21 samples)
	maximum = 337.048 (21 samples)
Fragmentation average = 0.00636986 (21 samples)
	minimum = 0 (21 samples)
	maximum = 130.476 (21 samples)
Injected packet rate average = 0.0301504 (21 samples)
	minimum = 0.0246338 (21 samples)
	maximum = 0.100772 (21 samples)
Accepted packet rate average = 0.0301504 (21 samples)
	minimum = 0.0246338 (21 samples)
	maximum = 0.100772 (21 samples)
Injected flit rate average = 0.0463727 (21 samples)
	minimum = 0.0313806 (21 samples)
	maximum = 0.124454 (21 samples)
Accepted flit rate average = 0.0463727 (21 samples)
	minimum = 0.0339053 (21 samples)
	maximum = 0.18913 (21 samples)
Injected packet size average = 1.53804 (21 samples)
Accepted packet size average = 1.53804 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 23 min, 39 sec (8619 sec)
gpgpu_simulation_rate = 15177 (inst/sec)
gpgpu_simulation_rate = 1416 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3174
gpu_sim_insn = 4446804
gpu_ipc =    1401.0094
gpu_tot_sim_cycle = 12436702
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      10.8762
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3270408
gpu_stall_icnt2sh    = 11466597
partiton_reqs_in_parallel = 69828
partiton_reqs_in_parallel_total    = 161574976
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.9974
partiton_reqs_in_parallel_util = 69828
partiton_reqs_in_parallel_util_total    = 161574976
gpu_sim_cycle_parition_util = 3174
gpu_tot_sim_cycle_parition_util    = 7486259
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5830
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     244.0076 GB/Sec
L2_BW_total  =      35.6214 GB/Sec
gpu_total_sim_rate=15670

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276706
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7419, 7123, 7495, 7290, 7601, 7651, 7999, 7106, 7849, 7502, 7378, 7658, 7391, 7558, 8017, 7234, 6356, 7124, 6503, 6900, 7168, 7133, 6413, 6375, 7074, 6912, 7029, 6912, 6568, 6660, 7012, 6820, 5908, 5133, 6213, 5676, 5194, 5386, 5809, 6013, 5215, 5501, 5598, 5362, 5648, 5777, 6126, 6051, 5586, 5200, 5538, 5594, 5501, 6046, 5499, 5597, 5338, 5362, 5051, 5406, 5450, 5743, 5565, 5449, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 13023616
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12951564
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 67166
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16189979	W0_Idle:195631399	W0_Scoreboard:194401368	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1537 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1843 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 12200695 
mrq_lat_table:189536 	4845 	5851 	37369 	23601 	14295 	18632 	25853 	25197 	6941 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3457347 	1056911 	38413 	14910 	6373 	7595 	19381 	17794 	11906 	18414 	24631 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	1041051 	248051 	1409514 	834446 	467448 	482822 	74940 	5717 	4685 	6024 	7420 	19426 	17593 	11656 	18414 	24648 	56 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	868052 	851833 	1523384 	233724 	25761 	506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	529801 	629821 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2991 	549 	170 	84 	36 	38 	54 	66 	54 	44 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        50        28        28        16        16        16        16        30        30        45        46        46        45        44        45 
dram[1]:        45        41        25        34        16        16        17        16        30        30        46        46        48        46        47        49 
dram[2]:        44        38        28        28        16        16        16        16        30        30        44        46        46        45        42        45 
dram[3]:        46        48        25        32        17        16        16        16        31        30        42        48        44        45        47        44 
dram[4]:        47        46        24        24        16        16        16        16        30        30        45        44        45        44        45        48 
dram[5]:        47        47        26        32        16        16        16        16        30        30        45        31        42        44        46        44 
dram[6]:        47        44        27        24        16        16        17        16        30        30        43        31        44        45        43        45 
dram[7]:        40        43        22        23        16        16        16        16        30        29        44        49        41        45        42        41 
dram[8]:        47        45        26        24        16        16        17        16        30        30        42        47        87        41        43        40 
dram[9]:        41        46        25        25        16        16        16        16        33        33        45        46        43        46        44        45 
dram[10]:        44        45        25        25        17        16        16        16        33        33        42        43        47        45        45        48 
maximum service time to same row:
dram[0]:    236125    238391    478896    403510    241996    236904    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232176    226147    231950    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    239915    242397    293253    299147    228070    275627    238614    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    237456    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    233730    306908    271712    417946    236635    313649    232152    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    236870    376647    458191    358050    336072    455136    387904    402845    267494    240231    238830    347909    265856    471366    458017 
dram[6]:    231405    307636    308929    266337    268224    329934    427950    233602    254644    387833    241096    251938    421221    370351    391962    289203 
dram[7]:    477618    224389    236813    256466    239887    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    232153    240983    222972    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    239210    236862    255116    335491    471074    291452    231988    516484    496384    267846    503333    261308    496868    493711    231803 
dram[10]:    443420    230892    255962    232861    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.360000  2.439797  2.420699  2.581633  2.179545  2.183146  2.208038  2.093855  2.127920  2.164229  2.320778  2.273041  2.228544  2.319838  2.133270  2.225096 
dram[1]:  2.406800  2.406780  2.406166  2.534075  2.241838  2.151550  2.130734  2.095768  2.163175  2.184845  2.328087  2.302217  2.298361  2.309948  2.183594  2.234330 
dram[2]:  2.340278  2.361345  2.432624  2.471879  2.195178  2.146259  2.034483  2.104932  2.161180  2.194346  2.294947  2.207505  2.345355  2.304217  2.136280  2.170594 
dram[3]:  2.371025  2.379607  2.560113  2.441767  2.093126  2.246154  2.169213  2.109878  2.189128  2.220359  2.246886  2.310023  2.304303  2.250774  2.237186  2.219780 
dram[4]:  2.388489  2.349149  2.445816  2.452659  2.159420  2.192444  2.140044  2.132653  2.213559  2.200000  2.230942  2.358696  2.365904  2.380694  2.246964  2.208696 
dram[5]:  2.360752  2.332130  2.472678  2.521186  2.175088  2.205607  2.080594  2.110509  2.270023  2.169195  2.325856  2.235294  2.226321  2.288754  2.153203  2.222863 
dram[6]:  2.306667  2.394768  2.440874  2.450135  2.153846  2.084164  2.168623  2.115583  2.277149  2.178853  2.349370  2.208379  2.330237  2.406964  2.172161  2.290963 
dram[7]:  2.347826  2.409697  2.378344  2.521978  2.119863  2.125689  2.072276  2.065101  2.139380  2.188275  2.279496  2.261504  2.331155  2.321888  2.152574  2.200000 
dram[8]:  2.384428  2.387136  2.421053  2.562500  2.152000  2.135773  2.086580  2.144095  2.238928  2.195677  2.388889  2.315476  2.642487  2.329437  2.224224  2.210628 
dram[9]:  2.466334  2.412621  2.476529  2.595166  2.131111  2.109853  2.222222  2.160356  2.167228  2.190797  2.399003  2.421530  2.243299  2.276181  2.248761  2.229783 
dram[10]:  2.329298  2.348328  2.536068  2.490251  2.200704  2.218027  2.142071  2.114064  2.268868  2.172297  2.367594  2.326190  2.253036  2.279022  2.282849  2.242574 
average row locality = 352273/155568 = 2.264431
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1480      1443      1374      1373      1430      1463      1417      1423      1381      1398      1394      1422      1648      1642      1596      1642 
dram[1]:      1506      1483      1379      1371      1415      1414      1404      1415      1417      1380      1406      1430      1528      1585      1600      1643 
dram[2]:      1502      1463      1342      1378      1437      1425      1452      1474      1376      1379      1411      1447      1573      1638      1633      1629 
dram[3]:      1500      1445      1396      1380      1423      1418      1403      1412      1405      1369      1448      1423      1614      1569      1604      1590 
dram[4]:      1493      1440      1367      1430      1437      1417      1445      1405      1399      1376      1440      1421      1619      1580      1602      1614 
dram[5]:      1483      1437      1375      1363      1409      1425      1453      1452      1426      1347      1427      1424      1600      1624      1631      1648 
dram[6]:      1529      1515      1433      1396      1385      1404      1489      1510      1442      1417      1481      1457      1604      1604      1640      1633 
dram[7]:      1442      1476      1404      1397      1417      1451      1418      1444      1412      1409      1435      1442      1568      1563      1652      1630 
dram[8]:      1466      1473      1393      1402      1424      1383      1430      1459      1413      1399      1425      1401      1596      1588      1599      1629 
dram[9]:      1480      1463      1349      1328      1429      1420      1454      1446      1386      1413      1410      1380      1580      1602      1626      1598 
dram[10]:      1448      1495      1377      1376      1413      1388      1466      1433      1402      1405      1431      1396      1589      1598      1610      1613 
total reads: 258652
bank skew: 1652/1328 = 1.24
chip skew: 23939/23364 = 1.02
number of total write accesses:
dram[0]:       526       482       427       398       488       480       451       451       532       526       516       551       663       650       661       681 
dram[1]:       547       505       416       451       439       460       454       467       545       523       517       543       575       621       636       674 
dram[2]:       520       504       373       424       475       468       495       532       528       484       542       553       573       657       687       674 
dram[3]:       513       492       414       444       465       480       443       489       528       485       536       559       635       612       622       632 
dram[4]:       499       491       416       461       500       440       511       476       560       494       550       532       657       615       618       672 
dram[5]:       526       501       435       422       442       463       509       496       558       512       543       552       633       635       688       666 
dram[6]:       547       499       466       422       435       478       543       540       571       520       570       546       654       608       732       674 
dram[7]:       502       512       463       439       440       477       503       491       522       532       555       573       572       601       690       680 
dram[8]:       494       494       447       443       459       426       498       520       508       531       553       544       954       604       623       659 
dram[9]:       498       525       392       390       489       443       486       494       545       539       514       487       596       615       643       663 
dram[10]:       476       541       416       412       462       433       479       476       522       524       527       558       637       640       666       652 
total reads: 93621
bank skew: 954/373 = 2.56
chip skew: 8805/8319 = 1.06
average mf latency per bank:
dram[0]:      26170     26694     29449     29617     27062     28142     28060     27525     23462     23525     22971     20971     19360     20489     20549     20902
dram[1]:      25640     26778     29639     29168     27771     28179     26895     26884     25000     24272     21136     21488     21160     20100     21138     20798
dram[2]:      26389     27285     29389     29378     28306     27838     25952     25506     23936     24498     21548     21499     20259     20926     20904     21257
dram[3]:      26686     26709     30658     29021     27689     28050     26063     27291     22865     24302     21526     20747     19696     20752     22029     21242
dram[4]:      26196     27598     29371     28812     27631     29009     25231     26373     24324     24540     21938     21804     20040     20249     22196     21274
dram[5]:      26552     27091     29208     28824     28379     27756     26592     25807     23309     23045     21252     21815     18768     20710     21363     21348
dram[6]:      25535     26303     28786     29413     29143     27693     25112     25679     24122     24335     21028     21909     19232     20536     20381     20378
dram[7]:      25912     26875     28231     28985     28045     26888     25496     26270     24346     23744     21726     21315     21435     20724     20527     20438
dram[8]:      27016     27660     28354     28464     28883     29339     26194     26118     24369     24338     21821     22131     20890     21422     21870     20870
dram[9]:      27187     27088     29794     30007     27108     27779     26157     27047     23535     23860     21891     22167     20148     20850     21539     20780
dram[10]:      26474     25758     28821     29651     27543     29871     26944     25351     23601     24999     22050     21047     20217     19671     21193     20958
maximum mf latency per bank:
dram[0]:     259280    259334    259649    266058    261165    261094    261029    262548    261141    262599    255102    246602    265958    272225    259353    259349
dram[1]:     265988    259276    259399    259464    261096    259318    266046    266052    262430    265880    248804    255107    258308    257855    259296    259330
dram[2]:     265982    259377    259386    259609    261117    266277    259400    261070    262294    265911    246257    256122    265781    265987    259175    259175
dram[3]:     259346    259369    266019    259480    261176    259257    261138    261109    262633    259253    246213    246232    257888    257654    259235    266321
dram[4]:     259578    265872    266075    259427    265948    261152    261124    262374    262502    262583    255082    246198    258184    256454    259142    259215
dram[5]:     259414    284595    266042    259625    261078    261156    261173    266130    259302    259313    246148    266154    258039    272169    259175    259525
dram[6]:     266112    259699    259527    265869    265544    261221    262375    262275    265865    265913    246271    255126    257700    257908    259401    259467
dram[7]:     259408    259537    259252    259276    265963    259263    261103    262263    262563    261201    255115    248157    258339    258420    259301    259303
dram[8]:     259539    265954    259331    259360    261219    261158    262344    261152    262492    262599    255108    246105    258033    258037    259302    259403
dram[9]:     266002    260232    259425    259370    261162    261140    262263    261183    259273    262492    246344    266010    258183    257662    259481    265815
dram[10]:     259261    259265    265804    259216    261094    261125    261089    261115    266035    262311    246224    256444    257674    257705    259832    259187
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919212 n_nop=13775882 n_act=14187 n_pre=14171 n_req=32009 n_rd=94104 n_write=20868 bw_util=0.01652
n_activity=529722 dram_eff=0.4341
bk0: 5920a 13830358i bk1: 5772a 13832184i bk2: 5496a 13832648i bk3: 5492a 13836852i bk4: 5720a 13829917i bk5: 5852a 13826093i bk6: 5668a 13833180i bk7: 5692a 13833114i bk8: 5524a 13827018i bk9: 5592a 13828488i bk10: 5576a 13830461i bk11: 5688a 13823007i bk12: 6592a 13817650i bk13: 6568a 13818886i bk14: 6384a 13816673i bk15: 6568a 13811156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.268495
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919212 n_nop=13777049 n_act=14004 n_pre=13988 n_req=31749 n_rd=93504 n_write=20667 bw_util=0.0164
n_activity=522370 dram_eff=0.4371
bk0: 6024a 13827736i bk1: 5932a 13825791i bk2: 5516a 13834956i bk3: 5484a 13833974i bk4: 5660a 13831175i bk5: 5656a 13826883i bk6: 5616a 13832355i bk7: 5660a 13827795i bk8: 5668a 13830084i bk9: 5520a 13824237i bk10: 5624a 13830680i bk11: 5720a 13825472i bk12: 6112a 13823785i bk13: 6340a 13822405i bk14: 6400a 13819537i bk15: 6572a 13814410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262079
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919212 n_nop=13775312 n_act=14339 n_pre=14323 n_req=32048 n_rd=94236 n_write=21002 bw_util=0.01656
n_activity=529576 dram_eff=0.4352
bk0: 6008a 13829653i bk1: 5852a 13830234i bk2: 5368a 13836823i bk3: 5512a 13836394i bk4: 5748a 13830247i bk5: 5700a 13830118i bk6: 5808a 13830223i bk7: 5896a 13828392i bk8: 5504a 13831750i bk9: 5516a 13830426i bk10: 5644a 13828748i bk11: 5788a 13824687i bk12: 6292a 13823510i bk13: 6552a 13821335i bk14: 6532a 13815457i bk15: 6516a 13817111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258777
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919212 n_nop=13777008 n_act=14016 n_pre=14000 n_req=31748 n_rd=93596 n_write=20592 bw_util=0.01641
n_activity=526140 dram_eff=0.4341
bk0: 6000a 13830512i bk1: 5780a 13834567i bk2: 5584a 13837415i bk3: 5520a 13836121i bk4: 5692a 13831367i bk5: 5672a 13827755i bk6: 5612a 13834705i bk7: 5648a 13827928i bk8: 5620a 13828074i bk9: 5476a 13831400i bk10: 5792a 13824079i bk11: 5692a 13826823i bk12: 6456a 13820734i bk13: 6276a 13821780i bk14: 6416a 13821601i bk15: 6360a 13818315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259184
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919212 n_nop=13776185 n_act=14058 n_pre=14042 n_req=31977 n_rd=93940 n_write=20987 bw_util=0.01651
n_activity=529964 dram_eff=0.4337
bk0: 5972a 13834060i bk1: 5760a 13829840i bk2: 5468a 13838196i bk3: 5720a 13835316i bk4: 5748a 13829485i bk5: 5668a 13826608i bk6: 5780a 13828852i bk7: 5620a 13827503i bk8: 5596a 13826600i bk9: 5504a 13829758i bk10: 5760a 13826355i bk11: 5684a 13826516i bk12: 6476a 13822049i bk13: 6320a 13822264i bk14: 6408a 13815560i bk15: 6456a 13815261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.266927
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919212 n_nop=13775460 n_act=14265 n_pre=14249 n_req=32105 n_rd=94096 n_write=21142 bw_util=0.01656
n_activity=530613 dram_eff=0.4344
bk0: 5932a 13827940i bk1: 5748a 13832155i bk2: 5500a 13835743i bk3: 5452a 13834229i bk4: 5636a 13833589i bk5: 5700a 13828574i bk6: 5812a 13828644i bk7: 5808a 13828160i bk8: 5704a 13829231i bk9: 5388a 13828815i bk10: 5708a 13829425i bk11: 5696a 13827768i bk12: 6400a 13822114i bk13: 6496a 13817926i bk14: 6524a 13813868i bk15: 6592a 13815726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253153
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919212 n_nop=13772842 n_act=14455 n_pre=14439 n_req=32744 n_rd=95756 n_write=21720 bw_util=0.01688
n_activity=538671 dram_eff=0.4362
bk0: 6116a 13826331i bk1: 6060a 13832427i bk2: 5732a 13831651i bk3: 5584a 13829143i bk4: 5540a 13826924i bk5: 5616a 13823927i bk6: 5956a 13825097i bk7: 6040a 13822932i bk8: 5768a 13824811i bk9: 5668a 13827079i bk10: 5924a 13824523i bk11: 5828a 13825778i bk12: 6416a 13821031i bk13: 6416a 13819765i bk14: 6560a 13810275i bk15: 6532a 13812490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272741
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919212 n_nop=13775085 n_act=14356 n_pre=14340 n_req=32112 n_rd=94240 n_write=21191 bw_util=0.01659
n_activity=532922 dram_eff=0.4332
bk0: 5768a 13831201i bk1: 5904a 13828042i bk2: 5616a 13831773i bk3: 5588a 13833013i bk4: 5668a 13831067i bk5: 5804a 13824780i bk6: 5672a 13830468i bk7: 5776a 13827429i bk8: 5648a 13829102i bk9: 5636a 13829471i bk10: 5740a 13827314i bk11: 5768a 13822684i bk12: 6272a 13826380i bk13: 6252a 13820850i bk14: 6608a 13813782i bk15: 6520a 13814229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260477
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919212 n_nop=13776177 n_act=14040 n_pre=14024 n_req=32237 n_rd=93920 n_write=21051 bw_util=0.01652
n_activity=527407 dram_eff=0.436
bk0: 5864a 13831545i bk1: 5892a 13828113i bk2: 5572a 13835897i bk3: 5608a 13832198i bk4: 5696a 13830444i bk5: 5532a 13831455i bk6: 5720a 13829910i bk7: 5836a 13825507i bk8: 5652a 13830740i bk9: 5596a 13829316i bk10: 5700a 13828201i bk11: 5604a 13825795i bk12: 6384a 13822317i bk13: 6352a 13820557i bk14: 6396a 13819027i bk15: 6516a 13816963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262499
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919212 n_nop=13777506 n_act=13867 n_pre=13851 n_req=31683 n_rd=93456 n_write=20532 bw_util=0.01638
n_activity=521803 dram_eff=0.4369
bk0: 5920a 13830409i bk1: 5852a 13828466i bk2: 5396a 13833114i bk3: 5312a 13834814i bk4: 5716a 13829058i bk5: 5680a 13824809i bk6: 5816a 13831910i bk7: 5784a 13826006i bk8: 5544a 13825669i bk9: 5652a 13827530i bk10: 5640a 13827446i bk11: 5520a 13832539i bk12: 6320a 13821166i bk13: 6408a 13817244i bk14: 6504a 13816584i bk15: 6392a 13816375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271373
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919212 n_nop=13776753 n_act=13982 n_pre=13966 n_req=31861 n_rd=93760 n_write=20751 bw_util=0.01645
n_activity=522765 dram_eff=0.4381
bk0: 5792a 13830224i bk1: 5980a 13826935i bk2: 5508a 13836077i bk3: 5504a 13835222i bk4: 5652a 13831776i bk5: 5552a 13829369i bk6: 5864a 13828770i bk7: 5732a 13827594i bk8: 5608a 13830005i bk9: 5620a 13827912i bk10: 5724a 13827118i bk11: 5584a 13827388i bk12: 6356a 13817479i bk13: 6392a 13817735i bk14: 6440a 13814282i bk15: 6452a 13814572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264984

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11720, Miss_rate = 0.056, Pending_hits = 1632, Reservation_fails = 7
L2_cache_bank[1]: Access = 211439, Miss = 11806, Miss_rate = 0.056, Pending_hits = 1639, Reservation_fails = 5
L2_cache_bank[2]: Access = 210583, Miss = 11655, Miss_rate = 0.055, Pending_hits = 1615, Reservation_fails = 8
L2_cache_bank[3]: Access = 211052, Miss = 11721, Miss_rate = 0.056, Pending_hits = 1614, Reservation_fails = 13
L2_cache_bank[4]: Access = 210660, Miss = 11726, Miss_rate = 0.056, Pending_hits = 1614, Reservation_fails = 11
L2_cache_bank[5]: Access = 211508, Miss = 11833, Miss_rate = 0.056, Pending_hits = 1626, Reservation_fails = 12
L2_cache_bank[6]: Access = 211812, Miss = 11793, Miss_rate = 0.056, Pending_hits = 1610, Reservation_fails = 8
L2_cache_bank[7]: Access = 210419, Miss = 11606, Miss_rate = 0.055, Pending_hits = 1559, Reservation_fails = 12
L2_cache_bank[8]: Access = 211444, Miss = 11802, Miss_rate = 0.056, Pending_hits = 1678, Reservation_fails = 9
L2_cache_bank[9]: Access = 211073, Miss = 11683, Miss_rate = 0.055, Pending_hits = 1620, Reservation_fails = 6
L2_cache_bank[10]: Access = 211384, Miss = 11804, Miss_rate = 0.056, Pending_hits = 1617, Reservation_fails = 1
L2_cache_bank[11]: Access = 211175, Miss = 11720, Miss_rate = 0.055, Pending_hits = 1637, Reservation_fails = 4
L2_cache_bank[12]: Access = 211585, Miss = 12003, Miss_rate = 0.057, Pending_hits = 1715, Reservation_fails = 10
L2_cache_bank[13]: Access = 211988, Miss = 11936, Miss_rate = 0.056, Pending_hits = 1649, Reservation_fails = 7
L2_cache_bank[14]: Access = 211059, Miss = 11748, Miss_rate = 0.056, Pending_hits = 1544, Reservation_fails = 6
L2_cache_bank[15]: Access = 211734, Miss = 11812, Miss_rate = 0.056, Pending_hits = 1595, Reservation_fails = 8
L2_cache_bank[16]: Access = 245750, Miss = 11746, Miss_rate = 0.048, Pending_hits = 1881, Reservation_fails = 3
L2_cache_bank[17]: Access = 210842, Miss = 11734, Miss_rate = 0.056, Pending_hits = 1587, Reservation_fails = 6
L2_cache_bank[18]: Access = 209670, Miss = 11714, Miss_rate = 0.056, Pending_hits = 1583, Reservation_fails = 7
L2_cache_bank[19]: Access = 209380, Miss = 11650, Miss_rate = 0.056, Pending_hits = 1564, Reservation_fails = 5
L2_cache_bank[20]: Access = 209183, Miss = 11736, Miss_rate = 0.056, Pending_hits = 1612, Reservation_fails = 11
L2_cache_bank[21]: Access = 210121, Miss = 11704, Miss_rate = 0.056, Pending_hits = 1573, Reservation_fails = 9
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 258652
L2_total_cache_miss_rate = 0.0553
L2_total_cache_pending_hits = 35764
L2_total_cache_reservation_fails = 168
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3256968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122491
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4663
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 166
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.19832
	minimum = 6
	maximum = 55
Network latency average = 8.14643
	minimum = 6
	maximum = 47
Slowest packet = 9338337
Flit latency average = 7.96173
	minimum = 6
	maximum = 46
Slowest flit = 16071492
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0515033
	minimum = 0.0453829 (at node 0)
	maximum = 0.0586196 (at node 28)
Accepted packet rate average = 0.0515033
	minimum = 0.0453829 (at node 0)
	maximum = 0.0586196 (at node 28)
Injected flit rate average = 0.077255
	minimum = 0.0453829 (at node 0)
	maximum = 0.117239 (at node 28)
Accepted flit rate average= 0.077255
	minimum = 0.0579893 (at node 45)
	maximum = 0.0958084 (at node 3)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.2786 (22 samples)
	minimum = 6 (22 samples)
	maximum = 411.864 (22 samples)
Network latency average = 20.0295 (22 samples)
	minimum = 6 (22 samples)
	maximum = 324.5 (22 samples)
Flit latency average = 20.6918 (22 samples)
	minimum = 6 (22 samples)
	maximum = 323.818 (22 samples)
Fragmentation average = 0.00608032 (22 samples)
	minimum = 0 (22 samples)
	maximum = 124.545 (22 samples)
Injected packet rate average = 0.031121 (22 samples)
	minimum = 0.025577 (22 samples)
	maximum = 0.098856 (22 samples)
Accepted packet rate average = 0.031121 (22 samples)
	minimum = 0.025577 (22 samples)
	maximum = 0.098856 (22 samples)
Injected flit rate average = 0.0477764 (22 samples)
	minimum = 0.0320171 (22 samples)
	maximum = 0.124126 (22 samples)
Accepted flit rate average = 0.0477764 (22 samples)
	minimum = 0.035 (22 samples)
	maximum = 0.184889 (22 samples)
Injected packet size average = 1.53518 (22 samples)
Accepted packet size average = 1.53518 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 23 min, 52 sec (8632 sec)
gpgpu_simulation_rate = 15670 (inst/sec)
gpgpu_simulation_rate = 1440 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 166744 Tlb_hit: 160417 Tlb_miss: 6327 Tlb_hit_rate: 0.962056
Shader1: Tlb_access: 165393 Tlb_hit: 158923 Tlb_miss: 6470 Tlb_hit_rate: 0.960881
Shader2: Tlb_access: 166758 Tlb_hit: 160002 Tlb_miss: 6756 Tlb_hit_rate: 0.959486
Shader3: Tlb_access: 163084 Tlb_hit: 156746 Tlb_miss: 6338 Tlb_hit_rate: 0.961137
Shader4: Tlb_access: 163578 Tlb_hit: 156998 Tlb_miss: 6580 Tlb_hit_rate: 0.959775
Shader5: Tlb_access: 167342 Tlb_hit: 160708 Tlb_miss: 6634 Tlb_hit_rate: 0.960357
Shader6: Tlb_access: 166032 Tlb_hit: 159390 Tlb_miss: 6642 Tlb_hit_rate: 0.959996
Shader7: Tlb_access: 163280 Tlb_hit: 156682 Tlb_miss: 6598 Tlb_hit_rate: 0.959591
Shader8: Tlb_access: 164047 Tlb_hit: 157758 Tlb_miss: 6289 Tlb_hit_rate: 0.961663
Shader9: Tlb_access: 162132 Tlb_hit: 155879 Tlb_miss: 6253 Tlb_hit_rate: 0.961433
Shader10: Tlb_access: 169095 Tlb_hit: 162636 Tlb_miss: 6459 Tlb_hit_rate: 0.961803
Shader11: Tlb_access: 163071 Tlb_hit: 156811 Tlb_miss: 6260 Tlb_hit_rate: 0.961612
Shader12: Tlb_access: 166914 Tlb_hit: 160417 Tlb_miss: 6497 Tlb_hit_rate: 0.961076
Shader13: Tlb_access: 161879 Tlb_hit: 155467 Tlb_miss: 6412 Tlb_hit_rate: 0.960390
Shader14: Tlb_access: 164763 Tlb_hit: 158278 Tlb_miss: 6485 Tlb_hit_rate: 0.960640
Shader15: Tlb_access: 164930 Tlb_hit: 158362 Tlb_miss: 6568 Tlb_hit_rate: 0.960177
Shader16: Tlb_access: 162822 Tlb_hit: 156463 Tlb_miss: 6359 Tlb_hit_rate: 0.960945
Shader17: Tlb_access: 164454 Tlb_hit: 158056 Tlb_miss: 6398 Tlb_hit_rate: 0.961096
Shader18: Tlb_access: 168046 Tlb_hit: 161329 Tlb_miss: 6717 Tlb_hit_rate: 0.960029
Shader19: Tlb_access: 168390 Tlb_hit: 161898 Tlb_miss: 6492 Tlb_hit_rate: 0.961447
Shader20: Tlb_access: 166947 Tlb_hit: 160436 Tlb_miss: 6511 Tlb_hit_rate: 0.961000
Shader21: Tlb_access: 168570 Tlb_hit: 162089 Tlb_miss: 6481 Tlb_hit_rate: 0.961553
Shader22: Tlb_access: 165641 Tlb_hit: 158769 Tlb_miss: 6872 Tlb_hit_rate: 0.958513
Shader23: Tlb_access: 166673 Tlb_hit: 160173 Tlb_miss: 6500 Tlb_hit_rate: 0.961001
Shader24: Tlb_access: 163535 Tlb_hit: 156955 Tlb_miss: 6580 Tlb_hit_rate: 0.959764
Shader25: Tlb_access: 175551 Tlb_hit: 168889 Tlb_miss: 6662 Tlb_hit_rate: 0.962051
Shader26: Tlb_access: 162967 Tlb_hit: 156173 Tlb_miss: 6794 Tlb_hit_rate: 0.958311
Shader27: Tlb_access: 166533 Tlb_hit: 159907 Tlb_miss: 6626 Tlb_hit_rate: 0.960212
Tlb_tot_access: 4639171 Tlb_tot_hit: 4456611, Tlb_tot_miss: 182560, Tlb_tot_hit_rate: 0.960648
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 920 Tlb_invalidate: 706 Tlb_evict: 0 Tlb_page_evict: 706
Shader1: Tlb_validate: 937 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader2: Tlb_validate: 939 Tlb_invalidate: 717 Tlb_evict: 0 Tlb_page_evict: 717
Shader3: Tlb_validate: 938 Tlb_invalidate: 713 Tlb_evict: 0 Tlb_page_evict: 713
Shader4: Tlb_validate: 916 Tlb_invalidate: 703 Tlb_evict: 0 Tlb_page_evict: 703
Shader5: Tlb_validate: 920 Tlb_invalidate: 710 Tlb_evict: 0 Tlb_page_evict: 710
Shader6: Tlb_validate: 939 Tlb_invalidate: 713 Tlb_evict: 0 Tlb_page_evict: 713
Shader7: Tlb_validate: 922 Tlb_invalidate: 709 Tlb_evict: 0 Tlb_page_evict: 709
Shader8: Tlb_validate: 932 Tlb_invalidate: 721 Tlb_evict: 0 Tlb_page_evict: 721
Shader9: Tlb_validate: 919 Tlb_invalidate: 709 Tlb_evict: 0 Tlb_page_evict: 709
Shader10: Tlb_validate: 943 Tlb_invalidate: 720 Tlb_evict: 0 Tlb_page_evict: 720
Shader11: Tlb_validate: 927 Tlb_invalidate: 711 Tlb_evict: 0 Tlb_page_evict: 711
Shader12: Tlb_validate: 938 Tlb_invalidate: 716 Tlb_evict: 0 Tlb_page_evict: 716
Shader13: Tlb_validate: 902 Tlb_invalidate: 701 Tlb_evict: 0 Tlb_page_evict: 701
Shader14: Tlb_validate: 914 Tlb_invalidate: 696 Tlb_evict: 0 Tlb_page_evict: 696
Shader15: Tlb_validate: 945 Tlb_invalidate: 719 Tlb_evict: 0 Tlb_page_evict: 719
Shader16: Tlb_validate: 919 Tlb_invalidate: 713 Tlb_evict: 0 Tlb_page_evict: 713
Shader17: Tlb_validate: 926 Tlb_invalidate: 711 Tlb_evict: 0 Tlb_page_evict: 711
Shader18: Tlb_validate: 938 Tlb_invalidate: 723 Tlb_evict: 0 Tlb_page_evict: 723
Shader19: Tlb_validate: 920 Tlb_invalidate: 719 Tlb_evict: 0 Tlb_page_evict: 719
Shader20: Tlb_validate: 938 Tlb_invalidate: 724 Tlb_evict: 0 Tlb_page_evict: 724
Shader21: Tlb_validate: 919 Tlb_invalidate: 699 Tlb_evict: 0 Tlb_page_evict: 699
Shader22: Tlb_validate: 925 Tlb_invalidate: 714 Tlb_evict: 0 Tlb_page_evict: 714
Shader23: Tlb_validate: 942 Tlb_invalidate: 715 Tlb_evict: 0 Tlb_page_evict: 715
Shader24: Tlb_validate: 936 Tlb_invalidate: 723 Tlb_evict: 0 Tlb_page_evict: 723
Shader25: Tlb_validate: 942 Tlb_invalidate: 719 Tlb_evict: 0 Tlb_page_evict: 719
Shader26: Tlb_validate: 917 Tlb_invalidate: 700 Tlb_evict: 0 Tlb_page_evict: 700
Shader27: Tlb_validate: 920 Tlb_invalidate: 708 Tlb_evict: 0 Tlb_page_evict: 708
Tlb_tot_valiate: 25993 Tlb_invalidate: 19944, Tlb_tot_evict: 0, Tlb_tot_evict page: 19944
========================================TLB statistics(thrashing)==============================
Shader0: Page: 786966 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787473 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788257 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788339 Trashed: 2 | Page: 788340 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788423 Trashed: 2 | Page: 788424 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788507 Trashed: 2 | Page: 788508 Trashed: 1 | Page: 788509 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788591 Trashed: 2 | Page: 788592 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788617 Trashed: 1 | Total 45
Shader1: Page: 786967 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787612 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788173 Trashed: 1 | Page: 788174 Trashed: 2 | Page: 788258 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788342 Trashed: 2 | Page: 788343 Trashed: 1 | Page: 788344 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788367 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788426 Trashed: 2 | Page: 788427 Trashed: 1 | Page: 788428 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788451 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788510 Trashed: 2 | Page: 788511 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788595 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788618 Trashed: 1 | Total 51
Shader2: Page: 786968 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787614 Trashed: 1 | Page: 787615 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788263 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788345 Trashed: 2 | Page: 788346 Trashed: 1 | Page: 788347 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788370 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788429 Trashed: 2 | Page: 788430 Trashed: 1 | Page: 788431 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788513 Trashed: 2 | Page: 788514 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788597 Trashed: 2 | Page: 788598 Trashed: 1 | Page: 788599 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788622 Trashed: 1 | Page: 788623 Trashed: 1 | Total 53
Shader3: Page: 786966 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787482 Trashed: 1 | Page: 787618 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788264 Trashed: 2 | Page: 788265 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788348 Trashed: 2 | Page: 788349 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788432 Trashed: 2 | Page: 788433 Trashed: 1 | Page: 788434 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788516 Trashed: 2 | Page: 788517 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788601 Trashed: 1 | Page: 788602 Trashed: 1 | Page: 788626 Trashed: 1 | Total 50
Shader4: Page: 786966 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787485 Trashed: 1 | Page: 787486 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788185 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788351 Trashed: 2 | Page: 788352 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788435 Trashed: 2 | Page: 788436 Trashed: 1 | Page: 788437 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788519 Trashed: 2 | Page: 788520 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788595 Trashed: 1 | Page: 788603 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788605 Trashed: 1 | Page: 788628 Trashed: 1 | Total 48
Shader5: Page: 786965 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788186 Trashed: 2 | Page: 788187 Trashed: 2 | Page: 788188 Trashed: 2 | Page: 788189 Trashed: 2 | Page: 788270 Trashed: 1 | Page: 788271 Trashed: 1 | Page: 788272 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788379 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788438 Trashed: 2 | Page: 788439 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788463 Trashed: 1 | Page: 788522 Trashed: 2 | Page: 788523 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788547 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788607 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788632 Trashed: 1 | Total 54
Shader6: Page: 786965 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787627 Trashed: 1 | Page: 787628 Trashed: 1 | Page: 787795 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788191 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788274 Trashed: 1 | Page: 788275 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788357 Trashed: 2 | Page: 788358 Trashed: 1 | Page: 788359 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788383 Trashed: 1 | Page: 788441 Trashed: 2 | Page: 788442 Trashed: 1 | Page: 788443 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788466 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788525 Trashed: 2 | Page: 788526 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788551 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788610 Trashed: 1 | Page: 788611 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788634 Trashed: 1 | Total 52
Shader7: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787630 Trashed: 1 | Page: 787631 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788193 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788200 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788217 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788277 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788360 Trashed: 2 | Page: 788361 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788444 Trashed: 2 | Page: 788445 Trashed: 1 | Page: 788446 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788528 Trashed: 2 | Page: 788529 Trashed: 1 | Page: 788530 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788610 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788636 Trashed: 1 | Page: 788637 Trashed: 1 | Total 52
Shader8: Page: 786969 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 788195 Trashed: 2 | Page: 788196 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788280 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788363 Trashed: 2 | Page: 788364 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788447 Trashed: 2 | Page: 788448 Trashed: 1 | Page: 788449 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788531 Trashed: 2 | Page: 788532 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788617 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788639 Trashed: 1 | Page: 788640 Trashed: 1 | Page: 788641 Trashed: 1 | Total 51
Shader9: Page: 786967 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787636 Trashed: 1 | Page: 787637 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788199 Trashed: 1 | Page: 788200 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788307 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788366 Trashed: 2 | Page: 788367 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788450 Trashed: 2 | Page: 788451 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788534 Trashed: 2 | Page: 788535 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788537 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788620 Trashed: 1 | Page: 788642 Trashed: 1 | Total 46
Shader10: Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787556 Trashed: 1 | Page: 787638 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788161 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788202 Trashed: 2 | Page: 788203 Trashed: 1 | Page: 788204 Trashed: 2 | Page: 788225 Trashed: 2 | Page: 788226 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788369 Trashed: 2 | Page: 788370 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788453 Trashed: 2 | Page: 788454 Trashed: 1 | Page: 788455 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788537 Trashed: 2 | Page: 788538 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788562 Trashed: 1 | Page: 788620 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788622 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788647 Trashed: 1 | Total 61
Shader11: Page: 786967 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788205 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788290 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788314 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788372 Trashed: 2 | Page: 788373 Trashed: 1 | Page: 788374 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788456 Trashed: 2 | Page: 788457 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788540 Trashed: 2 | Page: 788541 Trashed: 1 | Page: 788542 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788623 Trashed: 2 | Page: 788624 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788626 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788649 Trashed: 1 | Total 53
Shader12: Page: 786967 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787645 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788232 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788293 Trashed: 1 | Page: 788294 Trashed: 2 | Page: 788317 Trashed: 1 | Page: 788375 Trashed: 2 | Page: 788376 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788459 Trashed: 2 | Page: 788460 Trashed: 1 | Page: 788461 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788543 Trashed: 2 | Page: 788544 Trashed: 1 | Page: 788545 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788626 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788629 Trashed: 1 | Total 43
Shader13: Page: 786967 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787924 Trashed: 1 | Page: 787996 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788211 Trashed: 1 | Page: 788212 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788378 Trashed: 2 | Page: 788379 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788462 Trashed: 2 | Page: 788463 Trashed: 1 | Page: 788464 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788546 Trashed: 2 | Page: 788547 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788629 Trashed: 2 | Page: 788630 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788655 Trashed: 1 | Total 49
Shader14: Page: 786965 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788215 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788238 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788299 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788322 Trashed: 1 | Page: 788323 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788381 Trashed: 2 | Page: 788382 Trashed: 1 | Page: 788383 Trashed: 2 | Page: 788384 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788465 Trashed: 2 | Page: 788466 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788551 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788659 Trashed: 1 | Total 47
Shader15: Page: 786965 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787654 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788217 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788300 Trashed: 2 | Page: 788301 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788384 Trashed: 2 | Page: 788385 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788468 Trashed: 2 | Page: 788469 Trashed: 1 | Page: 788470 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788493 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788552 Trashed: 2 | Page: 788553 Trashed: 1 | Page: 788554 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788635 Trashed: 2 | Page: 788636 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788638 Trashed: 1 | Page: 788661 Trashed: 1 | Total 52
Shader16: Page: 786965 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787657 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788220 Trashed: 1 | Page: 788221 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788304 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788387 Trashed: 2 | Page: 788388 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788471 Trashed: 2 | Page: 788472 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788496 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788555 Trashed: 2 | Page: 788556 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788638 Trashed: 2 | Page: 788639 Trashed: 1 | Page: 788640 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788664 Trashed: 1 | Total 51
Shader17: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787659 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788224 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788307 Trashed: 1 | Page: 788308 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788390 Trashed: 2 | Page: 788391 Trashed: 1 | Page: 788392 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788474 Trashed: 2 | Page: 788475 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788558 Trashed: 2 | Page: 788559 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788641 Trashed: 2 | Page: 788642 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788644 Trashed: 1 | Total 53
Shader18: Page: 786967 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787664 Trashed: 1 | Page: 787774 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788251 Trashed: 1 | Page: 788309 Trashed: 2 | Page: 788310 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788334 Trashed: 1 | Page: 788393 Trashed: 2 | Page: 788394 Trashed: 1 | Page: 788395 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788478 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788561 Trashed: 2 | Page: 788562 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788644 Trashed: 2 | Page: 788645 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788647 Trashed: 1 | Total 52
Shader19: Page: 786965 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788230 Trashed: 1 | Page: 788231 Trashed: 2 | Page: 788255 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788314 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788396 Trashed: 2 | Page: 788397 Trashed: 1 | Page: 788398 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788480 Trashed: 2 | Page: 788481 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788564 Trashed: 2 | Page: 788565 Trashed: 1 | Page: 788566 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788647 Trashed: 2 | Page: 788648 Trashed: 1 | Page: 788649 Trashed: 1 | Page: 788650 Trashed: 1 | Total 49
Shader20: Page: 786966 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787669 Trashed: 1 | Page: 787670 Trashed: 1 | Page: 787766 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787780 Trashed: 1 | Page: 787781 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788232 Trashed: 1 | Page: 788233 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788257 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788315 Trashed: 2 | Page: 788316 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788399 Trashed: 2 | Page: 788400 Trashed: 1 | Page: 788401 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788483 Trashed: 2 | Page: 788484 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788567 Trashed: 2 | Page: 788568 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788650 Trashed: 2 | Page: 788651 Trashed: 1 | Page: 788652 Trashed: 1 | Page: 788653 Trashed: 1 | Total 57
Shader21: Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787672 Trashed: 1 | Page: 787783 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788318 Trashed: 2 | Page: 788319 Trashed: 1 | Page: 788320 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788344 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788486 Trashed: 2 | Page: 788487 Trashed: 1 | Page: 788488 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788570 Trashed: 2 | Page: 788571 Trashed: 1 | Page: 788572 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788653 Trashed: 2 | Page: 788654 Trashed: 1 | Page: 788655 Trashed: 1 | Page: 788656 Trashed: 1 | Total 46
Shader22: Page: 786967 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787676 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788238 Trashed: 1 | Page: 788239 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788263 Trashed: 1 | Page: 788321 Trashed: 2 | Page: 788322 Trashed: 1 | Page: 788323 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788405 Trashed: 2 | Page: 788406 Trashed: 1 | Page: 788407 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788489 Trashed: 2 | Page: 788490 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788573 Trashed: 2 | Page: 788574 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788656 Trashed: 2 | Page: 788657 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788659 Trashed: 1 | Total 52
Shader23: Page: 786966 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788242 Trashed: 2 | Page: 788243 Trashed: 1 | Page: 788265 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788324 Trashed: 2 | Page: 788325 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788349 Trashed: 1 | Page: 788408 Trashed: 2 | Page: 788409 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788492 Trashed: 2 | Page: 788493 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788576 Trashed: 2 | Page: 788577 Trashed: 1 | Page: 788578 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788659 Trashed: 2 | Page: 788660 Trashed: 1 | Page: 788661 Trashed: 1 | Page: 788662 Trashed: 1 | Total 50
Shader24: Page: 786966 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788244 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788246 Trashed: 2 | Page: 788267 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788327 Trashed: 2 | Page: 788328 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788411 Trashed: 2 | Page: 788412 Trashed: 1 | Page: 788413 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788496 Trashed: 1 | Page: 788497 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788579 Trashed: 3 | Page: 788580 Trashed: 1 | Page: 788581 Trashed: 2 | Page: 788582 Trashed: 1 | Page: 788662 Trashed: 2 | Page: 788663 Trashed: 1 | Page: 788664 Trashed: 1 | Page: 788665 Trashed: 1 | Total 53
Shader25: Page: 786968 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787296 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787684 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788247 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788271 Trashed: 1 | Page: 788272 Trashed: 1 | Page: 788330 Trashed: 2 | Page: 788331 Trashed: 1 | Page: 788332 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788414 Trashed: 2 | Page: 788415 Trashed: 1 | Page: 788416 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788498 Trashed: 2 | Page: 788499 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788582 Trashed: 2 | Page: 788583 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788665 Trashed: 2 | Page: 788666 Trashed: 1 | Page: 788667 Trashed: 1 | Total 53
Shader26: Page: 786966 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787687 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787799 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788251 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788274 Trashed: 1 | Page: 788333 Trashed: 2 | Page: 788334 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788417 Trashed: 2 | Page: 788418 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788442 Trashed: 1 | Page: 788443 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788501 Trashed: 2 | Page: 788502 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788585 Trashed: 2 | Page: 788586 Trashed: 1 | Page: 788587 Trashed: 1 | Page: 788588 Trashed: 1 | Total 50
Shader27: Page: 786965 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787690 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787882 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788254 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788336 Trashed: 2 | Page: 788337 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788420 Trashed: 2 | Page: 788421 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788446 Trashed: 1 | Page: 788504 Trashed: 2 | Page: 788505 Trashed: 1 | Page: 788506 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788588 Trashed: 2 | Page: 788589 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788591 Trashed: 1 | Total 49
Tlb_tot_thrash: 1422
========================================Page fault statistics==============================
Shader0: Page_table_access:6327 Page_hit: 3945 Page_miss: 2382 Page_hit_rate: 0.623518
Shader1: Page_table_access:6470 Page_hit: 3929 Page_miss: 2541 Page_hit_rate: 0.607264
Shader2: Page_table_access:6756 Page_hit: 4193 Page_miss: 2563 Page_hit_rate: 0.620633
Shader3: Page_table_access:6338 Page_hit: 3854 Page_miss: 2484 Page_hit_rate: 0.608078
Shader4: Page_table_access:6580 Page_hit: 4172 Page_miss: 2408 Page_hit_rate: 0.634043
Shader5: Page_table_access:6634 Page_hit: 4203 Page_miss: 2431 Page_hit_rate: 0.633554
Shader6: Page_table_access:6642 Page_hit: 4373 Page_miss: 2269 Page_hit_rate: 0.658386
Shader7: Page_table_access:6598 Page_hit: 4252 Page_miss: 2346 Page_hit_rate: 0.644438
Shader8: Page_table_access:6289 Page_hit: 3909 Page_miss: 2380 Page_hit_rate: 0.621561
Shader9: Page_table_access:6253 Page_hit: 3873 Page_miss: 2380 Page_hit_rate: 0.619383
Shader10: Page_table_access:6459 Page_hit: 3900 Page_miss: 2559 Page_hit_rate: 0.603809
Shader11: Page_table_access:6260 Page_hit: 3822 Page_miss: 2438 Page_hit_rate: 0.610543
Shader12: Page_table_access:6497 Page_hit: 3924 Page_miss: 2573 Page_hit_rate: 0.603971
Shader13: Page_table_access:6412 Page_hit: 3963 Page_miss: 2449 Page_hit_rate: 0.618060
Shader14: Page_table_access:6485 Page_hit: 4028 Page_miss: 2457 Page_hit_rate: 0.621126
Shader15: Page_table_access:6568 Page_hit: 3970 Page_miss: 2598 Page_hit_rate: 0.604446
Shader16: Page_table_access:6359 Page_hit: 3924 Page_miss: 2435 Page_hit_rate: 0.617078
Shader17: Page_table_access:6398 Page_hit: 3823 Page_miss: 2575 Page_hit_rate: 0.597530
Shader18: Page_table_access:6717 Page_hit: 4228 Page_miss: 2489 Page_hit_rate: 0.629448
Shader19: Page_table_access:6492 Page_hit: 3982 Page_miss: 2510 Page_hit_rate: 0.613370
Shader20: Page_table_access:6511 Page_hit: 3955 Page_miss: 2556 Page_hit_rate: 0.607434
Shader21: Page_table_access:6481 Page_hit: 3953 Page_miss: 2528 Page_hit_rate: 0.609937
Shader22: Page_table_access:6872 Page_hit: 4359 Page_miss: 2513 Page_hit_rate: 0.634313
Shader23: Page_table_access:6500 Page_hit: 3962 Page_miss: 2538 Page_hit_rate: 0.609538
Shader24: Page_table_access:6580 Page_hit: 4167 Page_miss: 2413 Page_hit_rate: 0.633283
Shader25: Page_table_access:6662 Page_hit: 4192 Page_miss: 2470 Page_hit_rate: 0.629240
Shader26: Page_table_access:6794 Page_hit: 4353 Page_miss: 2441 Page_hit_rate: 0.640712
Shader27: Page_table_access:6626 Page_hit: 3982 Page_miss: 2644 Page_hit_rate: 0.600966
Page_table_tot_access: 182560 Page_tot_hit: 113190, Page_tot_miss 69370, Page_tot_hit_rate: 0.620015 Page_tot_fault: 164 Page_tot_pending: 69206
Total_memory_access_page_fault: 164, Average_latency: 8559773.000000
========================================Page thrashing statistics==============================
Page_validate: 10800 Page_evict_dirty: 64 Page_evict_not_dirty: 9216
Page: 786944 Thrashed: 1
Page: 786945 Thrashed: 1
Page: 786946 Thrashed: 1
Page: 786947 Thrashed: 1
Page: 786948 Thrashed: 1
Page: 786949 Thrashed: 1
Page: 786950 Thrashed: 1
Page: 786951 Thrashed: 1
Page: 786952 Thrashed: 1
Page: 786953 Thrashed: 1
Page: 786954 Thrashed: 1
Page: 786955 Thrashed: 1
Page: 786956 Thrashed: 1
Page: 786957 Thrashed: 1
Page: 786958 Thrashed: 1
Page: 786959 Thrashed: 1
Page: 786960 Thrashed: 1
Page: 786961 Thrashed: 1
Page: 786962 Thrashed: 1
Page: 786963 Thrashed: 1
Page: 786964 Thrashed: 1
Page: 786965 Thrashed: 1
Page: 786966 Thrashed: 1
Page: 786967 Thrashed: 1
Page: 786968 Thrashed: 1
Page: 786969 Thrashed: 1
Page: 786970 Thrashed: 1
Page: 786971 Thrashed: 1
Page: 786972 Thrashed: 1
Page: 786973 Thrashed: 1
Page: 786974 Thrashed: 1
Page: 786975 Thrashed: 1
Page: 786976 Thrashed: 1
Page: 786977 Thrashed: 1
Page: 786978 Thrashed: 1
Page: 786979 Thrashed: 1
Page: 786980 Thrashed: 1
Page: 786981 Thrashed: 1
Page: 786982 Thrashed: 1
Page: 786983 Thrashed: 1
Page: 786984 Thrashed: 1
Page: 786985 Thrashed: 1
Page: 786986 Thrashed: 1
Page: 786987 Thrashed: 1
Page: 786988 Thrashed: 1
Page: 786989 Thrashed: 1
Page: 786990 Thrashed: 1
Page: 786991 Thrashed: 1
Page: 786992 Thrashed: 1
Page: 786993 Thrashed: 1
Page: 786994 Thrashed: 1
Page: 786995 Thrashed: 1
Page: 786996 Thrashed: 1
Page: 786997 Thrashed: 1
Page: 786998 Thrashed: 1
Page: 786999 Thrashed: 1
Page: 787000 Thrashed: 1
Page: 787001 Thrashed: 1
Page: 787002 Thrashed: 1
Page: 787003 Thrashed: 1
Page: 787004 Thrashed: 1
Page: 787005 Thrashed: 1
Page: 787006 Thrashed: 1
Page: 787007 Thrashed: 1
Page: 787136 Thrashed: 7
Page: 787137 Thrashed: 7
Page: 787138 Thrashed: 7
Page: 787139 Thrashed: 7
Page: 787140 Thrashed: 7
Page: 787141 Thrashed: 7
Page: 787142 Thrashed: 7
Page: 787143 Thrashed: 7
Page: 787144 Thrashed: 7
Page: 787145 Thrashed: 7
Page: 787146 Thrashed: 7
Page: 787147 Thrashed: 7
Page: 787148 Thrashed: 7
Page: 787149 Thrashed: 7
Page: 787150 Thrashed: 7
Page: 787151 Thrashed: 7
Page: 787152 Thrashed: 7
Page: 787153 Thrashed: 7
Page: 787154 Thrashed: 7
Page: 787155 Thrashed: 7
Page: 787156 Thrashed: 7
Page: 787157 Thrashed: 7
Page: 787158 Thrashed: 7
Page: 787159 Thrashed: 7
Page: 787160 Thrashed: 7
Page: 787161 Thrashed: 7
Page: 787162 Thrashed: 7
Page: 787163 Thrashed: 7
Page: 787164 Thrashed: 7
Page: 787165 Thrashed: 7
Page: 787166 Thrashed: 7
Page: 787167 Thrashed: 7
Page: 787168 Thrashed: 7
Page: 787169 Thrashed: 7
Page: 787170 Thrashed: 7
Page: 787171 Thrashed: 7
Page: 787172 Thrashed: 7
Page: 787173 Thrashed: 7
Page: 787174 Thrashed: 7
Page: 787175 Thrashed: 7
Page: 787176 Thrashed: 7
Page: 787177 Thrashed: 7
Page: 787178 Thrashed: 7
Page: 787179 Thrashed: 7
Page: 787180 Thrashed: 7
Page: 787181 Thrashed: 7
Page: 787182 Thrashed: 7
Page: 787183 Thrashed: 7
Page: 787184 Thrashed: 7
Page: 787185 Thrashed: 7
Page: 787186 Thrashed: 7
Page: 787187 Thrashed: 7
Page: 787188 Thrashed: 7
Page: 787189 Thrashed: 7
Page: 787190 Thrashed: 7
Page: 787191 Thrashed: 7
Page: 787192 Thrashed: 7
Page: 787193 Thrashed: 7
Page: 787194 Thrashed: 7
Page: 787195 Thrashed: 7
Page: 787196 Thrashed: 7
Page: 787197 Thrashed: 7
Page: 787198 Thrashed: 7
Page: 787199 Thrashed: 7
Page: 787200 Thrashed: 7
Page: 787201 Thrashed: 7
Page: 787202 Thrashed: 7
Page: 787203 Thrashed: 7
Page: 787204 Thrashed: 7
Page: 787205 Thrashed: 7
Page: 787206 Thrashed: 7
Page: 787207 Thrashed: 7
Page: 787208 Thrashed: 7
Page: 787209 Thrashed: 7
Page: 787210 Thrashed: 7
Page: 787211 Thrashed: 7
Page: 787212 Thrashed: 7
Page: 787213 Thrashed: 7
Page: 787214 Thrashed: 7
Page: 787215 Thrashed: 7
Page: 787216 Thrashed: 7
Page: 787217 Thrashed: 7
Page: 787218 Thrashed: 7
Page: 787219 Thrashed: 7
Page: 787220 Thrashed: 7
Page: 787221 Thrashed: 7
Page: 787222 Thrashed: 7
Page: 787223 Thrashed: 7
Page: 787224 Thrashed: 7
Page: 787225 Thrashed: 7
Page: 787226 Thrashed: 7
Page: 787227 Thrashed: 7
Page: 787228 Thrashed: 7
Page: 787229 Thrashed: 7
Page: 787230 Thrashed: 7
Page: 787231 Thrashed: 7
Page: 787232 Thrashed: 7
Page: 787233 Thrashed: 7
Page: 787234 Thrashed: 7
Page: 787235 Thrashed: 7
Page: 787236 Thrashed: 7
Page: 787237 Thrashed: 7
Page: 787238 Thrashed: 7
Page: 787239 Thrashed: 7
Page: 787240 Thrashed: 7
Page: 787241 Thrashed: 7
Page: 787242 Thrashed: 7
Page: 787243 Thrashed: 7
Page: 787244 Thrashed: 7
Page: 787245 Thrashed: 7
Page: 787246 Thrashed: 7
Page: 787247 Thrashed: 7
Page: 787248 Thrashed: 7
Page: 787249 Thrashed: 7
Page: 787250 Thrashed: 7
Page: 787251 Thrashed: 7
Page: 787252 Thrashed: 7
Page: 787253 Thrashed: 7
Page: 787254 Thrashed: 7
Page: 787255 Thrashed: 7
Page: 787256 Thrashed: 7
Page: 787257 Thrashed: 7
Page: 787258 Thrashed: 7
Page: 787259 Thrashed: 7
Page: 787260 Thrashed: 7
Page: 787261 Thrashed: 7
Page: 787262 Thrashed: 7
Page: 787263 Thrashed: 7
Page: 787264 Thrashed: 7
Page: 787265 Thrashed: 7
Page: 787266 Thrashed: 7
Page: 787267 Thrashed: 7
Page: 787268 Thrashed: 7
Page: 787269 Thrashed: 7
Page: 787270 Thrashed: 7
Page: 787271 Thrashed: 7
Page: 787272 Thrashed: 7
Page: 787273 Thrashed: 7
Page: 787274 Thrashed: 7
Page: 787275 Thrashed: 7
Page: 787276 Thrashed: 7
Page: 787277 Thrashed: 7
Page: 787278 Thrashed: 7
Page: 787279 Thrashed: 7
Page: 787280 Thrashed: 7
Page: 787281 Thrashed: 7
Page: 787282 Thrashed: 7
Page: 787283 Thrashed: 7
Page: 787284 Thrashed: 7
Page: 787285 Thrashed: 7
Page: 787286 Thrashed: 7
Page: 787287 Thrashed: 7
Page: 787288 Thrashed: 7
Page: 787289 Thrashed: 7
Page: 787290 Thrashed: 7
Page: 787291 Thrashed: 7
Page: 787292 Thrashed: 7
Page: 787293 Thrashed: 7
Page: 787294 Thrashed: 7
Page: 787295 Thrashed: 7
Page: 787296 Thrashed: 8
Page: 787297 Thrashed: 8
Page: 787298 Thrashed: 8
Page: 787299 Thrashed: 8
Page: 787300 Thrashed: 8
Page: 787301 Thrashed: 8
Page: 787302 Thrashed: 8
Page: 787303 Thrashed: 8
Page: 787304 Thrashed: 8
Page: 787305 Thrashed: 8
Page: 787306 Thrashed: 8
Page: 787307 Thrashed: 8
Page: 787308 Thrashed: 8
Page: 787309 Thrashed: 8
Page: 787310 Thrashed: 8
Page: 787311 Thrashed: 8
Page: 787312 Thrashed: 7
Page: 787313 Thrashed: 7
Page: 787314 Thrashed: 7
Page: 787315 Thrashed: 7
Page: 787316 Thrashed: 7
Page: 787317 Thrashed: 7
Page: 787318 Thrashed: 7
Page: 787319 Thrashed: 7
Page: 787320 Thrashed: 7
Page: 787321 Thrashed: 7
Page: 787322 Thrashed: 7
Page: 787323 Thrashed: 7
Page: 787324 Thrashed: 7
Page: 787325 Thrashed: 7
Page: 787326 Thrashed: 7
Page: 787327 Thrashed: 7
Page: 787328 Thrashed: 8
Page: 787329 Thrashed: 8
Page: 787330 Thrashed: 8
Page: 787331 Thrashed: 8
Page: 787332 Thrashed: 8
Page: 787333 Thrashed: 8
Page: 787334 Thrashed: 8
Page: 787335 Thrashed: 8
Page: 787336 Thrashed: 8
Page: 787337 Thrashed: 8
Page: 787338 Thrashed: 8
Page: 787339 Thrashed: 8
Page: 787340 Thrashed: 8
Page: 787341 Thrashed: 8
Page: 787342 Thrashed: 8
Page: 787343 Thrashed: 8
Page: 787344 Thrashed: 7
Page: 787345 Thrashed: 7
Page: 787346 Thrashed: 7
Page: 787347 Thrashed: 7
Page: 787348 Thrashed: 7
Page: 787349 Thrashed: 7
Page: 787350 Thrashed: 7
Page: 787351 Thrashed: 7
Page: 787352 Thrashed: 7
Page: 787353 Thrashed: 7
Page: 787354 Thrashed: 7
Page: 787355 Thrashed: 7
Page: 787356 Thrashed: 7
Page: 787357 Thrashed: 7
Page: 787358 Thrashed: 7
Page: 787359 Thrashed: 7
Page: 787360 Thrashed: 7
Page: 787361 Thrashed: 7
Page: 787362 Thrashed: 7
Page: 787363 Thrashed: 7
Page: 787364 Thrashed: 7
Page: 787365 Thrashed: 7
Page: 787366 Thrashed: 7
Page: 787367 Thrashed: 7
Page: 787368 Thrashed: 7
Page: 787369 Thrashed: 7
Page: 787370 Thrashed: 7
Page: 787371 Thrashed: 7
Page: 787372 Thrashed: 7
Page: 787373 Thrashed: 7
Page: 787374 Thrashed: 7
Page: 787375 Thrashed: 7
Page: 787376 Thrashed: 7
Page: 787377 Thrashed: 7
Page: 787378 Thrashed: 7
Page: 787379 Thrashed: 7
Page: 787380 Thrashed: 7
Page: 787381 Thrashed: 7
Page: 787382 Thrashed: 7
Page: 787383 Thrashed: 7
Page: 787384 Thrashed: 7
Page: 787385 Thrashed: 7
Page: 787386 Thrashed: 7
Page: 787387 Thrashed: 7
Page: 787388 Thrashed: 7
Page: 787389 Thrashed: 7
Page: 787390 Thrashed: 7
Page: 787391 Thrashed: 7
Page: 787392 Thrashed: 7
Page: 787393 Thrashed: 7
Page: 787394 Thrashed: 7
Page: 787395 Thrashed: 7
Page: 787396 Thrashed: 7
Page: 787397 Thrashed: 7
Page: 787398 Thrashed: 7
Page: 787399 Thrashed: 7
Page: 787400 Thrashed: 7
Page: 787401 Thrashed: 7
Page: 787402 Thrashed: 7
Page: 787403 Thrashed: 7
Page: 787404 Thrashed: 7
Page: 787405 Thrashed: 7
Page: 787406 Thrashed: 7
Page: 787407 Thrashed: 7
Page: 787408 Thrashed: 7
Page: 787409 Thrashed: 7
Page: 787410 Thrashed: 7
Page: 787411 Thrashed: 7
Page: 787412 Thrashed: 7
Page: 787413 Thrashed: 7
Page: 787414 Thrashed: 7
Page: 787415 Thrashed: 7
Page: 787416 Thrashed: 7
Page: 787417 Thrashed: 7
Page: 787418 Thrashed: 7
Page: 787419 Thrashed: 7
Page: 787420 Thrashed: 7
Page: 787421 Thrashed: 7
Page: 787422 Thrashed: 7
Page: 787423 Thrashed: 7
Page: 787424 Thrashed: 7
Page: 787425 Thrashed: 7
Page: 787426 Thrashed: 7
Page: 787427 Thrashed: 7
Page: 787428 Thrashed: 7
Page: 787429 Thrashed: 7
Page: 787430 Thrashed: 7
Page: 787431 Thrashed: 7
Page: 787432 Thrashed: 7
Page: 787433 Thrashed: 7
Page: 787434 Thrashed: 7
Page: 787435 Thrashed: 7
Page: 787436 Thrashed: 7
Page: 787437 Thrashed: 7
Page: 787438 Thrashed: 7
Page: 787439 Thrashed: 7
Page: 787440 Thrashed: 7
Page: 787441 Thrashed: 7
Page: 787442 Thrashed: 7
Page: 787443 Thrashed: 7
Page: 787444 Thrashed: 7
Page: 787445 Thrashed: 7
Page: 787446 Thrashed: 7
Page: 787447 Thrashed: 7
Page: 787448 Thrashed: 7
Page: 787449 Thrashed: 7
Page: 787450 Thrashed: 7
Page: 787451 Thrashed: 7
Page: 787452 Thrashed: 7
Page: 787453 Thrashed: 7
Page: 787454 Thrashed: 7
Page: 787455 Thrashed: 7
Page: 787456 Thrashed: 7
Page: 787457 Thrashed: 7
Page: 787458 Thrashed: 7
Page: 787459 Thrashed: 7
Page: 787460 Thrashed: 7
Page: 787461 Thrashed: 7
Page: 787462 Thrashed: 7
Page: 787463 Thrashed: 7
Page: 787464 Thrashed: 7
Page: 787465 Thrashed: 7
Page: 787466 Thrashed: 7
Page: 787467 Thrashed: 7
Page: 787468 Thrashed: 7
Page: 787469 Thrashed: 7
Page: 787470 Thrashed: 7
Page: 787471 Thrashed: 7
Page: 787472 Thrashed: 7
Page: 787473 Thrashed: 7
Page: 787474 Thrashed: 7
Page: 787475 Thrashed: 7
Page: 787476 Thrashed: 7
Page: 787477 Thrashed: 7
Page: 787478 Thrashed: 7
Page: 787479 Thrashed: 7
Page: 787480 Thrashed: 7
Page: 787481 Thrashed: 7
Page: 787482 Thrashed: 7
Page: 787483 Thrashed: 7
Page: 787484 Thrashed: 7
Page: 787485 Thrashed: 7
Page: 787486 Thrashed: 7
Page: 787487 Thrashed: 7
Page: 787488 Thrashed: 7
Page: 787489 Thrashed: 7
Page: 787490 Thrashed: 7
Page: 787491 Thrashed: 7
Page: 787492 Thrashed: 7
Page: 787493 Thrashed: 7
Page: 787494 Thrashed: 7
Page: 787495 Thrashed: 7
Page: 787496 Thrashed: 7
Page: 787497 Thrashed: 7
Page: 787498 Thrashed: 7
Page: 787499 Thrashed: 7
Page: 787500 Thrashed: 7
Page: 787501 Thrashed: 7
Page: 787502 Thrashed: 7
Page: 787503 Thrashed: 7
Page: 787504 Thrashed: 7
Page: 787505 Thrashed: 7
Page: 787506 Thrashed: 7
Page: 787507 Thrashed: 7
Page: 787508 Thrashed: 7
Page: 787509 Thrashed: 7
Page: 787510 Thrashed: 7
Page: 787511 Thrashed: 7
Page: 787512 Thrashed: 7
Page: 787513 Thrashed: 7
Page: 787514 Thrashed: 7
Page: 787515 Thrashed: 7
Page: 787516 Thrashed: 7
Page: 787517 Thrashed: 7
Page: 787518 Thrashed: 7
Page: 787519 Thrashed: 7
Page: 787520 Thrashed: 7
Page: 787521 Thrashed: 7
Page: 787522 Thrashed: 7
Page: 787523 Thrashed: 7
Page: 787524 Thrashed: 7
Page: 787525 Thrashed: 7
Page: 787526 Thrashed: 7
Page: 787527 Thrashed: 7
Page: 787528 Thrashed: 7
Page: 787529 Thrashed: 7
Page: 787530 Thrashed: 7
Page: 787531 Thrashed: 7
Page: 787532 Thrashed: 7
Page: 787533 Thrashed: 7
Page: 787534 Thrashed: 7
Page: 787535 Thrashed: 7
Page: 787536 Thrashed: 7
Page: 787537 Thrashed: 7
Page: 787538 Thrashed: 7
Page: 787539 Thrashed: 7
Page: 787540 Thrashed: 7
Page: 787541 Thrashed: 7
Page: 787542 Thrashed: 7
Page: 787543 Thrashed: 7
Page: 787544 Thrashed: 7
Page: 787545 Thrashed: 7
Page: 787546 Thrashed: 7
Page: 787547 Thrashed: 7
Page: 787548 Thrashed: 7
Page: 787549 Thrashed: 7
Page: 787550 Thrashed: 7
Page: 787551 Thrashed: 7
Page: 787552 Thrashed: 7
Page: 787553 Thrashed: 7
Page: 787554 Thrashed: 7
Page: 787555 Thrashed: 7
Page: 787556 Thrashed: 7
Page: 787557 Thrashed: 7
Page: 787558 Thrashed: 7
Page: 787559 Thrashed: 7
Page: 787560 Thrashed: 7
Page: 787561 Thrashed: 7
Page: 787562 Thrashed: 7
Page: 787563 Thrashed: 7
Page: 787564 Thrashed: 7
Page: 787565 Thrashed: 7
Page: 787566 Thrashed: 7
Page: 787567 Thrashed: 7
Page: 787568 Thrashed: 7
Page: 787569 Thrashed: 7
Page: 787570 Thrashed: 7
Page: 787571 Thrashed: 7
Page: 787572 Thrashed: 7
Page: 787573 Thrashed: 7
Page: 787574 Thrashed: 7
Page: 787575 Thrashed: 7
Page: 787576 Thrashed: 7
Page: 787577 Thrashed: 7
Page: 787578 Thrashed: 7
Page: 787579 Thrashed: 7
Page: 787580 Thrashed: 7
Page: 787581 Thrashed: 7
Page: 787582 Thrashed: 7
Page: 787583 Thrashed: 7
Page: 787584 Thrashed: 7
Page: 787585 Thrashed: 7
Page: 787586 Thrashed: 7
Page: 787587 Thrashed: 7
Page: 787588 Thrashed: 7
Page: 787589 Thrashed: 7
Page: 787590 Thrashed: 7
Page: 787591 Thrashed: 7
Page: 787592 Thrashed: 7
Page: 787593 Thrashed: 7
Page: 787594 Thrashed: 7
Page: 787595 Thrashed: 7
Page: 787596 Thrashed: 7
Page: 787597 Thrashed: 7
Page: 787598 Thrashed: 7
Page: 787599 Thrashed: 7
Page: 787600 Thrashed: 7
Page: 787601 Thrashed: 7
Page: 787602 Thrashed: 7
Page: 787603 Thrashed: 7
Page: 787604 Thrashed: 7
Page: 787605 Thrashed: 7
Page: 787606 Thrashed: 7
Page: 787607 Thrashed: 7
Page: 787608 Thrashed: 7
Page: 787609 Thrashed: 7
Page: 787610 Thrashed: 7
Page: 787611 Thrashed: 7
Page: 787612 Thrashed: 7
Page: 787613 Thrashed: 7
Page: 787614 Thrashed: 7
Page: 787615 Thrashed: 7
Page: 787616 Thrashed: 7
Page: 787617 Thrashed: 7
Page: 787618 Thrashed: 7
Page: 787619 Thrashed: 7
Page: 787620 Thrashed: 7
Page: 787621 Thrashed: 7
Page: 787622 Thrashed: 7
Page: 787623 Thrashed: 7
Page: 787624 Thrashed: 7
Page: 787625 Thrashed: 7
Page: 787626 Thrashed: 7
Page: 787627 Thrashed: 7
Page: 787628 Thrashed: 7
Page: 787629 Thrashed: 7
Page: 787630 Thrashed: 7
Page: 787631 Thrashed: 7
Page: 787632 Thrashed: 7
Page: 787633 Thrashed: 7
Page: 787634 Thrashed: 7
Page: 787635 Thrashed: 7
Page: 787636 Thrashed: 7
Page: 787637 Thrashed: 7
Page: 787638 Thrashed: 7
Page: 787639 Thrashed: 7
Page: 787640 Thrashed: 7
Page: 787641 Thrashed: 7
Page: 787642 Thrashed: 7
Page: 787643 Thrashed: 7
Page: 787644 Thrashed: 7
Page: 787645 Thrashed: 7
Page: 787646 Thrashed: 7
Page: 787647 Thrashed: 7
Page: 787648 Thrashed: 2
Page: 787649 Thrashed: 2
Page: 787650 Thrashed: 2
Page: 787651 Thrashed: 2
Page: 787652 Thrashed: 2
Page: 787653 Thrashed: 2
Page: 787654 Thrashed: 2
Page: 787655 Thrashed: 2
Page: 787656 Thrashed: 2
Page: 787657 Thrashed: 2
Page: 787658 Thrashed: 2
Page: 787659 Thrashed: 2
Page: 787660 Thrashed: 2
Page: 787661 Thrashed: 2
Page: 787662 Thrashed: 2
Page: 787663 Thrashed: 2
Page: 787664 Thrashed: 2
Page: 787665 Thrashed: 2
Page: 787666 Thrashed: 2
Page: 787667 Thrashed: 2
Page: 787668 Thrashed: 2
Page: 787669 Thrashed: 2
Page: 787670 Thrashed: 2
Page: 787671 Thrashed: 2
Page: 787672 Thrashed: 2
Page: 787673 Thrashed: 2
Page: 787674 Thrashed: 2
Page: 787675 Thrashed: 2
Page: 787676 Thrashed: 2
Page: 787677 Thrashed: 2
Page: 787678 Thrashed: 2
Page: 787679 Thrashed: 2
Page: 787680 Thrashed: 2
Page: 787681 Thrashed: 2
Page: 787682 Thrashed: 2
Page: 787683 Thrashed: 2
Page: 787684 Thrashed: 2
Page: 787685 Thrashed: 2
Page: 787686 Thrashed: 2
Page: 787687 Thrashed: 2
Page: 787688 Thrashed: 2
Page: 787689 Thrashed: 2
Page: 787690 Thrashed: 2
Page: 787691 Thrashed: 2
Page: 787692 Thrashed: 2
Page: 787693 Thrashed: 2
Page: 787694 Thrashed: 2
Page: 787695 Thrashed: 2
Page: 787696 Thrashed: 2
Page: 787697 Thrashed: 2
Page: 787698 Thrashed: 2
Page: 787699 Thrashed: 2
Page: 787700 Thrashed: 2
Page: 787701 Thrashed: 2
Page: 787702 Thrashed: 2
Page: 787703 Thrashed: 2
Page: 787704 Thrashed: 2
Page: 787705 Thrashed: 2
Page: 787706 Thrashed: 2
Page: 787707 Thrashed: 2
Page: 787708 Thrashed: 2
Page: 787709 Thrashed: 2
Page: 787710 Thrashed: 2
Page: 787711 Thrashed: 2
Page: 787712 Thrashed: 2
Page: 787713 Thrashed: 2
Page: 787714 Thrashed: 2
Page: 787715 Thrashed: 2
Page: 787716 Thrashed: 2
Page: 787717 Thrashed: 2
Page: 787718 Thrashed: 2
Page: 787719 Thrashed: 2
Page: 787720 Thrashed: 2
Page: 787721 Thrashed: 2
Page: 787722 Thrashed: 2
Page: 787723 Thrashed: 2
Page: 787724 Thrashed: 2
Page: 787725 Thrashed: 2
Page: 787726 Thrashed: 2
Page: 787727 Thrashed: 2
Page: 787728 Thrashed: 2
Page: 787729 Thrashed: 2
Page: 787730 Thrashed: 2
Page: 787731 Thrashed: 2
Page: 787732 Thrashed: 2
Page: 787733 Thrashed: 2
Page: 787734 Thrashed: 2
Page: 787735 Thrashed: 2
Page: 787736 Thrashed: 2
Page: 787737 Thrashed: 2
Page: 787738 Thrashed: 2
Page: 787739 Thrashed: 2
Page: 787740 Thrashed: 2
Page: 787741 Thrashed: 2
Page: 787742 Thrashed: 2
Page: 787743 Thrashed: 2
Page: 787744 Thrashed: 2
Page: 787745 Thrashed: 2
Page: 787746 Thrashed: 2
Page: 787747 Thrashed: 2
Page: 787748 Thrashed: 2
Page: 787749 Thrashed: 2
Page: 787750 Thrashed: 2
Page: 787751 Thrashed: 2
Page: 787752 Thrashed: 2
Page: 787753 Thrashed: 2
Page: 787754 Thrashed: 2
Page: 787755 Thrashed: 2
Page: 787756 Thrashed: 2
Page: 787757 Thrashed: 2
Page: 787758 Thrashed: 2
Page: 787759 Thrashed: 2
Page: 787760 Thrashed: 2
Page: 787761 Thrashed: 2
Page: 787762 Thrashed: 2
Page: 787763 Thrashed: 2
Page: 787764 Thrashed: 2
Page: 787765 Thrashed: 2
Page: 787766 Thrashed: 2
Page: 787767 Thrashed: 2
Page: 787768 Thrashed: 2
Page: 787769 Thrashed: 2
Page: 787770 Thrashed: 2
Page: 787771 Thrashed: 2
Page: 787772 Thrashed: 2
Page: 787773 Thrashed: 2
Page: 787774 Thrashed: 2
Page: 787775 Thrashed: 2
Page: 787776 Thrashed: 2
Page: 787777 Thrashed: 2
Page: 787778 Thrashed: 2
Page: 787779 Thrashed: 2
Page: 787780 Thrashed: 2
Page: 787781 Thrashed: 2
Page: 787782 Thrashed: 2
Page: 787783 Thrashed: 2
Page: 787784 Thrashed: 2
Page: 787785 Thrashed: 2
Page: 787786 Thrashed: 2
Page: 787787 Thrashed: 2
Page: 787788 Thrashed: 2
Page: 787789 Thrashed: 2
Page: 787790 Thrashed: 2
Page: 787791 Thrashed: 2
Page: 787792 Thrashed: 2
Page: 787793 Thrashed: 2
Page: 787794 Thrashed: 2
Page: 787795 Thrashed: 2
Page: 787796 Thrashed: 2
Page: 787797 Thrashed: 2
Page: 787798 Thrashed: 2
Page: 787799 Thrashed: 2
Page: 787800 Thrashed: 2
Page: 787801 Thrashed: 2
Page: 787802 Thrashed: 2
Page: 787803 Thrashed: 2
Page: 787804 Thrashed: 2
Page: 787805 Thrashed: 2
Page: 787806 Thrashed: 2
Page: 787807 Thrashed: 2
Page: 787808 Thrashed: 2
Page: 787809 Thrashed: 2
Page: 787810 Thrashed: 2
Page: 787811 Thrashed: 2
Page: 787812 Thrashed: 2
Page: 787813 Thrashed: 2
Page: 787814 Thrashed: 2
Page: 787815 Thrashed: 2
Page: 787816 Thrashed: 2
Page: 787817 Thrashed: 2
Page: 787818 Thrashed: 2
Page: 787819 Thrashed: 2
Page: 787820 Thrashed: 2
Page: 787821 Thrashed: 2
Page: 787822 Thrashed: 2
Page: 787823 Thrashed: 2
Page: 787824 Thrashed: 2
Page: 787825 Thrashed: 2
Page: 787826 Thrashed: 2
Page: 787827 Thrashed: 2
Page: 787828 Thrashed: 2
Page: 787829 Thrashed: 2
Page: 787830 Thrashed: 2
Page: 787831 Thrashed: 2
Page: 787832 Thrashed: 2
Page: 787833 Thrashed: 2
Page: 787834 Thrashed: 2
Page: 787835 Thrashed: 2
Page: 787836 Thrashed: 2
Page: 787837 Thrashed: 2
Page: 787838 Thrashed: 2
Page: 787839 Thrashed: 2
Page: 787840 Thrashed: 2
Page: 787841 Thrashed: 2
Page: 787842 Thrashed: 2
Page: 787843 Thrashed: 2
Page: 787844 Thrashed: 2
Page: 787845 Thrashed: 2
Page: 787846 Thrashed: 2
Page: 787847 Thrashed: 2
Page: 787848 Thrashed: 2
Page: 787849 Thrashed: 2
Page: 787850 Thrashed: 2
Page: 787851 Thrashed: 2
Page: 787852 Thrashed: 2
Page: 787853 Thrashed: 2
Page: 787854 Thrashed: 2
Page: 787855 Thrashed: 2
Page: 787856 Thrashed: 2
Page: 787857 Thrashed: 2
Page: 787858 Thrashed: 2
Page: 787859 Thrashed: 2
Page: 787860 Thrashed: 2
Page: 787861 Thrashed: 2
Page: 787862 Thrashed: 2
Page: 787863 Thrashed: 2
Page: 787864 Thrashed: 2
Page: 787865 Thrashed: 2
Page: 787866 Thrashed: 2
Page: 787867 Thrashed: 2
Page: 787868 Thrashed: 2
Page: 787869 Thrashed: 2
Page: 787870 Thrashed: 2
Page: 787871 Thrashed: 2
Page: 787872 Thrashed: 2
Page: 787873 Thrashed: 2
Page: 787874 Thrashed: 2
Page: 787875 Thrashed: 2
Page: 787876 Thrashed: 2
Page: 787877 Thrashed: 2
Page: 787878 Thrashed: 2
Page: 787879 Thrashed: 2
Page: 787880 Thrashed: 2
Page: 787881 Thrashed: 2
Page: 787882 Thrashed: 2
Page: 787883 Thrashed: 2
Page: 787884 Thrashed: 2
Page: 787885 Thrashed: 2
Page: 787886 Thrashed: 2
Page: 787887 Thrashed: 2
Page: 787888 Thrashed: 2
Page: 787889 Thrashed: 2
Page: 787890 Thrashed: 2
Page: 787891 Thrashed: 2
Page: 787892 Thrashed: 2
Page: 787893 Thrashed: 2
Page: 787894 Thrashed: 2
Page: 787895 Thrashed: 2
Page: 787896 Thrashed: 2
Page: 787897 Thrashed: 2
Page: 787898 Thrashed: 2
Page: 787899 Thrashed: 2
Page: 787900 Thrashed: 2
Page: 787901 Thrashed: 2
Page: 787902 Thrashed: 2
Page: 787903 Thrashed: 2
Page: 787904 Thrashed: 2
Page: 787905 Thrashed: 2
Page: 787906 Thrashed: 2
Page: 787907 Thrashed: 2
Page: 787908 Thrashed: 2
Page: 787909 Thrashed: 2
Page: 787910 Thrashed: 2
Page: 787911 Thrashed: 2
Page: 787912 Thrashed: 2
Page: 787913 Thrashed: 2
Page: 787914 Thrashed: 2
Page: 787915 Thrashed: 2
Page: 787916 Thrashed: 2
Page: 787917 Thrashed: 2
Page: 787918 Thrashed: 2
Page: 787919 Thrashed: 2
Page: 787920 Thrashed: 2
Page: 787921 Thrashed: 2
Page: 787922 Thrashed: 2
Page: 787923 Thrashed: 2
Page: 787924 Thrashed: 2
Page: 787925 Thrashed: 2
Page: 787926 Thrashed: 2
Page: 787927 Thrashed: 2
Page: 787928 Thrashed: 2
Page: 787929 Thrashed: 2
Page: 787930 Thrashed: 2
Page: 787931 Thrashed: 2
Page: 787932 Thrashed: 2
Page: 787933 Thrashed: 2
Page: 787934 Thrashed: 2
Page: 787935 Thrashed: 2
Page: 787936 Thrashed: 2
Page: 787937 Thrashed: 2
Page: 787938 Thrashed: 2
Page: 787939 Thrashed: 2
Page: 787940 Thrashed: 2
Page: 787941 Thrashed: 2
Page: 787942 Thrashed: 2
Page: 787943 Thrashed: 2
Page: 787944 Thrashed: 2
Page: 787945 Thrashed: 2
Page: 787946 Thrashed: 2
Page: 787947 Thrashed: 2
Page: 787948 Thrashed: 2
Page: 787949 Thrashed: 2
Page: 787950 Thrashed: 2
Page: 787951 Thrashed: 2
Page: 787952 Thrashed: 2
Page: 787953 Thrashed: 2
Page: 787954 Thrashed: 2
Page: 787955 Thrashed: 2
Page: 787956 Thrashed: 2
Page: 787957 Thrashed: 2
Page: 787958 Thrashed: 2
Page: 787959 Thrashed: 2
Page: 787960 Thrashed: 2
Page: 787961 Thrashed: 2
Page: 787962 Thrashed: 2
Page: 787963 Thrashed: 2
Page: 787964 Thrashed: 2
Page: 787965 Thrashed: 2
Page: 787966 Thrashed: 2
Page: 787967 Thrashed: 2
Page: 787968 Thrashed: 2
Page: 787969 Thrashed: 2
Page: 787970 Thrashed: 2
Page: 787971 Thrashed: 2
Page: 787972 Thrashed: 2
Page: 787973 Thrashed: 2
Page: 787974 Thrashed: 2
Page: 787975 Thrashed: 2
Page: 787976 Thrashed: 2
Page: 787977 Thrashed: 2
Page: 787978 Thrashed: 2
Page: 787979 Thrashed: 2
Page: 787980 Thrashed: 2
Page: 787981 Thrashed: 2
Page: 787982 Thrashed: 2
Page: 787983 Thrashed: 2
Page: 787984 Thrashed: 2
Page: 787985 Thrashed: 2
Page: 787986 Thrashed: 2
Page: 787987 Thrashed: 2
Page: 787988 Thrashed: 2
Page: 787989 Thrashed: 2
Page: 787990 Thrashed: 2
Page: 787991 Thrashed: 2
Page: 787992 Thrashed: 2
Page: 787993 Thrashed: 2
Page: 787994 Thrashed: 2
Page: 787995 Thrashed: 2
Page: 787996 Thrashed: 2
Page: 787997 Thrashed: 2
Page: 787998 Thrashed: 2
Page: 787999 Thrashed: 2
Page: 788000 Thrashed: 2
Page: 788001 Thrashed: 2
Page: 788002 Thrashed: 2
Page: 788003 Thrashed: 2
Page: 788004 Thrashed: 2
Page: 788005 Thrashed: 2
Page: 788006 Thrashed: 2
Page: 788007 Thrashed: 2
Page: 788008 Thrashed: 2
Page: 788009 Thrashed: 2
Page: 788010 Thrashed: 2
Page: 788011 Thrashed: 2
Page: 788012 Thrashed: 2
Page: 788013 Thrashed: 2
Page: 788014 Thrashed: 2
Page: 788015 Thrashed: 2
Page: 788016 Thrashed: 2
Page: 788017 Thrashed: 2
Page: 788018 Thrashed: 2
Page: 788019 Thrashed: 2
Page: 788020 Thrashed: 2
Page: 788021 Thrashed: 2
Page: 788022 Thrashed: 2
Page: 788023 Thrashed: 2
Page: 788024 Thrashed: 2
Page: 788025 Thrashed: 2
Page: 788026 Thrashed: 2
Page: 788027 Thrashed: 2
Page: 788028 Thrashed: 2
Page: 788029 Thrashed: 2
Page: 788030 Thrashed: 2
Page: 788031 Thrashed: 2
Page: 788032 Thrashed: 2
Page: 788033 Thrashed: 2
Page: 788034 Thrashed: 2
Page: 788035 Thrashed: 2
Page: 788036 Thrashed: 2
Page: 788037 Thrashed: 2
Page: 788038 Thrashed: 2
Page: 788039 Thrashed: 2
Page: 788040 Thrashed: 2
Page: 788041 Thrashed: 2
Page: 788042 Thrashed: 2
Page: 788043 Thrashed: 2
Page: 788044 Thrashed: 2
Page: 788045 Thrashed: 2
Page: 788046 Thrashed: 2
Page: 788047 Thrashed: 2
Page: 788048 Thrashed: 2
Page: 788049 Thrashed: 2
Page: 788050 Thrashed: 2
Page: 788051 Thrashed: 2
Page: 788052 Thrashed: 2
Page: 788053 Thrashed: 2
Page: 788054 Thrashed: 2
Page: 788055 Thrashed: 2
Page: 788056 Thrashed: 2
Page: 788057 Thrashed: 2
Page: 788058 Thrashed: 2
Page: 788059 Thrashed: 2
Page: 788060 Thrashed: 2
Page: 788061 Thrashed: 2
Page: 788062 Thrashed: 2
Page: 788063 Thrashed: 2
Page: 788064 Thrashed: 2
Page: 788065 Thrashed: 2
Page: 788066 Thrashed: 2
Page: 788067 Thrashed: 2
Page: 788068 Thrashed: 2
Page: 788069 Thrashed: 2
Page: 788070 Thrashed: 2
Page: 788071 Thrashed: 2
Page: 788072 Thrashed: 2
Page: 788073 Thrashed: 2
Page: 788074 Thrashed: 2
Page: 788075 Thrashed: 2
Page: 788076 Thrashed: 2
Page: 788077 Thrashed: 2
Page: 788078 Thrashed: 2
Page: 788079 Thrashed: 2
Page: 788080 Thrashed: 2
Page: 788081 Thrashed: 2
Page: 788082 Thrashed: 2
Page: 788083 Thrashed: 2
Page: 788084 Thrashed: 2
Page: 788085 Thrashed: 2
Page: 788086 Thrashed: 2
Page: 788087 Thrashed: 2
Page: 788088 Thrashed: 2
Page: 788089 Thrashed: 2
Page: 788090 Thrashed: 2
Page: 788091 Thrashed: 2
Page: 788092 Thrashed: 2
Page: 788093 Thrashed: 2
Page: 788094 Thrashed: 2
Page: 788095 Thrashed: 2
Page: 788096 Thrashed: 2
Page: 788097 Thrashed: 2
Page: 788098 Thrashed: 2
Page: 788099 Thrashed: 2
Page: 788100 Thrashed: 2
Page: 788101 Thrashed: 2
Page: 788102 Thrashed: 2
Page: 788103 Thrashed: 2
Page: 788104 Thrashed: 2
Page: 788105 Thrashed: 2
Page: 788106 Thrashed: 2
Page: 788107 Thrashed: 2
Page: 788108 Thrashed: 2
Page: 788109 Thrashed: 2
Page: 788110 Thrashed: 2
Page: 788111 Thrashed: 2
Page: 788112 Thrashed: 2
Page: 788113 Thrashed: 2
Page: 788114 Thrashed: 2
Page: 788115 Thrashed: 2
Page: 788116 Thrashed: 2
Page: 788117 Thrashed: 2
Page: 788118 Thrashed: 2
Page: 788119 Thrashed: 2
Page: 788120 Thrashed: 2
Page: 788121 Thrashed: 2
Page: 788122 Thrashed: 2
Page: 788123 Thrashed: 2
Page: 788124 Thrashed: 2
Page: 788125 Thrashed: 2
Page: 788126 Thrashed: 2
Page: 788127 Thrashed: 2
Page: 788128 Thrashed: 2
Page: 788129 Thrashed: 2
Page: 788130 Thrashed: 2
Page: 788131 Thrashed: 2
Page: 788132 Thrashed: 2
Page: 788133 Thrashed: 2
Page: 788134 Thrashed: 2
Page: 788135 Thrashed: 2
Page: 788136 Thrashed: 2
Page: 788137 Thrashed: 2
Page: 788138 Thrashed: 2
Page: 788139 Thrashed: 2
Page: 788140 Thrashed: 2
Page: 788141 Thrashed: 2
Page: 788142 Thrashed: 2
Page: 788143 Thrashed: 2
Page: 788144 Thrashed: 2
Page: 788145 Thrashed: 2
Page: 788146 Thrashed: 2
Page: 788147 Thrashed: 2
Page: 788148 Thrashed: 2
Page: 788149 Thrashed: 2
Page: 788150 Thrashed: 2
Page: 788151 Thrashed: 2
Page: 788152 Thrashed: 2
Page: 788153 Thrashed: 2
Page: 788154 Thrashed: 2
Page: 788155 Thrashed: 2
Page: 788156 Thrashed: 2
Page: 788157 Thrashed: 2
Page: 788158 Thrashed: 2
Page: 788159 Thrashed: 2
Page: 788160 Thrashed: 7
Page: 788161 Thrashed: 7
Page: 788162 Thrashed: 7
Page: 788163 Thrashed: 7
Page: 788164 Thrashed: 7
Page: 788165 Thrashed: 7
Page: 788166 Thrashed: 7
Page: 788167 Thrashed: 7
Page: 788168 Thrashed: 7
Page: 788169 Thrashed: 7
Page: 788170 Thrashed: 7
Page: 788171 Thrashed: 7
Page: 788172 Thrashed: 7
Page: 788173 Thrashed: 7
Page: 788174 Thrashed: 7
Page: 788175 Thrashed: 7
Page: 788176 Thrashed: 7
Page: 788177 Thrashed: 7
Page: 788178 Thrashed: 7
Page: 788179 Thrashed: 7
Page: 788180 Thrashed: 7
Page: 788181 Thrashed: 7
Page: 788182 Thrashed: 7
Page: 788183 Thrashed: 7
Page: 788184 Thrashed: 7
Page: 788185 Thrashed: 7
Page: 788186 Thrashed: 7
Page: 788187 Thrashed: 7
Page: 788188 Thrashed: 7
Page: 788189 Thrashed: 7
Page: 788190 Thrashed: 7
Page: 788191 Thrashed: 7
Page: 788192 Thrashed: 7
Page: 788193 Thrashed: 7
Page: 788194 Thrashed: 7
Page: 788195 Thrashed: 7
Page: 788196 Thrashed: 7
Page: 788197 Thrashed: 7
Page: 788198 Thrashed: 7
Page: 788199 Thrashed: 7
Page: 788200 Thrashed: 7
Page: 788201 Thrashed: 7
Page: 788202 Thrashed: 7
Page: 788203 Thrashed: 7
Page: 788204 Thrashed: 7
Page: 788205 Thrashed: 7
Page: 788206 Thrashed: 7
Page: 788207 Thrashed: 7
Page: 788208 Thrashed: 7
Page: 788209 Thrashed: 7
Page: 788210 Thrashed: 7
Page: 788211 Thrashed: 7
Page: 788212 Thrashed: 7
Page: 788213 Thrashed: 7
Page: 788214 Thrashed: 7
Page: 788215 Thrashed: 7
Page: 788216 Thrashed: 7
Page: 788217 Thrashed: 7
Page: 788218 Thrashed: 7
Page: 788219 Thrashed: 7
Page: 788220 Thrashed: 7
Page: 788221 Thrashed: 7
Page: 788222 Thrashed: 7
Page: 788223 Thrashed: 7
Page: 788224 Thrashed: 7
Page: 788225 Thrashed: 7
Page: 788226 Thrashed: 7
Page: 788227 Thrashed: 7
Page: 788228 Thrashed: 7
Page: 788229 Thrashed: 7
Page: 788230 Thrashed: 7
Page: 788231 Thrashed: 7
Page: 788232 Thrashed: 7
Page: 788233 Thrashed: 7
Page: 788234 Thrashed: 7
Page: 788235 Thrashed: 7
Page: 788236 Thrashed: 7
Page: 788237 Thrashed: 7
Page: 788238 Thrashed: 7
Page: 788239 Thrashed: 7
Page: 788240 Thrashed: 7
Page: 788241 Thrashed: 7
Page: 788242 Thrashed: 7
Page: 788243 Thrashed: 7
Page: 788244 Thrashed: 7
Page: 788245 Thrashed: 7
Page: 788246 Thrashed: 7
Page: 788247 Thrashed: 7
Page: 788248 Thrashed: 7
Page: 788249 Thrashed: 7
Page: 788250 Thrashed: 7
Page: 788251 Thrashed: 7
Page: 788252 Thrashed: 7
Page: 788253 Thrashed: 7
Page: 788254 Thrashed: 7
Page: 788255 Thrashed: 7
Page: 788256 Thrashed: 7
Page: 788257 Thrashed: 7
Page: 788258 Thrashed: 7
Page: 788259 Thrashed: 7
Page: 788260 Thrashed: 7
Page: 788261 Thrashed: 7
Page: 788262 Thrashed: 7
Page: 788263 Thrashed: 7
Page: 788264 Thrashed: 7
Page: 788265 Thrashed: 7
Page: 788266 Thrashed: 7
Page: 788267 Thrashed: 7
Page: 788268 Thrashed: 7
Page: 788269 Thrashed: 7
Page: 788270 Thrashed: 7
Page: 788271 Thrashed: 7
Page: 788272 Thrashed: 7
Page: 788273 Thrashed: 7
Page: 788274 Thrashed: 7
Page: 788275 Thrashed: 7
Page: 788276 Thrashed: 7
Page: 788277 Thrashed: 7
Page: 788278 Thrashed: 7
Page: 788279 Thrashed: 7
Page: 788280 Thrashed: 7
Page: 788281 Thrashed: 7
Page: 788282 Thrashed: 7
Page: 788283 Thrashed: 7
Page: 788284 Thrashed: 7
Page: 788285 Thrashed: 7
Page: 788286 Thrashed: 7
Page: 788287 Thrashed: 7
Page: 788288 Thrashed: 7
Page: 788289 Thrashed: 7
Page: 788290 Thrashed: 7
Page: 788291 Thrashed: 7
Page: 788292 Thrashed: 7
Page: 788293 Thrashed: 7
Page: 788294 Thrashed: 7
Page: 788295 Thrashed: 7
Page: 788296 Thrashed: 7
Page: 788297 Thrashed: 7
Page: 788298 Thrashed: 7
Page: 788299 Thrashed: 7
Page: 788300 Thrashed: 7
Page: 788301 Thrashed: 7
Page: 788302 Thrashed: 7
Page: 788303 Thrashed: 7
Page: 788304 Thrashed: 7
Page: 788305 Thrashed: 7
Page: 788306 Thrashed: 7
Page: 788307 Thrashed: 7
Page: 788308 Thrashed: 7
Page: 788309 Thrashed: 7
Page: 788310 Thrashed: 7
Page: 788311 Thrashed: 7
Page: 788312 Thrashed: 7
Page: 788313 Thrashed: 7
Page: 788314 Thrashed: 7
Page: 788315 Thrashed: 7
Page: 788316 Thrashed: 7
Page: 788317 Thrashed: 7
Page: 788318 Thrashed: 7
Page: 788319 Thrashed: 7
Page: 788320 Thrashed: 7
Page: 788321 Thrashed: 7
Page: 788322 Thrashed: 7
Page: 788323 Thrashed: 7
Page: 788324 Thrashed: 7
Page: 788325 Thrashed: 7
Page: 788326 Thrashed: 7
Page: 788327 Thrashed: 7
Page: 788328 Thrashed: 7
Page: 788329 Thrashed: 7
Page: 788330 Thrashed: 7
Page: 788331 Thrashed: 7
Page: 788332 Thrashed: 7
Page: 788333 Thrashed: 7
Page: 788334 Thrashed: 7
Page: 788335 Thrashed: 7
Page: 788336 Thrashed: 7
Page: 788337 Thrashed: 7
Page: 788338 Thrashed: 7
Page: 788339 Thrashed: 7
Page: 788340 Thrashed: 7
Page: 788341 Thrashed: 7
Page: 788342 Thrashed: 7
Page: 788343 Thrashed: 7
Page: 788344 Thrashed: 7
Page: 788345 Thrashed: 7
Page: 788346 Thrashed: 7
Page: 788347 Thrashed: 7
Page: 788348 Thrashed: 7
Page: 788349 Thrashed: 7
Page: 788350 Thrashed: 7
Page: 788351 Thrashed: 7
Page: 788352 Thrashed: 7
Page: 788353 Thrashed: 7
Page: 788354 Thrashed: 7
Page: 788355 Thrashed: 7
Page: 788356 Thrashed: 7
Page: 788357 Thrashed: 7
Page: 788358 Thrashed: 7
Page: 788359 Thrashed: 7
Page: 788360 Thrashed: 7
Page: 788361 Thrashed: 7
Page: 788362 Thrashed: 7
Page: 788363 Thrashed: 7
Page: 788364 Thrashed: 7
Page: 788365 Thrashed: 7
Page: 788366 Thrashed: 7
Page: 788367 Thrashed: 7
Page: 788368 Thrashed: 7
Page: 788369 Thrashed: 7
Page: 788370 Thrashed: 7
Page: 788371 Thrashed: 7
Page: 788372 Thrashed: 7
Page: 788373 Thrashed: 7
Page: 788374 Thrashed: 7
Page: 788375 Thrashed: 7
Page: 788376 Thrashed: 7
Page: 788377 Thrashed: 7
Page: 788378 Thrashed: 7
Page: 788379 Thrashed: 7
Page: 788380 Thrashed: 7
Page: 788381 Thrashed: 7
Page: 788382 Thrashed: 7
Page: 788383 Thrashed: 7
Page: 788384 Thrashed: 7
Page: 788385 Thrashed: 7
Page: 788386 Thrashed: 7
Page: 788387 Thrashed: 7
Page: 788388 Thrashed: 7
Page: 788389 Thrashed: 7
Page: 788390 Thrashed: 7
Page: 788391 Thrashed: 7
Page: 788392 Thrashed: 7
Page: 788393 Thrashed: 7
Page: 788394 Thrashed: 7
Page: 788395 Thrashed: 7
Page: 788396 Thrashed: 7
Page: 788397 Thrashed: 7
Page: 788398 Thrashed: 7
Page: 788399 Thrashed: 7
Page: 788400 Thrashed: 7
Page: 788401 Thrashed: 7
Page: 788402 Thrashed: 7
Page: 788403 Thrashed: 7
Page: 788404 Thrashed: 7
Page: 788405 Thrashed: 7
Page: 788406 Thrashed: 7
Page: 788407 Thrashed: 7
Page: 788408 Thrashed: 7
Page: 788409 Thrashed: 7
Page: 788410 Thrashed: 7
Page: 788411 Thrashed: 7
Page: 788412 Thrashed: 7
Page: 788413 Thrashed: 7
Page: 788414 Thrashed: 7
Page: 788415 Thrashed: 7
Page: 788416 Thrashed: 7
Page: 788417 Thrashed: 7
Page: 788418 Thrashed: 7
Page: 788419 Thrashed: 7
Page: 788420 Thrashed: 7
Page: 788421 Thrashed: 7
Page: 788422 Thrashed: 7
Page: 788423 Thrashed: 7
Page: 788424 Thrashed: 7
Page: 788425 Thrashed: 7
Page: 788426 Thrashed: 7
Page: 788427 Thrashed: 7
Page: 788428 Thrashed: 7
Page: 788429 Thrashed: 7
Page: 788430 Thrashed: 7
Page: 788431 Thrashed: 7
Page: 788432 Thrashed: 7
Page: 788433 Thrashed: 7
Page: 788434 Thrashed: 7
Page: 788435 Thrashed: 7
Page: 788436 Thrashed: 7
Page: 788437 Thrashed: 7
Page: 788438 Thrashed: 7
Page: 788439 Thrashed: 7
Page: 788440 Thrashed: 7
Page: 788441 Thrashed: 7
Page: 788442 Thrashed: 7
Page: 788443 Thrashed: 7
Page: 788444 Thrashed: 7
Page: 788445 Thrashed: 7
Page: 788446 Thrashed: 7
Page: 788447 Thrashed: 7
Page: 788448 Thrashed: 7
Page: 788449 Thrashed: 7
Page: 788450 Thrashed: 7
Page: 788451 Thrashed: 7
Page: 788452 Thrashed: 7
Page: 788453 Thrashed: 7
Page: 788454 Thrashed: 7
Page: 788455 Thrashed: 7
Page: 788456 Thrashed: 7
Page: 788457 Thrashed: 7
Page: 788458 Thrashed: 7
Page: 788459 Thrashed: 7
Page: 788460 Thrashed: 7
Page: 788461 Thrashed: 7
Page: 788462 Thrashed: 7
Page: 788463 Thrashed: 7
Page: 788464 Thrashed: 7
Page: 788465 Thrashed: 7
Page: 788466 Thrashed: 7
Page: 788467 Thrashed: 7
Page: 788468 Thrashed: 7
Page: 788469 Thrashed: 7
Page: 788470 Thrashed: 7
Page: 788471 Thrashed: 7
Page: 788472 Thrashed: 7
Page: 788473 Thrashed: 7
Page: 788474 Thrashed: 7
Page: 788475 Thrashed: 7
Page: 788476 Thrashed: 7
Page: 788477 Thrashed: 7
Page: 788478 Thrashed: 7
Page: 788479 Thrashed: 7
Page: 788480 Thrashed: 7
Page: 788481 Thrashed: 7
Page: 788482 Thrashed: 7
Page: 788483 Thrashed: 7
Page: 788484 Thrashed: 7
Page: 788485 Thrashed: 7
Page: 788486 Thrashed: 7
Page: 788487 Thrashed: 7
Page: 788488 Thrashed: 7
Page: 788489 Thrashed: 7
Page: 788490 Thrashed: 7
Page: 788491 Thrashed: 7
Page: 788492 Thrashed: 7
Page: 788493 Thrashed: 7
Page: 788494 Thrashed: 7
Page: 788495 Thrashed: 7
Page: 788496 Thrashed: 7
Page: 788497 Thrashed: 7
Page: 788498 Thrashed: 7
Page: 788499 Thrashed: 7
Page: 788500 Thrashed: 7
Page: 788501 Thrashed: 7
Page: 788502 Thrashed: 7
Page: 788503 Thrashed: 7
Page: 788504 Thrashed: 7
Page: 788505 Thrashed: 7
Page: 788506 Thrashed: 7
Page: 788507 Thrashed: 7
Page: 788508 Thrashed: 7
Page: 788509 Thrashed: 7
Page: 788510 Thrashed: 7
Page: 788511 Thrashed: 7
Page: 788512 Thrashed: 7
Page: 788513 Thrashed: 7
Page: 788514 Thrashed: 7
Page: 788515 Thrashed: 7
Page: 788516 Thrashed: 7
Page: 788517 Thrashed: 7
Page: 788518 Thrashed: 7
Page: 788519 Thrashed: 7
Page: 788520 Thrashed: 7
Page: 788521 Thrashed: 7
Page: 788522 Thrashed: 7
Page: 788523 Thrashed: 7
Page: 788524 Thrashed: 7
Page: 788525 Thrashed: 7
Page: 788526 Thrashed: 7
Page: 788527 Thrashed: 7
Page: 788528 Thrashed: 7
Page: 788529 Thrashed: 7
Page: 788530 Thrashed: 7
Page: 788531 Thrashed: 7
Page: 788532 Thrashed: 7
Page: 788533 Thrashed: 7
Page: 788534 Thrashed: 7
Page: 788535 Thrashed: 7
Page: 788536 Thrashed: 7
Page: 788537 Thrashed: 7
Page: 788538 Thrashed: 7
Page: 788539 Thrashed: 7
Page: 788540 Thrashed: 7
Page: 788541 Thrashed: 7
Page: 788542 Thrashed: 7
Page: 788543 Thrashed: 7
Page: 788544 Thrashed: 7
Page: 788545 Thrashed: 7
Page: 788546 Thrashed: 7
Page: 788547 Thrashed: 7
Page: 788548 Thrashed: 7
Page: 788549 Thrashed: 7
Page: 788550 Thrashed: 7
Page: 788551 Thrashed: 7
Page: 788552 Thrashed: 7
Page: 788553 Thrashed: 7
Page: 788554 Thrashed: 7
Page: 788555 Thrashed: 7
Page: 788556 Thrashed: 7
Page: 788557 Thrashed: 7
Page: 788558 Thrashed: 7
Page: 788559 Thrashed: 7
Page: 788560 Thrashed: 7
Page: 788561 Thrashed: 7
Page: 788562 Thrashed: 7
Page: 788563 Thrashed: 7
Page: 788564 Thrashed: 7
Page: 788565 Thrashed: 7
Page: 788566 Thrashed: 7
Page: 788567 Thrashed: 7
Page: 788568 Thrashed: 7
Page: 788569 Thrashed: 7
Page: 788570 Thrashed: 7
Page: 788571 Thrashed: 7
Page: 788572 Thrashed: 7
Page: 788573 Thrashed: 7
Page: 788574 Thrashed: 7
Page: 788575 Thrashed: 7
Page: 788576 Thrashed: 7
Page: 788577 Thrashed: 7
Page: 788578 Thrashed: 7
Page: 788579 Thrashed: 7
Page: 788580 Thrashed: 7
Page: 788581 Thrashed: 7
Page: 788582 Thrashed: 7
Page: 788583 Thrashed: 7
Page: 788584 Thrashed: 7
Page: 788585 Thrashed: 7
Page: 788586 Thrashed: 7
Page: 788587 Thrashed: 7
Page: 788588 Thrashed: 7
Page: 788589 Thrashed: 7
Page: 788590 Thrashed: 7
Page: 788591 Thrashed: 7
Page: 788592 Thrashed: 7
Page: 788593 Thrashed: 7
Page: 788594 Thrashed: 7
Page: 788595 Thrashed: 7
Page: 788596 Thrashed: 7
Page: 788597 Thrashed: 7
Page: 788598 Thrashed: 7
Page: 788599 Thrashed: 7
Page: 788600 Thrashed: 7
Page: 788601 Thrashed: 7
Page: 788602 Thrashed: 7
Page: 788603 Thrashed: 7
Page: 788604 Thrashed: 7
Page: 788605 Thrashed: 7
Page: 788606 Thrashed: 7
Page: 788607 Thrashed: 7
Page: 788608 Thrashed: 7
Page: 788609 Thrashed: 7
Page: 788610 Thrashed: 7
Page: 788611 Thrashed: 7
Page: 788612 Thrashed: 7
Page: 788613 Thrashed: 7
Page: 788614 Thrashed: 7
Page: 788615 Thrashed: 7
Page: 788616 Thrashed: 7
Page: 788617 Thrashed: 7
Page: 788618 Thrashed: 7
Page: 788619 Thrashed: 7
Page: 788620 Thrashed: 7
Page: 788621 Thrashed: 7
Page: 788622 Thrashed: 7
Page: 788623 Thrashed: 7
Page: 788624 Thrashed: 7
Page: 788625 Thrashed: 7
Page: 788626 Thrashed: 7
Page: 788627 Thrashed: 7
Page: 788628 Thrashed: 7
Page: 788629 Thrashed: 7
Page: 788630 Thrashed: 7
Page: 788631 Thrashed: 7
Page: 788632 Thrashed: 7
Page: 788633 Thrashed: 7
Page: 788634 Thrashed: 7
Page: 788635 Thrashed: 7
Page: 788636 Thrashed: 7
Page: 788637 Thrashed: 7
Page: 788638 Thrashed: 7
Page: 788639 Thrashed: 7
Page: 788640 Thrashed: 8
Page: 788641 Thrashed: 8
Page: 788642 Thrashed: 8
Page: 788643 Thrashed: 8
Page: 788644 Thrashed: 8
Page: 788645 Thrashed: 8
Page: 788646 Thrashed: 8
Page: 788647 Thrashed: 8
Page: 788648 Thrashed: 8
Page: 788649 Thrashed: 8
Page: 788650 Thrashed: 8
Page: 788651 Thrashed: 8
Page: 788652 Thrashed: 8
Page: 788653 Thrashed: 8
Page: 788654 Thrashed: 8
Page: 788655 Thrashed: 8
Page: 788656 Thrashed: 7
Page: 788657 Thrashed: 7
Page: 788658 Thrashed: 7
Page: 788659 Thrashed: 7
Page: 788660 Thrashed: 7
Page: 788661 Thrashed: 7
Page: 788662 Thrashed: 7
Page: 788663 Thrashed: 7
Page: 788664 Thrashed: 7
Page: 788665 Thrashed: 7
Page: 788666 Thrashed: 7
Page: 788667 Thrashed: 7
Page: 788668 Thrashed: 7
Page: 788669 Thrashed: 7
Page: 788670 Thrashed: 7
Page: 788671 Thrashed: 7
Page_tot_thrash: 8304
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.982955
[0-25]: 0.012201, [26-50]: 0.005548, [51-75]: 0.027832, [76-100]: 0.954419
Pcie_write_utilization: 1.069122
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2297947 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(513.257263)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2055866----T:  2297946 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2520097----T:  2523642 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.393653)
F:  2523642----T:  2526177 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2526178----T:  2528713 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2750864----T:  3475608 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(489.361237)
F:  2751998----T:  2754603 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2752229----T:  2994309 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  2754603----T:  2762843 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2762843----T:  2769708 	 St: c0330000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2769708----T:  2773138 	 St: c033c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2773138----T:  2777357 	 St: c0350000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2777357----T:  2783318 	 St: c0356000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2783318----T:  2790640 	 St: c02f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2790640----T:  2793726 	 St: c02fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2793726----T:  2800591 	 St: c0300000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2800591----T:  2804021 	 St: c030c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2804021----T:  2806821 	 St: c0360000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2806821----T:  2814601 	 St: c0362000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2814601----T:  2823303 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2823303----T:  2832005 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2832005----T:  2848168 	 St: c0310000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2848168----T:  2856870 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2856870----T:  2895589 	 St: c0370000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  2895589----T:  2910347 	 St: c03c0000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  2910347----T:  3018255 	 St: c03dd000 Sz: 929792 	 Sm: 0 	 T: memcpy_h2d(72.861580)
F:  3018255----T:  3024667 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3024667----T:  3028479 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3028479----T:  3037181 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3037181----T:  3060853 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3060853----T:  3092046 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  3092046----T:  3108209 	 St: c05a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3108209----T:  3131881 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3131881----T:  3140583 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3140583----T:  3209420 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  3211274----T:  3217686 	 St: c06e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3211274----T:  3453354 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3217686----T:  3221498 	 St: c06eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3221498----T:  3225310 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3225310----T:  3231722 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3231722----T:  3237237 	 St: c06c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3237237----T:  3241878 	 St: c06c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3241878----T:  3250580 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3250580----T:  3263468 	 St: c0700000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  3263468----T:  3282914 	 St: c0719000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  3282914----T:  3303299 	 St: c0740000 Sz: 167936 	 Sm: 0 	 T: memcpy_h2d(13.764348)
F:  3303299----T:  3345311 	 St: c0769000 Sz: 356352 	 Sm: 0 	 T: memcpy_h2d(28.367319)
F:  3345311----T:  3354475 	 St: c07c0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  3354475----T:  3468032 	 St: c07d1000 Sz: 978944 	 Sm: 0 	 T: memcpy_h2d(76.675896)
F:  3697758----T:  3701630 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.614450)
F:  3701630----T:  3704165 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3704166----T:  3706701 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3928852----T:  4867053 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(633.491577)
F:  3929937----T:  3938639 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3929937----T:  4172017 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3938639----T:  3947341 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3947341----T:  3951153 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3951153----T:  3957565 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3957565----T:  3966267 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3966267----T:  3973132 	 St: c02f0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3973132----T:  3976562 	 St: c02fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3976562----T:  4000234 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4000234----T:  4038953 	 St: c0340000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  4038953----T:  4062625 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4062625----T:  4083949 	 St: c03c0000 Sz: 176128 	 Sm: 0 	 T: memcpy_h2d(14.398379)
F:  4083949----T:  4185266 	 St: c03eb000 Sz: 872448 	 Sm: 0 	 T: memcpy_h2d(68.411209)
F:  4186242----T:  4193564 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4186242----T:  4428322 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4193564----T:  4196650 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4196650----T:  4203062 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4203062----T:  4206874 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4206874----T:  4209479 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4209479----T:  4225174 	 St: c04e1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  4225174----T:  4228986 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4228986----T:  4257828 	 St: c0505000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  4257828----T:  4264240 	 St: c0540000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4264240----T:  4320370 	 St: c054b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F:  4429412----T:  4432212 	 St: c05c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4429643----T:  4671723 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4432212----T:  4552830 	 St: c05c2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4552830----T:  4556260 	 St: c06c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4556260----T:  4563125 	 St: c06c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4563125----T:  4566937 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4566937----T:  4573349 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4573349----T:  4585303 	 St: c06e0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  4585303----T:  4590818 	 St: c06f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4590818----T:  4593618 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4593618----T:  4623871 	 St: c0702000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  4672808----T:  4679220 	 St: c0740000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4679220----T:  4735350 	 St: c074b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F:  4735350----T:  4748705 	 St: c07c0000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  4748705----T:  4858025 	 St: c07da000 Sz: 942080 	 Sm: 0 	 T: memcpy_h2d(73.814987)
F:  5089203----T:  5097054 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.301148)
F:  5097054----T:  5099589 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5099590----T:  5102125 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5324276----T:  6391164 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(720.383545)
F:  5325254----T:  5328054 	 St: c0300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5325254----T:  5567334 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5328054----T:  5335834 	 St: c0302000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5335834----T:  5338439 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5338439----T:  5346679 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5346679----T:  5349284 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5349284----T:  5357524 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5357524----T:  5364389 	 St: c02e0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5364389----T:  5367819 	 St: c02ec000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5367819----T:  5374684 	 St: c02c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5374684----T:  5385240 	 St: c02cc000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  5385240----T:  5401403 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5401403----T:  5413357 	 St: c0340000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  5413357----T:  5463839 	 St: c0357000 Sz: 430080 	 Sm: 0 	 T: memcpy_h2d(34.086430)
F:  5463839----T:  5491741 	 St: c03c0000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:  5491741----T:  5586468 	 St: c03f9000 Sz: 815104 	 Sm: 0 	 T: memcpy_h2d(63.961514)
F:  5587579----T:  5594901 	 St: c04f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5587579----T:  5829659 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5594901----T:  5597987 	 St: c04fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5597987----T:  5601799 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5601799----T:  5608211 	 St: c0505000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5608211----T:  5611641 	 St: c04d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5611641----T:  5618506 	 St: c04d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5618506----T:  5623147 	 St: c04c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5623147----T:  5628662 	 St: c04c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5628662----T:  5637364 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5637364----T:  5661036 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5661036----T:  5664466 	 St: c0540000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5664466----T:  5723890 	 St: c0544000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  5830718----T:  5842672 	 St: c05c0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  5842672----T:  5953404 	 St: c05d7000 Sz: 954368 	 Sm: 0 	 T: memcpy_h2d(74.768402)
F:  5954202----T:  5958843 	 St: c06e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5954202----T:  6196282 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5958843----T:  5964358 	 St: c06e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5964358----T:  5972138 	 St: c06d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5972138----T:  5974938 	 St: c06de000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5974938----T:  5980899 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5980899----T:  5985118 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5985118----T:  5993820 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5993820----T:  5999335 	 St: c0700000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5999335----T:  6026297 	 St: c0709000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  6197262----T:  6212488 	 St: c0740000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  6212488----T:  6259676 	 St: c075e000 Sz: 401408 	 Sm: 0 	 T: memcpy_h2d(31.862255)
F:  6259676----T:  6265637 	 St: c07c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6265637----T:  6382489 	 St: c07ca000 Sz: 1007616 	 Sm: 0 	 T: memcpy_h2d(78.900742)
F:  6613314----T:  6628022 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.931128)
F:  6628022----T:  6630557 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6630558----T:  6633093 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6855244----T:  7669539 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(549.827820)
F:  6856274----T:  6859704 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6856274----T:  7098354 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6859704----T:  6866569 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6866569----T:  6870381 	 St: c02d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6870381----T:  6876793 	 St: c02d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6876793----T:  6881012 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6881012----T:  6886973 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6886973----T:  6895675 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6895675----T:  6899487 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6899487----T:  6905899 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6905899----T:  6929571 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6929571----T:  6936436 	 St: c0340000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6936436----T:  6992095 	 St: c034c000 Sz: 475136 	 Sm: 0 	 T: memcpy_h2d(37.582039)
F:  6992095----T:  7002187 	 St: c03c0000 Sz: 77824 	 Sm: 0 	 T: memcpy_h2d(6.814315)
F:  7002187----T:  7114802 	 St: c03d3000 Sz: 970752 	 Sm: 0 	 T: memcpy_h2d(76.039841)
F:  7166100----T:  7168705 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7166100----T:  7408180 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7168705----T:  7176945 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7176945----T:  7179550 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7179550----T:  7187790 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7409309----T:  7411914 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7411914----T:  7420154 	 St: c0711000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7420154----T:  7426566 	 St: c06e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7426566----T:  7445074 	 St: c06eb000 Sz: 151552 	 Sm: 0 	 T: memcpy_h2d(12.496962)
F:  7445074----T:  7461237 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7461237----T:  7474592 	 St: c0740000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  7474592----T:  7523662 	 St: c075a000 Sz: 417792 	 Sm: 0 	 T: memcpy_h2d(33.133018)
F:  7523662----T:  7529177 	 St: c07c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7529177----T:  7646500 	 St: c07c9000 Sz: 1011712 	 Sm: 0 	 T: memcpy_h2d(79.218773)
F:  7891689----T:  7906782 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.191087)
F:  7906782----T:  7909317 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7909318----T:  7911853 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8134004----T:  9033043 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(607.048645)
F:  8135451----T:  8142773 	 St: c02c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8135451----T:  8377531 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8142773----T:  8145859 	 St: c02cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8145859----T:  8148464 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8148464----T:  8156704 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8156704----T:  8160923 	 St: c02d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8160923----T:  8174278 	 St: c02d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  8174278----T:  8180239 	 St: c0300000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8180239----T:  8206731 	 St: c030a000 Sz: 221184 	 Sm: 0 	 T: memcpy_h2d(17.887913)
F:  8206731----T:  8217753 	 St: c0340000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  8217753----T:  8269176 	 St: c0355000 Sz: 438272 	 Sm: 0 	 T: memcpy_h2d(34.721809)
F:  8269176----T:  8278340 	 St: c03c0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  8278340----T:  8391897 	 St: c03d1000 Sz: 978944 	 Sm: 0 	 T: memcpy_h2d(76.675896)
F:  8511451----T:  8514881 	 St: c06c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8511451----T:  8753531 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8514881----T:  8521746 	 St: c06c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8521746----T:  8524351 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8524351----T:  8532591 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8754680----T:  8758110 	 St: c06e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8758110----T:  8772400 	 St: c06e4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  8772400----T:  8788563 	 St: c0700000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8788563----T:  8804726 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8804726----T:  8830748 	 St: c0740000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  8830748----T:  8867115 	 St: c0775000 Sz: 307200 	 Sm: 0 	 T: memcpy_h2d(24.555706)
F:  8867115----T:  8898779 	 St: c07c0000 Sz: 266240 	 Sm: 0 	 T: memcpy_h2d(21.380148)
F:  8898779----T:  8989740 	 St: c0801000 Sz: 782336 	 Sm: 0 	 T: memcpy_h2d(61.418636)
F:  9255193----T:  9270335 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.224173)
F:  9270335----T:  9272870 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9272871----T:  9275406 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9497557----T: 10351848 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(576.833923)
F:  9499120----T:  9503339 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9499120----T:  9741200 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9503339----T:  9509300 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9509300----T:  9511905 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9511905----T:  9520145 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9520145----T:  9523231 	 St: c02e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9523231----T:  9530553 	 St: c02e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9530553----T:  9539255 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9539255----T:  9546577 	 St: c02f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9546577----T:  9549663 	 St: c02fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9549663----T:  9573335 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  9573335----T:  9585289 	 St: c0340000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  9585289----T:  9635771 	 St: c0357000 Sz: 430080 	 Sm: 0 	 T: memcpy_h2d(34.086430)
F:  9635771----T:  9649593 	 St: c03c0000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  9649593----T:  9758442 	 St: c03db000 Sz: 937984 	 Sm: 0 	 T: memcpy_h2d(73.496964)
F:  9829434----T:  9834508 	 St: c06c0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  9829434----T: 10071514 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9834508----T:  9839582 	 St: c06c8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10072960----T: 10079825 	 St: c06d0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10079825----T: 10083255 	 St: c06dc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10083255----T: 10086685 	 St: c06e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10086685----T: 10100975 	 St: c06e4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 10100975----T: 10111531 	 St: c0700000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F: 10111531----T: 10133324 	 St: c0714000 Sz: 180224 	 Sm: 0 	 T: memcpy_h2d(14.715057)
F: 10133324----T: 10156057 	 St: c0740000 Sz: 188416 	 Sm: 0 	 T: memcpy_h2d(15.349764)
F: 10156057----T: 10195717 	 St: c076e000 Sz: 335872 	 Sm: 0 	 T: memcpy_h2d(26.779203)
F: 10195717----T: 10198517 	 St: c07c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10198517----T: 10319135 	 St: c07c2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 10573998----T: 10584294 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.952059)
F: 10584294----T: 10586829 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10586830----T: 10589365 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10811516----T: 11454341 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(434.047943)
F: 10812587----T: 10815192 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10812587----T: 11054667 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10815192----T: 10823432 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10823432----T: 10826232 	 St: c0310000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10826232----T: 10834012 	 St: c0312000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10834012----T: 10838231 	 St: c02d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10838231----T: 10843746 	 St: c02d6000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10843746----T: 10846351 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10846351----T: 10851866 	 St: c0300000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10851866----T: 10856507 	 St: c0309000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10856507----T: 10865671 	 St: c02e0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F: 10865671----T: 10873911 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10873911----T: 10890074 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10890074----T: 10899238 	 St: c0340000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F: 10899238----T: 10952544 	 St: c0351000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F: 10952544----T: 10988911 	 St: c03c0000 Sz: 307200 	 Sm: 0 	 T: memcpy_h2d(24.555706)
F: 10988911----T: 11075165 	 St: c040b000 Sz: 741376 	 Sm: 0 	 T: memcpy_h2d(58.240379)
F: 11083316----T: 11085921 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11083316----T: 11325396 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11085921----T: 11094161 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11094161----T: 11097247 	 St: c06d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11097247----T: 11104569 	 St: c06d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11104569----T: 11109643 	 St: c06e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11109643----T: 11122064 	 St: c06e8000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F: 11122064----T: 11127579 	 St: c0700000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11127579----T: 11154541 	 St: c0709000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F: 11154541----T: 11159182 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11159182----T: 11217194 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F: 11326467----T: 11342630 	 St: c07c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 11342630----T: 11352257 	 St: c07e0000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F: 11352257----T: 11450279 	 St: c07f2000 Sz: 843776 	 Sm: 0 	 T: memcpy_h2d(66.186363)
F: 11676491----T: 11679730 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.187036)
F: 11679730----T: 11682265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11682266----T: 11684801 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 11906952----T: 12211378 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(205.554352)
F: 11908193----T: 11910798 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11908193----T: 11939386 	 St: c0200000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 11910798----T: 11919038 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11919038----T: 11921643 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11921643----T: 11929883 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11929883----T: 11934957 	 St: c0210000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11934957----T: 11937562 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11937562----T: 11940167 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11940167----T: 11942967 	 St: c021a000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11942967----T: 11946397 	 St: c021c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 11946651----T: 11949256 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11949256----T: 11957496 	 St: c0221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11958031----T: 11966733 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11958031----T: 12200111 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11966733----T: 11969533 	 St: c0230000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11969533----T: 11977313 	 St: c0232000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 12201229----T: 12206303 	 St: c08a0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12206303----T: 12211377 	 St: c08a8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12433528----T: 12436702 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.143147)
F: 12436702----T: 12439237 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12439238----T: 12441843 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12439238----T: 12447478 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12450083----T: 12452688 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12450083----T: 12458323 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12460928----T: 12463533 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12460928----T: 12476623 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 12479228----T: 12481833 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12479228----T: 12509951 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 12512556----T: 12515161 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12512556----T: 12573392 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 12575997----T: 12578602 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12575997----T: 12637774 	 St: 0 Sz: 528384 	 Sm: 0 	 T: device_sync(41.713032)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 7496146(cycle), 5061.543457(us)
Tot_kernel_exec_time_and_fault_time: 18425926(cycle), 12441.543945(us)
Tot_memcpy_h2d_time: 5579064(cycle), 3767.092529(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 5606949(cycle), 3785.920898(us)
Tot_devicesync_time: 201141(cycle), 135.814316(us)
Tot_writeback_time: 4388633(cycle), 2963.290283(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 4617659(cycle), 3117.933105(us)
GPGPU-Sim: *** exit detected ***
