{"Source Block": ["oh/emmu/hdl/emmu.v@103:117@HdlStmProcess", "   /*EMESH OUTPUT TRANSACTION   */\n   /*****************************/   \n   //pipeline to compensate for table lookup pipeline \n   //assumes one cycle memory access!     \n  \n   always @ (posedge  clk or posedge reset)\n     if(reset)\n       emmu_access_out <= 1'b0;\n     else\n       emmu_access_out               <= emesh_access_in;\n   \n   always @ (posedge clk)\n     if(emesh_access_in)   \n       emmu_packet_reg[PW-1:0]  <= emesh_packet_in[PW-1:0];\t  \n   \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[110, "       emmu_access_out <= 1'b0;\n"], [111, "     else\n"], [112, "       emmu_access_out               <= emesh_access_in;\n"]], "Add": [[112, "       emesh_access_out <= 1'b0;\n"], [112, "     else if(~emesh_wait_in)\n"], [112, "       emesh_access_out         <= emesh_access_in;\n"]]}}