[{"commit":{"message":"fixup! Add -XX:CacheLineSize= to set cache line size"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"71be1b6c50f6963b9b5b89c5323ad443b5aa6d53"},{"commit":{"message":"fixup! Add -XX:CacheLineSize= to set cache line size"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"ca8c3ac5516ae594456d39446dec705c5f657157"},{"commit":{"message":"Add -XX:CacheLineSize= to set cache line size"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/globalDefinitions_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"f25955a390bcf67a43f6e547068b7fe0d6d6ae56"},{"commit":{"message":"Fix comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"845d0e3b561d70770e21966070f930ee89eacbd4"},{"commit":{"message":"Fix alignement"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"}],"sha":"42e01a1bbb82656e90f4575a7c15a0fe9e169351"},{"commit":{"message":"Merge branch 'master' of github.com:openjdk\/jdk into dev\/ludovic\/upstream-zicboz"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"5216e97051530fd24a54a09fb1999137b27ff540"},{"commit":{"message":"8295282: Use Zicboz\/cbo.zero to zero-out memory on RISC-V\n\nSimilarly to AArch64 DC.ZVA, the RISC-V Zicboz [1] extension provides the cbo.zero [2] instruction that allows to zero out memory a cache-line at a time. This should be faster than storing zeroes 64bits at a time.\n\n[1] https:\/\/github.com\/riscv\/riscv-CMOs\n[2] https:\/\/github.com\/riscv\/riscv-CMOs\/blob\/master\/cmobase\/Zicboz.adoc#insns-cbo_zero"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"5daadc298126b0a5d49e4e8aab23bbdbfc2d276b"}]