# Logic-Networks-Project
This is the final project for the Logic Networks course in the third year of Computer Engineering at Politecnico di Milano. The project involved designing hardware components in VHDL to meet the given specifications. The final grade was 30/30.

The project is made by:
- Riccardo Cadario
- Camilla Bongiovanni

# Documentation
The documentation is among the files available in the repository.
