{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626174222207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626174222208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 13:03:42 2021 " "Processing started: Tue Jul 13 13:03:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626174222208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626174222208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HC_loop -c TOP_ResonantConverter_control_loop " "Command: quartus_map --read_settings_files=on --write_settings_files=off HC_loop -c TOP_ResonantConverter_control_loop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626174222208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626174222856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626174222856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUTTON button TOP_ResonantConverter_control_loop.v(103) " "Verilog HDL Declaration information at TOP_ResonantConverter_control_loop.v(103): object \"BUTTON\" differs only in case from object \"button\" in the same scope" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626174230926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_resonantconverter_control_loop.v 1 1 " "Found 1 design units, including 1 entities, in source file top_resonantconverter_control_loop.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_ResonantConverter_control_loop " "Found entity 1: TOP_ResonantConverter_control_loop" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174230927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626174230927 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LPF LPF.v(21) " "Verilog Module Declaration warning at LPF.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LPF\"" {  } { { "LPF.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/LPF.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174230929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF " "Found entity 1: LPF" {  } { { "LPF.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/LPF.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174230930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626174230930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1 TOP_ResonantConverter_control_loop.v(243) " "Verilog HDL Implicit Net warning at TOP_ResonantConverter_control_loop.v(243): created implicit net for \"Q1\"" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 243 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174230930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2 TOP_ResonantConverter_control_loop.v(250) " "Verilog HDL Implicit Net warning at TOP_ResonantConverter_control_loop.v(250): created implicit net for \"Q2\"" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174230931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_ResonantConverter_control_loop " "Elaborating entity \"TOP_ResonantConverter_control_loop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626174231141 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "digit_0 TOP_ResonantConverter_control_loop.v(137) " "Verilog HDL warning at TOP_ResonantConverter_control_loop.v(137): object digit_0 used but never assigned" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 137 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1626174231142 "|TOP_ResonantConverter_control_loop"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "digit_1 TOP_ResonantConverter_control_loop.v(137) " "Verilog HDL warning at TOP_ResonantConverter_control_loop.v(137): object digit_1 used but never assigned" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 137 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1626174231142 "|TOP_ResonantConverter_control_loop"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "digit_0 0 TOP_ResonantConverter_control_loop.v(137) " "Net \"digit_0\" at TOP_ResonantConverter_control_loop.v(137) has no driver or initial value, using a default initial value '0'" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1626174231144 "|TOP_ResonantConverter_control_loop"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "digit_1 0 TOP_ResonantConverter_control_loop.v(137) " "Net \"digit_1\" at TOP_ResonantConverter_control_loop.v(137) has no driver or initial value, using a default initial value '0'" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1626174231144 "|TOP_ResonantConverter_control_loop"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[35..25\] TOP_ResonantConverter_control_loop.v(98) " "Output port \"OUT\[35..25\]\" at TOP_ResonantConverter_control_loop.v(98) has no driver" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1626174231144 "|TOP_ResonantConverter_control_loop"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[23\] TOP_ResonantConverter_control_loop.v(98) " "Output port \"OUT\[23\]\" at TOP_ResonantConverter_control_loop.v(98) has no driver" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1626174231144 "|TOP_ResonantConverter_control_loop"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[21\] TOP_ResonantConverter_control_loop.v(98) " "Output port \"OUT\[21\]\" at TOP_ResonantConverter_control_loop.v(98) has no driver" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1626174231144 "|TOP_ResonantConverter_control_loop"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[19\] TOP_ResonantConverter_control_loop.v(98) " "Output port \"OUT\[19\]\" at TOP_ResonantConverter_control_loop.v(98) has no driver" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1626174231144 "|TOP_ResonantConverter_control_loop"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[17\] TOP_ResonantConverter_control_loop.v(98) " "Output port \"OUT\[17\]\" at TOP_ResonantConverter_control_loop.v(98) has no driver" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1626174231144 "|TOP_ResonantConverter_control_loop"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[15\] TOP_ResonantConverter_control_loop.v(98) " "Output port \"OUT\[15\]\" at TOP_ResonantConverter_control_loop.v(98) has no driver" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1626174231144 "|TOP_ResonantConverter_control_loop"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[13\] TOP_ResonantConverter_control_loop.v(98) " "Output port \"OUT\[13\]\" at TOP_ResonantConverter_control_loop.v(98) has no driver" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1626174231144 "|TOP_ResonantConverter_control_loop"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[11\] TOP_ResonantConverter_control_loop.v(98) " "Output port \"OUT\[11\]\" at TOP_ResonantConverter_control_loop.v(98) has no driver" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1626174231144 "|TOP_ResonantConverter_control_loop"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[9..8\] TOP_ResonantConverter_control_loop.v(98) " "Output port \"OUT\[9..8\]\" at TOP_ResonantConverter_control_loop.v(98) has no driver" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1626174231144 "|TOP_ResonantConverter_control_loop"}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LPF_32 lpf_32.v(21) " "Verilog Module Declaration warning at lpf_32.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LPF_32\"" {  } { { "lpf_32.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/lpf_32.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174231176 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpf_32.v 1 1 " "Using design file lpf_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LPF_32 " "Found entity 1: LPF_32" {  } { { "lpf_32.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/lpf_32.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174231176 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1626174231176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF_32 LPF_32:LPF_32_inst " "Elaborating entity \"LPF_32\" for hierarchy \"LPF_32:LPF_32_inst\"" {  } { { "TOP_ResonantConverter_control_loop.v" "LPF_32_inst" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174231177 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "peak_detector peak_detector.sv(22) " "Verilog Module Declaration warning at peak_detector.sv(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"peak_detector\"" {  } { { "peak_detector.sv" "" { Text "C:/FPGA/Projects/HybridControl_loop/peak_detector.sv" 22 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174231242 ""}
{ "Warning" "WSGN_SEARCH_FILE" "peak_detector.sv 1 1 " "Using design file peak_detector.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 peak_detector " "Found entity 1: peak_detector" {  } { { "peak_detector.sv" "" { Text "C:/FPGA/Projects/HybridControl_loop/peak_detector.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174231243 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1626174231243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peak_detector peak_detector:peak_detector_inst " "Elaborating entity \"peak_detector\" for hierarchy \"peak_detector:peak_detector_inst\"" {  } { { "TOP_ResonantConverter_control_loop.v" "peak_detector_inst" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174231243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF peak_detector:peak_detector_inst\|LPF:LPF_diff_inst " "Elaborating entity \"LPF\" for hierarchy \"peak_detector:peak_detector_inst\|LPF:LPF_diff_inst\"" {  } { { "peak_detector.sv" "LPF_diff_inst" { Text "C:/FPGA/Projects/HybridControl_loop/peak_detector.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174231245 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll.v 1 1 " "Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "pll.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174231265 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1626174231265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "TOP_ResonantConverter_control_loop.v" "PLL_inst" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174231266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/FPGA/Projects/HybridControl_loop/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174231324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174231325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 50 " "Parameter \"clk3_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174231326 ""}  } { { "pll.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626174231326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174231380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626174231380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/fpga/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174231381 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hybrid_control.v(113) " "Verilog HDL information at hybrid_control.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1626174231401 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hybrid_control.v 1 1 " "Using design file hybrid_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control " "Found entity 1: hybrid_control" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174231402 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1626174231402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hybrid_control hybrid_control:hybrid_control_inst " "Elaborating entity \"hybrid_control\" for hierarchy \"hybrid_control:hybrid_control_inst\"" {  } { { "TOP_ResonantConverter_control_loop.v" "hybrid_control_inst" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174231402 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow hybrid_control.v(69) " "Verilog HDL or VHDL warning at hybrid_control.v(69): object \"overflow\" assigned a value but never read" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626174231403 "|TOP_ResonantConverter_control_loop|hybrid_control:hybrid_control_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sigma_reset hybrid_control.v(70) " "Verilog HDL warning at hybrid_control.v(70): object sigma_reset used but never assigned" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 70 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1626174231403 "|TOP_ResonantConverter_control_loop|hybrid_control:hybrid_control_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sigma_reset 0 hybrid_control.v(70) " "Net \"sigma_reset\" at hybrid_control.v(70) has no driver or initial value, using a default initial value '0'" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1626174231403 "|TOP_ResonantConverter_control_loop|hybrid_control:hybrid_control_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "trigonometry.v 1 1 " "Using design file trigonometry.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 trigonometry " "Found entity 1: trigonometry" {  } { { "trigonometry.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/trigonometry.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174231422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1626174231422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigonometry hybrid_control:hybrid_control_inst\|trigonometry:trigonometry_inst " "Elaborating entity \"trigonometry\" for hierarchy \"hybrid_control:hybrid_control_inst\|trigonometry:trigonometry_inst\"" {  } { { "hybrid_control.v" "trigonometry_inst" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174231426 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "trigonometry.v(48) " "Verilog HDL Case Statement warning at trigonometry.v(48): can't check case statement for completeness because the case expression has too many possible states" {  } { { "trigonometry.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/trigonometry.v" 48 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1626174231432 "|TOP_ResonantConverter_control_loop|hybrid_control:hybrid_control_inst|trigonometry:trigonometry_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "trigonometry.v(367) " "Verilog HDL Case Statement warning at trigonometry.v(367): can't check case statement for completeness because the case expression has too many possible states" {  } { { "trigonometry.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/trigonometry.v" 367 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1626174231432 "|TOP_ResonantConverter_control_loop|hybrid_control:hybrid_control_inst|trigonometry:trigonometry_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "dead_time.v 1 1 " "Using design file dead_time.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time " "Found entity 1: dead_time" {  } { { "dead_time.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/dead_time.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174231450 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1626174231450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time dead_time:dead_time_1_inst " "Elaborating entity \"dead_time\" for hierarchy \"dead_time:dead_time_1_inst\"" {  } { { "TOP_ResonantConverter_control_loop.v" "dead_time_1_inst" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174231451 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 1 1 " "Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/debounce.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174231472 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1626174231472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_0_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_0_inst\"" {  } { { "TOP_ResonantConverter_control_loop.v" "debounce_0_inst" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174231472 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTMULT_ADD_INFERRED" "hybrid_control:hybrid_control_inst\|Add0_rtl_0 " "Inferred altmult_add megafunction from following the logic: \"hybrid_control:hybrid_control_inst\|Add0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_RESULT 32 " "Parameter WIDTH_RESULT set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter INPUT_REGISTER_A0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter INPUT_REGISTER_B0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter INPUT_REGISTER_A1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter INPUT_REGISTER_B1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter INPUT_REGISTER_A2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter INPUT_REGISTER_B2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter INPUT_REGISTER_A3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter INPUT_REGISTER_B3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_MULTIPLIERS 2 " "Parameter NUMBER_OF_MULTIPLIERS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_A SIGNED " "Parameter REPRESENTATION_A set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_B SIGNED " "Parameter REPRESENTATION_B set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER1_DIRECTION ADD " "Parameter MULTIPLIER1_DIRECTION set to ADD" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter MULTIPLIER_REGISTER0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTPUT_REGISTER UNREGISTERED " "Parameter OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_A UNREGISTERED " "Parameter SIGNED_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_B UNREGISTERED " "Parameter SIGNED_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_CHAINOUT_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_PIPELINE_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626174232700 ""}  } {  } 0 19003 "Inferred altmult_add megafunction from following the logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1626174232700 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1626174232700 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control:hybrid_control_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control:hybrid_control_inst\|Mult2\"" {  } { { "hybrid_control.v" "Mult2" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 114 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626174232701 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control:hybrid_control_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control:hybrid_control_inst\|Mult4\"" {  } { { "hybrid_control.v" "Mult4" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 115 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626174232701 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control:hybrid_control_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control:hybrid_control_inst\|Mult5\"" {  } { { "hybrid_control.v" "Mult5" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 116 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626174232701 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control:hybrid_control_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control:hybrid_control_inst\|Mult6\"" {  } { { "hybrid_control.v" "Mult6" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 117 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626174232701 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control:hybrid_control_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control:hybrid_control_inst\|Mult8\"" {  } { { "hybrid_control.v" "Mult8" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 117 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626174232701 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1626174232701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control:hybrid_control_inst\|altmult_add:Add0_rtl_0 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|altmult_add:Add0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174232770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control:hybrid_control_inst\|altmult_add:Add0_rtl_0 " "Instantiated megafunction \"hybrid_control:hybrid_control_inst\|altmult_add:Add0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_RESULT 32 " "Parameter \"WIDTH_RESULT\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter \"INPUT_REGISTER_A0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter \"INPUT_REGISTER_B0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter \"INPUT_REGISTER_A1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter \"INPUT_REGISTER_B1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter \"INPUT_REGISTER_A2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter \"INPUT_REGISTER_B2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter \"INPUT_REGISTER_A3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter \"INPUT_REGISTER_B3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_MULTIPLIERS 2 " "Parameter \"NUMBER_OF_MULTIPLIERS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_A SIGNED " "Parameter \"REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_B SIGNED " "Parameter \"REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER1_DIRECTION ADD " "Parameter \"MULTIPLIER1_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTPUT_REGISTER UNREGISTERED " "Parameter \"OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_CHAINOUT_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_PIPELINE_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232771 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626174232771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4ni3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_4ni3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4ni3 " "Found entity 1: mult_add_4ni3" {  } { { "db/mult_add_4ni3.tdf" "" { Text "C:/FPGA/Projects/HybridControl_loop/db/mult_add_4ni3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174232819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626174232819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aqe " "Found entity 1: add_sub_aqe" {  } { { "db/add_sub_aqe.tdf" "" { Text "C:/FPGA/Projects/HybridControl_loop/db/add_sub_aqe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174232865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626174232865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174232914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174232914 ""}  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626174232914 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174232973 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/fpga/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174233005 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174233051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9hh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9hh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9hh " "Found entity 1: add_sub_9hh" {  } { { "db/add_sub_9hh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_loop/db/add_sub_9hh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174233098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626174233098 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174233105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f6h " "Found entity 1: add_sub_f6h" {  } { { "db/add_sub_f6h.tdf" "" { Text "C:/FPGA/Projects/HybridControl_loop/db/add_sub_f6h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174233149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626174233149 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174233153 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174233156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dhh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dhh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dhh " "Found entity 1: add_sub_dhh" {  } { { "db/add_sub_dhh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_loop/db/add_sub_dhh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174233200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626174233200 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174233228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult4\"" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 115 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174233234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult4 " "Instantiated megafunction \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233235 ""}  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 115 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626174233235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e6t " "Found entity 1: mult_e6t" {  } { { "db/mult_e6t.tdf" "" { Text "C:/FPGA/Projects/HybridControl_loop/db/mult_e6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174233278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626174233278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult5\"" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174233284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult5 " "Instantiated megafunction \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233284 ""}  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626174233284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_b1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b1t " "Found entity 1: mult_b1t" {  } { { "db/mult_b1t.tdf" "" { Text "C:/FPGA/Projects/HybridControl_loop/db/mult_b1t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174233336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626174233336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult6\"" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174233344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult6 " "Instantiated megafunction \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 43 " "Parameter \"LPM_WIDTHP\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 43 " "Parameter \"LPM_WIDTHR\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626174233345 ""}  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/hybrid_control.v" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626174233345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_f6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_f6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_f6t " "Found entity 1: mult_f6t" {  } { { "db/mult_f6t.tdf" "" { Text "C:/FPGA/Projects/HybridControl_loop/db/mult_f6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626174233395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626174233395 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_N\" and its non-tri-state driver." {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 90 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1626174233771 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_P\" and its non-tri-state driver." {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1626174233771 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_N\" and its non-tri-state driver." {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1626174233771 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_P\" and its non-tri-state driver." {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 93 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1626174233771 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1626174233771 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SCLK VCC pin " "The pin \"AD_SCLK\" is fed by VCC" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 84 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1626174233772 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SDIO GND pin " "The pin \"AD_SDIO\" is fed by GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 85 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1626174233772 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1626174233772 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AD_SCLK~synth " "Node \"AD_SCLK~synth\"" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1626174233894 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_N~synth " "Node \"FPGA_CLK_A_N~synth\"" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1626174233894 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_P~synth " "Node \"FPGA_CLK_A_P~synth\"" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1626174233894 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_N~synth " "Node \"FPGA_CLK_B_N~synth\"" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1626174233894 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_P~synth " "Node \"FPGA_CLK_B_P~synth\"" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1626174233894 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1626174233894 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OE GND " "Pin \"ADA_OE\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|ADA_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_OE GND " "Pin \"ADB_OE\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|ADB_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_SPI_CS VCC " "Pin \"ADB_SPI_CS\" is stuck at VCC" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|ADB_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[3\] GND " "Pin \"OUT\[3\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[8\] GND " "Pin \"OUT\[8\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[9\] GND " "Pin \"OUT\[9\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[11\] GND " "Pin \"OUT\[11\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[13\] GND " "Pin \"OUT\[13\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[15\] GND " "Pin \"OUT\[15\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[17\] GND " "Pin \"OUT\[17\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[18\] GND " "Pin \"OUT\[18\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[19\] GND " "Pin \"OUT\[19\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[21\] GND " "Pin \"OUT\[21\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[23\] GND " "Pin \"OUT\[23\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[25\] GND " "Pin \"OUT\[25\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[26\] GND " "Pin \"OUT\[26\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[27\] GND " "Pin \"OUT\[27\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[28\] GND " "Pin \"OUT\[28\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[29\] GND " "Pin \"OUT\[29\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[30\] GND " "Pin \"OUT\[30\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[31\] GND " "Pin \"OUT\[31\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[32\] GND " "Pin \"OUT\[32\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[33\] GND " "Pin \"OUT\[33\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[34\] GND " "Pin \"OUT\[34\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[35\] GND " "Pin \"OUT\[35\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|OUT[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG0\[0\] GND " "Pin \"SEG0\[0\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG0\[1\] GND " "Pin \"SEG0\[1\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG0\[2\] GND " "Pin \"SEG0\[2\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG0\[3\] GND " "Pin \"SEG0\[3\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG0\[4\] GND " "Pin \"SEG0\[4\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG0\[5\] GND " "Pin \"SEG0\[5\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG0\[6\] GND " "Pin \"SEG0\[6\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG0\[7\] GND " "Pin \"SEG0\[7\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[0\] GND " "Pin \"SEG1\[0\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[1\] GND " "Pin \"SEG1\[1\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[2\] GND " "Pin \"SEG1\[2\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[3\] GND " "Pin \"SEG1\[3\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[4\] GND " "Pin \"SEG1\[4\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[5\] GND " "Pin \"SEG1\[5\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[6\] GND " "Pin \"SEG1\[6\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[7\] GND " "Pin \"SEG1\[7\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626174233894 "|TOP_ResonantConverter_control_loop|SEG1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1626174233894 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626174234003 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1088 " "1088 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1626174234346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/HybridControl_loop/output_files/TOP_ResonantConverter_control_loop.map.smsg " "Generated suppressed messages file C:/FPGA/Projects/HybridControl_loop/output_files/TOP_ResonantConverter_control_loop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626174234393 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626174234516 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626174234516 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/pll.v" 103 0 0 } } { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 227 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1626174234559 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/pll.v" 103 0 0 } } { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 227 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1626174234559 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[0\] " "No output dependent on input pin \"BUTTON\[0\]\"" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626174234629 "|TOP_ResonantConverter_control_loop|BUTTON[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626174234629 "|TOP_ResonantConverter_control_loop|BUTTON[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626174234629 "|TOP_ResonantConverter_control_loop|BUTTON[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[3\] " "No output dependent on input pin \"BUTTON\[3\]\"" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626174234629 "|TOP_ResonantConverter_control_loop|BUTTON[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TOP_ResonantConverter_control_loop.v" "" { Text "C:/FPGA/Projects/HybridControl_loop/TOP_ResonantConverter_control_loop.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626174234629 "|TOP_ResonantConverter_control_loop|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1626174234629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "456 " "Implemented 456 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626174234631 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626174234631 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1626174234631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "291 " "Implemented 291 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626174234631 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1626174234631 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1626174234631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626174234631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626174234658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 13 13:03:54 2021 " "Processing ended: Tue Jul 13 13:03:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626174234658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626174234658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626174234658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626174234658 ""}
