{
  "module_name": "lpfc_hw.h",
  "hash_id": "3f58d5b3cbda42a818e1b7f578aee7143300224fd21c480f330abfa34174347c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/lpfc/lpfc_hw.h",
  "human_readable_source": " \n\n#define FDMI_DID        0xfffffaU\n#define NameServer_DID  0xfffffcU\n#define Fabric_Cntl_DID 0xfffffdU\n#define Fabric_DID      0xfffffeU\n#define Bcast_DID       0xffffffU\n#define Mask_DID        0xffffffU\n#define CT_DID_MASK     0xffff00U\n#define Fabric_DID_MASK 0xfff000U\n#define WELL_KNOWN_DID_MASK 0xfffff0U\n\n#define PT2PT_LocalID\t1\n#define PT2PT_RemoteID\t2\n\n#define FF_DEF_EDTOV          2000\t \n#define FF_DEF_ALTOV            15\t \n#define FF_DEF_RATOV            10\t \n#define FF_DEF_ARBTOV         1900\t \n\n#define LPFC_BUF_RING0        64\t \n\n#define FCELSSIZE             1024\t \n\n#define LPFC_FCP_RING            0\t \n#define LPFC_EXTRA_RING          1\t \n#define LPFC_ELS_RING            2\t \n\n#define SLI2_IOCB_CMD_R0_ENTRIES    172\t \n#define SLI2_IOCB_RSP_R0_ENTRIES    134\t \n#define SLI2_IOCB_CMD_R1_ENTRIES      4\t \n#define SLI2_IOCB_RSP_R1_ENTRIES      4\t \n#define SLI2_IOCB_CMD_R1XTRA_ENTRIES 36\t \n#define SLI2_IOCB_RSP_R1XTRA_ENTRIES 52\t \n#define SLI2_IOCB_CMD_R2_ENTRIES     20\t \n#define SLI2_IOCB_RSP_R2_ENTRIES     20\t \n#define SLI2_IOCB_CMD_R3_ENTRIES      0\n#define SLI2_IOCB_RSP_R3_ENTRIES      0\n#define SLI2_IOCB_CMD_R3XTRA_ENTRIES 24\n#define SLI2_IOCB_RSP_R3XTRA_ENTRIES 32\n\n#define SLI2_IOCB_CMD_SIZE\t32\n#define SLI2_IOCB_RSP_SIZE\t32\n#define SLI3_IOCB_CMD_SIZE\t128\n#define SLI3_IOCB_RSP_SIZE\t64\n\n#define LPFC_UNREG_ALL_RPIS_VPORT\t0xffff\n#define LPFC_UNREG_ALL_DFLT_RPIS\t0xffffffff\n\n \n#define LPFC_NL_VENDOR_ID (SCSI_NL_VID_TYPE_PCI | PCI_VENDOR_ID_EMULEX)\n\n#define FW_REV_STR_SIZE\t32\n \n\nunion CtRevisionId {\n\t \n\tstruct {\n\t\tuint32_t Revision:8;\n\t\tuint32_t InId:24;\n\t} bits;\n\tuint32_t word;\n};\n\nunion CtCommandResponse {\n\t \n\tstruct {\n\t\t__be16 CmdRsp;\n\t\t__be16 Size;\n\t} bits;\n\tuint32_t word;\n};\n\n \n#define FC4_FEATURE_TARGET\t0x1\n#define FC4_FEATURE_INIT\t0x2\n#define FC4_FEATURE_NVME_DISC\t0x4\n\nenum rft_word0 {\n\tRFT_FCP_REG\t= (0x1 << 8),\n};\n\nenum rft_word1 {\n\tRFT_NVME_REG\t= (0x1 << 8),\n};\n\nenum rft_word3 {\n\tRFT_APP_SERV_REG\t= (0x1 << 0),\n};\n\nstruct lpfc_sli_ct_request {\n\t \n\tunion CtRevisionId RevisionId;\n\tuint8_t FsType;\n\tuint8_t FsSubType;\n\tuint8_t Options;\n\tuint8_t Rsrvd1;\n\tunion CtCommandResponse CommandResponse;\n\tuint8_t Rsrvd2;\n\tuint8_t ReasonCode;\n\tuint8_t Explanation;\n\tuint8_t VendorUnique;\n#define LPFC_CT_PREAMBLE\t20\t \n\n\tunion {\n\t\t__be32 PortID;\n\t\tstruct gid {\n\t\t\tuint8_t PortType;\t \n#define GID_PT_N_PORT\t1\n\t\t\tuint8_t DomainScope;\n\t\t\tuint8_t AreaScope;\n\t\t\tuint8_t Fc4Type;\t \n\t\t} gid;\n\t\tstruct gid_ff {\n\t\t\tuint8_t Flags;\n\t\t\tuint8_t DomainScope;\n\t\t\tuint8_t AreaScope;\n\t\t\tuint8_t rsvd1;\n\t\t\tuint8_t rsvd2;\n\t\t\tuint8_t rsvd3;\n\t\t\tuint8_t Fc4FBits;\n\t\t\tuint8_t Fc4Type;\n\t\t} gid_ff;\n\t\tstruct rft {\n\t\t\t__be32 port_id;  \n\n\t\t\t__be32 fcp_reg;\t \n\t\t\t__be32 nvme_reg;  \n\t\t\t__be32 word2;\n\t\t\t__be32 app_serv_reg;  \n\t\t\t__be32 word[4];\n\t\t} rft;\n\t\tstruct rnn {\n\t\t\tuint32_t PortId;\t \n\t\t\tuint8_t wwnn[8];\n\t\t} rnn;\n\t\tstruct rsnn {\t \n\t\t\tuint8_t wwnn[8];\n\t\t\tuint8_t len;\n\t\t\tuint8_t symbname[255];\n\t\t} rsnn;\n\t\tstruct da_id {  \n\t\t\tuint32_t port_id;\n\t\t} da_id;\n\t\tstruct rspn {\t \n\t\t\tuint32_t PortId;\n\t\t\tuint8_t len;\n\t\t\tuint8_t symbname[255];\n\t\t} rspn;\n\t\tstruct gff {\n\t\t\tuint32_t PortId;\n\t\t} gff;\n\t\tstruct gff_acc {\n\t\t\tuint8_t fbits[128];\n\t\t} gff_acc;\n\t\tstruct gft {\n\t\t\tuint32_t PortId;\n\t\t} gft;\n\t\tstruct gft_acc {\n\t\t\tuint32_t fc4_types[8];\n\t\t} gft_acc;\n#define FCP_TYPE_FEATURE_OFFSET 7\n\t\tstruct rff {\n\t\t\tuint32_t PortId;\n\t\t\tuint8_t reserved[2];\n\t\t\tuint8_t fbits;\n\t\t\tuint8_t type_code;      \n\t\t} rff;\n\t} un;\n};\n\n#define LPFC_MAX_CT_SIZE\t(60 * 4096)\n\n#define  SLI_CT_REVISION        1\n#define  GID_REQUEST_SZ   (offsetof(struct lpfc_sli_ct_request, un) + \\\n\t\t\t   sizeof(struct gid))\n#define  GIDFF_REQUEST_SZ (offsetof(struct lpfc_sli_ct_request, un) + \\\n\t\t\t   sizeof(struct gid_ff))\n#define  GFF_REQUEST_SZ   (offsetof(struct lpfc_sli_ct_request, un) + \\\n\t\t\t   sizeof(struct gff))\n#define  GFT_REQUEST_SZ   (offsetof(struct lpfc_sli_ct_request, un) + \\\n\t\t\t   sizeof(struct gft))\n#define  RFT_REQUEST_SZ   (offsetof(struct lpfc_sli_ct_request, un) + \\\n\t\t\t   sizeof(struct rft))\n#define  RFF_REQUEST_SZ   (offsetof(struct lpfc_sli_ct_request, un) + \\\n\t\t\t   sizeof(struct rff))\n#define  RNN_REQUEST_SZ   (offsetof(struct lpfc_sli_ct_request, un) + \\\n\t\t\t   sizeof(struct rnn))\n#define  RSNN_REQUEST_SZ  (offsetof(struct lpfc_sli_ct_request, un) + \\\n\t\t\t   sizeof(struct rsnn))\n#define DA_ID_REQUEST_SZ (offsetof(struct lpfc_sli_ct_request, un) + \\\n\t\t\t  sizeof(struct da_id))\n#define  RSPN_REQUEST_SZ  (offsetof(struct lpfc_sli_ct_request, un) + \\\n\t\t\t   sizeof(struct rspn))\n\n \n\n#define  SLI_CT_MANAGEMENT_SERVICE        0xFA\n#define  SLI_CT_TIME_SERVICE              0xFB\n#define  SLI_CT_DIRECTORY_SERVICE         0xFC\n#define  SLI_CT_FABRIC_CONTROLLER_SERVICE 0xFD\n\n \n\n#define  SLI_CT_DIRECTORY_NAME_SERVER     0x02\n\n \n\n#define  SLI_CT_RESPONSE_FS_RJT           0x8001\n#define  SLI_CT_RESPONSE_FS_ACC           0x8002\n\n \n\n#define  SLI_CT_NO_ADDITIONAL_EXPL\t  0x0\n#define  SLI_CT_INVALID_COMMAND           0x01\n#define  SLI_CT_INVALID_VERSION           0x02\n#define  SLI_CT_LOGICAL_ERROR             0x03\n#define  SLI_CT_INVALID_IU_SIZE           0x04\n#define  SLI_CT_LOGICAL_BUSY              0x05\n#define  SLI_CT_PROTOCOL_ERROR            0x07\n#define  SLI_CT_UNABLE_TO_PERFORM_REQ     0x09\n#define  SLI_CT_REQ_NOT_SUPPORTED         0x0b\n#define  SLI_CT_HBA_INFO_NOT_REGISTERED\t  0x10\n#define  SLI_CT_MULTIPLE_HBA_ATTR_OF_SAME_TYPE  0x11\n#define  SLI_CT_INVALID_HBA_ATTR_BLOCK_LEN      0x12\n#define  SLI_CT_HBA_ATTR_NOT_PRESENT\t  0x13\n#define  SLI_CT_PORT_INFO_NOT_REGISTERED  0x20\n#define  SLI_CT_MULTIPLE_PORT_ATTR_OF_SAME_TYPE 0x21\n#define  SLI_CT_INVALID_PORT_ATTR_BLOCK_LEN     0x22\n#define  SLI_CT_VENDOR_UNIQUE             0xff\n\n \n\n#define  SLI_CT_NO_PORT_ID                0x01\n#define  SLI_CT_NO_PORT_NAME              0x02\n#define  SLI_CT_NO_NODE_NAME              0x03\n#define  SLI_CT_NO_CLASS_OF_SERVICE       0x04\n#define  SLI_CT_NO_IP_ADDRESS             0x05\n#define  SLI_CT_NO_IPA                    0x06\n#define  SLI_CT_NO_FC4_TYPES              0x07\n#define  SLI_CT_NO_SYMBOLIC_PORT_NAME     0x08\n#define  SLI_CT_NO_SYMBOLIC_NODE_NAME     0x09\n#define  SLI_CT_NO_PORT_TYPE              0x0A\n#define  SLI_CT_ACCESS_DENIED             0x10\n#define  SLI_CT_INVALID_PORT_ID           0x11\n#define  SLI_CT_DATABASE_EMPTY            0x12\n#define  SLI_CT_APP_ID_NOT_AVAILABLE      0x40\n\n \n\n#define  SLI_CTNS_GA_NXT      0x0100\n#define  SLI_CTNS_GPN_ID      0x0112\n#define  SLI_CTNS_GNN_ID      0x0113\n#define  SLI_CTNS_GCS_ID      0x0114\n#define  SLI_CTNS_GFT_ID      0x0117\n#define  SLI_CTNS_GSPN_ID     0x0118\n#define  SLI_CTNS_GPT_ID      0x011A\n#define  SLI_CTNS_GFF_ID      0x011F\n#define  SLI_CTNS_GID_PN      0x0121\n#define  SLI_CTNS_GID_NN      0x0131\n#define  SLI_CTNS_GIP_NN      0x0135\n#define  SLI_CTNS_GIPA_NN     0x0136\n#define  SLI_CTNS_GSNN_NN     0x0139\n#define  SLI_CTNS_GNN_IP      0x0153\n#define  SLI_CTNS_GIPA_IP     0x0156\n#define  SLI_CTNS_GID_FT      0x0171\n#define  SLI_CTNS_GID_FF      0x01F1\n#define  SLI_CTNS_GID_PT      0x01A1\n#define  SLI_CTNS_RPN_ID      0x0212\n#define  SLI_CTNS_RNN_ID      0x0213\n#define  SLI_CTNS_RCS_ID      0x0214\n#define  SLI_CTNS_RFT_ID      0x0217\n#define  SLI_CTNS_RSPN_ID     0x0218\n#define  SLI_CTNS_RPT_ID      0x021A\n#define  SLI_CTNS_RFF_ID      0x021F\n#define  SLI_CTNS_RIP_NN      0x0235\n#define  SLI_CTNS_RIPA_NN     0x0236\n#define  SLI_CTNS_RSNN_NN     0x0239\n#define  SLI_CTNS_DA_ID       0x0300\n\n \n\n#define SLI_CTPT_N_PORT\t\t0x01\n#define SLI_CTPT_NL_PORT\t0x02\n#define SLI_CTPT_FNL_PORT\t0x03\n#define SLI_CTPT_IP\t\t0x04\n#define SLI_CTPT_FCP\t\t0x08\n#define SLI_CTPT_NVME\t\t0x28\n#define SLI_CTPT_NX_PORT\t0x7F\n#define SLI_CTPT_F_PORT\t\t0x81\n#define SLI_CTPT_FL_PORT\t0x82\n#define SLI_CTPT_E_PORT\t\t0x84\n\n#define SLI_CT_LAST_ENTRY     0x80000000\n\n \n\n#define FC_PH_4_0   6\t\t \n#define FC_PH_4_1   7\t\t \n#define FC_PH_4_2   8\t\t \n#define FC_PH_4_3   9\t\t \n\n#define FC_PH_LOW   8\t\t \n#define FC_PH_HIGH  9\t\t \n#define FC_PH3   0x20\t\t \n\n#define FF_FRAME_SIZE     2048\n\nstruct lpfc_name {\n\tunion {\n\t\tstruct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t\t\tuint8_t nameType:4;\t \n\t\t\tuint8_t IEEEextMsn:4;\t \n#else\t \n\t\t\tuint8_t IEEEextMsn:4;\t \n\t\t\tuint8_t nameType:4;\t \n#endif\n\n#define NAME_IEEE           0x1\t \n#define NAME_IEEE_EXT       0x2\t \n#define NAME_FC_TYPE        0x3\t \n#define NAME_IP_TYPE        0x4\t \n#define NAME_CCITT_TYPE     0xC\n#define NAME_CCITT_GR_TYPE  0xE\n\t\t\tuint8_t IEEEextLsb;\t \n\t\t\tuint8_t IEEE[6];\t \n\t\t} s;\n\t\tuint8_t wwn[8];\n\t\tuint64_t name __packed __aligned(4);\n\t} u;\n};\n\nstruct csp {\n\tuint8_t fcphHigh;\t \n\tuint8_t fcphLow;\n\tuint8_t bbCreditMsb;\n\tuint8_t bbCreditLsb;\t \n\n \n#define clean_address_bit request_multiple_Nport  \n \n#define virtual_fabric_support randomOffset  \n \n#define valid_vendor_ver_level response_multiple_NPort  \n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t request_multiple_Nport:1;\t \n\tuint16_t randomOffset:1;\t \n\tuint16_t response_multiple_NPort:1;\t \n\tuint16_t fPort:1;\t \n\tuint16_t altBbCredit:1;\t \n\tuint16_t edtovResolution:1;\t \n\tuint16_t multicast:1;\t \n\tuint16_t app_hdr_support:1;\t \n\n\tuint16_t priority_tagging:1;\t \n\tuint16_t simplex:1;\t \n\tuint16_t word1Reserved1:3;\t \n\tuint16_t dhd:1;\t\t \n\tuint16_t contIncSeqCnt:1;\t \n\tuint16_t payloadlength:1;\t \n#else\t \n\tuint16_t app_hdr_support:1;\t \n\tuint16_t multicast:1;\t \n\tuint16_t edtovResolution:1;\t \n\tuint16_t altBbCredit:1;\t \n\tuint16_t fPort:1;\t \n\tuint16_t response_multiple_NPort:1;\t \n\tuint16_t randomOffset:1;\t \n\tuint16_t request_multiple_Nport:1;\t \n\n\tuint16_t payloadlength:1;\t \n\tuint16_t contIncSeqCnt:1;\t \n\tuint16_t dhd:1;\t\t \n\tuint16_t word1Reserved1:3;\t \n\tuint16_t simplex:1;\t \n\tuint16_t priority_tagging:1;\t \n#endif\n\n\tuint8_t bbRcvSizeMsb;\t \n\tuint8_t bbRcvSizeLsb;\t \n\tunion {\n\t\tstruct {\n\t\t\tuint8_t word2Reserved1;\t \n\n\t\t\tuint8_t totalConcurrSeq;\t \n\t\t\tuint8_t roByCategoryMsb;\t \n\n\t\t\tuint8_t roByCategoryLsb;\t \n\t\t} nPort;\n\t\tuint32_t r_a_tov;\t \n\t} w2;\n\n\tuint32_t e_d_tov;\t \n};\n\nstruct class_parms {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint8_t classValid:1;\t \n\tuint8_t intermix:1;\t \n\tuint8_t stackedXparent:1;\t \n\tuint8_t stackedLockDown:1;\t \n\tuint8_t seqDelivery:1;\t \n\tuint8_t word0Reserved1:3;\t \n#else\t \n\tuint8_t word0Reserved1:3;\t \n\tuint8_t seqDelivery:1;\t \n\tuint8_t stackedLockDown:1;\t \n\tuint8_t stackedXparent:1;\t \n\tuint8_t intermix:1;\t \n\tuint8_t classValid:1;\t \n\n#endif\n\n\tuint8_t word0Reserved2;\t \n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint8_t iCtlXidReAssgn:2;\t \n\tuint8_t iCtlInitialPa:2;\t \n\tuint8_t iCtlAck0capable:1;\t \n\tuint8_t iCtlAckNcapable:1;\t \n\tuint8_t word0Reserved3:2;\t \n#else\t \n\tuint8_t word0Reserved3:2;\t \n\tuint8_t iCtlAckNcapable:1;\t \n\tuint8_t iCtlAck0capable:1;\t \n\tuint8_t iCtlInitialPa:2;\t \n\tuint8_t iCtlXidReAssgn:2;\t \n#endif\n\n\tuint8_t word0Reserved4;\t \n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint8_t rCtlAck0capable:1;\t \n\tuint8_t rCtlAckNcapable:1;\t \n\tuint8_t rCtlXidInterlck:1;\t \n\tuint8_t rCtlErrorPolicy:2;\t \n\tuint8_t word1Reserved1:1;\t \n\tuint8_t rCtlCatPerSeq:2;\t \n#else\t \n\tuint8_t rCtlCatPerSeq:2;\t \n\tuint8_t word1Reserved1:1;\t \n\tuint8_t rCtlErrorPolicy:2;\t \n\tuint8_t rCtlXidInterlck:1;\t \n\tuint8_t rCtlAckNcapable:1;\t \n\tuint8_t rCtlAck0capable:1;\t \n#endif\n\n\tuint8_t word1Reserved2;\t \n\tuint8_t rcvDataSizeMsb;\t \n\tuint8_t rcvDataSizeLsb;\t \n\n\tuint8_t concurrentSeqMsb;\t \n\tuint8_t concurrentSeqLsb;\t \n\tuint8_t EeCreditSeqMsb;\t \n\tuint8_t EeCreditSeqLsb;\t \n\n\tuint8_t openSeqPerXchgMsb;\t \n\tuint8_t openSeqPerXchgLsb;\t \n\tuint8_t word3Reserved1;\t \n\tuint8_t word3Reserved2;\t \n};\n\nstruct serv_parm {\t \n\tstruct csp cmn;\n\tstruct lpfc_name portName;\n\tstruct lpfc_name nodeName;\n\tstruct class_parms cls1;\n\tstruct class_parms cls2;\n\tstruct class_parms cls3;\n\tstruct class_parms cls4;\n\tunion {\n\t\tuint8_t vendorVersion[16];\n\t\tstruct {\n\t\t\tuint32_t vid;\n#define LPFC_VV_EMLX_ID\t0x454d4c58\t \n\t\t\tuint32_t flags;\n#define LPFC_VV_SUPPRESS_RSP\t1\n\t\t} vv;\n\t} un;\n};\n\n \nstruct fc_vft_header {\n\t uint32_t word0;\n#define fc_vft_hdr_r_ctl_SHIFT\t\t24\n#define fc_vft_hdr_r_ctl_MASK\t\t0xFF\n#define fc_vft_hdr_r_ctl_WORD\t\tword0\n#define fc_vft_hdr_ver_SHIFT\t\t22\n#define fc_vft_hdr_ver_MASK\t\t0x3\n#define fc_vft_hdr_ver_WORD\t\tword0\n#define fc_vft_hdr_type_SHIFT\t\t18\n#define fc_vft_hdr_type_MASK\t\t0xF\n#define fc_vft_hdr_type_WORD\t\tword0\n#define fc_vft_hdr_e_SHIFT\t\t16\n#define fc_vft_hdr_e_MASK\t\t0x1\n#define fc_vft_hdr_e_WORD\t\tword0\n#define fc_vft_hdr_priority_SHIFT\t13\n#define fc_vft_hdr_priority_MASK\t0x7\n#define fc_vft_hdr_priority_WORD\tword0\n#define fc_vft_hdr_vf_id_SHIFT\t\t1\n#define fc_vft_hdr_vf_id_MASK\t\t0xFFF\n#define fc_vft_hdr_vf_id_WORD\t\tword0\n\tuint32_t word1;\n#define fc_vft_hdr_hopct_SHIFT\t\t24\n#define fc_vft_hdr_hopct_MASK\t\t0xFF\n#define fc_vft_hdr_hopct_WORD\t\tword1\n};\n\n#include <uapi/scsi/fc/fc_els.h>\n\n \n#ifdef __BIG_ENDIAN_BITFIELD\n#define ELS_CMD_MASK      0xffff0000\n#define ELS_RSP_MASK      0xff000000\n#define ELS_CMD_LS_RJT    0x01000000\n#define ELS_CMD_ACC       0x02000000\n#define ELS_CMD_PLOGI     0x03000000\n#define ELS_CMD_FLOGI     0x04000000\n#define ELS_CMD_LOGO      0x05000000\n#define ELS_CMD_ABTX      0x06000000\n#define ELS_CMD_RCS       0x07000000\n#define ELS_CMD_RES       0x08000000\n#define ELS_CMD_RSS       0x09000000\n#define ELS_CMD_RSI       0x0A000000\n#define ELS_CMD_ESTS      0x0B000000\n#define ELS_CMD_ESTC      0x0C000000\n#define ELS_CMD_ADVC      0x0D000000\n#define ELS_CMD_RTV       0x0E000000\n#define ELS_CMD_RLS       0x0F000000\n#define ELS_CMD_ECHO      0x10000000\n#define ELS_CMD_TEST      0x11000000\n#define ELS_CMD_RRQ       0x12000000\n#define ELS_CMD_REC       0x13000000\n#define ELS_CMD_RDP       0x18000000\n#define ELS_CMD_RDF       0x19000000\n#define ELS_CMD_PRLI      0x20100014\n#define ELS_CMD_NVMEPRLI  0x20140018\n#define ELS_CMD_PRLO      0x21100014\n#define ELS_CMD_PRLO_ACC  0x02100014\n#define ELS_CMD_PDISC     0x50000000\n#define ELS_CMD_FDISC     0x51000000\n#define ELS_CMD_ADISC     0x52000000\n#define ELS_CMD_FARP      0x54000000\n#define ELS_CMD_FARPR     0x55000000\n#define ELS_CMD_RPL       0x57000000\n#define ELS_CMD_FAN       0x60000000\n#define ELS_CMD_RSCN      0x61040000\n#define ELS_CMD_RSCN_XMT  0x61040008\n#define ELS_CMD_SCR       0x62000000\n#define ELS_CMD_RNID      0x78000000\n#define ELS_CMD_LIRR      0x7A000000\n#define ELS_CMD_LCB\t  0x81000000\n#define ELS_CMD_FPIN\t  0x16000000\n#define ELS_CMD_EDC\t  0x17000000\n#define ELS_CMD_QFPA      0xB0000000\n#define ELS_CMD_UVEM      0xB1000000\n#else\t \n#define ELS_CMD_MASK      0xffff\n#define ELS_RSP_MASK      0xff\n#define ELS_CMD_LS_RJT    0x01\n#define ELS_CMD_ACC       0x02\n#define ELS_CMD_PLOGI     0x03\n#define ELS_CMD_FLOGI     0x04\n#define ELS_CMD_LOGO      0x05\n#define ELS_CMD_ABTX      0x06\n#define ELS_CMD_RCS       0x07\n#define ELS_CMD_RES       0x08\n#define ELS_CMD_RSS       0x09\n#define ELS_CMD_RSI       0x0A\n#define ELS_CMD_ESTS      0x0B\n#define ELS_CMD_ESTC      0x0C\n#define ELS_CMD_ADVC      0x0D\n#define ELS_CMD_RTV       0x0E\n#define ELS_CMD_RLS       0x0F\n#define ELS_CMD_ECHO      0x10\n#define ELS_CMD_TEST      0x11\n#define ELS_CMD_RRQ       0x12\n#define ELS_CMD_REC       0x13\n#define ELS_CMD_RDP\t  0x18\n#define ELS_CMD_RDF\t  0x19\n#define ELS_CMD_PRLI      0x14001020\n#define ELS_CMD_NVMEPRLI  0x18001420\n#define ELS_CMD_PRLO      0x14001021\n#define ELS_CMD_PRLO_ACC  0x14001002\n#define ELS_CMD_PDISC     0x50\n#define ELS_CMD_FDISC     0x51\n#define ELS_CMD_ADISC     0x52\n#define ELS_CMD_FARP      0x54\n#define ELS_CMD_FARPR     0x55\n#define ELS_CMD_RPL       0x57\n#define ELS_CMD_FAN       0x60\n#define ELS_CMD_RSCN      0x0461\n#define ELS_CMD_RSCN_XMT  0x08000461\n#define ELS_CMD_SCR       0x62\n#define ELS_CMD_RNID      0x78\n#define ELS_CMD_LIRR      0x7A\n#define ELS_CMD_LCB\t  0x81\n#define ELS_CMD_FPIN\t  ELS_FPIN\n#define ELS_CMD_EDC\t  ELS_EDC\n#define ELS_CMD_QFPA      0xB0\n#define ELS_CMD_UVEM      0xB1\n#endif\n\n \n\nstruct ls_rjt {\t \n\tunion {\n\t\t__be32 ls_rjt_error_be;\n\t\tuint32_t lsRjtError;\n\t\tstruct {\n\t\t\tuint8_t lsRjtRsvd0;\t \n\n\t\t\tuint8_t lsRjtRsnCode;\t \n\t\t\t \n#define LSRJT_INVALID_CMD     0x01\n#define LSRJT_LOGICAL_ERR     0x03\n#define LSRJT_LOGICAL_BSY     0x05\n#define LSRJT_PROTOCOL_ERR    0x07\n#define LSRJT_UNABLE_TPC      0x09\t \n#define LSRJT_CMD_UNSUPPORTED 0x0B\n#define LSRJT_VENDOR_UNIQUE   0xFF\t \n\n\t\t\tuint8_t lsRjtRsnCodeExp;  \n\t\t\t \n#define LSEXP_NOTHING_MORE      0x00\n#define LSEXP_SPARM_OPTIONS     0x01\n#define LSEXP_SPARM_ICTL        0x03\n#define LSEXP_SPARM_RCTL        0x05\n#define LSEXP_SPARM_RCV_SIZE    0x07\n#define LSEXP_SPARM_CONCUR_SEQ  0x09\n#define LSEXP_SPARM_CREDIT      0x0B\n#define LSEXP_INVALID_PNAME     0x0D\n#define LSEXP_INVALID_NNAME     0x0E\n#define LSEXP_INVALID_CSP       0x0F\n#define LSEXP_INVALID_ASSOC_HDR 0x11\n#define LSEXP_ASSOC_HDR_REQ     0x13\n#define LSEXP_INVALID_O_SID     0x15\n#define LSEXP_INVALID_OX_RX     0x17\n#define LSEXP_CMD_IN_PROGRESS   0x19\n#define LSEXP_PORT_LOGIN_REQ    0x1E\n#define LSEXP_INVALID_NPORT_ID  0x1F\n#define LSEXP_INVALID_SEQ_ID    0x21\n#define LSEXP_INVALID_XCHG      0x23\n#define LSEXP_INACTIVE_XCHG     0x25\n#define LSEXP_RQ_REQUIRED       0x27\n#define LSEXP_OUT_OF_RESOURCE   0x29\n#define LSEXP_CANT_GIVE_DATA    0x2A\n#define LSEXP_REQ_UNSUPPORTED   0x2C\n#define LSEXP_NO_RSRC_ASSIGN    0x52\n\t\t\tuint8_t vendorUnique;\t \n\t\t} b;\n\t} un;\n};\n\n \n\ntypedef struct _LOGO {\t\t \n\tunion {\n\t\tuint32_t nPortId32;\t \n\t\tstruct {\n\t\t\tuint8_t word1Reserved1;\t \n\t\t\tuint8_t nPortIdByte0;\t \n\t\t\tuint8_t nPortIdByte1;\t \n\t\t\tuint8_t nPortIdByte2;\t \n\t\t} b;\n\t} un;\n\tstruct lpfc_name portName;\t \n} LOGO;\n\n \n\n#define PRLX_PAGE_LEN   0x10\n#define TPRLO_PAGE_LEN  0x14\n\ntypedef struct _PRLI {\t\t \n\tuint8_t prliType;\t \n\n#define PRLI_FCP_TYPE 0x08\n#define PRLI_NVME_TYPE 0x28\n\tuint8_t word0Reserved1;\t \n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint8_t origProcAssocV:1;\t \n\tuint8_t respProcAssocV:1;\t \n\tuint8_t estabImagePair:1;\t \n\n\t \n\tuint8_t word0Reserved2:1;\t \n\tuint8_t acceptRspCode:4;\t \n#else\t \n\tuint8_t acceptRspCode:4;\t \n\tuint8_t word0Reserved2:1;\t \n\tuint8_t estabImagePair:1;\t \n\tuint8_t respProcAssocV:1;\t \n\tuint8_t origProcAssocV:1;\t \n\t \n#endif\n\n#define PRLI_REQ_EXECUTED     0x1\t \n#define PRLI_NO_RESOURCES     0x2\n#define PRLI_INIT_INCOMPLETE  0x3\n#define PRLI_NO_SUCH_PA       0x4\n#define PRLI_PREDEF_CONFIG    0x5\n#define PRLI_PARTIAL_SUCCESS  0x6\n#define PRLI_INVALID_PAGE_CNT 0x7\n#define PRLI_INV_SRV_PARM     0x8\n\n\tuint8_t word0Reserved3;\t \n\n\tuint32_t origProcAssoc;\t \n\n\tuint32_t respProcAssoc;\t \n\n\tuint8_t word3Reserved1;\t \n\tuint8_t word3Reserved2;\t \n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t Word3bit15Resved:1;\t \n\tuint16_t Word3bit14Resved:1;\t \n\tuint16_t Word3bit13Resved:1;\t \n\tuint16_t Word3bit12Resved:1;\t \n\tuint16_t Word3bit11Resved:1;\t \n\tuint16_t Word3bit10Resved:1;\t \n\tuint16_t TaskRetryIdReq:1;\t \n\tuint16_t Retry:1;\t \n\tuint16_t ConfmComplAllowed:1;\t \n\tuint16_t dataOverLay:1;\t \n\tuint16_t initiatorFunc:1;\t \n\tuint16_t targetFunc:1;\t \n\tuint16_t cmdDataMixEna:1;\t \n\tuint16_t dataRspMixEna:1;\t \n\tuint16_t readXferRdyDis:1;\t \n\tuint16_t writeXferRdyDis:1;\t \n#else\t \n\tuint16_t Retry:1;\t \n\tuint16_t TaskRetryIdReq:1;\t \n\tuint16_t Word3bit10Resved:1;\t \n\tuint16_t Word3bit11Resved:1;\t \n\tuint16_t Word3bit12Resved:1;\t \n\tuint16_t Word3bit13Resved:1;\t \n\tuint16_t Word3bit14Resved:1;\t \n\tuint16_t Word3bit15Resved:1;\t \n\tuint16_t writeXferRdyDis:1;\t \n\tuint16_t readXferRdyDis:1;\t \n\tuint16_t dataRspMixEna:1;\t \n\tuint16_t cmdDataMixEna:1;\t \n\tuint16_t targetFunc:1;\t \n\tuint16_t initiatorFunc:1;\t \n\tuint16_t dataOverLay:1;\t \n\tuint16_t ConfmComplAllowed:1;\t \n#endif\n} PRLI;\n\n \n\ntypedef struct _PRLO {\t\t \n\tuint8_t prloType;\t \n\n#define PRLO_FCP_TYPE  0x08\n\tuint8_t word0Reserved1;\t \n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint8_t origProcAssocV:1;\t \n\tuint8_t respProcAssocV:1;\t \n\tuint8_t word0Reserved2:2;\t \n\tuint8_t acceptRspCode:4;\t \n#else\t \n\tuint8_t acceptRspCode:4;\t \n\tuint8_t word0Reserved2:2;\t \n\tuint8_t respProcAssocV:1;\t \n\tuint8_t origProcAssocV:1;\t \n#endif\n\n#define PRLO_REQ_EXECUTED     0x1\t \n#define PRLO_NO_SUCH_IMAGE    0x4\n#define PRLO_INVALID_PAGE_CNT 0x7\n\n\tuint8_t word0Reserved3;\t \n\n\tuint32_t origProcAssoc;\t \n\n\tuint32_t respProcAssoc;\t \n\n\tuint32_t word3Reserved1;\t \n} PRLO;\n\ntypedef struct _ADISC {\t\t \n\tuint32_t hardAL_PA;\n\tstruct lpfc_name portName;\n\tstruct lpfc_name nodeName;\n\tuint32_t DID;\n} ADISC;\n\ntypedef struct _FARP {\t\t \n\tuint32_t Mflags:8;\n\tuint32_t Odid:24;\n#define FARP_NO_ACTION          0\t \n#define FARP_MATCH_PORT         0x1\t \n#define FARP_MATCH_NODE         0x2\t \n#define FARP_MATCH_IP           0x4\t \n#define FARP_MATCH_IPV4         0x5\t \n#define FARP_MATCH_IPV6         0x6\t \n\tuint32_t Rflags:8;\n\tuint32_t Rdid:24;\n#define FARP_REQUEST_PLOGI      0x1\t \n#define FARP_REQUEST_FARPR      0x2\t \n\tstruct lpfc_name OportName;\n\tstruct lpfc_name OnodeName;\n\tstruct lpfc_name RportName;\n\tstruct lpfc_name RnodeName;\n\tuint8_t Oipaddr[16];\n\tuint8_t Ripaddr[16];\n} FARP;\n\ntypedef struct _FAN {\t\t \n\tuint32_t Fdid;\n\tstruct lpfc_name FportName;\n\tstruct lpfc_name FnodeName;\n} FAN;\n\ntypedef struct _SCR {\t\t \n\tuint8_t resvd1;\n\tuint8_t resvd2;\n\tuint8_t resvd3;\n\tuint8_t Function;\n#define  SCR_FUNC_FABRIC     0x01\n#define  SCR_FUNC_NPORT      0x02\n#define  SCR_FUNC_FULL       0x03\n#define  SCR_CLEAR           0xff\n} SCR;\n\ntypedef struct _RNID_TOP_DISC {\n\tstruct lpfc_name portName;\n\tuint8_t resvd[8];\n\tuint32_t unitType;\n#define RNID_HBA            0x7\n#define RNID_HOST           0xa\n#define RNID_DRIVER         0xd\n\tuint32_t physPort;\n\tuint32_t attachedNodes;\n\tuint16_t ipVersion;\n#define RNID_IPV4           0x1\n#define RNID_IPV6           0x2\n\tuint16_t UDPport;\n\tuint8_t ipAddr[16];\n\tuint16_t resvd1;\n\tuint16_t flags;\n#define RNID_TD_SUPPORT     0x1\n#define RNID_LP_VALID       0x2\n} RNID_TOP_DISC;\n\ntypedef struct _RNID {\t\t \n\tuint8_t Format;\n#define RNID_TOPOLOGY_DISC  0xdf\n\tuint8_t CommonLen;\n\tuint8_t resvd1;\n\tuint8_t SpecificLen;\n\tstruct lpfc_name portName;\n\tstruct lpfc_name nodeName;\n\tunion {\n\t\tRNID_TOP_DISC topologyDisc;\t \n\t} un;\n} RNID;\n\nstruct RLS {\t\t\t \n\tuint32_t rls;\n#define rls_rsvd_SHIFT\t\t24\n#define rls_rsvd_MASK\t\t0x000000ff\n#define rls_rsvd_WORD\t\trls\n#define rls_did_SHIFT\t\t0\n#define rls_did_MASK\t\t0x00ffffff\n#define rls_did_WORD\t\trls\n};\n\nstruct  RLS_RSP {\t\t \n\tuint32_t linkFailureCnt;\n\tuint32_t lossSyncCnt;\n\tuint32_t lossSignalCnt;\n\tuint32_t primSeqErrCnt;\n\tuint32_t invalidXmitWord;\n\tuint32_t crcCnt;\n};\n\nstruct RRQ {\t\t\t \n\tuint32_t rrq;\n#define rrq_rsvd_SHIFT\t\t24\n#define rrq_rsvd_MASK\t\t0x000000ff\n#define rrq_rsvd_WORD\t\trrq\n#define rrq_did_SHIFT\t\t0\n#define rrq_did_MASK\t\t0x00ffffff\n#define rrq_did_WORD\t\trrq\n\tuint32_t rrq_exchg;\n#define rrq_oxid_SHIFT\t\t16\n#define rrq_oxid_MASK\t\t0xffff\n#define rrq_oxid_WORD\t\trrq_exchg\n#define rrq_rxid_SHIFT\t\t0\n#define rrq_rxid_MASK\t\t0xffff\n#define rrq_rxid_WORD\t\trrq_exchg\n};\n\n#define LPFC_MAX_VFN_PER_PFN\t255  \n#define LPFC_DEF_VFN_PER_PFN\t0    \n\nstruct RTV_RSP {\t\t \n\tuint32_t ratov;\n\tuint32_t edtov;\n\tuint32_t qtov;\n#define qtov_rsvd0_SHIFT\t28\n#define qtov_rsvd0_MASK\t\t0x0000000f\n#define qtov_rsvd0_WORD\t\tqtov\t\t \n#define qtov_edtovres_SHIFT\t27\n#define qtov_edtovres_MASK\t0x00000001\n#define qtov_edtovres_WORD\tqtov\t\t \n#define qtov__rsvd1_SHIFT\t19\n#define qtov_rsvd1_MASK\t\t0x0000003f\n#define qtov_rsvd1_WORD\t\tqtov\t\t \n#define qtov_rttov_SHIFT\t18\n#define qtov_rttov_MASK\t\t0x00000001\n#define qtov_rttov_WORD\t\tqtov\t\t \n#define qtov_rsvd2_SHIFT\t0\n#define qtov_rsvd2_MASK\t\t0x0003ffff\n#define qtov_rsvd2_WORD\t\tqtov\t\t \n};\n\n\ntypedef struct  _RPL {\t\t \n\tuint32_t maxsize;\n\tuint32_t index;\n} RPL;\n\ntypedef struct  _PORT_NUM_BLK {\n\tuint32_t portNum;\n\tuint32_t portID;\n\tstruct lpfc_name portName;\n} PORT_NUM_BLK;\n\ntypedef struct  _RPL_RSP {\t \n\tuint32_t listLen;\n\tuint32_t index;\n\tPORT_NUM_BLK port_num_blk;\n} RPL_RSP;\n\n \ntypedef struct _D_ID {\t\t \n\tunion {\n\t\tuint32_t word;\n\t\tstruct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t\t\tuint8_t resv;\n\t\t\tuint8_t domain;\n\t\t\tuint8_t area;\n\t\t\tuint8_t id;\n#else\t \n\t\t\tuint8_t id;\n\t\t\tuint8_t area;\n\t\t\tuint8_t domain;\n\t\t\tuint8_t resv;\n#endif\n\t\t} b;\n\t} un;\n} D_ID;\n\n#define RSCN_ADDRESS_FORMAT_PORT\t0x0\n#define RSCN_ADDRESS_FORMAT_AREA\t0x1\n#define RSCN_ADDRESS_FORMAT_DOMAIN\t0x2\n#define RSCN_ADDRESS_FORMAT_FABRIC\t0x3\n#define RSCN_ADDRESS_FORMAT_MASK\t0x3\n\n \n\ntypedef struct _ELS_PKT {\t \n\tuint8_t elsCode;\t \n\tuint8_t elsByte1;\n\tuint8_t elsByte2;\n\tuint8_t elsByte3;\n\tunion {\n\t\tstruct ls_rjt lsRjt;\t \n\t\tstruct serv_parm logi;\t \n\t\tLOGO logo;\t \n\t\tPRLI prli;\t \n\t\tPRLO prlo;\t \n\t\tADISC adisc;\t \n\t\tFARP farp;\t \n\t\tFAN fan;\t \n\t\tSCR scr;\t \n\t\tRNID rnid;\t \n\t\tuint8_t pad[128 - 4];\t \n\t} un;\n} ELS_PKT;\n\n \n\nstruct fc_lcb_request_frame {\n\tuint32_t      lcb_command;       \n\tuint8_t       lcb_sub_command; \n#define LPFC_LCB_ON\t\t0x1\n#define LPFC_LCB_OFF\t\t0x2\n\tuint8_t       reserved[2];\n\tuint8_t\t      capability;\t \n\tuint8_t       lcb_type;  \n#define LPFC_LCB_GREEN\t\t0x1\n#define LPFC_LCB_AMBER\t\t0x2\n\tuint8_t       lcb_frequency;     \n#define LCB_CAPABILITY_DURATION\t1\n#define BEACON_VERSION_V1\t1\n#define BEACON_VERSION_V0\t0\n\tuint16_t      lcb_duration;      \n};\n\n \nstruct fc_lcb_res_frame {\n\tuint32_t      lcb_ls_acc;        \n\tuint8_t       lcb_sub_command; \n\tuint8_t       reserved[2];\n\tuint8_t\t      capability;\t \n\tuint8_t       lcb_type;  \n\tuint8_t       lcb_frequency;     \n\tuint16_t      lcb_duration;      \n};\n\n \n#define SFF_PG0_IDENT_SFP              0x3\n\n#define SFP_FLAG_PT_OPTICAL            0x0\n#define SFP_FLAG_PT_SWLASER            0x01\n#define SFP_FLAG_PT_LWLASER_LC1310     0x02\n#define SFP_FLAG_PT_LWLASER_LL1550     0x03\n#define SFP_FLAG_PT_MASK               0x0F\n#define SFP_FLAG_PT_SHIFT              0\n\n#define SFP_FLAG_IS_OPTICAL_PORT       0x01\n#define SFP_FLAG_IS_OPTICAL_MASK       0x010\n#define SFP_FLAG_IS_OPTICAL_SHIFT      4\n\n#define SFP_FLAG_IS_DESC_VALID         0x01\n#define SFP_FLAG_IS_DESC_VALID_MASK    0x020\n#define SFP_FLAG_IS_DESC_VALID_SHIFT   5\n\n#define SFP_FLAG_CT_UNKNOWN            0x0\n#define SFP_FLAG_CT_SFP_PLUS           0x01\n#define SFP_FLAG_CT_MASK               0x3C\n#define SFP_FLAG_CT_SHIFT              6\n\nstruct fc_rdp_port_name_info {\n\tuint8_t wwnn[8];\n\tuint8_t wwpn[8];\n};\n\n\n \nstruct fc_link_status {\n\tuint32_t      link_failure_cnt;\n\tuint32_t      loss_of_synch_cnt;\n\tuint32_t      loss_of_signal_cnt;\n\tuint32_t      primitive_seq_proto_err;\n\tuint32_t      invalid_trans_word;\n\tuint32_t      invalid_crc_cnt;\n\n};\n\n#define RDP_PORT_NAMES_DESC_TAG  0x00010003\nstruct fc_rdp_port_name_desc {\n\tuint32_t\ttag;      \n\tuint32_t\tlength;   \n\tstruct fc_rdp_port_name_info  port_names;\n};\n\n\nstruct fc_rdp_fec_info {\n\tuint32_t CorrectedBlocks;\n\tuint32_t UncorrectableBlocks;\n};\n\n#define RDP_FEC_DESC_TAG  0x00010005\nstruct fc_fec_rdp_desc {\n\tuint32_t tag;\n\tuint32_t length;\n\tstruct fc_rdp_fec_info info;\n};\n\nstruct fc_rdp_link_error_status_payload_info {\n\tstruct fc_link_status link_status;  \n\tuint32_t  port_type;              \n};\n\n#define RDP_LINK_ERROR_STATUS_DESC_TAG  0x00010002\nstruct fc_rdp_link_error_status_desc {\n\tuint32_t         tag;      \n\tuint32_t         length;   \n\tstruct fc_rdp_link_error_status_payload_info info;\n};\n\n#define VN_PT_PHY_UNKNOWN      0x00\n#define VN_PT_PHY_PF_PORT      0x01\n#define VN_PT_PHY_ETH_MAC      0x10\n#define VN_PT_PHY_SHIFT                30\n\n#define RDP_PS_1GB             0x8000\n#define RDP_PS_2GB             0x4000\n#define RDP_PS_4GB             0x2000\n#define RDP_PS_10GB            0x1000\n#define RDP_PS_8GB             0x0800\n#define RDP_PS_16GB            0x0400\n#define RDP_PS_32GB            0x0200\n#define RDP_PS_64GB            0x0100\n#define RDP_PS_128GB           0x0080\n#define RDP_PS_256GB           0x0040\n\n#define RDP_CAP_USER_CONFIGURED 0x0002\n#define RDP_CAP_UNKNOWN         0x0001\n#define RDP_PS_UNKNOWN          0x0002\n#define RDP_PS_NOT_ESTABLISHED  0x0001\n\nstruct fc_rdp_port_speed {\n\tuint16_t   capabilities;\n\tuint16_t   speed;\n};\n\nstruct fc_rdp_port_speed_info {\n\tstruct fc_rdp_port_speed   port_speed;\n};\n\n#define RDP_PORT_SPEED_DESC_TAG  0x00010001\nstruct fc_rdp_port_speed_desc {\n\tuint32_t         tag;             \n\tuint32_t         length;          \n\tstruct fc_rdp_port_speed_info info;\n};\n\n#define RDP_NPORT_ID_SIZE      4\n#define RDP_N_PORT_DESC_TAG    0x00000003\nstruct fc_rdp_nport_desc {\n\tuint32_t         tag;           \n\tuint32_t         length;        \n\tuint32_t         nport_id : 12;\n\tuint32_t         reserved : 8;\n};\n\n\nstruct fc_rdp_link_service_info {\n\tuint32_t         els_req;     \n};\n\n#define RDP_LINK_SERVICE_DESC_TAG  0x00000001\nstruct fc_rdp_link_service_desc {\n\tuint32_t         tag;      \n\tuint32_t         length;   \n\tstruct fc_rdp_link_service_info  payload;\n\t\t\t\t   \n};\n\nstruct fc_rdp_sfp_info {\n\tuint16_t\ttemperature;\n\tuint16_t\tvcc;\n\tuint16_t\ttx_bias;\n\tuint16_t\ttx_power;\n\tuint16_t\trx_power;\n\tuint16_t\tflags;\n};\n\n#define RDP_SFP_DESC_TAG  0x00010000\nstruct fc_rdp_sfp_desc {\n\tuint32_t         tag;\n\tuint32_t         length;   \n\tstruct fc_rdp_sfp_info sfp_info;\n};\n\n \nstruct fc_rdp_bbc_info {\n\tuint32_t              port_bbc;  \n\tuint32_t              attached_port_bbc;\n\tuint32_t              rtt;       \n};\n#define RDP_BBC_DESC_TAG  0x00010006\nstruct fc_rdp_bbc_desc {\n\tuint32_t              tag;\n\tuint32_t              length;\n\tstruct fc_rdp_bbc_info  bbc_info;\n};\n\n \n#define RDP_OET_LOW_WARNING  0x1\n#define RDP_OET_HIGH_WARNING 0x2\n#define RDP_OET_LOW_ALARM    0x4\n#define RDP_OET_HIGH_ALARM   0x8\n\n#define RDP_OED_TEMPERATURE  0x1\n#define RDP_OED_VOLTAGE      0x2\n#define RDP_OED_TXBIAS       0x3\n#define RDP_OED_TXPOWER      0x4\n#define RDP_OED_RXPOWER      0x5\n\n#define RDP_OED_TYPE_SHIFT   28\n \nstruct fc_rdp_oed_info {\n\tuint16_t            hi_alarm;\n\tuint16_t            lo_alarm;\n\tuint16_t            hi_warning;\n\tuint16_t            lo_warning;\n\tuint32_t            function_flags;\n};\n#define RDP_OED_DESC_TAG  0x00010007\nstruct fc_rdp_oed_sfp_desc {\n\tuint32_t             tag;\n\tuint32_t             length;\n\tstruct fc_rdp_oed_info oed_info;\n};\n\n \nstruct fc_rdp_opd_sfp_info {\n\tuint8_t            vendor_name[16];\n\tuint8_t            model_number[16];\n\tuint8_t            serial_number[16];\n\tuint8_t            revision[4];\n\tuint8_t            date[8];\n};\n\n#define RDP_OPD_DESC_TAG  0x00010008\nstruct fc_rdp_opd_sfp_desc {\n\tuint32_t             tag;\n\tuint32_t             length;\n\tstruct fc_rdp_opd_sfp_info opd_info;\n};\n\nstruct fc_rdp_req_frame {\n\tuint32_t         rdp_command;            \n\tuint32_t         rdp_des_length;         \n\tstruct fc_rdp_nport_desc nport_id_desc;  \n};\n\n\nstruct fc_rdp_res_frame {\n\tuint32_t    reply_sequence;\t\t \n\tuint32_t   length;\t\t\t \n\tstruct fc_rdp_link_service_desc link_service_desc;     \n\tstruct fc_rdp_sfp_desc sfp_desc;                       \n\tstruct fc_rdp_port_speed_desc portspeed_desc;          \n\tstruct fc_rdp_link_error_status_desc link_error_desc;  \n\tstruct fc_rdp_port_name_desc diag_port_names_desc;     \n\tstruct fc_rdp_port_name_desc attached_port_names_desc; \n\tstruct fc_fec_rdp_desc fec_desc;                       \n\tstruct fc_rdp_bbc_desc bbc_desc;                       \n\tstruct fc_rdp_oed_sfp_desc oed_temp_desc;              \n\tstruct fc_rdp_oed_sfp_desc oed_voltage_desc;           \n\tstruct fc_rdp_oed_sfp_desc oed_txbias_desc;            \n\tstruct fc_rdp_oed_sfp_desc oed_txpower_desc;           \n\tstruct fc_rdp_oed_sfp_desc oed_rxpower_desc;           \n\tstruct fc_rdp_opd_sfp_desc opd_desc;                   \n};\n\n\n \n\n#define LPFC_UVEM_SIZE 60\n#define LPFC_UVEM_VEM_ID_DESC_SIZE 16\n#define LPFC_UVEM_VE_MAP_DESC_SIZE 20\n\n#define VEM_ID_DESC_TAG  0x0001000A\nstruct lpfc_vem_id_desc {\n\tuint32_t tag;\n\tuint32_t length;\n\tuint8_t vem_id[16];\n};\n\n#define LPFC_QFPA_SIZE\t4\n\n#define INSTANTIATED_VE_DESC_TAG  0x0001000B\nstruct instantiated_ve_desc {\n\tuint32_t tag;\n\tuint32_t length;\n\tuint8_t global_vem_id[16];\n\tuint32_t word6;\n#define lpfc_instantiated_local_id_SHIFT   0\n#define lpfc_instantiated_local_id_MASK    0x000000ff\n#define lpfc_instantiated_local_id_WORD    word6\n#define lpfc_instantiated_nport_id_SHIFT   8\n#define lpfc_instantiated_nport_id_MASK    0x00ffffff\n#define lpfc_instantiated_nport_id_WORD    word6\n};\n\n#define DEINSTANTIATED_VE_DESC_TAG  0x0001000C\nstruct deinstantiated_ve_desc {\n\tuint32_t tag;\n\tuint32_t length;\n\tuint8_t global_vem_id[16];\n\tuint32_t word6;\n#define lpfc_deinstantiated_nport_id_SHIFT   0\n#define lpfc_deinstantiated_nport_id_MASK    0x000000ff\n#define lpfc_deinstantiated_nport_id_WORD    word6\n#define lpfc_deinstantiated_local_id_SHIFT   24\n#define lpfc_deinstantiated_local_id_MASK    0x00ffffff\n#define lpfc_deinstantiated_local_id_WORD    word6\n};\n\n \n#define LPFC_PRIORITY_RANGE_DESC_SIZE 12\n\nstruct priority_range_desc {\n\tuint32_t tag;\n\tuint32_t length;\n\tuint8_t lo_range;\n\tuint8_t hi_range;\n\tuint8_t qos_priority;\n\tuint8_t local_ve_id;\n};\n\nstruct fc_qfpa_res {\n\tuint32_t reply_sequence;\t \n\tuint32_t length;\t \n\tstruct priority_range_desc desc[1];\n};\n\n \n \n\n#define SLI_CT_APP_SEV_Subtypes     0x20\t \n\n#define SLI_CTAS_GAPPIA_ENT    0x0100\t \n#define SLI_CTAS_GALLAPPIA     0x0101\t \n#define SLI_CTAS_GALLAPPIA_ID  0x0102\t \n\t\t\t\t\t \n#define SLI_CTAS_GAPPIA_IDAPP  0x0103\t \n\t\t\t\t\t \n#define SLI_CTAS_RAPP_IDENT    0x0200\t \n#define SLI_CTAS_DAPP_IDENT    0x0300\t \n\t\t\t\t\t \n#define SLI_CTAS_DALLAPP_ID    0x0301\t \n\t\t\t\t\t \n\nstruct entity_id_object {\n\tuint8_t entity_id_len;\n\tuint8_t entity_id[255];\t \n};\n\nstruct app_id_object {\n\t__be32 port_id;\n\t__be32 app_id;\n\tstruct entity_id_object obj;\n};\n\nstruct lpfc_vmid_rapp_ident_list {\n\t__be32 no_of_objects;\n\tstruct entity_id_object obj[];\n};\n\nstruct lpfc_vmid_dapp_ident_list {\n\t__be32 no_of_objects;\n\tstruct entity_id_object obj[];\n};\n\n#define GALLAPPIA_ID_LAST  0x80\nstruct lpfc_vmid_gallapp_ident_list {\n\tuint8_t control;\n\tuint8_t reserved[3];\n\tstruct app_id_object app_id;\n};\n\n#define RAPP_IDENT_OFFSET  (offsetof(struct lpfc_sli_ct_request, un) + 4)\n#define DAPP_IDENT_OFFSET  (offsetof(struct lpfc_sli_ct_request, un) + 4)\n#define GALLAPPIA_ID_SIZE  (offsetof(struct lpfc_sli_ct_request, un) + 4)\n#define DALLAPP_ID_SIZE    (offsetof(struct lpfc_sli_ct_request, un) + 4)\n\n \n\n \n#define  SLI_CT_FDMI_Subtypes     0x10\t \n\n \n\n \n\nstruct lpfc_fdmi_attr_u32 {\n\t__be16 type;\n\t__be16 len;\n\t__be32 value_u32;\n};\n\nstruct lpfc_fdmi_attr_wwn {\n\t__be16 type;\n\t__be16 len;\n\n\t \n\tu8 name[8];\n};\n\nstruct lpfc_fdmi_attr_fullwwn {\n\t__be16 type;\n\t__be16 len;\n\n\t \n\tu8 nname[8];\n\tu8 pname[8];\n};\n\nstruct lpfc_fdmi_attr_fc4types {\n\t__be16 type;\n\t__be16 len;\n\tu8 value_types[32];\n};\n\nstruct lpfc_fdmi_attr_string {\n\t__be16 type;\n\t__be16 len;\n\tchar value_string[256];\n};\n\n \n#define FDMI_MAX_ATTRLEN\tsizeof(struct lpfc_fdmi_attr_string)\n\n \nstruct lpfc_fdmi_attr_block {\n\tuint32_t EntryCnt;\t\t \n\t \n};\n\n \nstruct lpfc_fdmi_port_entry {\n\tstruct lpfc_name PortName;\n};\n\n \nstruct lpfc_fdmi_hba_ident {\n\tstruct lpfc_name PortName;\n};\n\n \nstruct lpfc_fdmi_reg_port_list {\n\t__be32 EntryCnt;\n\tstruct lpfc_fdmi_port_entry pe;\n};\n\n \nstruct lpfc_fdmi_reg_hba {\n\tstruct lpfc_fdmi_hba_ident hi;\n\tstruct lpfc_fdmi_reg_port_list rpl;\n};\n\n \n#define SLI_CT_MIB_Subtypes\t0x11\n\n \nstruct lpfc_fdmi_reg_hbaattr {\n\tstruct lpfc_name HBA_PortName;\n\tstruct lpfc_fdmi_attr_block ab;\n};\n\n \nstruct lpfc_fdmi_reg_portattr {\n\tstruct lpfc_name PortName;\n\tstruct lpfc_fdmi_attr_block ab;\n};\n\n \n#define  SLI_MGMT_GRHL     0x100\t \n#define  SLI_MGMT_GHAT     0x101\t \n#define  SLI_MGMT_GRPL     0x102\t \n#define  SLI_MGMT_GPAT     0x110\t \n#define  SLI_MGMT_GPAS     0x120\t \n#define  SLI_MGMT_RHBA     0x200\t \n#define  SLI_MGMT_RHAT     0x201\t \n#define  SLI_MGMT_RPRT     0x210\t \n#define  SLI_MGMT_RPA      0x211\t \n#define  SLI_MGMT_DHBA     0x300\t \n#define  SLI_MGMT_DHAT     0x301\t \n#define  SLI_MGMT_DPRT     0x310\t \n#define  SLI_MGMT_DPA      0x311\t \n\n#define LPFC_FDMI_MAX_RETRY     3   \n\n \n#define  RHBA_NODENAME           0x1  \n#define  RHBA_MANUFACTURER       0x2  \n#define  RHBA_SERIAL_NUMBER      0x3  \n#define  RHBA_MODEL              0x4  \n#define  RHBA_MODEL_DESCRIPTION  0x5  \n#define  RHBA_HARDWARE_VERSION   0x6  \n#define  RHBA_DRIVER_VERSION     0x7  \n#define  RHBA_OPTION_ROM_VERSION 0x8  \n#define  RHBA_FIRMWARE_VERSION   0x9  \n#define  RHBA_OS_NAME_VERSION\t 0xa  \n#define  RHBA_MAX_CT_PAYLOAD_LEN 0xb  \n#define  RHBA_SYM_NODENAME       0xc  \n#define  RHBA_VENDOR_INFO        0xd   \n#define  RHBA_NUM_PORTS          0xe   \n#define  RHBA_FABRIC_WWNN        0xf   \n#define  RHBA_BIOS_VERSION       0x10  \n#define  RHBA_BIOS_STATE         0x11  \n#define  RHBA_VENDOR_ID          0xe0  \n\n \n#define LPFC_FDMI_HBA_ATTR_wwnn\t\t\t0x00000001\n#define LPFC_FDMI_HBA_ATTR_manufacturer\t\t0x00000002\n#define LPFC_FDMI_HBA_ATTR_sn\t\t\t0x00000004\n#define LPFC_FDMI_HBA_ATTR_model\t\t0x00000008\n#define LPFC_FDMI_HBA_ATTR_description\t\t0x00000010\n#define LPFC_FDMI_HBA_ATTR_hdw_ver\t\t0x00000020\n#define LPFC_FDMI_HBA_ATTR_drvr_ver\t\t0x00000040\n#define LPFC_FDMI_HBA_ATTR_rom_ver\t\t0x00000080\n#define LPFC_FDMI_HBA_ATTR_fmw_ver\t\t0x00000100\n#define LPFC_FDMI_HBA_ATTR_os_ver\t\t0x00000200\n#define LPFC_FDMI_HBA_ATTR_ct_len\t\t0x00000400\n#define LPFC_FDMI_HBA_ATTR_symbolic_name\t0x00000800\n#define LPFC_FDMI_HBA_ATTR_vendor_info\t\t0x00001000  \n#define LPFC_FDMI_HBA_ATTR_num_ports\t\t0x00002000\n#define LPFC_FDMI_HBA_ATTR_fabric_wwnn\t\t0x00004000\n#define LPFC_FDMI_HBA_ATTR_bios_ver\t\t0x00008000\n#define LPFC_FDMI_HBA_ATTR_bios_state\t\t0x00010000  \n#define LPFC_FDMI_HBA_ATTR_vendor_id\t\t0x00020000\n\n \n#define LPFC_FDMI1_HBA_ATTR\t\t\t0x000007ff\n\n \n \n#define LPFC_FDMI2_HBA_ATTR\t\t\t0x0002efff\n\n \n#define  RPRT_SUPPORTED_FC4_TYPES     0x1  \n#define  RPRT_SUPPORTED_SPEED         0x2  \n#define  RPRT_PORT_SPEED              0x3  \n#define  RPRT_MAX_FRAME_SIZE          0x4  \n#define  RPRT_OS_DEVICE_NAME          0x5  \n#define  RPRT_HOST_NAME               0x6  \n#define  RPRT_NODENAME                0x7  \n#define  RPRT_PORTNAME                0x8  \n#define  RPRT_SYM_PORTNAME            0x9  \n#define  RPRT_PORT_TYPE               0xa  \n#define  RPRT_SUPPORTED_CLASS         0xb  \n#define  RPRT_FABRICNAME              0xc  \n#define  RPRT_ACTIVE_FC4_TYPES        0xd  \n#define  RPRT_PORT_STATE              0x101  \n#define  RPRT_DISC_PORT               0x102  \n#define  RPRT_PORT_ID                 0x103  \n#define  RPRT_VENDOR_MI               0xf047  \n#define  RPRT_SMART_SERVICE           0xf100  \n#define  RPRT_SMART_GUID              0xf101  \n#define  RPRT_SMART_VERSION           0xf102  \n#define  RPRT_SMART_MODEL             0xf103  \n#define  RPRT_SMART_PORT_INFO         0xf104  \n#define  RPRT_SMART_QOS               0xf105  \n#define  RPRT_SMART_SECURITY          0xf106  \n\n \n#define LPFC_FDMI_PORT_ATTR_fc4type\t\t0x00000001\n#define LPFC_FDMI_PORT_ATTR_support_speed\t0x00000002\n#define LPFC_FDMI_PORT_ATTR_speed\t\t0x00000004\n#define LPFC_FDMI_PORT_ATTR_max_frame\t\t0x00000008\n#define LPFC_FDMI_PORT_ATTR_os_devname\t\t0x00000010\n#define LPFC_FDMI_PORT_ATTR_host_name\t\t0x00000020\n#define LPFC_FDMI_PORT_ATTR_wwnn\t\t0x00000040\n#define LPFC_FDMI_PORT_ATTR_wwpn\t\t0x00000080\n#define LPFC_FDMI_PORT_ATTR_symbolic_name\t0x00000100\n#define LPFC_FDMI_PORT_ATTR_port_type\t\t0x00000200\n#define LPFC_FDMI_PORT_ATTR_class\t\t0x00000400\n#define LPFC_FDMI_PORT_ATTR_fabric_wwpn\t\t0x00000800\n#define LPFC_FDMI_PORT_ATTR_port_state\t\t0x00001000\n#define LPFC_FDMI_PORT_ATTR_active_fc4type\t0x00002000\n#define LPFC_FDMI_PORT_ATTR_num_disc\t\t0x00004000\n#define LPFC_FDMI_PORT_ATTR_nportid\t\t0x00008000\n#define LPFC_FDMI_SMART_ATTR_service\t\t0x00010000  \n#define LPFC_FDMI_SMART_ATTR_guid\t\t0x00020000  \n#define LPFC_FDMI_SMART_ATTR_version\t\t0x00040000  \n#define LPFC_FDMI_SMART_ATTR_model\t\t0x00080000  \n#define LPFC_FDMI_SMART_ATTR_port_info\t\t0x00100000  \n#define LPFC_FDMI_SMART_ATTR_qos\t\t0x00200000  \n#define LPFC_FDMI_SMART_ATTR_security\t\t0x00400000  \n#define LPFC_FDMI_VENDOR_ATTR_mi\t\t0x00800000  \n\n \n#define LPFC_FDMI1_PORT_ATTR\t\t\t0x0000003f\n\n \n#define LPFC_FDMI2_PORT_ATTR\t\t\t0x0000ffff\n\n \n#define LPFC_FDMI2_SMART_ATTR\t\t\t0x007fffff\n\n \n#define LPFC_FDMI_PORTSTATE_UNKNOWN\t1\n#define LPFC_FDMI_PORTSTATE_ONLINE\t2\n\n \n#define LPFC_FDMI_PORTTYPE_UNKNOWN\t0\n#define LPFC_FDMI_PORTTYPE_NPORT\t1\n#define LPFC_FDMI_PORTTYPE_NLPORT\t2\n\n \n\n \n#define MAX_SLI3_CONFIGURED_RINGS     3\n#define MAX_SLI3_RINGS                4\n\n \n#define OWN_CHIP        1\n\n \n#define OWN_HOST        0\n\n \n#define IOCB_WORD_SZ    8\n\n \n#define FC_NET_HDR      0x20\n\n \n#define PCI_VENDOR_ID_EMULEX        0x10df\n#define PCI_DEVICE_ID_FIREFLY       0x1ae5\n#define PCI_DEVICE_ID_PROTEUS_VF    0xe100\n#define PCI_DEVICE_ID_BALIUS        0xe131\n#define PCI_DEVICE_ID_PROTEUS_PF    0xe180\n#define PCI_DEVICE_ID_LANCER_FC     0xe200\n#define PCI_DEVICE_ID_LANCER_FC_VF  0xe208\n#define PCI_DEVICE_ID_LANCER_FCOE   0xe260\n#define PCI_DEVICE_ID_LANCER_FCOE_VF 0xe268\n#define PCI_DEVICE_ID_LANCER_G6_FC  0xe300\n#define PCI_DEVICE_ID_LANCER_G7_FC  0xf400\n#define PCI_DEVICE_ID_LANCER_G7P_FC 0xf500\n#define PCI_DEVICE_ID_SAT_SMB       0xf011\n#define PCI_DEVICE_ID_SAT_MID       0xf015\n#define PCI_DEVICE_ID_RFLY          0xf095\n#define PCI_DEVICE_ID_PFLY          0xf098\n#define PCI_DEVICE_ID_LP101         0xf0a1\n#define PCI_DEVICE_ID_TFLY          0xf0a5\n#define PCI_DEVICE_ID_BSMB          0xf0d1\n#define PCI_DEVICE_ID_BMID          0xf0d5\n#define PCI_DEVICE_ID_ZSMB          0xf0e1\n#define PCI_DEVICE_ID_ZMID          0xf0e5\n#define PCI_DEVICE_ID_NEPTUNE       0xf0f5\n#define PCI_DEVICE_ID_NEPTUNE_SCSP  0xf0f6\n#define PCI_DEVICE_ID_NEPTUNE_DCSP  0xf0f7\n#define PCI_DEVICE_ID_SAT           0xf100\n#define PCI_DEVICE_ID_SAT_SCSP      0xf111\n#define PCI_DEVICE_ID_SAT_DCSP      0xf112\n#define PCI_DEVICE_ID_FALCON        0xf180\n#define PCI_DEVICE_ID_SUPERFLY      0xf700\n#define PCI_DEVICE_ID_DRAGONFLY     0xf800\n#define PCI_DEVICE_ID_CENTAUR       0xf900\n#define PCI_DEVICE_ID_PEGASUS       0xf980\n#define PCI_DEVICE_ID_THOR          0xfa00\n#define PCI_DEVICE_ID_VIPER         0xfb00\n#define PCI_DEVICE_ID_LP10000S      0xfc00\n#define PCI_DEVICE_ID_LP11000S      0xfc10\n#define PCI_DEVICE_ID_LPE11000S     0xfc20\n#define PCI_DEVICE_ID_SAT_S         0xfc40\n#define PCI_DEVICE_ID_PROTEUS_S     0xfc50\n#define PCI_DEVICE_ID_HELIOS        0xfd00\n#define PCI_DEVICE_ID_HELIOS_SCSP   0xfd11\n#define PCI_DEVICE_ID_HELIOS_DCSP   0xfd12\n#define PCI_DEVICE_ID_ZEPHYR        0xfe00\n#define PCI_DEVICE_ID_ZEPHYR_SCSP   0xfe11\n#define PCI_DEVICE_ID_ZEPHYR_DCSP   0xfe12\n#define PCI_VENDOR_ID_SERVERENGINE  0x19a2\n#define PCI_DEVICE_ID_TIGERSHARK    0x0704\n#define PCI_DEVICE_ID_TOMCAT        0x0714\n#define PCI_DEVICE_ID_SKYHAWK       0x0724\n#define PCI_DEVICE_ID_SKYHAWK_VF    0x072c\n#define PCI_VENDOR_ID_ATTO          0x117c\n#define PCI_DEVICE_ID_CLRY_16XE     0x0064\n#define PCI_DEVICE_ID_CLRY_161E     0x0063\n#define PCI_DEVICE_ID_CLRY_162E     0x0064\n#define PCI_DEVICE_ID_CLRY_164E     0x0065\n#define PCI_DEVICE_ID_CLRY_16XP     0x0094\n#define PCI_DEVICE_ID_CLRY_161P     0x00a0\n#define PCI_DEVICE_ID_CLRY_162P     0x0094\n#define PCI_DEVICE_ID_CLRY_164P     0x00a1\n#define PCI_DEVICE_ID_CLRY_32XE     0x0094\n#define PCI_DEVICE_ID_CLRY_321E     0x00a2\n#define PCI_DEVICE_ID_CLRY_322E     0x00a3\n#define PCI_DEVICE_ID_CLRY_324E     0x00ac\n#define PCI_DEVICE_ID_CLRY_32XP     0x00bb\n#define PCI_DEVICE_ID_CLRY_321P     0x00bc\n#define PCI_DEVICE_ID_CLRY_322P     0x00bd\n#define PCI_DEVICE_ID_CLRY_324P     0x00be\n#define PCI_DEVICE_ID_TLFC_2        0x0064\n#define PCI_DEVICE_ID_TLFC_2XX2     0x4064\n#define PCI_DEVICE_ID_TLFC_3        0x0094\n#define PCI_DEVICE_ID_TLFC_3162     0x40a6\n#define PCI_DEVICE_ID_TLFC_3322     0x40a7\n\n#define JEDEC_ID_ADDRESS            0x0080001c\n#define FIREFLY_JEDEC_ID            0x1ACC\n#define SUPERFLY_JEDEC_ID           0x0020\n#define DRAGONFLY_JEDEC_ID          0x0021\n#define DRAGONFLY_V2_JEDEC_ID       0x0025\n#define CENTAUR_2G_JEDEC_ID         0x0026\n#define CENTAUR_1G_JEDEC_ID         0x0028\n#define PEGASUS_ORION_JEDEC_ID      0x0036\n#define PEGASUS_JEDEC_ID            0x0038\n#define THOR_JEDEC_ID               0x0012\n#define HELIOS_JEDEC_ID             0x0364\n#define ZEPHYR_JEDEC_ID             0x0577\n#define VIPER_JEDEC_ID              0x4838\n#define SATURN_JEDEC_ID             0x1004\n\n#define JEDEC_ID_MASK               0x0FFFF000\n#define JEDEC_ID_SHIFT              12\n#define FC_JEDEC_ID(id)             ((id & JEDEC_ID_MASK) >> JEDEC_ID_SHIFT)\n\ntypedef struct {\t\t \n\tuint32_t hostAtt;\t \n\tuint32_t chipAtt;\t \n\tuint32_t hostStatus;\t \n\tuint32_t hostControl;\t \n\tuint32_t buiConfig;\t \n} FF_REGS;\n\n \n#define FF_REG_AREA_SIZE       256\n\n \n\n#define HA_REG_OFFSET  0\t \n\n#define HA_R0RE_REQ    0x00000001\t \n#define HA_R0CE_RSP    0x00000002\t \n#define HA_R0ATT       0x00000008\t \n#define HA_R1RE_REQ    0x00000010\t \n#define HA_R1CE_RSP    0x00000020\t \n#define HA_R1ATT       0x00000080\t \n#define HA_R2RE_REQ    0x00000100\t \n#define HA_R2CE_RSP    0x00000200\t \n#define HA_R2ATT       0x00000800\t \n#define HA_R3RE_REQ    0x00001000\t \n#define HA_R3CE_RSP    0x00002000\t \n#define HA_R3ATT       0x00008000\t \n#define HA_LATT        0x20000000\t \n#define HA_MBATT       0x40000000\t \n#define HA_ERATT       0x80000000\t \n\n#define HA_RXRE_REQ    0x00000001\t \n#define HA_RXCE_RSP    0x00000002\t \n#define HA_RXATT       0x00000008\t \n#define HA_RXMASK      0x0000000f\n\n#define HA_R0_CLR_MSK\t(HA_R0RE_REQ | HA_R0CE_RSP | HA_R0ATT)\n#define HA_R1_CLR_MSK\t(HA_R1RE_REQ | HA_R1CE_RSP | HA_R1ATT)\n#define HA_R2_CLR_MSK\t(HA_R2RE_REQ | HA_R2CE_RSP | HA_R2ATT)\n#define HA_R3_CLR_MSK\t(HA_R3RE_REQ | HA_R3CE_RSP | HA_R3ATT)\n\n#define HA_R0_POS\t3\n#define HA_R1_POS\t7\n#define HA_R2_POS\t11\n#define HA_R3_POS\t15\n#define HA_LE_POS\t29\n#define HA_MB_POS\t30\n#define HA_ER_POS\t31\n \n\n#define CA_REG_OFFSET  4\t \n\n#define CA_R0CE_REQ    0x00000001\t \n#define CA_R0RE_RSP    0x00000002\t \n#define CA_R0ATT       0x00000008\t \n#define CA_R1CE_REQ    0x00000010\t \n#define CA_R1RE_RSP    0x00000020\t \n#define CA_R1ATT       0x00000080\t \n#define CA_R2CE_REQ    0x00000100\t \n#define CA_R2RE_RSP    0x00000200\t \n#define CA_R2ATT       0x00000800\t \n#define CA_R3CE_REQ    0x00001000\t \n#define CA_R3RE_RSP    0x00002000\t \n#define CA_R3ATT       0x00008000\t \n#define CA_MBATT       0x40000000\t \n\n \n\n#define HS_REG_OFFSET  8\t \n\n#define HS_MBRDY       0x00400000\t \n#define HS_FFRDY       0x00800000\t \n#define HS_FFER8       0x01000000\t \n#define HS_FFER7       0x02000000\t \n#define HS_FFER6       0x04000000\t \n#define HS_FFER5       0x08000000\t \n#define HS_FFER4       0x10000000\t \n#define HS_FFER3       0x20000000\t \n#define HS_FFER2       0x40000000\t \n#define HS_FFER1       0x80000000\t \n#define HS_CRIT_TEMP   0x00000100\t \n#define HS_FFERM       0xFF000100\t \n#define UNPLUG_ERR     0x00000001\t \n \n\n#define HC_REG_OFFSET  12\t \n\n#define HC_MBINT_ENA   0x00000001\t \n#define HC_R0INT_ENA   0x00000002\t \n#define HC_R1INT_ENA   0x00000004\t \n#define HC_R2INT_ENA   0x00000008\t \n#define HC_R3INT_ENA   0x00000010\t \n#define HC_INITHBI     0x02000000\t \n#define HC_INITMB      0x04000000\t \n#define HC_INITFF      0x08000000\t \n#define HC_LAINT_ENA   0x20000000\t \n#define HC_ERINT_ENA   0x80000000\t \n\n \n#define MSIX_DFLT_ID\t0\n#define MSIX_RNG0_ID\t0\n#define MSIX_RNG1_ID\t1\n#define MSIX_RNG2_ID\t2\n#define MSIX_RNG3_ID\t3\n\n#define MSIX_LINK_ID\t4\n#define MSIX_MBOX_ID\t5\n\n#define MSIX_SPARE0_ID\t6\n#define MSIX_SPARE1_ID\t7\n\n \n#define MBX_SHUTDOWN        0x00\t \n#define MBX_LOAD_SM         0x01\n#define MBX_READ_NV         0x02\n#define MBX_WRITE_NV        0x03\n#define MBX_RUN_BIU_DIAG    0x04\n#define MBX_INIT_LINK       0x05\n#define MBX_DOWN_LINK       0x06\n#define MBX_CONFIG_LINK     0x07\n#define MBX_CONFIG_RING     0x09\n#define MBX_RESET_RING      0x0A\n#define MBX_READ_CONFIG     0x0B\n#define MBX_READ_RCONFIG    0x0C\n#define MBX_READ_SPARM      0x0D\n#define MBX_READ_STATUS     0x0E\n#define MBX_READ_RPI        0x0F\n#define MBX_READ_XRI        0x10\n#define MBX_READ_REV        0x11\n#define MBX_READ_LNK_STAT   0x12\n#define MBX_REG_LOGIN       0x13\n#define MBX_UNREG_LOGIN     0x14\n#define MBX_CLEAR_LA        0x16\n#define MBX_DUMP_MEMORY     0x17\n#define MBX_DUMP_CONTEXT    0x18\n#define MBX_RUN_DIAGS       0x19\n#define MBX_RESTART         0x1A\n#define MBX_UPDATE_CFG      0x1B\n#define MBX_DOWN_LOAD       0x1C\n#define MBX_DEL_LD_ENTRY    0x1D\n#define MBX_RUN_PROGRAM     0x1E\n#define MBX_SET_MASK        0x20\n#define MBX_SET_VARIABLE    0x21\n#define MBX_UNREG_D_ID      0x23\n#define MBX_KILL_BOARD      0x24\n#define MBX_CONFIG_FARP     0x25\n#define MBX_BEACON          0x2A\n#define MBX_CONFIG_MSI      0x30\n#define MBX_HEARTBEAT       0x31\n#define MBX_WRITE_VPARMS    0x32\n#define MBX_ASYNCEVT_ENABLE 0x33\n#define MBX_READ_EVENT_LOG_STATUS 0x37\n#define MBX_READ_EVENT_LOG  0x38\n#define MBX_WRITE_EVENT_LOG 0x39\n\n#define MBX_PORT_CAPABILITIES 0x3B\n#define MBX_PORT_IOV_CONTROL 0x3C\n\n#define MBX_CONFIG_HBQ\t    0x7C\n#define MBX_LOAD_AREA       0x81\n#define MBX_RUN_BIU_DIAG64  0x84\n#define MBX_CONFIG_PORT     0x88\n#define MBX_READ_SPARM64    0x8D\n#define MBX_READ_RPI64      0x8F\n#define MBX_REG_LOGIN64     0x93\n#define MBX_READ_TOPOLOGY   0x95\n#define MBX_REG_VPI\t    0x96\n#define MBX_UNREG_VPI\t    0x97\n\n#define MBX_WRITE_WWN       0x98\n#define MBX_SET_DEBUG       0x99\n#define MBX_LOAD_EXP_ROM    0x9C\n#define MBX_SLI4_CONFIG\t    0x9B\n#define MBX_SLI4_REQ_FTRS   0x9D\n#define MBX_MAX_CMDS        0x9E\n#define MBX_RESUME_RPI      0x9E\n#define MBX_SLI2_CMD_MASK   0x80\n#define MBX_REG_VFI         0x9F\n#define MBX_REG_FCFI        0xA0\n#define MBX_UNREG_VFI       0xA1\n#define MBX_UNREG_FCFI\t    0xA2\n#define MBX_INIT_VFI        0xA3\n#define MBX_INIT_VPI        0xA4\n#define MBX_ACCESS_VDATA    0xA5\n#define MBX_REG_FCFI_MRQ    0xAF\n\n#define MBX_AUTH_PORT       0xF8\n#define MBX_SECURITY_MGMT   0xF9\n\n \n\n#define CMD_RCV_SEQUENCE_CX     0x01\n#define CMD_XMIT_SEQUENCE_CR    0x02\n#define CMD_XMIT_SEQUENCE_CX    0x03\n#define CMD_XMIT_BCAST_CN       0x04\n#define CMD_XMIT_BCAST_CX       0x05\n#define CMD_QUE_RING_BUF_CN     0x06\n#define CMD_QUE_XRI_BUF_CX      0x07\n#define CMD_IOCB_CONTINUE_CN    0x08\n#define CMD_RET_XRI_BUF_CX      0x09\n#define CMD_ELS_REQUEST_CR      0x0A\n#define CMD_ELS_REQUEST_CX      0x0B\n#define CMD_RCV_ELS_REQ_CX      0x0D\n#define CMD_ABORT_XRI_CN        0x0E\n#define CMD_ABORT_XRI_CX        0x0F\n#define CMD_CLOSE_XRI_CN        0x10\n#define CMD_CLOSE_XRI_CX        0x11\n#define CMD_CREATE_XRI_CR       0x12\n#define CMD_CREATE_XRI_CX       0x13\n#define CMD_GET_RPI_CN          0x14\n#define CMD_XMIT_ELS_RSP_CX     0x15\n#define CMD_GET_RPI_CR          0x16\n#define CMD_XRI_ABORTED_CX      0x17\n#define CMD_FCP_IWRITE_CR       0x18\n#define CMD_FCP_IWRITE_CX       0x19\n#define CMD_FCP_IREAD_CR        0x1A\n#define CMD_FCP_IREAD_CX        0x1B\n#define CMD_FCP_ICMND_CR        0x1C\n#define CMD_FCP_ICMND_CX        0x1D\n#define CMD_FCP_TSEND_CX        0x1F\n#define CMD_FCP_TRECEIVE_CX     0x21\n#define CMD_FCP_TRSP_CX\t        0x23\n#define CMD_FCP_AUTO_TRSP_CX    0x29\n\n#define CMD_ADAPTER_MSG         0x20\n#define CMD_ADAPTER_DUMP        0x22\n\n \n\n#define CMD_ASYNC_STATUS        0x7C\n#define CMD_RCV_SEQUENCE64_CX   0x81\n#define CMD_XMIT_SEQUENCE64_CR  0x82\n#define CMD_XMIT_SEQUENCE64_CX  0x83\n#define CMD_XMIT_BCAST64_CN     0x84\n#define CMD_XMIT_BCAST64_CX     0x85\n#define CMD_QUE_RING_BUF64_CN   0x86\n#define CMD_QUE_XRI_BUF64_CX    0x87\n#define CMD_IOCB_CONTINUE64_CN  0x88\n#define CMD_RET_XRI_BUF64_CX    0x89\n#define CMD_ELS_REQUEST64_CR    0x8A\n#define CMD_ELS_REQUEST64_CX    0x8B\n#define CMD_ABORT_MXRI64_CN     0x8C\n#define CMD_RCV_ELS_REQ64_CX    0x8D\n#define CMD_XMIT_ELS_RSP64_CX   0x95\n#define CMD_XMIT_BLS_RSP64_CX   0x97\n#define CMD_FCP_IWRITE64_CR     0x98\n#define CMD_FCP_IWRITE64_CX     0x99\n#define CMD_FCP_IREAD64_CR      0x9A\n#define CMD_FCP_IREAD64_CX      0x9B\n#define CMD_FCP_ICMND64_CR      0x9C\n#define CMD_FCP_ICMND64_CX      0x9D\n#define CMD_FCP_TSEND64_CX      0x9F\n#define CMD_FCP_TRECEIVE64_CX   0xA1\n#define CMD_FCP_TRSP64_CX       0xA3\n\n#define CMD_QUE_XRI64_CX\t0xB3\n#define CMD_IOCB_RCV_SEQ64_CX\t0xB5\n#define CMD_IOCB_RCV_ELS64_CX\t0xB7\n#define CMD_IOCB_RET_XRI64_CX\t0xB9\n#define CMD_IOCB_RCV_CONT64_CX\t0xBB\n\n#define CMD_GEN_REQUEST64_CR    0xC2\n#define CMD_GEN_REQUEST64_CX    0xC3\n\n \n#define CMD_IOCB_XMIT_MSEQ64_CR\t\t0xB0\n#define CMD_IOCB_XMIT_MSEQ64_CX\t\t0xB1\n#define CMD_IOCB_RCV_SEQ_LIST64_CX\t0xC1\n#define CMD_IOCB_RCV_ELS_LIST64_CX\t0xCD\n#define CMD_IOCB_CLOSE_EXTENDED_CN\t0xB6\n#define CMD_IOCB_ABORT_EXTENDED_CN\t0xBA\n#define CMD_IOCB_RET_HBQE64_CN\t\t0xCA\n#define CMD_IOCB_FCP_IBIDIR64_CR\t0xAC\n#define CMD_IOCB_FCP_IBIDIR64_CX\t0xAD\n#define CMD_IOCB_FCP_ITASKMGT64_CX\t0xAF\n#define CMD_IOCB_LOGENTRY_CN\t\t0x94\n#define CMD_IOCB_LOGENTRY_ASYNC_CN\t0x96\n\n \n#define DSSCMD_IWRITE64_CR\t\t0xF8\n#define DSSCMD_IWRITE64_CX\t\t0xF9\n#define DSSCMD_IREAD64_CR\t\t0xFA\n#define DSSCMD_IREAD64_CX\t\t0xFB\n\n#define CMD_MAX_IOCB_CMD        0xFB\n#define CMD_IOCB_MASK           0xff\n\n#define MAX_MSG_DATA            28\t \n#define LPFC_MAX_ADPTMSG         32\t \n \n#define MBX_SUCCESS                 0\n#define MBXERR_NUM_RINGS            1\n#define MBXERR_NUM_IOCBS            2\n#define MBXERR_IOCBS_EXCEEDED       3\n#define MBXERR_BAD_RING_NUMBER      4\n#define MBXERR_MASK_ENTRIES_RANGE   5\n#define MBXERR_MASKS_EXCEEDED       6\n#define MBXERR_BAD_PROFILE          7\n#define MBXERR_BAD_DEF_CLASS        8\n#define MBXERR_BAD_MAX_RESPONDER    9\n#define MBXERR_BAD_MAX_ORIGINATOR   10\n#define MBXERR_RPI_REGISTERED       11\n#define MBXERR_RPI_FULL             12\n#define MBXERR_NO_RESOURCES         13\n#define MBXERR_BAD_RCV_LENGTH       14\n#define MBXERR_DMA_ERROR            15\n#define MBXERR_ERROR                16\n#define MBXERR_LINK_DOWN            0x33\n#define MBXERR_SEC_NO_PERMISSION    0xF02\n#define MBX_NOT_FINISHED            255\n\n#define MBX_BUSY                   0xffffff  \n#define MBX_TIMEOUT                0xfffffe  \n\n#define TEMPERATURE_OFFSET 0xB0\t \n\n \n#define FAILURE 1\n\n \n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint8_t tval;\n\tuint8_t tmask;\n\tuint8_t rval;\n\tuint8_t rmask;\n#else\t \n\tuint8_t rmask;\n\tuint8_t rval;\n\tuint8_t tmask;\n\tuint8_t tval;\n#endif\n} RR_REG;\n\nstruct ulp_bde {\n\tuint32_t bdeAddress;\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t bdeReserved:4;\n\tuint32_t bdeAddrHigh:4;\n\tuint32_t bdeSize:24;\n#else\t \n\tuint32_t bdeSize:24;\n\tuint32_t bdeAddrHigh:4;\n\tuint32_t bdeReserved:4;\n#endif\n};\n\ntypedef struct ULP_BDL {\t \n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t bdeFlags:8;\t \n\tuint32_t bdeSize:24;\t \n#else\t \n\tuint32_t bdeSize:24;\t \n\tuint32_t bdeFlags:8;\t \n#endif\n\n\tuint32_t addrLow;\t \n\tuint32_t addrHigh;\t \n\tuint32_t ulpIoTag32;\t \n} ULP_BDL;\n\n \n\nenum lpfc_protgrp_type {\n\tLPFC_PG_TYPE_INVALID = 0,  \n\tLPFC_PG_TYPE_NO_DIF,\t   \n\tLPFC_PG_TYPE_EMBD_DIF,\t   \n\tLPFC_PG_TYPE_DIF_BUF\t   \n};\n\n \n#define LPFC_PDE5_DESCRIPTOR\t\t0x85\n#define LPFC_PDE6_DESCRIPTOR\t\t0x86\n#define LPFC_PDE7_DESCRIPTOR\t\t0x87\n\n \n#define BG_OP_IN_NODIF_OUT_CRC\t\t0x0\n#define\tBG_OP_IN_CRC_OUT_NODIF\t\t0x1\n#define\tBG_OP_IN_NODIF_OUT_CSUM\t\t0x2\n#define\tBG_OP_IN_CSUM_OUT_NODIF\t\t0x3\n#define\tBG_OP_IN_CRC_OUT_CRC\t\t0x4\n#define\tBG_OP_IN_CSUM_OUT_CSUM\t\t0x5\n#define\tBG_OP_IN_CRC_OUT_CSUM\t\t0x6\n#define\tBG_OP_IN_CSUM_OUT_CRC\t\t0x7\n#define\tBG_OP_RAW_MODE\t\t\t0x8\n\nstruct lpfc_pde5 {\n\tuint32_t word0;\n#define pde5_type_SHIFT\t\t24\n#define pde5_type_MASK\t\t0x000000ff\n#define pde5_type_WORD\t\tword0\n#define pde5_rsvd0_SHIFT\t0\n#define pde5_rsvd0_MASK\t\t0x00ffffff\n#define pde5_rsvd0_WORD\t\tword0\n\tuint32_t reftag;\t \n\tuint32_t reftagtr;\t \n};\n\nstruct lpfc_pde6 {\n\tuint32_t word0;\n#define pde6_type_SHIFT\t\t24\n#define pde6_type_MASK\t\t0x000000ff\n#define pde6_type_WORD\t\tword0\n#define pde6_rsvd0_SHIFT\t0\n#define pde6_rsvd0_MASK\t\t0x00ffffff\n#define pde6_rsvd0_WORD\t\tword0\n\tuint32_t word1;\n#define pde6_rsvd1_SHIFT\t26\n#define pde6_rsvd1_MASK\t\t0x0000003f\n#define pde6_rsvd1_WORD\t\tword1\n#define pde6_na_SHIFT\t\t25\n#define pde6_na_MASK\t\t0x00000001\n#define pde6_na_WORD\t\tword1\n#define pde6_rsvd2_SHIFT\t16\n#define pde6_rsvd2_MASK\t\t0x000001FF\n#define pde6_rsvd2_WORD\t\tword1\n#define pde6_apptagtr_SHIFT\t0\n#define pde6_apptagtr_MASK\t0x0000ffff\n#define pde6_apptagtr_WORD\tword1\n\tuint32_t word2;\n#define pde6_optx_SHIFT\t\t28\n#define pde6_optx_MASK\t\t0x0000000f\n#define pde6_optx_WORD\t\tword2\n#define pde6_oprx_SHIFT\t\t24\n#define pde6_oprx_MASK\t\t0x0000000f\n#define pde6_oprx_WORD\t\tword2\n#define pde6_nr_SHIFT\t\t23\n#define pde6_nr_MASK\t\t0x00000001\n#define pde6_nr_WORD\t\tword2\n#define pde6_ce_SHIFT\t\t22\n#define pde6_ce_MASK\t\t0x00000001\n#define pde6_ce_WORD\t\tword2\n#define pde6_re_SHIFT\t\t21\n#define pde6_re_MASK\t\t0x00000001\n#define pde6_re_WORD\t\tword2\n#define pde6_ae_SHIFT\t\t20\n#define pde6_ae_MASK\t\t0x00000001\n#define pde6_ae_WORD\t\tword2\n#define pde6_ai_SHIFT\t\t19\n#define pde6_ai_MASK\t\t0x00000001\n#define pde6_ai_WORD\t\tword2\n#define pde6_bs_SHIFT\t\t16\n#define pde6_bs_MASK\t\t0x00000007\n#define pde6_bs_WORD\t\tword2\n#define pde6_apptagval_SHIFT\t0\n#define pde6_apptagval_MASK\t0x0000ffff\n#define pde6_apptagval_WORD\tword2\n};\n\nstruct lpfc_pde7 {\n\tuint32_t word0;\n#define pde7_type_SHIFT\t\t24\n#define pde7_type_MASK\t\t0x000000ff\n#define pde7_type_WORD\t\tword0\n#define pde7_rsvd0_SHIFT\t0\n#define pde7_rsvd0_MASK\t\t0x00ffffff\n#define pde7_rsvd0_WORD\t\tword0\n\tuint32_t addrHigh;\n\tuint32_t addrLow;\n};\n\n \n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rsvd2:25;\n\tuint32_t acknowledgment:1;\n\tuint32_t version:1;\n\tuint32_t erase_or_prog:1;\n\tuint32_t update_flash:1;\n\tuint32_t update_ram:1;\n\tuint32_t method:1;\n\tuint32_t load_cmplt:1;\n#else\t \n\tuint32_t load_cmplt:1;\n\tuint32_t method:1;\n\tuint32_t update_ram:1;\n\tuint32_t update_flash:1;\n\tuint32_t erase_or_prog:1;\n\tuint32_t version:1;\n\tuint32_t acknowledgment:1;\n\tuint32_t rsvd2:25;\n#endif\n\n\tuint32_t dl_to_adr_low;\n\tuint32_t dl_to_adr_high;\n\tuint32_t dl_len;\n\tunion {\n\t\tuint32_t dl_from_mbx_offset;\n\t\tstruct ulp_bde dl_from_bde;\n\t\tstruct ulp_bde64 dl_from_bde64;\n\t} un;\n\n} LOAD_SM_VAR;\n\n \n\ntypedef struct {\n\tuint32_t rsvd1[3];\t \n\tuint32_t rsvd2;\t\t \n\tuint32_t portname[2];\t \n\tuint32_t nodename[2];\t \n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t pref_DID:24;\n\tuint32_t hardAL_PA:8;\n#else\t \n\tuint32_t hardAL_PA:8;\n\tuint32_t pref_DID:24;\n#endif\n\n\tuint32_t rsvd3[21];\t \n} READ_NV_VAR;\n\n \n\ntypedef struct {\n\tuint32_t rsvd1[3];\t \n\tuint32_t rsvd2;\t\t \n\tuint32_t portname[2];\t \n\tuint32_t nodename[2];\t \n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t pref_DID:24;\n\tuint32_t hardAL_PA:8;\n#else\t \n\tuint32_t hardAL_PA:8;\n\tuint32_t pref_DID:24;\n#endif\n\n\tuint32_t rsvd3[21];\t \n} WRITE_NV_VAR;\n\n \n \n\ntypedef struct {\n\tuint32_t rsvd1;\n\tunion {\n\t\tstruct {\n\t\t\tstruct ulp_bde xmit_bde;\n\t\t\tstruct ulp_bde rcv_bde;\n\t\t} s1;\n\t\tstruct {\n\t\t\tstruct ulp_bde64 xmit_bde64;\n\t\t\tstruct ulp_bde64 rcv_bde64;\n\t\t} s2;\n\t} un;\n} BIU_DIAG_VAR;\n\n \nstruct READ_EVENT_LOG_VAR {\n\tuint32_t word1;\n#define lpfc_event_log_SHIFT\t29\n#define lpfc_event_log_MASK\t0x00000001\n#define lpfc_event_log_WORD\tword1\n#define USE_MAILBOX_RESPONSE\t1\n\tuint32_t offset;\n\tstruct ulp_bde64 rcv_bde64;\n};\n\n \n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rsvd1:24;\n\tuint32_t lipsr_AL_PA:8;\t \n#else\t \n\tuint32_t lipsr_AL_PA:8;\t \n\tuint32_t rsvd1:24;\n#endif\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint8_t fabric_AL_PA;\t \n\tuint8_t rsvd2;\n\tuint16_t link_flags;\n#else\t \n\tuint16_t link_flags;\n\tuint8_t rsvd2;\n\tuint8_t fabric_AL_PA;\t \n#endif\n\n#define FLAGS_TOPOLOGY_MODE_LOOP_PT  0x00  \n#define FLAGS_LOCAL_LB               0x01  \n#define FLAGS_TOPOLOGY_MODE_PT_PT    0x02  \n#define FLAGS_TOPOLOGY_MODE_LOOP     0x04  \n#define FLAGS_TOPOLOGY_MODE_PT_LOOP  0x06  \n#define\tFLAGS_UNREG_LOGIN_ALL\t     0x08  \n#define FLAGS_LIRP_LILP              0x80  \n\n#define FLAGS_TOPOLOGY_FAILOVER      0x0400\t \n#define FLAGS_LINK_SPEED             0x0800\t \n#define FLAGS_IMED_ABORT             0x04000\t \n\n\tuint32_t link_speed;\n#define LINK_SPEED_AUTO 0x0      \n#define LINK_SPEED_1G   0x1      \n#define LINK_SPEED_2G   0x2      \n#define LINK_SPEED_4G   0x4      \n#define LINK_SPEED_8G   0x8      \n#define LINK_SPEED_10G  0x10     \n#define LINK_SPEED_16G  0x11     \n#define LINK_SPEED_32G  0x14     \n#define LINK_SPEED_64G  0x17     \n#define LINK_SPEED_128G 0x1A     \n#define LINK_SPEED_256G 0x1D     \n\n} INIT_LINK_VAR;\n\n \n\ntypedef struct {\n\tuint32_t rsvd1;\n} DOWN_LINK_VAR;\n\n \n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t cr:1;\n\tuint32_t ci:1;\n\tuint32_t cr_delay:6;\n\tuint32_t cr_count:8;\n\tuint32_t rsvd1:8;\n\tuint32_t MaxBBC:8;\n#else\t \n\tuint32_t MaxBBC:8;\n\tuint32_t rsvd1:8;\n\tuint32_t cr_count:8;\n\tuint32_t cr_delay:6;\n\tuint32_t ci:1;\n\tuint32_t cr:1;\n#endif\n\n\tuint32_t myId;\n\tuint32_t rsvd2;\n\tuint32_t edtov;\n\tuint32_t arbtov;\n\tuint32_t ratov;\n\tuint32_t rttov;\n\tuint32_t altov;\n\tuint32_t crtov;\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rsvd4:19;\n\tuint32_t cscn:1;\n\tuint32_t bbscn:4;\n\tuint32_t rsvd3:8;\n#else\t \n\tuint32_t rsvd3:8;\n\tuint32_t bbscn:4;\n\tuint32_t cscn:1;\n\tuint32_t rsvd4:19;\n#endif\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rrq_enable:1;\n\tuint32_t rrq_immed:1;\n\tuint32_t rsvd5:29;\n\tuint32_t ack0_enable:1;\n#else\t \n\tuint32_t ack0_enable:1;\n\tuint32_t rsvd5:29;\n\tuint32_t rrq_immed:1;\n\tuint32_t rrq_enable:1;\n#endif\n} CONFIG_LINK;\n\n \ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t offCiocb;\n\tuint16_t numCiocb;\n\tuint16_t offRiocb;\n\tuint16_t numRiocb;\n#else\t \n\tuint16_t numCiocb;\n\tuint16_t offCiocb;\n\tuint16_t numRiocb;\n\tuint16_t offRiocb;\n#endif\n} RING_DEF;\n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t unused1:24;\n\tuint32_t numRing:8;\n#else\t \n\tuint32_t numRing:8;\n\tuint32_t unused1:24;\n#endif\n\n\tRING_DEF ringdef[4];\n\tuint32_t hbainit;\n} PART_SLIM_VAR;\n\n \n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t unused2:6;\n\tuint32_t recvSeq:1;\n\tuint32_t recvNotify:1;\n\tuint32_t numMask:8;\n\tuint32_t profile:8;\n\tuint32_t unused1:4;\n\tuint32_t ring:4;\n#else\t \n\tuint32_t ring:4;\n\tuint32_t unused1:4;\n\tuint32_t profile:8;\n\tuint32_t numMask:8;\n\tuint32_t recvNotify:1;\n\tuint32_t recvSeq:1;\n\tuint32_t unused2:6;\n#endif\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t maxRespXchg;\n\tuint16_t maxOrigXchg;\n#else\t \n\tuint16_t maxOrigXchg;\n\tuint16_t maxRespXchg;\n#endif\n\n\tRR_REG rrRegs[6];\n} CONFIG_RING_VAR;\n\n \n\ntypedef struct {\n\tuint32_t ring_no;\n} RESET_RING_VAR;\n\n \n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t cr:1;\n\tuint32_t ci:1;\n\tuint32_t cr_delay:6;\n\tuint32_t cr_count:8;\n\tuint32_t InitBBC:8;\n\tuint32_t MaxBBC:8;\n#else\t \n\tuint32_t MaxBBC:8;\n\tuint32_t InitBBC:8;\n\tuint32_t cr_count:8;\n\tuint32_t cr_delay:6;\n\tuint32_t ci:1;\n\tuint32_t cr:1;\n#endif\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t topology:8;\n\tuint32_t myDid:24;\n#else\t \n\tuint32_t myDid:24;\n\tuint32_t topology:8;\n#endif\n\n\t \n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t AR:1;\n\tuint32_t IR:1;\n\tuint32_t rsvd1:29;\n\tuint32_t ack0:1;\n#else\t \n\tuint32_t ack0:1;\n\tuint32_t rsvd1:29;\n\tuint32_t IR:1;\n\tuint32_t AR:1;\n#endif\n\n\tuint32_t edtov;\n\tuint32_t arbtov;\n\tuint32_t ratov;\n\tuint32_t rttov;\n\tuint32_t altov;\n\tuint32_t lmt;\n#define LMT_RESERVED  0x000     \n#define LMT_1Gb       0x004\n#define LMT_2Gb       0x008\n#define LMT_4Gb       0x040\n#define LMT_8Gb       0x080\n#define LMT_10Gb      0x100\n#define LMT_16Gb      0x200\n#define LMT_32Gb      0x400\n#define LMT_64Gb      0x800\n#define LMT_128Gb     0x1000\n#define LMT_256Gb     0x2000\n\tuint32_t rsvd2;\n\tuint32_t rsvd3;\n\tuint32_t max_xri;\n\tuint32_t max_iocb;\n\tuint32_t max_rpi;\n\tuint32_t avail_xri;\n\tuint32_t avail_iocb;\n\tuint32_t avail_rpi;\n\tuint32_t max_vpi;\n\tuint32_t rsvd4;\n\tuint32_t rsvd5;\n\tuint32_t avail_vpi;\n} READ_CONFIG_VAR;\n\n \n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rsvd2:7;\n\tuint32_t recvNotify:1;\n\tuint32_t numMask:8;\n\tuint32_t profile:8;\n\tuint32_t rsvd1:4;\n\tuint32_t ring:4;\n#else\t \n\tuint32_t ring:4;\n\tuint32_t rsvd1:4;\n\tuint32_t profile:8;\n\tuint32_t numMask:8;\n\tuint32_t recvNotify:1;\n\tuint32_t rsvd2:7;\n#endif\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t maxResp;\n\tuint16_t maxOrig;\n#else\t \n\tuint16_t maxOrig;\n\tuint16_t maxResp;\n#endif\n\n\tRR_REG rrRegs[6];\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t cmdRingOffset;\n\tuint16_t cmdEntryCnt;\n\tuint16_t rspRingOffset;\n\tuint16_t rspEntryCnt;\n\tuint16_t nextCmdOffset;\n\tuint16_t rsvd3;\n\tuint16_t nextRspOffset;\n\tuint16_t rsvd4;\n#else\t \n\tuint16_t cmdEntryCnt;\n\tuint16_t cmdRingOffset;\n\tuint16_t rspEntryCnt;\n\tuint16_t rspRingOffset;\n\tuint16_t rsvd3;\n\tuint16_t nextCmdOffset;\n\tuint16_t rsvd4;\n\tuint16_t nextRspOffset;\n#endif\n} READ_RCONF_VAR;\n\n \n \n\ntypedef struct {\n\tuint32_t rsvd1;\n\tuint32_t rsvd2;\n\tunion {\n\t\tstruct ulp_bde sp;  \n\t\tstruct ulp_bde64 sp64;\n\t} un;\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t rsvd3;\n\tuint16_t vpi;\n#else\t \n\tuint16_t vpi;\n\tuint16_t rsvd3;\n#endif\n} READ_SPARM_VAR;\n\n \nenum read_status_word1 {\n\tRD_ST_CC\t= 0x01,\n\tRD_ST_XKB\t= 0x80,\n};\n\nenum read_status_word17 {\n\tRD_ST_XMIT_XKB_MASK = 0x3fffff,\n};\n\nenum read_status_word18 {\n\tRD_ST_RCV_XKB_MASK = 0x3fffff,\n};\n\ntypedef struct {\n\tu8 clear_counters;  \n\tu8 rsvd5;\n\tu8 rsvd6;\n\tu8 xkb;  \n\n\tu32 rsvd8;\n\n\tuint32_t xmitByteCnt;\n\tuint32_t rcvByteCnt;\n\tuint32_t xmitFrameCnt;\n\tuint32_t rcvFrameCnt;\n\tuint32_t xmitSeqCnt;\n\tuint32_t rcvSeqCnt;\n\tuint32_t totalOrigExchanges;\n\tuint32_t totalRespExchanges;\n\tuint32_t rcvPbsyCnt;\n\tuint32_t rcvFbsyCnt;\n\n\tu32 drop_frame_no_rq;\n\tu32 empty_rq;\n\tu32 drop_frame_no_xri;\n\tu32 empty_xri;\n\n\tu32 xmit_xkb;  \n\tu32 rcv_xkb;  \n} READ_STATUS_VAR;\n\n \n \n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t nextRpi;\n\tuint16_t reqRpi;\n\tuint32_t rsvd2:8;\n\tuint32_t DID:24;\n#else\t \n\tuint16_t reqRpi;\n\tuint16_t nextRpi;\n\tuint32_t DID:24;\n\tuint32_t rsvd2:8;\n#endif\n\n\tunion {\n\t\tstruct ulp_bde sp;\n\t\tstruct ulp_bde64 sp64;\n\t} un;\n\n} READ_RPI_VAR;\n\n \n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t nextXri;\n\tuint16_t reqXri;\n\tuint16_t rsvd1;\n\tuint16_t rpi;\n\tuint32_t rsvd2:8;\n\tuint32_t DID:24;\n\tuint32_t rsvd3:8;\n\tuint32_t SID:24;\n\tuint32_t rsvd4;\n\tuint8_t seqId;\n\tuint8_t rsvd5;\n\tuint16_t seqCount;\n\tuint16_t oxId;\n\tuint16_t rxId;\n\tuint32_t rsvd6:30;\n\tuint32_t si:1;\n\tuint32_t exchOrig:1;\n#else\t \n\tuint16_t reqXri;\n\tuint16_t nextXri;\n\tuint16_t rpi;\n\tuint16_t rsvd1;\n\tuint32_t DID:24;\n\tuint32_t rsvd2:8;\n\tuint32_t SID:24;\n\tuint32_t rsvd3:8;\n\tuint32_t rsvd4;\n\tuint16_t seqCount;\n\tuint8_t rsvd5;\n\tuint8_t seqId;\n\tuint16_t rxId;\n\tuint16_t oxId;\n\tuint32_t exchOrig:1;\n\tuint32_t si:1;\n\tuint32_t rsvd6:30;\n#endif\n} READ_XRI_VAR;\n\n \n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t cv:1;\n\tuint32_t rr:1;\n\tuint32_t rsvd2:2;\n\tuint32_t v3req:1;\n\tuint32_t v3rsp:1;\n\tuint32_t rsvd1:25;\n\tuint32_t rv:1;\n#else\t \n\tuint32_t rv:1;\n\tuint32_t rsvd1:25;\n\tuint32_t v3rsp:1;\n\tuint32_t v3req:1;\n\tuint32_t rsvd2:2;\n\tuint32_t rr:1;\n\tuint32_t cv:1;\n#endif\n\n\tuint32_t biuRev;\n\tuint32_t smRev;\n\tunion {\n\t\tuint32_t smFwRev;\n\t\tstruct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t\t\tuint8_t ProgType;\n\t\t\tuint8_t ProgId;\n\t\t\tuint16_t ProgVer:4;\n\t\t\tuint16_t ProgRev:4;\n\t\t\tuint16_t ProgFixLvl:2;\n\t\t\tuint16_t ProgDistType:2;\n\t\t\tuint16_t DistCnt:4;\n#else\t \n\t\t\tuint16_t DistCnt:4;\n\t\t\tuint16_t ProgDistType:2;\n\t\t\tuint16_t ProgFixLvl:2;\n\t\t\tuint16_t ProgRev:4;\n\t\t\tuint16_t ProgVer:4;\n\t\t\tuint8_t ProgId;\n\t\t\tuint8_t ProgType;\n#endif\n\n\t\t} b;\n\t} un;\n\tuint32_t endecRev;\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint8_t feaLevelHigh;\n\tuint8_t feaLevelLow;\n\tuint8_t fcphHigh;\n\tuint8_t fcphLow;\n#else\t \n\tuint8_t fcphLow;\n\tuint8_t fcphHigh;\n\tuint8_t feaLevelLow;\n\tuint8_t feaLevelHigh;\n#endif\n\n\tuint32_t postKernRev;\n\tuint32_t opFwRev;\n\tuint8_t opFwName[16];\n\tuint32_t sli1FwRev;\n\tuint8_t sli1FwName[16];\n\tuint32_t sli2FwRev;\n\tuint8_t sli2FwName[16];\n\tuint32_t sli3Feat;\n\tuint32_t RandomData[6];\n} READ_REV_VAR;\n\n \n\ntypedef struct {\n\tuint32_t word0;\n\n#define lpfc_read_link_stat_rec_SHIFT   0\n#define lpfc_read_link_stat_rec_MASK   0x1\n#define lpfc_read_link_stat_rec_WORD   word0\n\n#define lpfc_read_link_stat_gec_SHIFT\t1\n#define lpfc_read_link_stat_gec_MASK   0x1\n#define lpfc_read_link_stat_gec_WORD   word0\n\n#define lpfc_read_link_stat_w02oftow23of_SHIFT\t2\n#define lpfc_read_link_stat_w02oftow23of_MASK   0x3FFFFF\n#define lpfc_read_link_stat_w02oftow23of_WORD   word0\n\n#define lpfc_read_link_stat_rsvd_SHIFT\t24\n#define lpfc_read_link_stat_rsvd_MASK   0x1F\n#define lpfc_read_link_stat_rsvd_WORD   word0\n\n#define lpfc_read_link_stat_gec2_SHIFT  29\n#define lpfc_read_link_stat_gec2_MASK   0x1\n#define lpfc_read_link_stat_gec2_WORD   word0\n\n#define lpfc_read_link_stat_clrc_SHIFT  30\n#define lpfc_read_link_stat_clrc_MASK   0x1\n#define lpfc_read_link_stat_clrc_WORD   word0\n\n#define lpfc_read_link_stat_clof_SHIFT  31\n#define lpfc_read_link_stat_clof_MASK   0x1\n#define lpfc_read_link_stat_clof_WORD   word0\n\n\tuint32_t linkFailureCnt;\n\tuint32_t lossSyncCnt;\n\tuint32_t lossSignalCnt;\n\tuint32_t primSeqErrCnt;\n\tuint32_t invalidXmitWord;\n\tuint32_t crcCnt;\n\tuint32_t primSeqTimeout;\n\tuint32_t elasticOverrun;\n\tuint32_t arbTimeout;\n\tuint32_t advRecBufCredit;\n\tuint32_t curRecBufCredit;\n\tuint32_t advTransBufCredit;\n\tuint32_t curTransBufCredit;\n\tuint32_t recEofCount;\n\tuint32_t recEofdtiCount;\n\tuint32_t recEofniCount;\n\tuint32_t recSofcount;\n\tuint32_t rsvd1;\n\tuint32_t rsvd2;\n\tuint32_t recDrpXriCount;\n\tuint32_t fecCorrBlkCount;\n\tuint32_t fecUncorrBlkCount;\n} READ_LNK_VAR;\n\n \n \n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t rsvd1;\n\tuint16_t rpi;\n\tuint32_t rsvd2:8;\n\tuint32_t did:24;\n#else\t \n\tuint16_t rpi;\n\tuint16_t rsvd1;\n\tuint32_t did:24;\n\tuint32_t rsvd2:8;\n#endif\n\n\tunion {\n\t\tstruct ulp_bde sp;\n\t\tstruct ulp_bde64 sp64;\n\t} un;\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t rsvd6;\n\tuint16_t vpi;\n#else  \n\tuint16_t vpi;\n\tuint16_t rsvd6;\n#endif\n\n} REG_LOGIN_VAR;\n\n \ntypedef union {\n\tstruct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t\tuint16_t rsvd1:12;\n\t\tuint16_t wd30_class:4;\n\t\tuint16_t xri;\n#else\t \n\t\tuint16_t xri;\n\t\tuint16_t wd30_class:4;\n\t\tuint16_t rsvd1:12;\n#endif\n\t} f;\n\tuint32_t word;\n} REG_WD30;\n\n \n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t rsvd1;\n\tuint16_t rpi;\n\tuint32_t rsvd2;\n\tuint32_t rsvd3;\n\tuint32_t rsvd4;\n\tuint32_t rsvd5;\n\tuint16_t rsvd6;\n\tuint16_t vpi;\n#else\t \n\tuint16_t rpi;\n\tuint16_t rsvd1;\n\tuint32_t rsvd2;\n\tuint32_t rsvd3;\n\tuint32_t rsvd4;\n\tuint32_t rsvd5;\n\tuint16_t vpi;\n\tuint16_t rsvd6;\n#endif\n} UNREG_LOGIN_VAR;\n\n \ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rsvd1;\n\tuint32_t rsvd2:7;\n\tuint32_t upd:1;\n\tuint32_t sid:24;\n\tuint32_t wwn[2];\n\tuint32_t rsvd5;\n\tuint16_t vfi;\n\tuint16_t vpi;\n#else\t \n\tuint32_t rsvd1;\n\tuint32_t sid:24;\n\tuint32_t upd:1;\n\tuint32_t rsvd2:7;\n\tuint32_t wwn[2];\n\tuint32_t rsvd5;\n\tuint16_t vpi;\n\tuint16_t vfi;\n#endif\n} REG_VPI_VAR;\n\n \ntypedef struct {\n\tuint32_t rsvd1;\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t rsvd2;\n\tuint16_t sli4_vpi;\n#else\t \n\tuint16_t sli4_vpi;\n\tuint16_t rsvd2;\n#endif\n\tuint32_t rsvd3;\n\tuint32_t rsvd4;\n\tuint32_t rsvd5;\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t rsvd6;\n\tuint16_t vpi;\n#else\t \n\tuint16_t vpi;\n\tuint16_t rsvd6;\n#endif\n} UNREG_VPI_VAR;\n\n \n\ntypedef struct {\n\tuint32_t did;\n\tuint32_t rsvd2;\n\tuint32_t rsvd3;\n\tuint32_t rsvd4;\n\tuint32_t rsvd5;\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t rsvd6;\n\tuint16_t vpi;\n#else\n\tuint16_t vpi;\n\tuint16_t rsvd6;\n#endif\n} UNREG_D_ID_VAR;\n\n \nstruct lpfc_mbx_read_top {\n\tuint32_t eventTag;\t \n\tuint32_t word2;\n#define lpfc_mbx_read_top_fa_SHIFT\t\t12\n#define lpfc_mbx_read_top_fa_MASK\t\t0x00000001\n#define lpfc_mbx_read_top_fa_WORD\t\tword2\n#define lpfc_mbx_read_top_mm_SHIFT\t\t11\n#define lpfc_mbx_read_top_mm_MASK\t\t0x00000001\n#define lpfc_mbx_read_top_mm_WORD\t\tword2\n#define lpfc_mbx_read_top_pb_SHIFT\t\t9\n#define lpfc_mbx_read_top_pb_MASK\t\t0X00000001\n#define lpfc_mbx_read_top_pb_WORD\t\tword2\n#define lpfc_mbx_read_top_il_SHIFT\t\t8\n#define lpfc_mbx_read_top_il_MASK\t\t0x00000001\n#define lpfc_mbx_read_top_il_WORD\t\tword2\n#define lpfc_mbx_read_top_att_type_SHIFT\t0\n#define lpfc_mbx_read_top_att_type_MASK\t\t0x000000FF\n#define lpfc_mbx_read_top_att_type_WORD\t\tword2\n#define LPFC_ATT_RESERVED    0x00\t \n#define LPFC_ATT_LINK_UP     0x01\t \n#define LPFC_ATT_LINK_DOWN   0x02\t \n#define LPFC_ATT_UNEXP_WWPN  0x06\t \n\tuint32_t word3;\n#define lpfc_mbx_read_top_alpa_granted_SHIFT\t24\n#define lpfc_mbx_read_top_alpa_granted_MASK\t0x000000FF\n#define lpfc_mbx_read_top_alpa_granted_WORD\tword3\n#define lpfc_mbx_read_top_lip_alps_SHIFT\t16\n#define lpfc_mbx_read_top_lip_alps_MASK\t\t0x000000FF\n#define lpfc_mbx_read_top_lip_alps_WORD\t\tword3\n#define lpfc_mbx_read_top_lip_type_SHIFT\t8\n#define lpfc_mbx_read_top_lip_type_MASK\t\t0x000000FF\n#define lpfc_mbx_read_top_lip_type_WORD\t\tword3\n#define lpfc_mbx_read_top_topology_SHIFT\t0\n#define lpfc_mbx_read_top_topology_MASK\t\t0x000000FF\n#define lpfc_mbx_read_top_topology_WORD\t\tword3\n#define LPFC_TOPOLOGY_PT_PT 0x01\t \n#define LPFC_TOPOLOGY_LOOP  0x02\t \n\t \n\tstruct ulp_bde64 lilpBde64;\n#define LPFC_ALPA_MAP_SIZE\t128\n\tuint32_t word7;\n#define lpfc_mbx_read_top_ld_lu_SHIFT\t\t31\n#define lpfc_mbx_read_top_ld_lu_MASK\t\t0x00000001\n#define lpfc_mbx_read_top_ld_lu_WORD\t\tword7\n#define lpfc_mbx_read_top_ld_tf_SHIFT\t\t30\n#define lpfc_mbx_read_top_ld_tf_MASK\t\t0x00000001\n#define lpfc_mbx_read_top_ld_tf_WORD\t\tword7\n#define lpfc_mbx_read_top_ld_link_spd_SHIFT\t8\n#define lpfc_mbx_read_top_ld_link_spd_MASK\t0x000000FF\n#define lpfc_mbx_read_top_ld_link_spd_WORD\tword7\n#define lpfc_mbx_read_top_ld_nl_port_SHIFT\t4\n#define lpfc_mbx_read_top_ld_nl_port_MASK\t0x0000000F\n#define lpfc_mbx_read_top_ld_nl_port_WORD\tword7\n#define lpfc_mbx_read_top_ld_tx_SHIFT\t\t2\n#define lpfc_mbx_read_top_ld_tx_MASK\t\t0x00000003\n#define lpfc_mbx_read_top_ld_tx_WORD\t\tword7\n#define lpfc_mbx_read_top_ld_rx_SHIFT\t\t0\n#define lpfc_mbx_read_top_ld_rx_MASK\t\t0x00000003\n#define lpfc_mbx_read_top_ld_rx_WORD\t\tword7\n\tuint32_t word8;\n#define lpfc_mbx_read_top_lu_SHIFT\t\t31\n#define lpfc_mbx_read_top_lu_MASK\t\t0x00000001\n#define lpfc_mbx_read_top_lu_WORD\t\tword8\n#define lpfc_mbx_read_top_tf_SHIFT\t\t30\n#define lpfc_mbx_read_top_tf_MASK\t\t0x00000001\n#define lpfc_mbx_read_top_tf_WORD\t\tword8\n#define lpfc_mbx_read_top_link_spd_SHIFT\t8\n#define lpfc_mbx_read_top_link_spd_MASK\t\t0x000000FF\n#define lpfc_mbx_read_top_link_spd_WORD\t\tword8\n#define lpfc_mbx_read_top_nl_port_SHIFT\t\t4\n#define lpfc_mbx_read_top_nl_port_MASK\t\t0x0000000F\n#define lpfc_mbx_read_top_nl_port_WORD\t\tword8\n#define lpfc_mbx_read_top_tx_SHIFT\t\t2\n#define lpfc_mbx_read_top_tx_MASK\t\t0x00000003\n#define lpfc_mbx_read_top_tx_WORD\t\tword8\n#define lpfc_mbx_read_top_rx_SHIFT\t\t0\n#define lpfc_mbx_read_top_rx_MASK\t\t0x00000003\n#define lpfc_mbx_read_top_rx_WORD\t\tword8\n#define LPFC_LINK_SPEED_UNKNOWN\t0x0\n#define LPFC_LINK_SPEED_1GHZ\t0x04\n#define LPFC_LINK_SPEED_2GHZ\t0x08\n#define LPFC_LINK_SPEED_4GHZ\t0x10\n#define LPFC_LINK_SPEED_8GHZ\t0x20\n#define LPFC_LINK_SPEED_10GHZ\t0x40\n#define LPFC_LINK_SPEED_16GHZ\t0x80\n#define LPFC_LINK_SPEED_32GHZ\t0x90\n#define LPFC_LINK_SPEED_64GHZ\t0xA0\n#define LPFC_LINK_SPEED_128GHZ\t0xB0\n#define LPFC_LINK_SPEED_256GHZ\t0xC0\n};\n\n \n\ntypedef struct {\n\tuint32_t eventTag;\t \n\tuint32_t rsvd1;\n} CLEAR_LA_VAR;\n\n \n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rsvd:25;\n\tuint32_t ra:1;\n\tuint32_t co:1;\n\tuint32_t cv:1;\n\tuint32_t type:4;\n\tuint32_t entry_index:16;\n\tuint32_t region_id:16;\n#else\t \n\tuint32_t type:4;\n\tuint32_t cv:1;\n\tuint32_t co:1;\n\tuint32_t ra:1;\n\tuint32_t rsvd:25;\n\tuint32_t region_id:16;\n\tuint32_t entry_index:16;\n#endif\n\n\tuint32_t sli4_length;\n\tuint32_t word_cnt;\n\tuint32_t resp_offset;\n} DUMP_VAR;\n\n#define  DMP_MEM_REG             0x1\n#define  DMP_NV_PARAMS           0x2\n#define  DMP_LMSD                0x3  \n#define  DMP_WELL_KNOWN          0x4\n\n#define  DMP_REGION_VPD          0xe\n#define  DMP_VPD_SIZE            0x400   \n#define  DMP_RSP_OFFSET          0x14    \n#define  DMP_RSP_SIZE            0x6C    \n\n#define  DMP_REGION_VPORT\t 0x16    \n#define  DMP_VPORT_REGION_SIZE\t 0x200\n#define  DMP_MBOX_OFFSET_WORD\t 0x5\n\n#define  DMP_REGION_23\t\t 0x17    \n#define  DMP_RGN23_SIZE\t\t 0x400\n\n#define  WAKE_UP_PARMS_REGION_ID    4\n#define  WAKE_UP_PARMS_WORD_SIZE   15\n\nstruct vport_rec {\n\tuint8_t wwpn[8];\n\tuint8_t wwnn[8];\n};\n\n#define VPORT_INFO_SIG 0x32324752\n#define VPORT_INFO_REV_MASK 0xff\n#define VPORT_INFO_REV 0x1\n#define MAX_STATIC_VPORT_COUNT 16\nstruct static_vport_info {\n\tuint32_t\t\tsignature;\n\tuint32_t\t\trev;\n\tstruct vport_rec\tvport_list[MAX_STATIC_VPORT_COUNT];\n\tuint32_t\t\tresvd[66];\n};\n\n \nstruct prog_id {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint8_t  type;\n\tuint8_t  id;\n\tuint32_t ver:4;   \n\tuint32_t rev:4;   \n\tuint32_t lev:2;   \n\tuint32_t dist:2;  \n\tuint32_t num:4;   \n#else  \n\tuint32_t num:4;   \n\tuint32_t dist:2;  \n\tuint32_t lev:2;   \n\tuint32_t rev:4;   \n\tuint32_t ver:4;   \n\tuint8_t  id;\n\tuint8_t  type;\n#endif\n};\n\n \n\nstruct update_cfg_var {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rsvd2:16;\n\tuint32_t type:8;\n\tuint32_t rsvd:1;\n\tuint32_t ra:1;\n\tuint32_t co:1;\n\tuint32_t cv:1;\n\tuint32_t req:4;\n\tuint32_t entry_length:16;\n\tuint32_t region_id:16;\n#else   \n\tuint32_t req:4;\n\tuint32_t cv:1;\n\tuint32_t co:1;\n\tuint32_t ra:1;\n\tuint32_t rsvd:1;\n\tuint32_t type:8;\n\tuint32_t rsvd2:16;\n\tuint32_t region_id:16;\n\tuint32_t entry_length:16;\n#endif\n\n\tuint32_t resp_info;\n\tuint32_t byte_cnt;\n\tuint32_t data_offset;\n};\n\nstruct hbq_mask {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint8_t tmatch;\n\tuint8_t tmask;\n\tuint8_t rctlmatch;\n\tuint8_t rctlmask;\n#else\t \n\tuint8_t rctlmask;\n\tuint8_t rctlmatch;\n\tuint8_t tmask;\n\tuint8_t tmatch;\n#endif\n};\n\n\n \n\nstruct config_hbq_var {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rsvd1      :7;\n\tuint32_t recvNotify :1;      \n\tuint32_t numMask    :8;      \n\tuint32_t profile    :8;      \n\tuint32_t rsvd2      :8;\n#else\t \n\tuint32_t rsvd2      :8;\n\tuint32_t profile    :8;      \n\tuint32_t numMask    :8;      \n\tuint32_t recvNotify :1;      \n\tuint32_t rsvd1      :7;\n#endif\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t hbqId      :16;\n\tuint32_t rsvd3      :12;\n\tuint32_t ringMask   :4;\n#else\t \n\tuint32_t ringMask   :4;\n\tuint32_t rsvd3      :12;\n\tuint32_t hbqId      :16;\n#endif\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t entry_count :16;\n\tuint32_t rsvd4        :8;\n\tuint32_t headerLen    :8;\n#else\t \n\tuint32_t headerLen    :8;\n\tuint32_t rsvd4        :8;\n\tuint32_t entry_count :16;\n#endif\n\n\tuint32_t hbqaddrLow;\n\tuint32_t hbqaddrHigh;\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rsvd5      :31;\n\tuint32_t logEntry   :1;\n#else\t \n\tuint32_t logEntry   :1;\n\tuint32_t rsvd5      :31;\n#endif\n\n\tuint32_t rsvd6;     \n\tuint32_t rsvd7;     \n\tuint32_t rsvd8;     \n\n\tstruct hbq_mask hbqMasks[6];\n\n\n\tunion {\n\t\tuint32_t allprofiles[12];\n\n\t\tstruct {\n\t\t\t#ifdef __BIG_ENDIAN_BITFIELD\n\t\t\t\tuint32_t\tseqlenoff\t:16;\n\t\t\t\tuint32_t\tmaxlen\t\t:16;\n\t\t\t#else\t \n\t\t\t\tuint32_t\tmaxlen\t\t:16;\n\t\t\t\tuint32_t\tseqlenoff\t:16;\n\t\t\t#endif\n\t\t\t#ifdef __BIG_ENDIAN_BITFIELD\n\t\t\t\tuint32_t\trsvd1\t\t:28;\n\t\t\t\tuint32_t\tseqlenbcnt\t:4;\n\t\t\t#else\t \n\t\t\t\tuint32_t\tseqlenbcnt\t:4;\n\t\t\t\tuint32_t\trsvd1\t\t:28;\n\t\t\t#endif\n\t\t\tuint32_t rsvd[10];\n\t\t} profile2;\n\n\t\tstruct {\n\t\t\t#ifdef __BIG_ENDIAN_BITFIELD\n\t\t\t\tuint32_t\tseqlenoff\t:16;\n\t\t\t\tuint32_t\tmaxlen\t\t:16;\n\t\t\t#else\t \n\t\t\t\tuint32_t\tmaxlen\t\t:16;\n\t\t\t\tuint32_t\tseqlenoff\t:16;\n\t\t\t#endif\n\t\t\t#ifdef __BIG_ENDIAN_BITFIELD\n\t\t\t\tuint32_t\tcmdcodeoff\t:28;\n\t\t\t\tuint32_t\trsvd1\t\t:12;\n\t\t\t\tuint32_t\tseqlenbcnt\t:4;\n\t\t\t#else\t \n\t\t\t\tuint32_t\tseqlenbcnt\t:4;\n\t\t\t\tuint32_t\trsvd1\t\t:12;\n\t\t\t\tuint32_t\tcmdcodeoff\t:28;\n\t\t\t#endif\n\t\t\tuint32_t cmdmatch[8];\n\n\t\t\tuint32_t rsvd[2];\n\t\t} profile3;\n\n\t\tstruct {\n\t\t\t#ifdef __BIG_ENDIAN_BITFIELD\n\t\t\t\tuint32_t\tseqlenoff\t:16;\n\t\t\t\tuint32_t\tmaxlen\t\t:16;\n\t\t\t#else\t \n\t\t\t\tuint32_t\tmaxlen\t\t:16;\n\t\t\t\tuint32_t\tseqlenoff\t:16;\n\t\t\t#endif\n\t\t\t#ifdef __BIG_ENDIAN_BITFIELD\n\t\t\t\tuint32_t\tcmdcodeoff\t:28;\n\t\t\t\tuint32_t\trsvd1\t\t:12;\n\t\t\t\tuint32_t\tseqlenbcnt\t:4;\n\t\t\t#else\t \n\t\t\t\tuint32_t\tseqlenbcnt\t:4;\n\t\t\t\tuint32_t\trsvd1\t\t:12;\n\t\t\t\tuint32_t\tcmdcodeoff\t:28;\n\t\t\t#endif\n\t\t\tuint32_t cmdmatch[8];\n\n\t\t\tuint32_t rsvd[2];\n\t\t} profile5;\n\n\t} profiles;\n\n};\n\n\n\n \ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t cBE       :  1;\n\tuint32_t cET       :  1;\n\tuint32_t cHpcb     :  1;\n\tuint32_t cMA       :  1;\n\tuint32_t sli_mode  :  4;\n\tuint32_t pcbLen    : 24;        \n#else\t \n\tuint32_t pcbLen    : 24;        \n\tuint32_t sli_mode  :  4;\n\tuint32_t cMA       :  1;\n\tuint32_t cHpcb     :  1;\n\tuint32_t cET       :  1;\n\tuint32_t cBE       :  1;\n#endif\n\n\tuint32_t pcbLow;        \n\tuint32_t pcbHigh;       \n\tuint32_t hbainit[5];\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t hps\t   :  1;  \n\tuint32_t rsvd\t   : 31;  \n#else    \n\tuint32_t rsvd      : 31;  \n\tuint32_t hps\t   :  1;  \n#endif\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rsvd1     : 20;   \n\tuint32_t casabt    :  1;   \n\tuint32_t rsvd2     :  2;   \n\tuint32_t cbg       :  1;   \n\tuint32_t cmv       :  1;   \n\tuint32_t ccrp      :  1;   \n\tuint32_t csah      :  1;   \n\tuint32_t chbs      :  1;   \n\tuint32_t cinb      :  1;   \n\tuint32_t cerbm\t   :  1;   \n\tuint32_t cmx\t   :  1;   \n\tuint32_t cmr\t   :  1;   \n#else\t \n\tuint32_t cmr\t   :  1;   \n\tuint32_t cmx\t   :  1;   \n\tuint32_t cerbm\t   :  1;   \n\tuint32_t cinb      :  1;   \n\tuint32_t chbs      :  1;   \n\tuint32_t csah      :  1;   \n\tuint32_t ccrp      :  1;   \n\tuint32_t cmv\t   :  1;   \n\tuint32_t cbg       :  1;   \n\tuint32_t rsvd2     :  2;   \n\tuint32_t casabt    :  1;   \n\tuint32_t rsvd1     : 20;   \n#endif\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rsvd3     : 20;   \n\tuint32_t gasabt    :  1;   \n\tuint32_t rsvd4     :  2;   \n\tuint32_t gbg       :  1;   \n\tuint32_t gmv\t   :  1;   \n\tuint32_t gcrp\t   :  1;   \n\tuint32_t gsah\t   :  1;   \n\tuint32_t ghbs\t   :  1;   \n\tuint32_t ginb\t   :  1;   \n\tuint32_t gerbm\t   :  1;   \n\tuint32_t gmx\t   :  1;   \n\tuint32_t gmr\t   :  1;   \n#else\t \n\tuint32_t gmr\t   :  1;   \n\tuint32_t gmx\t   :  1;   \n\tuint32_t gerbm\t   :  1;   \n\tuint32_t ginb\t   :  1;   \n\tuint32_t ghbs\t   :  1;   \n\tuint32_t gsah\t   :  1;   \n\tuint32_t gcrp\t   :  1;   \n\tuint32_t gmv\t   :  1;   \n\tuint32_t gbg       :  1;   \n\tuint32_t rsvd4     :  2;   \n\tuint32_t gasabt    :  1;   \n\tuint32_t rsvd3     : 20;   \n#endif\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t max_rpi   : 16;   \n\tuint32_t max_xri   : 16;   \n#else\t \n\tuint32_t max_xri   : 16;   \n\tuint32_t max_rpi   : 16;   \n#endif\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t max_hbq   : 16;   \n\tuint32_t rsvd5     : 16;   \n#else\t \n\tuint32_t rsvd5     : 16;   \n\tuint32_t max_hbq   : 16;   \n#endif\n\n\tuint32_t rsvd6;            \n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rsvd7      : 16;\n\tuint32_t max_vpi    : 16;   \n#else\t \n\tuint32_t max_vpi    : 16;   \n\tuint32_t rsvd7      : 16;\n#endif\n\n} CONFIG_PORT_VAR;\n\n \nstruct config_msi_var {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t dfltMsgNum:8;\t \n\tuint32_t rsvd1:11;\t \n\tuint32_t NID:5;\t\t \n\tuint32_t rsvd2:5;\t \n\tuint32_t dfltPresent:1;\t \n\tuint32_t addFlag:1;\t \n\tuint32_t reportFlag:1;\t \n#else\t \n\tuint32_t reportFlag:1;\t \n\tuint32_t addFlag:1;\t \n\tuint32_t dfltPresent:1;\t \n\tuint32_t rsvd2:5;\t \n\tuint32_t NID:5;\t\t \n\tuint32_t rsvd1:11;\t \n\tuint32_t dfltMsgNum:8;\t \n#endif\n\tuint32_t attentionConditions[2];\n\tuint8_t  attentionId[16];\n\tuint8_t  messageNumberByHA[64];\n\tuint8_t  messageNumberByID[16];\n\tuint32_t autoClearHA[2];\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rsvd3:16;\n\tuint32_t autoClearID:16;\n#else\t \n\tuint32_t autoClearID:16;\n\tuint32_t rsvd3:16;\n#endif\n\tuint32_t rsvd4;\n};\n\n \n\n \n#define SLIMOFF 0x30\t\t \n\ntypedef struct _SLI2_RDSC {\n\tuint32_t cmdEntries;\n\tuint32_t cmdAddrLow;\n\tuint32_t cmdAddrHigh;\n\n\tuint32_t rspEntries;\n\tuint32_t rspAddrLow;\n\tuint32_t rspAddrHigh;\n} SLI2_RDSC;\n\ntypedef struct _PCB {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t type:8;\n#define TYPE_NATIVE_SLI2       0x01\n\tuint32_t feature:8;\n#define FEATURE_INITIAL_SLI2   0x01\n\tuint32_t rsvd:12;\n\tuint32_t maxRing:4;\n#else\t \n\tuint32_t maxRing:4;\n\tuint32_t rsvd:12;\n\tuint32_t feature:8;\n#define FEATURE_INITIAL_SLI2   0x01\n\tuint32_t type:8;\n#define TYPE_NATIVE_SLI2       0x01\n#endif\n\n\tuint32_t mailBoxSize;\n\tuint32_t mbAddrLow;\n\tuint32_t mbAddrHigh;\n\n\tuint32_t hgpAddrLow;\n\tuint32_t hgpAddrHigh;\n\n\tuint32_t pgpAddrLow;\n\tuint32_t pgpAddrHigh;\n\tSLI2_RDSC rdsc[MAX_SLI3_RINGS];\n} PCB_t;\n\n \ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rsvd0:27;\n\tuint32_t discardFarp:1;\n\tuint32_t IPEnable:1;\n\tuint32_t nodeName:1;\n\tuint32_t portName:1;\n\tuint32_t filterEnable:1;\n#else\t \n\tuint32_t filterEnable:1;\n\tuint32_t portName:1;\n\tuint32_t nodeName:1;\n\tuint32_t IPEnable:1;\n\tuint32_t discardFarp:1;\n\tuint32_t rsvd:27;\n#endif\n\n\tuint8_t portname[8];\t \n\tuint8_t nodename[8];\n\tuint32_t rsvd1;\n\tuint32_t rsvd2;\n\tuint32_t rsvd3;\n\tuint32_t IPAddress;\n} CONFIG_FARP_VAR;\n\n \n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rsvd:30;\n\tuint32_t ring:2;\t \n#else  \n\tuint32_t ring:2;\t \n\tuint32_t rsvd:30;\n#endif\n} ASYNCEVT_ENABLE_VAR;\n\n \n#define MAILBOX_CMD_WSIZE\t32\n#define MAILBOX_CMD_SIZE\t(MAILBOX_CMD_WSIZE * sizeof(uint32_t))\n \n#define MAILBOX_EXT_WSIZE\t512\n#define MAILBOX_EXT_SIZE\t(MAILBOX_EXT_WSIZE * sizeof(uint32_t))\n#define MAILBOX_HBA_EXT_OFFSET  0x100\n \n#define MAILBOX_SYSFS_MAX\t4096\n\ntypedef union {\n\tuint32_t varWords[MAILBOX_CMD_WSIZE - 1];  \n\tLOAD_SM_VAR varLdSM;\t\t \n\tREAD_NV_VAR varRDnvp;\t\t \n\tWRITE_NV_VAR varWTnvp;\t\t \n\tBIU_DIAG_VAR varBIUdiag;\t \n\tINIT_LINK_VAR varInitLnk;\t \n\tDOWN_LINK_VAR varDwnLnk;\t \n\tCONFIG_LINK varCfgLnk;\t\t \n\tPART_SLIM_VAR varSlim;\t\t \n\tCONFIG_RING_VAR varCfgRing;\t \n\tRESET_RING_VAR varRstRing;\t \n\tREAD_CONFIG_VAR varRdConfig;\t \n\tREAD_RCONF_VAR varRdRConfig;\t \n\tREAD_SPARM_VAR varRdSparm;\t \n\tREAD_STATUS_VAR varRdStatus;\t \n\tREAD_RPI_VAR varRdRPI;\t\t \n\tREAD_XRI_VAR varRdXRI;\t\t \n\tREAD_REV_VAR varRdRev;\t\t \n\tREAD_LNK_VAR varRdLnk;\t\t \n\tREG_LOGIN_VAR varRegLogin;\t \n\tUNREG_LOGIN_VAR varUnregLogin;\t \n\tCLEAR_LA_VAR varClearLA;\t \n\tDUMP_VAR varDmp;\t\t \n\tUNREG_D_ID_VAR varUnregDID;\t \n\tCONFIG_FARP_VAR varCfgFarp;\t \n\tstruct config_hbq_var varCfgHbq; \n\tstruct update_cfg_var varUpdateCfg;  \n\tCONFIG_PORT_VAR varCfgPort;\t \n\tstruct lpfc_mbx_read_top varReadTop;  \n\tREG_VPI_VAR varRegVpi;\t\t \n\tUNREG_VPI_VAR varUnregVpi;\t \n\tASYNCEVT_ENABLE_VAR varCfgAsyncEvent;  \n\tstruct READ_EVENT_LOG_VAR varRdEventLog;\t \n\tstruct config_msi_var varCfgMSI; \n} MAILVARIANTS;\n\n \n\nstruct lpfc_hgp {\n\t__le32 cmdPutInx;\n\t__le32 rspGetInx;\n};\n\nstruct lpfc_pgp {\n\t__le32 cmdGetInx;\n\t__le32 rspPutInx;\n};\n\nstruct sli2_desc {\n\tuint32_t unused1[16];\n\tstruct lpfc_hgp host[MAX_SLI3_RINGS];\n\tstruct lpfc_pgp port[MAX_SLI3_RINGS];\n};\n\nstruct sli3_desc {\n\tstruct lpfc_hgp host[MAX_SLI3_RINGS];\n\tuint32_t reserved[8];\n\tuint32_t hbq_put[16];\n};\n\nstruct sli3_pgp {\n\tstruct lpfc_pgp port[MAX_SLI3_RINGS];\n\tuint32_t hbq_get[16];\n};\n\nunion sli_var {\n\tstruct sli2_desc\ts2;\n\tstruct sli3_desc\ts3;\n\tstruct sli3_pgp\t\ts3_pgp;\n};\n\ntypedef struct {\n\tstruct_group_tagged(MAILBOX_word0, bits,\n\t\tunion {\n\t\t\tstruct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t\t\t\tuint16_t mbxStatus;\n\t\t\t\tuint8_t mbxCommand;\n\t\t\t\tuint8_t mbxReserved:6;\n\t\t\t\tuint8_t mbxHc:1;\n\t\t\t\tuint8_t mbxOwner:1;\t \n#else\t \n\t\t\t\tuint8_t mbxOwner:1;\t \n\t\t\t\tuint8_t mbxHc:1;\n\t\t\t\tuint8_t mbxReserved:6;\n\t\t\t\tuint8_t mbxCommand;\n\t\t\t\tuint16_t mbxStatus;\n#endif\n\t\t\t};\n\t\t\tu32 word0;\n\t\t};\n\t);\n\n\tMAILVARIANTS un;\n\tunion sli_var us;\n} MAILBOX_t;\n\n \n\ntypedef struct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint8_t statAction;\n\tuint8_t statRsn;\n\tuint8_t statBaExp;\n\tuint8_t statLocalError;\n#else\t \n\tuint8_t statLocalError;\n\tuint8_t statBaExp;\n\tuint8_t statRsn;\n\tuint8_t statAction;\n#endif\n\t \n#define RJT_BAD_D_ID       0x01\t \n#define RJT_BAD_S_ID       0x02\t \n#define RJT_UNAVAIL_TEMP   0x03\t \n#define RJT_UNAVAIL_PERM   0x04\t \n#define RJT_UNSUP_CLASS    0x05\t \n#define RJT_DELIM_ERR      0x06\t \n#define RJT_UNSUP_TYPE     0x07\t \n#define RJT_BAD_CONTROL    0x08\t \n#define RJT_BAD_RCTL       0x09\t \n#define RJT_BAD_FCTL       0x0A\t \n#define RJT_BAD_OXID       0x0B\t \n#define RJT_BAD_RXID       0x0C\t \n#define RJT_BAD_SEQID      0x0D\t \n#define RJT_BAD_DFCTL      0x0E\t \n#define RJT_BAD_SEQCNT     0x0F\t \n#define RJT_BAD_PARM       0x10\t \n#define RJT_XCHG_ERR       0x11\t \n#define RJT_PROT_ERR       0x12\t \n#define RJT_BAD_LENGTH     0x13\t \n#define RJT_UNEXPECTED_ACK 0x14\t \n#define RJT_LOGIN_REQUIRED 0x16\t \n#define RJT_TOO_MANY_SEQ   0x17\t \n#define RJT_XCHG_NOT_STRT  0x18\t \n#define RJT_UNSUP_SEC_HDR  0x19\t \n#define RJT_UNAVAIL_PATH   0x1A\t \n#define RJT_VENDOR_UNIQUE  0xFF\t \n\n#define IOERR_SUCCESS                 0x00\t \n#define IOERR_MISSING_CONTINUE        0x01\n#define IOERR_SEQUENCE_TIMEOUT        0x02\n#define IOERR_INTERNAL_ERROR          0x03\n#define IOERR_INVALID_RPI             0x04\n#define IOERR_NO_XRI                  0x05\n#define IOERR_ILLEGAL_COMMAND         0x06\n#define IOERR_XCHG_DROPPED            0x07\n#define IOERR_ILLEGAL_FIELD           0x08\n#define IOERR_RPI_SUSPENDED           0x09\n#define IOERR_TOO_MANY_BUFFERS        0x0A\n#define IOERR_RCV_BUFFER_WAITING      0x0B\n#define IOERR_NO_CONNECTION           0x0C\n#define IOERR_TX_DMA_FAILED           0x0D\n#define IOERR_RX_DMA_FAILED           0x0E\n#define IOERR_ILLEGAL_FRAME           0x0F\n#define IOERR_EXTRA_DATA              0x10\n#define IOERR_NO_RESOURCES            0x11\n#define IOERR_RESERVED                0x12\n#define IOERR_ILLEGAL_LENGTH          0x13\n#define IOERR_UNSUPPORTED_FEATURE     0x14\n#define IOERR_ABORT_IN_PROGRESS       0x15\n#define IOERR_ABORT_REQUESTED         0x16\n#define IOERR_RECEIVE_BUFFER_TIMEOUT  0x17\n#define IOERR_LOOP_OPEN_FAILURE       0x18\n#define IOERR_RING_RESET              0x19\n#define IOERR_LINK_DOWN               0x1A\n#define IOERR_CORRUPTED_DATA          0x1B\n#define IOERR_CORRUPTED_RPI           0x1C\n#define IOERR_OUT_OF_ORDER_DATA       0x1D\n#define IOERR_OUT_OF_ORDER_ACK        0x1E\n#define IOERR_DUP_FRAME               0x1F\n#define IOERR_LINK_CONTROL_FRAME      0x20\t \n#define IOERR_BAD_HOST_ADDRESS        0x21\n#define IOERR_RCV_HDRBUF_WAITING      0x22\n#define IOERR_MISSING_HDR_BUFFER      0x23\n#define IOERR_MSEQ_CHAIN_CORRUPTED    0x24\n#define IOERR_ABORTMULT_REQUESTED     0x25\n#define IOERR_BUFFER_SHORTAGE         0x28\n#define IOERR_DEFAULT                 0x29\n#define IOERR_CNT                     0x2A\n#define IOERR_SLER_FAILURE            0x46\n#define IOERR_SLER_CMD_RCV_FAILURE    0x47\n#define IOERR_SLER_REC_RJT_ERR        0x48\n#define IOERR_SLER_REC_SRR_RETRY_ERR  0x49\n#define IOERR_SLER_SRR_RJT_ERR        0x4A\n#define IOERR_SLER_RRQ_RJT_ERR        0x4C\n#define IOERR_SLER_RRQ_RETRY_ERR      0x4D\n#define IOERR_SLER_ABTS_ERR           0x4E\n#define IOERR_ELXSEC_KEY_UNWRAP_ERROR\t\t0xF0\n#define IOERR_ELXSEC_KEY_UNWRAP_COMPARE_ERROR\t0xF1\n#define IOERR_ELXSEC_CRYPTO_ERROR\t\t0xF2\n#define IOERR_ELXSEC_CRYPTO_COMPARE_ERROR\t0xF3\n#define IOERR_DRVR_MASK               0x100\n#define IOERR_SLI_DOWN                0x101   \n#define IOERR_SLI_BRESET              0x102\n#define IOERR_SLI_ABORTED             0x103\n#define IOERR_PARAM_MASK              0x1ff\n} PARM_ERR;\n\ntypedef union {\n\tstruct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t\tuint8_t Rctl;\t \n\t\tuint8_t Type;\t \n\t\tuint8_t Dfctl;\t \n\t\tuint8_t Fctl;\t \n#else\t \n\t\tuint8_t Fctl;\t \n\t\tuint8_t Dfctl;\t \n\t\tuint8_t Type;\t \n\t\tuint8_t Rctl;\t \n#endif\n\n#define BC      0x02\t\t \n#define SI      0x04\t\t \n#define LA      0x08\t\t \n#define LS      0x80\t\t \n\t} hcsw;\n\tuint32_t reserved;\n} WORD5;\n\n \ntypedef struct {\n\tuint32_t reserved[4];\n\tPARM_ERR perr;\n} GENERIC_RSP;\n\n \ntypedef struct {\n\tstruct ulp_bde xrsqbde[2];\n\tuint32_t xrsqRo;\t \n\tWORD5 w5;\t\t \n} XR_SEQ_FIELDS;\n\n \ntypedef struct {\n\tstruct ulp_bde elsReq;\n\tstruct ulp_bde elsRsp;\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t word4Rsvd:7;\n\tuint32_t fl:1;\n\tuint32_t myID:24;\n\tuint32_t word5Rsvd:8;\n\tuint32_t remoteID:24;\n#else\t \n\tuint32_t myID:24;\n\tuint32_t fl:1;\n\tuint32_t word4Rsvd:7;\n\tuint32_t remoteID:24;\n\tuint32_t word5Rsvd:8;\n#endif\n} ELS_REQUEST;\n\n \ntypedef struct {\n\tstruct ulp_bde elsReq[2];\n\tuint32_t parmRo;\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t word5Rsvd:8;\n\tuint32_t remoteID:24;\n#else\t \n\tuint32_t remoteID:24;\n\tuint32_t word5Rsvd:8;\n#endif\n} RCV_ELS_REQ;\n\n \ntypedef struct {\n\tuint32_t rsvd[3];\n\tuint32_t abortType;\n#define ABORT_TYPE_ABTX  0x00000000\n#define ABORT_TYPE_ABTS  0x00000001\n\tuint32_t parm;\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t abortContextTag;  \n\tuint16_t abortIoTag;\t \n#else\t \n\tuint16_t abortIoTag;\t \n\tuint16_t abortContextTag;  \n#endif\n} AC_XRI;\n\n \ntypedef struct {\n\tuint32_t rsvd[3];\n\tuint32_t abortType;\n\tuint32_t parm;\n\tuint32_t iotag32;\n} A_MXRI64;\n\n \ntypedef struct {\n\tuint32_t rsvd[4];\n\tuint32_t parmRo;\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t word5Rsvd:8;\n\tuint32_t remoteID:24;\n#else\t \n\tuint32_t remoteID:24;\n\tuint32_t word5Rsvd:8;\n#endif\n} GET_RPI;\n\n \ntypedef struct {\n\tstruct ulp_bde fcpi_cmnd;\t \n\tstruct ulp_bde fcpi_rsp;\t \n\tuint32_t fcpi_parm;\n\tuint32_t fcpi_XRdy;\t \n} FCPI_FIELDS;\n\n \ntypedef struct {\n\tstruct ulp_bde fcpt_Buffer[2];\t \n\tuint32_t fcpt_Offset;\n\tuint32_t fcpt_Length;\t \n} FCPT_FIELDS;\n\n \n\n \ntypedef struct {\n\tULP_BDL bdl;\n\tuint32_t xrsqRo;\t \n\tWORD5 w5;\t\t \n} XMT_SEQ_FIELDS64;\n\n \n#define xmit_els_remoteID xrsqRo\n\n \ntypedef struct {\n\tstruct ulp_bde64 rcvBde;\n\tuint32_t rsvd1;\n\tuint32_t xrsqRo;\t \n\tWORD5 w5;\t\t \n} RCV_SEQ_FIELDS64;\n\n \ntypedef struct {\n\tULP_BDL bdl;\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t word4Rsvd:7;\n\tuint32_t fl:1;\n\tuint32_t myID:24;\n\tuint32_t word5Rsvd:8;\n\tuint32_t remoteID:24;\n#else\t \n\tuint32_t myID:24;\n\tuint32_t fl:1;\n\tuint32_t word4Rsvd:7;\n\tuint32_t remoteID:24;\n\tuint32_t word5Rsvd:8;\n#endif\n} ELS_REQUEST64;\n\n \ntypedef struct {\n\tULP_BDL bdl;\n\tuint32_t xrsqRo;\t \n\tWORD5 w5;\t\t \n} GEN_REQUEST64;\n\n \ntypedef struct {\n\tstruct ulp_bde64 elsReq;\n\tuint32_t rcvd1;\n\tuint32_t parmRo;\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t word5Rsvd:8;\n\tuint32_t remoteID:24;\n#else\t \n\tuint32_t remoteID:24;\n\tuint32_t word5Rsvd:8;\n#endif\n} RCV_ELS_REQ64;\n\n \nstruct rcv_seq64 {\n\tstruct ulp_bde64 elsReq;\n\tuint32_t hbq_1;\n\tuint32_t parmRo;\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t rctl:8;\n\tuint32_t type:8;\n\tuint32_t dfctl:8;\n\tuint32_t ls:1;\n\tuint32_t fs:1;\n\tuint32_t rsvd2:3;\n\tuint32_t si:1;\n\tuint32_t bc:1;\n\tuint32_t rsvd3:1;\n#else\t \n\tuint32_t rsvd3:1;\n\tuint32_t bc:1;\n\tuint32_t si:1;\n\tuint32_t rsvd2:3;\n\tuint32_t fs:1;\n\tuint32_t ls:1;\n\tuint32_t dfctl:8;\n\tuint32_t type:8;\n\tuint32_t rctl:8;\n#endif\n};\n\n \ntypedef struct {\n\tULP_BDL bdl;\n\tuint32_t fcpi_parm;\n\tuint32_t fcpi_XRdy;\t \n} FCPI_FIELDS64;\n\n \ntypedef struct {\n\tULP_BDL bdl;\n\tuint32_t fcpt_Offset;\n\tuint32_t fcpt_Length;\t \n} FCPT_FIELDS64;\n\n \ntypedef struct {\n\tuint32_t rsvd[4];\n\tuint32_t param;\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t evt_code;\t\t \n\tuint16_t sub_ctxt_tag;\t\t \n#else    \n\tuint16_t sub_ctxt_tag;\t\t \n\tuint16_t evt_code;\t\t \n#endif\n} ASYNCSTAT_FIELDS;\n#define ASYNC_TEMP_WARN\t\t0x100\n#define ASYNC_TEMP_SAFE\t\t0x101\n#define ASYNC_STATUS_CN\t\t0x102\n\n \n\nstruct rcv_sli3 {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint16_t ox_id;\n\tuint16_t seq_cnt;\n\n\tuint16_t vpi;\n\tuint16_t word9Rsvd;\n#else   \n\tuint16_t seq_cnt;\n\tuint16_t ox_id;\n\n\tuint16_t word9Rsvd;\n\tuint16_t vpi;\n#endif\n\tuint32_t word10Rsvd;\n\tuint32_t acc_len;       \n\tstruct ulp_bde64 bde2;\n};\n\n \nstruct lpfc_hbq_entry {\n\tstruct ulp_bde64 bde;\n\tuint32_t buffer_tag;\n};\n\n \ntypedef struct {\n\tstruct lpfc_hbq_entry   buff;\n\tuint32_t                rsvd;\n\tuint32_t\t\trsvd1;\n} QUE_XRI64_CX_FIELDS;\n\nstruct que_xri64cx_ext_fields {\n\tuint32_t\tiotag64_low;\n\tuint32_t\tiotag64_high;\n\tuint32_t\tebde_count;\n\tuint32_t\trsvd;\n\tstruct lpfc_hbq_entry\tbuff[5];\n};\n\nstruct sli3_bg_fields {\n\tuint32_t filler[6];\t \n\tuint32_t bghm;\t\t \n \n#define BGS_BIDIR_BG_PROF_MASK\t\t0xff000000\n#define BGS_BIDIR_BG_PROF_SHIFT\t\t24\n#define BGS_BIDIR_ERR_COND_FLAGS_MASK\t0x003f0000\n#define BGS_BIDIR_ERR_COND_SHIFT\t16\n#define BGS_BG_PROFILE_MASK\t\t0x0000ff00\n#define BGS_BG_PROFILE_SHIFT\t\t8\n#define BGS_INVALID_PROF_MASK\t\t0x00000020\n#define BGS_INVALID_PROF_SHIFT\t\t5\n#define BGS_UNINIT_DIF_BLOCK_MASK\t0x00000010\n#define BGS_UNINIT_DIF_BLOCK_SHIFT\t4\n#define BGS_HI_WATER_MARK_PRESENT_MASK\t0x00000008\n#define BGS_HI_WATER_MARK_PRESENT_SHIFT\t3\n#define BGS_REFTAG_ERR_MASK\t\t0x00000004\n#define BGS_REFTAG_ERR_SHIFT\t\t2\n#define BGS_APPTAG_ERR_MASK\t\t0x00000002\n#define BGS_APPTAG_ERR_SHIFT\t\t1\n#define BGS_GUARD_ERR_MASK\t\t0x00000001\n#define BGS_GUARD_ERR_SHIFT\t\t0\n\tuint32_t bgstat;\t \n};\n\nstatic inline uint32_t\nlpfc_bgs_get_bidir_bg_prof(uint32_t bgstat)\n{\n\treturn (bgstat & BGS_BIDIR_BG_PROF_MASK) >>\n\t\t\t\tBGS_BIDIR_BG_PROF_SHIFT;\n}\n\nstatic inline uint32_t\nlpfc_bgs_get_bidir_err_cond(uint32_t bgstat)\n{\n\treturn (bgstat & BGS_BIDIR_ERR_COND_FLAGS_MASK) >>\n\t\t\t\tBGS_BIDIR_ERR_COND_SHIFT;\n}\n\nstatic inline uint32_t\nlpfc_bgs_get_bg_prof(uint32_t bgstat)\n{\n\treturn (bgstat & BGS_BG_PROFILE_MASK) >>\n\t\t\t\tBGS_BG_PROFILE_SHIFT;\n}\n\nstatic inline uint32_t\nlpfc_bgs_get_invalid_prof(uint32_t bgstat)\n{\n\treturn (bgstat & BGS_INVALID_PROF_MASK) >>\n\t\t\t\tBGS_INVALID_PROF_SHIFT;\n}\n\nstatic inline uint32_t\nlpfc_bgs_get_uninit_dif_block(uint32_t bgstat)\n{\n\treturn (bgstat & BGS_UNINIT_DIF_BLOCK_MASK) >>\n\t\t\t\tBGS_UNINIT_DIF_BLOCK_SHIFT;\n}\n\nstatic inline uint32_t\nlpfc_bgs_get_hi_water_mark_present(uint32_t bgstat)\n{\n\treturn (bgstat & BGS_HI_WATER_MARK_PRESENT_MASK) >>\n\t\t\t\tBGS_HI_WATER_MARK_PRESENT_SHIFT;\n}\n\nstatic inline uint32_t\nlpfc_bgs_get_reftag_err(uint32_t bgstat)\n{\n\treturn (bgstat & BGS_REFTAG_ERR_MASK) >>\n\t\t\t\tBGS_REFTAG_ERR_SHIFT;\n}\n\nstatic inline uint32_t\nlpfc_bgs_get_apptag_err(uint32_t bgstat)\n{\n\treturn (bgstat & BGS_APPTAG_ERR_MASK) >>\n\t\t\t\tBGS_APPTAG_ERR_SHIFT;\n}\n\nstatic inline uint32_t\nlpfc_bgs_get_guard_err(uint32_t bgstat)\n{\n\treturn (bgstat & BGS_GUARD_ERR_MASK) >>\n\t\t\t\tBGS_GUARD_ERR_SHIFT;\n}\n\n#define LPFC_EXT_DATA_BDE_COUNT 3\nstruct fcp_irw_ext {\n\tuint32_t\tio_tag64_low;\n\tuint32_t\tio_tag64_high;\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint8_t\t\treserved1;\n\tuint8_t\t\treserved2;\n\tuint8_t\t\treserved3;\n\tuint8_t\t\tebde_count;\n#else   \n\tuint8_t\t\tebde_count;\n\tuint8_t\t\treserved3;\n\tuint8_t\t\treserved2;\n\tuint8_t\t\treserved1;\n#endif\n\tuint32_t\treserved4;\n\tstruct ulp_bde64 rbde;\t\t \n\tstruct ulp_bde64 dbde[LPFC_EXT_DATA_BDE_COUNT];\t \n\tuint8_t icd[32];\t\t \n};\n\ntypedef struct _IOCB {\t \n\tunion {\n\t\tGENERIC_RSP grsp;\t \n\t\tXR_SEQ_FIELDS xrseq;\t \n\t\tstruct ulp_bde cont[3];\t \n\t\tRCV_ELS_REQ rcvels;\t \n\t\tAC_XRI acxri;\t \n\t\tA_MXRI64 amxri;\t \n\t\tGET_RPI getrpi;\t \n\t\tFCPI_FIELDS fcpi;\t \n\t\tFCPT_FIELDS fcpt;\t \n\n\t\t \n\n\t\tstruct ulp_bde64 cont64[2];   \n\t\tELS_REQUEST64 elsreq64;\t \n\t\tGEN_REQUEST64 genreq64;\t \n\t\tRCV_ELS_REQ64 rcvels64;\t \n\t\tXMT_SEQ_FIELDS64 xseq64;\t \n\t\tFCPI_FIELDS64 fcpi64;\t \n\t\tFCPT_FIELDS64 fcpt64;\t \n\t\tASYNCSTAT_FIELDS asyncstat;  \n\t\tQUE_XRI64_CX_FIELDS quexri64cx;  \n\t\tstruct rcv_seq64 rcvseq64;\t \n\t\tstruct sli4_bls_rsp bls_rsp;  \n\t\tuint32_t ulpWord[IOCB_WORD_SZ - 2];\t \n\t} un;\n\tunion {\n\t\tstruct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t\t\tuint16_t ulpContext;\t \n\t\t\tuint16_t ulpIoTag;\t \n#else\t \n\t\t\tuint16_t ulpIoTag;\t \n\t\t\tuint16_t ulpContext;\t \n#endif\n\t\t} t1;\n\t\tstruct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t\t\tuint16_t ulpContext;\t \n\t\t\tuint16_t ulpIoTag1:2;\t \n\t\t\tuint16_t ulpIoTag0:14;\t \n#else\t \n\t\t\tuint16_t ulpIoTag0:14;\t \n\t\t\tuint16_t ulpIoTag1:2;\t \n\t\t\tuint16_t ulpContext;\t \n#endif\n\t\t} t2;\n\t} un1;\n#define ulpContext un1.t1.ulpContext\n#define ulpIoTag   un1.t1.ulpIoTag\n#define ulpIoTag0  un1.t2.ulpIoTag0\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tuint32_t ulpTimeout:8;\n\tuint32_t ulpXS:1;\n\tuint32_t ulpFCP2Rcvy:1;\n\tuint32_t ulpPU:2;\n\tuint32_t ulpIr:1;\n\tuint32_t ulpClass:3;\n\tuint32_t ulpCommand:8;\n\tuint32_t ulpStatus:4;\n\tuint32_t ulpBdeCount:2;\n\tuint32_t ulpLe:1;\n\tuint32_t ulpOwner:1;\t \n#else\t \n\tuint32_t ulpOwner:1;\t \n\tuint32_t ulpLe:1;\n\tuint32_t ulpBdeCount:2;\n\tuint32_t ulpStatus:4;\n\tuint32_t ulpCommand:8;\n\tuint32_t ulpClass:3;\n\tuint32_t ulpIr:1;\n\tuint32_t ulpPU:2;\n\tuint32_t ulpFCP2Rcvy:1;\n\tuint32_t ulpXS:1;\n\tuint32_t ulpTimeout:8;\n#endif\n\n\tunion {\n\t\tstruct rcv_sli3 rcvsli3;  \n\n\t\t \n\t\tstruct que_xri64cx_ext_fields que_xri64cx_ext_words;\n\t\tstruct fcp_irw_ext fcp_ext;\n\t\tuint32_t sli3Words[24];  \n\n\t\t \n\t\tstruct sli3_bg_fields sli3_bg;\n\t} unsli3;\n\n#define ulpCt_h ulpXS\n#define ulpCt_l ulpFCP2Rcvy\n\n#define IOCB_FCP\t   1\t \n#define IOCB_IP\t\t   2\t \n#define PARM_UNUSED        0\t \n#define PARM_REL_OFF       1\t \n#define PARM_READ_CHECK    2\t \n#define PARM_NPIV_DID\t   3\n#define CLASS1             0\t \n#define CLASS2             1\t \n#define CLASS3             2\t \n#define CLASS_FCP_INTERMIX 7\t \n\n#define IOSTAT_SUCCESS         0x0\t \n#define IOSTAT_FCP_RSP_ERROR   0x1\n#define IOSTAT_REMOTE_STOP     0x2\n#define IOSTAT_LOCAL_REJECT    0x3\n#define IOSTAT_NPORT_RJT       0x4\n#define IOSTAT_FABRIC_RJT      0x5\n#define IOSTAT_NPORT_BSY       0x6\n#define IOSTAT_FABRIC_BSY      0x7\n#define IOSTAT_INTERMED_RSP    0x8\n#define IOSTAT_LS_RJT          0x9\n#define IOSTAT_BA_RJT          0xA\n#define IOSTAT_RSVD1           0xB\n#define IOSTAT_RSVD2           0xC\n#define IOSTAT_RSVD3           0xD\n#define IOSTAT_RSVD4           0xE\n#define IOSTAT_NEED_BUFFER     0xF\n#define IOSTAT_DRIVER_REJECT   0x10    \n#define IOSTAT_DEFAULT         0xF     \n#define IOSTAT_CNT             0x11\n\n} IOCB_t;\n\n\n#define SLI1_SLIM_SIZE   (4 * 1024)\n\n \n#define SLI2_SLIM_SIZE   (64 * 1024)\n\n \n#define MAX_SLI2_IOCB    498\n#define MAX_SLIM_IOCB_SIZE (SLI2_SLIM_SIZE - \\\n\t\t\t    (sizeof(MAILBOX_t) + sizeof(PCB_t) + \\\n\t\t\t    sizeof(uint32_t) * MAILBOX_EXT_WSIZE))\n\n \n#define LPFC_TOTAL_HBQ_SIZE (sizeof(struct lpfc_hbq_entry) *  \\\n\t\t\t     lpfc_sli_hbq_count())\n\nstruct lpfc_sli2_slim {\n\tMAILBOX_t mbx;\n\tuint32_t  mbx_ext_words[MAILBOX_EXT_WSIZE];\n\tPCB_t pcb;\n\tIOCB_t IOCBs[MAX_SLIM_IOCB_SIZE];\n};\n\n \nstatic inline int\nlpfc_is_LC_HBA(unsigned short device)\n{\n\tif ((device == PCI_DEVICE_ID_TFLY) ||\n\t    (device == PCI_DEVICE_ID_PFLY) ||\n\t    (device == PCI_DEVICE_ID_LP101) ||\n\t    (device == PCI_DEVICE_ID_BMID) ||\n\t    (device == PCI_DEVICE_ID_BSMB) ||\n\t    (device == PCI_DEVICE_ID_ZMID) ||\n\t    (device == PCI_DEVICE_ID_ZSMB) ||\n\t    (device == PCI_DEVICE_ID_SAT_MID) ||\n\t    (device == PCI_DEVICE_ID_SAT_SMB) ||\n\t    (device == PCI_DEVICE_ID_RFLY))\n\t\treturn 1;\n\telse\n\t\treturn 0;\n}\n\n#define BPL_ALIGN_SZ 8  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}