
centos-preinstalled/sedismod:     file format elf32-littlearm


Disassembly of section .init:

00010c64 <.init>:
   10c64:	push	{r3, lr}
   10c68:	bl	11f10 <__assert_fail@plt+0x10a0>
   10c6c:	pop	{r3, pc}

Disassembly of section .plt:

00010c70 <calloc@plt-0x14>:
   10c70:	push	{lr}		; (str lr, [sp, #-4]!)
   10c74:	ldr	lr, [pc, #4]	; 10c80 <calloc@plt-0x4>
   10c78:	add	lr, pc, lr
   10c7c:	ldr	pc, [lr, #8]!
   10c80:	andeq	r8, r4, r0, lsl #7

00010c84 <calloc@plt>:
   10c84:	add	ip, pc, #0, 12
   10c88:	add	ip, ip, #72, 20	; 0x48000
   10c8c:	ldr	pc, [ip, #896]!	; 0x380

00010c90 <strcmp@plt>:
   10c90:	add	ip, pc, #0, 12
   10c94:	add	ip, ip, #72, 20	; 0x48000
   10c98:	ldr	pc, [ip, #888]!	; 0x378

00010c9c <fopen@plt>:
   10c9c:	add	ip, pc, #0, 12
   10ca0:	add	ip, ip, #72, 20	; 0x48000
   10ca4:	ldr	pc, [ip, #880]!	; 0x370

00010ca8 <free@plt>:
   10ca8:	add	ip, pc, #0, 12
   10cac:	add	ip, ip, #72, 20	; 0x48000
   10cb0:	ldr	pc, [ip, #872]!	; 0x368

00010cb4 <fgets@plt>:
   10cb4:	add	ip, pc, #0, 12
   10cb8:	add	ip, ip, #72, 20	; 0x48000
   10cbc:	ldr	pc, [ip, #864]!	; 0x360

00010cc0 <memcpy@plt>:
   10cc0:	add	ip, pc, #0, 12
   10cc4:	add	ip, ip, #72, 20	; 0x48000
   10cc8:	ldr	pc, [ip, #856]!	; 0x358

00010ccc <ftell@plt>:
   10ccc:	add	ip, pc, #0, 12
   10cd0:	add	ip, ip, #72, 20	; 0x48000
   10cd4:	ldr	pc, [ip, #848]!	; 0x350

00010cd8 <__stack_chk_fail@plt>:
   10cd8:	add	ip, pc, #0, 12
   10cdc:	add	ip, ip, #72, 20	; 0x48000
   10ce0:	ldr	pc, [ip, #840]!	; 0x348

00010ce4 <rewind@plt>:
   10ce4:	add	ip, pc, #0, 12
   10ce8:	add	ip, ip, #72, 20	; 0x48000
   10cec:	ldr	pc, [ip, #832]!	; 0x340

00010cf0 <realloc@plt>:
   10cf0:	add	ip, pc, #0, 12
   10cf4:	add	ip, ip, #72, 20	; 0x48000
   10cf8:	ldr	pc, [ip, #824]!	; 0x338

00010cfc <strcasecmp@plt>:
   10cfc:	add	ip, pc, #0, 12
   10d00:	add	ip, ip, #72, 20	; 0x48000
   10d04:	ldr	pc, [ip, #816]!	; 0x330

00010d08 <__strndup@plt>:
   10d08:	add	ip, pc, #0, 12
   10d0c:	add	ip, ip, #72, 20	; 0x48000
   10d10:	ldr	pc, [ip, #808]!	; 0x328

00010d14 <fwrite@plt>:
   10d14:	add	ip, pc, #0, 12
   10d18:	add	ip, ip, #72, 20	; 0x48000
   10d1c:	ldr	pc, [ip, #800]!	; 0x320

00010d20 <strcpy@plt>:
   10d20:	add	ip, pc, #0, 12
   10d24:	add	ip, ip, #72, 20	; 0x48000
   10d28:	ldr	pc, [ip, #792]!	; 0x318

00010d2c <fread@plt>:
   10d2c:	add	ip, pc, #0, 12
   10d30:	add	ip, ip, #72, 20	; 0x48000
   10d34:	ldr	pc, [ip, #784]!	; 0x310

00010d38 <puts@plt>:
   10d38:	add	ip, pc, #0, 12
   10d3c:	add	ip, ip, #72, 20	; 0x48000
   10d40:	ldr	pc, [ip, #776]!	; 0x308

00010d44 <malloc@plt>:
   10d44:	add	ip, pc, #0, 12
   10d48:	add	ip, ip, #72, 20	; 0x48000
   10d4c:	ldr	pc, [ip, #768]!	; 0x300

00010d50 <__libc_start_main@plt>:
   10d50:	add	ip, pc, #0, 12
   10d54:	add	ip, ip, #72, 20	; 0x48000
   10d58:	ldr	pc, [ip, #760]!	; 0x2f8

00010d5c <strerror@plt>:
   10d5c:	add	ip, pc, #0, 12
   10d60:	add	ip, ip, #72, 20	; 0x48000
   10d64:	ldr	pc, [ip, #752]!	; 0x2f0

00010d68 <__vfprintf_chk@plt>:
   10d68:	add	ip, pc, #0, 12
   10d6c:	add	ip, ip, #72, 20	; 0x48000
   10d70:	ldr	pc, [ip, #744]!	; 0x2e8

00010d74 <__gmon_start__@plt>:
   10d74:	add	ip, pc, #0, 12
   10d78:	add	ip, ip, #72, 20	; 0x48000
   10d7c:	ldr	pc, [ip, #736]!	; 0x2e0

00010d80 <__ctype_b_loc@plt>:
   10d80:	add	ip, pc, #0, 12
   10d84:	add	ip, ip, #72, 20	; 0x48000
   10d88:	ldr	pc, [ip, #728]!	; 0x2d8

00010d8c <exit@plt>:
   10d8c:	add	ip, pc, #0, 12
   10d90:	add	ip, ip, #72, 20	; 0x48000
   10d94:	ldr	pc, [ip, #720]!	; 0x2d0

00010d98 <strlen@plt>:
   10d98:	add	ip, pc, #0, 12
   10d9c:	add	ip, ip, #72, 20	; 0x48000
   10da0:	ldr	pc, [ip, #712]!	; 0x2c8

00010da4 <strchr@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #72, 20	; 0x48000
   10dac:	ldr	pc, [ip, #704]!	; 0x2c0

00010db0 <__errno_location@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #72, 20	; 0x48000
   10db8:	ldr	pc, [ip, #696]!	; 0x2b8

00010dbc <__sprintf_chk@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #72, 20	; 0x48000
   10dc4:	ldr	pc, [ip, #688]!	; 0x2b0

00010dc8 <snprintf@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #72, 20	; 0x48000
   10dd0:	ldr	pc, [ip, #680]!	; 0x2a8

00010dd4 <__strdup@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #72, 20	; 0x48000
   10ddc:	ldr	pc, [ip, #672]!	; 0x2a0

00010de0 <memset@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #72, 20	; 0x48000
   10de8:	ldr	pc, [ip, #664]!	; 0x298

00010dec <putchar@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #72, 20	; 0x48000
   10df4:	ldr	pc, [ip, #656]!	; 0x290

00010df8 <__printf_chk@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #72, 20	; 0x48000
   10e00:	ldr	pc, [ip, #648]!	; 0x288

00010e04 <__fprintf_chk@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #72, 20	; 0x48000
   10e0c:	ldr	pc, [ip, #640]!	; 0x280

00010e10 <fclose@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #72, 20	; 0x48000
   10e18:	ldr	pc, [ip, #632]!	; 0x278

00010e1c <strrchr@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #72, 20	; 0x48000
   10e24:	ldr	pc, [ip, #624]!	; 0x270

00010e28 <fputc@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #72, 20	; 0x48000
   10e30:	ldr	pc, [ip, #616]!	; 0x268

00010e34 <fseek@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #72, 20	; 0x48000
   10e3c:	ldr	pc, [ip, #608]!	; 0x260

00010e40 <fputs@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #72, 20	; 0x48000
   10e48:	ldr	pc, [ip, #600]!	; 0x258

00010e4c <strncmp@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #72, 20	; 0x48000
   10e54:	ldr	pc, [ip, #592]!	; 0x250

00010e58 <abort@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #72, 20	; 0x48000
   10e60:	ldr	pc, [ip, #584]!	; 0x248

00010e64 <__snprintf_chk@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #72, 20	; 0x48000
   10e6c:	ldr	pc, [ip, #576]!	; 0x240

00010e70 <__assert_fail@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #72, 20	; 0x48000
   10e78:	ldr	pc, [ip, #568]!	; 0x238

Disassembly of section .text:

00010e7c <scope_destroy@@Base-0xe63c>:
   10e7c:	ldr	ip, [pc, #876]	; 111f0 <__assert_fail@plt+0x380>
   10e80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10e84:	mov	r5, r0
   10e88:	ldr	r0, [pc, #868]	; 111f4 <__assert_fail@plt+0x384>
   10e8c:	sub	sp, sp, #60	; 0x3c
   10e90:	add	ip, pc, ip
   10e94:	ldr	r7, [r5]
   10e98:	str	ip, [sp, #28]
   10e9c:	mov	r4, r2
   10ea0:	str	r2, [sp, #20]
   10ea4:	mov	r8, #1
   10ea8:	str	r1, [sp, #36]	; 0x24
   10eac:	mov	r9, #0
   10eb0:	str	r3, [sp, #24]
   10eb4:	mov	sl, r7
   10eb8:	ldr	r3, [ip, r0]
   10ebc:	mov	r6, #0
   10ec0:	str	r7, [sp, #4]
   10ec4:	ldr	r2, [r3]
   10ec8:	str	r3, [sp, #32]
   10ecc:	str	r2, [sp, #52]	; 0x34
   10ed0:	cmp	r6, #1
   10ed4:	bne	10f10 <__assert_fail@plt+0xa0>
   10ed8:	add	r6, r6, #1
   10edc:	add	r4, r4, #8
   10ee0:	cmp	r6, #8
   10ee4:	add	sl, sl, #4
   10ee8:	bne	10ed0 <__assert_fail@plt+0x60>
   10eec:	mov	ip, #0
   10ef0:	str	ip, [sp, #16]
   10ef4:	ldr	ip, [pc, #764]	; 111f8 <__assert_fail@plt+0x388>
   10ef8:	add	r3, sp, #44	; 0x2c
   10efc:	ldr	r7, [sp, #4]
   10f00:	add	ip, pc, ip
   10f04:	str	r3, [sp, #12]
   10f08:	str	ip, [sp, #8]
   10f0c:	b	10ffc <__assert_fail@plt+0x18c>
   10f10:	ldr	r7, [r4, #28]
   10f14:	cmp	r7, #0
   10f18:	ldrne	fp, [r7]
   10f1c:	moveq	fp, r7
   10f20:	ldr	r3, [r4, #32]
   10f24:	cmp	fp, r3
   10f28:	bcs	10ed8 <__assert_fail@plt+0x68>
   10f2c:	ldr	r2, [r7]
   10f30:	ldrd	r0, [r7, #8]
   10f34:	rsb	r2, r2, fp
   10f38:	bl	4269c <sepol_msg_default_handler@@Base+0xd960>
   10f3c:	and	r0, r0, r8
   10f40:	and	r1, r1, r9
   10f44:	orrs	r2, r0, r1
   10f48:	beq	10f68 <__assert_fail@plt+0xf8>
   10f4c:	ldr	r3, [sl, #88]	; 0x58
   10f50:	mov	r2, r6
   10f54:	ldr	r1, [r5]
   10f58:	ldr	r0, [r3, fp, lsl #2]
   10f5c:	bl	307c0 <policydb_user_cache@@Base+0xfea4>
   10f60:	cmp	r0, #0
   10f64:	beq	11058 <__assert_fail@plt+0x1e8>
   10f68:	ldr	r3, [r7]
   10f6c:	add	r3, r3, #63	; 0x3f
   10f70:	cmp	fp, r3
   10f74:	bne	10f8c <__assert_fail@plt+0x11c>
   10f78:	ldr	r3, [r7, #16]
   10f7c:	cmp	r3, #0
   10f80:	ldrne	fp, [r3]
   10f84:	movne	r7, r3
   10f88:	bne	10f20 <__assert_fail@plt+0xb0>
   10f8c:	add	fp, fp, #1
   10f90:	b	10f20 <__assert_fail@plt+0xb0>
   10f94:	ldr	r2, [sl]
   10f98:	add	r4, fp, #1
   10f9c:	ldrd	r0, [sl, #8]
   10fa0:	rsb	r2, r2, fp
   10fa4:	bl	4269c <sepol_msg_default_handler@@Base+0xd960>
   10fa8:	mov	r3, #0
   10fac:	mov	r2, #1
   10fb0:	and	r1, r1, r3
   10fb4:	and	r0, r0, r2
   10fb8:	orrs	r3, r0, r1
   10fbc:	bne	1106c <__assert_fail@plt+0x1fc>
   10fc0:	ldr	r2, [sl]
   10fc4:	add	r2, r2, #63	; 0x3f
   10fc8:	cmp	fp, r2
   10fcc:	bne	10fe0 <__assert_fail@plt+0x170>
   10fd0:	ldr	r3, [sl, #16]
   10fd4:	cmp	r3, #0
   10fd8:	ldrne	r4, [r3]
   10fdc:	movne	sl, r3
   10fe0:	mov	fp, r4
   10fe4:	ldr	r2, [r8, #4]
   10fe8:	cmp	fp, r2
   10fec:	bcc	10f94 <__assert_fail@plt+0x124>
   10ff0:	ldr	r3, [sp, #16]
   10ff4:	add	r3, r3, #1
   10ff8:	str	r3, [sp, #16]
   10ffc:	ldr	ip, [sp, #20]
   11000:	ldr	r3, [ip, #96]	; 0x60
   11004:	ldr	ip, [sp, #16]
   11008:	cmp	ip, r3
   1100c:	bcs	1103c <__assert_fail@plt+0x1cc>
   11010:	ldr	ip, [sp, #20]
   11014:	ldr	r3, [ip, #92]	; 0x5c
   11018:	ldr	ip, [sp, #16]
   1101c:	ldr	sl, [r3, ip, lsl #3]
   11020:	add	r8, r3, ip, lsl #3
   11024:	ldr	r3, [sp, #16]
   11028:	cmp	sl, #0
   1102c:	lsl	r9, r3, #2
   11030:	ldrne	fp, [sl]
   11034:	moveq	fp, sl
   11038:	b	10fe4 <__assert_fail@plt+0x174>
   1103c:	mov	r0, #1
   11040:	ldr	ip, [sp, #32]
   11044:	ldr	r2, [sp, #52]	; 0x34
   11048:	ldr	r3, [ip]
   1104c:	cmp	r2, r3
   11050:	beq	111e8 <__assert_fail@plt+0x378>
   11054:	bl	10cd8 <__stack_chk_fail@plt>
   11058:	ldr	r3, [sp, #24]
   1105c:	cmp	r3, #0
   11060:	addne	fp, fp, #1
   11064:	stmne	r3, {r6, fp}
   11068:	b	11040 <__assert_fail@plt+0x1d0>
   1106c:	ldr	r0, [r7, #92]	; 0x5c
   11070:	ldr	r2, [r7, #120]	; 0x78
   11074:	ldr	r1, [r5]
   11078:	ldr	r6, [r0, r9]
   1107c:	ldr	r2, [r2, r9]
   11080:	ldr	r0, [r1, #144]	; 0x90
   11084:	mov	r1, r6
   11088:	str	r2, [sp, #4]
   1108c:	bl	14a90 <__assert_fail@plt+0x3c20>
   11090:	cmp	r0, #0
   11094:	bne	11104 <__assert_fail@plt+0x294>
   11098:	ldr	ip, [sp, #36]	; 0x24
   1109c:	ldr	r2, [ip]
   110a0:	cmp	r2, #0
   110a4:	ldreq	r3, [pc, #336]	; 111fc <__assert_fail@plt+0x38c>
   110a8:	ldreq	ip, [sp, #28]
   110ac:	ldreq	r2, [ip, r3]
   110b0:	ldr	ip, [r2, #12]
   110b4:	cmp	ip, #0
   110b8:	mvneq	r0, #0
   110bc:	beq	11040 <__assert_fail@plt+0x1d0>
   110c0:	ldr	r4, [pc, #312]	; 11200 <__assert_fail@plt+0x390>
   110c4:	mov	lr, #1
   110c8:	ldr	r5, [pc, #308]	; 11204 <__assert_fail@plt+0x394>
   110cc:	mov	r1, r2
   110d0:	add	r4, pc, r4
   110d4:	ldr	r0, [r2, #16]
   110d8:	str	lr, [r2]
   110dc:	add	r5, pc, r5
   110e0:	add	r4, r4, #752	; 0x2f0
   110e4:	str	r5, [r2, #4]
   110e8:	str	r4, [r2, #8]
   110ec:	mov	r3, r6
   110f0:	ldr	r2, [pc, #272]	; 11208 <__assert_fail@plt+0x398>
   110f4:	add	r2, pc, r2
   110f8:	blx	ip
   110fc:	mvn	r0, #0
   11100:	b	11040 <__assert_fail@plt+0x1d0>
   11104:	ldr	r3, [sp, #4]
   11108:	add	r2, sp, #44	; 0x2c
   1110c:	ldr	r1, [sp, #8]
   11110:	mov	ip, #0
   11114:	str	r4, [sp, #44]	; 0x2c
   11118:	ldr	r0, [r3, #12]
   1111c:	str	ip, [sp, #48]	; 0x30
   11120:	bl	14b94 <__assert_fail@plt+0x3d24>
   11124:	ldr	r2, [sp, #48]	; 0x30
   11128:	cmp	r2, #0
   1112c:	bne	1117c <__assert_fail@plt+0x30c>
   11130:	ldr	r3, [sp, #4]
   11134:	ldr	r2, [r3, #8]
   11138:	cmp	r2, #0
   1113c:	beq	1117c <__assert_fail@plt+0x30c>
   11140:	ldr	r0, [r2, #4]
   11144:	add	r2, sp, #44	; 0x2c
   11148:	ldr	r1, [sp, #8]
   1114c:	bl	14b94 <__assert_fail@plt+0x3d24>
   11150:	cmp	r0, #1
   11154:	beq	1117c <__assert_fail@plt+0x30c>
   11158:	ldr	r3, [pc, #172]	; 1120c <__assert_fail@plt+0x39c>
   1115c:	movw	r2, #2067	; 0x813
   11160:	ldr	r0, [pc, #168]	; 11210 <__assert_fail@plt+0x3a0>
   11164:	ldr	r1, [pc, #168]	; 11214 <__assert_fail@plt+0x3a4>
   11168:	add	r3, pc, r3
   1116c:	add	r0, pc, r0
   11170:	add	r3, r3, #776	; 0x308
   11174:	add	r1, pc, r1
   11178:	bl	10e70 <__assert_fail@plt>
   1117c:	ldr	r1, [sp, #48]	; 0x30
   11180:	cmp	r1, #0
   11184:	bne	111ac <__assert_fail@plt+0x33c>
   11188:	ldr	r3, [pc, #136]	; 11218 <__assert_fail@plt+0x3a8>
   1118c:	movw	r2, #2071	; 0x817
   11190:	ldr	r0, [pc, #132]	; 1121c <__assert_fail@plt+0x3ac>
   11194:	ldr	r1, [pc, #132]	; 11220 <__assert_fail@plt+0x3b0>
   11198:	add	r3, pc, r3
   1119c:	add	r0, pc, r0
   111a0:	add	r3, r3, #776	; 0x308
   111a4:	add	r1, pc, r1
   111a8:	bl	10e70 <__assert_fail@plt>
   111ac:	mov	r0, r6
   111b0:	ldr	r2, [r5]
   111b4:	bl	30848 <policydb_user_cache@@Base+0xff2c>
   111b8:	cmp	r0, #0
   111bc:	bne	10fc0 <__assert_fail@plt+0x150>
   111c0:	ldr	ip, [sp, #24]
   111c4:	cmp	ip, #0
   111c8:	beq	11040 <__assert_fail@plt+0x1d0>
   111cc:	ldr	ip, [sp, #16]
   111d0:	add	r3, ip, #1
   111d4:	ldr	ip, [sp, #24]
   111d8:	stmib	ip, {r3, r4}
   111dc:	mov	r3, #1
   111e0:	str	r3, [ip]
   111e4:	b	11040 <__assert_fail@plt+0x1d0>
   111e8:	add	sp, sp, #60	; 0x3c
   111ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   111f0:	andeq	r8, r4, r8, ror #2
   111f4:	strheq	r0, [r0], -ip
   111f8:	andeq	r3, r0, r0, ror lr
   111fc:	andeq	r0, r0, ip, asr #1
   11200:	strdeq	r2, [r3], -r4
   11204:	muleq	r3, r0, r0
   11208:	andeq	r2, r3, r0, lsl pc
   1120c:	andeq	r2, r3, ip, asr r2
   11210:	andeq	r2, r3, r8, asr #29
   11214:	andeq	r2, r3, ip, asr #15
   11218:	andeq	r2, r3, ip, lsr #4
   1121c:	andeq	r2, r3, r0, lsr #29
   11220:	muleq	r3, ip, r7
   11224:	ldr	r3, [pc, #228]	; 11310 <__assert_fail@plt+0x4a0>
   11228:	push	{r4, r5, r6, r7, r8, lr}
   1122c:	mov	r5, r0
   11230:	ldr	r0, [pc, #220]	; 11314 <__assert_fail@plt+0x4a4>
   11234:	add	r3, pc, r3
   11238:	sub	sp, sp, #8
   1123c:	mov	r7, r1
   11240:	mov	r6, r2
   11244:	mov	r4, #0
   11248:	ldr	r8, [r3, r0]
   1124c:	ldr	r3, [r8]
   11250:	str	r3, [sp, #4]
   11254:	cmp	r4, r7
   11258:	beq	11280 <__assert_fail@plt+0x410>
   1125c:	add	r0, r5, r4, lsl #3
   11260:	mov	r1, r6
   11264:	bl	14484 <__assert_fail@plt+0x3614>
   11268:	cmn	r0, #1
   1126c:	bne	11278 <__assert_fail@plt+0x408>
   11270:	mvn	r0, #0
   11274:	b	112f4 <__assert_fail@plt+0x484>
   11278:	add	r4, r4, #1
   1127c:	b	11254 <__assert_fail@plt+0x3e4>
   11280:	mov	r0, sp
   11284:	mov	r1, r6
   11288:	mov	r2, #4
   1128c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   11290:	cmp	r0, #0
   11294:	blt	11270 <__assert_fail@plt+0x400>
   11298:	ldr	r0, [sp]
   1129c:	cmp	r0, #0
   112a0:	str	r0, [r5, #68]	; 0x44
   112a4:	streq	r0, [r5, #64]	; 0x40
   112a8:	beq	112f4 <__assert_fail@plt+0x484>
   112ac:	mov	r1, #8
   112b0:	bl	10c84 <calloc@plt>
   112b4:	cmp	r0, #0
   112b8:	str	r0, [r5, #64]	; 0x40
   112bc:	beq	11270 <__assert_fail@plt+0x400>
   112c0:	mov	r4, #0
   112c4:	ldr	r3, [r5, #68]	; 0x44
   112c8:	cmp	r4, r3
   112cc:	bcs	112f0 <__assert_fail@plt+0x480>
   112d0:	ldr	r0, [r5, #64]	; 0x40
   112d4:	mov	r1, r6
   112d8:	add	r0, r0, r4, lsl #3
   112dc:	bl	14484 <__assert_fail@plt+0x3614>
   112e0:	cmn	r0, #1
   112e4:	beq	112f4 <__assert_fail@plt+0x484>
   112e8:	add	r4, r4, #1
   112ec:	b	112c4 <__assert_fail@plt+0x454>
   112f0:	mov	r0, #0
   112f4:	ldr	r2, [sp, #4]
   112f8:	ldr	r3, [r8]
   112fc:	cmp	r2, r3
   11300:	beq	11308 <__assert_fail@plt+0x498>
   11304:	bl	10cd8 <__stack_chk_fail@plt>
   11308:	add	sp, sp, #8
   1130c:	pop	{r4, r5, r6, r7, r8, pc}
   11310:	andeq	r7, r4, r4, asr #27
   11314:	strheq	r0, [r0], -ip
   11318:	push	{r4, r5, r6, r7, r8, lr}
   1131c:	sub	sp, sp, #16
   11320:	ldr	r5, [pc, #476]	; 11504 <__assert_fail@plt+0x694>
   11324:	mov	r6, r2
   11328:	ldr	r3, [pc, #472]	; 11508 <__assert_fail@plt+0x698>
   1132c:	mov	r4, r0
   11330:	add	r5, pc, r5
   11334:	mov	r7, r1
   11338:	mov	r0, sp
   1133c:	mov	r1, r2
   11340:	ldr	r3, [r5, r3]
   11344:	mov	r2, #12
   11348:	ldr	ip, [r3]
   1134c:	mov	r8, r3
   11350:	str	ip, [sp, #12]
   11354:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   11358:	cmp	r0, #0
   1135c:	bge	113b8 <__assert_fail@plt+0x548>
   11360:	ldr	r3, [r6, #20]
   11364:	cmp	r3, #0
   11368:	ldreq	r3, [pc, #412]	; 1150c <__assert_fail@plt+0x69c>
   1136c:	ldreq	r3, [r5, r3]
   11370:	ldr	ip, [r3, #12]
   11374:	cmp	ip, #0
   11378:	beq	113b0 <__assert_fail@plt+0x540>
   1137c:	ldr	r2, [pc, #396]	; 11510 <__assert_fail@plt+0x6a0>
   11380:	mov	lr, #1
   11384:	ldr	r0, [pc, #392]	; 11514 <__assert_fail@plt+0x6a4>
   11388:	mov	r1, r3
   1138c:	add	r2, pc, r2
   11390:	str	lr, [r3]
   11394:	add	r0, pc, r0
   11398:	add	r2, r2, #84	; 0x54
   1139c:	stmib	r3, {r0, r2}
   113a0:	ldr	r2, [pc, #368]	; 11518 <__assert_fail@plt+0x6a8>
   113a4:	ldr	r0, [r3, #16]
   113a8:	add	r2, pc, r2
   113ac:	blx	ip
   113b0:	mvn	r0, #0
   113b4:	b	114e8 <__assert_fail@plt+0x678>
   113b8:	ldr	r3, [r7]
   113bc:	ldm	sp, {r0, r1}
   113c0:	ldr	r2, [sp, #8]
   113c4:	cmp	r3, #0
   113c8:	stm	r4, {r0, r1, r2}
   113cc:	bne	113e0 <__assert_fail@plt+0x570>
   113d0:	ldr	r3, [r7, #328]	; 0x148
   113d4:	cmp	r3, #18
   113d8:	bhi	113f4 <__assert_fail@plt+0x584>
   113dc:	b	11460 <__assert_fail@plt+0x5f0>
   113e0:	cmp	r3, #1
   113e4:	bne	11460 <__assert_fail@plt+0x5f0>
   113e8:	ldr	r3, [r7, #328]	; 0x148
   113ec:	cmp	r3, #4
   113f0:	bls	11460 <__assert_fail@plt+0x5f0>
   113f4:	add	r0, r4, #12
   113f8:	mov	r1, r6
   113fc:	bl	1f8f8 <policydb_role_cache@@Base+0x414>
   11400:	cmp	r0, #0
   11404:	beq	11460 <__assert_fail@plt+0x5f0>
   11408:	ldr	r3, [r6, #20]
   1140c:	cmp	r3, #0
   11410:	ldreq	r3, [pc, #244]	; 1150c <__assert_fail@plt+0x69c>
   11414:	ldreq	r3, [r5, r3]
   11418:	ldr	ip, [r3, #12]
   1141c:	cmp	ip, #0
   11420:	beq	113b0 <__assert_fail@plt+0x540>
   11424:	ldr	r2, [pc, #240]	; 1151c <__assert_fail@plt+0x6ac>
   11428:	mov	lr, #1
   1142c:	ldr	r0, [pc, #236]	; 11520 <__assert_fail@plt+0x6b0>
   11430:	mov	r1, r3
   11434:	add	r2, pc, r2
   11438:	str	lr, [r3]
   1143c:	add	r0, pc, r0
   11440:	add	r2, r2, #84	; 0x54
   11444:	stmib	r3, {r0, r2}
   11448:	ldr	r2, [pc, #212]	; 11524 <__assert_fail@plt+0x6b4>
   1144c:	ldr	r0, [r3, #16]
   11450:	add	r2, pc, r2
   11454:	blx	ip
   11458:	mvn	r0, #0
   1145c:	b	114e8 <__assert_fail@plt+0x678>
   11460:	mov	r0, r7
   11464:	mov	r1, r4
   11468:	bl	334a0 <cond_index_bool@@Base+0x768>
   1146c:	cmp	r0, #0
   11470:	movne	r0, #0
   11474:	bne	114e8 <__assert_fail@plt+0x678>
   11478:	ldr	r2, [r6, #20]
   1147c:	cmp	r2, #0
   11480:	ldreq	r3, [pc, #132]	; 1150c <__assert_fail@plt+0x69c>
   11484:	ldreq	r2, [r5, r3]
   11488:	ldr	r3, [r2, #12]
   1148c:	cmp	r3, #0
   11490:	beq	114cc <__assert_fail@plt+0x65c>
   11494:	ldr	r0, [pc, #140]	; 11528 <__assert_fail@plt+0x6b8>
   11498:	mov	lr, #1
   1149c:	ldr	ip, [pc, #136]	; 1152c <__assert_fail@plt+0x6bc>
   114a0:	mov	r1, r2
   114a4:	add	r0, pc, r0
   114a8:	str	lr, [r2]
   114ac:	add	r0, r0, #84	; 0x54
   114b0:	add	ip, pc, ip
   114b4:	str	r0, [r2, #8]
   114b8:	str	ip, [r2, #4]
   114bc:	ldr	r0, [r2, #16]
   114c0:	ldr	r2, [pc, #104]	; 11530 <__assert_fail@plt+0x6c0>
   114c4:	add	r2, pc, r2
   114c8:	blx	r3
   114cc:	mov	r3, #0
   114d0:	mov	r0, r4
   114d4:	str	r3, [r4, #8]
   114d8:	str	r3, [r4, #4]
   114dc:	str	r3, [r4]
   114e0:	bl	20868 <policydb_role_cache@@Base+0x1384>
   114e4:	mvn	r0, #0
   114e8:	ldr	r2, [sp, #12]
   114ec:	ldr	r3, [r8]
   114f0:	cmp	r2, r3
   114f4:	beq	114fc <__assert_fail@plt+0x68c>
   114f8:	bl	10cd8 <__stack_chk_fail@plt>
   114fc:	add	sp, sp, #16
   11500:	pop	{r4, r5, r6, r7, r8, pc}
   11504:	andeq	r7, r4, r8, asr #25
   11508:	strheq	r0, [r0], -ip
   1150c:	andeq	r0, r0, ip, asr #1
   11510:	andeq	r3, r3, r8, ror #20
   11514:	ldrdeq	r1, [r3], -r8
   11518:	andeq	r3, r3, ip, asr #24
   1151c:	andeq	r3, r3, r0, asr #19
   11520:	andeq	r1, r3, r0, lsr sp
   11524:			; <UNDEFINED> instruction: 0x00033bb8
   11528:	andeq	r3, r3, r0, asr r9
   1152c:			; <UNDEFINED> instruction: 0x00031cbc
   11530:	andeq	r3, r3, r8, ror #22
   11534:	ldr	r3, [r1]
   11538:	push	{r4, r5, r6, r7, r8, lr}
   1153c:	mov	r4, r1
   11540:	ldr	r1, [r2, #16]
   11544:	mov	r5, r0
   11548:	add	r7, r0, #16
   1154c:	sub	r0, r3, #-1073741823	; 0xc0000001
   11550:	ldr	lr, [r4, #4]
   11554:	mov	r6, r5
   11558:	ldr	r3, [r2, #12]
   1155c:	ldr	r8, [r1, r0, lsl #2]
   11560:	sub	lr, lr, #-1073741823	; 0xc0000001
   11564:	ldr	ip, [r4, #8]
   11568:	mov	r0, r7
   1156c:	ldr	r2, [r2, #4]
   11570:	add	r1, r4, #16
   11574:	str	r8, [r5]
   11578:	sub	ip, ip, #-1073741823	; 0xc0000001
   1157c:	ldr	lr, [r3, lr, lsl #2]
   11580:	ldr	r3, [r4, #12]
   11584:	str	lr, [r5, #4]
   11588:	ldr	r2, [r2, ip, lsl #2]
   1158c:	str	r2, [r5, #8]
   11590:	str	r3, [r6, #12]!
   11594:	bl	143b8 <__assert_fail@plt+0x3548>
   11598:	cmp	r0, #0
   1159c:	blt	115dc <__assert_fail@plt+0x76c>
   115a0:	ldr	r3, [r4, #24]
   115a4:	add	r0, r5, #28
   115a8:	add	r1, r4, #28
   115ac:	str	r3, [r5, #24]
   115b0:	bl	143b8 <__assert_fail@plt+0x3548>
   115b4:	cmp	r0, #0
   115b8:	blt	115c4 <__assert_fail@plt+0x754>
   115bc:	mov	r0, #0
   115c0:	pop	{r4, r5, r6, r7, r8, pc}
   115c4:	mov	r0, r7
   115c8:	bl	14040 <__assert_fail@plt+0x31d0>
   115cc:	mov	r0, r6
   115d0:	mov	r1, #0
   115d4:	mov	r2, #12
   115d8:	bl	10de0 <memset@plt>
   115dc:	mvn	r0, #0
   115e0:	pop	{r4, r5, r6, r7, r8, pc}
   115e4:	movw	r3, #38184	; 0x9528
   115e8:	movt	r3, #5
   115ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   115f0:	cmp	r0, #2
   115f4:	ldr	r3, [r3]
   115f8:	sub	sp, sp, #652	; 0x28c
   115fc:	movw	r6, #38200	; 0x9538
   11600:	movt	r6, #5
   11604:	mov	r9, r1
   11608:	ldr	r8, [r6]
   1160c:	str	r3, [sp, #644]	; 0x284
   11610:	beq	1161c <__assert_fail@plt+0x7ac>
   11614:	ldr	r0, [r1]
   11618:	bl	12614 <__assert_fail@plt+0x17a4>
   1161c:	movw	r7, #38208	; 0x9540
   11620:	movt	r7, #5
   11624:	mov	r1, #1
   11628:	mov	r2, #18
   1162c:	mov	r3, r8
   11630:	movw	r0, #11640	; 0x2d78
   11634:	movt	r0, #4
   11638:	bl	10d14 <fwrite@plt>
   1163c:	mov	r0, r7
   11640:	bl	22c48 <policydb_user_cache@@Base+0x232c>
   11644:	cmp	r0, #0
   11648:	bne	11698 <__assert_fail@plt+0x828>
   1164c:	ldr	r0, [r9, #4]
   11650:	mov	r1, r7
   11654:	bl	1222c <__assert_fail@plt+0x13bc>
   11658:	cmp	r0, #0
   1165c:	bne	116c0 <__assert_fail@plt+0x850>
   11660:	ldr	r3, [r7]
   11664:	sub	r3, r3, #1
   11668:	cmp	r3, #1
   1166c:	bls	116e8 <__assert_fail@plt+0x878>
   11670:	movw	r3, #38188	; 0x952c
   11674:	movt	r3, #5
   11678:	movw	r0, #11708	; 0x2dbc
   1167c:	mov	r1, #1
   11680:	ldr	r3, [r3]
   11684:	movt	r0, #4
   11688:	mov	r2, #56	; 0x38
   1168c:	bl	10d14 <fwrite@plt>
   11690:	mov	r0, #1
   11694:	bl	10d8c <exit@plt>
   11698:	movw	r3, #38188	; 0x952c
   1169c:	movt	r3, #5
   116a0:	movw	r2, #10216	; 0x27e8
   116a4:	mov	r1, #1
   116a8:	ldr	r0, [r3]
   116ac:	movt	r2, #4
   116b0:	ldr	r3, [pc, #2072]	; 11ed0 <__assert_fail@plt+0x1060>
   116b4:	bl	10e04 <__fprintf_chk@plt>
   116b8:	mov	r0, #1
   116bc:	bl	10d8c <exit@plt>
   116c0:	ldr	r3, [r9]
   116c4:	movw	r1, #38188	; 0x952c
   116c8:	movt	r1, #5
   116cc:	ldr	r0, [r1]
   116d0:	movw	r2, #11660	; 0x2d8c
   116d4:	mov	r1, #1
   116d8:	movt	r2, #4
   116dc:	bl	10e04 <__fprintf_chk@plt>
   116e0:	mov	r0, #1
   116e4:	bl	10d8c <exit@plt>
   116e8:	mov	r0, r7
   116ec:	bl	21c44 <policydb_user_cache@@Base+0x1328>
   116f0:	cmp	r0, #0
   116f4:	beq	11720 <__assert_fail@plt+0x8b0>
   116f8:	movw	r3, #38188	; 0x952c
   116fc:	movt	r3, #5
   11700:	movw	r0, #11768	; 0x2df8
   11704:	mov	r1, #1
   11708:	ldr	r3, [r3]
   1170c:	movt	r0, #4
   11710:	mov	r2, #23
   11714:	bl	10d14 <fwrite@plt>
   11718:	mov	r0, #1
   1171c:	bl	10d8c <exit@plt>
   11720:	mov	r1, r7
   11724:	mov	r2, #1
   11728:	bl	21e18 <policydb_user_cache@@Base+0x14fc>
   1172c:	cmp	r0, #0
   11730:	bne	11c4c <__assert_fail@plt+0xddc>
   11734:	ldr	r3, [r7]
   11738:	cmp	r3, #1
   1173c:	beq	11d44 <__assert_fail@plt+0xed4>
   11740:	movw	r0, #11852	; 0x2e4c
   11744:	movt	r0, #4
   11748:	bl	10d38 <puts@plt>
   1174c:	ldr	r2, [r7, #4]
   11750:	movw	r1, #11888	; 0x2e70
   11754:	mov	r0, #1
   11758:	movt	r1, #4
   1175c:	bl	10df8 <__printf_chk@plt>
   11760:	movw	r1, #11908	; 0x2e84
   11764:	mov	r0, #1
   11768:	movt	r1, #4
   1176c:	ldr	r2, [r7, #8]
   11770:	bl	10df8 <__printf_chk@plt>
   11774:	mov	r0, #10
   11778:	bl	10dec <putchar@plt>
   1177c:	movw	fp, #38192	; 0x9530
   11780:	movt	fp, #5
   11784:	bl	138b8 <__assert_fail@plt+0x2a48>
   11788:	movw	r0, #12148	; 0x2f74
   1178c:	movt	r0, #4
   11790:	str	r0, [sp, #12]
   11794:	movw	r1, #11928	; 0x2e98
   11798:	mov	r0, #1
   1179c:	movt	r1, #4
   117a0:	bl	10df8 <__printf_chk@plt>
   117a4:	add	r0, sp, #436	; 0x1b4
   117a8:	mov	r1, #81	; 0x51
   117ac:	ldr	r2, [fp]
   117b0:	bl	10cb4 <fgets@plt>
   117b4:	cmp	r0, #0
   117b8:	beq	11934 <__assert_fail@plt+0xac4>
   117bc:	ldrb	r3, [sp, #436]	; 0x1b4
   117c0:	cmp	r3, #57	; 0x39
   117c4:	beq	11bbc <__assert_fail@plt+0xd4c>
   117c8:	bhi	11808 <__assert_fail@plt+0x998>
   117cc:	cmp	r3, #52	; 0x34
   117d0:	beq	11bd8 <__assert_fail@plt+0xd68>
   117d4:	bhi	11864 <__assert_fail@plt+0x9f4>
   117d8:	cmp	r3, #49	; 0x31
   117dc:	beq	119d4 <__assert_fail@plt+0xb64>
   117e0:	bls	119a4 <__assert_fail@plt+0xb34>
   117e4:	cmp	r3, #50	; 0x32
   117e8:	beq	11c1c <__assert_fail@plt+0xdac>
   117ec:	cmp	r3, #51	; 0x33
   117f0:	bne	11904 <__assert_fail@plt+0xa94>
   117f4:	movw	r0, #38208	; 0x9540
   117f8:	mov	r1, r8
   117fc:	movt	r0, #5
   11800:	bl	12ef0 <__assert_fail@plt+0x2080>
   11804:	b	11794 <__assert_fail@plt+0x924>
   11808:	cmp	r3, #99	; 0x63
   1180c:	beq	11a60 <__assert_fail@plt+0xbf0>
   11810:	bls	118b0 <__assert_fail@plt+0xa40>
   11814:	cmp	r3, #109	; 0x6d
   11818:	beq	11910 <__assert_fail@plt+0xaa0>
   1181c:	bhi	11918 <__assert_fail@plt+0xaa8>
   11820:	cmp	r3, #102	; 0x66
   11824:	beq	11a04 <__assert_fail@plt+0xb94>
   11828:	cmp	r3, #108	; 0x6c
   1182c:	bne	11904 <__assert_fail@plt+0xa94>
   11830:	mov	r1, #0
   11834:	mov	r2, #80	; 0x50
   11838:	add	r0, sp, #356	; 0x164
   1183c:	add	r9, sp, #20
   11840:	bl	10de0 <memset@plt>
   11844:	ldr	r3, [r7]
   11848:	str	r9, [sp, #16]
   1184c:	cmp	r3, #1
   11850:	beq	11c74 <__assert_fail@plt+0xe04>
   11854:	movw	r0, #12300	; 0x300c
   11858:	movt	r0, #4
   1185c:	bl	10d38 <puts@plt>
   11860:	b	11794 <__assert_fail@plt+0x924>
   11864:	cmp	r3, #54	; 0x36
   11868:	beq	11b7c <__assert_fail@plt+0xd0c>
   1186c:	bcc	11b58 <__assert_fail@plt+0xce8>
   11870:	cmp	r3, #55	; 0x37
   11874:	beq	11b28 <__assert_fail@plt+0xcb8>
   11878:	cmp	r3, #56	; 0x38
   1187c:	bne	11904 <__assert_fail@plt+0xa94>
   11880:	mov	r1, #1
   11884:	mov	r2, #13
   11888:	mov	r3, r8
   1188c:	movw	r0, #12052	; 0x2f14
   11890:	movt	r0, #4
   11894:	bl	10d14 <fwrite@plt>
   11898:	movw	r1, #38208	; 0x9540
   1189c:	mov	r2, r8
   118a0:	movt	r1, #5
   118a4:	mov	r0, #4
   118a8:	bl	137a4 <__assert_fail@plt+0x2934>
   118ac:	b	11794 <__assert_fail@plt+0x924>
   118b0:	cmp	r3, #85	; 0x55
   118b4:	beq	119c0 <__assert_fail@plt+0xb50>
   118b8:	bls	1196c <__assert_fail@plt+0xafc>
   118bc:	cmp	r3, #97	; 0x61
   118c0:	beq	11bec <__assert_fail@plt+0xd7c>
   118c4:	cmp	r3, #98	; 0x62
   118c8:	bne	11904 <__assert_fail@plt+0xa94>
   118cc:	mov	r1, #1
   118d0:	mov	r2, #27
   118d4:	mov	r3, r8
   118d8:	movw	r0, #12096	; 0x2f40
   118dc:	movt	r0, #4
   118e0:	bl	10d14 <fwrite@plt>
   118e4:	movw	r1, #38208	; 0x9540
   118e8:	mov	r2, r8
   118ec:	movt	r1, #5
   118f0:	mov	r0, #6
   118f4:	bl	137a4 <__assert_fail@plt+0x2934>
   118f8:	b	11794 <__assert_fail@plt+0x924>
   118fc:	cmp	r3, #117	; 0x75
   11900:	beq	119c0 <__assert_fail@plt+0xb50>
   11904:	movw	r0, #12532	; 0x30f4
   11908:	movt	r0, #4
   1190c:	bl	10d38 <puts@plt>
   11910:	bl	138b8 <__assert_fail@plt+0x2a48>
   11914:	b	11794 <__assert_fail@plt+0x924>
   11918:	cmp	r3, #113	; 0x71
   1191c:	bne	118fc <__assert_fail@plt+0xa8c>
   11920:	movw	r0, #38208	; 0x9540
   11924:	movt	r0, #5
   11928:	bl	224c4 <policydb_user_cache@@Base+0x1ba8>
   1192c:	mov	r0, #0
   11930:	bl	10d8c <exit@plt>
   11934:	movw	r3, #38188	; 0x952c
   11938:	movt	r3, #5
   1193c:	ldr	r9, [r3]
   11940:	bl	10db0 <__errno_location@plt>
   11944:	ldr	r0, [r0]
   11948:	bl	10d5c <strerror@plt>
   1194c:	movw	r2, #11956	; 0x2eb4
   11950:	mov	r1, #1
   11954:	movt	r2, #4
   11958:	movw	r3, #918	; 0x396
   1195c:	str	r0, [sp]
   11960:	mov	r0, r9
   11964:	bl	10e04 <__fprintf_chk@plt>
   11968:	b	11794 <__assert_fail@plt+0x924>
   1196c:	cmp	r3, #70	; 0x46
   11970:	bne	11904 <__assert_fail@plt+0xa94>
   11974:	mov	r1, #1
   11978:	mov	r2, #22
   1197c:	mov	r3, r8
   11980:	movw	r0, #12276	; 0x2ff4
   11984:	movt	r0, #4
   11988:	bl	10d14 <fwrite@plt>
   1198c:	movw	r1, #38208	; 0x9540
   11990:	mov	r2, r8
   11994:	movt	r1, #5
   11998:	mov	r0, #7
   1199c:	bl	137a4 <__assert_fail@plt+0x2934>
   119a0:	b	11794 <__assert_fail@plt+0x924>
   119a4:	cmp	r3, #48	; 0x30
   119a8:	bne	11904 <__assert_fail@plt+0xa94>
   119ac:	movw	r0, #38208	; 0x9540
   119b0:	mov	r1, r8
   119b4:	movt	r0, #5
   119b8:	bl	131a8 <__assert_fail@plt+0x2338>
   119bc:	b	11794 <__assert_fail@plt+0x924>
   119c0:	movw	r0, #38208	; 0x9540
   119c4:	mov	r1, r8
   119c8:	movt	r0, #5
   119cc:	bl	13834 <__assert_fail@plt+0x29c4>
   119d0:	b	11794 <__assert_fail@plt+0x924>
   119d4:	mov	r1, #1
   119d8:	mov	r2, #21
   119dc:	mov	r3, r8
   119e0:	movw	r0, #11988	; 0x2ed4
   119e4:	movt	r0, #4
   119e8:	bl	10d14 <fwrite@plt>
   119ec:	movw	r1, #38208	; 0x9540
   119f0:	mov	r2, r8
   119f4:	movt	r1, #5
   119f8:	mov	r0, #1
   119fc:	bl	137a4 <__assert_fail@plt+0x2934>
   11a00:	b	11794 <__assert_fail@plt+0x924>
   11a04:	movw	r1, #12172	; 0x2f8c
   11a08:	mov	r0, #1
   11a0c:	movt	r1, #4
   11a10:	bl	10df8 <__printf_chk@plt>
   11a14:	movw	r3, #38192	; 0x9530
   11a18:	movt	r3, #5
   11a1c:	add	r0, sp, #520	; 0x208
   11a20:	mov	r1, #121	; 0x79
   11a24:	ldr	r2, [r3]
   11a28:	bl	10cb4 <fgets@plt>
   11a2c:	cmp	r0, #0
   11a30:	beq	11db8 <__assert_fail@plt+0xf48>
   11a34:	add	r0, sp, #520	; 0x208
   11a38:	bl	10d98 <strlen@plt>
   11a3c:	add	r2, sp, #648	; 0x288
   11a40:	mov	r3, #0
   11a44:	add	r0, r2, r0
   11a48:	strb	r3, [r0, #-129]	; 0xffffff7f
   11a4c:	ldrb	r3, [sp, #520]	; 0x208
   11a50:	cmp	r3, #0
   11a54:	bne	11d54 <__assert_fail@plt+0xee4>
   11a58:	ldr	r8, [r6]
   11a5c:	b	11794 <__assert_fail@plt+0x924>
   11a60:	movw	r0, #12124	; 0x2f5c
   11a64:	mov	r1, #1
   11a68:	movt	r0, #4
   11a6c:	mov	r2, #21
   11a70:	mov	r3, r8
   11a74:	bl	10d14 <fwrite@plt>
   11a78:	ldr	sl, [r7, #312]	; 0x138
   11a7c:	cmp	sl, #0
   11a80:	ldrne	r9, [sl]
   11a84:	moveq	r9, sl
   11a88:	ldr	r3, [r7, #316]	; 0x13c
   11a8c:	cmp	r9, r3
   11a90:	bcs	11794 <__assert_fail@plt+0x924>
   11a94:	ldr	r0, [sl, #8]
   11a98:	ldr	r1, [sl]
   11a9c:	ldr	r2, [sl, #12]
   11aa0:	rsb	r3, r1, r9
   11aa4:	lsr	r4, r0, r3
   11aa8:	rsb	ip, r3, #32
   11aac:	sub	r0, r3, #32
   11ab0:	orr	r4, r4, r2, lsl ip
   11ab4:	orr	r4, r4, r2, lsr r0
   11ab8:	lsr	r5, r2, r3
   11abc:	mov	r2, #1
   11ac0:	mov	r3, #0
   11ac4:	and	r2, r2, r4
   11ac8:	and	r3, r3, r5
   11acc:	orrs	r0, r2, r3
   11ad0:	beq	11afc <__assert_fail@plt+0xc8c>
   11ad4:	mov	r0, r9
   11ad8:	bl	1f360 <__assert_fail@plt+0xe4f0>
   11adc:	subs	r3, r0, #0
   11ae0:	beq	11d90 <__assert_fail@plt+0xf20>
   11ae4:	mov	r1, #1
   11ae8:	movw	r2, #12164	; 0x2f84
   11aec:	mov	r0, r8
   11af0:	movt	r2, #4
   11af4:	bl	10e04 <__fprintf_chk@plt>
   11af8:	ldr	r1, [sl]
   11afc:	add	r1, r1, #63	; 0x3f
   11b00:	cmp	r9, r1
   11b04:	beq	11b10 <__assert_fail@plt+0xca0>
   11b08:	add	r9, r9, #1
   11b0c:	b	11a88 <__assert_fail@plt+0xc18>
   11b10:	ldr	r3, [sl, #16]
   11b14:	cmp	r3, #0
   11b18:	beq	11b08 <__assert_fail@plt+0xc98>
   11b1c:	ldr	r9, [r3]
   11b20:	mov	sl, r3
   11b24:	b	11a88 <__assert_fail@plt+0xc18>
   11b28:	mov	r1, #1
   11b2c:	mov	r2, #18
   11b30:	mov	r3, r8
   11b34:	movw	r0, #12032	; 0x2f00
   11b38:	movt	r0, #4
   11b3c:	bl	10d14 <fwrite@plt>
   11b40:	movw	r1, #38208	; 0x9540
   11b44:	mov	r2, r8
   11b48:	movt	r1, #5
   11b4c:	mov	r0, #3
   11b50:	bl	137a4 <__assert_fail@plt+0x2934>
   11b54:	b	11794 <__assert_fail@plt+0x924>
   11b58:	movw	r1, #10368	; 0x2880
   11b5c:	ldr	r0, [r7, #40]	; 0x28
   11b60:	movt	r1, #1
   11b64:	mov	r2, r8
   11b68:	bl	14b94 <__assert_fail@plt+0x3d24>
   11b6c:	cmp	r0, #0
   11b70:	beq	11794 <__assert_fail@plt+0x924>
   11b74:	mov	r0, #1
   11b78:	bl	10d8c <exit@plt>
   11b7c:	movw	r1, #9304	; 0x2458
   11b80:	ldr	r0, [r7, #48]	; 0x30
   11b84:	movt	r1, #1
   11b88:	mov	r2, r8
   11b8c:	bl	14b94 <__assert_fail@plt+0x3d24>
   11b90:	cmp	r0, #0
   11b94:	beq	11794 <__assert_fail@plt+0x924>
   11b98:	movw	r3, #38188	; 0x952c
   11b9c:	movt	r3, #5
   11ba0:	movw	r0, #12548	; 0x3104
   11ba4:	mov	r1, #1
   11ba8:	ldr	r3, [r3]
   11bac:	mov	r2, #23
   11bb0:	movt	r0, #4
   11bb4:	bl	10d14 <fwrite@plt>
   11bb8:	b	11b74 <__assert_fail@plt+0xd04>
   11bbc:	movw	r0, #10744	; 0x29f8
   11bc0:	mov	r1, #1
   11bc4:	mov	r2, #23
   11bc8:	mov	r3, r8
   11bcc:	movt	r0, #4
   11bd0:	bl	10d14 <fwrite@plt>
   11bd4:	b	11794 <__assert_fail@plt+0x924>
   11bd8:	movw	r0, #38208	; 0x9540
   11bdc:	mov	r1, r8
   11be0:	movt	r0, #5
   11be4:	bl	12fd8 <__assert_fail@plt+0x2168>
   11be8:	b	11794 <__assert_fail@plt+0x924>
   11bec:	mov	r1, #1
   11bf0:	mov	r2, #27
   11bf4:	mov	r3, r8
   11bf8:	movw	r0, #12068	; 0x2f24
   11bfc:	movt	r0, #4
   11c00:	bl	10d14 <fwrite@plt>
   11c04:	movw	r1, #38208	; 0x9540
   11c08:	mov	r2, r8
   11c0c:	movt	r1, #5
   11c10:	mov	r0, #5
   11c14:	bl	137a4 <__assert_fail@plt+0x2934>
   11c18:	b	11794 <__assert_fail@plt+0x924>
   11c1c:	mov	r1, #1
   11c20:	mov	r2, #19
   11c24:	mov	r3, r8
   11c28:	movw	r0, #12012	; 0x2eec
   11c2c:	movt	r0, #4
   11c30:	bl	10d14 <fwrite@plt>
   11c34:	movw	r1, #38208	; 0x9540
   11c38:	mov	r2, r8
   11c3c:	movt	r1, #5
   11c40:	mov	r0, #0
   11c44:	bl	137a4 <__assert_fail@plt+0x2934>
   11c48:	b	11794 <__assert_fail@plt+0x924>
   11c4c:	movw	r3, #38188	; 0x952c
   11c50:	movt	r3, #5
   11c54:	movw	r0, #11792	; 0x2e10
   11c58:	mov	r1, #1
   11c5c:	ldr	r3, [r3]
   11c60:	movt	r0, #4
   11c64:	mov	r2, #22
   11c68:	bl	10d14 <fwrite@plt>
   11c6c:	mov	r0, #1
   11c70:	bl	10d8c <exit@plt>
   11c74:	movw	r1, #12352	; 0x3040
   11c78:	mov	r0, #1
   11c7c:	movt	r1, #4
   11c80:	bl	10df8 <__printf_chk@plt>
   11c84:	add	r0, sp, #356	; 0x164
   11c88:	mov	r1, #80	; 0x50
   11c8c:	ldr	r2, [fp]
   11c90:	bl	10cb4 <fgets@plt>
   11c94:	cmp	r0, #0
   11c98:	beq	11e94 <__assert_fail@plt+0x1024>
   11c9c:	add	r0, sp, #356	; 0x164
   11ca0:	bl	10d98 <strlen@plt>
   11ca4:	add	r2, sp, #648	; 0x288
   11ca8:	mov	r3, #0
   11cac:	add	r0, r2, r0
   11cb0:	strb	r3, [r0, #-293]	; 0xfffffedb
   11cb4:	ldrb	r3, [sp, #356]	; 0x164
   11cb8:	cmp	r3, #0
   11cbc:	beq	11794 <__assert_fail@plt+0x924>
   11cc0:	mov	r1, #1
   11cc4:	mov	r2, #18
   11cc8:	mov	r3, r8
   11ccc:	movw	r0, #12372	; 0x3054
   11cd0:	movt	r0, #4
   11cd4:	bl	10d14 <fwrite@plt>
   11cd8:	add	r0, sp, #356	; 0x164
   11cdc:	ldr	r1, [sp, #16]
   11ce0:	bl	1222c <__assert_fail@plt+0x13bc>
   11ce4:	cmp	r0, #0
   11ce8:	bne	11e84 <__assert_fail@plt+0x1014>
   11cec:	ldr	r3, [sp, #20]
   11cf0:	cmp	r3, #2
   11cf4:	bne	11e5c <__assert_fail@plt+0xfec>
   11cf8:	mov	r0, r9
   11cfc:	bl	21c44 <policydb_user_cache@@Base+0x1328>
   11d00:	subs	r2, r0, #0
   11d04:	bne	11e34 <__assert_fail@plt+0xfc4>
   11d08:	mov	r1, r9
   11d0c:	bl	21e18 <policydb_user_cache@@Base+0x14fc>
   11d10:	subs	r3, r0, #0
   11d14:	bne	11e34 <__assert_fail@plt+0xfc4>
   11d18:	str	r3, [sp]
   11d1c:	add	r2, sp, #16
   11d20:	movw	r1, #38208	; 0x9540
   11d24:	mov	r3, #1
   11d28:	movt	r1, #5
   11d2c:	bl	18f90 <__assert_fail@plt+0x8120>
   11d30:	subs	r2, r0, #0
   11d34:	bne	11df0 <__assert_fail@plt+0xf80>
   11d38:	mov	r0, r9
   11d3c:	bl	224c4 <policydb_user_cache@@Base+0x1ba8>
   11d40:	b	11794 <__assert_fail@plt+0x924>
   11d44:	movw	r0, #11816	; 0x2e28
   11d48:	movt	r0, #4
   11d4c:	bl	10d38 <puts@plt>
   11d50:	b	1177c <__assert_fail@plt+0x90c>
   11d54:	movw	r1, #12220	; 0x2fbc
   11d58:	add	r0, sp, #520	; 0x208
   11d5c:	movt	r1, #4
   11d60:	bl	10c9c <fopen@plt>
   11d64:	subs	r8, r0, #0
   11d68:	beq	11e10 <__assert_fail@plt+0xfa0>
   11d6c:	ldr	r3, [r6]
   11d70:	cmp	r8, r3
   11d74:	beq	11794 <__assert_fail@plt+0x924>
   11d78:	add	r2, sp, #520	; 0x208
   11d7c:	movw	r1, #12252	; 0x2fdc
   11d80:	mov	r0, #1
   11d84:	movt	r1, #4
   11d88:	bl	10df8 <__printf_chk@plt>
   11d8c:	b	11794 <__assert_fail@plt+0x924>
   11d90:	ldr	r2, [sp, #12]
   11d94:	mov	r1, #64	; 0x40
   11d98:	mov	r3, r1
   11d9c:	str	r9, [sp, #4]
   11da0:	add	r0, sp, #356	; 0x164
   11da4:	str	r2, [sp]
   11da8:	mov	r2, #1
   11dac:	bl	10e64 <__snprintf_chk@plt>
   11db0:	add	r3, sp, #356	; 0x164
   11db4:	b	11ae4 <__assert_fail@plt+0xc74>
   11db8:	movw	r3, #38188	; 0x952c
   11dbc:	movt	r3, #5
   11dc0:	ldr	r9, [r3]
   11dc4:	bl	10db0 <__errno_location@plt>
   11dc8:	ldr	r0, [r0]
   11dcc:	bl	10d5c <strerror@plt>
   11dd0:	movw	r2, #11956	; 0x2eb4
   11dd4:	mov	r1, #1
   11dd8:	movt	r2, #4
   11ddc:	movw	r3, #990	; 0x3de
   11de0:	str	r0, [sp]
   11de4:	mov	r0, r9
   11de8:	bl	10e04 <__fprintf_chk@plt>
   11dec:	b	11794 <__assert_fail@plt+0x924>
   11df0:	movw	r1, #12464	; 0x30b0
   11df4:	mov	r0, #1
   11df8:	movt	r1, #4
   11dfc:	bl	10df8 <__printf_chk@plt>
   11e00:	movw	r0, #12488	; 0x30c8
   11e04:	movt	r0, #4
   11e08:	bl	10d38 <puts@plt>
   11e0c:	b	11d38 <__assert_fail@plt+0xec8>
   11e10:	movw	r1, #38188	; 0x952c
   11e14:	movt	r1, #5
   11e18:	add	r3, sp, #520	; 0x208
   11e1c:	movw	r2, #12224	; 0x2fc0
   11e20:	ldr	r0, [r1]
   11e24:	movt	r2, #4
   11e28:	mov	r1, #1
   11e2c:	bl	10e04 <__fprintf_chk@plt>
   11e30:	b	11a58 <__assert_fail@plt+0xbe8>
   11e34:	movw	r3, #38188	; 0x952c
   11e38:	movt	r3, #5
   11e3c:	movw	r0, #12436	; 0x3094
   11e40:	mov	r1, #1
   11e44:	ldr	r3, [r3]
   11e48:	movt	r0, #4
   11e4c:	mov	r2, #24
   11e50:	bl	10d14 <fwrite@plt>
   11e54:	mov	r0, #1
   11e58:	bl	10d8c <exit@plt>
   11e5c:	movw	r3, #38188	; 0x952c
   11e60:	movt	r3, #5
   11e64:	movw	r0, #12392	; 0x3068
   11e68:	mov	r1, #1
   11e6c:	ldr	r3, [r3]
   11e70:	movt	r0, #4
   11e74:	mov	r2, #43	; 0x2b
   11e78:	bl	10d14 <fwrite@plt>
   11e7c:	mov	r0, #1
   11e80:	bl	10d8c <exit@plt>
   11e84:	movw	r1, #38188	; 0x952c
   11e88:	add	r3, sp, #356	; 0x164
   11e8c:	movt	r1, #5
   11e90:	b	116cc <__assert_fail@plt+0x85c>
   11e94:	movw	r3, #38188	; 0x952c
   11e98:	movt	r3, #5
   11e9c:	ldr	r4, [r3]
   11ea0:	bl	10db0 <__errno_location@plt>
   11ea4:	ldr	r0, [r0]
   11ea8:	bl	10d5c <strerror@plt>
   11eac:	movw	r2, #11956	; 0x2eb4
   11eb0:	mov	r1, #1
   11eb4:	movt	r2, #4
   11eb8:	mov	r3, #784	; 0x310
   11ebc:	str	r0, [sp]
   11ec0:	mov	r0, r4
   11ec4:	bl	10e04 <__fprintf_chk@plt>
   11ec8:	mov	r0, #1
   11ecc:	bl	10d8c <exit@plt>
   11ed0:	andeq	r2, r4, ip, ror r7
   11ed4:	mov	fp, #0
   11ed8:	mov	lr, #0
   11edc:	pop	{r1}		; (ldr r1, [sp], #4)
   11ee0:	mov	r2, sp
   11ee4:	push	{r2}		; (str r2, [sp, #-4]!)
   11ee8:	push	{r0}		; (str r0, [sp, #-4]!)
   11eec:	ldr	ip, [pc, #16]	; 11f04 <__assert_fail@plt+0x1094>
   11ef0:	push	{ip}		; (str ip, [sp, #-4]!)
   11ef4:	ldr	r0, [pc, #12]	; 11f08 <__assert_fail@plt+0x1098>
   11ef8:	ldr	r3, [pc, #12]	; 11f0c <__assert_fail@plt+0x109c>
   11efc:	bl	10d50 <__libc_start_main@plt>
   11f00:	bl	10e58 <abort@plt>
   11f04:	andeq	r2, r4, ip, lsl r7
   11f08:	andeq	r1, r1, r4, ror #11
   11f0c:			; <UNDEFINED> instruction: 0x000426b8
   11f10:	ldr	r3, [pc, #20]	; 11f2c <__assert_fail@plt+0x10bc>
   11f14:	ldr	r2, [pc, #20]	; 11f30 <__assert_fail@plt+0x10c0>
   11f18:	add	r3, pc, r3
   11f1c:	ldr	r2, [r3, r2]
   11f20:	cmp	r2, #0
   11f24:	bxeq	lr
   11f28:	b	10d74 <__gmon_start__@plt>
   11f2c:	andeq	r7, r4, r0, ror #1
   11f30:	andeq	r0, r0, r8, asr #1
   11f34:	push	{r3, lr}
   11f38:	movw	r0, #38184	; 0x9528
   11f3c:	ldr	r3, [pc, #36]	; 11f68 <__assert_fail@plt+0x10f8>
   11f40:	movt	r0, #5
   11f44:	rsb	r3, r0, r3
   11f48:	cmp	r3, #6
   11f4c:	popls	{r3, pc}
   11f50:	movw	r3, #0
   11f54:	movt	r3, #0
   11f58:	cmp	r3, #0
   11f5c:	popeq	{r3, pc}
   11f60:	blx	r3
   11f64:	pop	{r3, pc}
   11f68:	andeq	r9, r5, fp, lsr #10
   11f6c:	push	{r3, lr}
   11f70:	movw	r0, #38184	; 0x9528
   11f74:	movw	r3, #38184	; 0x9528
   11f78:	movt	r0, #5
   11f7c:	movt	r3, #5
   11f80:	rsb	r3, r0, r3
   11f84:	asr	r3, r3, #2
   11f88:	add	r3, r3, r3, lsr #31
   11f8c:	asrs	r1, r3, #1
   11f90:	popeq	{r3, pc}
   11f94:	movw	r2, #0
   11f98:	movt	r2, #0
   11f9c:	cmp	r2, #0
   11fa0:	popeq	{r3, pc}
   11fa4:	blx	r2
   11fa8:	pop	{r3, pc}
   11fac:	push	{r4, lr}
   11fb0:	movw	r4, #38204	; 0x953c
   11fb4:	movt	r4, #5
   11fb8:	ldrb	r3, [r4]
   11fbc:	cmp	r3, #0
   11fc0:	popne	{r4, pc}
   11fc4:	bl	11f34 <__assert_fail@plt+0x10c4>
   11fc8:	mov	r3, #1
   11fcc:	strb	r3, [r4]
   11fd0:	pop	{r4, pc}
   11fd4:	movw	r0, #36360	; 0x8e08
   11fd8:	movt	r0, #5
   11fdc:	push	{r3, lr}
   11fe0:	ldr	r3, [r0]
   11fe4:	cmp	r3, #0
   11fe8:	beq	12000 <__assert_fail@plt+0x1190>
   11fec:	movw	r3, #0
   11ff0:	movt	r3, #0
   11ff4:	cmp	r3, #0
   11ff8:	beq	12000 <__assert_fail@plt+0x1190>
   11ffc:	blx	r3
   12000:	pop	{r3, lr}
   12004:	b	11f6c <__assert_fail@plt+0x10fc>
   12008:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1200c:	sub	sp, sp, #20
   12010:	ldr	sl, [pc, #528]	; 12228 <__assert_fail@plt+0x13b8>
   12014:	mov	fp, r0
   12018:	mov	r7, r2
   1201c:	mov	r5, r0
   12020:	mov	r8, r1
   12024:	mov	r6, #0
   12028:	str	r1, [sp, #8]
   1202c:	ldr	r3, [sl, #4]!
   12030:	movw	r2, #10116	; 0x2784
   12034:	mov	r0, r7
   12038:	movt	r2, #4
   1203c:	mov	r1, #1
   12040:	bl	10e04 <__fprintf_chk@plt>
   12044:	ldr	r4, [r5]
   12048:	ldr	r3, [r5, #4]
   1204c:	cmp	r4, #0
   12050:	ldrne	r4, [r4]
   12054:	cmp	r3, r4
   12058:	movhi	r9, #0
   1205c:	bhi	12074 <__assert_fail@plt+0x1204>
   12060:	b	120fc <__assert_fail@plt+0x128c>
   12064:	ldr	r3, [r5, #4]
   12068:	mov	r4, ip
   1206c:	cmp	r3, ip
   12070:	bls	120c8 <__assert_fail@plt+0x1258>
   12074:	mov	r0, r5
   12078:	mov	r1, r4
   1207c:	bl	13b38 <__assert_fail@plt+0x2cc8>
   12080:	cmp	r0, #0
   12084:	addeq	ip, r4, #1
   12088:	beq	12064 <__assert_fail@plt+0x11f4>
   1208c:	ldr	r3, [r8, #88]	; 0x58
   12090:	movw	r2, #28536	; 0x6f78
   12094:	mov	r0, r7
   12098:	movt	r2, #4
   1209c:	mov	r1, #1
   120a0:	ldr	r3, [r3, r4, lsl #2]
   120a4:	bl	10e04 <__fprintf_chk@plt>
   120a8:	cmp	r6, #1
   120ac:	beq	12118 <__assert_fail@plt+0x12a8>
   120b0:	ldr	r3, [r5, #4]
   120b4:	add	ip, r4, #1
   120b8:	mov	r9, #1
   120bc:	cmp	r3, ip
   120c0:	mov	r4, ip
   120c4:	bhi	12074 <__assert_fail@plt+0x1204>
   120c8:	cmp	r9, #0
   120cc:	beq	120fc <__assert_fail@plt+0x128c>
   120d0:	add	r6, r6, #1
   120d4:	mov	r0, #10
   120d8:	mov	r1, r7
   120dc:	add	r5, r5, #8
   120e0:	bl	10e28 <fputc@plt>
   120e4:	cmp	r6, #8
   120e8:	add	r8, r8, #4
   120ec:	bne	1202c <__assert_fail@plt+0x11bc>
   120f0:	mov	r0, #0
   120f4:	add	sp, sp, #20
   120f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   120fc:	movw	r0, #10120	; 0x2788
   12100:	mov	r1, #1
   12104:	mov	r2, #8
   12108:	mov	r3, r7
   1210c:	movt	r0, #4
   12110:	bl	10d14 <fwrite@plt>
   12114:	b	120d0 <__assert_fail@plt+0x1260>
   12118:	ldr	r3, [fp, #68]	; 0x44
   1211c:	cmp	r3, r4
   12120:	bls	121fc <__assert_fail@plt+0x138c>
   12124:	ldr	r3, [fp, #64]	; 0x40
   12128:	mov	r0, #123	; 0x7b
   1212c:	mov	r1, r7
   12130:	add	ip, r4, #1
   12134:	str	ip, [sp]
   12138:	str	r3, [sp, #4]
   1213c:	bl	10e28 <fputc@plt>
   12140:	ldr	r3, [sp, #4]
   12144:	ldr	ip, [sp]
   12148:	add	r9, r3, r4, lsl #3
   1214c:	ldr	r4, [r3, r4, lsl #3]
   12150:	ldr	r3, [r9, #4]
   12154:	cmp	r4, #0
   12158:	ldrne	r4, [r4]
   1215c:	cmp	r3, r4
   12160:	strhi	r5, [sp, #12]
   12164:	movhi	r5, r4
   12168:	movhi	r4, ip
   1216c:	bhi	12184 <__assert_fail@plt+0x1314>
   12170:	b	121d4 <__assert_fail@plt+0x1364>
   12174:	ldr	r3, [r9, #4]
   12178:	add	r5, r5, #1
   1217c:	cmp	r5, r3
   12180:	bcs	121cc <__assert_fail@plt+0x135c>
   12184:	mov	r0, r9
   12188:	mov	r1, r5
   1218c:	bl	13b38 <__assert_fail@plt+0x2cc8>
   12190:	cmp	r0, #0
   12194:	beq	12174 <__assert_fail@plt+0x1304>
   12198:	mov	r3, #1
   1219c:	mov	r1, r4
   121a0:	lsl	r2, r3, r5
   121a4:	ldr	r0, [sp, #8]
   121a8:	bl	2bc4c <policydb_user_cache@@Base+0xb330>
   121ac:	movw	r2, #28536	; 0x6f78
   121b0:	mov	r1, #1
   121b4:	movt	r2, #4
   121b8:	subs	r3, r0, #0
   121bc:	mov	r0, r7
   121c0:	beq	12174 <__assert_fail@plt+0x1304>
   121c4:	bl	10e04 <__fprintf_chk@plt>
   121c8:	b	12174 <__assert_fail@plt+0x1304>
   121cc:	ldr	r5, [sp, #12]
   121d0:	mov	ip, r4
   121d4:	mov	r1, #1
   121d8:	movw	r0, #10132	; 0x2794
   121dc:	mov	r2, #2
   121e0:	movt	r0, #4
   121e4:	mov	r3, r7
   121e8:	str	ip, [sp]
   121ec:	mov	r9, r1
   121f0:	bl	10d14 <fwrite@plt>
   121f4:	ldr	ip, [sp]
   121f8:	b	12064 <__assert_fail@plt+0x11f4>
   121fc:	movw	r0, #10136	; 0x2798
   12200:	mov	r1, r6
   12204:	movt	r0, #4
   12208:	mov	r2, #16
   1220c:	mov	r3, r7
   12210:	add	ip, r4, #1
   12214:	mov	r9, r6
   12218:	str	ip, [sp]
   1221c:	bl	10d14 <fwrite@plt>
   12220:	ldr	ip, [sp]
   12224:	b	12064 <__assert_fail@plt+0x11f4>
   12228:	andeq	r2, r4, ip, lsr #14
   1222c:	push	{r4, r5, r6, r7, r8, lr}
   12230:	movw	r4, #38184	; 0x9528
   12234:	movt	r4, #5
   12238:	sub	sp, sp, #48	; 0x30
   1223c:	mov	r8, r1
   12240:	movw	r1, #10156	; 0x27ac
   12244:	ldr	r2, [r4]
   12248:	movt	r1, #4
   1224c:	mov	r6, r0
   12250:	str	r2, [sp, #44]	; 0x2c
   12254:	bl	10c9c <fopen@plt>
   12258:	subs	r5, r0, #0
   1225c:	beq	1238c <__assert_fail@plt+0x151c>
   12260:	mov	r7, #1
   12264:	add	r0, sp, #20
   12268:	bl	238dc <policydb_user_cache@@Base+0x2fc0>
   1226c:	mov	r2, r7
   12270:	add	r0, sp, #12
   12274:	mov	r1, #4
   12278:	mov	r3, r5
   1227c:	str	r5, [sp, #36]	; 0x24
   12280:	str	r7, [sp, #20]
   12284:	bl	10d2c <fread@plt>
   12288:	cmp	r0, r7
   1228c:	mov	r6, r0
   12290:	bne	12364 <__assert_fail@plt+0x14f4>
   12294:	mov	r0, r5
   12298:	bl	10ce4 <rewind@plt>
   1229c:	ldr	r2, [sp, #12]
   122a0:	movw	r3, #65423	; 0xff8f
   122a4:	movt	r3, #63868	; 0xf97c
   122a8:	cmp	r2, r3
   122ac:	beq	122f8 <__assert_fail@plt+0x1488>
   122b0:	mov	r0, r8
   122b4:	bl	22c48 <policydb_user_cache@@Base+0x232c>
   122b8:	cmp	r0, #0
   122bc:	bne	1233c <__assert_fail@plt+0x14cc>
   122c0:	mov	r2, r6
   122c4:	mov	r0, r8
   122c8:	add	r1, sp, #20
   122cc:	bl	2390c <policydb_user_cache@@Base+0x2ff0>
   122d0:	mov	r6, r0
   122d4:	mov	r0, r5
   122d8:	bl	10e10 <fclose@plt>
   122dc:	ldr	r2, [sp, #44]	; 0x2c
   122e0:	ldr	r3, [r4]
   122e4:	mov	r0, r6
   122e8:	cmp	r2, r3
   122ec:	bne	12338 <__assert_fail@plt+0x14c8>
   122f0:	add	sp, sp, #48	; 0x30
   122f4:	pop	{r4, r5, r6, r7, r8, pc}
   122f8:	add	r0, sp, #16
   122fc:	bl	1d240 <__assert_fail@plt+0xc3d0>
   12300:	subs	ip, r0, #0
   12304:	bne	1233c <__assert_fail@plt+0x14cc>
   12308:	ldr	r3, [sp, #16]
   1230c:	mov	r2, r6
   12310:	add	r1, sp, #20
   12314:	str	r8, [r3]
   12318:	mov	r0, r3
   1231c:	str	ip, [r3, #8]
   12320:	bl	1d6e0 <__assert_fail@plt+0xc870>
   12324:	ldr	r3, [sp, #16]
   12328:	mov	r6, r0
   1232c:	ldr	r0, [r3, #8]
   12330:	bl	10ca8 <free@plt>
   12334:	b	122d4 <__assert_fail@plt+0x1464>
   12338:	bl	10cd8 <__stack_chk_fail@plt>
   1233c:	movw	r3, #38188	; 0x952c
   12340:	movt	r3, #5
   12344:	movw	r2, #10216	; 0x27e8
   12348:	mov	r1, r6
   1234c:	ldr	r0, [r3]
   12350:	movt	r2, #4
   12354:	ldr	r3, [pc, #108]	; 123c8 <__assert_fail@plt+0x1558>
   12358:	bl	10e04 <__fprintf_chk@plt>
   1235c:	mov	r0, r6
   12360:	bl	10d8c <exit@plt>
   12364:	movw	r3, #38188	; 0x952c
   12368:	movt	r3, #5
   1236c:	movw	r0, #10184	; 0x27c8
   12370:	mov	r1, r7
   12374:	ldr	r3, [r3]
   12378:	movt	r0, #4
   1237c:	mov	r2, #28
   12380:	bl	10d14 <fwrite@plt>
   12384:	mov	r0, r7
   12388:	bl	10d8c <exit@plt>
   1238c:	movw	r3, #38188	; 0x952c
   12390:	movt	r3, #5
   12394:	ldr	r4, [r3]
   12398:	bl	10db0 <__errno_location@plt>
   1239c:	ldr	r0, [r0]
   123a0:	bl	10d5c <strerror@plt>
   123a4:	mov	r3, r6
   123a8:	movw	r2, #10160	; 0x27b0
   123ac:	mov	r1, #1
   123b0:	movt	r2, #4
   123b4:	str	r0, [sp]
   123b8:	mov	r0, r4
   123bc:	bl	10e04 <__fprintf_chk@plt>
   123c0:	mov	r0, #1
   123c4:	bl	10d8c <exit@plt>
   123c8:	andeq	r2, r4, r4, asr r7
   123cc:	add	ip, r2, #22
   123d0:	add	r2, r2, #17
   123d4:	push	{r4, r5, r6, lr}
   123d8:	mov	r6, r1
   123dc:	ldr	ip, [r0, ip, lsl #2]
   123e0:	ldr	r0, [r0, r2, lsl #3]
   123e4:	ldr	r5, [sp, #16]
   123e8:	ldr	r4, [ip, r3, lsl #2]
   123ec:	mov	r1, r4
   123f0:	bl	14a90 <__assert_fail@plt+0x3c20>
   123f4:	cmp	r0, #0
   123f8:	beq	12438 <__assert_fail@plt+0x15c8>
   123fc:	ldr	r1, [r0]
   12400:	mov	r3, r5
   12404:	str	r4, [sp, #16]
   12408:	mov	r0, r6
   1240c:	cmp	r1, #1
   12410:	beq	12428 <__assert_fail@plt+0x15b8>
   12414:	movw	r2, #10284	; 0x282c
   12418:	mov	r1, #1
   1241c:	movt	r2, #4
   12420:	pop	{r4, r5, r6, lr}
   12424:	b	10e04 <__fprintf_chk@plt>
   12428:	movw	r2, #10276	; 0x2824
   1242c:	movt	r2, #4
   12430:	pop	{r4, r5, r6, lr}
   12434:	b	10e04 <__fprintf_chk@plt>
   12438:	movw	r0, #10240	; 0x2800
   1243c:	movw	r1, #10264	; 0x2818
   12440:	movt	r0, #4
   12444:	movt	r1, #4
   12448:	mov	r2, #107	; 0x6b
   1244c:	ldr	r3, [pc]	; 12454 <__assert_fail@plt+0x15e4>
   12450:	bl	10e70 <__assert_fail@plt>
   12454:	andeq	r2, r4, r0, ror #14
   12458:	push	{r4, r5, r6, r7, r8, r9, lr}
   1245c:	mov	r4, r1
   12460:	ldr	r1, [r1, #4]
   12464:	sub	sp, sp, #12
   12468:	mov	r6, r2
   1246c:	cmp	r1, #0
   12470:	beq	12530 <__assert_fail@plt+0x16c0>
   12474:	ldr	r3, [r4]
   12478:	mov	r1, r6
   1247c:	movw	r2, #10396	; 0x289c
   12480:	movw	r0, #38208	; 0x9540
   12484:	movt	r2, #4
   12488:	sub	r3, r3, #1
   1248c:	str	r2, [sp]
   12490:	movt	r0, #5
   12494:	mov	r2, #3
   12498:	bl	123cc <__assert_fail@plt+0x155c>
   1249c:	mov	r1, #1
   124a0:	mov	r0, r6
   124a4:	movw	r2, #10292	; 0x2834
   124a8:	ldr	r3, [r4]
   124ac:	movt	r2, #4
   124b0:	bl	10e04 <__fprintf_chk@plt>
   124b4:	ldr	r1, [r4, #8]
   124b8:	cmp	r1, #1
   124bc:	beq	1255c <__assert_fail@plt+0x16ec>
   124c0:	ldr	r3, [r4, #4]
   124c4:	cmp	r3, #0
   124c8:	bne	125f8 <__assert_fail@plt+0x1788>
   124cc:	mov	r1, #1
   124d0:	mov	r2, #14
   124d4:	mov	r3, r6
   124d8:	movw	r0, #10340	; 0x2864
   124dc:	movt	r0, #4
   124e0:	bl	10d14 <fwrite@plt>
   124e4:	ldr	r3, [r4]
   124e8:	movw	r2, #10396	; 0x289c
   124ec:	movw	r0, #38208	; 0x9540
   124f0:	movt	r2, #4
   124f4:	sub	r3, r3, #1
   124f8:	str	r2, [sp]
   124fc:	movt	r0, #5
   12500:	mov	r1, r6
   12504:	mov	r2, #3
   12508:	bl	123cc <__assert_fail@plt+0x155c>
   1250c:	mov	r0, r6
   12510:	ldr	r3, [r4, #20]
   12514:	mov	r1, #1
   12518:	movw	r2, #10356	; 0x2874
   1251c:	movt	r2, #4
   12520:	bl	10e04 <__fprintf_chk@plt>
   12524:	mov	r0, #0
   12528:	add	sp, sp, #12
   1252c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12530:	ldr	ip, [r4]
   12534:	mov	r3, r0
   12538:	mov	r1, #1
   1253c:	movw	r2, #10300	; 0x283c
   12540:	mov	r0, r6
   12544:	movt	r2, #4
   12548:	str	ip, [sp]
   1254c:	bl	10e04 <__fprintf_chk@plt>
   12550:	ldr	r1, [r4, #8]
   12554:	cmp	r1, #1
   12558:	bne	124c0 <__assert_fail@plt+0x1650>
   1255c:	mov	r3, r6
   12560:	movw	r0, #10312	; 0x2848
   12564:	mov	r2, #19
   12568:	movt	r0, #4
   1256c:	bl	10d14 <fwrite@plt>
   12570:	ldr	r5, [r4, #12]
   12574:	ldr	r3, [r4, #16]
   12578:	cmp	r5, #0
   1257c:	ldrne	r5, [r5]
   12580:	cmp	r5, r3
   12584:	bcs	1250c <__assert_fail@plt+0x169c>
   12588:	movw	r9, #10396	; 0x289c
   1258c:	add	r8, r4, #12
   12590:	movt	r9, #4
   12594:	mov	r7, #1
   12598:	b	125c8 <__assert_fail@plt+0x1758>
   1259c:	movw	r0, #38208	; 0x9540
   125a0:	str	r9, [sp]
   125a4:	mov	r1, r6
   125a8:	movt	r0, #5
   125ac:	mov	r2, #3
   125b0:	mov	r3, r5
   125b4:	bl	123cc <__assert_fail@plt+0x155c>
   125b8:	ldr	r3, [r4, #16]
   125bc:	add	r5, r5, #1
   125c0:	cmp	r3, r5
   125c4:	bls	1250c <__assert_fail@plt+0x169c>
   125c8:	mov	r0, r8
   125cc:	mov	r1, r5
   125d0:	bl	13b38 <__assert_fail@plt+0x2cc8>
   125d4:	cmp	r0, #0
   125d8:	beq	125b8 <__assert_fail@plt+0x1748>
   125dc:	cmp	r7, #0
   125e0:	mov	r7, #0
   125e4:	bne	1259c <__assert_fail@plt+0x172c>
   125e8:	mov	r1, r6
   125ec:	mov	r0, #44	; 0x2c
   125f0:	bl	10e28 <fputc@plt>
   125f4:	b	1259c <__assert_fail@plt+0x172c>
   125f8:	movw	r0, #10332	; 0x285c
   125fc:	mov	r1, #1
   12600:	mov	r2, #4
   12604:	mov	r3, r6
   12608:	movt	r0, #4
   1260c:	bl	10d14 <fwrite@plt>
   12610:	b	1250c <__assert_fail@plt+0x169c>
   12614:	mov	r2, r0
   12618:	movw	r1, #10368	; 0x2880
   1261c:	push	{r3, lr}
   12620:	movt	r1, #4
   12624:	mov	r0, #1
   12628:	bl	10df8 <__printf_chk@plt>
   1262c:	mov	r0, #1
   12630:	bl	10d8c <exit@plt>
   12634:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12638:	mov	r4, r0
   1263c:	ldr	r0, [r0, #16]
   12640:	sub	sp, sp, #12
   12644:	mov	r6, r1
   12648:	mov	r8, r2
   1264c:	tst	r0, #1
   12650:	mov	r7, r3
   12654:	bne	12860 <__assert_fail@plt+0x19f0>
   12658:	tst	r0, #2
   1265c:	bne	1282c <__assert_fail@plt+0x19bc>
   12660:	ldr	r5, [r4]
   12664:	and	r6, r6, #1
   12668:	ldr	r3, [r4, #4]
   1266c:	cmp	r5, #0
   12670:	uxtb	r9, r6
   12674:	ldrne	r5, [r5]
   12678:	cmp	r5, r3
   1267c:	bcs	126b0 <__assert_fail@plt+0x1840>
   12680:	mov	r1, r5
   12684:	mov	r0, r4
   12688:	bl	13b38 <__assert_fail@plt+0x2cc8>
   1268c:	add	r5, r5, #1
   12690:	cmp	r0, #0
   12694:	beq	126a4 <__assert_fail@plt+0x1834>
   12698:	cmp	r6, #1
   1269c:	mov	r6, #1
   126a0:	beq	12814 <__assert_fail@plt+0x19a4>
   126a4:	ldr	r3, [r4, #4]
   126a8:	cmp	r3, r5
   126ac:	bhi	12680 <__assert_fail@plt+0x1810>
   126b0:	ldr	r5, [r4, #8]
   126b4:	ldr	r2, [r4, #12]
   126b8:	cmp	r5, #0
   126bc:	ldrne	r5, [r5]
   126c0:	cmp	r2, r5
   126c4:	bls	12700 <__assert_fail@plt+0x1890>
   126c8:	add	sl, r4, #8
   126cc:	mov	r1, r5
   126d0:	mov	r0, sl
   126d4:	bl	13b38 <__assert_fail@plt+0x2cc8>
   126d8:	add	r5, r5, #1
   126dc:	cmp	r0, #0
   126e0:	beq	126f0 <__assert_fail@plt+0x1880>
   126e4:	cmp	r6, #1
   126e8:	mov	r6, #1
   126ec:	beq	12814 <__assert_fail@plt+0x19a4>
   126f0:	ldr	r3, [r4, #12]
   126f4:	cmp	r3, r5
   126f8:	bhi	126cc <__assert_fail@plt+0x185c>
   126fc:	ldr	r3, [r4, #4]
   12700:	ldr	r5, [r4]
   12704:	cmp	r5, #0
   12708:	ldrne	r5, [r5]
   1270c:	cmp	r5, r3
   12710:	movwcc	sl, #10396	; 0x289c
   12714:	movtcc	sl, #4
   12718:	bcc	12730 <__assert_fail@plt+0x18c0>
   1271c:	b	1276c <__assert_fail@plt+0x18fc>
   12720:	ldr	r3, [r4, #4]
   12724:	add	r5, r5, #1
   12728:	cmp	r3, r5
   1272c:	bls	1276c <__assert_fail@plt+0x18fc>
   12730:	mov	r0, r4
   12734:	mov	r1, r5
   12738:	bl	13b38 <__assert_fail@plt+0x2cc8>
   1273c:	cmp	r0, #0
   12740:	beq	12720 <__assert_fail@plt+0x18b0>
   12744:	mov	r3, r5
   12748:	str	sl, [sp]
   1274c:	mov	r0, r8
   12750:	mov	r1, r7
   12754:	mov	r2, #3
   12758:	add	r5, r5, #1
   1275c:	bl	123cc <__assert_fail@plt+0x155c>
   12760:	ldr	r3, [r4, #4]
   12764:	cmp	r3, r5
   12768:	bhi	12730 <__assert_fail@plt+0x18c0>
   1276c:	ldr	r5, [r4, #8]
   12770:	ldr	r3, [r4, #12]
   12774:	cmp	r5, #0
   12778:	ldrne	r5, [r5]
   1277c:	cmp	r5, r3
   12780:	addcc	sl, r4, #8
   12784:	movwcc	fp, #10408	; 0x28a8
   12788:	movtcc	fp, #4
   1278c:	bcc	127a4 <__assert_fail@plt+0x1934>
   12790:	b	127e0 <__assert_fail@plt+0x1970>
   12794:	ldr	r3, [r4, #12]
   12798:	add	r5, r5, #1
   1279c:	cmp	r3, r5
   127a0:	bls	127e0 <__assert_fail@plt+0x1970>
   127a4:	mov	r0, sl
   127a8:	mov	r1, r5
   127ac:	bl	13b38 <__assert_fail@plt+0x2cc8>
   127b0:	cmp	r0, #0
   127b4:	beq	12794 <__assert_fail@plt+0x1924>
   127b8:	mov	r3, r5
   127bc:	str	fp, [sp]
   127c0:	mov	r0, r8
   127c4:	mov	r1, r7
   127c8:	mov	r2, #3
   127cc:	add	r5, r5, #1
   127d0:	bl	123cc <__assert_fail@plt+0x155c>
   127d4:	ldr	r3, [r4, #12]
   127d8:	cmp	r3, r5
   127dc:	bhi	127a4 <__assert_fail@plt+0x1934>
   127e0:	cmp	r9, #0
   127e4:	bne	12844 <__assert_fail@plt+0x19d4>
   127e8:	cmp	r6, #2
   127ec:	bne	12808 <__assert_fail@plt+0x1998>
   127f0:	movw	r0, #10132	; 0x2794
   127f4:	mov	r2, r6
   127f8:	mov	r3, r7
   127fc:	mov	r1, #1
   12800:	movt	r0, #4
   12804:	bl	10d14 <fwrite@plt>
   12808:	mov	r0, #0
   1280c:	add	sp, sp, #12
   12810:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12814:	mov	r0, #123	; 0x7b
   12818:	mov	r1, r7
   1281c:	bl	10e28 <fputc@plt>
   12820:	mov	r6, #2
   12824:	ldr	r3, [r4, #4]
   12828:	b	12700 <__assert_fail@plt+0x1890>
   1282c:	movw	r0, #10404	; 0x28a4
   12830:	mov	r1, #1
   12834:	mov	r2, #2
   12838:	movt	r0, #4
   1283c:	bl	10d14 <fwrite@plt>
   12840:	b	12660 <__assert_fail@plt+0x17f0>
   12844:	movw	r0, #10412	; 0x28ac
   12848:	mov	r1, #1
   1284c:	mov	r2, #5
   12850:	mov	r3, r7
   12854:	movt	r0, #4
   12858:	bl	10d14 <fwrite@plt>
   1285c:	b	127e8 <__assert_fail@plt+0x1978>
   12860:	mov	r1, #1
   12864:	mov	r2, #3
   12868:	movw	r0, #10400	; 0x28a0
   1286c:	movt	r0, #4
   12870:	bl	10d14 <fwrite@plt>
   12874:	mov	r0, #0
   12878:	add	sp, sp, #12
   1287c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12880:	push	{r4, r5, r6, lr}
   12884:	mov	r3, r2
   12888:	sub	sp, sp, #8
   1288c:	mov	r4, r2
   12890:	mov	r6, r1
   12894:	mov	r2, #5
   12898:	mov	r1, #1
   1289c:	movw	r0, #10420	; 0x28b4
   128a0:	movt	r0, #4
   128a4:	movw	r5, #38208	; 0x9540
   128a8:	bl	10d14 <fwrite@plt>
   128ac:	movt	r5, #5
   128b0:	ldr	r3, [r6], #12
   128b4:	mov	r1, r4
   128b8:	mov	r0, r5
   128bc:	mov	r2, #2
   128c0:	sub	r3, r3, #1
   128c4:	movw	ip, #10396	; 0x289c
   128c8:	movt	ip, #4
   128cc:	str	ip, [sp]
   128d0:	bl	123cc <__assert_fail@plt+0x155c>
   128d4:	mov	r3, r4
   128d8:	mov	r1, #1
   128dc:	mov	r2, #8
   128e0:	movw	r0, #10428	; 0x28bc
   128e4:	movt	r0, #4
   128e8:	bl	10d14 <fwrite@plt>
   128ec:	mov	r2, r5
   128f0:	mov	r3, r4
   128f4:	mov	r0, r6
   128f8:	mov	r1, #0
   128fc:	bl	12634 <__assert_fail@plt+0x17c4>
   12900:	mov	r1, r4
   12904:	mov	r0, #10
   12908:	bl	10e28 <fputc@plt>
   1290c:	mov	r0, #0
   12910:	add	sp, sp, #8
   12914:	pop	{r4, r5, r6, pc}
   12918:	ldr	r3, [r0, #8]
   1291c:	push	{r4, r5, r6, r7, r8, r9, lr}
   12920:	tst	r3, #1
   12924:	sub	sp, sp, #12
   12928:	mov	r5, r0
   1292c:	mov	r8, r1
   12930:	mov	r7, r2
   12934:	bne	12a60 <__assert_fail@plt+0x1bf0>
   12938:	tst	r3, #2
   1293c:	bne	12a44 <__assert_fail@plt+0x1bd4>
   12940:	ldr	r3, [r5]
   12944:	mov	r6, #0
   12948:	ldr	ip, [r5, #4]
   1294c:	cmp	r3, #0
   12950:	ldrne	r4, [r3]
   12954:	moveq	r4, r3
   12958:	cmp	r4, ip
   1295c:	bcs	12994 <__assert_fail@plt+0x1b24>
   12960:	mov	r1, r4
   12964:	mov	r0, r5
   12968:	bl	13b38 <__assert_fail@plt+0x2cc8>
   1296c:	add	r4, r4, #1
   12970:	cmp	r0, #0
   12974:	beq	12984 <__assert_fail@plt+0x1b14>
   12978:	cmp	r6, #1
   1297c:	mov	r6, #1
   12980:	beq	12a2c <__assert_fail@plt+0x1bbc>
   12984:	ldr	ip, [r5, #4]
   12988:	cmp	ip, r4
   1298c:	bhi	12960 <__assert_fail@plt+0x1af0>
   12990:	ldr	r3, [r5]
   12994:	cmp	r3, #0
   12998:	ldrne	r4, [r3]
   1299c:	moveq	r4, r3
   129a0:	cmp	r4, ip
   129a4:	movwcc	r9, #10396	; 0x289c
   129a8:	movtcc	r9, #4
   129ac:	bcc	129c4 <__assert_fail@plt+0x1b54>
   129b0:	b	12a00 <__assert_fail@plt+0x1b90>
   129b4:	ldr	ip, [r5, #4]
   129b8:	add	r4, r4, #1
   129bc:	cmp	ip, r4
   129c0:	bls	12a00 <__assert_fail@plt+0x1b90>
   129c4:	mov	r0, r5
   129c8:	mov	r1, r4
   129cc:	bl	13b38 <__assert_fail@plt+0x2cc8>
   129d0:	cmp	r0, #0
   129d4:	beq	129b4 <__assert_fail@plt+0x1b44>
   129d8:	mov	r3, r4
   129dc:	str	r9, [sp]
   129e0:	mov	r0, r8
   129e4:	mov	r1, r7
   129e8:	mov	r2, #2
   129ec:	add	r4, r4, #1
   129f0:	bl	123cc <__assert_fail@plt+0x155c>
   129f4:	ldr	ip, [r5, #4]
   129f8:	cmp	ip, r4
   129fc:	bhi	129c4 <__assert_fail@plt+0x1b54>
   12a00:	cmp	r6, #2
   12a04:	bne	12a20 <__assert_fail@plt+0x1bb0>
   12a08:	movw	r0, #10132	; 0x2794
   12a0c:	mov	r2, r6
   12a10:	mov	r3, r7
   12a14:	mov	r1, #1
   12a18:	movt	r0, #4
   12a1c:	bl	10d14 <fwrite@plt>
   12a20:	mov	r0, #0
   12a24:	add	sp, sp, #12
   12a28:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12a2c:	mov	r0, #123	; 0x7b
   12a30:	mov	r1, r7
   12a34:	bl	10e28 <fputc@plt>
   12a38:	mov	r6, #2
   12a3c:	ldm	r5, {r3, ip}
   12a40:	b	12994 <__assert_fail@plt+0x1b24>
   12a44:	movw	r0, #10404	; 0x28a4
   12a48:	mov	r1, #1
   12a4c:	mov	r2, #2
   12a50:	mov	r3, r7
   12a54:	movt	r0, #4
   12a58:	bl	10d14 <fwrite@plt>
   12a5c:	b	12940 <__assert_fail@plt+0x1ad0>
   12a60:	mov	r3, r2
   12a64:	mov	r1, #1
   12a68:	mov	r2, #3
   12a6c:	movw	r0, #10400	; 0x28a0
   12a70:	movt	r0, #4
   12a74:	bl	10d14 <fwrite@plt>
   12a78:	mov	r0, #0
   12a7c:	add	sp, sp, #12
   12a80:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12a84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12a88:	movw	r9, #38184	; 0x9528
   12a8c:	movt	r9, #5
   12a90:	sub	sp, sp, #52	; 0x34
   12a94:	subs	r8, r0, #0
   12a98:	mov	r6, r1
   12a9c:	ldr	r3, [r9]
   12aa0:	mov	r5, r2
   12aa4:	str	r3, [sp, #44]	; 0x2c
   12aa8:	beq	12e44 <__assert_fail@plt+0x1fd4>
   12aac:	ldr	r3, [r8]
   12ab0:	tst	r3, #143	; 0x8f
   12ab4:	beq	12c64 <__assert_fail@plt+0x1df4>
   12ab8:	tst	r3, #1
   12abc:	bne	12e08 <__assert_fail@plt+0x1f98>
   12ac0:	tst	r3, #2
   12ac4:	bne	12dc8 <__assert_fail@plt+0x1f58>
   12ac8:	tst	r3, #8
   12acc:	bne	12dec <__assert_fail@plt+0x1f7c>
   12ad0:	add	r0, r8, #8
   12ad4:	mov	r1, #0
   12ad8:	mov	r2, r6
   12adc:	mov	r3, r5
   12ae0:	bl	12634 <__assert_fail@plt+0x17c4>
   12ae4:	cmp	r0, #0
   12ae8:	bne	12d94 <__assert_fail@plt+0x1f24>
   12aec:	add	r0, r8, #28
   12af0:	ldr	r1, [r8, #4]
   12af4:	mov	r2, r6
   12af8:	mov	r3, r5
   12afc:	bl	12634 <__assert_fail@plt+0x17c4>
   12b00:	subs	sl, r0, #0
   12b04:	bne	12d94 <__assert_fail@plt+0x1f24>
   12b08:	movw	r0, #10648	; 0x2998
   12b0c:	mov	r1, #1
   12b10:	movt	r0, #4
   12b14:	mov	r2, #2
   12b18:	mov	r3, r5
   12b1c:	bl	10d14 <fwrite@plt>
   12b20:	ldr	r4, [r8, #48]	; 0x30
   12b24:	cmp	r4, #0
   12b28:	beq	12bb0 <__assert_fail@plt+0x1d40>
   12b2c:	ldr	r3, [r4, #8]
   12b30:	cmp	r3, #0
   12b34:	beq	12e64 <__assert_fail@plt+0x1ff4>
   12b38:	mov	r2, #2
   12b3c:	movw	r0, #10700	; 0x29cc
   12b40:	mov	r1, #1
   12b44:	movt	r0, #4
   12b48:	mov	r3, r5
   12b4c:	mov	fp, r2
   12b50:	bl	10d14 <fwrite@plt>
   12b54:	ldr	r4, [r8, #48]	; 0x30
   12b58:	cmp	r4, #0
   12b5c:	movwne	r7, #10396	; 0x289c
   12b60:	movtne	r7, #4
   12b64:	beq	12b90 <__assert_fail@plt+0x1d20>
   12b68:	ldr	r3, [r4]
   12b6c:	mov	r0, r6
   12b70:	str	r7, [sp]
   12b74:	mov	r1, r5
   12b78:	sub	r3, r3, #1
   12b7c:	mov	r2, #1
   12b80:	bl	123cc <__assert_fail@plt+0x155c>
   12b84:	ldr	r4, [r4, #8]
   12b88:	cmp	r4, #0
   12b8c:	bne	12b68 <__assert_fail@plt+0x1cf8>
   12b90:	cmp	fp, #2
   12b94:	bne	12bb0 <__assert_fail@plt+0x1d40>
   12b98:	movw	r0, #10132	; 0x2794
   12b9c:	mov	r2, fp
   12ba0:	mov	r1, #1
   12ba4:	movt	r0, #4
   12ba8:	mov	r3, r5
   12bac:	bl	10d14 <fwrite@plt>
   12bb0:	mov	r0, #32
   12bb4:	mov	r1, r5
   12bb8:	bl	10e28 <fputc@plt>
   12bbc:	ldr	r3, [r8]
   12bc0:	tst	r3, #143	; 0x8f
   12bc4:	bne	12ce4 <__assert_fail@plt+0x1e74>
   12bc8:	tst	r3, #112	; 0x70
   12bcc:	bne	12d9c <__assert_fail@plt+0x1f2c>
   12bd0:	tst	r3, #3840	; 0xf00
   12bd4:	beq	12c30 <__assert_fail@plt+0x1dc0>
   12bd8:	ldr	r0, [r8, #52]	; 0x34
   12bdc:	ldrb	r3, [r0]
   12be0:	cmp	r3, #1
   12be4:	beq	12bf0 <__assert_fail@plt+0x1d80>
   12be8:	cmp	r3, #2
   12bec:	bne	12e88 <__assert_fail@plt+0x2018>
   12bf0:	ldrb	r2, [r0, #1]
   12bf4:	strb	r3, [sp, #8]
   12bf8:	mov	r3, #0
   12bfc:	strb	r2, [sp, #9]
   12c00:	add	r1, r0, r3
   12c04:	add	ip, sp, #8
   12c08:	add	r2, ip, r3
   12c0c:	add	r3, r3, #4
   12c10:	ldr	r1, [r1, #4]
   12c14:	cmp	r3, #32
   12c18:	str	r1, [r2, #4]
   12c1c:	bne	12c00 <__assert_fail@plt+0x1d90>
   12c20:	mov	r0, ip
   12c24:	bl	2bdcc <policydb_user_cache@@Base+0xb4b0>
   12c28:	mov	r1, r5
   12c2c:	bl	10e40 <fputs@plt>
   12c30:	movw	r0, #10696	; 0x29c8
   12c34:	mov	r3, r5
   12c38:	mov	r1, #1
   12c3c:	movt	r0, #4
   12c40:	mov	r2, #2
   12c44:	bl	10d14 <fwrite@plt>
   12c48:	ldr	r2, [sp, #44]	; 0x2c
   12c4c:	mov	r0, sl
   12c50:	ldr	r3, [r9]
   12c54:	cmp	r2, r3
   12c58:	bne	12ec8 <__assert_fail@plt+0x2058>
   12c5c:	add	sp, sp, #52	; 0x34
   12c60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c64:	tst	r3, #112	; 0x70
   12c68:	beq	12ca0 <__assert_fail@plt+0x1e30>
   12c6c:	tst	r3, #16
   12c70:	bne	12d38 <__assert_fail@plt+0x1ec8>
   12c74:	tst	r3, #32
   12c78:	bne	12d74 <__assert_fail@plt+0x1f04>
   12c7c:	tst	r3, #64	; 0x40
   12c80:	beq	12ad0 <__assert_fail@plt+0x1c60>
   12c84:	movw	r0, #10524	; 0x291c
   12c88:	mov	r1, #1
   12c8c:	mov	r2, #13
   12c90:	mov	r3, r5
   12c94:	movt	r0, #4
   12c98:	bl	10d14 <fwrite@plt>
   12c9c:	b	12ad0 <__assert_fail@plt+0x1c60>
   12ca0:	tst	r3, #128	; 0x80
   12ca4:	bne	12d58 <__assert_fail@plt+0x1ee8>
   12ca8:	tst	r3, #3840	; 0xf00
   12cac:	beq	12ea8 <__assert_fail@plt+0x2038>
   12cb0:	tst	r3, #256	; 0x100
   12cb4:	bne	12e28 <__assert_fail@plt+0x1fb8>
   12cb8:	tst	r3, #512	; 0x200
   12cbc:	bne	12e6c <__assert_fail@plt+0x1ffc>
   12cc0:	tst	r3, #1024	; 0x400
   12cc4:	beq	12ad0 <__assert_fail@plt+0x1c60>
   12cc8:	movw	r0, #10588	; 0x295c
   12ccc:	mov	r1, #1
   12cd0:	mov	r2, #15
   12cd4:	mov	r3, r5
   12cd8:	movt	r0, #4
   12cdc:	bl	10d14 <fwrite@plt>
   12ce0:	b	12ad0 <__assert_fail@plt+0x1c60>
   12ce4:	ldr	r3, [r8, #48]	; 0x30
   12ce8:	mov	r1, r5
   12cec:	mov	r0, #123	; 0x7b
   12cf0:	ldr	r4, [r3, #4]
   12cf4:	ldr	r7, [r3]
   12cf8:	bl	10e28 <fputc@plt>
   12cfc:	mov	r0, r6
   12d00:	mov	r2, r4
   12d04:	mov	r1, r7
   12d08:	bl	2bc4c <policydb_user_cache@@Base+0xb330>
   12d0c:	subs	r3, r0, #0
   12d10:	beq	12d28 <__assert_fail@plt+0x1eb8>
   12d14:	movw	r2, #10652	; 0x299c
   12d18:	mov	r0, r5
   12d1c:	movt	r2, #4
   12d20:	mov	r1, #1
   12d24:	bl	10e04 <__fprintf_chk@plt>
   12d28:	mov	r1, r5
   12d2c:	mov	r0, #125	; 0x7d
   12d30:	bl	10e28 <fputc@plt>
   12d34:	b	12c30 <__assert_fail@plt+0x1dc0>
   12d38:	mov	r3, r5
   12d3c:	movw	r0, #10488	; 0x28f8
   12d40:	mov	r1, #1
   12d44:	movt	r0, #4
   12d48:	mov	r2, #17
   12d4c:	bl	10d14 <fwrite@plt>
   12d50:	ldr	r3, [r8]
   12d54:	b	12c74 <__assert_fail@plt+0x1e04>
   12d58:	movw	r0, #10540	; 0x292c
   12d5c:	mov	r1, #1
   12d60:	mov	r2, #12
   12d64:	mov	r3, r5
   12d68:	movt	r0, #4
   12d6c:	bl	10d14 <fwrite@plt>
   12d70:	b	12ad0 <__assert_fail@plt+0x1c60>
   12d74:	mov	r3, r5
   12d78:	movw	r0, #10508	; 0x290c
   12d7c:	mov	r1, #1
   12d80:	movt	r0, #4
   12d84:	mov	r2, #13
   12d88:	bl	10d14 <fwrite@plt>
   12d8c:	ldr	r3, [r8]
   12d90:	b	12c7c <__assert_fail@plt+0x1e0c>
   12d94:	mvn	sl, #0
   12d98:	b	12c48 <__assert_fail@plt+0x1dd8>
   12d9c:	ldr	r3, [r8, #48]	; 0x30
   12da0:	mov	r0, r6
   12da4:	movw	ip, #10396	; 0x289c
   12da8:	mov	r1, r5
   12dac:	movt	ip, #4
   12db0:	mov	r2, #3
   12db4:	ldr	r3, [r3, #4]
   12db8:	str	ip, [sp]
   12dbc:	sub	r3, r3, #1
   12dc0:	bl	123cc <__assert_fail@plt+0x155c>
   12dc4:	b	12c30 <__assert_fail@plt+0x1dc0>
   12dc8:	mov	r3, r5
   12dcc:	movw	r0, #10460	; 0x28dc
   12dd0:	mov	r1, #1
   12dd4:	movt	r0, #4
   12dd8:	mov	r2, #13
   12ddc:	bl	10d14 <fwrite@plt>
   12de0:	ldr	r3, [r8]
   12de4:	tst	r3, #8
   12de8:	beq	12ad0 <__assert_fail@plt+0x1c60>
   12dec:	movw	r0, #10476	; 0x28ec
   12df0:	mov	r1, #1
   12df4:	mov	r2, #11
   12df8:	mov	r3, r5
   12dfc:	movt	r0, #4
   12e00:	bl	10d14 <fwrite@plt>
   12e04:	b	12ad0 <__assert_fail@plt+0x1c60>
   12e08:	mov	r3, r5
   12e0c:	movw	r0, #10452	; 0x28d4
   12e10:	mov	r1, #1
   12e14:	movt	r0, #4
   12e18:	mov	r2, #7
   12e1c:	bl	10d14 <fwrite@plt>
   12e20:	ldr	r3, [r8]
   12e24:	b	12ac0 <__assert_fail@plt+0x1c50>
   12e28:	movw	r0, #10556	; 0x293c
   12e2c:	mov	r1, #1
   12e30:	mov	r2, #11
   12e34:	mov	r3, r5
   12e38:	movt	r0, #4
   12e3c:	bl	10d14 <fwrite@plt>
   12e40:	b	12ad0 <__assert_fail@plt+0x1c60>
   12e44:	mov	r3, r2
   12e48:	movw	r0, #10440	; 0x28c8
   12e4c:	mov	r1, #1
   12e50:	mov	r2, #10
   12e54:	movt	r0, #4
   12e58:	mov	sl, r8
   12e5c:	bl	10d14 <fwrite@plt>
   12e60:	b	12c48 <__assert_fail@plt+0x1dd8>
   12e64:	mov	fp, #1
   12e68:	b	12b58 <__assert_fail@plt+0x1ce8>
   12e6c:	movw	r0, #10568	; 0x2948
   12e70:	mov	r1, #1
   12e74:	mov	r2, #16
   12e78:	mov	r3, r5
   12e7c:	movt	r0, #4
   12e80:	bl	10d14 <fwrite@plt>
   12e84:	b	12ad0 <__assert_fail@plt+0x1c60>
   12e88:	mov	r3, r5
   12e8c:	movw	r0, #10656	; 0x29a0
   12e90:	mov	r1, #1
   12e94:	mov	r2, #38	; 0x26
   12e98:	movt	r0, #4
   12e9c:	mvn	sl, #0
   12ea0:	bl	10d14 <fwrite@plt>
   12ea4:	b	12c48 <__assert_fail@plt+0x1dd8>
   12ea8:	mov	r3, r2
   12eac:	movw	r0, #10604	; 0x296c
   12eb0:	mov	r1, #1
   12eb4:	mov	r2, #41	; 0x29
   12eb8:	movt	r0, #4
   12ebc:	mvn	sl, #0
   12ec0:	bl	10d14 <fwrite@plt>
   12ec4:	b	12c48 <__assert_fail@plt+0x1dd8>
   12ec8:	bl	10cd8 <__stack_chk_fail@plt>
   12ecc:	mov	r2, r1
   12ed0:	ldr	r0, [r0, #48]	; 0x30
   12ed4:	push	{r3, lr}
   12ed8:	movw	r1, #9304	; 0x2458
   12edc:	movt	r1, #1
   12ee0:	bl	14b94 <__assert_fail@plt+0x3d24>
   12ee4:	subs	r0, r0, #0
   12ee8:	mvnne	r0, #0
   12eec:	pop	{r3, pc}
   12ef0:	ldr	r3, [r0, #60]	; 0x3c
   12ef4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12ef8:	cmp	r3, #0
   12efc:	sub	sp, sp, #8
   12f00:	mov	r7, r0
   12f04:	mov	r8, r1
   12f08:	beq	12fcc <__assert_fail@plt+0x215c>
   12f0c:	movw	sl, #10396	; 0x289c
   12f10:	movt	sl, #4
   12f14:	mov	r9, #0
   12f18:	mov	r3, r9
   12f1c:	mov	r0, r7
   12f20:	mov	r1, r8
   12f24:	mov	r2, #4
   12f28:	str	sl, [sp]
   12f2c:	bl	123cc <__assert_fail@plt+0x155c>
   12f30:	mov	r0, #58	; 0x3a
   12f34:	mov	r1, r8
   12f38:	bl	10e28 <fputc@plt>
   12f3c:	ldr	r3, [r7, #128]	; 0x80
   12f40:	ldr	r5, [r3, r9, lsl #2]
   12f44:	add	r6, r5, #4
   12f48:	ldr	r4, [r5, #4]
   12f4c:	ldr	r3, [r5, #8]
   12f50:	cmp	r4, #0
   12f54:	ldrne	r4, [r4]
   12f58:	cmp	r4, r3
   12f5c:	bcc	12f74 <__assert_fail@plt+0x2104>
   12f60:	b	12fb0 <__assert_fail@plt+0x2140>
   12f64:	ldr	r2, [r5, #8]
   12f68:	add	r4, r4, #1
   12f6c:	cmp	r2, r4
   12f70:	bls	12fb0 <__assert_fail@plt+0x2140>
   12f74:	mov	r0, r6
   12f78:	mov	r1, r4
   12f7c:	bl	13b38 <__assert_fail@plt+0x2cc8>
   12f80:	cmp	r0, #0
   12f84:	beq	12f64 <__assert_fail@plt+0x20f4>
   12f88:	mov	r2, #2
   12f8c:	mov	r3, r4
   12f90:	str	sl, [sp]
   12f94:	mov	r0, r7
   12f98:	mov	r1, r8
   12f9c:	add	r4, r4, #1
   12fa0:	bl	123cc <__assert_fail@plt+0x155c>
   12fa4:	ldr	r2, [r5, #8]
   12fa8:	cmp	r2, r4
   12fac:	bhi	12f74 <__assert_fail@plt+0x2104>
   12fb0:	mov	r0, #10
   12fb4:	mov	r1, r8
   12fb8:	bl	10e28 <fputc@plt>
   12fbc:	ldr	r3, [r7, #60]	; 0x3c
   12fc0:	add	r9, r9, #1
   12fc4:	cmp	r3, r9
   12fc8:	bhi	12f18 <__assert_fail@plt+0x20a8>
   12fcc:	mov	r0, #0
   12fd0:	add	sp, sp, #8
   12fd4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12fd8:	ldr	r3, [r0, #68]	; 0x44
   12fdc:	push	{r4, r5, r6, r7, lr}
   12fe0:	cmp	r3, #0
   12fe4:	sub	sp, sp, #12
   12fe8:	mov	r5, r0
   12fec:	mov	r6, r1
   12ff0:	beq	13048 <__assert_fail@plt+0x21d8>
   12ff4:	movw	r7, #10396	; 0x289c
   12ff8:	movt	r7, #4
   12ffc:	mov	r4, #0
   13000:	mov	r3, r4
   13004:	mov	r0, r5
   13008:	mov	r1, r6
   1300c:	mov	r2, #5
   13010:	str	r7, [sp]
   13014:	bl	123cc <__assert_fail@plt+0x155c>
   13018:	ldr	r3, [r5, #224]	; 0xe0
   1301c:	mov	r1, #1
   13020:	movw	r2, #10704	; 0x29d0
   13024:	mov	r0, r6
   13028:	movt	r2, #4
   1302c:	ldr	r3, [r3, r4, lsl #2]
   13030:	add	r4, r4, r1
   13034:	ldr	r3, [r3, #4]
   13038:	bl	10e04 <__fprintf_chk@plt>
   1303c:	ldr	r3, [r5, #68]	; 0x44
   13040:	cmp	r3, r4
   13044:	bhi	13000 <__assert_fail@plt+0x2190>
   13048:	mov	r0, #0
   1304c:	add	sp, sp, #12
   13050:	pop	{r4, r5, r6, r7, pc}
   13054:	push	{r4, r5, r6, lr}
   13058:	subs	r4, r1, #0
   1305c:	mov	r6, r0
   13060:	mov	r5, r2
   13064:	popeq	{r4, r5, r6, pc}
   13068:	ldr	r1, [r4]
   1306c:	sub	r1, r1, #1
   13070:	cmp	r1, #6
   13074:	ldrls	pc, [pc, r1, lsl #2]
   13078:	b	13174 <__assert_fail@plt+0x2304>
   1307c:	andeq	r3, r1, ip, asr #2
   13080:	andeq	r3, r1, r0, lsr r1
   13084:	andeq	r3, r1, r4, lsl r1
   13088:	strdeq	r3, [r1], -r8
   1308c:	ldrdeq	r3, [r1], -ip
   13090:	andeq	r3, r1, r0, asr #1
   13094:	muleq	r1, r8, r0
   13098:	movw	r0, #10732	; 0x29ec
   1309c:	mov	r1, #1
   130a0:	movt	r0, #4
   130a4:	mov	r2, #3
   130a8:	mov	r3, r5
   130ac:	bl	10d14 <fwrite@plt>
   130b0:	ldr	r4, [r4, #8]
   130b4:	cmp	r4, #0
   130b8:	bne	13068 <__assert_fail@plt+0x21f8>
   130bc:	pop	{r4, r5, r6, pc}
   130c0:	movw	r0, #10728	; 0x29e8
   130c4:	mov	r1, #1
   130c8:	mov	r2, #3
   130cc:	mov	r3, r5
   130d0:	movt	r0, #4
   130d4:	bl	10d14 <fwrite@plt>
   130d8:	b	130b0 <__assert_fail@plt+0x2240>
   130dc:	movw	r0, #10724	; 0x29e4
   130e0:	mov	r1, #1
   130e4:	mov	r2, #2
   130e8:	mov	r3, r5
   130ec:	movt	r0, #4
   130f0:	bl	10d14 <fwrite@plt>
   130f4:	b	130b0 <__assert_fail@plt+0x2240>
   130f8:	movw	r0, #10720	; 0x29e0
   130fc:	mov	r1, #1
   13100:	mov	r2, #3
   13104:	mov	r3, r5
   13108:	movt	r0, #4
   1310c:	bl	10d14 <fwrite@plt>
   13110:	b	130b0 <__assert_fail@plt+0x2240>
   13114:	movw	r0, #10716	; 0x29dc
   13118:	mov	r1, #1
   1311c:	mov	r2, #3
   13120:	mov	r3, r5
   13124:	movt	r0, #4
   13128:	bl	10d14 <fwrite@plt>
   1312c:	b	130b0 <__assert_fail@plt+0x2240>
   13130:	movw	r0, #10712	; 0x29d8
   13134:	mov	r1, #1
   13138:	mov	r2, #2
   1313c:	mov	r3, r5
   13140:	movt	r0, #4
   13144:	bl	10d14 <fwrite@plt>
   13148:	b	130b0 <__assert_fail@plt+0x2240>
   1314c:	ldr	ip, [r4, #4]
   13150:	movw	r2, #10652	; 0x299c
   13154:	ldr	r3, [r6, #108]	; 0x6c
   13158:	movt	r2, #4
   1315c:	sub	ip, ip, #-1073741823	; 0xc0000001
   13160:	mov	r0, r5
   13164:	mov	r1, #1
   13168:	ldr	r3, [r3, ip, lsl #2]
   1316c:	bl	10e04 <__fprintf_chk@plt>
   13170:	b	130b0 <__assert_fail@plt+0x2240>
   13174:	movw	r0, #10736	; 0x29f0
   13178:	mov	r1, #1
   1317c:	mov	r2, #6
   13180:	mov	r3, r5
   13184:	movt	r0, #4
   13188:	bl	10d14 <fwrite@plt>
   1318c:	b	130b0 <__assert_fail@plt+0x2240>
   13190:	mov	r3, r0
   13194:	mov	r1, #1
   13198:	movw	r0, #10744	; 0x29f8
   1319c:	mov	r2, #23
   131a0:	movt	r0, #4
   131a4:	b	10d14 <fwrite@plt>
   131a8:	push	{r4, r5, r6, lr}
   131ac:	mov	r3, r1
   131b0:	mov	r5, r0
   131b4:	sub	sp, sp, #16
   131b8:	mov	r6, r1
   131bc:	movw	r0, #10768	; 0x2a10
   131c0:	mov	r1, #1
   131c4:	movt	r0, #4
   131c8:	mov	r2, #14
   131cc:	bl	10d14 <fwrite@plt>
   131d0:	ldr	r4, [r5, #260]	; 0x104
   131d4:	cmp	r4, #0
   131d8:	beq	13244 <__assert_fail@plt+0x23d4>
   131dc:	ldr	ip, [r4, #108]	; 0x6c
   131e0:	movw	r2, #10784	; 0x2a20
   131e4:	ldr	r3, [r4]
   131e8:	movt	r2, #4
   131ec:	mov	r0, r6
   131f0:	mov	r1, #1
   131f4:	str	ip, [sp]
   131f8:	ldr	lr, [r4, #36]	; 0x24
   131fc:	ldr	ip, [r5, #104]	; 0x68
   13200:	sub	lr, lr, #-1073741823	; 0xc0000001
   13204:	ldr	ip, [ip, lr, lsl #2]
   13208:	str	ip, [sp, #4]
   1320c:	ldr	lr, [r4, #40]	; 0x28
   13210:	ldr	ip, [r5, #96]	; 0x60
   13214:	sub	lr, lr, #-1073741823	; 0xc0000001
   13218:	ldr	ip, [ip, lr, lsl #2]
   1321c:	str	ip, [sp, #8]
   13220:	ldr	lr, [r4, #44]	; 0x2c
   13224:	ldr	ip, [r5, #100]	; 0x64
   13228:	sub	lr, lr, #-1073741823	; 0xc0000001
   1322c:	ldr	ip, [ip, lr, lsl #2]
   13230:	str	ip, [sp, #12]
   13234:	bl	10e04 <__fprintf_chk@plt>
   13238:	ldr	r4, [r4, #116]	; 0x74
   1323c:	cmp	r4, #0
   13240:	bne	131dc <__assert_fail@plt+0x236c>
   13244:	add	sp, sp, #16
   13248:	pop	{r4, r5, r6, pc}
   1324c:	ldr	r3, [r0]
   13250:	push	{r4, r5, r6, r7, r8, r9, lr}
   13254:	cmp	r3, #0
   13258:	ldr	ip, [r0, #4]
   1325c:	sub	sp, sp, #12
   13260:	ldrne	r4, [r3]
   13264:	moveq	r4, r3
   13268:	mov	r5, r0
   1326c:	mov	r8, r1
   13270:	cmp	r4, ip
   13274:	mov	r7, r2
   13278:	mov	r6, #0
   1327c:	bcs	132b4 <__assert_fail@plt+0x2444>
   13280:	mov	r1, r4
   13284:	mov	r0, r5
   13288:	bl	13b38 <__assert_fail@plt+0x2cc8>
   1328c:	add	r4, r4, #1
   13290:	cmp	r0, #0
   13294:	beq	132a4 <__assert_fail@plt+0x2434>
   13298:	cmp	r6, #1
   1329c:	mov	r6, #1
   132a0:	beq	13350 <__assert_fail@plt+0x24e0>
   132a4:	ldr	ip, [r5, #4]
   132a8:	cmp	ip, r4
   132ac:	bhi	13280 <__assert_fail@plt+0x2410>
   132b0:	ldr	r3, [r5]
   132b4:	cmp	r3, #0
   132b8:	ldrne	r4, [r3]
   132bc:	moveq	r4, r3
   132c0:	cmp	r4, ip
   132c4:	movwcc	r9, #10396	; 0x289c
   132c8:	movtcc	r9, #4
   132cc:	bcc	132e4 <__assert_fail@plt+0x2474>
   132d0:	b	13320 <__assert_fail@plt+0x24b0>
   132d4:	ldr	ip, [r5, #4]
   132d8:	add	r4, r4, #1
   132dc:	cmp	ip, r4
   132e0:	bls	13320 <__assert_fail@plt+0x24b0>
   132e4:	mov	r0, r5
   132e8:	mov	r1, r4
   132ec:	bl	13b38 <__assert_fail@plt+0x2cc8>
   132f0:	cmp	r0, #0
   132f4:	beq	132d4 <__assert_fail@plt+0x2464>
   132f8:	mov	r3, r4
   132fc:	str	r9, [sp]
   13300:	mov	r0, r8
   13304:	mov	r1, r7
   13308:	mov	r2, #1
   1330c:	add	r4, r4, #1
   13310:	bl	123cc <__assert_fail@plt+0x155c>
   13314:	ldr	ip, [r5, #4]
   13318:	cmp	ip, r4
   1331c:	bhi	132e4 <__assert_fail@plt+0x2474>
   13320:	cmp	r6, #2
   13324:	bne	13348 <__assert_fail@plt+0x24d8>
   13328:	mov	r2, r6
   1332c:	mov	r3, r7
   13330:	movw	r0, #10132	; 0x2794
   13334:	mov	r1, #1
   13338:	movt	r0, #4
   1333c:	add	sp, sp, #12
   13340:	pop	{r4, r5, r6, r7, r8, r9, lr}
   13344:	b	10d14 <fwrite@plt>
   13348:	add	sp, sp, #12
   1334c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13350:	mov	r0, #123	; 0x7b
   13354:	mov	r1, r7
   13358:	bl	10e28 <fputc@plt>
   1335c:	mov	r6, #2
   13360:	ldm	r5, {r3, ip}
   13364:	b	132b4 <__assert_fail@plt+0x2444>
   13368:	push	{r4, r5, r6, r7, lr}
   1336c:	subs	r4, r0, #0
   13370:	sub	sp, sp, #12
   13374:	mov	r6, r1
   13378:	mov	r5, r2
   1337c:	beq	13420 <__assert_fail@plt+0x25b0>
   13380:	movw	r7, #10396	; 0x289c
   13384:	movt	r7, #4
   13388:	mov	r3, r5
   1338c:	mov	r1, #1
   13390:	mov	r2, #16
   13394:	movw	r0, #10816	; 0x2a40
   13398:	movt	r0, #4
   1339c:	bl	10d14 <fwrite@plt>
   133a0:	mov	r0, r4
   133a4:	mov	r1, r6
   133a8:	mov	r2, r5
   133ac:	bl	12918 <__assert_fail@plt+0x1aa8>
   133b0:	add	r0, r4, #12
   133b4:	mov	r1, #0
   133b8:	mov	r2, r6
   133bc:	mov	r3, r5
   133c0:	bl	12634 <__assert_fail@plt+0x17c4>
   133c4:	mov	r3, r5
   133c8:	mov	r1, #1
   133cc:	mov	r2, #2
   133d0:	movw	r0, #10648	; 0x2998
   133d4:	movt	r0, #4
   133d8:	bl	10d14 <fwrite@plt>
   133dc:	add	r0, r4, #32
   133e0:	mov	r1, r6
   133e4:	mov	r2, r5
   133e8:	bl	1324c <__assert_fail@plt+0x23dc>
   133ec:	ldr	r3, [r4, #40]	; 0x28
   133f0:	mov	r0, r6
   133f4:	mov	r1, r5
   133f8:	sub	r3, r3, #1
   133fc:	mov	r2, #2
   13400:	str	r7, [sp]
   13404:	bl	123cc <__assert_fail@plt+0x155c>
   13408:	mov	r0, #10
   1340c:	mov	r1, r5
   13410:	bl	10e28 <fputc@plt>
   13414:	ldr	r4, [r4, #44]	; 0x2c
   13418:	cmp	r4, #0
   1341c:	bne	13388 <__assert_fail@plt+0x2518>
   13420:	add	sp, sp, #12
   13424:	pop	{r4, r5, r6, r7, pc}
   13428:	push	{r4, r5, r6, lr}
   1342c:	subs	r4, r0, #0
   13430:	mov	r6, r1
   13434:	mov	r5, r2
   13438:	popeq	{r4, r5, r6, pc}
   1343c:	mov	r3, r5
   13440:	mov	r1, #1
   13444:	mov	r2, #11
   13448:	movw	r0, #10836	; 0x2a54
   1344c:	movt	r0, #4
   13450:	bl	10d14 <fwrite@plt>
   13454:	mov	r0, r4
   13458:	mov	r1, r6
   1345c:	mov	r2, r5
   13460:	bl	12918 <__assert_fail@plt+0x1aa8>
   13464:	add	r0, r4, #12
   13468:	mov	r1, r6
   1346c:	mov	r2, r5
   13470:	bl	12918 <__assert_fail@plt+0x1aa8>
   13474:	mov	r0, #10
   13478:	mov	r1, r5
   1347c:	bl	10e28 <fputc@plt>
   13480:	ldr	r4, [r4, #24]
   13484:	cmp	r4, #0
   13488:	bne	1343c <__assert_fail@plt+0x25cc>
   1348c:	pop	{r4, r5, r6, pc}
   13490:	push	{r4, r5, r6, r7, r8, lr}
   13494:	mov	r5, r3
   13498:	mov	r4, r0
   1349c:	ldr	r3, [r0]
   134a0:	ldr	r0, [r0, #4]
   134a4:	sub	sp, sp, #8
   134a8:	movw	lr, #10396	; 0x289c
   134ac:	movt	lr, #4
   134b0:	cmp	r0, #0
   134b4:	mov	r7, r1
   134b8:	movw	ip, #10848	; 0x2a60
   134bc:	mov	r6, r2
   134c0:	movt	ip, #4
   134c4:	movw	r2, #10860	; 0x2a6c
   134c8:	moveq	ip, lr
   134cc:	mov	r0, r5
   134d0:	str	ip, [sp]
   134d4:	mov	r1, #1
   134d8:	movt	r2, #4
   134dc:	bl	10e04 <__fprintf_chk@plt>
   134e0:	cmp	r7, #7
   134e4:	ldrls	pc, [pc, r7, lsl #2]
   134e8:	b	13764 <__assert_fail@plt+0x28f4>
   134ec:	andeq	r3, r1, r4, ror #11
   134f0:	andeq	r3, r1, ip, asr #13
   134f4:	andeq	r3, r1, ip, lsl r5
   134f8:	andeq	r3, r1, r8, lsl #14
   134fc:	andeq	r3, r1, ip, lsl #10
   13500:	andeq	r3, r1, r4, lsr #14
   13504:	andeq	r3, r1, r4, asr #14
   13508:	andeq	r3, r1, r8, lsr #10
   1350c:	ldr	r0, [r4, #20]
   13510:	mov	r1, r6
   13514:	mov	r2, r5
   13518:	bl	13428 <__assert_fail@plt+0x25b8>
   1351c:	mov	r0, #0
   13520:	add	sp, sp, #8
   13524:	pop	{r4, r5, r6, r7, r8, pc}
   13528:	ldr	r4, [r4, #172]	; 0xac
   1352c:	movw	r0, #10936	; 0x2ab8
   13530:	mov	r1, #1
   13534:	movt	r0, #4
   13538:	mov	r2, #19
   1353c:	mov	r3, r5
   13540:	bl	10d14 <fwrite@plt>
   13544:	cmp	r4, #0
   13548:	beq	1351c <__assert_fail@plt+0x26ac>
   1354c:	movw	r8, #10396	; 0x289c
   13550:	movw	r7, #10424	; 0x28b8
   13554:	movt	r8, #4
   13558:	movt	r7, #4
   1355c:	mov	r0, r4
   13560:	mov	r1, #0
   13564:	mov	r2, r6
   13568:	mov	r3, r5
   1356c:	bl	12634 <__assert_fail@plt+0x17c4>
   13570:	add	r0, r4, #20
   13574:	mov	r1, #0
   13578:	mov	r2, r6
   1357c:	mov	r3, r5
   13580:	bl	12634 <__assert_fail@plt+0x17c4>
   13584:	ldr	r3, [r4, #40]	; 0x28
   13588:	mov	r0, r6
   1358c:	mov	r1, r5
   13590:	sub	r3, r3, #1
   13594:	mov	r2, #1
   13598:	str	r7, [sp]
   1359c:	bl	123cc <__assert_fail@plt+0x155c>
   135a0:	ldr	r3, [r4, #48]	; 0x30
   135a4:	mov	r0, r6
   135a8:	mov	r1, r5
   135ac:	sub	r3, r3, #1
   135b0:	mov	r2, #3
   135b4:	str	r8, [sp]
   135b8:	bl	123cc <__assert_fail@plt+0x155c>
   135bc:	ldr	r3, [r4, #44]	; 0x2c
   135c0:	mov	r0, r5
   135c4:	movw	r2, #11980	; 0x2ecc
   135c8:	mov	r1, #1
   135cc:	movt	r2, #4
   135d0:	bl	10e04 <__fprintf_chk@plt>
   135d4:	ldr	r4, [r4, #52]	; 0x34
   135d8:	cmp	r4, #0
   135dc:	bne	1355c <__assert_fail@plt+0x26ec>
   135e0:	b	1351c <__assert_fail@plt+0x26ac>
   135e4:	ldr	r6, [r4, #8]
   135e8:	cmp	r6, #0
   135ec:	beq	1351c <__assert_fail@plt+0x26ac>
   135f0:	mov	r3, r5
   135f4:	mov	r1, #1
   135f8:	mov	r2, #12
   135fc:	movw	r0, #10872	; 0x2a78
   13600:	movt	r0, #4
   13604:	bl	10d14 <fwrite@plt>
   13608:	ldr	r1, [r6, #4]
   1360c:	mov	r2, r5
   13610:	movw	r0, #38208	; 0x9540
   13614:	movt	r0, #5
   13618:	bl	13054 <__assert_fail@plt+0x21e4>
   1361c:	mov	r1, #1
   13620:	ldr	r3, [r6]
   13624:	mov	r0, r5
   13628:	movw	r2, #10888	; 0x2a88
   1362c:	movt	r2, #4
   13630:	bl	10e04 <__fprintf_chk@plt>
   13634:	movw	r0, #10908	; 0x2a9c
   13638:	mov	r1, #1
   1363c:	movt	r0, #4
   13640:	mov	r2, #11
   13644:	mov	r3, r5
   13648:	bl	10d14 <fwrite@plt>
   1364c:	ldr	r4, [r6, #16]
   13650:	cmp	r4, #0
   13654:	beq	13678 <__assert_fail@plt+0x2808>
   13658:	mov	r0, r4
   1365c:	movw	r1, #38208	; 0x9540
   13660:	mov	r2, r5
   13664:	movt	r1, #5
   13668:	bl	12a84 <__assert_fail@plt+0x1c14>
   1366c:	ldr	r4, [r4, #68]	; 0x44
   13670:	cmp	r4, #0
   13674:	bne	13658 <__assert_fail@plt+0x27e8>
   13678:	movw	r0, #10920	; 0x2aa8
   1367c:	mov	r1, #1
   13680:	movt	r0, #4
   13684:	mov	r2, #12
   13688:	mov	r3, r5
   1368c:	bl	10d14 <fwrite@plt>
   13690:	ldr	r4, [r6, #20]
   13694:	cmp	r4, #0
   13698:	beq	136bc <__assert_fail@plt+0x284c>
   1369c:	mov	r0, r4
   136a0:	movw	r1, #38208	; 0x9540
   136a4:	mov	r2, r5
   136a8:	movt	r1, #5
   136ac:	bl	12a84 <__assert_fail@plt+0x1c14>
   136b0:	ldr	r4, [r4, #68]	; 0x44
   136b4:	cmp	r4, #0
   136b8:	bne	1369c <__assert_fail@plt+0x282c>
   136bc:	ldr	r6, [r6, #52]	; 0x34
   136c0:	cmp	r6, #0
   136c4:	bne	135f0 <__assert_fail@plt+0x2780>
   136c8:	b	1351c <__assert_fail@plt+0x26ac>
   136cc:	ldr	r4, [r4, #12]
   136d0:	cmp	r4, #0
   136d4:	bne	136e8 <__assert_fail@plt+0x2878>
   136d8:	b	13780 <__assert_fail@plt+0x2910>
   136dc:	ldr	r4, [r4, #68]	; 0x44
   136e0:	cmp	r4, #0
   136e4:	beq	1351c <__assert_fail@plt+0x26ac>
   136e8:	mov	r0, r4
   136ec:	mov	r1, r6
   136f0:	mov	r2, r5
   136f4:	bl	12a84 <__assert_fail@plt+0x1c14>
   136f8:	cmp	r0, #0
   136fc:	beq	136dc <__assert_fail@plt+0x286c>
   13700:	mvn	r0, #0
   13704:	b	13520 <__assert_fail@plt+0x26b0>
   13708:	ldr	r0, [r4, #16]
   1370c:	mov	r1, r6
   13710:	mov	r2, r5
   13714:	bl	13368 <__assert_fail@plt+0x24f8>
   13718:	mov	r0, #0
   1371c:	add	sp, sp, #8
   13720:	pop	{r4, r5, r6, r7, r8, pc}
   13724:	add	r0, r4, #28
   13728:	mov	r1, r6
   1372c:	mov	r2, r5
   13730:	bl	12008 <__assert_fail@plt+0x1198>
   13734:	subs	r0, r0, #0
   13738:	mvnne	r0, #0
   1373c:	add	sp, sp, #8
   13740:	pop	{r4, r5, r6, r7, r8, pc}
   13744:	add	r0, r4, #100	; 0x64
   13748:	mov	r1, r6
   1374c:	mov	r2, r5
   13750:	bl	12008 <__assert_fail@plt+0x1198>
   13754:	subs	r0, r0, #0
   13758:	mvnne	r0, #0
   1375c:	add	sp, sp, #8
   13760:	pop	{r4, r5, r6, r7, r8, pc}
   13764:	movw	r0, #10956	; 0x2acc
   13768:	movw	r1, #10264	; 0x2818
   1376c:	movt	r0, #4
   13770:	movt	r1, #4
   13774:	movw	r2, #690	; 0x2b2
   13778:	ldr	r3, [pc, #32]	; 137a0 <__assert_fail@plt+0x2930>
   1377c:	bl	10e70 <__assert_fail@plt>
   13780:	mov	r3, r5
   13784:	movw	r0, #10440	; 0x28c8
   13788:	mov	r1, #1
   1378c:	movt	r0, #4
   13790:	mov	r2, #10
   13794:	bl	10d14 <fwrite@plt>
   13798:	mov	r0, r4
   1379c:	b	13520 <__assert_fail@plt+0x26b0>
   137a0:	andeq	r2, r4, ip, ror #14
   137a4:	movw	r3, #38208	; 0x9540
   137a8:	movt	r3, #5
   137ac:	push	{r4, r5, r6, r7, r8, lr}
   137b0:	mov	r7, r0
   137b4:	ldr	r8, [r3, #200]	; 0xc8
   137b8:	mov	r6, r1
   137bc:	mov	r5, r2
   137c0:	cmp	r8, #0
   137c4:	beq	1382c <__assert_fail@plt+0x29bc>
   137c8:	movw	r0, #10960	; 0x2ad0
   137cc:	mov	r1, #1
   137d0:	movt	r0, #4
   137d4:	mov	r2, #27
   137d8:	mov	r3, r5
   137dc:	bl	10d14 <fwrite@plt>
   137e0:	ldr	r4, [r8]
   137e4:	cmp	r4, #0
   137e8:	bne	137fc <__assert_fail@plt+0x298c>
   137ec:	b	13820 <__assert_fail@plt+0x29b0>
   137f0:	ldr	r4, [r4, #244]	; 0xf4
   137f4:	cmp	r4, #0
   137f8:	beq	13820 <__assert_fail@plt+0x29b0>
   137fc:	mov	r0, r4
   13800:	mov	r1, r7
   13804:	mov	r2, r6
   13808:	mov	r3, r5
   1380c:	bl	13490 <__assert_fail@plt+0x2620>
   13810:	cmp	r0, #0
   13814:	beq	137f0 <__assert_fail@plt+0x2980>
   13818:	mvn	r0, #0
   1381c:	pop	{r4, r5, r6, r7, r8, pc}
   13820:	ldr	r8, [r8, #12]
   13824:	cmp	r8, #0
   13828:	bne	137c8 <__assert_fail@plt+0x2958>
   1382c:	mov	r0, #0
   13830:	pop	{r4, r5, r6, r7, r8, pc}
   13834:	ldr	r2, [r0, #332]	; 0x14c
   13838:	push	{r3, lr}
   1383c:	cmp	r2, #4
   13840:	beq	1389c <__assert_fail@plt+0x2a2c>
   13844:	cmp	r2, #0
   13848:	beq	1385c <__assert_fail@plt+0x29ec>
   1384c:	cmp	r2, #2
   13850:	beq	1387c <__assert_fail@plt+0x2a0c>
   13854:	mov	r0, #0
   13858:	pop	{r3, pc}
   1385c:	mov	r3, r1
   13860:	mov	r2, #31
   13864:	mov	r1, #1
   13868:	movw	r0, #11024	; 0x2b10
   1386c:	movt	r0, #4
   13870:	bl	10d14 <fwrite@plt>
   13874:	mov	r0, #0
   13878:	pop	{r3, pc}
   1387c:	mov	r3, r1
   13880:	mov	r2, #33	; 0x21
   13884:	mov	r1, #1
   13888:	movw	r0, #11056	; 0x2b30
   1388c:	movt	r0, #4
   13890:	bl	10d14 <fwrite@plt>
   13894:	mov	r0, #0
   13898:	pop	{r3, pc}
   1389c:	mov	r3, r1
   138a0:	movw	r0, #10988	; 0x2aec
   138a4:	mov	r1, #1
   138a8:	mov	r2, #32
   138ac:	movt	r0, #4
   138b0:	bl	10d14 <fwrite@plt>
   138b4:	b	13854 <__assert_fail@plt+0x29e4>
   138b8:	push	{r3, lr}
   138bc:	movw	r0, #11092	; 0x2b54
   138c0:	movt	r0, #4
   138c4:	bl	10d38 <puts@plt>
   138c8:	movw	r0, #11112	; 0x2b68
   138cc:	movt	r0, #4
   138d0:	bl	10d38 <puts@plt>
   138d4:	movw	r0, #11144	; 0x2b88
   138d8:	movt	r0, #4
   138dc:	bl	10d38 <puts@plt>
   138e0:	movw	r0, #11176	; 0x2ba8
   138e4:	movt	r0, #4
   138e8:	bl	10d38 <puts@plt>
   138ec:	movw	r0, #11196	; 0x2bbc
   138f0:	movt	r0, #4
   138f4:	bl	10d38 <puts@plt>
   138f8:	movw	r0, #11216	; 0x2bd0
   138fc:	movt	r0, #4
   13900:	bl	10d38 <puts@plt>
   13904:	movw	r0, #11236	; 0x2be4
   13908:	movt	r0, #4
   1390c:	bl	10d38 <puts@plt>
   13910:	movw	r0, #11280	; 0x2c10
   13914:	movt	r0, #4
   13918:	bl	10d38 <puts@plt>
   1391c:	movw	r0, #11312	; 0x2c30
   13920:	movt	r0, #4
   13924:	bl	10d38 <puts@plt>
   13928:	movw	r0, #11336	; 0x2c48
   1392c:	movt	r0, #4
   13930:	bl	10d38 <puts@plt>
   13934:	movw	r0, #11360	; 0x2c60
   13938:	movt	r0, #4
   1393c:	bl	10d38 <puts@plt>
   13940:	mov	r0, #10
   13944:	bl	10dec <putchar@plt>
   13948:	movw	r0, #11388	; 0x2c7c
   1394c:	movt	r0, #4
   13950:	bl	10d38 <puts@plt>
   13954:	movw	r0, #11420	; 0x2c9c
   13958:	movt	r0, #4
   1395c:	bl	10d38 <puts@plt>
   13960:	movw	r0, #11452	; 0x2cbc
   13964:	movt	r0, #4
   13968:	bl	10d38 <puts@plt>
   1396c:	movw	r0, #11484	; 0x2cdc
   13970:	movt	r0, #4
   13974:	bl	10d38 <puts@plt>
   13978:	movw	r0, #11508	; 0x2cf4
   1397c:	movt	r0, #4
   13980:	bl	10d38 <puts@plt>
   13984:	movw	r0, #11552	; 0x2d20
   13988:	movt	r0, #4
   1398c:	bl	10d38 <puts@plt>
   13990:	mov	r0, #10
   13994:	bl	10dec <putchar@plt>
   13998:	movw	r0, #11588	; 0x2d44
   1399c:	movt	r0, #4
   139a0:	bl	10d38 <puts@plt>
   139a4:	movw	r0, #11608	; 0x2d58
   139a8:	movt	r0, #4
   139ac:	bl	10d38 <puts@plt>
   139b0:	movw	r0, #11628	; 0x2d6c
   139b4:	movt	r0, #4
   139b8:	bl	10d38 <puts@plt>
   139bc:	mov	r0, #0
   139c0:	pop	{r3, pc}
   139c4:	ldr	r2, [r0, #4]
   139c8:	ldr	r3, [r1, #4]
   139cc:	push	{r4}		; (str r4, [sp, #-4]!)
   139d0:	cmp	r2, r3
   139d4:	beq	139e4 <__assert_fail@plt+0x2b74>
   139d8:	mov	r0, #0
   139dc:	pop	{r4}		; (ldr r4, [sp], #4)
   139e0:	bx	lr
   139e4:	ldr	r4, [r0]
   139e8:	ldr	ip, [r1]
   139ec:	b	13a1c <__assert_fail@plt+0x2bac>
   139f0:	ldr	r2, [r4]
   139f4:	ldr	r3, [ip]
   139f8:	cmp	r2, r3
   139fc:	bne	139d8 <__assert_fail@plt+0x2b68>
   13a00:	ldrd	r0, [r4, #8]
   13a04:	ldrd	r2, [ip, #8]
   13a08:	cmp	r1, r3
   13a0c:	cmpeq	r0, r2
   13a10:	bne	139d8 <__assert_fail@plt+0x2b68>
   13a14:	ldr	r4, [r4, #16]
   13a18:	ldr	ip, [ip, #16]
   13a1c:	adds	r3, r4, #0
   13a20:	movne	r3, #1
   13a24:	adds	r2, ip, #0
   13a28:	movne	r2, #1
   13a2c:	tst	r3, r2
   13a30:	bne	139f0 <__assert_fail@plt+0x2b80>
   13a34:	orr	r3, r2, r3
   13a38:	pop	{r4}		; (ldr r4, [sp], #4)
   13a3c:	eor	r0, r3, #1
   13a40:	bx	lr
   13a44:	ldr	r2, [r0, #4]
   13a48:	ldr	r3, [r1, #4]
   13a4c:	push	{r4, r5}
   13a50:	cmp	r2, r3
   13a54:	bcc	13ac4 <__assert_fail@plt+0x2c54>
   13a58:	ldr	ip, [r0]
   13a5c:	ldr	r0, [r1]
   13a60:	cmp	r0, #0
   13a64:	cmpne	ip, #0
   13a68:	beq	13a90 <__assert_fail@plt+0x2c20>
   13a6c:	ldr	r2, [ip]
   13a70:	ldr	r3, [r0]
   13a74:	cmp	r2, r3
   13a78:	bhi	13ac4 <__assert_fail@plt+0x2c54>
   13a7c:	bcs	13aa0 <__assert_fail@plt+0x2c30>
   13a80:	ldr	ip, [ip, #16]
   13a84:	cmp	r0, #0
   13a88:	cmpne	ip, #0
   13a8c:	bne	13a6c <__assert_fail@plt+0x2bfc>
   13a90:	rsbs	r0, r0, #1
   13a94:	pop	{r4, r5}
   13a98:	movcc	r0, #0
   13a9c:	bx	lr
   13aa0:	ldrd	r2, [r0, #8]
   13aa4:	ldrd	r4, [ip, #8]
   13aa8:	and	r4, r4, r2
   13aac:	and	r5, r5, r3
   13ab0:	cmp	r3, r5
   13ab4:	cmpeq	r2, r4
   13ab8:	ldreq	ip, [ip, #16]
   13abc:	ldreq	r0, [r0, #16]
   13ac0:	beq	13a60 <__assert_fail@plt+0x2bf0>
   13ac4:	mov	r0, #0
   13ac8:	pop	{r4, r5}
   13acc:	bx	lr
   13ad0:	push	{r4}		; (str r4, [sp, #-4]!)
   13ad4:	ldr	ip, [r0]
   13ad8:	ldr	r4, [r1]
   13adc:	cmp	r4, #0
   13ae0:	cmpne	ip, #0
   13ae4:	moveq	r0, #0
   13ae8:	movne	r0, #1
   13aec:	beq	13b30 <__assert_fail@plt+0x2cc0>
   13af0:	ldr	r2, [ip]
   13af4:	ldr	r3, [r4]
   13af8:	cmp	r2, r3
   13afc:	ldrcc	ip, [ip, #16]
   13b00:	bcc	13adc <__assert_fail@plt+0x2c6c>
   13b04:	bhi	13b24 <__assert_fail@plt+0x2cb4>
   13b08:	ldrd	r0, [r4, #8]
   13b0c:	ldrd	r2, [ip, #8]
   13b10:	and	r2, r2, r0
   13b14:	and	r3, r3, r1
   13b18:	orrs	r1, r2, r3
   13b1c:	bne	13b2c <__assert_fail@plt+0x2cbc>
   13b20:	ldr	ip, [ip, #16]
   13b24:	ldr	r4, [r4, #16]
   13b28:	b	13adc <__assert_fail@plt+0x2c6c>
   13b2c:	mov	r0, #1
   13b30:	pop	{r4}		; (ldr r4, [sp], #4)
   13b34:	bx	lr
   13b38:	ldr	r3, [r0, #4]
   13b3c:	push	{r4}		; (str r4, [sp, #-4]!)
   13b40:	cmp	r3, r1
   13b44:	bcc	13b9c <__assert_fail@plt+0x2d2c>
   13b48:	ldr	r0, [r0]
   13b4c:	cmp	r0, #0
   13b50:	beq	13b94 <__assert_fail@plt+0x2d24>
   13b54:	ldr	r3, [r0]
   13b58:	cmp	r1, r3
   13b5c:	bcc	13b9c <__assert_fail@plt+0x2d2c>
   13b60:	add	r2, r3, #64	; 0x40
   13b64:	cmp	r1, r2
   13b68:	bcs	13b88 <__assert_fail@plt+0x2d18>
   13b6c:	b	13ba8 <__assert_fail@plt+0x2d38>
   13b70:	ldr	r3, [r0]
   13b74:	cmp	r1, r3
   13b78:	add	r2, r3, #64	; 0x40
   13b7c:	bcc	13b9c <__assert_fail@plt+0x2d2c>
   13b80:	cmp	r1, r2
   13b84:	bcc	13ba8 <__assert_fail@plt+0x2d38>
   13b88:	ldr	r0, [r0, #16]
   13b8c:	cmp	r0, #0
   13b90:	bne	13b70 <__assert_fail@plt+0x2d00>
   13b94:	pop	{r4}		; (ldr r4, [sp], #4)
   13b98:	bx	lr
   13b9c:	mov	r0, #0
   13ba0:	pop	{r4}		; (ldr r4, [sp], #4)
   13ba4:	bx	lr
   13ba8:	ldr	r4, [r0, #8]
   13bac:	rsb	r3, r3, r1
   13bb0:	ldr	r2, [r0, #12]
   13bb4:	rsb	ip, r3, #32
   13bb8:	sub	r1, r3, #32
   13bbc:	lsr	r0, r4, r3
   13bc0:	pop	{r4}		; (ldr r4, [sp], #4)
   13bc4:	orr	r0, r0, r2, lsl ip
   13bc8:	orr	r0, r0, r2, lsr r1
   13bcc:	and	r0, r0, #1
   13bd0:	bx	lr
   13bd4:	push	{r4, r5, r6, lr}
   13bd8:	mov	r5, r0
   13bdc:	ldr	r4, [r0]
   13be0:	mov	r6, #0
   13be4:	ldr	r3, [r0, #4]
   13be8:	cmp	r4, #0
   13bec:	ldrne	r4, [r4]
   13bf0:	cmp	r4, r3
   13bf4:	bcs	13c1c <__assert_fail@plt+0x2dac>
   13bf8:	mov	r1, r4
   13bfc:	mov	r0, r5
   13c00:	bl	13b38 <__assert_fail@plt+0x2cc8>
   13c04:	ldr	r3, [r5, #4]
   13c08:	add	r4, r4, #1
   13c0c:	cmp	r0, #0
   13c10:	addne	r6, r6, #1
   13c14:	cmp	r3, r4
   13c18:	bhi	13bf8 <__assert_fail@plt+0x2d88>
   13c1c:	mov	r0, r6
   13c20:	pop	{r4, r5, r6, pc}
   13c24:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13c28:	bic	r4, r1, #63	; 0x3f
   13c2c:	adds	r5, r4, #64	; 0x40
   13c30:	ldr	r3, [pc, #556]	; 13e64 <__assert_fail@plt+0x2ff4>
   13c34:	sub	sp, sp, #8
   13c38:	mov	sl, r0
   13c3c:	add	r3, pc, r3
   13c40:	bne	13c9c <__assert_fail@plt+0x2e2c>
   13c44:	ldr	r2, [pc, #540]	; 13e68 <__assert_fail@plt+0x2ff8>
   13c48:	ldr	r2, [r3, r2]
   13c4c:	ldr	ip, [r2, #12]
   13c50:	cmp	ip, #0
   13c54:	mvneq	r0, #21
   13c58:	beq	13c94 <__assert_fail@plt+0x2e24>
   13c5c:	ldr	r5, [pc, #520]	; 13e6c <__assert_fail@plt+0x2ffc>
   13c60:	mov	r3, r1
   13c64:	ldr	r4, [pc, #516]	; 13e70 <__assert_fail@plt+0x3000>
   13c68:	mov	lr, #1
   13c6c:	ldr	r0, [r2, #16]
   13c70:	mov	r1, r2
   13c74:	str	lr, [r2]
   13c78:	add	r5, pc, r5
   13c7c:	add	r4, pc, r4
   13c80:	stmib	r2, {r4, r5}
   13c84:	ldr	r2, [pc, #488]	; 13e74 <__assert_fail@plt+0x3004>
   13c88:	add	r2, pc, r2
   13c8c:	blx	ip
   13c90:	mvn	r0, #21
   13c94:	add	sp, sp, #8
   13c98:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13c9c:	ldr	r9, [r0]
   13ca0:	cmp	r9, #0
   13ca4:	beq	13e24 <__assert_fail@plt+0x2fb4>
   13ca8:	ldr	ip, [r9]
   13cac:	cmp	ip, r1
   13cb0:	bhi	13e38 <__assert_fail@plt+0x2fc8>
   13cb4:	add	r3, ip, #64	; 0x40
   13cb8:	cmp	r1, r3
   13cbc:	bcs	13ce0 <__assert_fail@plt+0x2e70>
   13cc0:	b	13d00 <__assert_fail@plt+0x2e90>
   13cc4:	ldr	ip, [r8]
   13cc8:	cmp	r1, ip
   13ccc:	add	r3, ip, #64	; 0x40
   13cd0:	bcc	13cec <__assert_fail@plt+0x2e7c>
   13cd4:	cmp	r1, r3
   13cd8:	bcc	13d08 <__assert_fail@plt+0x2e98>
   13cdc:	mov	r9, r8
   13ce0:	ldr	r8, [r9, #16]
   13ce4:	cmp	r8, #0
   13ce8:	bne	13cc4 <__assert_fail@plt+0x2e54>
   13cec:	cmp	r2, #0
   13cf0:	bne	13d68 <__assert_fail@plt+0x2ef8>
   13cf4:	mov	r0, #0
   13cf8:	add	sp, sp, #8
   13cfc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13d00:	mov	r8, r9
   13d04:	mov	r9, #0
   13d08:	cmp	r2, #0
   13d0c:	rsb	r1, ip, r1
   13d10:	bne	13df4 <__assert_fail@plt+0x2f84>
   13d14:	mov	r3, #1
   13d18:	sub	ip, r1, #32
   13d1c:	ldrd	r6, [r8, #8]
   13d20:	lsl	r5, r3, ip
   13d24:	rsb	r0, r1, #32
   13d28:	lsl	r4, r3, r1
   13d2c:	orr	r5, r5, r3, lsr r0
   13d30:	bic	r4, r6, r4
   13d34:	bic	r5, r7, r5
   13d38:	strd	r4, [r8, #8]
   13d3c:	orrs	r3, r4, r5
   13d40:	bne	13cf4 <__assert_fail@plt+0x2e84>
   13d44:	ldr	r3, [r8, #16]
   13d48:	cmp	r3, #0
   13d4c:	beq	13e44 <__assert_fail@plt+0x2fd4>
   13d50:	cmp	r9, #0
   13d54:	beq	13e30 <__assert_fail@plt+0x2fc0>
   13d58:	str	r3, [r9, #16]
   13d5c:	mov	r0, r8
   13d60:	bl	10ca8 <free@plt>
   13d64:	b	13cf4 <__assert_fail@plt+0x2e84>
   13d68:	mov	r0, #24
   13d6c:	str	r1, [sp, #4]
   13d70:	bl	10d44 <malloc@plt>
   13d74:	ldr	r1, [sp, #4]
   13d78:	subs	r3, r0, #0
   13d7c:	beq	13e5c <__assert_fail@plt+0x2fec>
   13d80:	rsb	r1, r4, r1
   13d84:	add	r2, r3, #12
   13d88:	mov	r6, #1
   13d8c:	sub	ip, r1, #32
   13d90:	rsb	r7, r1, #32
   13d94:	lsl	ip, r6, ip
   13d98:	mov	r0, #0
   13d9c:	cmp	r8, #0
   13da0:	str	r0, [r3, #4]
   13da4:	orr	ip, ip, r6, lsr r7
   13da8:	str	r0, [r2], #4
   13dac:	lsl	r1, r6, r1
   13db0:	str	r0, [r2], #4
   13db4:	str	r0, [r2]
   13db8:	str	ip, [r3, #12]
   13dbc:	str	r1, [r3, #8]
   13dc0:	str	r4, [r3]
   13dc4:	streq	r5, [sl, #4]
   13dc8:	cmp	r9, #0
   13dcc:	ldrne	r2, [r9, #16]
   13dd0:	movne	r0, #0
   13dd4:	ldreq	r2, [sl]
   13dd8:	moveq	r0, r9
   13ddc:	strne	r2, [r3, #16]
   13de0:	streq	r2, [r3, #16]
   13de4:	strne	r3, [r9, #16]
   13de8:	streq	r3, [sl]
   13dec:	add	sp, sp, #8
   13df0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13df4:	mov	r0, #1
   13df8:	sub	ip, r1, #32
   13dfc:	lsl	r3, r0, ip
   13e00:	ldrd	r4, [r8, #8]
   13e04:	rsb	ip, r1, #32
   13e08:	lsl	r2, r0, r1
   13e0c:	orr	r3, r3, r0, lsr ip
   13e10:	orr	r2, r2, r4
   13e14:	orr	r3, r3, r5
   13e18:	mov	r0, #0
   13e1c:	strd	r2, [r8, #8]
   13e20:	b	13c94 <__assert_fail@plt+0x2e24>
   13e24:	mov	r8, r9
   13e28:	b	13cec <__assert_fail@plt+0x2e7c>
   13e2c:	str	r2, [sl, #4]
   13e30:	str	r3, [sl]
   13e34:	b	13d5c <__assert_fail@plt+0x2eec>
   13e38:	mov	r8, r9
   13e3c:	mov	r9, #0
   13e40:	b	13cec <__assert_fail@plt+0x2e7c>
   13e44:	cmp	r9, #0
   13e48:	beq	13e2c <__assert_fail@plt+0x2fbc>
   13e4c:	ldr	r2, [r9]
   13e50:	add	r2, r2, #64	; 0x40
   13e54:	str	r2, [sl, #4]
   13e58:	b	13d58 <__assert_fail@plt+0x2ee8>
   13e5c:	mvn	r0, #11
   13e60:	b	13c94 <__assert_fail@plt+0x2e24>
   13e64:			; <UNDEFINED> instruction: 0x000453bc
   13e68:	andeq	r0, r0, ip, asr #1
   13e6c:	andeq	pc, r2, r4, ror #9
   13e70:	strdeq	pc, [r2], -r0
   13e74:	strdeq	pc, [r2], -r0
   13e78:	push	{r4, r5, r6, r7, r8, lr}
   13e7c:	mov	r7, r2
   13e80:	ldr	r6, [r7, #4]
   13e84:	mov	r3, r0
   13e88:	ldr	r2, [r1, #4]
   13e8c:	mov	r4, #0
   13e90:	strb	r4, [r3], #1
   13e94:	add	r3, r3, #1
   13e98:	cmp	r2, r6
   13e9c:	movcc	r6, r2
   13ea0:	strb	r4, [r0, #1]
   13ea4:	cmp	r6, r4
   13ea8:	strb	r4, [r3], #1
   13eac:	mov	r5, r1
   13eb0:	strb	r4, [r3], #1
   13eb4:	mov	r8, r0
   13eb8:	strb	r4, [r3], #1
   13ebc:	strb	r4, [r3], #1
   13ec0:	strb	r4, [r3], #1
   13ec4:	strb	r4, [r3]
   13ec8:	bne	13edc <__assert_fail@plt+0x306c>
   13ecc:	b	13f20 <__assert_fail@plt+0x30b0>
   13ed0:	add	r4, r4, #1
   13ed4:	cmp	r4, r6
   13ed8:	beq	13f20 <__assert_fail@plt+0x30b0>
   13edc:	mov	r0, r5
   13ee0:	mov	r1, r4
   13ee4:	bl	13b38 <__assert_fail@plt+0x2cc8>
   13ee8:	cmp	r0, #0
   13eec:	beq	13ed0 <__assert_fail@plt+0x3060>
   13ef0:	mov	r0, r7
   13ef4:	mov	r1, r4
   13ef8:	bl	13b38 <__assert_fail@plt+0x2cc8>
   13efc:	cmp	r0, #0
   13f00:	beq	13ed0 <__assert_fail@plt+0x3060>
   13f04:	mov	r0, r8
   13f08:	mov	r1, r4
   13f0c:	mov	r2, #1
   13f10:	bl	13c24 <__assert_fail@plt+0x2db4>
   13f14:	cmp	r0, #0
   13f18:	bge	13ed0 <__assert_fail@plt+0x3060>
   13f1c:	pop	{r4, r5, r6, r7, r8, pc}
   13f20:	mov	r0, #0
   13f24:	pop	{r4, r5, r6, r7, r8, pc}
   13f28:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   13f2c:	mov	r8, r2
   13f30:	ldr	r9, [r1, #4]
   13f34:	mov	r3, r0
   13f38:	ldr	r2, [r2, #4]
   13f3c:	mov	r4, #0
   13f40:	strb	r4, [r3], #1
   13f44:	add	r3, r3, #1
   13f48:	cmp	r2, r9
   13f4c:	movcs	r9, r2
   13f50:	strb	r4, [r0, #1]
   13f54:	cmp	r9, r4
   13f58:	strb	r4, [r3], #1
   13f5c:	mov	r7, r1
   13f60:	strb	r4, [r3], #1
   13f64:	mov	r6, r0
   13f68:	strb	r4, [r3], #1
   13f6c:	strb	r4, [r3], #1
   13f70:	strb	r4, [r3], #1
   13f74:	strb	r4, [r3]
   13f78:	beq	13fbc <__assert_fail@plt+0x314c>
   13f7c:	mov	r1, r4
   13f80:	mov	r0, r7
   13f84:	bl	13b38 <__assert_fail@plt+0x2cc8>
   13f88:	mov	r1, r4
   13f8c:	mov	r5, r0
   13f90:	mov	r0, r8
   13f94:	bl	13b38 <__assert_fail@plt+0x2cc8>
   13f98:	mov	r1, r4
   13f9c:	add	r4, r4, #1
   13fa0:	eor	r2, r0, r5
   13fa4:	mov	r0, r6
   13fa8:	bl	13c24 <__assert_fail@plt+0x2db4>
   13fac:	cmp	r0, #0
   13fb0:	poplt	{r3, r4, r5, r6, r7, r8, r9, pc}
   13fb4:	cmp	r4, r9
   13fb8:	bne	13f7c <__assert_fail@plt+0x310c>
   13fbc:	mov	r0, #0
   13fc0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   13fc4:	push	{r3, r4, r5, r6, r7, lr}
   13fc8:	mov	r3, r0
   13fcc:	mov	r4, #0
   13fd0:	subs	r7, r2, #0
   13fd4:	strb	r4, [r3], #1
   13fd8:	add	r3, r3, #1
   13fdc:	strb	r4, [r0, #1]
   13fe0:	mov	r5, r0
   13fe4:	strb	r4, [r3], #1
   13fe8:	mov	r6, r1
   13fec:	strb	r4, [r3], #1
   13ff0:	strb	r4, [r3], #1
   13ff4:	strb	r4, [r3], #1
   13ff8:	strb	r4, [r3], #1
   13ffc:	strb	r4, [r3]
   14000:	beq	14038 <__assert_fail@plt+0x31c8>
   14004:	mov	r1, r4
   14008:	mov	r0, r6
   1400c:	bl	13b38 <__assert_fail@plt+0x2cc8>
   14010:	mov	r1, r4
   14014:	add	r4, r4, #1
   14018:	rsbs	r2, r0, #1
   1401c:	mov	r0, r5
   14020:	movcc	r2, #0
   14024:	bl	13c24 <__assert_fail@plt+0x2db4>
   14028:	cmp	r0, #0
   1402c:	poplt	{r3, r4, r5, r6, r7, pc}
   14030:	cmp	r4, r7
   14034:	bne	14004 <__assert_fail@plt+0x3194>
   14038:	mov	r0, #0
   1403c:	pop	{r3, r4, r5, r6, r7, pc}
   14040:	push	{r3, r4, r5, lr}
   14044:	subs	r5, r0, #0
   14048:	popeq	{r3, r4, r5, pc}
   1404c:	ldr	r0, [r5]
   14050:	cmp	r0, #0
   14054:	beq	1406c <__assert_fail@plt+0x31fc>
   14058:	ldr	r4, [r0, #16]
   1405c:	bl	10ca8 <free@plt>
   14060:	cmp	r4, #0
   14064:	mov	r0, r4
   14068:	bne	14058 <__assert_fail@plt+0x31e8>
   1406c:	mov	r3, #0
   14070:	str	r3, [r5, #4]
   14074:	str	r3, [r5]
   14078:	pop	{r3, r4, r5, pc}
   1407c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14080:	mov	r6, r0
   14084:	mov	r3, r6
   14088:	mov	r0, #0
   1408c:	sub	sp, sp, #12
   14090:	strb	r0, [r3], #1
   14094:	add	r3, r3, #1
   14098:	strb	r0, [r6, #1]
   1409c:	mov	r7, r1
   140a0:	str	r2, [sp, #4]
   140a4:	strb	r0, [r3], #1
   140a8:	mov	fp, r0
   140ac:	strb	r0, [r3], #1
   140b0:	mov	r8, r0
   140b4:	strb	r0, [r3], #1
   140b8:	strb	r0, [r3], #1
   140bc:	strb	r0, [r3], #1
   140c0:	strb	r0, [r3]
   140c4:	ldr	sl, [r1]
   140c8:	ldr	r9, [r2]
   140cc:	b	1410c <__assert_fail@plt+0x329c>
   140d0:	ldr	r1, [sl]
   140d4:	ldr	ip, [r9]
   140d8:	cmp	r1, ip
   140dc:	beq	14194 <__assert_fail@plt+0x3324>
   140e0:	cmp	r1, ip
   140e4:	bcs	14180 <__assert_fail@plt+0x3310>
   140e8:	ldrd	r2, [sl, #8]
   140ec:	ldr	sl, [sl, #16]
   140f0:	str	r1, [r0]
   140f4:	strd	r2, [r0, #8]
   140f8:	cmp	fp, #0
   140fc:	str	r8, [r0, #16]
   14100:	strne	r0, [fp, #16]
   14104:	mov	fp, r0
   14108:	streq	r0, [r6]
   1410c:	adds	r4, sl, #0
   14110:	movne	r4, #1
   14114:	adds	r5, r9, #0
   14118:	movne	r5, #1
   1411c:	orrs	r0, r5, r4
   14120:	beq	141b8 <__assert_fail@plt+0x3348>
   14124:	mov	r0, #24
   14128:	bl	10d44 <malloc@plt>
   1412c:	cmp	r0, #0
   14130:	beq	141d8 <__assert_fail@plt+0x3368>
   14134:	mov	r3, r0
   14138:	tst	r5, r4
   1413c:	str	r8, [r3], #4
   14140:	add	r3, r3, #4
   14144:	str	r8, [r0, #4]
   14148:	str	r8, [r3], #4
   1414c:	str	r8, [r3], #4
   14150:	str	r8, [r3], #4
   14154:	str	r8, [r3]
   14158:	bne	140d0 <__assert_fail@plt+0x3260>
   1415c:	cmp	r9, #0
   14160:	ldreq	r1, [sl]
   14164:	beq	140e8 <__assert_fail@plt+0x3278>
   14168:	cmp	r4, #0
   1416c:	ldr	ip, [r9]
   14170:	beq	14180 <__assert_fail@plt+0x3310>
   14174:	ldr	r1, [sl]
   14178:	cmp	r1, ip
   1417c:	bcc	140e8 <__assert_fail@plt+0x3278>
   14180:	ldrd	r2, [r9, #8]
   14184:	ldr	r9, [r9, #16]
   14188:	str	ip, [r0]
   1418c:	strd	r2, [r0, #8]
   14190:	b	140f8 <__assert_fail@plt+0x3288>
   14194:	ldrd	r4, [r9, #8]
   14198:	ldrd	r2, [sl, #8]
   1419c:	ldr	r9, [r9, #16]
   141a0:	orr	r2, r2, r4
   141a4:	orr	r3, r3, r5
   141a8:	ldr	sl, [sl, #16]
   141ac:	str	r1, [r0]
   141b0:	strd	r2, [r0, #8]
   141b4:	b	140f8 <__assert_fail@plt+0x3288>
   141b8:	ldr	r1, [sp, #4]
   141bc:	ldr	r2, [r7, #4]
   141c0:	ldr	r3, [r1, #4]
   141c4:	cmp	r2, r3
   141c8:	strcs	r2, [r6, #4]
   141cc:	strcc	r3, [r6, #4]
   141d0:	add	sp, sp, #12
   141d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   141d8:	mov	r0, r6
   141dc:	bl	14040 <__assert_fail@plt+0x31d0>
   141e0:	mvn	r0, #11
   141e4:	add	sp, sp, #12
   141e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   141ec:	ldr	r3, [pc, #108]	; 14260 <__assert_fail@plt+0x33f0>
   141f0:	mov	r2, r1
   141f4:	ldr	ip, [pc, #104]	; 14264 <__assert_fail@plt+0x33f4>
   141f8:	mov	r1, r0
   141fc:	add	r3, pc, r3
   14200:	push	{r4, r5, r6, lr}
   14204:	sub	sp, sp, #16
   14208:	ldr	r5, [r3, ip]
   1420c:	mov	r4, r0
   14210:	add	r0, sp, #4
   14214:	ldr	r3, [r5]
   14218:	str	r3, [sp, #12]
   1421c:	bl	1407c <__assert_fail@plt+0x320c>
   14220:	subs	r6, r0, #0
   14224:	bne	14254 <__assert_fail@plt+0x33e4>
   14228:	mov	r0, r4
   1422c:	bl	14040 <__assert_fail@plt+0x31d0>
   14230:	ldmib	sp, {r2, r3}
   14234:	stm	r4, {r2, r3}
   14238:	ldr	r2, [sp, #12]
   1423c:	mov	r0, r6
   14240:	ldr	r3, [r5]
   14244:	cmp	r2, r3
   14248:	bne	1425c <__assert_fail@plt+0x33ec>
   1424c:	add	sp, sp, #16
   14250:	pop	{r4, r5, r6, pc}
   14254:	mvn	r6, #0
   14258:	b	14238 <__assert_fail@plt+0x33c8>
   1425c:	bl	10cd8 <__stack_chk_fail@plt>
   14260:	strdeq	r4, [r4], -ip
   14264:	strheq	r0, [r0], -ip
   14268:	push	{r4, r5, r6, r7, r8, lr}
   1426c:	mov	r4, r0
   14270:	ldr	r7, [pc, #156]	; 14314 <__assert_fail@plt+0x34a4>
   14274:	sub	sp, sp, #16
   14278:	ldr	r0, [pc, #152]	; 14318 <__assert_fail@plt+0x34a8>
   1427c:	mov	ip, r4
   14280:	add	r7, pc, r7
   14284:	mov	lr, #0
   14288:	add	r5, sp, #4
   1428c:	mov	r8, r1
   14290:	ldr	r6, [r7, r0]
   14294:	mov	r1, r2
   14298:	mov	r2, r3
   1429c:	mov	r0, r5
   142a0:	ldr	r3, [r6]
   142a4:	strb	lr, [ip], #1
   142a8:	add	ip, ip, #1
   142ac:	strb	lr, [r4, #1]
   142b0:	strb	lr, [ip], #1
   142b4:	strb	lr, [ip], #1
   142b8:	strb	lr, [ip], #1
   142bc:	strb	lr, [ip], #1
   142c0:	strb	lr, [ip], #1
   142c4:	strb	lr, [ip]
   142c8:	str	r3, [sp, #12]
   142cc:	bl	13fc4 <__assert_fail@plt+0x3154>
   142d0:	cmp	r0, #0
   142d4:	blt	142f8 <__assert_fail@plt+0x3488>
   142d8:	mov	r0, r4
   142dc:	mov	r1, r8
   142e0:	mov	r2, r5
   142e4:	bl	13e78 <__assert_fail@plt+0x3008>
   142e8:	mov	r4, r0
   142ec:	mov	r0, r5
   142f0:	bl	14040 <__assert_fail@plt+0x31d0>
   142f4:	and	r0, r4, r4, asr #31
   142f8:	ldr	r2, [sp, #12]
   142fc:	ldr	r3, [r6]
   14300:	cmp	r2, r3
   14304:	bne	14310 <__assert_fail@plt+0x34a0>
   14308:	add	sp, sp, #16
   1430c:	pop	{r4, r5, r6, r7, r8, pc}
   14310:	bl	10cd8 <__stack_chk_fail@plt>
   14314:	andeq	r4, r4, r8, ror sp
   14318:	strheq	r0, [r0], -ip
   1431c:	ldr	r3, [pc, #140]	; 143b0 <__assert_fail@plt+0x3540>
   14320:	ldr	ip, [pc, #140]	; 143b4 <__assert_fail@plt+0x3544>
   14324:	add	r3, pc, r3
   14328:	push	{r4, r5, r6, r7, lr}
   1432c:	sub	sp, sp, #20
   14330:	ldr	r4, [r3, ip]
   14334:	mov	r6, r0
   14338:	mov	r7, r1
   1433c:	ldr	r3, [r4]
   14340:	str	r3, [sp, #12]
   14344:	bl	139c4 <__assert_fail@plt+0x2b54>
   14348:	cmp	r0, #0
   1434c:	movne	r0, #0
   14350:	beq	1436c <__assert_fail@plt+0x34fc>
   14354:	ldr	r2, [sp, #12]
   14358:	ldr	r3, [r4]
   1435c:	cmp	r2, r3
   14360:	bne	143ac <__assert_fail@plt+0x353c>
   14364:	add	sp, sp, #20
   14368:	pop	{r4, r5, r6, r7, pc}
   1436c:	add	r5, sp, #4
   14370:	mov	r1, r6
   14374:	mov	r2, r7
   14378:	mov	r0, r5
   1437c:	bl	13f28 <__assert_fail@plt+0x30b8>
   14380:	cmp	r0, #0
   14384:	blt	143a4 <__assert_fail@plt+0x3534>
   14388:	mov	r0, r5
   1438c:	bl	13bd4 <__assert_fail@plt+0x2d64>
   14390:	mov	r6, r0
   14394:	mov	r0, r5
   14398:	bl	14040 <__assert_fail@plt+0x31d0>
   1439c:	mov	r0, r6
   143a0:	b	14354 <__assert_fail@plt+0x34e4>
   143a4:	mvn	r0, #0
   143a8:	b	14354 <__assert_fail@plt+0x34e4>
   143ac:	bl	10cd8 <__stack_chk_fail@plt>
   143b0:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   143b4:	strheq	r0, [r0], -ip
   143b8:	mov	r3, r0
   143bc:	push	{r4, r5, r6, r7, r8, lr}
   143c0:	mov	r8, #0
   143c4:	strb	r8, [r3], #1
   143c8:	add	r3, r3, #1
   143cc:	strb	r8, [r0, #1]
   143d0:	mov	r6, r0
   143d4:	strb	r8, [r3], #1
   143d8:	mov	r7, r1
   143dc:	strb	r8, [r3], #1
   143e0:	strb	r8, [r3], #1
   143e4:	strb	r8, [r3], #1
   143e8:	strb	r8, [r3], #1
   143ec:	strb	r8, [r3]
   143f0:	ldr	r5, [r1]
   143f4:	cmp	r5, r8
   143f8:	movne	r4, r8
   143fc:	bne	14450 <__assert_fail@plt+0x35e0>
   14400:	b	14474 <__assert_fail@plt+0x3604>
   14404:	str	r4, [r3], #4
   14408:	add	r3, r3, #4
   1440c:	str	r4, [r0, #4]
   14410:	cmp	r8, #0
   14414:	str	r4, [r3], #4
   14418:	str	r4, [r3], #4
   1441c:	str	r4, [r3], #4
   14420:	str	r4, [r3]
   14424:	ldr	r1, [r5]
   14428:	ldrd	r2, [r5, #8]
   1442c:	str	r4, [r0, #16]
   14430:	str	r1, [r0]
   14434:	strd	r2, [r0, #8]
   14438:	strne	r0, [r8, #16]
   1443c:	mov	r8, r0
   14440:	ldr	r5, [r5, #16]
   14444:	streq	r0, [r6]
   14448:	cmp	r5, #0
   1444c:	beq	14474 <__assert_fail@plt+0x3604>
   14450:	mov	r0, #24
   14454:	bl	10d44 <malloc@plt>
   14458:	cmp	r0, #0
   1445c:	mov	r3, r0
   14460:	bne	14404 <__assert_fail@plt+0x3594>
   14464:	mov	r0, r6
   14468:	bl	14040 <__assert_fail@plt+0x31d0>
   1446c:	mvn	r0, #11
   14470:	pop	{r4, r5, r6, r7, r8, pc}
   14474:	ldr	r3, [r7, #4]
   14478:	mov	r0, #0
   1447c:	str	r3, [r6, #4]
   14480:	pop	{r4, r5, r6, r7, r8, pc}
   14484:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14488:	mov	r3, r0
   1448c:	ldr	lr, [pc, #632]	; 1470c <__assert_fail@plt+0x389c>
   14490:	mov	r5, r0
   14494:	ldr	r4, [pc, #628]	; 14710 <__assert_fail@plt+0x38a0>
   14498:	sub	sp, sp, #52	; 0x34
   1449c:	add	lr, pc, lr
   144a0:	mov	ip, #0
   144a4:	add	r9, sp, #32
   144a8:	mov	r2, #12
   144ac:	mov	r0, lr
   144b0:	mov	sl, r1
   144b4:	ldr	lr, [r0, r4]
   144b8:	mov	r0, r9
   144bc:	str	lr, [sp, #12]
   144c0:	ldr	lr, [lr]
   144c4:	strb	ip, [r3], #1
   144c8:	add	r3, r3, #1
   144cc:	strb	ip, [r5, #1]
   144d0:	strb	ip, [r3], #1
   144d4:	strb	ip, [r3], #1
   144d8:	strb	ip, [r3], #1
   144dc:	strb	ip, [r3], #1
   144e0:	strb	ip, [r3], #1
   144e4:	strb	ip, [r3]
   144e8:	str	lr, [sp, #44]	; 0x2c
   144ec:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   144f0:	subs	fp, r0, #0
   144f4:	blt	14538 <__assert_fail@plt+0x36c8>
   144f8:	ldr	r3, [sp, #32]
   144fc:	ldr	r2, [sp, #36]	; 0x24
   14500:	ldr	r4, [sp, #40]	; 0x28
   14504:	cmp	r3, #64	; 0x40
   14508:	str	r2, [r5, #4]
   1450c:	str	r4, [sp, #16]
   14510:	beq	14560 <__assert_fail@plt+0x36f0>
   14514:	ldr	r1, [pc, #504]	; 14714 <__assert_fail@plt+0x38a4>
   14518:	mov	r0, #1
   1451c:	str	r2, [sp]
   14520:	mov	r2, r3
   14524:	add	r1, pc, r1
   14528:	mov	r3, #64	; 0x40
   1452c:	bl	10df8 <__printf_chk@plt>
   14530:	cmp	fp, #0
   14534:	mvneq	fp, #21
   14538:	mov	r0, r5
   1453c:	bl	14040 <__assert_fail@plt+0x31d0>
   14540:	ldr	r4, [sp, #12]
   14544:	mov	r0, fp
   14548:	ldr	r2, [sp, #44]	; 0x2c
   1454c:	ldr	r3, [r4]
   14550:	cmp	r2, r3
   14554:	bne	14708 <__assert_fail@plt+0x3898>
   14558:	add	sp, sp, #52	; 0x34
   1455c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14560:	cmp	r2, #0
   14564:	streq	r2, [r5]
   14568:	moveq	fp, r2
   1456c:	beq	14540 <__assert_fail@plt+0x36d0>
   14570:	ands	r8, r2, #63	; 0x3f
   14574:	bne	14658 <__assert_fail@plt+0x37e8>
   14578:	ldr	r3, [sp, #16]
   1457c:	cmp	r3, #0
   14580:	addne	r4, sp, #24
   14584:	strne	r4, [sp, #20]
   14588:	movne	r7, r8
   1458c:	movne	r6, r8
   14590:	bne	145c0 <__assert_fail@plt+0x3750>
   14594:	b	1466c <__assert_fail@plt+0x37fc>
   14598:	ldr	r2, [r4]
   1459c:	ldr	r3, [r7]
   145a0:	cmp	r2, r3
   145a4:	bls	146f4 <__assert_fail@plt+0x3884>
   145a8:	str	r4, [r7, #16]
   145ac:	ldr	r3, [sp, #16]
   145b0:	add	r8, r8, #1
   145b4:	cmp	r8, r3
   145b8:	beq	1466c <__assert_fail@plt+0x37fc>
   145bc:	mov	r7, r4
   145c0:	mov	r0, r9
   145c4:	mov	r1, sl
   145c8:	mov	r2, #4
   145cc:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   145d0:	subs	fp, r0, #0
   145d4:	blt	14674 <__assert_fail@plt+0x3804>
   145d8:	mov	r0, #24
   145dc:	bl	10d44 <malloc@plt>
   145e0:	subs	r4, r0, #0
   145e4:	beq	14684 <__assert_fail@plt+0x3814>
   145e8:	ldr	r2, [sp, #32]
   145ec:	add	r3, r4, #8
   145f0:	str	r6, [r4, #4]
   145f4:	tst	r2, #63	; 0x3f
   145f8:	str	r6, [r3], #4
   145fc:	str	r6, [r3], #4
   14600:	str	r6, [r3], #4
   14604:	str	r6, [r3]
   14608:	str	r2, [r4]
   1460c:	bne	14698 <__assert_fail@plt+0x3828>
   14610:	ldr	r3, [r5, #4]
   14614:	sub	r3, r3, #64	; 0x40
   14618:	cmp	r2, r3
   1461c:	bhi	146b8 <__assert_fail@plt+0x3848>
   14620:	add	r0, sp, #24
   14624:	mov	r1, sl
   14628:	mov	r2, #8
   1462c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   14630:	subs	fp, r0, #0
   14634:	blt	146cc <__assert_fail@plt+0x385c>
   14638:	ldrd	r2, [sp, #24]
   1463c:	orrs	r1, r2, r3
   14640:	strd	r2, [r4, #8]
   14644:	beq	146dc <__assert_fail@plt+0x386c>
   14648:	cmp	r7, #0
   1464c:	bne	14598 <__assert_fail@plt+0x3728>
   14650:	str	r4, [r5]
   14654:	b	145ac <__assert_fail@plt+0x373c>
   14658:	ldr	r1, [pc, #184]	; 14718 <__assert_fail@plt+0x38a8>
   1465c:	mov	r0, #1
   14660:	add	r1, pc, r1
   14664:	bl	10df8 <__printf_chk@plt>
   14668:	b	14530 <__assert_fail@plt+0x36c0>
   1466c:	mov	fp, #0
   14670:	b	14540 <__assert_fail@plt+0x36d0>
   14674:	ldr	r0, [pc, #160]	; 1471c <__assert_fail@plt+0x38ac>
   14678:	add	r0, pc, r0
   1467c:	bl	10d38 <puts@plt>
   14680:	b	14538 <__assert_fail@plt+0x36c8>
   14684:	ldr	r0, [pc, #148]	; 14720 <__assert_fail@plt+0x38b0>
   14688:	mvn	fp, #11
   1468c:	add	r0, pc, r0
   14690:	bl	10d38 <puts@plt>
   14694:	b	14538 <__assert_fail@plt+0x36c8>
   14698:	ldr	r1, [pc, #132]	; 14724 <__assert_fail@plt+0x38b4>
   1469c:	mov	r0, #1
   146a0:	mov	r3, #64	; 0x40
   146a4:	add	r1, pc, r1
   146a8:	bl	10df8 <__printf_chk@plt>
   146ac:	mov	r0, r4
   146b0:	bl	10ca8 <free@plt>
   146b4:	b	14530 <__assert_fail@plt+0x36c0>
   146b8:	ldr	r1, [pc, #104]	; 14728 <__assert_fail@plt+0x38b8>
   146bc:	mov	r0, #1
   146c0:	add	r1, pc, r1
   146c4:	bl	10df8 <__printf_chk@plt>
   146c8:	b	146ac <__assert_fail@plt+0x383c>
   146cc:	ldr	r0, [pc, #88]	; 1472c <__assert_fail@plt+0x38bc>
   146d0:	add	r0, pc, r0
   146d4:	bl	10d38 <puts@plt>
   146d8:	b	146ac <__assert_fail@plt+0x383c>
   146dc:	ldr	r1, [pc, #76]	; 14730 <__assert_fail@plt+0x38c0>
   146e0:	mov	r0, #1
   146e4:	ldr	r2, [r4]
   146e8:	add	r1, pc, r1
   146ec:	bl	10df8 <__printf_chk@plt>
   146f0:	b	146ac <__assert_fail@plt+0x383c>
   146f4:	ldr	r1, [pc, #56]	; 14734 <__assert_fail@plt+0x38c4>
   146f8:	mov	r0, #1
   146fc:	add	r1, pc, r1
   14700:	bl	10df8 <__printf_chk@plt>
   14704:	b	146ac <__assert_fail@plt+0x383c>
   14708:	bl	10cd8 <__stack_chk_fail@plt>
   1470c:	andeq	r4, r4, ip, asr fp
   14710:	strheq	r0, [r0], -ip
   14714:	andeq	lr, r2, r0, ror ip
   14718:	andeq	lr, r2, r4, lsl #23
   1471c:			; <UNDEFINED> instruction: 0x0002ebb8
   14720:	andeq	lr, r2, r8, asr #23
   14724:	ldrdeq	lr, [r2], -r4
   14728:	andeq	lr, r2, r4, lsl #24
   1472c:	andeq	lr, r2, r0, ror #22
   14730:	andeq	lr, r2, r4, lsr #24
   14734:	andeq	lr, r2, r8, asr #24
   14738:	push	{r4, r5, r6, r7, r8, lr}
   1473c:	mov	r7, r0
   14740:	mov	r0, #20
   14744:	mov	r8, r1
   14748:	mov	r5, r2
   1474c:	bl	10d44 <malloc@plt>
   14750:	subs	r4, r0, #0
   14754:	beq	147b8 <__assert_fail@plt+0x3948>
   14758:	mov	r2, r4
   1475c:	mov	r6, #0
   14760:	str	r6, [r2], #4
   14764:	add	r2, r2, #8
   14768:	lsl	r0, r5, #2
   1476c:	str	r6, [r2], #4
   14770:	str	r6, [r2]
   14774:	stmib	r4, {r5, r6, r7, r8}
   14778:	bl	10d44 <malloc@plt>
   1477c:	cmp	r0, r6
   14780:	mov	r7, r0
   14784:	str	r0, [r4]
   14788:	beq	147c0 <__assert_fail@plt+0x3950>
   1478c:	cmp	r5, r6
   14790:	movne	r3, r6
   14794:	movne	r1, r0
   14798:	movne	r2, r3
   1479c:	bne	147a8 <__assert_fail@plt+0x3938>
   147a0:	b	147b8 <__assert_fail@plt+0x3948>
   147a4:	ldr	r1, [r4]
   147a8:	str	r2, [r1, r3, lsl #2]
   147ac:	add	r3, r3, #1
   147b0:	cmp	r3, r5
   147b4:	bne	147a4 <__assert_fail@plt+0x3934>
   147b8:	mov	r0, r4
   147bc:	pop	{r4, r5, r6, r7, r8, pc}
   147c0:	mov	r0, r4
   147c4:	bl	10ca8 <free@plt>
   147c8:	mov	r0, r7
   147cc:	pop	{r4, r5, r6, r7, r8, pc}
   147d0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   147d4:	subs	r5, r0, #0
   147d8:	mov	r9, r2
   147dc:	mov	r7, r1
   147e0:	beq	148b0 <__assert_fail@plt+0x3a40>
   147e4:	ldr	r3, [r5, #12]
   147e8:	blx	r3
   147ec:	ldr	r3, [r5]
   147f0:	ldr	r4, [r3, r0, lsl #2]
   147f4:	mov	r8, r0
   147f8:	cmp	r4, #0
   147fc:	beq	1485c <__assert_fail@plt+0x39ec>
   14800:	mov	r6, #0
   14804:	b	1481c <__assert_fail@plt+0x39ac>
   14808:	ldr	r3, [r4, #8]
   1480c:	mov	r6, r4
   14810:	cmp	r3, #0
   14814:	beq	1485c <__assert_fail@plt+0x39ec>
   14818:	mov	r4, r3
   1481c:	ldr	r3, [r5, #16]
   14820:	mov	r0, r5
   14824:	mov	r1, r7
   14828:	ldr	r2, [r4]
   1482c:	blx	r3
   14830:	cmp	r0, #0
   14834:	bgt	14808 <__assert_fail@plt+0x3998>
   14838:	ldr	r2, [r4]
   1483c:	mov	r0, r5
   14840:	ldr	r3, [r5, #16]
   14844:	mov	r1, r7
   14848:	blx	r3
   1484c:	cmp	r0, #0
   14850:	bne	14860 <__assert_fail@plt+0x39f0>
   14854:	mvn	r0, #16
   14858:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1485c:	mov	r6, r4
   14860:	mov	r0, #12
   14864:	bl	10d44 <malloc@plt>
   14868:	cmp	r0, #0
   1486c:	beq	148b0 <__assert_fail@plt+0x3a40>
   14870:	cmp	r6, #0
   14874:	mov	r2, #0
   14878:	str	r2, [r0, #8]
   1487c:	ldreq	r3, [r5]
   14880:	stm	r0, {r7, r9}
   14884:	ldrne	r3, [r6, #8]
   14888:	ldreq	r2, [r3, r8, lsl #2]
   1488c:	strne	r3, [r0, #8]
   14890:	streq	r2, [r0, #8]
   14894:	streq	r0, [r3, r8, lsl #2]
   14898:	ldr	r3, [r5, #8]
   1489c:	strne	r0, [r6, #8]
   148a0:	mov	r0, #0
   148a4:	add	r3, r3, #1
   148a8:	str	r3, [r5, #8]
   148ac:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   148b0:	mvn	r0, #11
   148b4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   148b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   148bc:	subs	r5, r0, #0
   148c0:	mov	r8, r2
   148c4:	mov	sl, r3
   148c8:	mov	r7, r1
   148cc:	beq	14988 <__assert_fail@plt+0x3b18>
   148d0:	ldr	r3, [r5, #12]
   148d4:	blx	r3
   148d8:	ldr	r3, [r5]
   148dc:	ldr	r4, [r3, r0, lsl #2]
   148e0:	mov	r9, r0
   148e4:	cmp	r4, #0
   148e8:	beq	14988 <__assert_fail@plt+0x3b18>
   148ec:	mov	r6, #0
   148f0:	b	14908 <__assert_fail@plt+0x3a98>
   148f4:	ldr	ip, [r4, #8]
   148f8:	mov	r6, r4
   148fc:	cmp	ip, #0
   14900:	mov	r4, ip
   14904:	beq	14988 <__assert_fail@plt+0x3b18>
   14908:	ldr	r3, [r5, #16]
   1490c:	mov	r0, r5
   14910:	mov	r1, r7
   14914:	ldr	r2, [r4]
   14918:	blx	r3
   1491c:	cmp	r0, #0
   14920:	bgt	148f4 <__assert_fail@plt+0x3a84>
   14924:	mov	r1, r7
   14928:	ldr	r3, [r5, #16]
   1492c:	mov	r0, r5
   14930:	ldr	r2, [r4]
   14934:	blx	r3
   14938:	subs	r7, r0, #0
   1493c:	bne	14988 <__assert_fail@plt+0x3b18>
   14940:	cmp	r6, #0
   14944:	ldreq	r2, [r4, #8]
   14948:	ldreq	r3, [r5]
   1494c:	ldrne	r3, [r4, #8]
   14950:	streq	r2, [r3, r9, lsl #2]
   14954:	strne	r3, [r6, #8]
   14958:	cmp	r8, #0
   1495c:	beq	1496c <__assert_fail@plt+0x3afc>
   14960:	mov	r2, sl
   14964:	ldm	r4, {r0, r1}
   14968:	blx	r8
   1496c:	mov	r0, r4
   14970:	bl	10ca8 <free@plt>
   14974:	ldr	r3, [r5, #8]
   14978:	mov	r0, r7
   1497c:	sub	r3, r3, #1
   14980:	str	r3, [r5, #8]
   14984:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14988:	mvn	r7, #1
   1498c:	mov	r0, r7
   14990:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14994:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14998:	subs	r5, r0, #0
   1499c:	mov	r9, r2
   149a0:	mov	sl, r3
   149a4:	mov	r6, r1
   149a8:	beq	14a88 <__assert_fail@plt+0x3c18>
   149ac:	ldr	r3, [r5, #12]
   149b0:	blx	r3
   149b4:	ldr	r3, [r5]
   149b8:	ldr	r4, [r3, r0, lsl #2]
   149bc:	mov	r8, r0
   149c0:	cmp	r4, #0
   149c4:	beq	14a44 <__assert_fail@plt+0x3bd4>
   149c8:	mov	r7, #0
   149cc:	b	149e4 <__assert_fail@plt+0x3b74>
   149d0:	ldr	ip, [r4, #8]
   149d4:	mov	r7, r4
   149d8:	cmp	ip, #0
   149dc:	beq	14a44 <__assert_fail@plt+0x3bd4>
   149e0:	mov	r4, ip
   149e4:	ldr	r3, [r5, #16]
   149e8:	mov	r0, r5
   149ec:	mov	r1, r6
   149f0:	ldr	r2, [r4]
   149f4:	blx	r3
   149f8:	cmp	r0, #0
   149fc:	bgt	149d0 <__assert_fail@plt+0x3b60>
   14a00:	ldr	r2, [r4]
   14a04:	mov	r0, r5
   14a08:	ldr	r3, [r5, #16]
   14a0c:	mov	r1, r6
   14a10:	blx	r3
   14a14:	subs	fp, r0, #0
   14a18:	movne	r4, r7
   14a1c:	bne	14a44 <__assert_fail@plt+0x3bd4>
   14a20:	cmp	sl, #0
   14a24:	beq	14a38 <__assert_fail@plt+0x3bc8>
   14a28:	ldr	r0, [r4]
   14a2c:	ldr	r2, [sp, #40]	; 0x28
   14a30:	ldr	r1, [r4, #4]
   14a34:	blx	sl
   14a38:	stm	r4, {r6, r9}
   14a3c:	mov	r0, fp
   14a40:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14a44:	mov	r0, #12
   14a48:	bl	10d44 <malloc@plt>
   14a4c:	cmp	r0, #0
   14a50:	beq	14a88 <__assert_fail@plt+0x3c18>
   14a54:	cmp	r4, #0
   14a58:	mov	fp, #0
   14a5c:	stm	r0, {r6, r9, fp}
   14a60:	moveq	fp, r4
   14a64:	ldreq	r2, [r5]
   14a68:	ldrne	r2, [r4, #8]
   14a6c:	ldreq	r1, [r2, r8, lsl #2]
   14a70:	strne	r2, [r0, #8]
   14a74:	strne	r0, [r4, #8]
   14a78:	streq	r1, [r0, #8]
   14a7c:	streq	r0, [r2, r8, lsl #2]
   14a80:	mov	r0, fp
   14a84:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14a88:	mvn	fp, #11
   14a8c:	b	14a80 <__assert_fail@plt+0x3c10>
   14a90:	push	{r4, r5, r6, lr}
   14a94:	subs	r5, r0, #0
   14a98:	mov	r6, r1
   14a9c:	beq	14b08 <__assert_fail@plt+0x3c98>
   14aa0:	ldr	r3, [r5, #12]
   14aa4:	blx	r3
   14aa8:	ldr	r3, [r5]
   14aac:	ldr	r4, [r3, r0, lsl #2]
   14ab0:	cmp	r4, #0
   14ab4:	bne	14ac8 <__assert_fail@plt+0x3c58>
   14ab8:	b	14b08 <__assert_fail@plt+0x3c98>
   14abc:	ldr	r4, [r4, #8]
   14ac0:	cmp	r4, #0
   14ac4:	beq	14b08 <__assert_fail@plt+0x3c98>
   14ac8:	ldr	r3, [r5, #16]
   14acc:	mov	r0, r5
   14ad0:	mov	r1, r6
   14ad4:	ldr	r2, [r4]
   14ad8:	blx	r3
   14adc:	cmp	r0, #0
   14ae0:	bgt	14abc <__assert_fail@plt+0x3c4c>
   14ae4:	mov	r1, r6
   14ae8:	ldr	r3, [r5, #16]
   14aec:	mov	r0, r5
   14af0:	ldr	r2, [r4]
   14af4:	blx	r3
   14af8:	cmp	r0, #0
   14afc:	bne	14b08 <__assert_fail@plt+0x3c98>
   14b00:	ldr	r0, [r4, #4]
   14b04:	pop	{r4, r5, r6, pc}
   14b08:	mov	r0, #0
   14b0c:	pop	{r4, r5, r6, pc}
   14b10:	push	{r4, r5, r6, r7, r8, lr}
   14b14:	subs	r6, r0, #0
   14b18:	popeq	{r4, r5, r6, r7, r8, pc}
   14b1c:	ldr	r1, [r6, #4]
   14b20:	cmp	r1, #0
   14b24:	movne	r5, #0
   14b28:	movne	r8, r5
   14b2c:	beq	14b78 <__assert_fail@plt+0x3d08>
   14b30:	ldr	r3, [r6]
   14b34:	lsl	r7, r5, #2
   14b38:	add	r2, r3, r7
   14b3c:	ldr	r0, [r3, r5, lsl #2]
   14b40:	cmp	r0, #0
   14b44:	beq	14b68 <__assert_fail@plt+0x3cf8>
   14b48:	ldr	r4, [r0, #8]
   14b4c:	bl	10ca8 <free@plt>
   14b50:	cmp	r4, #0
   14b54:	mov	r0, r4
   14b58:	bne	14b48 <__assert_fail@plt+0x3cd8>
   14b5c:	ldr	r2, [r6]
   14b60:	ldr	r1, [r6, #4]
   14b64:	add	r2, r2, r7
   14b68:	add	r5, r5, #1
   14b6c:	str	r8, [r2]
   14b70:	cmp	r1, r5
   14b74:	bhi	14b30 <__assert_fail@plt+0x3cc0>
   14b78:	ldr	r0, [r6]
   14b7c:	bl	10ca8 <free@plt>
   14b80:	mov	r3, #0
   14b84:	mov	r0, r6
   14b88:	str	r3, [r6]
   14b8c:	pop	{r4, r5, r6, r7, r8, lr}
   14b90:	b	10ca8 <free@plt>
   14b94:	push	{r4, r5, r6, r7, r8, lr}
   14b98:	subs	r8, r0, #0
   14b9c:	mov	r5, r1
   14ba0:	mov	r6, r2
   14ba4:	beq	14bfc <__assert_fail@plt+0x3d8c>
   14ba8:	ldr	r3, [r8, #4]
   14bac:	cmp	r3, #0
   14bb0:	beq	14bfc <__assert_fail@plt+0x3d8c>
   14bb4:	mov	r7, #0
   14bb8:	ldr	r2, [r8]
   14bbc:	ldr	r4, [r2, r7, lsl #2]
   14bc0:	cmp	r4, #0
   14bc4:	beq	14bf0 <__assert_fail@plt+0x3d80>
   14bc8:	ldr	r0, [r4]
   14bcc:	mov	r2, r6
   14bd0:	ldr	r1, [r4, #4]
   14bd4:	blx	r5
   14bd8:	cmp	r0, #0
   14bdc:	popne	{r4, r5, r6, r7, r8, pc}
   14be0:	ldr	r4, [r4, #8]
   14be4:	cmp	r4, #0
   14be8:	bne	14bc8 <__assert_fail@plt+0x3d58>
   14bec:	ldr	r3, [r8, #4]
   14bf0:	add	r7, r7, #1
   14bf4:	cmp	r3, r7
   14bf8:	bhi	14bb8 <__assert_fail@plt+0x3d48>
   14bfc:	mov	r0, #0
   14c00:	pop	{r4, r5, r6, r7, r8, pc}
   14c04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c08:	subs	r7, r0, #0
   14c0c:	sub	sp, sp, #12
   14c10:	mov	r8, r1
   14c14:	mov	r9, r2
   14c18:	mov	r6, r3
   14c1c:	beq	14cdc <__assert_fail@plt+0x3e6c>
   14c20:	ldr	r3, [r7, #4]
   14c24:	cmp	r3, #0
   14c28:	beq	14cdc <__assert_fail@plt+0x3e6c>
   14c2c:	mov	sl, #0
   14c30:	ldr	r2, [r7]
   14c34:	lsl	r1, sl, #2
   14c38:	str	r1, [sp, #4]
   14c3c:	ldr	r4, [r2, sl, lsl #2]
   14c40:	cmp	r4, #0
   14c44:	movne	r5, #0
   14c48:	bne	14ca4 <__assert_fail@plt+0x3e34>
   14c4c:	b	14cd0 <__assert_fail@plt+0x3e60>
   14c50:	cmp	r5, #0
   14c54:	ldreq	r2, [r4, #8]
   14c58:	ldrne	r3, [r4, #8]
   14c5c:	ldreq	r3, [r7]
   14c60:	ldreq	r1, [sp, #4]
   14c64:	strne	r3, [r5, #8]
   14c68:	streq	r2, [r3, r1]
   14c6c:	cmp	r9, #0
   14c70:	mov	r2, r6
   14c74:	ldr	fp, [r4, #8]
   14c78:	beq	14c84 <__assert_fail@plt+0x3e14>
   14c7c:	ldm	r4, {r0, r1}
   14c80:	blx	r9
   14c84:	mov	r0, r4
   14c88:	mov	r4, fp
   14c8c:	bl	10ca8 <free@plt>
   14c90:	ldr	r3, [r7, #8]
   14c94:	cmp	r4, #0
   14c98:	sub	r3, r3, #1
   14c9c:	str	r3, [r7, #8]
   14ca0:	beq	14ccc <__assert_fail@plt+0x3e5c>
   14ca4:	ldr	r0, [r4]
   14ca8:	mov	r2, r6
   14cac:	ldr	r1, [r4, #4]
   14cb0:	blx	r8
   14cb4:	cmp	r0, #0
   14cb8:	bne	14c50 <__assert_fail@plt+0x3de0>
   14cbc:	mov	r5, r4
   14cc0:	ldr	r4, [r4, #8]
   14cc4:	cmp	r4, #0
   14cc8:	bne	14ca4 <__assert_fail@plt+0x3e34>
   14ccc:	ldr	r3, [r7, #4]
   14cd0:	add	sl, sl, #1
   14cd4:	cmp	r3, sl
   14cd8:	bhi	14c30 <__assert_fail@plt+0x3dc0>
   14cdc:	add	sp, sp, #12
   14ce0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ce4:	push	{r4, r5, r6, r7, lr}
   14ce8:	mov	r2, r1
   14cec:	ldr	r7, [r0, #4]
   14cf0:	sub	sp, sp, #20
   14cf4:	cmp	r7, #0
   14cf8:	beq	14d68 <__assert_fail@plt+0x3ef8>
   14cfc:	ldr	lr, [r0]
   14d00:	mov	r4, #0
   14d04:	mov	r5, r4
   14d08:	add	r6, lr, r7, lsl #2
   14d0c:	ldr	r3, [lr], #4
   14d10:	cmp	r3, #0
   14d14:	beq	14d38 <__assert_fail@plt+0x3ec8>
   14d18:	add	r5, r5, #1
   14d1c:	mov	ip, #0
   14d20:	ldr	r3, [r3, #8]
   14d24:	add	ip, ip, #1
   14d28:	cmp	r3, #0
   14d2c:	bne	14d20 <__assert_fail@plt+0x3eb0>
   14d30:	cmp	r4, ip
   14d34:	movlt	r4, ip
   14d38:	cmp	lr, r6
   14d3c:	bne	14d0c <__assert_fail@plt+0x3e9c>
   14d40:	ldr	r1, [pc, #44]	; 14d74 <__assert_fail@plt+0x3f04>
   14d44:	ldr	r3, [r0, #8]
   14d48:	mov	r0, #1
   14d4c:	str	r5, [sp]
   14d50:	add	r1, pc, r1
   14d54:	str	r7, [sp, #4]
   14d58:	str	r4, [sp, #8]
   14d5c:	bl	10df8 <__printf_chk@plt>
   14d60:	add	sp, sp, #20
   14d64:	pop	{r4, r5, r6, r7, pc}
   14d68:	mov	r4, r7
   14d6c:	mov	r5, r7
   14d70:	b	14d40 <__assert_fail@plt+0x3ed0>
   14d74:	andeq	lr, r2, r0, lsr r6
   14d78:	ldr	r3, [r1]
   14d7c:	ldr	r1, [r2]
   14d80:	cmp	r1, r3
   14d84:	streq	r0, [r2, #4]
   14d88:	moveq	r0, #1
   14d8c:	movne	r0, #0
   14d90:	bx	lr
   14d94:	ldr	ip, [r1, #84]	; 0x54
   14d98:	push	{r3, r4, r5, r6, r7, lr}
   14d9c:	cmp	ip, #0
   14da0:	ldr	r4, [pc, #292]	; 14ecc <__assert_fail@plt+0x405c>
   14da4:	mov	r6, r0
   14da8:	mov	r5, r2
   14dac:	add	r4, pc, r4
   14db0:	bne	14dbc <__assert_fail@plt+0x3f4c>
   14db4:	mov	r0, #0
   14db8:	pop	{r3, r4, r5, r6, r7, pc}
   14dbc:	ldr	r3, [r2, #24]
   14dc0:	sub	ip, ip, #-1073741823	; 0xc0000001
   14dc4:	ldr	r2, [r2, #4]
   14dc8:	mov	r1, r0
   14dcc:	ldr	r3, [r3, #24]
   14dd0:	ldr	r0, [r2, #56]	; 0x38
   14dd4:	ldr	r7, [r3, ip, lsl #2]
   14dd8:	bl	14a90 <__assert_fail@plt+0x3c20>
   14ddc:	cmp	r0, #0
   14de0:	beq	14e58 <__assert_fail@plt+0x3fe8>
   14de4:	ldr	r3, [r0, #84]	; 0x54
   14de8:	cmp	r3, #0
   14dec:	beq	14e4c <__assert_fail@plt+0x3fdc>
   14df0:	cmp	r7, r3
   14df4:	beq	14e4c <__assert_fail@plt+0x3fdc>
   14df8:	ldr	r2, [r5, #60]	; 0x3c
   14dfc:	cmp	r2, #0
   14e00:	beq	14ec0 <__assert_fail@plt+0x4050>
   14e04:	ldr	ip, [r2, #12]
   14e08:	cmp	ip, #0
   14e0c:	beq	14eac <__assert_fail@plt+0x403c>
   14e10:	ldr	r5, [pc, #184]	; 14ed0 <__assert_fail@plt+0x4060>
   14e14:	mov	lr, #1
   14e18:	ldr	r4, [pc, #180]	; 14ed4 <__assert_fail@plt+0x4064>
   14e1c:	mov	r1, r2
   14e20:	ldr	r0, [r2, #16]
   14e24:	add	r5, pc, r5
   14e28:	str	lr, [r2]
   14e2c:	add	r4, pc, r4
   14e30:	stmib	r2, {r4, r5}
   14e34:	mov	r3, r6
   14e38:	ldr	r2, [pc, #152]	; 14ed8 <__assert_fail@plt+0x4068>
   14e3c:	add	r2, pc, r2
   14e40:	blx	ip
   14e44:	mvn	r0, #0
   14e48:	pop	{r3, r4, r5, r6, r7, pc}
   14e4c:	str	r7, [r0, #84]	; 0x54
   14e50:	mov	r0, #0
   14e54:	pop	{r3, r4, r5, r6, r7, pc}
   14e58:	ldr	r2, [r5, #60]	; 0x3c
   14e5c:	cmp	r2, #0
   14e60:	beq	14eb4 <__assert_fail@plt+0x4044>
   14e64:	ldr	ip, [r2, #12]
   14e68:	cmp	ip, #0
   14e6c:	beq	14eac <__assert_fail@plt+0x403c>
   14e70:	ldr	r5, [pc, #100]	; 14edc <__assert_fail@plt+0x406c>
   14e74:	mov	lr, #1
   14e78:	ldr	r4, [pc, #96]	; 14ee0 <__assert_fail@plt+0x4070>
   14e7c:	mov	r1, r2
   14e80:	ldr	r0, [r2, #16]
   14e84:	add	r5, pc, r5
   14e88:	str	lr, [r2]
   14e8c:	add	r4, pc, r4
   14e90:	stmib	r2, {r4, r5}
   14e94:	mov	r3, r6
   14e98:	ldr	r2, [pc, #68]	; 14ee4 <__assert_fail@plt+0x4074>
   14e9c:	add	r2, pc, r2
   14ea0:	blx	ip
   14ea4:	mvn	r0, #0
   14ea8:	pop	{r3, r4, r5, r6, r7, pc}
   14eac:	mvn	r0, #0
   14eb0:	pop	{r3, r4, r5, r6, r7, pc}
   14eb4:	ldr	r3, [pc, #44]	; 14ee8 <__assert_fail@plt+0x4078>
   14eb8:	ldr	r2, [r4, r3]
   14ebc:	b	14e64 <__assert_fail@plt+0x3ff4>
   14ec0:	ldr	r3, [pc, #32]	; 14ee8 <__assert_fail@plt+0x4078>
   14ec4:	ldr	r2, [r4, r3]
   14ec8:	b	14e04 <__assert_fail@plt+0x3f94>
   14ecc:	andeq	r4, r4, ip, asr #4
   14ed0:	andeq	lr, r2, r0, lsr #11
   14ed4:	andeq	lr, r2, r0, asr #6
   14ed8:	andeq	lr, r2, r4, lsr #20
   14edc:	andeq	lr, r2, r0, asr #10
   14ee0:	andeq	lr, r2, r0, ror #5
   14ee4:	andeq	lr, r2, r8, lsr #19
   14ee8:	andeq	r0, r0, ip, asr #1
   14eec:	ldr	ip, [r1, #40]	; 0x28
   14ef0:	push	{r3, r4, r5, r6, r7, lr}
   14ef4:	cmp	ip, #0
   14ef8:	ldr	r4, [pc, #308]	; 15034 <__assert_fail@plt+0x41c4>
   14efc:	mov	r6, r0
   14f00:	mov	r5, r2
   14f04:	add	r4, pc, r4
   14f08:	bne	14f14 <__assert_fail@plt+0x40a4>
   14f0c:	mov	r0, #0
   14f10:	pop	{r3, r4, r5, r6, r7, pc}
   14f14:	ldr	r3, [r2, #24]
   14f18:	sub	ip, ip, #-1073741823	; 0xc0000001
   14f1c:	ldr	r2, [r2, #4]
   14f20:	mov	r1, r0
   14f24:	ldr	r3, [r3, #16]
   14f28:	ldr	r0, [r2, #40]	; 0x28
   14f2c:	ldr	r7, [r3, ip, lsl #2]
   14f30:	bl	14a90 <__assert_fail@plt+0x3c20>
   14f34:	cmp	r0, #0
   14f38:	beq	14fb8 <__assert_fail@plt+0x4148>
   14f3c:	ldr	r3, [r0, #40]	; 0x28
   14f40:	cmp	r3, #0
   14f44:	beq	14fac <__assert_fail@plt+0x413c>
   14f48:	cmp	r7, r3
   14f4c:	beq	14fac <__assert_fail@plt+0x413c>
   14f50:	ldr	r2, [r5, #60]	; 0x3c
   14f54:	cmp	r2, #0
   14f58:	beq	15028 <__assert_fail@plt+0x41b8>
   14f5c:	ldr	ip, [r2, #12]
   14f60:	cmp	ip, #0
   14f64:	beq	15014 <__assert_fail@plt+0x41a4>
   14f68:	ldr	r4, [pc, #200]	; 15038 <__assert_fail@plt+0x41c8>
   14f6c:	mov	lr, #1
   14f70:	ldr	r5, [pc, #196]	; 1503c <__assert_fail@plt+0x41cc>
   14f74:	mov	r1, r2
   14f78:	add	r4, pc, r4
   14f7c:	ldr	r0, [r2, #16]
   14f80:	str	lr, [r2]
   14f84:	add	r5, pc, r5
   14f88:	add	r4, r4, #28
   14f8c:	str	r5, [r2, #4]
   14f90:	str	r4, [r2, #8]
   14f94:	mov	r3, r6
   14f98:	ldr	r2, [pc, #160]	; 15040 <__assert_fail@plt+0x41d0>
   14f9c:	add	r2, pc, r2
   14fa0:	blx	ip
   14fa4:	mvn	r0, #0
   14fa8:	pop	{r3, r4, r5, r6, r7, pc}
   14fac:	str	r7, [r0, #40]	; 0x28
   14fb0:	mov	r0, #0
   14fb4:	pop	{r3, r4, r5, r6, r7, pc}
   14fb8:	ldr	r2, [r5, #60]	; 0x3c
   14fbc:	cmp	r2, #0
   14fc0:	beq	1501c <__assert_fail@plt+0x41ac>
   14fc4:	ldr	ip, [r2, #12]
   14fc8:	cmp	ip, #0
   14fcc:	beq	15014 <__assert_fail@plt+0x41a4>
   14fd0:	ldr	r4, [pc, #108]	; 15044 <__assert_fail@plt+0x41d4>
   14fd4:	mov	lr, #1
   14fd8:	ldr	r5, [pc, #104]	; 15048 <__assert_fail@plt+0x41d8>
   14fdc:	mov	r1, r2
   14fe0:	add	r4, pc, r4
   14fe4:	ldr	r0, [r2, #16]
   14fe8:	str	lr, [r2]
   14fec:	add	r5, pc, r5
   14ff0:	add	r4, r4, #28
   14ff4:	str	r5, [r2, #4]
   14ff8:	str	r4, [r2, #8]
   14ffc:	mov	r3, r6
   15000:	ldr	r2, [pc, #68]	; 1504c <__assert_fail@plt+0x41dc>
   15004:	add	r2, pc, r2
   15008:	blx	ip
   1500c:	mvn	r0, #0
   15010:	pop	{r3, r4, r5, r6, r7, pc}
   15014:	mvn	r0, #0
   15018:	pop	{r3, r4, r5, r6, r7, pc}
   1501c:	ldr	r3, [pc, #44]	; 15050 <__assert_fail@plt+0x41e0>
   15020:	ldr	r2, [r4, r3]
   15024:	b	14fc4 <__assert_fail@plt+0x4154>
   15028:	ldr	r3, [pc, #32]	; 15050 <__assert_fail@plt+0x41e0>
   1502c:	ldr	r2, [r4, r3]
   15030:	b	14f5c <__assert_fail@plt+0x40ec>
   15034:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   15038:	andeq	lr, r2, ip, asr #8
   1503c:	andeq	lr, r2, r8, ror #3
   15040:	andeq	lr, r2, r4, asr #17
   15044:	andeq	lr, r2, r4, ror #7
   15048:	andeq	lr, r2, r0, lsl #3
   1504c:	andeq	lr, r2, ip, ror r8
   15050:	andeq	r0, r0, ip, asr #1
   15054:	ldr	ip, [r1, #24]
   15058:	push	{r3, r4, r5, r6, r7, lr}
   1505c:	cmp	ip, #0
   15060:	ldr	r4, [pc, #308]	; 1519c <__assert_fail@plt+0x432c>
   15064:	mov	r6, r0
   15068:	mov	r5, r2
   1506c:	add	r4, pc, r4
   15070:	bne	1507c <__assert_fail@plt+0x420c>
   15074:	mov	r0, #0
   15078:	pop	{r3, r4, r5, r6, r7, pc}
   1507c:	ldr	r3, [r2, #24]
   15080:	sub	ip, ip, #-1073741823	; 0xc0000001
   15084:	ldr	r2, [r2, #4]
   15088:	mov	r1, r0
   1508c:	ldr	r3, [r3, #20]
   15090:	ldr	r0, [r2, #48]	; 0x30
   15094:	ldr	r7, [r3, ip, lsl #2]
   15098:	bl	14a90 <__assert_fail@plt+0x3c20>
   1509c:	cmp	r0, #0
   150a0:	beq	15120 <__assert_fail@plt+0x42b0>
   150a4:	ldr	r3, [r0, #24]
   150a8:	cmp	r3, #0
   150ac:	beq	15114 <__assert_fail@plt+0x42a4>
   150b0:	cmp	r7, r3
   150b4:	beq	15114 <__assert_fail@plt+0x42a4>
   150b8:	ldr	r2, [r5, #60]	; 0x3c
   150bc:	cmp	r2, #0
   150c0:	beq	15190 <__assert_fail@plt+0x4320>
   150c4:	ldr	ip, [r2, #12]
   150c8:	cmp	ip, #0
   150cc:	beq	1517c <__assert_fail@plt+0x430c>
   150d0:	ldr	r4, [pc, #200]	; 151a0 <__assert_fail@plt+0x4330>
   150d4:	mov	lr, #1
   150d8:	ldr	r5, [pc, #196]	; 151a4 <__assert_fail@plt+0x4334>
   150dc:	mov	r1, r2
   150e0:	add	r4, pc, r4
   150e4:	ldr	r0, [r2, #16]
   150e8:	str	lr, [r2]
   150ec:	add	r5, pc, r5
   150f0:	add	r4, r4, #56	; 0x38
   150f4:	str	r5, [r2, #4]
   150f8:	str	r4, [r2, #8]
   150fc:	mov	r3, r6
   15100:	ldr	r2, [pc, #160]	; 151a8 <__assert_fail@plt+0x4338>
   15104:	add	r2, pc, r2
   15108:	blx	ip
   1510c:	mvn	r0, #0
   15110:	pop	{r3, r4, r5, r6, r7, pc}
   15114:	str	r7, [r0, #24]
   15118:	mov	r0, #0
   1511c:	pop	{r3, r4, r5, r6, r7, pc}
   15120:	ldr	r2, [r5, #60]	; 0x3c
   15124:	cmp	r2, #0
   15128:	beq	15184 <__assert_fail@plt+0x4314>
   1512c:	ldr	ip, [r2, #12]
   15130:	cmp	ip, #0
   15134:	beq	1517c <__assert_fail@plt+0x430c>
   15138:	ldr	r4, [pc, #108]	; 151ac <__assert_fail@plt+0x433c>
   1513c:	mov	lr, #1
   15140:	ldr	r5, [pc, #104]	; 151b0 <__assert_fail@plt+0x4340>
   15144:	mov	r1, r2
   15148:	add	r4, pc, r4
   1514c:	ldr	r0, [r2, #16]
   15150:	str	lr, [r2]
   15154:	add	r5, pc, r5
   15158:	add	r4, r4, #56	; 0x38
   1515c:	str	r5, [r2, #4]
   15160:	str	r4, [r2, #8]
   15164:	mov	r3, r6
   15168:	ldr	r2, [pc, #68]	; 151b4 <__assert_fail@plt+0x4344>
   1516c:	add	r2, pc, r2
   15170:	blx	ip
   15174:	mvn	r0, #0
   15178:	pop	{r3, r4, r5, r6, r7, pc}
   1517c:	mvn	r0, #0
   15180:	pop	{r3, r4, r5, r6, r7, pc}
   15184:	ldr	r3, [pc, #44]	; 151b8 <__assert_fail@plt+0x4348>
   15188:	ldr	r2, [r4, r3]
   1518c:	b	1512c <__assert_fail@plt+0x42bc>
   15190:	ldr	r3, [pc, #32]	; 151b8 <__assert_fail@plt+0x4348>
   15194:	ldr	r2, [r4, r3]
   15198:	b	150c4 <__assert_fail@plt+0x4254>
   1519c:	andeq	r3, r4, ip, lsl #31
   151a0:	andeq	lr, r2, r4, ror #5
   151a4:	andeq	lr, r2, r0, lsl #1
   151a8:	andeq	lr, r2, ip, asr r7
   151ac:	andeq	lr, r2, ip, ror r2
   151b0:	andeq	lr, r2, r8, lsl r0
   151b4:	andeq	lr, r2, r0, lsr r7
   151b8:	andeq	r0, r0, ip, asr #1
   151bc:	push	{r3, r4, r5, r6, r7, lr}
   151c0:	mov	r5, r0
   151c4:	ldr	r7, [r0, #200]	; 0xc8
   151c8:	cmp	r7, #0
   151cc:	beq	1522c <__assert_fail@plt+0x43bc>
   151d0:	ldr	r6, [r7]
   151d4:	cmp	r6, #0
   151d8:	beq	15220 <__assert_fail@plt+0x43b0>
   151dc:	ldr	r4, [r6, #8]
   151e0:	cmp	r4, #0
   151e4:	bne	151f8 <__assert_fail@plt+0x4388>
   151e8:	b	15214 <__assert_fail@plt+0x43a4>
   151ec:	ldr	r4, [r4, #52]	; 0x34
   151f0:	cmp	r4, #0
   151f4:	beq	15214 <__assert_fail@plt+0x43a4>
   151f8:	mov	r0, r5
   151fc:	mov	r1, r4
   15200:	bl	32718 <policydb_user_cache@@Base+0x11dfc>
   15204:	cmp	r0, #0
   15208:	bge	151ec <__assert_fail@plt+0x437c>
   1520c:	mvn	r0, #0
   15210:	pop	{r3, r4, r5, r6, r7, pc}
   15214:	ldr	r6, [r6, #244]	; 0xf4
   15218:	cmp	r6, #0
   1521c:	bne	151dc <__assert_fail@plt+0x436c>
   15220:	ldr	r7, [r7, #12]
   15224:	cmp	r7, #0
   15228:	bne	151d0 <__assert_fail@plt+0x4360>
   1522c:	mov	r0, #0
   15230:	pop	{r3, r4, r5, r6, r7, pc}
   15234:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15238:	mov	r4, r2
   1523c:	ldr	r2, [r1, #8]
   15240:	sub	sp, sp, #12
   15244:	ldr	r6, [pc, #1100]	; 15698 <__assert_fail@plt+0x4828>
   15248:	mov	r5, r1
   1524c:	cmp	r2, #2
   15250:	mov	r7, r0
   15254:	ldr	r8, [r4, #24]
   15258:	add	r6, pc, r6
   1525c:	beq	15324 <__assert_fail@plt+0x44b4>
   15260:	cmp	r2, #0
   15264:	bne	15318 <__assert_fail@plt+0x44a8>
   15268:	ldr	r3, [r1, #4]
   1526c:	cmp	r3, #0
   15270:	bne	15318 <__assert_fail@plt+0x44a8>
   15274:	ldr	sl, [r1]
   15278:	ldr	r3, [r8]
   1527c:	sub	sl, sl, #-1073741823	; 0xc0000001
   15280:	ldr	r2, [r4, #4]
   15284:	ldr	r3, [r3, #100]	; 0x64
   15288:	ldr	r0, [r2, #48]	; 0x30
   1528c:	ldr	r9, [r3, sl, lsl #2]
   15290:	mov	r1, r9
   15294:	bl	14a90 <__assert_fail@plt+0x3c20>
   15298:	subs	fp, r0, #0
   1529c:	beq	15418 <__assert_fail@plt+0x45a8>
   152a0:	mov	r1, r9
   152a4:	mov	r0, r7
   152a8:	bl	10c90 <strcmp@plt>
   152ac:	cmp	r0, #0
   152b0:	bne	1532c <__assert_fail@plt+0x44bc>
   152b4:	ldr	r2, [r4, #60]	; 0x3c
   152b8:	cmp	r2, #0
   152bc:	beq	1547c <__assert_fail@plt+0x460c>
   152c0:	ldr	ip, [r2, #12]
   152c4:	cmp	ip, #0
   152c8:	beq	1540c <__assert_fail@plt+0x459c>
   152cc:	ldr	lr, [pc, #968]	; 1569c <__assert_fail@plt+0x482c>
   152d0:	mov	r1, r2
   152d4:	ldr	r5, [pc, #964]	; 156a0 <__assert_fail@plt+0x4830>
   152d8:	add	lr, pc, lr
   152dc:	ldr	r3, [r4, #28]
   152e0:	ldr	r0, [r2, #16]
   152e4:	add	lr, lr, #84	; 0x54
   152e8:	mov	r4, #1
   152ec:	str	lr, [r2, #8]
   152f0:	str	r4, [r2]
   152f4:	add	r5, pc, r5
   152f8:	str	r5, [r2, #4]
   152fc:	ldr	r2, [pc, #928]	; 156a4 <__assert_fail@plt+0x4834>
   15300:	str	r7, [sp]
   15304:	add	r2, pc, r2
   15308:	blx	ip
   1530c:	mvn	r0, #0
   15310:	add	sp, sp, #12
   15314:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15318:	mov	r0, #0
   1531c:	add	sp, sp, #12
   15320:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15324:	ldr	sl, [r1, #4]
   15328:	b	15278 <__assert_fail@plt+0x4408>
   1532c:	ldr	r3, [r5, #20]
   15330:	mov	r1, r7
   15334:	ldr	r2, [r4, #4]
   15338:	ldr	r0, [fp, #20]
   1533c:	and	r3, r3, #1
   15340:	orr	r3, r0, r3
   15344:	ldr	r0, [r2, #48]	; 0x30
   15348:	str	r3, [fp, #20]
   1534c:	bl	14a90 <__assert_fail@plt+0x3c20>
   15350:	cmp	r0, #0
   15354:	beq	1553c <__assert_fail@plt+0x46cc>
   15358:	ldr	r3, [r0, #8]
   1535c:	cmp	r3, #2
   15360:	beq	15488 <__assert_fail@plt+0x4618>
   15364:	cmp	r3, #1
   15368:	beq	154e0 <__assert_fail@plt+0x4670>
   1536c:	ldr	r3, [fp]
   15370:	mov	r2, #2
   15374:	ldr	ip, [fp, #20]
   15378:	ldr	r4, [r0, #20]
   1537c:	and	ip, ip, #1
   15380:	mov	r1, r3
   15384:	str	r3, [r0, #4]
   15388:	orr	r3, r4, ip
   1538c:	str	r2, [r0, #8]
   15390:	str	r3, [r0, #20]
   15394:	ldr	r2, [r5]
   15398:	mov	r0, #0
   1539c:	ldr	r3, [r8, #20]
   153a0:	sub	r2, r2, #-1073741823	; 0xc0000001
   153a4:	str	r1, [r3, r2, lsl #2]
   153a8:	b	15310 <__assert_fail@plt+0x44a0>
   153ac:	mov	r7, #0
   153b0:	ldr	r3, [r4, #60]	; 0x3c
   153b4:	cmp	r3, #0
   153b8:	beq	15644 <__assert_fail@plt+0x47d4>
   153bc:	ldr	ip, [r3, #12]
   153c0:	cmp	ip, #0
   153c4:	beq	153fc <__assert_fail@plt+0x458c>
   153c8:	ldr	r2, [pc, #728]	; 156a8 <__assert_fail@plt+0x4838>
   153cc:	mov	lr, #1
   153d0:	ldr	r0, [pc, #724]	; 156ac <__assert_fail@plt+0x483c>
   153d4:	mov	r1, r3
   153d8:	add	r2, pc, r2
   153dc:	str	lr, [r3]
   153e0:	add	r0, pc, r0
   153e4:	add	r2, r2, #84	; 0x54
   153e8:	stmib	r3, {r0, r2}
   153ec:	ldr	r2, [pc, #700]	; 156b0 <__assert_fail@plt+0x4840>
   153f0:	ldr	r0, [r3, #16]
   153f4:	add	r2, pc, r2
   153f8:	blx	ip
   153fc:	mov	r0, r7
   15400:	bl	10ca8 <free@plt>
   15404:	mov	r0, r9
   15408:	bl	10ca8 <free@plt>
   1540c:	mvn	r0, #0
   15410:	add	sp, sp, #12
   15414:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15418:	ldr	r2, [r4, #60]	; 0x3c
   1541c:	cmp	r2, #0
   15420:	beq	15620 <__assert_fail@plt+0x47b0>
   15424:	ldr	ip, [r2, #12]
   15428:	cmp	ip, #0
   1542c:	beq	1540c <__assert_fail@plt+0x459c>
   15430:	ldr	lr, [pc, #636]	; 156b4 <__assert_fail@plt+0x4844>
   15434:	mov	r1, r2
   15438:	ldr	r5, [pc, #632]	; 156b8 <__assert_fail@plt+0x4848>
   1543c:	add	lr, pc, lr
   15440:	ldr	r3, [r4, #28]
   15444:	ldr	r0, [r2, #16]
   15448:	add	lr, lr, #84	; 0x54
   1544c:	mov	r4, #1
   15450:	str	lr, [r2, #8]
   15454:	str	r4, [r2]
   15458:	add	r5, pc, r5
   1545c:	str	r5, [r2, #4]
   15460:	ldr	r2, [pc, #596]	; 156bc <__assert_fail@plt+0x484c>
   15464:	str	r9, [sp]
   15468:	str	r7, [sp, #4]
   1546c:	add	r2, pc, r2
   15470:	blx	ip
   15474:	mvn	r0, #0
   15478:	b	15310 <__assert_fail@plt+0x44a0>
   1547c:	ldr	r3, [pc, #572]	; 156c0 <__assert_fail@plt+0x4850>
   15480:	ldr	r2, [r6, r3]
   15484:	b	152c0 <__assert_fail@plt+0x4450>
   15488:	ldr	r3, [r0, #4]
   1548c:	ldr	r2, [fp]
   15490:	cmp	r3, r2
   15494:	bne	15674 <__assert_fail@plt+0x4804>
   15498:	ldr	r2, [r8, #20]
   1549c:	ldr	r1, [r2, sl, lsl #2]
   154a0:	cmp	r3, r1
   154a4:	bne	15650 <__assert_fail@plt+0x47e0>
   154a8:	ldr	r1, [r5]
   154ac:	sub	r1, r1, #-1073741823	; 0xc0000001
   154b0:	ldr	r2, [r2, r1, lsl #2]
   154b4:	cmp	r3, r2
   154b8:	beq	15318 <__assert_fail@plt+0x44a8>
   154bc:	ldr	r3, [pc, #512]	; 156c4 <__assert_fail@plt+0x4854>
   154c0:	movw	r2, #929	; 0x3a1
   154c4:	ldr	r0, [pc, #508]	; 156c8 <__assert_fail@plt+0x4858>
   154c8:	ldr	r1, [pc, #508]	; 156cc <__assert_fail@plt+0x485c>
   154cc:	add	r3, pc, r3
   154d0:	add	r0, pc, r0
   154d4:	add	r3, r3, #104	; 0x68
   154d8:	add	r1, pc, r1
   154dc:	bl	10e70 <__assert_fail@plt>
   154e0:	ldr	r2, [r4, #60]	; 0x3c
   154e4:	cmp	r2, #0
   154e8:	beq	1562c <__assert_fail@plt+0x47bc>
   154ec:	ldr	ip, [r2, #12]
   154f0:	cmp	ip, #0
   154f4:	beq	1540c <__assert_fail@plt+0x459c>
   154f8:	ldr	r4, [pc, #464]	; 156d0 <__assert_fail@plt+0x4860>
   154fc:	mov	lr, #1
   15500:	ldr	r5, [pc, #460]	; 156d4 <__assert_fail@plt+0x4864>
   15504:	mov	r1, r2
   15508:	add	r4, pc, r4
   1550c:	ldr	r0, [r2, #16]
   15510:	str	lr, [r2]
   15514:	add	r5, pc, r5
   15518:	add	r4, r4, #84	; 0x54
   1551c:	str	r5, [r2, #4]
   15520:	str	r4, [r2, #8]
   15524:	mov	r3, r7
   15528:	ldr	r2, [pc, #424]	; 156d8 <__assert_fail@plt+0x4868>
   1552c:	add	r2, pc, r2
   15530:	blx	ip
   15534:	mvn	r0, #0
   15538:	b	15310 <__assert_fail@plt+0x44a0>
   1553c:	ldr	r3, [r4]
   15540:	cmp	r3, #0
   15544:	beq	1559c <__assert_fail@plt+0x472c>
   15548:	ldr	r2, [r4, #60]	; 0x3c
   1554c:	cmp	r2, #0
   15550:	beq	15638 <__assert_fail@plt+0x47c8>
   15554:	ldr	ip, [r2, #12]
   15558:	cmp	ip, #0
   1555c:	beq	1559c <__assert_fail@plt+0x472c>
   15560:	ldr	r0, [pc, #372]	; 156dc <__assert_fail@plt+0x486c>
   15564:	mov	r3, #3
   15568:	ldr	lr, [pc, #368]	; 156e0 <__assert_fail@plt+0x4870>
   1556c:	mov	r1, r2
   15570:	add	r0, pc, r0
   15574:	str	r3, [r2]
   15578:	add	r0, r0, #84	; 0x54
   1557c:	add	lr, pc, lr
   15580:	str	r0, [r2, #8]
   15584:	mov	r3, r7
   15588:	str	lr, [r2, #4]
   1558c:	ldr	r0, [r2, #16]
   15590:	ldr	r2, [pc, #332]	; 156e4 <__assert_fail@plt+0x4874>
   15594:	add	r2, pc, r2
   15598:	blx	ip
   1559c:	mov	r0, #1
   155a0:	mov	r1, #28
   155a4:	bl	10c84 <calloc@plt>
   155a8:	subs	r9, r0, #0
   155ac:	beq	153ac <__assert_fail@plt+0x453c>
   155b0:	ldr	r2, [r4, #4]
   155b4:	mov	r0, r7
   155b8:	ldr	r1, [fp, #20]
   155bc:	mov	r3, #2
   155c0:	ldr	ip, [fp]
   155c4:	ldr	r2, [r2, #52]	; 0x34
   155c8:	str	r1, [r9, #20]
   155cc:	add	r2, r2, #1
   155d0:	str	ip, [r9, #4]
   155d4:	str	r2, [r9]
   155d8:	str	r3, [r9, #8]
   155dc:	bl	10dd4 <__strdup@plt>
   155e0:	cmp	r0, #0
   155e4:	mov	r1, r0
   155e8:	mov	r7, r0
   155ec:	beq	153ac <__assert_fail@plt+0x453c>
   155f0:	ldr	r3, [r4, #4]
   155f4:	mov	r2, r9
   155f8:	ldr	r0, [r3, #48]	; 0x30
   155fc:	bl	147d0 <__assert_fail@plt+0x3960>
   15600:	cmp	r0, #0
   15604:	bne	153b0 <__assert_fail@plt+0x4540>
   15608:	ldr	r3, [r4, #4]
   1560c:	ldr	r1, [r9, #4]
   15610:	ldr	r2, [r3, #52]	; 0x34
   15614:	add	r2, r2, #1
   15618:	str	r2, [r3, #52]	; 0x34
   1561c:	b	15394 <__assert_fail@plt+0x4524>
   15620:	ldr	r3, [pc, #152]	; 156c0 <__assert_fail@plt+0x4850>
   15624:	ldr	r2, [r6, r3]
   15628:	b	15424 <__assert_fail@plt+0x45b4>
   1562c:	ldr	r3, [pc, #140]	; 156c0 <__assert_fail@plt+0x4850>
   15630:	ldr	r2, [r6, r3]
   15634:	b	154ec <__assert_fail@plt+0x467c>
   15638:	ldr	r3, [pc, #128]	; 156c0 <__assert_fail@plt+0x4850>
   1563c:	ldr	r2, [r6, r3]
   15640:	b	15554 <__assert_fail@plt+0x46e4>
   15644:	ldr	r3, [pc, #116]	; 156c0 <__assert_fail@plt+0x4850>
   15648:	ldr	r3, [r6, r3]
   1564c:	b	153bc <__assert_fail@plt+0x454c>
   15650:	ldr	r3, [pc, #144]	; 156e8 <__assert_fail@plt+0x4878>
   15654:	movw	r2, #927	; 0x39f
   15658:	ldr	r0, [pc, #140]	; 156ec <__assert_fail@plt+0x487c>
   1565c:	ldr	r1, [pc, #140]	; 156f0 <__assert_fail@plt+0x4880>
   15660:	add	r3, pc, r3
   15664:	add	r0, pc, r0
   15668:	add	r3, r3, #104	; 0x68
   1566c:	add	r1, pc, r1
   15670:	bl	10e70 <__assert_fail@plt>
   15674:	ldr	r3, [pc, #120]	; 156f4 <__assert_fail@plt+0x4884>
   15678:	movw	r2, #925	; 0x39d
   1567c:	ldr	r0, [pc, #116]	; 156f8 <__assert_fail@plt+0x4888>
   15680:	ldr	r1, [pc, #116]	; 156fc <__assert_fail@plt+0x488c>
   15684:	add	r3, pc, r3
   15688:	add	r0, pc, r0
   1568c:	add	r3, r3, #104	; 0x68
   15690:	add	r1, pc, r1
   15694:	bl	10e70 <__assert_fail@plt>
   15698:	andeq	r3, r4, r0, lsr #27
   1569c:	andeq	lr, r2, ip, ror #1
   156a0:	andeq	sp, r2, r8, ror lr
   156a4:	andeq	lr, r2, r0, ror #11
   156a8:	andeq	sp, r2, ip, ror #31
   156ac:	andeq	sp, r2, ip, lsl #27
   156b0:	andeq	lr, r2, r8, ror #11
   156b4:	andeq	sp, r2, r8, lsl #31
   156b8:	andeq	sp, r2, r4, lsl sp
   156bc:	andeq	lr, r2, ip, asr #8
   156c0:	andeq	r0, r0, ip, asr #1
   156c4:	strdeq	sp, [r2], -r8
   156c8:	andeq	lr, r2, r8, lsr #9
   156cc:	andeq	lr, r2, r8, ror #8
   156d0:			; <UNDEFINED> instruction: 0x0002debc
   156d4:	andeq	sp, r2, r8, asr ip
   156d8:	andeq	lr, r2, r4, lsl #9
   156dc:	andeq	sp, r2, r4, asr lr
   156e0:	strdeq	sp, [r2], -r0
   156e4:	andeq	lr, r2, ip, ror #6
   156e8:	andeq	sp, r2, r4, ror #26
   156ec:	andeq	lr, r2, r4, ror #5
   156f0:	ldrdeq	lr, [r2], -r4
   156f4:	andeq	sp, r2, r0, asr #26
   156f8:	andeq	lr, r2, ip, lsl #5
   156fc:			; <UNDEFINED> instruction: 0x0002e2b0
   15700:	ldr	r3, [r2, #4]
   15704:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15708:	mov	r6, r0
   1570c:	sub	sp, sp, #8
   15710:	mov	r5, r1
   15714:	mov	r1, r0
   15718:	ldr	r0, [r3, #64]	; 0x40
   1571c:	mov	r4, r2
   15720:	bl	14a90 <__assert_fail@plt+0x3c20>
   15724:	ldr	r8, [pc, #564]	; 15960 <__assert_fail@plt+0x4af0>
   15728:	add	r8, pc, r8
   1572c:	subs	r7, r0, #0
   15730:	beq	157ac <__assert_fail@plt+0x493c>
   15734:	ldr	r2, [r7, #8]
   15738:	ldr	r3, [r5, #8]
   1573c:	eor	r3, r2, r3
   15740:	tst	r3, #1
   15744:	beq	15880 <__assert_fail@plt+0x4a10>
   15748:	ldr	r2, [r4, #60]	; 0x3c
   1574c:	cmp	r2, #0
   15750:	beq	1593c <__assert_fail@plt+0x4acc>
   15754:	ldr	ip, [r2, #12]
   15758:	cmp	ip, #0
   1575c:	beq	15930 <__assert_fail@plt+0x4ac0>
   15760:	ldr	lr, [pc, #508]	; 15964 <__assert_fail@plt+0x4af4>
   15764:	mov	r1, r2
   15768:	ldr	r5, [pc, #504]	; 15968 <__assert_fail@plt+0x4af8>
   1576c:	add	lr, pc, lr
   15770:	ldr	r3, [r4, #28]
   15774:	ldr	r0, [r2, #16]
   15778:	add	lr, lr, #124	; 0x7c
   1577c:	mov	r4, #1
   15780:	str	lr, [r2, #8]
   15784:	str	r4, [r2]
   15788:	add	r5, pc, r5
   1578c:	str	r5, [r2, #4]
   15790:	ldr	r2, [pc, #468]	; 1596c <__assert_fail@plt+0x4afc>
   15794:	str	r6, [sp]
   15798:	add	r2, pc, r2
   1579c:	blx	ip
   157a0:	mvn	r0, #0
   157a4:	add	sp, sp, #8
   157a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   157ac:	ldr	r3, [r4]
   157b0:	cmp	r3, #0
   157b4:	beq	1580c <__assert_fail@plt+0x499c>
   157b8:	ldr	r2, [r4, #60]	; 0x3c
   157bc:	cmp	r2, #0
   157c0:	beq	15948 <__assert_fail@plt+0x4ad8>
   157c4:	ldr	ip, [r2, #12]
   157c8:	cmp	ip, #0
   157cc:	beq	1580c <__assert_fail@plt+0x499c>
   157d0:	ldr	r0, [pc, #408]	; 15970 <__assert_fail@plt+0x4b00>
   157d4:	mov	r3, #3
   157d8:	ldr	lr, [pc, #404]	; 15974 <__assert_fail@plt+0x4b04>
   157dc:	mov	r1, r2
   157e0:	add	r0, pc, r0
   157e4:	str	r3, [r2]
   157e8:	add	r0, r0, #124	; 0x7c
   157ec:	add	lr, pc, lr
   157f0:	str	r0, [r2, #8]
   157f4:	mov	r3, r6
   157f8:	str	lr, [r2, #4]
   157fc:	ldr	r0, [r2, #16]
   15800:	ldr	r2, [pc, #368]	; 15978 <__assert_fail@plt+0x4b08>
   15804:	add	r2, pc, r2
   15808:	blx	ip
   1580c:	mov	r0, r6
   15810:	bl	10dd4 <__strdup@plt>
   15814:	subs	r7, r0, #0
   15818:	beq	158d0 <__assert_fail@plt+0x4a60>
   1581c:	mov	r0, #12
   15820:	bl	10d44 <malloc@plt>
   15824:	cmp	r0, #0
   15828:	mov	r9, r0
   1582c:	mov	sl, r0
   15830:	beq	158d0 <__assert_fail@plt+0x4a60>
   15834:	ldr	r3, [r4, #4]
   15838:	mov	r2, r0
   1583c:	mov	r1, r7
   15840:	ldr	ip, [r3, #68]	; 0x44
   15844:	ldr	r0, [r3, #64]	; 0x40
   15848:	add	r3, ip, #1
   1584c:	str	r3, [r9]
   15850:	bl	147d0 <__assert_fail@plt+0x3960>
   15854:	cmp	r0, #0
   15858:	bne	158d4 <__assert_fail@plt+0x4a64>
   1585c:	ldr	r3, [r4, #4]
   15860:	mov	r7, r9
   15864:	ldr	r1, [r5, #8]
   15868:	ldr	r2, [r5, #4]
   1586c:	ldr	r0, [r3, #68]	; 0x44
   15870:	add	r0, r0, #1
   15874:	str	r0, [r3, #68]	; 0x44
   15878:	str	r1, [r9, #8]
   1587c:	str	r2, [r9, #4]
   15880:	ldr	r3, [r4, #24]
   15884:	mov	r1, r6
   15888:	ldr	r3, [r3]
   1588c:	ldr	r0, [r3, #176]	; 0xb0
   15890:	bl	14a90 <__assert_fail@plt+0x3c20>
   15894:	cmp	r0, #0
   15898:	beq	15930 <__assert_fail@plt+0x4ac0>
   1589c:	ldr	r3, [r0]
   158a0:	mov	r0, #0
   158a4:	ldr	r1, [r7]
   158a8:	cmp	r3, #2
   158ac:	ldmibeq	r5, {r2, r3}
   158b0:	stmibeq	r7, {r2, r3}
   158b4:	ldr	r3, [r4, #24]
   158b8:	ldr	r2, [r5]
   158bc:	ldr	r3, [r3, #28]
   158c0:	sub	r2, r2, #-1073741823	; 0xc0000001
   158c4:	str	r1, [r3, r2, lsl #2]
   158c8:	add	sp, sp, #8
   158cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   158d0:	mov	sl, #0
   158d4:	ldr	r3, [r4, #60]	; 0x3c
   158d8:	cmp	r3, #0
   158dc:	beq	15954 <__assert_fail@plt+0x4ae4>
   158e0:	ldr	ip, [r3, #12]
   158e4:	cmp	ip, #0
   158e8:	beq	15920 <__assert_fail@plt+0x4ab0>
   158ec:	ldr	r2, [pc, #136]	; 1597c <__assert_fail@plt+0x4b0c>
   158f0:	mov	lr, #1
   158f4:	ldr	r0, [pc, #132]	; 15980 <__assert_fail@plt+0x4b10>
   158f8:	mov	r1, r3
   158fc:	add	r2, pc, r2
   15900:	str	lr, [r3]
   15904:	add	r0, pc, r0
   15908:	add	r2, r2, #124	; 0x7c
   1590c:	stmib	r3, {r0, r2}
   15910:	ldr	r2, [pc, #108]	; 15984 <__assert_fail@plt+0x4b14>
   15914:	ldr	r0, [r3, #16]
   15918:	add	r2, pc, r2
   1591c:	blx	ip
   15920:	mov	r0, r7
   15924:	mov	r1, sl
   15928:	mov	r2, #0
   1592c:	bl	32d14 <policydb_user_cache@@Base+0x123f8>
   15930:	mvn	r0, #0
   15934:	add	sp, sp, #8
   15938:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1593c:	ldr	r3, [pc, #68]	; 15988 <__assert_fail@plt+0x4b18>
   15940:	ldr	r2, [r8, r3]
   15944:	b	15754 <__assert_fail@plt+0x48e4>
   15948:	ldr	r3, [pc, #56]	; 15988 <__assert_fail@plt+0x4b18>
   1594c:	ldr	r2, [r8, r3]
   15950:	b	157c4 <__assert_fail@plt+0x4954>
   15954:	ldr	r3, [pc, #44]	; 15988 <__assert_fail@plt+0x4b18>
   15958:	ldr	r3, [r8, r3]
   1595c:	b	158e0 <__assert_fail@plt+0x4a70>
   15960:	ldrdeq	r3, [r4], -r0
   15964:	andeq	sp, r2, r8, asr ip
   15968:	andeq	sp, r2, r4, ror #19
   1596c:	andeq	lr, r2, r8, ror #4
   15970:	andeq	sp, r2, r4, ror #23
   15974:	andeq	sp, r2, r0, lsl #19
   15978:	andeq	lr, r2, r8, ror #3
   1597c:	andeq	sp, r2, r8, asr #21
   15980:	andeq	sp, r2, r8, ror #16
   15984:	andeq	lr, r2, r4, asr #1
   15988:	andeq	r0, r0, ip, asr #1
   1598c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15990:	mov	fp, r0
   15994:	ldr	r3, [r2, #4]
   15998:	mov	r8, r1
   1599c:	mov	r1, r0
   159a0:	mov	r4, r2
   159a4:	ldr	r7, [pc, #500]	; 15ba0 <__assert_fail@plt+0x4d30>
   159a8:	ldr	r0, [r3, #56]	; 0x38
   159ac:	bl	14a90 <__assert_fail@plt+0x3c20>
   159b0:	add	r7, pc, r7
   159b4:	subs	r6, r0, #0
   159b8:	beq	15a4c <__assert_fail@plt+0x4bdc>
   159bc:	ldr	r3, [r4, #32]
   159c0:	cmp	r3, #0
   159c4:	beq	15a2c <__assert_fail@plt+0x4bbc>
   159c8:	mov	r0, #88	; 0x58
   159cc:	bl	10d44 <malloc@plt>
   159d0:	cmp	r0, #0
   159d4:	mov	r5, r0
   159d8:	mov	sl, r0
   159dc:	beq	15b0c <__assert_fail@plt+0x4c9c>
   159e0:	bl	211d0 <policydb_user_cache@@Base+0x8b4>
   159e4:	ldr	r3, [r6]
   159e8:	mov	r0, fp
   159ec:	str	r3, [r5]
   159f0:	bl	10dd4 <__strdup@plt>
   159f4:	cmp	r0, #0
   159f8:	mov	r9, r0
   159fc:	beq	15b14 <__assert_fail@plt+0x4ca4>
   15a00:	ldr	r3, [r4, #32]
   15a04:	mov	r1, r0
   15a08:	mov	r2, r5
   15a0c:	ldr	r0, [r3, #208]	; 0xd0
   15a10:	bl	147d0 <__assert_fail@plt+0x3960>
   15a14:	cmp	r0, #0
   15a18:	bne	15b14 <__assert_fail@plt+0x4ca4>
   15a1c:	ldr	r3, [r4, #32]
   15a20:	ldr	r2, [r3, #212]	; 0xd4
   15a24:	add	r2, r2, #1
   15a28:	str	r2, [r3, #212]	; 0xd4
   15a2c:	ldr	r3, [r4, #24]
   15a30:	mov	r0, #0
   15a34:	ldr	r2, [r8]
   15a38:	ldr	r1, [r6]
   15a3c:	ldr	r3, [r3, #24]
   15a40:	sub	r2, r2, #-1073741823	; 0xc0000001
   15a44:	str	r1, [r3, r2, lsl #2]
   15a48:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15a4c:	ldr	r3, [r4]
   15a50:	cmp	r3, #0
   15a54:	beq	15aac <__assert_fail@plt+0x4c3c>
   15a58:	ldr	r2, [r4, #60]	; 0x3c
   15a5c:	cmp	r2, #0
   15a60:	beq	15b80 <__assert_fail@plt+0x4d10>
   15a64:	ldr	ip, [r2, #12]
   15a68:	cmp	ip, #0
   15a6c:	beq	15aac <__assert_fail@plt+0x4c3c>
   15a70:	ldr	r0, [pc, #300]	; 15ba4 <__assert_fail@plt+0x4d34>
   15a74:	mov	r3, #3
   15a78:	ldr	lr, [pc, #296]	; 15ba8 <__assert_fail@plt+0x4d38>
   15a7c:	mov	r1, r2
   15a80:	add	r0, pc, r0
   15a84:	str	r3, [r2]
   15a88:	add	r0, r0, #144	; 0x90
   15a8c:	add	lr, pc, lr
   15a90:	str	r0, [r2, #8]
   15a94:	mov	r3, fp
   15a98:	str	lr, [r2, #4]
   15a9c:	ldr	r0, [r2, #16]
   15aa0:	ldr	r2, [pc, #260]	; 15bac <__assert_fail@plt+0x4d3c>
   15aa4:	add	r2, pc, r2
   15aa8:	blx	ip
   15aac:	mov	r0, fp
   15ab0:	bl	10dd4 <__strdup@plt>
   15ab4:	subs	r9, r0, #0
   15ab8:	beq	15b0c <__assert_fail@plt+0x4c9c>
   15abc:	mov	r0, #88	; 0x58
   15ac0:	bl	10d44 <malloc@plt>
   15ac4:	subs	r6, r0, #0
   15ac8:	beq	15b98 <__assert_fail@plt+0x4d28>
   15acc:	bl	211d0 <policydb_user_cache@@Base+0x8b4>
   15ad0:	ldr	r3, [r4, #4]
   15ad4:	mov	r1, r9
   15ad8:	mov	r2, r6
   15adc:	ldr	ip, [r3, #60]	; 0x3c
   15ae0:	ldr	r0, [r3, #56]	; 0x38
   15ae4:	add	r3, ip, #1
   15ae8:	str	r3, [r6]
   15aec:	bl	147d0 <__assert_fail@plt+0x3960>
   15af0:	cmp	r0, #0
   15af4:	bne	15b98 <__assert_fail@plt+0x4d28>
   15af8:	ldr	r3, [r4, #4]
   15afc:	ldr	r2, [r3, #60]	; 0x3c
   15b00:	add	r2, r2, #1
   15b04:	str	r2, [r3, #60]	; 0x3c
   15b08:	b	159bc <__assert_fail@plt+0x4b4c>
   15b0c:	mov	sl, #0
   15b10:	mov	r9, sl
   15b14:	ldr	r3, [r4, #60]	; 0x3c
   15b18:	cmp	r3, #0
   15b1c:	beq	15b8c <__assert_fail@plt+0x4d1c>
   15b20:	ldr	ip, [r3, #12]
   15b24:	cmp	ip, #0
   15b28:	beq	15b60 <__assert_fail@plt+0x4cf0>
   15b2c:	ldr	r2, [pc, #124]	; 15bb0 <__assert_fail@plt+0x4d40>
   15b30:	mov	lr, #1
   15b34:	ldr	r0, [pc, #120]	; 15bb4 <__assert_fail@plt+0x4d44>
   15b38:	mov	r1, r3
   15b3c:	add	r2, pc, r2
   15b40:	str	lr, [r3]
   15b44:	add	r0, pc, r0
   15b48:	add	r2, r2, #144	; 0x90
   15b4c:	stmib	r3, {r0, r2}
   15b50:	ldr	r2, [pc, #96]	; 15bb8 <__assert_fail@plt+0x4d48>
   15b54:	ldr	r0, [r3, #16]
   15b58:	add	r2, pc, r2
   15b5c:	blx	ip
   15b60:	mov	r0, sl
   15b64:	bl	212b4 <policydb_user_cache@@Base+0x998>
   15b68:	mov	r0, r9
   15b6c:	bl	10ca8 <free@plt>
   15b70:	mov	r0, sl
   15b74:	bl	10ca8 <free@plt>
   15b78:	mvn	r0, #0
   15b7c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15b80:	ldr	r3, [pc, #52]	; 15bbc <__assert_fail@plt+0x4d4c>
   15b84:	ldr	r2, [r7, r3]
   15b88:	b	15a64 <__assert_fail@plt+0x4bf4>
   15b8c:	ldr	r3, [pc, #40]	; 15bbc <__assert_fail@plt+0x4d4c>
   15b90:	ldr	r3, [r7, r3]
   15b94:	b	15b20 <__assert_fail@plt+0x4cb0>
   15b98:	mov	sl, r6
   15b9c:	b	15b14 <__assert_fail@plt+0x4ca4>
   15ba0:	andeq	r3, r4, r8, asr #12
   15ba4:	andeq	sp, r2, r4, asr #18
   15ba8:	andeq	sp, r2, r0, ror #13
   15bac:	andeq	sp, r2, r0, lsr #31
   15bb0:	andeq	sp, r2, r8, lsl #17
   15bb4:	andeq	sp, r2, r8, lsr #12
   15bb8:	andeq	sp, r2, r4, lsl #29
   15bbc:	andeq	r0, r0, ip, asr #1
   15bc0:	ldr	r3, [r2, #4]
   15bc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15bc8:	mov	r7, r0
   15bcc:	sub	sp, sp, #12
   15bd0:	mov	r8, r1
   15bd4:	mov	r1, r0
   15bd8:	ldr	r0, [r3, #40]	; 0x28
   15bdc:	mov	r4, r2
   15be0:	bl	14a90 <__assert_fail@plt+0x3c20>
   15be4:	ldr	r9, [pc, #772]	; 15ef0 <__assert_fail@plt+0x5080>
   15be8:	add	r9, pc, r9
   15bec:	subs	r5, r0, #0
   15bf0:	beq	15de8 <__assert_fail@plt+0x4f78>
   15bf4:	ldr	r3, [r8, #44]	; 0x2c
   15bf8:	cmp	r3, #1
   15bfc:	ldr	r3, [r5, #44]	; 0x2c
   15c00:	beq	15ca8 <__assert_fail@plt+0x4e38>
   15c04:	cmp	r3, #1
   15c08:	beq	15d14 <__assert_fail@plt+0x4ea4>
   15c0c:	ldr	r3, [r4, #32]
   15c10:	cmp	r3, #0
   15c14:	beq	15c84 <__assert_fail@plt+0x4e14>
   15c18:	mov	r0, #56	; 0x38
   15c1c:	bl	10d44 <malloc@plt>
   15c20:	cmp	r0, #0
   15c24:	mov	r6, r0
   15c28:	mov	fp, r0
   15c2c:	beq	15d74 <__assert_fail@plt+0x4f04>
   15c30:	bl	20bc0 <policydb_user_cache@@Base+0x2a4>
   15c34:	ldr	r2, [r5, #44]	; 0x2c
   15c38:	ldr	r3, [r5]
   15c3c:	mov	r0, r7
   15c40:	str	r2, [r6, #44]	; 0x2c
   15c44:	str	r3, [r6]
   15c48:	bl	10dd4 <__strdup@plt>
   15c4c:	cmp	r0, #0
   15c50:	mov	sl, r0
   15c54:	beq	15d7c <__assert_fail@plt+0x4f0c>
   15c58:	ldr	r3, [r4, #32]
   15c5c:	mov	r1, r0
   15c60:	mov	r2, r6
   15c64:	ldr	r0, [r3, #192]	; 0xc0
   15c68:	bl	147d0 <__assert_fail@plt+0x3960>
   15c6c:	cmp	r0, #0
   15c70:	bne	15d7c <__assert_fail@plt+0x4f0c>
   15c74:	ldr	r3, [r4, #32]
   15c78:	ldr	r2, [r3, #196]	; 0xc4
   15c7c:	add	r2, r2, #1
   15c80:	str	r2, [r3, #196]	; 0xc4
   15c84:	ldr	r3, [r4, #24]
   15c88:	mov	r0, #0
   15c8c:	ldr	r2, [r8]
   15c90:	ldr	r1, [r5]
   15c94:	ldr	r3, [r3, #16]
   15c98:	sub	r2, r2, #-1073741823	; 0xc0000001
   15c9c:	str	r1, [r3, r2, lsl #2]
   15ca0:	add	sp, sp, #12
   15ca4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ca8:	cmp	r3, #1
   15cac:	beq	15c0c <__assert_fail@plt+0x4d9c>
   15cb0:	ldr	r2, [r4, #60]	; 0x3c
   15cb4:	cmp	r2, #0
   15cb8:	beq	15ec4 <__assert_fail@plt+0x5054>
   15cbc:	ldr	ip, [r2, #12]
   15cc0:	cmp	ip, #0
   15cc4:	beq	15eb0 <__assert_fail@plt+0x5040>
   15cc8:	ldr	lr, [pc, #548]	; 15ef4 <__assert_fail@plt+0x5084>
   15ccc:	mov	r1, r2
   15cd0:	ldr	r5, [pc, #544]	; 15ef8 <__assert_fail@plt+0x5088>
   15cd4:	add	lr, pc, lr
   15cd8:	ldr	r3, [r4, #28]
   15cdc:	ldr	r0, [r2, #16]
   15ce0:	add	lr, lr, #164	; 0xa4
   15ce4:	mov	r4, #1
   15ce8:	str	lr, [r2, #8]
   15cec:	str	r4, [r2]
   15cf0:	add	r5, pc, r5
   15cf4:	str	r5, [r2, #4]
   15cf8:	ldr	r2, [pc, #508]	; 15efc <__assert_fail@plt+0x508c>
   15cfc:	str	r7, [sp]
   15d00:	add	r2, pc, r2
   15d04:	blx	ip
   15d08:	mvn	r0, #0
   15d0c:	add	sp, sp, #12
   15d10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15d14:	ldr	r2, [r4, #60]	; 0x3c
   15d18:	cmp	r2, #0
   15d1c:	beq	15ed0 <__assert_fail@plt+0x5060>
   15d20:	ldr	ip, [r2, #12]
   15d24:	cmp	ip, #0
   15d28:	beq	15eb0 <__assert_fail@plt+0x5040>
   15d2c:	ldr	lr, [pc, #460]	; 15f00 <__assert_fail@plt+0x5090>
   15d30:	mov	r1, r2
   15d34:	ldr	r5, [pc, #456]	; 15f04 <__assert_fail@plt+0x5094>
   15d38:	add	lr, pc, lr
   15d3c:	ldr	r3, [r4, #28]
   15d40:	ldr	r0, [r2, #16]
   15d44:	add	lr, lr, #164	; 0xa4
   15d48:	mov	r4, #1
   15d4c:	str	lr, [r2, #8]
   15d50:	str	r4, [r2]
   15d54:	add	r5, pc, r5
   15d58:	str	r5, [r2, #4]
   15d5c:	ldr	r2, [pc, #420]	; 15f08 <__assert_fail@plt+0x5098>
   15d60:	str	r7, [sp]
   15d64:	add	r2, pc, r2
   15d68:	blx	ip
   15d6c:	mvn	r0, #0
   15d70:	b	15ca0 <__assert_fail@plt+0x4e30>
   15d74:	mov	fp, #0
   15d78:	mov	sl, fp
   15d7c:	ldr	r3, [r4, #60]	; 0x3c
   15d80:	cmp	r3, #0
   15d84:	beq	15eb8 <__assert_fail@plt+0x5048>
   15d88:	ldr	ip, [r3, #12]
   15d8c:	cmp	ip, #0
   15d90:	beq	15dc8 <__assert_fail@plt+0x4f58>
   15d94:	ldr	r2, [pc, #368]	; 15f0c <__assert_fail@plt+0x509c>
   15d98:	mov	lr, #1
   15d9c:	ldr	r0, [pc, #364]	; 15f10 <__assert_fail@plt+0x50a0>
   15da0:	mov	r1, r3
   15da4:	add	r2, pc, r2
   15da8:	str	lr, [r3]
   15dac:	add	r0, pc, r0
   15db0:	add	r2, r2, #164	; 0xa4
   15db4:	stmib	r3, {r0, r2}
   15db8:	ldr	r2, [pc, #340]	; 15f14 <__assert_fail@plt+0x50a4>
   15dbc:	ldr	r0, [r3, #16]
   15dc0:	add	r2, pc, r2
   15dc4:	blx	ip
   15dc8:	mov	r0, fp
   15dcc:	bl	20c44 <policydb_user_cache@@Base+0x328>
   15dd0:	mov	r0, sl
   15dd4:	bl	10ca8 <free@plt>
   15dd8:	mov	r0, fp
   15ddc:	bl	10ca8 <free@plt>
   15de0:	mvn	r0, #0
   15de4:	b	15ca0 <__assert_fail@plt+0x4e30>
   15de8:	ldr	r3, [r4]
   15dec:	cmp	r3, #0
   15df0:	beq	15e48 <__assert_fail@plt+0x4fd8>
   15df4:	ldr	r2, [r4, #60]	; 0x3c
   15df8:	cmp	r2, #0
   15dfc:	beq	15edc <__assert_fail@plt+0x506c>
   15e00:	ldr	ip, [r2, #12]
   15e04:	cmp	ip, #0
   15e08:	beq	15e48 <__assert_fail@plt+0x4fd8>
   15e0c:	ldr	r0, [pc, #260]	; 15f18 <__assert_fail@plt+0x50a8>
   15e10:	mov	r3, #3
   15e14:	ldr	lr, [pc, #256]	; 15f1c <__assert_fail@plt+0x50ac>
   15e18:	mov	r1, r2
   15e1c:	add	r0, pc, r0
   15e20:	str	r3, [r2]
   15e24:	add	r0, r0, #164	; 0xa4
   15e28:	add	lr, pc, lr
   15e2c:	str	r0, [r2, #8]
   15e30:	mov	r3, r7
   15e34:	str	lr, [r2, #4]
   15e38:	ldr	r0, [r2, #16]
   15e3c:	ldr	r2, [pc, #220]	; 15f20 <__assert_fail@plt+0x50b0>
   15e40:	add	r2, pc, r2
   15e44:	blx	ip
   15e48:	mov	r0, r7
   15e4c:	bl	10dd4 <__strdup@plt>
   15e50:	subs	sl, r0, #0
   15e54:	beq	15d74 <__assert_fail@plt+0x4f04>
   15e58:	mov	r0, #56	; 0x38
   15e5c:	bl	10d44 <malloc@plt>
   15e60:	subs	r5, r0, #0
   15e64:	beq	15ee8 <__assert_fail@plt+0x5078>
   15e68:	bl	20bc0 <policydb_user_cache@@Base+0x2a4>
   15e6c:	ldr	r3, [r4, #4]
   15e70:	ldr	ip, [r8, #44]	; 0x2c
   15e74:	mov	r1, sl
   15e78:	mov	r2, r5
   15e7c:	ldr	lr, [r3, #44]	; 0x2c
   15e80:	ldr	r0, [r3, #40]	; 0x28
   15e84:	add	r3, lr, #1
   15e88:	str	ip, [r5, #44]	; 0x2c
   15e8c:	str	r3, [r5]
   15e90:	bl	147d0 <__assert_fail@plt+0x3960>
   15e94:	cmp	r0, #0
   15e98:	bne	15ee8 <__assert_fail@plt+0x5078>
   15e9c:	ldr	r3, [r4, #4]
   15ea0:	ldr	r2, [r3, #44]	; 0x2c
   15ea4:	add	r2, r2, #1
   15ea8:	str	r2, [r3, #44]	; 0x2c
   15eac:	b	15c0c <__assert_fail@plt+0x4d9c>
   15eb0:	mvn	r0, #0
   15eb4:	b	15ca0 <__assert_fail@plt+0x4e30>
   15eb8:	ldr	r3, [pc, #100]	; 15f24 <__assert_fail@plt+0x50b4>
   15ebc:	ldr	r3, [r9, r3]
   15ec0:	b	15d88 <__assert_fail@plt+0x4f18>
   15ec4:	ldr	r3, [pc, #88]	; 15f24 <__assert_fail@plt+0x50b4>
   15ec8:	ldr	r2, [r9, r3]
   15ecc:	b	15cbc <__assert_fail@plt+0x4e4c>
   15ed0:	ldr	r3, [pc, #76]	; 15f24 <__assert_fail@plt+0x50b4>
   15ed4:	ldr	r2, [r9, r3]
   15ed8:	b	15d20 <__assert_fail@plt+0x4eb0>
   15edc:	ldr	r3, [pc, #64]	; 15f24 <__assert_fail@plt+0x50b4>
   15ee0:	ldr	r2, [r9, r3]
   15ee4:	b	15e00 <__assert_fail@plt+0x4f90>
   15ee8:	mov	fp, r5
   15eec:	b	15d7c <__assert_fail@plt+0x4f0c>
   15ef0:	andeq	r3, r4, r0, lsl r4
   15ef4:	strdeq	sp, [r2], -r0
   15ef8:	andeq	sp, r2, ip, ror r4
   15efc:	andeq	sp, r2, r4, asr sp
   15f00:	andeq	sp, r2, ip, lsl #13
   15f04:	andeq	sp, r2, r8, lsl r4
   15f08:	andeq	sp, r2, r8, asr #26
   15f0c:	andeq	sp, r2, r0, lsr #12
   15f10:	andeq	sp, r2, r0, asr #7
   15f14:	andeq	sp, r2, ip, lsl ip
   15f18:	andeq	sp, r2, r8, lsr #11
   15f1c:	andeq	sp, r2, r4, asr #6
   15f20:	andeq	sp, r2, r4, asr #25
   15f24:	andeq	r0, r0, ip, asr #1
   15f28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15f2c:	mov	r4, r2
   15f30:	ldr	r7, [r4, #40]	; 0x28
   15f34:	sub	sp, sp, #20
   15f38:	ldr	r2, [r2, #36]	; 0x24
   15f3c:	mov	r9, r0
   15f40:	mov	r6, r1
   15f44:	mov	r1, r0
   15f48:	ldr	r0, [r7, #12]
   15f4c:	ldr	r5, [r2]
   15f50:	ldr	fp, [r4, #24]
   15f54:	bl	14a90 <__assert_fail@plt+0x3c20>
   15f58:	ldr	r8, [pc, #816]	; 16290 <__assert_fail@plt+0x5420>
   15f5c:	sub	r5, r5, #1
   15f60:	add	r8, pc, r8
   15f64:	subs	sl, r0, #0
   15f68:	beq	15fe8 <__assert_fail@plt+0x5178>
   15f6c:	ldr	r2, [fp, #48]	; 0x30
   15f70:	ldr	r0, [r6]
   15f74:	ldr	r7, [r2, r5, lsl #2]
   15f78:	cmp	r0, r7
   15f7c:	bhi	15fa0 <__assert_fail@plt+0x5130>
   15f80:	ldr	r3, [fp, #44]	; 0x2c
   15f84:	sub	r2, r0, #-1073741823	; 0xc0000001
   15f88:	ldr	r1, [sl]
   15f8c:	mov	r0, #0
   15f90:	ldr	r3, [r3, r5, lsl #2]
   15f94:	str	r1, [r3, r2, lsl #2]
   15f98:	add	sp, sp, #20
   15f9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15fa0:	mov	r1, #4
   15fa4:	bl	10c84 <calloc@plt>
   15fa8:	subs	r9, r0, #0
   15fac:	beq	16080 <__assert_fail@plt+0x5210>
   15fb0:	ldr	r1, [fp, #44]	; 0x2c
   15fb4:	lsl	r2, r7, #2
   15fb8:	ldr	r1, [r1, r5, lsl #2]
   15fbc:	bl	10cc0 <memcpy@plt>
   15fc0:	ldr	r2, [fp, #44]	; 0x2c
   15fc4:	ldr	r0, [r2, r5, lsl #2]
   15fc8:	bl	10ca8 <free@plt>
   15fcc:	ldr	r2, [fp, #44]	; 0x2c
   15fd0:	ldr	r1, [r6]
   15fd4:	str	r9, [r2, r5, lsl #2]
   15fd8:	ldr	r2, [fp, #48]	; 0x30
   15fdc:	str	r1, [r2, r5, lsl #2]
   15fe0:	ldr	r0, [r6]
   15fe4:	b	15f80 <__assert_fail@plt+0x5110>
   15fe8:	ldr	r2, [r7, #8]
   15fec:	cmp	r2, #0
   15ff0:	beq	1600c <__assert_fail@plt+0x519c>
   15ff4:	ldr	r0, [r2, #4]
   15ff8:	mov	r1, r9
   15ffc:	bl	14a90 <__assert_fail@plt+0x3c20>
   16000:	cmp	r0, #0
   16004:	movne	sl, r0
   16008:	bne	15f6c <__assert_fail@plt+0x50fc>
   1600c:	ldrb	r2, [r4, #48]	; 0x30
   16010:	cmp	r2, #0
   16014:	bne	160d8 <__assert_fail@plt+0x5268>
   16018:	ldr	r3, [r4, #60]	; 0x3c
   1601c:	cmp	r3, #0
   16020:	beq	1617c <__assert_fail@plt+0x530c>
   16024:	ldr	ip, [r3, #12]
   16028:	cmp	ip, #0
   1602c:	mvneq	r0, #2
   16030:	beq	15f98 <__assert_fail@plt+0x5128>
   16034:	ldr	r2, [pc, #600]	; 16294 <__assert_fail@plt+0x5424>
   16038:	mov	lr, #1
   1603c:	ldr	r0, [pc, #596]	; 16298 <__assert_fail@plt+0x5428>
   16040:	mov	r1, r3
   16044:	add	r2, pc, r2
   16048:	str	lr, [r3]
   1604c:	add	r0, pc, r0
   16050:	add	r2, r2, #184	; 0xb8
   16054:	stmib	r3, {r0, r2}
   16058:	ldr	r0, [r3, #16]
   1605c:	ldr	r3, [r4, #28]
   16060:	str	r9, [sp]
   16064:	ldr	lr, [r4, #44]	; 0x2c
   16068:	ldr	r2, [pc, #556]	; 1629c <__assert_fail@plt+0x542c>
   1606c:	str	lr, [sp, #4]
   16070:	add	r2, pc, r2
   16074:	blx	ip
   16078:	mvn	r0, #2
   1607c:	b	15f98 <__assert_fail@plt+0x5128>
   16080:	ldr	r3, [r4, #60]	; 0x3c
   16084:	cmp	r3, #0
   16088:	beq	16188 <__assert_fail@plt+0x5318>
   1608c:	ldr	ip, [r3, #12]
   16090:	cmp	ip, #0
   16094:	mvneq	r0, #0
   16098:	beq	15f98 <__assert_fail@plt+0x5128>
   1609c:	ldr	r2, [pc, #508]	; 162a0 <__assert_fail@plt+0x5430>
   160a0:	mov	lr, #1
   160a4:	ldr	r0, [pc, #504]	; 162a4 <__assert_fail@plt+0x5434>
   160a8:	mov	r1, r3
   160ac:	add	r2, pc, r2
   160b0:	str	lr, [r3]
   160b4:	add	r0, pc, r0
   160b8:	add	r2, r2, #184	; 0xb8
   160bc:	stmib	r3, {r0, r2}
   160c0:	ldr	r2, [pc, #480]	; 162a8 <__assert_fail@plt+0x5438>
   160c4:	ldr	r0, [r3, #16]
   160c8:	add	r2, pc, r2
   160cc:	blx	ip
   160d0:	mvn	r0, #0
   160d4:	b	15f98 <__assert_fail@plt+0x5128>
   160d8:	mov	r0, r9
   160dc:	bl	10dd4 <__strdup@plt>
   160e0:	subs	sl, r0, #0
   160e4:	beq	16194 <__assert_fail@plt+0x5324>
   160e8:	mov	r0, #1
   160ec:	mov	r1, #4
   160f0:	bl	10c84 <calloc@plt>
   160f4:	subs	r9, r0, #0
   160f8:	beq	16204 <__assert_fail@plt+0x5394>
   160fc:	ldr	r0, [r7, #12]
   16100:	mov	r1, sl
   16104:	mov	r2, r9
   16108:	bl	147d0 <__assert_fail@plt+0x3960>
   1610c:	cmp	r0, #0
   16110:	str	r0, [sp, #12]
   16114:	beq	161f0 <__assert_fail@plt+0x5380>
   16118:	ldr	r3, [r4, #60]	; 0x3c
   1611c:	cmp	r3, #0
   16120:	beq	16278 <__assert_fail@plt+0x5408>
   16124:	ldr	ip, [r3, #12]
   16128:	cmp	ip, #0
   1612c:	beq	16164 <__assert_fail@plt+0x52f4>
   16130:	ldr	r2, [pc, #372]	; 162ac <__assert_fail@plt+0x543c>
   16134:	mov	lr, #1
   16138:	ldr	r0, [pc, #368]	; 162b0 <__assert_fail@plt+0x5440>
   1613c:	mov	r1, r3
   16140:	add	r2, pc, r2
   16144:	str	lr, [r3]
   16148:	add	r0, pc, r0
   1614c:	add	r2, r2, #184	; 0xb8
   16150:	stmib	r3, {r0, r2}
   16154:	ldr	r2, [pc, #344]	; 162b4 <__assert_fail@plt+0x5444>
   16158:	ldr	r0, [r3, #16]
   1615c:	add	r2, pc, r2
   16160:	blx	ip
   16164:	mov	r0, sl
   16168:	bl	10ca8 <free@plt>
   1616c:	mov	r0, r9
   16170:	bl	10ca8 <free@plt>
   16174:	ldr	r0, [sp, #12]
   16178:	b	15f98 <__assert_fail@plt+0x5128>
   1617c:	ldr	r3, [pc, #308]	; 162b8 <__assert_fail@plt+0x5448>
   16180:	ldr	r3, [r8, r3]
   16184:	b	16024 <__assert_fail@plt+0x51b4>
   16188:	ldr	r3, [pc, #296]	; 162b8 <__assert_fail@plt+0x5448>
   1618c:	ldr	r3, [r8, r3]
   16190:	b	1608c <__assert_fail@plt+0x521c>
   16194:	ldr	r3, [r4, #60]	; 0x3c
   16198:	cmp	r3, #0
   1619c:	beq	1626c <__assert_fail@plt+0x53fc>
   161a0:	ldr	ip, [r3, #12]
   161a4:	cmp	ip, #0
   161a8:	beq	1625c <__assert_fail@plt+0x53ec>
   161ac:	ldr	r2, [pc, #264]	; 162bc <__assert_fail@plt+0x544c>
   161b0:	mov	lr, #1
   161b4:	ldr	r0, [pc, #260]	; 162c0 <__assert_fail@plt+0x5450>
   161b8:	mov	r1, r3
   161bc:	add	r2, pc, r2
   161c0:	str	lr, [r3]
   161c4:	add	r0, pc, r0
   161c8:	add	r2, r2, #184	; 0xb8
   161cc:	stmib	r3, {r0, r2}
   161d0:	mvn	r2, #0
   161d4:	str	r2, [sp, #12]
   161d8:	mov	r9, #0
   161dc:	ldr	r2, [pc, #224]	; 162c4 <__assert_fail@plt+0x5454>
   161e0:	ldr	r0, [r3, #16]
   161e4:	add	r2, pc, r2
   161e8:	blx	ip
   161ec:	b	16164 <__assert_fail@plt+0x52f4>
   161f0:	ldr	r2, [r7, #16]
   161f4:	mov	sl, r9
   161f8:	add	r2, r2, #1
   161fc:	str	r2, [r9]
   16200:	b	15f6c <__assert_fail@plt+0x50fc>
   16204:	ldr	r3, [r4, #60]	; 0x3c
   16208:	cmp	r3, #0
   1620c:	beq	16284 <__assert_fail@plt+0x5414>
   16210:	ldr	ip, [r3, #12]
   16214:	cmp	ip, #0
   16218:	beq	1625c <__assert_fail@plt+0x53ec>
   1621c:	ldr	r2, [pc, #164]	; 162c8 <__assert_fail@plt+0x5458>
   16220:	mov	lr, #1
   16224:	ldr	r0, [pc, #160]	; 162cc <__assert_fail@plt+0x545c>
   16228:	mov	r1, r3
   1622c:	add	r2, pc, r2
   16230:	str	lr, [r3]
   16234:	add	r0, pc, r0
   16238:	add	r2, r2, #184	; 0xb8
   1623c:	stmib	r3, {r0, r2}
   16240:	mvn	lr, #0
   16244:	ldr	r2, [pc, #132]	; 162d0 <__assert_fail@plt+0x5460>
   16248:	str	lr, [sp, #12]
   1624c:	ldr	r0, [r3, #16]
   16250:	add	r2, pc, r2
   16254:	blx	ip
   16258:	b	16164 <__assert_fail@plt+0x52f4>
   1625c:	mvn	r3, #0
   16260:	mov	r9, #0
   16264:	str	r3, [sp, #12]
   16268:	b	16164 <__assert_fail@plt+0x52f4>
   1626c:	ldr	r3, [pc, #68]	; 162b8 <__assert_fail@plt+0x5448>
   16270:	ldr	r3, [r8, r3]
   16274:	b	161a0 <__assert_fail@plt+0x5330>
   16278:	ldr	r3, [pc, #56]	; 162b8 <__assert_fail@plt+0x5448>
   1627c:	ldr	r3, [r8, r3]
   16280:	b	16124 <__assert_fail@plt+0x52b4>
   16284:	ldr	r3, [pc, #44]	; 162b8 <__assert_fail@plt+0x5448>
   16288:	ldr	r3, [r8, r3]
   1628c:	b	16210 <__assert_fail@plt+0x53a0>
   16290:	muleq	r4, r8, r0
   16294:	andeq	sp, r2, r0, lsl #7
   16298:	andeq	sp, r2, r0, lsr #2
   1629c:	ldrdeq	sp, [r2], -ip
   162a0:	andeq	sp, r2, r8, lsl r3
   162a4:	strheq	sp, [r2], -r8
   162a8:	andeq	sp, r2, r4, lsl r9
   162ac:	andeq	sp, r2, r4, lsl #5
   162b0:	andeq	sp, r2, r4, lsr #32
   162b4:	andeq	sp, r2, r8, asr #19
   162b8:	andeq	r0, r0, ip, asr #1
   162bc:	andeq	sp, r2, r8, lsl #4
   162c0:	andeq	ip, r2, r8, lsr #31
   162c4:	andeq	sp, r2, r0, lsr r9
   162c8:	muleq	r2, r8, r1
   162cc:	andeq	ip, r2, r8, lsr pc
   162d0:	andeq	sp, r2, r4, asr #17
   162d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   162d8:	mov	r7, r2
   162dc:	ldr	r4, [r2, #52]	; 0x34
   162e0:	sub	sp, sp, #20
   162e4:	ldr	r2, [r2, #4]
   162e8:	mov	fp, r0
   162ec:	ldr	r3, [r7, #24]
   162f0:	add	r9, r4, #17
   162f4:	mov	r5, r1
   162f8:	mov	r1, r0
   162fc:	ldr	r0, [r2, r9, lsl #3]
   16300:	ldr	r6, [r3, #40]	; 0x28
   16304:	bl	14a90 <__assert_fail@plt+0x3c20>
   16308:	ldr	sl, [pc, #684]	; 165bc <__assert_fail@plt+0x574c>
   1630c:	add	sl, pc, sl
   16310:	subs	r8, r0, #0
   16314:	beq	164d4 <__assert_fail@plt+0x5664>
   16318:	ldr	r3, [r8]
   1631c:	cmp	r3, #1
   16320:	beq	16470 <__assert_fail@plt+0x5600>
   16324:	cmp	r3, #2
   16328:	beq	16458 <__assert_fail@plt+0x55e8>
   1632c:	cmp	r4, #4
   16330:	cmpne	r4, #2
   16334:	moveq	r4, #0
   16338:	movne	r4, #1
   1633c:	beq	163b8 <__assert_fail@plt+0x5548>
   16340:	ldr	r2, [r7, #60]	; 0x3c
   16344:	cmp	r2, #0
   16348:	beq	16534 <__assert_fail@plt+0x56c4>
   1634c:	ldr	r4, [r2, #12]
   16350:	cmp	r4, #0
   16354:	beq	1644c <__assert_fail@plt+0x55dc>
   16358:	ldr	r0, [pc, #608]	; 165c0 <__assert_fail@plt+0x5750>
   1635c:	mov	r1, r2
   16360:	ldr	lr, [r7, #52]	; 0x34
   16364:	mov	r6, #1
   16368:	add	r0, pc, r0
   1636c:	ldr	r5, [pc, #592]	; 165c4 <__assert_fail@plt+0x5754>
   16370:	ldr	r3, [r7, #28]
   16374:	ldr	r7, [pc, #588]	; 165c8 <__assert_fail@plt+0x5758>
   16378:	add	r5, pc, r5
   1637c:	ldr	lr, [r0, lr, lsl #2]
   16380:	add	r5, r5, #212	; 0xd4
   16384:	ldr	r0, [r2, #16]
   16388:	add	r7, pc, r7
   1638c:	str	r6, [r2]
   16390:	str	r7, [r2, #4]
   16394:	str	r5, [r2, #8]
   16398:	ldr	r2, [pc, #556]	; 165cc <__assert_fail@plt+0x575c>
   1639c:	str	lr, [sp]
   163a0:	str	fp, [sp, #4]
   163a4:	add	r2, pc, r2
   163a8:	blx	r4
   163ac:	mvn	r0, #0
   163b0:	add	sp, sp, #20
   163b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   163b8:	ldr	r3, [r5, #8]
   163bc:	cmp	r3, #0
   163c0:	addne	r9, r8, #8
   163c4:	addne	r8, r8, #4
   163c8:	bne	163dc <__assert_fail@plt+0x556c>
   163cc:	b	16464 <__assert_fail@plt+0x55f4>
   163d0:	ldr	r3, [r5, #8]
   163d4:	cmp	r3, r4
   163d8:	bls	16464 <__assert_fail@plt+0x55f4>
   163dc:	ldr	r3, [r5, #4]
   163e0:	mov	r1, r9
   163e4:	mov	r2, r8
   163e8:	ldr	r3, [r3, r4, lsl #2]
   163ec:	add	r4, r4, #1
   163f0:	ldr	r0, [r6, r3, lsl #2]
   163f4:	bl	2bbc8 <policydb_user_cache@@Base+0xb2ac>
   163f8:	cmn	r0, #1
   163fc:	bne	163d0 <__assert_fail@plt+0x5560>
   16400:	ldr	r3, [r7, #60]	; 0x3c
   16404:	cmp	r3, #0
   16408:	beq	16540 <__assert_fail@plt+0x56d0>
   1640c:	ldr	ip, [r3, #12]
   16410:	cmp	ip, #0
   16414:	beq	1644c <__assert_fail@plt+0x55dc>
   16418:	ldr	r2, [pc, #432]	; 165d0 <__assert_fail@plt+0x5760>
   1641c:	mov	lr, #1
   16420:	ldr	r0, [pc, #428]	; 165d4 <__assert_fail@plt+0x5764>
   16424:	mov	r1, r3
   16428:	add	r2, pc, r2
   1642c:	str	lr, [r3]
   16430:	add	r0, pc, r0
   16434:	add	r2, r2, #212	; 0xd4
   16438:	stmib	r3, {r0, r2}
   1643c:	ldr	r2, [pc, #404]	; 165d8 <__assert_fail@plt+0x5768>
   16440:	ldr	r0, [r3, #16]
   16444:	add	r2, pc, r2
   16448:	blx	ip
   1644c:	mvn	r0, #0
   16450:	add	sp, sp, #20
   16454:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16458:	ldr	r3, [r5]
   1645c:	cmp	r3, #1
   16460:	bne	1632c <__assert_fail@plt+0x54bc>
   16464:	mov	r0, #0
   16468:	add	sp, sp, #20
   1646c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16470:	ldr	r3, [r5]
   16474:	cmp	r3, #2
   16478:	beq	1654c <__assert_fail@plt+0x56dc>
   1647c:	cmp	r3, #1
   16480:	bne	1632c <__assert_fail@plt+0x54bc>
   16484:	ldr	r3, [r5, #8]
   16488:	cmp	r3, #0
   1648c:	beq	16464 <__assert_fail@plt+0x55f4>
   16490:	add	r9, r8, #8
   16494:	mov	r4, #0
   16498:	add	r8, r8, #4
   1649c:	b	164ac <__assert_fail@plt+0x563c>
   164a0:	ldr	r3, [r5, #8]
   164a4:	cmp	r3, r4
   164a8:	bls	16464 <__assert_fail@plt+0x55f4>
   164ac:	ldr	r3, [r5, #4]
   164b0:	mov	r1, r9
   164b4:	mov	r2, r8
   164b8:	ldr	r3, [r3, r4, lsl #2]
   164bc:	add	r4, r4, #1
   164c0:	ldr	r0, [r6, r3, lsl #2]
   164c4:	bl	2bbc8 <policydb_user_cache@@Base+0xb2ac>
   164c8:	cmn	r0, #1
   164cc:	bne	164a0 <__assert_fail@plt+0x5630>
   164d0:	b	16400 <__assert_fail@plt+0x5590>
   164d4:	mov	r0, fp
   164d8:	bl	10dd4 <__strdup@plt>
   164dc:	cmp	r0, #0
   164e0:	str	r0, [sp, #12]
   164e4:	beq	16400 <__assert_fail@plt+0x5590>
   164e8:	mov	r0, #1
   164ec:	mov	r1, #12
   164f0:	bl	10c84 <calloc@plt>
   164f4:	subs	r8, r0, #0
   164f8:	beq	165b0 <__assert_fail@plt+0x5740>
   164fc:	ldr	r3, [r7, #4]
   16500:	mov	r2, r8
   16504:	ldr	r1, [sp, #12]
   16508:	ldr	r0, [r3, r9, lsl #3]
   1650c:	bl	147d0 <__assert_fail@plt+0x3960>
   16510:	cmp	r0, #0
   16514:	moveq	r3, #1
   16518:	streq	r3, [r8]
   1651c:	beq	16470 <__assert_fail@plt+0x5600>
   16520:	ldr	r0, [sp, #12]
   16524:	bl	10ca8 <free@plt>
   16528:	mov	r0, r8
   1652c:	bl	10ca8 <free@plt>
   16530:	b	16400 <__assert_fail@plt+0x5590>
   16534:	ldr	r3, [pc, #160]	; 165dc <__assert_fail@plt+0x576c>
   16538:	ldr	r2, [sl, r3]
   1653c:	b	1634c <__assert_fail@plt+0x54dc>
   16540:	ldr	r3, [pc, #148]	; 165dc <__assert_fail@plt+0x576c>
   16544:	ldr	r3, [sl, r3]
   16548:	b	1640c <__assert_fail@plt+0x559c>
   1654c:	str	r3, [r8]
   16550:	mov	r4, #0
   16554:	ldr	r0, [r8, #4]
   16558:	bl	10ca8 <free@plt>
   1655c:	str	r4, [r8, #8]
   16560:	ldr	r3, [r5, #8]
   16564:	str	r4, [r8, #4]
   16568:	cmp	r3, r4
   1656c:	addne	r9, r8, #8
   16570:	addne	r8, r8, #4
   16574:	bne	16588 <__assert_fail@plt+0x5718>
   16578:	b	16464 <__assert_fail@plt+0x55f4>
   1657c:	ldr	r3, [r5, #8]
   16580:	cmp	r3, r4
   16584:	bls	16464 <__assert_fail@plt+0x55f4>
   16588:	ldr	r3, [r5, #4]
   1658c:	mov	r1, r9
   16590:	mov	r2, r8
   16594:	ldr	r3, [r3, r4, lsl #2]
   16598:	add	r4, r4, #1
   1659c:	ldr	r0, [r6, r3, lsl #2]
   165a0:	bl	2bbc8 <policydb_user_cache@@Base+0xb2ac>
   165a4:	cmn	r0, #1
   165a8:	bne	1657c <__assert_fail@plt+0x570c>
   165ac:	b	16400 <__assert_fail@plt+0x5590>
   165b0:	ldr	r0, [sp, #12]
   165b4:	bl	10ca8 <free@plt>
   165b8:	b	16400 <__assert_fail@plt+0x5590>
   165bc:	andeq	r2, r4, ip, ror #25
   165c0:	muleq	r4, ip, sl
   165c4:	andeq	sp, r2, ip, asr #32
   165c8:	andeq	ip, r2, r4, ror #27
   165cc:	andeq	sp, r2, r8, ror #15
   165d0:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   165d4:	andeq	ip, r2, ip, lsr sp
   165d8:	muleq	r2, r8, r5
   165dc:	andeq	r0, r0, ip, asr #1
   165e0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   165e4:	mov	r7, r0
   165e8:	ldr	r3, [r2, #4]
   165ec:	mov	r5, r1
   165f0:	mov	r9, #0
   165f4:	mov	r1, r0
   165f8:	strb	r9, [r2, #48]	; 0x30
   165fc:	mov	r4, r2
   16600:	ldr	r0, [r3, #32]
   16604:	bl	14a90 <__assert_fail@plt+0x3c20>
   16608:	ldr	r8, [pc, #1228]	; 16adc <__assert_fail@plt+0x5c6c>
   1660c:	add	r8, pc, r8
   16610:	subs	r6, r0, #0
   16614:	beq	16830 <__assert_fail@plt+0x59c0>
   16618:	ldr	r1, [r6]
   1661c:	ldr	r3, [r4, #24]
   16620:	ldr	r2, [r5]
   16624:	ldr	r3, [r3, #12]
   16628:	sub	r2, r2, #-1073741823	; 0xc0000001
   1662c:	str	r1, [r3, r2, lsl #2]
   16630:	str	r5, [r4, #36]	; 0x24
   16634:	str	r6, [r4, #40]	; 0x28
   16638:	str	r7, [r4, #44]	; 0x2c
   1663c:	ldrb	r3, [r5, #28]
   16640:	cmp	r3, #0
   16644:	beq	166b4 <__assert_fail@plt+0x5844>
   16648:	ldrb	r2, [r6, #28]
   1664c:	cmp	r2, #0
   16650:	beq	166b0 <__assert_fail@plt+0x5840>
   16654:	cmp	r3, r2
   16658:	beq	166b0 <__assert_fail@plt+0x5840>
   1665c:	ldr	r3, [r4, #60]	; 0x3c
   16660:	cmp	r3, #0
   16664:	beq	16998 <__assert_fail@plt+0x5b28>
   16668:	ldr	ip, [r3, #12]
   1666c:	cmp	ip, #0
   16670:	beq	16720 <__assert_fail@plt+0x58b0>
   16674:	ldr	r2, [pc, #1124]	; 16ae0 <__assert_fail@plt+0x5c70>
   16678:	mov	lr, #1
   1667c:	ldr	r0, [pc, #1120]	; 16ae4 <__assert_fail@plt+0x5c74>
   16680:	mov	r1, r3
   16684:	add	r2, pc, r2
   16688:	str	lr, [r3]
   1668c:	add	r0, pc, r0
   16690:	add	r2, r2, #252	; 0xfc
   16694:	stmib	r3, {r0, r2}
   16698:	ldr	r2, [pc, #1096]	; 16ae8 <__assert_fail@plt+0x5c78>
   1669c:	ldr	r0, [r3, #16]
   166a0:	add	r2, pc, r2
   166a4:	blx	ip
   166a8:	mvn	r0, #1
   166ac:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   166b0:	strb	r3, [r6, #28]
   166b4:	ldrb	r3, [r5, #29]
   166b8:	cmp	r3, #0
   166bc:	beq	1672c <__assert_fail@plt+0x58bc>
   166c0:	ldrb	r2, [r6, #29]
   166c4:	cmp	r2, #0
   166c8:	beq	16728 <__assert_fail@plt+0x58b8>
   166cc:	cmp	r3, r2
   166d0:	beq	16728 <__assert_fail@plt+0x58b8>
   166d4:	ldr	r3, [r4, #60]	; 0x3c
   166d8:	cmp	r3, #0
   166dc:	beq	16a00 <__assert_fail@plt+0x5b90>
   166e0:	ldr	ip, [r3, #12]
   166e4:	cmp	ip, #0
   166e8:	beq	16720 <__assert_fail@plt+0x58b0>
   166ec:	ldr	r2, [pc, #1016]	; 16aec <__assert_fail@plt+0x5c7c>
   166f0:	mov	lr, #1
   166f4:	ldr	r0, [pc, #1012]	; 16af0 <__assert_fail@plt+0x5c80>
   166f8:	mov	r1, r3
   166fc:	add	r2, pc, r2
   16700:	str	lr, [r3]
   16704:	add	r0, pc, r0
   16708:	add	r2, r2, #252	; 0xfc
   1670c:	stmib	r3, {r0, r2}
   16710:	ldr	r2, [pc, #988]	; 16af4 <__assert_fail@plt+0x5c84>
   16714:	ldr	r0, [r3, #16]
   16718:	add	r2, pc, r2
   1671c:	blx	ip
   16720:	mvn	r0, #1
   16724:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16728:	strb	r3, [r6, #29]
   1672c:	ldrb	r3, [r5, #30]
   16730:	cmp	r3, #0
   16734:	bne	167a8 <__assert_fail@plt+0x5938>
   16738:	ldrb	r3, [r5, #31]
   1673c:	cmp	r3, #0
   16740:	beq	16810 <__assert_fail@plt+0x59a0>
   16744:	ldrb	r2, [r6, #31]
   16748:	cmp	r2, #0
   1674c:	beq	1680c <__assert_fail@plt+0x599c>
   16750:	cmp	r3, r2
   16754:	beq	1680c <__assert_fail@plt+0x599c>
   16758:	ldr	r3, [r4, #60]	; 0x3c
   1675c:	cmp	r3, #0
   16760:	beq	16a24 <__assert_fail@plt+0x5bb4>
   16764:	ldr	ip, [r3, #12]
   16768:	cmp	ip, #0
   1676c:	beq	16720 <__assert_fail@plt+0x58b0>
   16770:	ldr	r2, [pc, #896]	; 16af8 <__assert_fail@plt+0x5c88>
   16774:	mov	lr, #1
   16778:	ldr	r0, [pc, #892]	; 16afc <__assert_fail@plt+0x5c8c>
   1677c:	mov	r1, r3
   16780:	add	r2, pc, r2
   16784:	str	lr, [r3]
   16788:	add	r0, pc, r0
   1678c:	add	r2, r2, #252	; 0xfc
   16790:	stmib	r3, {r0, r2}
   16794:	ldr	r2, [pc, #868]	; 16b00 <__assert_fail@plt+0x5c90>
   16798:	ldr	r0, [r3, #16]
   1679c:	add	r2, pc, r2
   167a0:	blx	ip
   167a4:	b	16720 <__assert_fail@plt+0x58b0>
   167a8:	ldrb	r2, [r6, #30]
   167ac:	cmp	r2, #0
   167b0:	beq	16828 <__assert_fail@plt+0x59b8>
   167b4:	cmp	r3, r2
   167b8:	beq	16828 <__assert_fail@plt+0x59b8>
   167bc:	ldr	r3, [r4, #60]	; 0x3c
   167c0:	cmp	r3, #0
   167c4:	beq	16a18 <__assert_fail@plt+0x5ba8>
   167c8:	ldr	ip, [r3, #12]
   167cc:	cmp	ip, #0
   167d0:	beq	16720 <__assert_fail@plt+0x58b0>
   167d4:	ldr	r2, [pc, #808]	; 16b04 <__assert_fail@plt+0x5c94>
   167d8:	mov	lr, #1
   167dc:	ldr	r0, [pc, #804]	; 16b08 <__assert_fail@plt+0x5c98>
   167e0:	mov	r1, r3
   167e4:	add	r2, pc, r2
   167e8:	str	lr, [r3]
   167ec:	add	r0, pc, r0
   167f0:	add	r2, r2, #252	; 0xfc
   167f4:	stmib	r3, {r0, r2}
   167f8:	ldr	r2, [pc, #780]	; 16b0c <__assert_fail@plt+0x5c9c>
   167fc:	ldr	r0, [r3, #16]
   16800:	add	r2, pc, r2
   16804:	blx	ip
   16808:	b	16720 <__assert_fail@plt+0x58b0>
   1680c:	strb	r3, [r6, #31]
   16810:	ldr	r1, [pc, #760]	; 16b10 <__assert_fail@plt+0x5ca0>
   16814:	mov	r2, r4
   16818:	ldr	r0, [r5, #12]
   1681c:	add	r1, pc, r1
   16820:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16824:	b	14b94 <__assert_fail@plt+0x3d24>
   16828:	strb	r3, [r6, #30]
   1682c:	b	16738 <__assert_fail@plt+0x58c8>
   16830:	ldr	r3, [r4, #24]
   16834:	mov	r1, r7
   16838:	ldr	r3, [r3]
   1683c:	ldr	r0, [r3, #144]	; 0x90
   16840:	bl	14a90 <__assert_fail@plt+0x3c20>
   16844:	cmp	r0, #0
   16848:	beq	16a0c <__assert_fail@plt+0x5b9c>
   1684c:	ldr	r3, [r0]
   16850:	cmp	r3, #2
   16854:	bne	168cc <__assert_fail@plt+0x5a5c>
   16858:	ldr	r2, [r4, #60]	; 0x3c
   1685c:	cmp	r2, #0
   16860:	beq	16a30 <__assert_fail@plt+0x5bc0>
   16864:	ldr	ip, [r2, #12]
   16868:	cmp	ip, #0
   1686c:	beq	1698c <__assert_fail@plt+0x5b1c>
   16870:	ldr	r5, [pc, #668]	; 16b14 <__assert_fail@plt+0x5ca4>
   16874:	mov	r0, #1
   16878:	ldr	lr, [pc, #664]	; 16b18 <__assert_fail@plt+0x5ca8>
   1687c:	mov	r1, r2
   16880:	add	r5, pc, r5
   16884:	ldr	r3, [r4, #28]
   16888:	add	lr, pc, lr
   1688c:	str	r0, [r2]
   16890:	add	lr, lr, #232	; 0xe8
   16894:	mov	r4, r5
   16898:	ldr	r0, [r2, #16]
   1689c:	mvn	sl, #1
   168a0:	stmib	r2, {r4, lr}
   168a4:	mov	r9, #0
   168a8:	ldr	r2, [pc, #620]	; 16b1c <__assert_fail@plt+0x5cac>
   168ac:	add	r2, pc, r2
   168b0:	blx	ip
   168b4:	mov	r0, r6
   168b8:	bl	10ca8 <free@plt>
   168bc:	mov	r0, r9
   168c0:	bl	10ca8 <free@plt>
   168c4:	mov	r0, sl
   168c8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   168cc:	mov	r0, #1
   168d0:	mov	r1, #32
   168d4:	strb	r0, [r4, #48]	; 0x30
   168d8:	bl	10c84 <calloc@plt>
   168dc:	subs	fp, r0, #0
   168e0:	beq	169a4 <__assert_fail@plt+0x5b34>
   168e4:	add	r6, fp, #12
   168e8:	mov	r1, #32
   168ec:	mov	r0, r6
   168f0:	bl	2bb54 <policydb_user_cache@@Base+0xb238>
   168f4:	cmp	r0, #0
   168f8:	movne	r6, fp
   168fc:	mvnne	sl, #0
   16900:	bne	168b4 <__assert_fail@plt+0x5a44>
   16904:	mov	r0, r7
   16908:	bl	10dd4 <__strdup@plt>
   1690c:	subs	r9, r0, #0
   16910:	beq	16a58 <__assert_fail@plt+0x5be8>
   16914:	ldr	r3, [r4, #4]
   16918:	mov	r1, r9
   1691c:	mov	r2, fp
   16920:	ldr	r0, [r3, #32]
   16924:	bl	147d0 <__assert_fail@plt+0x3960>
   16928:	subs	sl, r0, #0
   1692c:	beq	16a3c <__assert_fail@plt+0x5bcc>
   16930:	ldr	r3, [r4, #60]	; 0x3c
   16934:	cmp	r3, #0
   16938:	beq	16ac4 <__assert_fail@plt+0x5c54>
   1693c:	ldr	ip, [r3, #12]
   16940:	cmp	ip, #0
   16944:	beq	1697c <__assert_fail@plt+0x5b0c>
   16948:	ldr	r2, [pc, #464]	; 16b20 <__assert_fail@plt+0x5cb0>
   1694c:	mov	lr, #1
   16950:	ldr	r0, [pc, #460]	; 16b24 <__assert_fail@plt+0x5cb4>
   16954:	mov	r1, r3
   16958:	add	r2, pc, r2
   1695c:	str	lr, [r3]
   16960:	add	r0, pc, r0
   16964:	add	r2, r2, #232	; 0xe8
   16968:	stmib	r3, {r0, r2}
   1696c:	ldr	r2, [pc, #436]	; 16b28 <__assert_fail@plt+0x5cb8>
   16970:	ldr	r0, [r3, #16]
   16974:	add	r2, pc, r2
   16978:	blx	ip
   1697c:	mov	r0, r6
   16980:	mov	r6, fp
   16984:	bl	2bb94 <policydb_user_cache@@Base+0xb278>
   16988:	b	168b4 <__assert_fail@plt+0x5a44>
   1698c:	mov	r9, ip
   16990:	mvn	sl, #1
   16994:	b	168b4 <__assert_fail@plt+0x5a44>
   16998:	ldr	r3, [pc, #396]	; 16b2c <__assert_fail@plt+0x5cbc>
   1699c:	ldr	r3, [r8, r3]
   169a0:	b	16668 <__assert_fail@plt+0x57f8>
   169a4:	ldr	r3, [r4, #60]	; 0x3c
   169a8:	cmp	r3, #0
   169ac:	beq	16ab8 <__assert_fail@plt+0x5c48>
   169b0:	ldr	ip, [r3, #12]
   169b4:	cmp	ip, #0
   169b8:	beq	16a0c <__assert_fail@plt+0x5b9c>
   169bc:	ldr	r2, [pc, #364]	; 16b30 <__assert_fail@plt+0x5cc0>
   169c0:	mov	lr, #1
   169c4:	ldr	r0, [pc, #360]	; 16b34 <__assert_fail@plt+0x5cc4>
   169c8:	mov	r6, #0
   169cc:	add	r2, pc, r2
   169d0:	mov	r1, r3
   169d4:	add	r0, pc, r0
   169d8:	add	r2, r2, #232	; 0xe8
   169dc:	stmib	r3, {r0, r2}
   169e0:	mov	r9, r6
   169e4:	ldr	r2, [pc, #332]	; 16b38 <__assert_fail@plt+0x5cc8>
   169e8:	mvn	sl, #0
   169ec:	str	lr, [r3]
   169f0:	ldr	r0, [r3, #16]
   169f4:	add	r2, pc, r2
   169f8:	blx	ip
   169fc:	b	168b4 <__assert_fail@plt+0x5a44>
   16a00:	ldr	r3, [pc, #292]	; 16b2c <__assert_fail@plt+0x5cbc>
   16a04:	ldr	r3, [r8, r3]
   16a08:	b	166e0 <__assert_fail@plt+0x5870>
   16a0c:	mvn	sl, #0
   16a10:	mov	r9, #0
   16a14:	b	168b4 <__assert_fail@plt+0x5a44>
   16a18:	ldr	r3, [pc, #268]	; 16b2c <__assert_fail@plt+0x5cbc>
   16a1c:	ldr	r3, [r8, r3]
   16a20:	b	167c8 <__assert_fail@plt+0x5958>
   16a24:	ldr	r3, [pc, #256]	; 16b2c <__assert_fail@plt+0x5cbc>
   16a28:	ldr	r3, [r8, r3]
   16a2c:	b	16764 <__assert_fail@plt+0x58f4>
   16a30:	ldr	r3, [pc, #244]	; 16b2c <__assert_fail@plt+0x5cbc>
   16a34:	ldr	r2, [r8, r3]
   16a38:	b	16864 <__assert_fail@plt+0x59f4>
   16a3c:	ldr	r3, [r4, #4]
   16a40:	mov	r6, fp
   16a44:	ldr	r1, [r3, #36]	; 0x24
   16a48:	add	r1, r1, #1
   16a4c:	str	r1, [r3, #36]	; 0x24
   16a50:	str	r1, [fp]
   16a54:	b	1661c <__assert_fail@plt+0x57ac>
   16a58:	ldr	r3, [r4, #60]	; 0x3c
   16a5c:	cmp	r3, #0
   16a60:	beq	16ad0 <__assert_fail@plt+0x5c60>
   16a64:	ldr	ip, [r3, #12]
   16a68:	cmp	ip, #0
   16a6c:	beq	16aa4 <__assert_fail@plt+0x5c34>
   16a70:	ldr	r2, [pc, #196]	; 16b3c <__assert_fail@plt+0x5ccc>
   16a74:	mov	lr, #1
   16a78:	ldr	r0, [pc, #192]	; 16b40 <__assert_fail@plt+0x5cd0>
   16a7c:	mov	r1, r3
   16a80:	add	r2, pc, r2
   16a84:	str	lr, [r3]
   16a88:	add	r0, pc, r0
   16a8c:	add	r2, r2, #232	; 0xe8
   16a90:	stmib	r3, {r0, r2}
   16a94:	ldr	r2, [pc, #168]	; 16b44 <__assert_fail@plt+0x5cd4>
   16a98:	ldr	r0, [r3, #16]
   16a9c:	add	r2, pc, r2
   16aa0:	blx	ip
   16aa4:	mov	r0, r6
   16aa8:	mvn	sl, #0
   16aac:	mov	r6, fp
   16ab0:	bl	2bb94 <policydb_user_cache@@Base+0xb278>
   16ab4:	b	168b4 <__assert_fail@plt+0x5a44>
   16ab8:	ldr	r3, [pc, #108]	; 16b2c <__assert_fail@plt+0x5cbc>
   16abc:	ldr	r3, [r8, r3]
   16ac0:	b	169b0 <__assert_fail@plt+0x5b40>
   16ac4:	ldr	r3, [pc, #96]	; 16b2c <__assert_fail@plt+0x5cbc>
   16ac8:	ldr	r3, [r8, r3]
   16acc:	b	1693c <__assert_fail@plt+0x5acc>
   16ad0:	ldr	r3, [pc, #84]	; 16b2c <__assert_fail@plt+0x5cbc>
   16ad4:	ldr	r3, [r8, r3]
   16ad8:	b	16a64 <__assert_fail@plt+0x5bf4>
   16adc:	andeq	r2, r4, ip, ror #19
   16ae0:	andeq	ip, r2, r0, asr #26
   16ae4:	andeq	ip, r2, r0, ror #21
   16ae8:	andeq	sp, r2, r0, lsl #11
   16aec:	andeq	ip, r2, r8, asr #25
   16af0:	andeq	ip, r2, r8, ror #20
   16af4:	andeq	sp, r2, r4, lsr r5
   16af8:	andeq	ip, r2, r4, asr #24
   16afc:	andeq	ip, r2, r4, ror #19
   16b00:	andeq	sp, r2, r8, lsl #10
   16b04:	andeq	ip, r2, r0, ror #23
   16b08:	andeq	ip, r2, r0, lsl #19
   16b0c:	andeq	sp, r2, r8, ror r4
   16b10:			; <UNDEFINED> instruction: 0xfffff704
   16b14:	andeq	ip, r2, ip, ror #17
   16b18:	andeq	ip, r2, ip, lsr fp
   16b1c:	andeq	sp, r2, ip, lsl #6
   16b20:	andeq	ip, r2, ip, ror #20
   16b24:	andeq	ip, r2, ip, lsl #16
   16b28:	andeq	sp, r2, r4, lsl #5
   16b2c:	andeq	r0, r0, ip, asr #1
   16b30:	strdeq	ip, [r2], -r8
   16b34:	muleq	r2, r8, r7
   16b38:	strdeq	sp, [r2], -r4
   16b3c:	andeq	ip, r2, r4, asr #18
   16b40:	andeq	ip, r2, r4, ror #13
   16b44:	andeq	sp, r2, ip, asr #2
   16b48:	push	{r4, r5, r6, r7, r8, lr}
   16b4c:	mov	r5, r0
   16b50:	ldr	r7, [pc, #264]	; 16c60 <__assert_fail@plt+0x5df0>
   16b54:	mov	r6, r1
   16b58:	mov	r4, #0
   16b5c:	str	r2, [r0, #32]
   16b60:	add	r7, pc, r7
   16b64:	add	r3, r7, #32
   16b68:	mov	r2, r5
   16b6c:	ldr	r1, [r4, r3]
   16b70:	cmp	r1, #0
   16b74:	beq	16b88 <__assert_fail@plt+0x5d18>
   16b78:	ldr	r0, [r6, r4, lsl #1]
   16b7c:	bl	14b94 <__assert_fail@plt+0x3d24>
   16b80:	cmp	r0, #0
   16b84:	bne	16c54 <__assert_fail@plt+0x5de4>
   16b88:	add	r4, r4, #4
   16b8c:	cmp	r4, #32
   16b90:	bne	16b64 <__assert_fail@plt+0x5cf4>
   16b94:	ldr	r1, [pc, #200]	; 16c64 <__assert_fail@plt+0x5df4>
   16b98:	mov	r2, r5
   16b9c:	ldr	r0, [r6, #24]
   16ba0:	add	r1, pc, r1
   16ba4:	bl	14b94 <__assert_fail@plt+0x3d24>
   16ba8:	cmp	r0, #0
   16bac:	bne	16c48 <__assert_fail@plt+0x5dd8>
   16bb0:	ldr	r1, [pc, #176]	; 16c68 <__assert_fail@plt+0x5df8>
   16bb4:	mov	r2, r5
   16bb8:	ldr	r0, [r6, #24]
   16bbc:	add	r1, pc, r1
   16bc0:	bl	14b94 <__assert_fail@plt+0x3d24>
   16bc4:	cmp	r0, #0
   16bc8:	bne	16c48 <__assert_fail@plt+0x5dd8>
   16bcc:	ldr	r1, [pc, #152]	; 16c6c <__assert_fail@plt+0x5dfc>
   16bd0:	mov	r2, r5
   16bd4:	ldr	r0, [r6, #16]
   16bd8:	add	r1, pc, r1
   16bdc:	bl	14b94 <__assert_fail@plt+0x3d24>
   16be0:	cmp	r0, #0
   16be4:	bne	16c48 <__assert_fail@plt+0x5dd8>
   16be8:	ldr	r1, [pc, #128]	; 16c70 <__assert_fail@plt+0x5e00>
   16bec:	mov	r2, r5
   16bf0:	ldr	r0, [r6, #32]
   16bf4:	add	r1, pc, r1
   16bf8:	bl	14b94 <__assert_fail@plt+0x3d24>
   16bfc:	subs	r8, r0, #0
   16c00:	bne	16c48 <__assert_fail@plt+0x5dd8>
   16c04:	ldr	r7, [pc, #104]	; 16c74 <__assert_fail@plt+0x5e04>
   16c08:	mov	r4, r8
   16c0c:	add	r7, pc, r7
   16c10:	add	r3, r7, #64	; 0x40
   16c14:	mov	r2, r5
   16c18:	ldr	r1, [r4, r3]
   16c1c:	cmp	r1, #0
   16c20:	beq	16c34 <__assert_fail@plt+0x5dc4>
   16c24:	ldr	r0, [r6, r4, lsl #1]
   16c28:	bl	14b94 <__assert_fail@plt+0x3d24>
   16c2c:	cmp	r0, #0
   16c30:	bne	16c48 <__assert_fail@plt+0x5dd8>
   16c34:	add	r4, r4, #4
   16c38:	cmp	r4, #32
   16c3c:	bne	16c10 <__assert_fail@plt+0x5da0>
   16c40:	mov	r0, r8
   16c44:	pop	{r4, r5, r6, r7, r8, pc}
   16c48:	mvn	r8, #0
   16c4c:	mov	r0, r8
   16c50:	pop	{r4, r5, r6, r7, r8, pc}
   16c54:	mov	r8, r0
   16c58:	mov	r0, r8
   16c5c:	pop	{r4, r5, r6, r7, r8, pc}
   16c60:	andeq	r2, r4, r4, lsr #5
   16c64:			; <UNDEFINED> instruction: 0xffffe4ac
   16c68:			; <UNDEFINED> instruction: 0xffffe670
   16c6c:			; <UNDEFINED> instruction: 0xffffe30c
   16c70:			; <UNDEFINED> instruction: 0xffffe198
   16c74:	strdeq	r2, [r4], -r8
   16c78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16c7c:	mov	r8, r1
   16c80:	ldr	r1, [pc, #516]	; 16e8c <__assert_fail@plt+0x601c>
   16c84:	sub	sp, sp, #12
   16c88:	mov	r7, r2
   16c8c:	mov	r6, r0
   16c90:	add	r1, pc, r1
   16c94:	ldr	fp, [pc, #500]	; 16e90 <__assert_fail@plt+0x6020>
   16c98:	bl	10c90 <strcmp@plt>
   16c9c:	add	fp, pc, fp
   16ca0:	cmp	r0, #0
   16ca4:	beq	16cb8 <__assert_fail@plt+0x5e48>
   16ca8:	ldr	r2, [r8, #44]	; 0x2c
   16cac:	cmp	r2, #1
   16cb0:	beq	16cc0 <__assert_fail@plt+0x5e50>
   16cb4:	mov	r0, #0
   16cb8:	add	sp, sp, #12
   16cbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16cc0:	ldr	r3, [r7]
   16cc4:	cmp	r3, #0
   16cc8:	bne	16e1c <__assert_fail@plt+0x5fac>
   16ccc:	add	r3, r8, #48	; 0x30
   16cd0:	str	fp, [sp, #4]
   16cd4:	mov	fp, r3
   16cd8:	ldr	r9, [r8, #48]	; 0x30
   16cdc:	ldr	ip, [r8, #52]	; 0x34
   16ce0:	cmp	r9, #0
   16ce4:	ldrne	r6, [r9]
   16ce8:	moveq	r6, r9
   16cec:	cmp	r6, ip
   16cf0:	bcs	16cb4 <__assert_fail@plt+0x5e44>
   16cf4:	ldr	r0, [r9, #8]
   16cf8:	ldr	r1, [r9]
   16cfc:	ldr	r2, [r9, #12]
   16d00:	rsb	r3, r1, r6
   16d04:	lsr	r4, r0, r3
   16d08:	rsb	sl, r3, #32
   16d0c:	sub	r0, r3, #32
   16d10:	orr	r4, r4, r2, lsl sl
   16d14:	orr	r4, r4, r2, lsr r0
   16d18:	lsr	r5, r2, r3
   16d1c:	mov	r2, #1
   16d20:	mov	r3, #0
   16d24:	and	r2, r2, r4
   16d28:	and	r3, r3, r5
   16d2c:	orrs	r0, r2, r3
   16d30:	beq	16d4c <__assert_fail@plt+0x5edc>
   16d34:	ldr	r3, [r7, #4]
   16d38:	ldr	r3, [r3, #124]	; 0x7c
   16d3c:	ldr	sl, [r3, r6, lsl #2]
   16d40:	ldr	r3, [sl, #44]	; 0x2c
   16d44:	cmp	r3, #1
   16d48:	beq	16d80 <__assert_fail@plt+0x5f10>
   16d4c:	add	r1, r1, #63	; 0x3f
   16d50:	cmp	r6, r1
   16d54:	beq	16d68 <__assert_fail@plt+0x5ef8>
   16d58:	add	r6, r6, #1
   16d5c:	cmp	r6, ip
   16d60:	bcc	16cf4 <__assert_fail@plt+0x5e84>
   16d64:	b	16cb4 <__assert_fail@plt+0x5e44>
   16d68:	ldr	r3, [r9, #16]
   16d6c:	cmp	r3, #0
   16d70:	beq	16d58 <__assert_fail@plt+0x5ee8>
   16d74:	ldr	r6, [r3]
   16d78:	mov	r9, r3
   16d7c:	b	16cec <__assert_fail@plt+0x5e7c>
   16d80:	mov	r0, fp
   16d84:	mov	r1, r6
   16d88:	mov	r2, #0
   16d8c:	bl	13c24 <__assert_fail@plt+0x2db4>
   16d90:	cmp	r0, #0
   16d94:	bne	16e14 <__assert_fail@plt+0x5fa4>
   16d98:	ldr	r2, [sl]
   16d9c:	ldr	r3, [r8]
   16da0:	cmp	r2, r3
   16da4:	ldreq	r1, [r9]
   16da8:	ldreq	ip, [r8, #52]	; 0x34
   16dac:	beq	16d4c <__assert_fail@plt+0x5edc>
   16db0:	add	r1, sl, #48	; 0x30
   16db4:	mov	r0, fp
   16db8:	bl	141ec <__assert_fail@plt+0x337c>
   16dbc:	cmp	r0, #0
   16dc0:	beq	16cd8 <__assert_fail@plt+0x5e68>
   16dc4:	ldr	r3, [r7, #60]	; 0x3c
   16dc8:	ldr	fp, [sp, #4]
   16dcc:	cmp	r3, #0
   16dd0:	beq	16e80 <__assert_fail@plt+0x6010>
   16dd4:	ldr	ip, [r3, #12]
   16dd8:	cmp	ip, #0
   16ddc:	beq	16e14 <__assert_fail@plt+0x5fa4>
   16de0:	ldr	r2, [pc, #172]	; 16e94 <__assert_fail@plt+0x6024>
   16de4:	mov	lr, #1
   16de8:	ldr	r0, [pc, #168]	; 16e98 <__assert_fail@plt+0x6028>
   16dec:	mov	r1, r3
   16df0:	add	r2, pc, r2
   16df4:	str	lr, [r3]
   16df8:	add	r0, pc, r0
   16dfc:	add	r2, r2, #284	; 0x11c
   16e00:	stmib	r3, {r0, r2}
   16e04:	ldr	r2, [pc, #144]	; 16e9c <__assert_fail@plt+0x602c>
   16e08:	ldr	r0, [r3, #16]
   16e0c:	add	r2, pc, r2
   16e10:	blx	ip
   16e14:	mvn	r0, #0
   16e18:	b	16cb8 <__assert_fail@plt+0x5e48>
   16e1c:	ldr	r2, [r7, #60]	; 0x3c
   16e20:	cmp	r2, #0
   16e24:	beq	16e74 <__assert_fail@plt+0x6004>
   16e28:	ldr	ip, [r2, #12]
   16e2c:	cmp	ip, #0
   16e30:	beq	16ccc <__assert_fail@plt+0x5e5c>
   16e34:	mov	r3, r6
   16e38:	ldr	r6, [pc, #96]	; 16ea0 <__assert_fail@plt+0x6030>
   16e3c:	ldr	r9, [pc, #96]	; 16ea4 <__assert_fail@plt+0x6034>
   16e40:	mov	lr, #3
   16e44:	add	r6, pc, r6
   16e48:	ldr	r0, [r2, #16]
   16e4c:	add	r9, pc, r9
   16e50:	mov	r1, r2
   16e54:	add	r6, r6, #284	; 0x11c
   16e58:	str	r9, [r2, #4]
   16e5c:	str	r6, [r2, #8]
   16e60:	str	lr, [r2]
   16e64:	ldr	r2, [pc, #60]	; 16ea8 <__assert_fail@plt+0x6038>
   16e68:	add	r2, pc, r2
   16e6c:	blx	ip
   16e70:	b	16ccc <__assert_fail@plt+0x5e5c>
   16e74:	ldr	r3, [pc, #48]	; 16eac <__assert_fail@plt+0x603c>
   16e78:	ldr	r2, [fp, r3]
   16e7c:	b	16e28 <__assert_fail@plt+0x5fb8>
   16e80:	ldr	r3, [pc, #36]	; 16eac <__assert_fail@plt+0x603c>
   16e84:	ldr	r3, [fp, r3]
   16e88:	b	16dd4 <__assert_fail@plt+0x5f64>
   16e8c:	andeq	sp, r2, r0, asr #32
   16e90:	andeq	r2, r4, ip, asr r3
   16e94:	ldrdeq	ip, [r2], -r4
   16e98:	andeq	ip, r2, r4, ror r3
   16e9c:	ldrdeq	ip, [r2], -r0
   16ea0:	andeq	ip, r2, r0, lsl #11
   16ea4:	andeq	ip, r2, r0, lsr #6
   16ea8:	andeq	ip, r2, r4, ror lr
   16eac:	andeq	r0, r0, ip, asr #1
   16eb0:	ldr	r3, [r2, #4]
   16eb4:	push	{r4, r5, r6, r7, lr}
   16eb8:	mov	r5, r0
   16ebc:	sub	sp, sp, #12
   16ec0:	mov	r7, r1
   16ec4:	mov	r1, r0
   16ec8:	ldr	r0, [r3, #80]	; 0x50
   16ecc:	mov	r4, r2
   16ed0:	bl	14a90 <__assert_fail@plt+0x3c20>
   16ed4:	ldr	r6, [pc, #416]	; 1707c <__assert_fail@plt+0x620c>
   16ed8:	add	r6, pc, r6
   16edc:	subs	r3, r0, #0
   16ee0:	beq	16f08 <__assert_fail@plt+0x6098>
   16ee4:	ldr	ip, [r4, #24]
   16ee8:	mov	r0, #0
   16eec:	ldr	r2, [r7]
   16ef0:	ldr	r1, [r3]
   16ef4:	ldr	r3, [ip, #36]	; 0x24
   16ef8:	sub	r2, r2, #-1073741823	; 0xc0000001
   16efc:	str	r1, [r3, r2, lsl #2]
   16f00:	add	sp, sp, #12
   16f04:	pop	{r4, r5, r6, r7, pc}
   16f08:	ldr	r3, [r4, #24]
   16f0c:	mov	r1, r5
   16f10:	ldr	r3, [r3]
   16f14:	ldr	r0, [r3, #192]	; 0xc0
   16f18:	bl	14a90 <__assert_fail@plt+0x3c20>
   16f1c:	cmp	r0, #0
   16f20:	beq	17074 <__assert_fail@plt+0x6204>
   16f24:	ldr	ip, [r0]
   16f28:	ldr	r2, [r4, #60]	; 0x3c
   16f2c:	cmp	ip, #2
   16f30:	beq	16f98 <__assert_fail@plt+0x6128>
   16f34:	cmp	ip, #1
   16f38:	beq	16ff4 <__assert_fail@plt+0x6184>
   16f3c:	cmp	r2, #0
   16f40:	beq	17050 <__assert_fail@plt+0x61e0>
   16f44:	ldr	r5, [r2, #12]
   16f48:	cmp	r5, #0
   16f4c:	beq	16fec <__assert_fail@plt+0x617c>
   16f50:	ldr	lr, [pc, #296]	; 17080 <__assert_fail@plt+0x6210>
   16f54:	mov	r1, r2
   16f58:	ldr	r6, [pc, #292]	; 17084 <__assert_fail@plt+0x6214>
   16f5c:	add	lr, pc, lr
   16f60:	ldr	r3, [r4, #28]
   16f64:	ldr	r0, [r2, #16]
   16f68:	add	lr, lr, #308	; 0x134
   16f6c:	mov	r4, #1
   16f70:	str	lr, [r2, #8]
   16f74:	str	r4, [r2]
   16f78:	add	r6, pc, r6
   16f7c:	str	r6, [r2, #4]
   16f80:	ldr	r2, [pc, #256]	; 17088 <__assert_fail@plt+0x6218>
   16f84:	str	ip, [sp]
   16f88:	add	r2, pc, r2
   16f8c:	blx	r5
   16f90:	mvn	r0, #1
   16f94:	b	16f00 <__assert_fail@plt+0x6090>
   16f98:	cmp	r2, #0
   16f9c:	beq	1705c <__assert_fail@plt+0x61ec>
   16fa0:	ldr	ip, [r2, #12]
   16fa4:	cmp	ip, #0
   16fa8:	beq	16fec <__assert_fail@plt+0x617c>
   16fac:	ldr	r5, [pc, #216]	; 1708c <__assert_fail@plt+0x621c>
   16fb0:	mov	r0, #1
   16fb4:	ldr	lr, [pc, #212]	; 17090 <__assert_fail@plt+0x6220>
   16fb8:	mov	r1, r2
   16fbc:	add	r5, pc, r5
   16fc0:	ldr	r3, [r4, #28]
   16fc4:	add	lr, pc, lr
   16fc8:	add	lr, lr, #308	; 0x134
   16fcc:	mov	r4, r5
   16fd0:	stm	r2, {r0, r4, lr}
   16fd4:	ldr	r0, [r2, #16]
   16fd8:	ldr	r2, [pc, #180]	; 17094 <__assert_fail@plt+0x6224>
   16fdc:	add	r2, pc, r2
   16fe0:	blx	ip
   16fe4:	mvn	r0, #1
   16fe8:	b	16f00 <__assert_fail@plt+0x6090>
   16fec:	mvn	r0, #1
   16ff0:	b	16f00 <__assert_fail@plt+0x6090>
   16ff4:	cmp	r2, #0
   16ff8:	beq	17068 <__assert_fail@plt+0x61f8>
   16ffc:	ldr	ip, [r2, #12]
   17000:	cmp	ip, #0
   17004:	beq	16fec <__assert_fail@plt+0x617c>
   17008:	ldr	lr, [pc, #136]	; 17098 <__assert_fail@plt+0x6228>
   1700c:	mov	r1, r2
   17010:	ldr	r6, [pc, #132]	; 1709c <__assert_fail@plt+0x622c>
   17014:	add	lr, pc, lr
   17018:	ldr	r3, [r4, #28]
   1701c:	ldr	r0, [r2, #16]
   17020:	add	lr, lr, #308	; 0x134
   17024:	mov	r4, #1
   17028:	str	lr, [r2, #8]
   1702c:	str	r4, [r2]
   17030:	add	r6, pc, r6
   17034:	str	r6, [r2, #4]
   17038:	ldr	r2, [pc, #96]	; 170a0 <__assert_fail@plt+0x6230>
   1703c:	str	r5, [sp]
   17040:	add	r2, pc, r2
   17044:	blx	ip
   17048:	mvn	r0, #1
   1704c:	b	16f00 <__assert_fail@plt+0x6090>
   17050:	ldr	r3, [pc, #76]	; 170a4 <__assert_fail@plt+0x6234>
   17054:	ldr	r2, [r6, r3]
   17058:	b	16f44 <__assert_fail@plt+0x60d4>
   1705c:	ldr	r3, [pc, #64]	; 170a4 <__assert_fail@plt+0x6234>
   17060:	ldr	r2, [r6, r3]
   17064:	b	16fa0 <__assert_fail@plt+0x6130>
   17068:	ldr	r3, [pc, #52]	; 170a4 <__assert_fail@plt+0x6234>
   1706c:	ldr	r2, [r6, r3]
   17070:	b	16ffc <__assert_fail@plt+0x618c>
   17074:	mvn	r0, #0
   17078:	b	16f00 <__assert_fail@plt+0x6090>
   1707c:	andeq	r2, r4, r0, lsr #2
   17080:	andeq	ip, r2, r8, ror #8
   17084:	strdeq	ip, [r2], -r4
   17088:	andeq	ip, r2, r4, asr #27
   1708c:			; <UNDEFINED> instruction: 0x0002c1b0
   17090:	andeq	ip, r2, r0, lsl #8
   17094:	andeq	ip, r2, ip, lsl sp
   17098:			; <UNDEFINED> instruction: 0x0002c3b0
   1709c:	andeq	ip, r2, ip, lsr r1
   170a0:	andeq	ip, r2, r4, ror #25
   170a4:	andeq	r0, r0, ip, asr #1
   170a8:	ldr	r3, [r2, #4]
   170ac:	push	{r4, r5, r6, r7, lr}
   170b0:	mov	r5, r0
   170b4:	sub	sp, sp, #12
   170b8:	mov	r7, r1
   170bc:	mov	r1, r0
   170c0:	ldr	r0, [r3, #72]	; 0x48
   170c4:	mov	r4, r2
   170c8:	bl	14a90 <__assert_fail@plt+0x3c20>
   170cc:	ldr	r6, [pc, #424]	; 1727c <__assert_fail@plt+0x640c>
   170d0:	add	r6, pc, r6
   170d4:	subs	r3, r0, #0
   170d8:	beq	17108 <__assert_fail@plt+0x6298>
   170dc:	ldr	r2, [r7]
   170e0:	mov	r0, #0
   170e4:	ldr	r1, [r3]
   170e8:	ldr	r3, [r4, #24]
   170ec:	ldr	r2, [r2]
   170f0:	ldr	r1, [r1]
   170f4:	ldr	r3, [r3, #32]
   170f8:	sub	r2, r2, #-1073741823	; 0xc0000001
   170fc:	str	r1, [r3, r2, lsl #2]
   17100:	add	sp, sp, #12
   17104:	pop	{r4, r5, r6, r7, pc}
   17108:	ldr	r3, [r4, #24]
   1710c:	mov	r1, r5
   17110:	ldr	r3, [r3]
   17114:	ldr	r0, [r3, #184]	; 0xb8
   17118:	bl	14a90 <__assert_fail@plt+0x3c20>
   1711c:	cmp	r0, #0
   17120:	beq	17274 <__assert_fail@plt+0x6404>
   17124:	ldr	ip, [r0]
   17128:	ldr	r2, [r4, #60]	; 0x3c
   1712c:	cmp	ip, #2
   17130:	beq	17198 <__assert_fail@plt+0x6328>
   17134:	cmp	ip, #1
   17138:	beq	171f4 <__assert_fail@plt+0x6384>
   1713c:	cmp	r2, #0
   17140:	beq	17250 <__assert_fail@plt+0x63e0>
   17144:	ldr	r5, [r2, #12]
   17148:	cmp	r5, #0
   1714c:	beq	171ec <__assert_fail@plt+0x637c>
   17150:	ldr	lr, [pc, #296]	; 17280 <__assert_fail@plt+0x6410>
   17154:	mov	r1, r2
   17158:	ldr	r6, [pc, #292]	; 17284 <__assert_fail@plt+0x6414>
   1715c:	add	lr, pc, lr
   17160:	ldr	r3, [r4, #28]
   17164:	ldr	r0, [r2, #16]
   17168:	add	lr, lr, #328	; 0x148
   1716c:	mov	r4, #1
   17170:	str	lr, [r2, #8]
   17174:	str	r4, [r2]
   17178:	add	r6, pc, r6
   1717c:	str	r6, [r2, #4]
   17180:	ldr	r2, [pc, #256]	; 17288 <__assert_fail@plt+0x6418>
   17184:	str	ip, [sp]
   17188:	add	r2, pc, r2
   1718c:	blx	r5
   17190:	mvn	r0, #1
   17194:	b	17100 <__assert_fail@plt+0x6290>
   17198:	cmp	r2, #0
   1719c:	beq	1725c <__assert_fail@plt+0x63ec>
   171a0:	ldr	ip, [r2, #12]
   171a4:	cmp	ip, #0
   171a8:	beq	171ec <__assert_fail@plt+0x637c>
   171ac:	ldr	r5, [pc, #216]	; 1728c <__assert_fail@plt+0x641c>
   171b0:	mov	r0, #1
   171b4:	ldr	lr, [pc, #212]	; 17290 <__assert_fail@plt+0x6420>
   171b8:	mov	r1, r2
   171bc:	add	r5, pc, r5
   171c0:	ldr	r3, [r4, #28]
   171c4:	add	lr, pc, lr
   171c8:	add	lr, lr, #328	; 0x148
   171cc:	mov	r4, r5
   171d0:	stm	r2, {r0, r4, lr}
   171d4:	ldr	r0, [r2, #16]
   171d8:	ldr	r2, [pc, #180]	; 17294 <__assert_fail@plt+0x6424>
   171dc:	add	r2, pc, r2
   171e0:	blx	ip
   171e4:	mvn	r0, #1
   171e8:	b	17100 <__assert_fail@plt+0x6290>
   171ec:	mvn	r0, #1
   171f0:	b	17100 <__assert_fail@plt+0x6290>
   171f4:	cmp	r2, #0
   171f8:	beq	17268 <__assert_fail@plt+0x63f8>
   171fc:	ldr	ip, [r2, #12]
   17200:	cmp	ip, #0
   17204:	beq	171ec <__assert_fail@plt+0x637c>
   17208:	ldr	lr, [pc, #136]	; 17298 <__assert_fail@plt+0x6428>
   1720c:	mov	r1, r2
   17210:	ldr	r6, [pc, #132]	; 1729c <__assert_fail@plt+0x642c>
   17214:	add	lr, pc, lr
   17218:	ldr	r3, [r4, #28]
   1721c:	ldr	r0, [r2, #16]
   17220:	add	lr, lr, #328	; 0x148
   17224:	mov	r4, #1
   17228:	str	lr, [r2, #8]
   1722c:	str	r4, [r2]
   17230:	add	r6, pc, r6
   17234:	str	r6, [r2, #4]
   17238:	ldr	r2, [pc, #96]	; 172a0 <__assert_fail@plt+0x6430>
   1723c:	str	r5, [sp]
   17240:	add	r2, pc, r2
   17244:	blx	ip
   17248:	mvn	r0, #1
   1724c:	b	17100 <__assert_fail@plt+0x6290>
   17250:	ldr	r3, [pc, #76]	; 172a4 <__assert_fail@plt+0x6434>
   17254:	ldr	r2, [r6, r3]
   17258:	b	17144 <__assert_fail@plt+0x62d4>
   1725c:	ldr	r3, [pc, #64]	; 172a4 <__assert_fail@plt+0x6434>
   17260:	ldr	r2, [r6, r3]
   17264:	b	171a0 <__assert_fail@plt+0x6330>
   17268:	ldr	r3, [pc, #52]	; 172a4 <__assert_fail@plt+0x6434>
   1726c:	ldr	r2, [r6, r3]
   17270:	b	171fc <__assert_fail@plt+0x638c>
   17274:	mvn	r0, #0
   17278:	b	17100 <__assert_fail@plt+0x6290>
   1727c:	andeq	r1, r4, r8, lsr #30
   17280:	andeq	ip, r2, r8, ror #4
   17284:	strdeq	fp, [r2], -r4
   17288:	andeq	ip, r2, r4, asr #23
   1728c:			; <UNDEFINED> instruction: 0x0002bfb0
   17290:	andeq	ip, r2, r0, lsl #4
   17294:	muleq	r2, r0, fp
   17298:			; <UNDEFINED> instruction: 0x0002c1b0
   1729c:	andeq	fp, r2, ip, lsr pc
   172a0:	andeq	ip, r2, ip, asr fp
   172a4:	andeq	r0, r0, ip, asr #1
   172a8:	ldr	ip, [r1, #8]
   172ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   172b0:	cmp	ip, #0
   172b4:	ldr	r8, [pc, #884]	; 17630 <__assert_fail@plt+0x67c0>
   172b8:	sub	sp, sp, #12
   172bc:	mov	r4, r1
   172c0:	mov	r9, r0
   172c4:	add	r8, pc, r8
   172c8:	mov	r5, r2
   172cc:	bne	173cc <__assert_fail@plt+0x655c>
   172d0:	ldr	r0, [r1, #4]
   172d4:	cmp	r0, #0
   172d8:	beq	173c4 <__assert_fail@plt+0x6554>
   172dc:	ldr	r3, [r5, #4]
   172e0:	mov	r1, r9
   172e4:	ldr	r0, [r3, #48]	; 0x30
   172e8:	bl	14a90 <__assert_fail@plt+0x3c20>
   172ec:	subs	r6, r0, #0
   172f0:	beq	173e0 <__assert_fail@plt+0x6570>
   172f4:	ldr	r3, [r4, #8]
   172f8:	cmp	r3, #1
   172fc:	ldr	r3, [r6, #8]
   17300:	beq	174c4 <__assert_fail@plt+0x6654>
   17304:	cmp	r3, #1
   17308:	beq	17464 <__assert_fail@plt+0x65f4>
   1730c:	ldr	r3, [r4, #20]
   17310:	ldr	r2, [r6, #20]
   17314:	and	r3, r3, #1
   17318:	orr	r3, r2, r3
   1731c:	str	r3, [r6, #20]
   17320:	ldr	r3, [r5, #32]
   17324:	cmp	r3, #0
   17328:	beq	173a8 <__assert_fail@plt+0x6538>
   1732c:	mov	r0, #1
   17330:	mov	r1, #28
   17334:	bl	10c84 <calloc@plt>
   17338:	cmp	r0, #0
   1733c:	mov	r7, r0
   17340:	mov	fp, r0
   17344:	beq	1758c <__assert_fail@plt+0x671c>
   17348:	ldr	ip, [r4, #4]
   1734c:	mov	r0, r9
   17350:	ldr	r1, [r4, #8]
   17354:	ldr	r2, [r4, #20]
   17358:	ldr	r3, [r6]
   1735c:	str	ip, [r7, #4]
   17360:	str	r1, [r7, #8]
   17364:	str	r2, [r7, #20]
   17368:	str	r3, [r7]
   1736c:	bl	10dd4 <__strdup@plt>
   17370:	cmp	r0, #0
   17374:	mov	sl, r0
   17378:	beq	17594 <__assert_fail@plt+0x6724>
   1737c:	ldr	r3, [r5, #32]
   17380:	mov	r1, r0
   17384:	mov	r2, r7
   17388:	ldr	r0, [r3, #200]	; 0xc8
   1738c:	bl	147d0 <__assert_fail@plt+0x3960>
   17390:	cmp	r0, #0
   17394:	bne	17594 <__assert_fail@plt+0x6724>
   17398:	ldr	r3, [r5, #32]
   1739c:	ldr	r2, [r3, #204]	; 0xcc
   173a0:	add	r2, r2, #1
   173a4:	str	r2, [r3, #204]	; 0xcc
   173a8:	ldr	r3, [r5, #24]
   173ac:	mov	r0, #0
   173b0:	ldr	r2, [r4]
   173b4:	ldr	r1, [r6]
   173b8:	ldr	r3, [r3, #20]
   173bc:	sub	r2, r2, #-1073741823	; 0xc0000001
   173c0:	str	r1, [r3, r2, lsl #2]
   173c4:	add	sp, sp, #12
   173c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   173cc:	cmp	ip, #2
   173d0:	moveq	r0, #0
   173d4:	bne	172dc <__assert_fail@plt+0x646c>
   173d8:	add	sp, sp, #12
   173dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   173e0:	ldr	r3, [r5]
   173e4:	cmp	r3, #0
   173e8:	bne	1752c <__assert_fail@plt+0x66bc>
   173ec:	mov	r0, r9
   173f0:	bl	10dd4 <__strdup@plt>
   173f4:	subs	sl, r0, #0
   173f8:	beq	1758c <__assert_fail@plt+0x671c>
   173fc:	mov	r0, #1
   17400:	mov	r1, #28
   17404:	bl	10c84 <calloc@plt>
   17408:	subs	r6, r0, #0
   1740c:	beq	1761c <__assert_fail@plt+0x67ac>
   17410:	ldr	r3, [r5, #4]
   17414:	mov	r1, sl
   17418:	ldr	r7, [r4, #4]
   1741c:	mov	r2, r6
   17420:	ldr	lr, [r4, #20]
   17424:	ldr	ip, [r4, #8]
   17428:	ldr	fp, [r3, #52]	; 0x34
   1742c:	ldr	r0, [r3, #48]	; 0x30
   17430:	add	r3, fp, #1
   17434:	str	r7, [r6, #4]
   17438:	str	lr, [r6, #20]
   1743c:	str	r3, [r6]
   17440:	str	ip, [r6, #8]
   17444:	bl	147d0 <__assert_fail@plt+0x3960>
   17448:	cmp	r0, #0
   1744c:	bne	1761c <__assert_fail@plt+0x67ac>
   17450:	ldr	r3, [r5, #4]
   17454:	ldr	r2, [r3, #52]	; 0x34
   17458:	add	r2, r2, #1
   1745c:	str	r2, [r3, #52]	; 0x34
   17460:	b	17320 <__assert_fail@plt+0x64b0>
   17464:	ldr	r2, [r5, #60]	; 0x3c
   17468:	cmp	r2, #0
   1746c:	beq	17604 <__assert_fail@plt+0x6794>
   17470:	ldr	ip, [r2, #12]
   17474:	cmp	ip, #0
   17478:	beq	17584 <__assert_fail@plt+0x6714>
   1747c:	ldr	lr, [pc, #432]	; 17634 <__assert_fail@plt+0x67c4>
   17480:	mov	r1, r2
   17484:	ldr	r3, [r5, #28]
   17488:	mov	r4, #1
   1748c:	ldr	r5, [pc, #420]	; 17638 <__assert_fail@plt+0x67c8>
   17490:	add	lr, pc, lr
   17494:	ldr	r0, [r2, #16]
   17498:	add	lr, lr, #348	; 0x15c
   1749c:	str	r4, [r2]
   174a0:	add	r5, pc, r5
   174a4:	str	lr, [r2, #8]
   174a8:	str	r5, [r2, #4]
   174ac:	ldr	r2, [pc, #392]	; 1763c <__assert_fail@plt+0x67cc>
   174b0:	str	r9, [sp]
   174b4:	add	r2, pc, r2
   174b8:	blx	ip
   174bc:	mvn	r0, #0
   174c0:	b	173c4 <__assert_fail@plt+0x6554>
   174c4:	cmp	r3, #1
   174c8:	beq	1730c <__assert_fail@plt+0x649c>
   174cc:	ldr	r2, [r5, #60]	; 0x3c
   174d0:	cmp	r2, #0
   174d4:	beq	175f8 <__assert_fail@plt+0x6788>
   174d8:	ldr	ip, [r2, #12]
   174dc:	cmp	ip, #0
   174e0:	beq	17584 <__assert_fail@plt+0x6714>
   174e4:	ldr	lr, [pc, #340]	; 17640 <__assert_fail@plt+0x67d0>
   174e8:	mov	r1, r2
   174ec:	ldr	r3, [r5, #28]
   174f0:	mov	r4, #1
   174f4:	ldr	r5, [pc, #328]	; 17644 <__assert_fail@plt+0x67d4>
   174f8:	add	lr, pc, lr
   174fc:	ldr	r0, [r2, #16]
   17500:	add	lr, lr, #348	; 0x15c
   17504:	str	r4, [r2]
   17508:	add	r5, pc, r5
   1750c:	str	lr, [r2, #8]
   17510:	str	r5, [r2, #4]
   17514:	ldr	r2, [pc, #300]	; 17648 <__assert_fail@plt+0x67d8>
   17518:	str	r9, [sp]
   1751c:	add	r2, pc, r2
   17520:	blx	ip
   17524:	mvn	r0, #0
   17528:	b	173c4 <__assert_fail@plt+0x6554>
   1752c:	ldr	r2, [r5, #60]	; 0x3c
   17530:	cmp	r2, #0
   17534:	beq	17610 <__assert_fail@plt+0x67a0>
   17538:	ldr	ip, [r2, #12]
   1753c:	cmp	ip, #0
   17540:	beq	173ec <__assert_fail@plt+0x657c>
   17544:	ldr	r0, [pc, #256]	; 1764c <__assert_fail@plt+0x67dc>
   17548:	mov	r3, #3
   1754c:	ldr	lr, [pc, #252]	; 17650 <__assert_fail@plt+0x67e0>
   17550:	mov	r1, r2
   17554:	add	r0, pc, r0
   17558:	str	r3, [r2]
   1755c:	add	lr, pc, lr
   17560:	add	r0, r0, #348	; 0x15c
   17564:	str	lr, [r2, #4]
   17568:	mov	r3, r9
   1756c:	str	r0, [r2, #8]
   17570:	ldr	r0, [r2, #16]
   17574:	ldr	r2, [pc, #216]	; 17654 <__assert_fail@plt+0x67e4>
   17578:	add	r2, pc, r2
   1757c:	blx	ip
   17580:	b	173ec <__assert_fail@plt+0x657c>
   17584:	mvn	r0, #0
   17588:	b	173c4 <__assert_fail@plt+0x6554>
   1758c:	mov	fp, #0
   17590:	mov	sl, fp
   17594:	ldr	r3, [r5, #60]	; 0x3c
   17598:	cmp	r3, #0
   1759c:	beq	17624 <__assert_fail@plt+0x67b4>
   175a0:	ldr	ip, [r3, #12]
   175a4:	cmp	ip, #0
   175a8:	beq	175e0 <__assert_fail@plt+0x6770>
   175ac:	ldr	r2, [pc, #164]	; 17658 <__assert_fail@plt+0x67e8>
   175b0:	mov	lr, #1
   175b4:	ldr	r0, [pc, #160]	; 1765c <__assert_fail@plt+0x67ec>
   175b8:	mov	r1, r3
   175bc:	add	r2, pc, r2
   175c0:	str	lr, [r3]
   175c4:	add	r0, pc, r0
   175c8:	add	r2, r2, #348	; 0x15c
   175cc:	stmib	r3, {r0, r2}
   175d0:	ldr	r2, [pc, #136]	; 17660 <__assert_fail@plt+0x67f0>
   175d4:	ldr	r0, [r3, #16]
   175d8:	add	r2, pc, r2
   175dc:	blx	ip
   175e0:	mov	r0, sl
   175e4:	bl	10ca8 <free@plt>
   175e8:	mov	r0, fp
   175ec:	bl	10ca8 <free@plt>
   175f0:	mvn	r0, #0
   175f4:	b	173c4 <__assert_fail@plt+0x6554>
   175f8:	ldr	r3, [pc, #100]	; 17664 <__assert_fail@plt+0x67f4>
   175fc:	ldr	r2, [r8, r3]
   17600:	b	174d8 <__assert_fail@plt+0x6668>
   17604:	ldr	r3, [pc, #88]	; 17664 <__assert_fail@plt+0x67f4>
   17608:	ldr	r2, [r8, r3]
   1760c:	b	17470 <__assert_fail@plt+0x6600>
   17610:	ldr	r3, [pc, #76]	; 17664 <__assert_fail@plt+0x67f4>
   17614:	ldr	r2, [r8, r3]
   17618:	b	17538 <__assert_fail@plt+0x66c8>
   1761c:	mov	fp, r6
   17620:	b	17594 <__assert_fail@plt+0x6724>
   17624:	ldr	r3, [pc, #56]	; 17664 <__assert_fail@plt+0x67f4>
   17628:	ldr	r3, [r8, r3]
   1762c:	b	175a0 <__assert_fail@plt+0x6730>
   17630:	andeq	r1, r4, r4, lsr sp
   17634:	andeq	fp, r2, r4, lsr pc
   17638:	andeq	fp, r2, ip, asr #25
   1763c:	andeq	ip, r2, r0, ror #18
   17640:	andeq	fp, r2, ip, asr #29
   17644:	andeq	fp, r2, r4, ror #24
   17648:	andeq	ip, r2, ip, lsr #17
   1764c:	andeq	fp, r2, r0, ror lr
   17650:	andeq	fp, r2, r0, lsl ip
   17654:	andeq	ip, r2, r8, ror #17
   17658:	andeq	fp, r2, r8, lsl #28
   1765c:	andeq	fp, r2, r8, lsr #23
   17660:	andeq	ip, r2, r4, lsl #8
   17664:	andeq	r0, r0, ip, asr #1
   17668:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1766c:	sub	sp, sp, #12
   17670:	ldr	r9, [r0]
   17674:	mov	sl, r2
   17678:	stm	sp, {r0, r1}
   1767c:	ldr	r3, [sp]
   17680:	cmp	r9, #0
   17684:	ldrne	r8, [r9]
   17688:	moveq	r8, r9
   1768c:	ldr	fp, [r3, #4]
   17690:	cmp	r8, fp
   17694:	bcs	17724 <__assert_fail@plt+0x68b4>
   17698:	ldr	r0, [r9, #8]
   1769c:	ldr	r1, [r9]
   176a0:	ldr	r2, [r9, #12]
   176a4:	rsb	r3, r1, r8
   176a8:	rsb	ip, r3, #32
   176ac:	lsr	r4, r0, r3
   176b0:	orr	r4, r4, r2, lsl ip
   176b4:	sub	r0, r3, #32
   176b8:	lsr	r5, r2, r3
   176bc:	orr	r4, r4, r2, lsr r0
   176c0:	mov	r3, #0
   176c4:	mov	r2, #1
   176c8:	and	r3, r3, r5
   176cc:	and	r2, r2, r4
   176d0:	orrs	ip, r2, r3
   176d4:	beq	1770c <__assert_fail@plt+0x689c>
   176d8:	ldr	r3, [sl]
   176dc:	ldr	r1, [r3, r8, lsl #2]
   176e0:	cmp	r1, #0
   176e4:	beq	17834 <__assert_fail@plt+0x69c4>
   176e8:	sub	r1, r1, #1
   176ec:	ldr	r0, [sp, #4]
   176f0:	mov	r2, #1
   176f4:	bl	13c24 <__assert_fail@plt+0x2db4>
   176f8:	cmp	r0, #0
   176fc:	bne	17828 <__assert_fail@plt+0x69b8>
   17700:	ldr	r3, [sp]
   17704:	ldr	r1, [r9]
   17708:	ldr	fp, [r3, #4]
   1770c:	add	r1, r1, #63	; 0x3f
   17710:	cmp	r8, r1
   17714:	beq	177f8 <__assert_fail@plt+0x6988>
   17718:	add	r8, r8, #1
   1771c:	cmp	r8, fp
   17720:	bcc	17698 <__assert_fail@plt+0x6828>
   17724:	ldr	ip, [sp]
   17728:	ldr	r3, [sp]
   1772c:	ldr	r8, [ip, #8]
   17730:	ldr	ip, [sp, #4]
   17734:	cmp	r8, #0
   17738:	ldr	r0, [r3, #12]
   1773c:	add	r5, ip, #8
   17740:	ldrne	r4, [r8]
   17744:	moveq	r4, r8
   17748:	cmp	r4, r0
   1774c:	bcs	177dc <__assert_fail@plt+0x696c>
   17750:	ldr	ip, [r8, #8]
   17754:	ldr	r1, [r8]
   17758:	ldr	r2, [r8, #12]
   1775c:	rsb	r3, r1, r4
   17760:	lsr	r6, ip, r3
   17764:	rsb	r9, r3, #32
   17768:	sub	ip, r3, #32
   1776c:	orr	r6, r6, r2, lsl r9
   17770:	orr	r6, r6, r2, lsr ip
   17774:	lsr	r7, r2, r3
   17778:	mov	r2, #1
   1777c:	mov	r3, #0
   17780:	and	r2, r2, r6
   17784:	and	r3, r3, r7
   17788:	orrs	ip, r2, r3
   1778c:	beq	177c4 <__assert_fail@plt+0x6954>
   17790:	ldr	r3, [sl]
   17794:	ldr	r1, [r3, r4, lsl #2]
   17798:	cmp	r1, #0
   1779c:	beq	17858 <__assert_fail@plt+0x69e8>
   177a0:	sub	r1, r1, #1
   177a4:	mov	r0, r5
   177a8:	mov	r2, #1
   177ac:	bl	13c24 <__assert_fail@plt+0x2db4>
   177b0:	cmp	r0, #0
   177b4:	bne	17828 <__assert_fail@plt+0x69b8>
   177b8:	ldr	r3, [sp]
   177bc:	ldr	r1, [r8]
   177c0:	ldr	r0, [r3, #12]
   177c4:	add	r1, r1, #63	; 0x3f
   177c8:	cmp	r4, r1
   177cc:	beq	17810 <__assert_fail@plt+0x69a0>
   177d0:	add	r4, r4, #1
   177d4:	cmp	r4, r0
   177d8:	bcc	17750 <__assert_fail@plt+0x68e0>
   177dc:	ldr	ip, [sp]
   177e0:	mov	r0, #0
   177e4:	ldr	r3, [ip, #16]
   177e8:	ldr	ip, [sp, #4]
   177ec:	str	r3, [ip, #16]
   177f0:	add	sp, sp, #12
   177f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   177f8:	ldr	r3, [r9, #16]
   177fc:	cmp	r3, #0
   17800:	beq	17718 <__assert_fail@plt+0x68a8>
   17804:	ldr	r8, [r3]
   17808:	mov	r9, r3
   1780c:	b	17690 <__assert_fail@plt+0x6820>
   17810:	ldr	r3, [r8, #16]
   17814:	cmp	r3, #0
   17818:	beq	177d0 <__assert_fail@plt+0x6960>
   1781c:	ldr	r4, [r3]
   17820:	mov	r8, r3
   17824:	b	17748 <__assert_fail@plt+0x68d8>
   17828:	mvn	r0, #0
   1782c:	add	sp, sp, #12
   17830:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17834:	ldr	r3, [pc, #64]	; 1787c <__assert_fail@plt+0x6a0c>
   17838:	movw	r2, #967	; 0x3c7
   1783c:	ldr	r0, [pc, #60]	; 17880 <__assert_fail@plt+0x6a10>
   17840:	ldr	r1, [pc, #60]	; 17884 <__assert_fail@plt+0x6a14>
   17844:	add	r3, pc, r3
   17848:	add	r0, pc, r0
   1784c:	add	r3, r3, #368	; 0x170
   17850:	add	r1, pc, r1
   17854:	bl	10e70 <__assert_fail@plt>
   17858:	ldr	r3, [pc, #40]	; 17888 <__assert_fail@plt+0x6a18>
   1785c:	mov	r2, #976	; 0x3d0
   17860:	ldr	r0, [pc, #36]	; 1788c <__assert_fail@plt+0x6a1c>
   17864:	ldr	r1, [pc, #36]	; 17890 <__assert_fail@plt+0x6a20>
   17868:	add	r3, pc, r3
   1786c:	add	r0, pc, r0
   17870:	add	r3, r3, #368	; 0x170
   17874:	add	r1, pc, r1
   17878:	bl	10e70 <__assert_fail@plt>
   1787c:	andeq	fp, r2, r0, lsl #23
   17880:	andeq	ip, r2, r8, lsr #12
   17884:	strdeq	ip, [r2], -r0
   17888:	andeq	fp, r2, ip, asr fp
   1788c:	andeq	ip, r2, r4, lsl #12
   17890:	andeq	ip, r2, ip, asr #1
   17894:	push	{r3, r4, r5, r6, r7, lr}
   17898:	mov	r5, r1
   1789c:	ldr	r1, [pc, #244]	; 17998 <__assert_fail@plt+0x6b28>
   178a0:	mov	r6, r2
   178a4:	mov	r7, r0
   178a8:	ldr	r4, [pc, #236]	; 1799c <__assert_fail@plt+0x6b2c>
   178ac:	add	r1, pc, r1
   178b0:	bl	10c90 <strcmp@plt>
   178b4:	add	r4, pc, r4
   178b8:	cmp	r0, #0
   178bc:	beq	178cc <__assert_fail@plt+0x6a5c>
   178c0:	ldr	r3, [r5, #44]	; 0x2c
   178c4:	cmp	r3, #1
   178c8:	beq	178d4 <__assert_fail@plt+0x6a64>
   178cc:	mov	r0, #0
   178d0:	pop	{r3, r4, r5, r6, r7, pc}
   178d4:	ldr	r3, [r6, #4]
   178d8:	mov	r1, r7
   178dc:	ldr	r0, [r3, #40]	; 0x28
   178e0:	bl	14a90 <__assert_fail@plt+0x3c20>
   178e4:	cmp	r0, #0
   178e8:	beq	17974 <__assert_fail@plt+0x6b04>
   178ec:	ldr	r3, [r0, #44]	; 0x2c
   178f0:	cmp	r3, #1
   178f4:	bne	17974 <__assert_fail@plt+0x6b04>
   178f8:	add	r0, r0, #48	; 0x30
   178fc:	add	r1, r5, #48	; 0x30
   17900:	bl	141ec <__assert_fail@plt+0x337c>
   17904:	cmp	r0, #0
   17908:	beq	178cc <__assert_fail@plt+0x6a5c>
   1790c:	ldr	r3, [r6, #60]	; 0x3c
   17910:	cmp	r3, #0
   17914:	beq	17968 <__assert_fail@plt+0x6af8>
   17918:	ldr	ip, [r3, #12]
   1791c:	cmp	ip, #0
   17920:	beq	17960 <__assert_fail@plt+0x6af0>
   17924:	ldr	r2, [pc, #116]	; 179a0 <__assert_fail@plt+0x6b30>
   17928:	mov	lr, #1
   1792c:	ldr	r0, [pc, #112]	; 179a4 <__assert_fail@plt+0x6b34>
   17930:	mov	r1, r3
   17934:	add	r2, pc, r2
   17938:	str	lr, [r3]
   1793c:	add	r0, pc, r0
   17940:	add	r2, r2, #420	; 0x1a4
   17944:	stmib	r3, {r0, r2}
   17948:	ldr	r2, [pc, #88]	; 179a8 <__assert_fail@plt+0x6b38>
   1794c:	ldr	r0, [r3, #16]
   17950:	add	r2, pc, r2
   17954:	blx	ip
   17958:	mvn	r0, #0
   1795c:	pop	{r3, r4, r5, r6, r7, pc}
   17960:	mvn	r0, #0
   17964:	pop	{r3, r4, r5, r6, r7, pc}
   17968:	ldr	r3, [pc, #60]	; 179ac <__assert_fail@plt+0x6b3c>
   1796c:	ldr	r3, [r4, r3]
   17970:	b	17918 <__assert_fail@plt+0x6aa8>
   17974:	ldr	r3, [pc, #52]	; 179b0 <__assert_fail@plt+0x6b40>
   17978:	mov	r2, #2496	; 0x9c0
   1797c:	ldr	r0, [pc, #48]	; 179b4 <__assert_fail@plt+0x6b44>
   17980:	ldr	r1, [pc, #48]	; 179b8 <__assert_fail@plt+0x6b48>
   17984:	add	r3, pc, r3
   17988:	add	r0, pc, r0
   1798c:	add	r3, r3, #388	; 0x184
   17990:	add	r1, pc, r1
   17994:	bl	10e70 <__assert_fail@plt>
   17998:	andeq	ip, r2, r4, lsr #8
   1799c:	andeq	r1, r4, r4, asr #14
   179a0:	muleq	r2, r0, sl
   179a4:	andeq	fp, r2, r0, lsr r8
   179a8:	andeq	ip, r2, ip, lsl #1
   179ac:	andeq	r0, r0, ip, asr #1
   179b0:	andeq	fp, r2, r0, asr #20
   179b4:	strdeq	ip, [r2], -r8
   179b8:			; <UNDEFINED> instruction: 0x0002bfb0
   179bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   179c0:	sub	sp, sp, #44	; 0x2c
   179c4:	ldr	r3, [pc, #696]	; 17c84 <__assert_fail@plt+0x6e14>
   179c8:	mov	r9, r1
   179cc:	mov	r6, r0
   179d0:	add	r3, pc, r3
   179d4:	stmib	sp, {r2, r3}
   179d8:	ldr	r2, [pc, #680]	; 17c88 <__assert_fail@plt+0x6e18>
   179dc:	ldr	r1, [sp, #8]
   179e0:	ldr	r0, [sp, #4]
   179e4:	ldr	r2, [r1, r2]
   179e8:	ldr	r3, [r0, #32]
   179ec:	ldr	fp, [r0, #24]
   179f0:	str	r2, [sp, #12]
   179f4:	cmp	r3, #0
   179f8:	ldr	r2, [r2]
   179fc:	addne	r3, r3, #200	; 0xc8
   17a00:	ldreq	r3, [r0, #4]
   17a04:	str	r2, [sp, #36]	; 0x24
   17a08:	addeq	r3, r3, #48	; 0x30
   17a0c:	ldr	r2, [r9, #8]
   17a10:	cmp	r2, #1
   17a14:	movne	r4, #0
   17a18:	beq	17a3c <__assert_fail@plt+0x6bcc>
   17a1c:	ldr	r1, [sp, #12]
   17a20:	mov	r0, r4
   17a24:	ldr	r2, [sp, #36]	; 0x24
   17a28:	ldr	r3, [r1]
   17a2c:	cmp	r2, r3
   17a30:	bne	17c5c <__assert_fail@plt+0x6dec>
   17a34:	add	sp, sp, #44	; 0x2c
   17a38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a3c:	ldr	r0, [r3]
   17a40:	mov	r1, r6
   17a44:	bl	14a90 <__assert_fail@plt+0x3c20>
   17a48:	cmp	r0, #0
   17a4c:	str	r0, [sp, #20]
   17a50:	beq	17c60 <__assert_fail@plt+0x6df0>
   17a54:	ldr	r3, [r0, #8]
   17a58:	cmp	r3, #1
   17a5c:	bne	17c60 <__assert_fail@plt+0x6df0>
   17a60:	ldr	r2, [sp, #4]
   17a64:	ldr	r3, [r2]
   17a68:	cmp	r3, #0
   17a6c:	beq	17ac4 <__assert_fail@plt+0x6c54>
   17a70:	ldr	r2, [r2, #60]	; 0x3c
   17a74:	cmp	r2, #0
   17a78:	beq	17c18 <__assert_fail@plt+0x6da8>
   17a7c:	ldr	r7, [r2, #12]
   17a80:	cmp	r7, #0
   17a84:	beq	17ac4 <__assert_fail@plt+0x6c54>
   17a88:	mov	r3, r6
   17a8c:	ldr	r6, [pc, #504]	; 17c8c <__assert_fail@plt+0x6e1c>
   17a90:	ldr	lr, [pc, #504]	; 17c90 <__assert_fail@plt+0x6e20>
   17a94:	mov	r8, #3
   17a98:	add	r6, pc, r6
   17a9c:	ldr	r0, [r2, #16]
   17aa0:	add	lr, pc, lr
   17aa4:	mov	r1, r2
   17aa8:	add	r6, r6, #472	; 0x1d8
   17aac:	str	lr, [r2, #4]
   17ab0:	str	r6, [r2, #8]
   17ab4:	str	r8, [r2]
   17ab8:	ldr	r2, [pc, #468]	; 17c94 <__assert_fail@plt+0x6e24>
   17abc:	add	r2, pc, r2
   17ac0:	blx	r7
   17ac4:	ldr	sl, [r9, #12]
   17ac8:	mov	r2, #0
   17acc:	ldr	lr, [r9, #16]
   17ad0:	mov	r6, #1
   17ad4:	cmp	sl, r2
   17ad8:	str	r2, [sp, #28]
   17adc:	str	r2, [sp, #32]
   17ae0:	mov	r7, #0
   17ae4:	ldrne	r8, [sl]
   17ae8:	moveq	r8, sl
   17aec:	add	r3, sp, #28
   17af0:	str	r3, [sp, #16]
   17af4:	cmp	r8, lr
   17af8:	bcs	17b7c <__assert_fail@plt+0x6d0c>
   17afc:	ldr	r0, [sl, #8]
   17b00:	ldr	r1, [sl]
   17b04:	ldr	r2, [sl, #12]
   17b08:	rsb	r3, r1, r8
   17b0c:	lsr	r4, r0, r3
   17b10:	rsb	ip, r3, #32
   17b14:	sub	r0, r3, #32
   17b18:	orr	r4, r4, r2, lsl ip
   17b1c:	orr	r4, r4, r2, lsr r0
   17b20:	lsr	r5, r2, r3
   17b24:	and	r3, r5, r7
   17b28:	and	r2, r4, r6
   17b2c:	orrs	r0, r2, r3
   17b30:	beq	17b64 <__assert_fail@plt+0x6cf4>
   17b34:	ldr	r3, [fp, #20]
   17b38:	ldr	r1, [r3, r8, lsl #2]
   17b3c:	cmp	r1, #0
   17b40:	beq	17c38 <__assert_fail@plt+0x6dc8>
   17b44:	sub	r1, r1, #1
   17b48:	add	r0, sp, #28
   17b4c:	mov	r2, #1
   17b50:	bl	13c24 <__assert_fail@plt+0x2db4>
   17b54:	cmp	r0, #0
   17b58:	bne	17bb8 <__assert_fail@plt+0x6d48>
   17b5c:	ldr	r1, [sl]
   17b60:	ldr	lr, [r9, #16]
   17b64:	add	r1, r1, #63	; 0x3f
   17b68:	cmp	r8, r1
   17b6c:	beq	17ba0 <__assert_fail@plt+0x6d30>
   17b70:	add	r8, r8, #1
   17b74:	cmp	r8, lr
   17b78:	bcc	17afc <__assert_fail@plt+0x6c8c>
   17b7c:	ldr	r1, [sp, #20]
   17b80:	add	r0, r1, #12
   17b84:	add	r1, sp, #28
   17b88:	bl	141ec <__assert_fail@plt+0x337c>
   17b8c:	subs	r4, r0, #0
   17b90:	bne	17bb8 <__assert_fail@plt+0x6d48>
   17b94:	add	r0, sp, #28
   17b98:	bl	14040 <__assert_fail@plt+0x31d0>
   17b9c:	b	17a1c <__assert_fail@plt+0x6bac>
   17ba0:	ldr	r3, [sl, #16]
   17ba4:	cmp	r3, #0
   17ba8:	beq	17b70 <__assert_fail@plt+0x6d00>
   17bac:	ldr	r8, [r3]
   17bb0:	mov	sl, r3
   17bb4:	b	17af4 <__assert_fail@plt+0x6c84>
   17bb8:	ldr	r2, [sp, #4]
   17bbc:	ldr	r3, [r2, #60]	; 0x3c
   17bc0:	cmp	r3, #0
   17bc4:	beq	17c28 <__assert_fail@plt+0x6db8>
   17bc8:	ldr	ip, [r3, #12]
   17bcc:	cmp	ip, #0
   17bd0:	beq	17c08 <__assert_fail@plt+0x6d98>
   17bd4:	ldr	r2, [pc, #188]	; 17c98 <__assert_fail@plt+0x6e28>
   17bd8:	mov	lr, #1
   17bdc:	ldr	r0, [pc, #184]	; 17c9c <__assert_fail@plt+0x6e2c>
   17be0:	mov	r1, r3
   17be4:	add	r2, pc, r2
   17be8:	str	lr, [r3]
   17bec:	add	r0, pc, r0
   17bf0:	add	r2, r2, #472	; 0x1d8
   17bf4:	stmib	r3, {r0, r2}
   17bf8:	ldr	r2, [pc, #160]	; 17ca0 <__assert_fail@plt+0x6e30>
   17bfc:	ldr	r0, [r3, #16]
   17c00:	add	r2, pc, r2
   17c04:	blx	ip
   17c08:	add	r0, sp, #28
   17c0c:	mvn	r4, #0
   17c10:	bl	14040 <__assert_fail@plt+0x31d0>
   17c14:	b	17a1c <__assert_fail@plt+0x6bac>
   17c18:	ldr	r3, [pc, #132]	; 17ca4 <__assert_fail@plt+0x6e34>
   17c1c:	ldr	r0, [sp, #8]
   17c20:	ldr	r2, [r0, r3]
   17c24:	b	17a7c <__assert_fail@plt+0x6c0c>
   17c28:	ldr	r3, [pc, #116]	; 17ca4 <__assert_fail@plt+0x6e34>
   17c2c:	ldr	r0, [sp, #8]
   17c30:	ldr	r3, [r0, r3]
   17c34:	b	17bc8 <__assert_fail@plt+0x6d58>
   17c38:	ldr	r3, [pc, #104]	; 17ca8 <__assert_fail@plt+0x6e38>
   17c3c:	movw	r2, #1194	; 0x4aa
   17c40:	ldr	r0, [pc, #100]	; 17cac <__assert_fail@plt+0x6e3c>
   17c44:	ldr	r1, [pc, #100]	; 17cb0 <__assert_fail@plt+0x6e40>
   17c48:	add	r3, pc, r3
   17c4c:	add	r0, pc, r0
   17c50:	add	r3, r3, #452	; 0x1c4
   17c54:	add	r1, pc, r1
   17c58:	bl	10e70 <__assert_fail@plt>
   17c5c:	bl	10cd8 <__stack_chk_fail@plt>
   17c60:	ldr	r3, [pc, #76]	; 17cb4 <__assert_fail@plt+0x6e44>
   17c64:	movw	r2, #1185	; 0x4a1
   17c68:	ldr	r0, [pc, #72]	; 17cb8 <__assert_fail@plt+0x6e48>
   17c6c:	ldr	r1, [pc, #72]	; 17cbc <__assert_fail@plt+0x6e4c>
   17c70:	add	r3, pc, r3
   17c74:	add	r0, pc, r0
   17c78:	add	r3, r3, #452	; 0x1c4
   17c7c:	add	r1, pc, r1
   17c80:	bl	10e70 <__assert_fail@plt>
   17c84:	andeq	r1, r4, r8, lsr #12
   17c88:	strheq	r0, [r0], -ip
   17c8c:	andeq	fp, r2, ip, lsr #18
   17c90:	andeq	fp, r2, ip, asr #13
   17c94:	andeq	ip, r2, ip, lsr #8
   17c98:	andeq	fp, r2, r0, ror #15
   17c9c:	andeq	fp, r2, r0, lsl #11
   17ca0:	ldrdeq	fp, [r2], -ip
   17ca4:	andeq	r0, r0, ip, asr #1
   17ca8:	andeq	fp, r2, ip, ror r7
   17cac:	andeq	ip, r2, r4, lsr #4
   17cb0:	andeq	fp, r2, ip, ror #25
   17cb4:	andeq	fp, r2, r4, asr r7
   17cb8:	andeq	ip, r2, r0, asr #4
   17cbc:	andeq	fp, r2, r4, asr #25
   17cc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17cc4:	sub	sp, sp, #44	; 0x2c
   17cc8:	ldr	ip, [pc, #492]	; 17ebc <__assert_fail@plt+0x704c>
   17ccc:	add	sl, sp, #28
   17cd0:	str	r3, [sp, #20]
   17cd4:	mov	r3, #0
   17cd8:	add	ip, pc, ip
   17cdc:	stmib	sp, {r0, ip}
   17ce0:	ldr	ip, [sp, #4]
   17ce4:	mov	fp, r2
   17ce8:	ldr	r0, [pc, #464]	; 17ec0 <__assert_fail@plt+0x7050>
   17cec:	mov	r6, #1
   17cf0:	str	r1, [sp, #16]
   17cf4:	mov	r7, #0
   17cf8:	ldr	r9, [ip]
   17cfc:	ldr	ip, [sp, #8]
   17d00:	cmp	r9, #0
   17d04:	ldr	r0, [ip, r0]
   17d08:	moveq	r8, r9
   17d0c:	ldr	ip, [sp, #4]
   17d10:	str	r3, [sl, #4]
   17d14:	str	r3, [sp, #28]
   17d18:	ldr	lr, [ip, #4]
   17d1c:	ldr	r3, [r0]
   17d20:	ldrne	r8, [r9]
   17d24:	str	r0, [sp, #12]
   17d28:	str	r3, [sp, #36]	; 0x24
   17d2c:	cmp	r8, lr
   17d30:	bcs	17db8 <__assert_fail@plt+0x6f48>
   17d34:	ldr	r0, [r9, #8]
   17d38:	ldr	r1, [r9]
   17d3c:	ldr	r2, [r9, #12]
   17d40:	rsb	r3, r1, r8
   17d44:	lsr	r4, r0, r3
   17d48:	rsb	ip, r3, #32
   17d4c:	sub	r0, r3, #32
   17d50:	orr	r4, r4, r2, lsl ip
   17d54:	orr	r4, r4, r2, lsr r0
   17d58:	lsr	r5, r2, r3
   17d5c:	and	r3, r5, r7
   17d60:	and	r2, r4, r6
   17d64:	orrs	r0, r2, r3
   17d68:	beq	17da0 <__assert_fail@plt+0x6f30>
   17d6c:	ldr	r3, [fp]
   17d70:	ldr	r1, [r3, r8, lsl #2]
   17d74:	cmp	r1, #0
   17d78:	beq	17e94 <__assert_fail@plt+0x7024>
   17d7c:	sub	r1, r1, #1
   17d80:	mov	r0, sl
   17d84:	mov	r2, #1
   17d88:	bl	13c24 <__assert_fail@plt+0x2db4>
   17d8c:	cmp	r0, #0
   17d90:	bne	17e24 <__assert_fail@plt+0x6fb4>
   17d94:	ldr	ip, [sp, #4]
   17d98:	ldr	r1, [r9]
   17d9c:	ldr	lr, [ip, #4]
   17da0:	add	r1, r1, #63	; 0x3f
   17da4:	cmp	r8, r1
   17da8:	beq	17e0c <__assert_fail@plt+0x6f9c>
   17dac:	add	r8, r8, #1
   17db0:	cmp	r8, lr
   17db4:	bcc	17d34 <__assert_fail@plt+0x6ec4>
   17db8:	ldr	r0, [sp, #16]
   17dbc:	mov	r1, sl
   17dc0:	bl	141ec <__assert_fail@plt+0x337c>
   17dc4:	subs	r4, r0, #0
   17dc8:	bne	17e24 <__assert_fail@plt+0x6fb4>
   17dcc:	ldr	ip, [sp, #4]
   17dd0:	mov	r0, sl
   17dd4:	ldr	r3, [ip, #8]
   17dd8:	ldr	ip, [sp, #16]
   17ddc:	ldr	r2, [ip, #8]
   17de0:	orr	r3, r2, r3
   17de4:	str	r3, [ip, #8]
   17de8:	bl	14040 <__assert_fail@plt+0x31d0>
   17dec:	ldr	ip, [sp, #12]
   17df0:	mov	r0, r4
   17df4:	ldr	r2, [sp, #36]	; 0x24
   17df8:	ldr	r3, [ip]
   17dfc:	cmp	r2, r3
   17e00:	bne	17eb8 <__assert_fail@plt+0x7048>
   17e04:	add	sp, sp, #44	; 0x2c
   17e08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17e0c:	ldr	r3, [r9, #16]
   17e10:	cmp	r3, #0
   17e14:	beq	17dac <__assert_fail@plt+0x6f3c>
   17e18:	ldr	r8, [r3]
   17e1c:	mov	r9, r3
   17e20:	b	17d2c <__assert_fail@plt+0x6ebc>
   17e24:	ldr	ip, [sp, #20]
   17e28:	ldr	r3, [ip]
   17e2c:	cmp	r3, #0
   17e30:	beq	17e84 <__assert_fail@plt+0x7014>
   17e34:	ldr	ip, [r3, #12]
   17e38:	cmp	ip, #0
   17e3c:	beq	17e74 <__assert_fail@plt+0x7004>
   17e40:	ldr	r2, [pc, #124]	; 17ec4 <__assert_fail@plt+0x7054>
   17e44:	mov	lr, #1
   17e48:	ldr	r0, [pc, #120]	; 17ec8 <__assert_fail@plt+0x7058>
   17e4c:	mov	r1, r3
   17e50:	add	r2, pc, r2
   17e54:	str	lr, [r3]
   17e58:	add	r0, pc, r0
   17e5c:	add	r2, r2, #512	; 0x200
   17e60:	stmib	r3, {r0, r2}
   17e64:	ldr	r2, [pc, #96]	; 17ecc <__assert_fail@plt+0x705c>
   17e68:	ldr	r0, [r3, #16]
   17e6c:	add	r2, pc, r2
   17e70:	blx	ip
   17e74:	mov	r0, sl
   17e78:	mvn	r4, #0
   17e7c:	bl	14040 <__assert_fail@plt+0x31d0>
   17e80:	b	17dec <__assert_fail@plt+0x6f7c>
   17e84:	ldr	r3, [pc, #68]	; 17ed0 <__assert_fail@plt+0x7060>
   17e88:	ldr	ip, [sp, #8]
   17e8c:	ldr	r3, [ip, r3]
   17e90:	b	17e34 <__assert_fail@plt+0x6fc4>
   17e94:	ldr	r3, [pc, #56]	; 17ed4 <__assert_fail@plt+0x7064>
   17e98:	mov	r2, #1024	; 0x400
   17e9c:	ldr	r0, [pc, #52]	; 17ed8 <__assert_fail@plt+0x7068>
   17ea0:	ldr	r1, [pc, #52]	; 17edc <__assert_fail@plt+0x706c>
   17ea4:	add	r3, pc, r3
   17ea8:	add	r0, pc, r0
   17eac:	add	r3, r3, #492	; 0x1ec
   17eb0:	add	r1, pc, r1
   17eb4:	bl	10e70 <__assert_fail@plt>
   17eb8:	bl	10cd8 <__stack_chk_fail@plt>
   17ebc:	andeq	r1, r4, r0, lsr #6
   17ec0:	strheq	r0, [r0], -ip
   17ec4:	andeq	fp, r2, r4, ror r5
   17ec8:	andeq	fp, r2, r4, lsl r3
   17ecc:	andeq	fp, r2, r0, ror fp
   17ed0:	andeq	r0, r0, ip, asr #1
   17ed4:	andeq	fp, r2, r0, lsr #10
   17ed8:	andeq	ip, r2, r4, asr r0
   17edc:	muleq	r2, r0, sl
   17ee0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ee4:	sub	sp, sp, #52	; 0x34
   17ee8:	ldr	ip, [pc, #972]	; 182bc <__assert_fail@plt+0x744c>
   17eec:	mov	fp, r2
   17ef0:	str	r3, [sp, #36]	; 0x24
   17ef4:	add	ip, pc, ip
   17ef8:	ldr	r3, [pc, #960]	; 182c0 <__assert_fail@plt+0x7450>
   17efc:	str	ip, [sp, #12]
   17f00:	mov	ip, #0
   17f04:	mov	r8, ip
   17f08:	add	r3, pc, r3
   17f0c:	str	r2, [sp, #28]
   17f10:	str	r3, [sp, #32]
   17f14:	str	ip, [sp, #8]
   17f18:	str	r0, [sp, #20]
   17f1c:	str	r1, [sp, #24]
   17f20:	str	ip, [sp, #16]
   17f24:	ldr	ip, [sp, #12]
   17f28:	ldr	r3, [sp, #24]
   17f2c:	add	r2, ip, #32
   17f30:	ldr	ip, [sp, #8]
   17f34:	ldr	r2, [r2, r8, lsl #2]
   17f38:	add	r3, r3, ip
   17f3c:	str	r3, [sp, #4]
   17f40:	cmp	r2, #0
   17f44:	beq	18008 <__assert_fail@plt+0x7198>
   17f48:	ldr	r0, [sp, #20]
   17f4c:	ldr	r7, [r0, ip]
   17f50:	ldr	ip, [sp, #20]
   17f54:	ldr	r0, [sp, #8]
   17f58:	cmp	r7, #0
   17f5c:	add	r9, ip, r0
   17f60:	ldrne	r6, [r7]
   17f64:	moveq	r6, r7
   17f68:	ldr	lr, [r9, #4]
   17f6c:	cmp	r6, lr
   17f70:	bcs	18008 <__assert_fail@plt+0x7198>
   17f74:	ldr	r0, [r7, #8]
   17f78:	ldr	r1, [r7]
   17f7c:	ldr	r2, [r7, #12]
   17f80:	rsb	r3, r1, r6
   17f84:	rsb	ip, r3, #32
   17f88:	lsr	r4, r0, r3
   17f8c:	orr	r4, r4, r2, lsl ip
   17f90:	sub	r0, r3, #32
   17f94:	lsr	r5, r2, r3
   17f98:	orr	r4, r4, r2, lsr r0
   17f9c:	mov	r3, #0
   17fa0:	mov	r2, #1
   17fa4:	and	r3, r3, r5
   17fa8:	and	r2, r2, r4
   17fac:	orrs	ip, r2, r3
   17fb0:	beq	17ff0 <__assert_fail@plt+0x7180>
   17fb4:	ldr	r3, [fp, #8]
   17fb8:	lsl	sl, r6, #2
   17fbc:	ldr	r1, [r3, r6, lsl #2]
   17fc0:	cmp	r1, #0
   17fc4:	beq	18270 <__assert_fail@plt+0x7400>
   17fc8:	sub	r1, r1, #1
   17fcc:	ldr	r0, [sp, #4]
   17fd0:	mov	r2, #1
   17fd4:	bl	13c24 <__assert_fail@plt+0x2db4>
   17fd8:	cmp	r0, #0
   17fdc:	bne	181e8 <__assert_fail@plt+0x7378>
   17fe0:	cmp	r8, #1
   17fe4:	beq	18294 <__assert_fail@plt+0x7424>
   17fe8:	ldr	r1, [r7]
   17fec:	ldr	lr, [r9, #4]
   17ff0:	add	r1, r1, #63	; 0x3f
   17ff4:	cmp	r6, r1
   17ff8:	beq	181d0 <__assert_fail@plt+0x7360>
   17ffc:	add	r6, r6, #1
   18000:	cmp	r6, lr
   18004:	bcc	17f74 <__assert_fail@plt+0x7104>
   18008:	add	r8, r8, #1
   1800c:	ldr	ip, [sp, #8]
   18010:	cmp	r8, #8
   18014:	add	fp, fp, #4
   18018:	add	ip, ip, #8
   1801c:	str	ip, [sp, #8]
   18020:	bne	17f24 <__assert_fail@plt+0x70b4>
   18024:	ldr	r3, [sp, #16]
   18028:	lsl	r0, r3, #3
   1802c:	bl	10d44 <malloc@plt>
   18030:	ldr	ip, [sp, #24]
   18034:	cmp	r0, #0
   18038:	str	r0, [ip, #64]	; 0x40
   1803c:	beq	181e8 <__assert_fail@plt+0x7378>
   18040:	ldr	r3, [sp, #16]
   18044:	cmp	r3, #0
   18048:	beq	18098 <__assert_fail@plt+0x7228>
   1804c:	mov	r1, #0
   18050:	ldr	ip, [sp, #16]
   18054:	mov	r2, r1
   18058:	ldr	r4, [sp, #24]
   1805c:	b	18064 <__assert_fail@plt+0x71f4>
   18060:	ldr	r0, [r4, #64]	; 0x40
   18064:	strb	r2, [r0, r1, lsl #3]
   18068:	add	r0, r0, r1, lsl #3
   1806c:	add	r1, r1, #1
   18070:	add	r3, r0, #2
   18074:	cmp	r1, ip
   18078:	strb	r2, [r0, #1]
   1807c:	strb	r2, [r3], #1
   18080:	strb	r2, [r3], #1
   18084:	strb	r2, [r3], #1
   18088:	strb	r2, [r3], #1
   1808c:	strb	r2, [r3], #1
   18090:	strb	r2, [r3]
   18094:	bne	18060 <__assert_fail@plt+0x71f0>
   18098:	ldr	ip, [sp, #16]
   1809c:	ldr	r0, [sp, #24]
   180a0:	str	ip, [r0, #68]	; 0x44
   180a4:	ldr	ip, [sp, #20]
   180a8:	ldr	r3, [ip, #68]	; 0x44
   180ac:	cmp	r3, #0
   180b0:	beq	181c8 <__assert_fail@plt+0x7358>
   180b4:	ldr	r9, [sp, #28]
   180b8:	mov	sl, #1
   180bc:	mov	fp, #0
   180c0:	mov	r3, #0
   180c4:	str	r3, [sp, #16]
   180c8:	ldr	ip, [sp, #16]
   180cc:	ldr	r1, [r9, #12]
   180d0:	lsl	ip, ip, #2
   180d4:	str	ip, [sp, #8]
   180d8:	ldr	ip, [sp, #20]
   180dc:	ldr	r3, [ip, #64]	; 0x40
   180e0:	ldr	ip, [sp, #24]
   180e4:	ldr	r2, [ip, #64]	; 0x40
   180e8:	ldr	ip, [sp, #16]
   180ec:	ldr	r1, [r1, ip, lsl #2]
   180f0:	add	ip, r3, ip, lsl #3
   180f4:	str	ip, [sp, #4]
   180f8:	ldr	ip, [sp, #16]
   180fc:	ldr	r8, [r3, ip, lsl #3]
   18100:	sub	r3, r1, #-536870911	; 0xe0000001
   18104:	add	r2, r2, r3, lsl #3
   18108:	ldr	r3, [sp, #4]
   1810c:	cmp	r8, #0
   18110:	str	r2, [sp, #12]
   18114:	ldrne	r6, [r8]
   18118:	moveq	r6, r8
   1811c:	ldr	r0, [r3, #4]
   18120:	cmp	r6, r0
   18124:	bcs	181ac <__assert_fail@plt+0x733c>
   18128:	ldr	ip, [r8, #8]
   1812c:	ldr	r1, [r8]
   18130:	ldr	r2, [r8, #12]
   18134:	rsb	r3, r1, r6
   18138:	lsr	r4, ip, r3
   1813c:	rsb	r7, r3, #32
   18140:	sub	ip, r3, #32
   18144:	orr	r4, r4, r2, lsl r7
   18148:	orr	r4, r4, r2, lsr ip
   1814c:	lsr	r5, r2, r3
   18150:	and	r3, r5, fp
   18154:	and	r2, r4, sl
   18158:	orrs	ip, r2, r3
   1815c:	beq	18194 <__assert_fail@plt+0x7324>
   18160:	ldr	r3, [r9, #44]	; 0x2c
   18164:	mov	r2, #1
   18168:	ldr	ip, [sp, #8]
   1816c:	ldr	r0, [sp, #12]
   18170:	ldr	r3, [r3, ip]
   18174:	ldr	r1, [r3, r6, lsl #2]
   18178:	sub	r1, r1, #1
   1817c:	bl	13c24 <__assert_fail@plt+0x2db4>
   18180:	cmp	r0, #0
   18184:	bne	181e8 <__assert_fail@plt+0x7378>
   18188:	ldr	r3, [sp, #4]
   1818c:	ldr	r1, [r8]
   18190:	ldr	r0, [r3, #4]
   18194:	add	r1, r1, #63	; 0x3f
   18198:	cmp	r6, r1
   1819c:	beq	18248 <__assert_fail@plt+0x73d8>
   181a0:	add	r6, r6, #1
   181a4:	cmp	r6, r0
   181a8:	bcc	18128 <__assert_fail@plt+0x72b8>
   181ac:	ldr	ip, [sp, #20]
   181b0:	ldr	r3, [ip, #68]	; 0x44
   181b4:	ldr	ip, [sp, #16]
   181b8:	add	ip, ip, #1
   181bc:	str	ip, [sp, #16]
   181c0:	cmp	ip, r3
   181c4:	bcc	180c8 <__assert_fail@plt+0x7258>
   181c8:	mov	r0, #0
   181cc:	b	18240 <__assert_fail@plt+0x73d0>
   181d0:	ldr	r3, [r7, #16]
   181d4:	cmp	r3, #0
   181d8:	beq	17ffc <__assert_fail@plt+0x718c>
   181dc:	ldr	r6, [r3]
   181e0:	mov	r7, r3
   181e4:	b	17f6c <__assert_fail@plt+0x70fc>
   181e8:	ldr	ip, [sp, #36]	; 0x24
   181ec:	ldr	r3, [ip]
   181f0:	cmp	r3, #0
   181f4:	beq	18260 <__assert_fail@plt+0x73f0>
   181f8:	ldr	ip, [r3, #12]
   181fc:	cmp	ip, #0
   18200:	mvneq	r0, #0
   18204:	beq	18240 <__assert_fail@plt+0x73d0>
   18208:	ldr	r2, [pc, #180]	; 182c4 <__assert_fail@plt+0x7454>
   1820c:	mov	lr, #1
   18210:	ldr	r0, [pc, #176]	; 182c8 <__assert_fail@plt+0x7458>
   18214:	mov	r1, r3
   18218:	add	r2, pc, r2
   1821c:	str	lr, [r3]
   18220:	add	r0, pc, r0
   18224:	add	r2, r2, #552	; 0x228
   18228:	stmib	r3, {r0, r2}
   1822c:	ldr	r2, [pc, #152]	; 182cc <__assert_fail@plt+0x745c>
   18230:	ldr	r0, [r3, #16]
   18234:	add	r2, pc, r2
   18238:	blx	ip
   1823c:	mvn	r0, #0
   18240:	add	sp, sp, #52	; 0x34
   18244:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18248:	ldr	r3, [r8, #16]
   1824c:	cmp	r3, #0
   18250:	beq	181a0 <__assert_fail@plt+0x7330>
   18254:	ldr	r6, [r3]
   18258:	mov	r8, r3
   1825c:	b	18120 <__assert_fail@plt+0x72b0>
   18260:	ldr	r3, [pc, #104]	; 182d0 <__assert_fail@plt+0x7460>
   18264:	ldr	ip, [sp, #32]
   18268:	ldr	r3, [ip, r3]
   1826c:	b	181f8 <__assert_fail@plt+0x7388>
   18270:	ldr	r3, [pc, #92]	; 182d4 <__assert_fail@plt+0x7464>
   18274:	movw	r2, #1683	; 0x693
   18278:	ldr	r0, [pc, #88]	; 182d8 <__assert_fail@plt+0x7468>
   1827c:	ldr	r1, [pc, #88]	; 182dc <__assert_fail@plt+0x746c>
   18280:	add	r3, pc, r3
   18284:	add	r0, pc, r0
   18288:	add	r3, r3, #532	; 0x214
   1828c:	add	r1, pc, r1
   18290:	bl	10e70 <__assert_fail@plt>
   18294:	ldr	ip, [sp, #28]
   18298:	ldr	r1, [r7]
   1829c:	ldr	lr, [r9, #4]
   182a0:	ldr	r3, [ip, #12]
   182a4:	ldr	ip, [sp, #16]
   182a8:	ldr	r3, [r3, sl]
   182ac:	cmp	ip, r3
   182b0:	movcc	ip, r3
   182b4:	str	ip, [sp, #16]
   182b8:	b	17ff0 <__assert_fail@plt+0x7180>
   182bc:	andeq	r0, r4, r0, lsl pc
   182c0:	strdeq	r1, [r4], -r0
   182c4:	andeq	fp, r2, ip, lsr #3
   182c8:	andeq	sl, r2, ip, asr #30
   182cc:	andeq	fp, r2, r8, lsr #15
   182d0:	andeq	r0, r0, ip, asr #1
   182d4:	andeq	fp, r2, r4, asr #2
   182d8:	andeq	fp, r2, r8, lsl #25
   182dc:			; <UNDEFINED> instruction: 0x0002b6b4
   182e0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   182e4:	mov	r6, r1
   182e8:	ldr	r1, [r0]
   182ec:	mov	r7, r2
   182f0:	ldr	r8, [pc, #368]	; 18468 <__assert_fail@plt+0x75f8>
   182f4:	mov	r9, r3
   182f8:	cmp	r1, #0
   182fc:	add	r8, pc, r8
   18300:	beq	183e0 <__assert_fail@plt+0x7570>
   18304:	ldr	r3, [r2, #32]
   18308:	sub	r1, r1, #-1073741823	; 0xc0000001
   1830c:	ldr	r3, [r3, r1, lsl #2]
   18310:	cmp	r3, #0
   18314:	beq	18444 <__assert_fail@plt+0x75d4>
   18318:	ldr	r4, [r0, #4]
   1831c:	str	r3, [r6]
   18320:	cmp	r4, #0
   18324:	bne	1837c <__assert_fail@plt+0x750c>
   18328:	b	183e0 <__assert_fail@plt+0x7570>
   1832c:	bl	1c910 <__assert_fail@plt+0xbaa0>
   18330:	ldr	r2, [r4]
   18334:	ldr	r0, [r7, #36]	; 0x24
   18338:	sub	r2, r2, #-1073741823	; 0xc0000001
   1833c:	ldr	r3, [r6, #4]
   18340:	ldr	ip, [r0, r2, lsl #2]
   18344:	str	r3, [r5, #8]
   18348:	cmp	ip, #0
   1834c:	str	r5, [r6, #4]
   18350:	beq	18420 <__assert_fail@plt+0x75b0>
   18354:	ldr	r3, [r4, #4]
   18358:	str	ip, [r5]
   1835c:	sub	r3, r3, #-1073741823	; 0xc0000001
   18360:	ldr	r3, [r0, r3, lsl #2]
   18364:	cmp	r3, #0
   18368:	beq	183fc <__assert_fail@plt+0x758c>
   1836c:	ldr	r4, [r4, #8]
   18370:	str	r3, [r5, #4]
   18374:	cmp	r4, #0
   18378:	beq	183e0 <__assert_fail@plt+0x7570>
   1837c:	mov	r0, #12
   18380:	bl	10d44 <malloc@plt>
   18384:	subs	r5, r0, #0
   18388:	bne	1832c <__assert_fail@plt+0x74bc>
   1838c:	ldr	r3, [r9]
   18390:	cmp	r3, #0
   18394:	beq	183f0 <__assert_fail@plt+0x7580>
   18398:	ldr	ip, [r3, #12]
   1839c:	cmp	ip, #0
   183a0:	beq	183e8 <__assert_fail@plt+0x7578>
   183a4:	ldr	r2, [pc, #192]	; 1846c <__assert_fail@plt+0x75fc>
   183a8:	mov	lr, #1
   183ac:	ldr	r0, [pc, #188]	; 18470 <__assert_fail@plt+0x7600>
   183b0:	mov	r1, r3
   183b4:	add	r2, pc, r2
   183b8:	str	lr, [r3]
   183bc:	add	r0, pc, r0
   183c0:	add	r2, r2, #592	; 0x250
   183c4:	stmib	r3, {r0, r2}
   183c8:	ldr	r2, [pc, #164]	; 18474 <__assert_fail@plt+0x7604>
   183cc:	ldr	r0, [r3, #16]
   183d0:	add	r2, pc, r2
   183d4:	blx	ip
   183d8:	mvn	r0, #0
   183dc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   183e0:	mov	r0, #0
   183e4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   183e8:	mvn	r0, #0
   183ec:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   183f0:	ldr	r3, [pc, #128]	; 18478 <__assert_fail@plt+0x7608>
   183f4:	ldr	r3, [r8, r3]
   183f8:	b	18398 <__assert_fail@plt+0x7528>
   183fc:	ldr	r3, [pc, #120]	; 1847c <__assert_fail@plt+0x760c>
   18400:	mov	r2, #1072	; 0x430
   18404:	ldr	r0, [pc, #116]	; 18480 <__assert_fail@plt+0x7610>
   18408:	ldr	r1, [pc, #116]	; 18484 <__assert_fail@plt+0x7614>
   1840c:	add	r3, pc, r3
   18410:	add	r0, pc, r0
   18414:	add	r3, r3, #572	; 0x23c
   18418:	add	r1, pc, r1
   1841c:	bl	10e70 <__assert_fail@plt>
   18420:	ldr	r3, [pc, #96]	; 18488 <__assert_fail@plt+0x7618>
   18424:	movw	r2, #1070	; 0x42e
   18428:	ldr	r0, [pc, #92]	; 1848c <__assert_fail@plt+0x761c>
   1842c:	ldr	r1, [pc, #92]	; 18490 <__assert_fail@plt+0x7620>
   18430:	add	r3, pc, r3
   18434:	add	r0, pc, r0
   18438:	add	r3, r3, #572	; 0x23c
   1843c:	add	r1, pc, r1
   18440:	bl	10e70 <__assert_fail@plt>
   18444:	ldr	r3, [pc, #72]	; 18494 <__assert_fail@plt+0x7624>
   18448:	movw	r2, #1055	; 0x41f
   1844c:	ldr	r0, [pc, #68]	; 18498 <__assert_fail@plt+0x7628>
   18450:	ldr	r1, [pc, #68]	; 1849c <__assert_fail@plt+0x762c>
   18454:	add	r3, pc, r3
   18458:	add	r0, pc, r0
   1845c:	add	r3, r3, #572	; 0x23c
   18460:	add	r1, pc, r1
   18464:	bl	10e70 <__assert_fail@plt>
   18468:	strdeq	r0, [r4], -ip
   1846c:	andeq	fp, r2, r0, lsl r0
   18470:			; <UNDEFINED> instruction: 0x0002adb0
   18474:	andeq	fp, r2, r0, ror fp
   18478:	andeq	r0, r0, ip, asr #1
   1847c:			; <UNDEFINED> instruction: 0x0002afb8
   18480:	andeq	fp, r2, r0, ror #22
   18484:	andeq	fp, r2, r8, lsr #10
   18488:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   1848c:	andeq	fp, r2, ip, lsl fp
   18490:	andeq	fp, r2, r4, lsl #10
   18494:	andeq	sl, r2, r0, ror pc
   18498:	andeq	fp, r2, ip, asr #21
   1849c:	andeq	fp, r2, r0, ror #9
   184a0:	ldr	ip, [r2]
   184a4:	push	{r3, r4, r5, r6, r7, lr}
   184a8:	mov	r4, r2
   184ac:	ldr	ip, [ip, #20]
   184b0:	mov	r6, r0
   184b4:	mov	r5, r1
   184b8:	cmp	ip, #0
   184bc:	bne	184c8 <__assert_fail@plt+0x7658>
   184c0:	mov	r0, #0
   184c4:	pop	{r3, r4, r5, r6, r7, pc}
   184c8:	add	r7, r3, #60	; 0x3c
   184cc:	mov	r3, r7
   184d0:	bl	182e0 <__assert_fail@plt+0x7470>
   184d4:	cmp	r0, #0
   184d8:	popne	{r3, r4, r5, r6, r7, pc}
   184dc:	ldr	r3, [r4]
   184e0:	add	r0, r6, #8
   184e4:	add	r1, r5, #8
   184e8:	ldr	r3, [r3, #20]
   184ec:	cmp	r3, #0
   184f0:	beq	184c0 <__assert_fail@plt+0x7650>
   184f4:	mov	r2, r4
   184f8:	mov	r3, r7
   184fc:	bl	182e0 <__assert_fail@plt+0x7470>
   18500:	cmp	r0, #0
   18504:	beq	184c0 <__assert_fail@plt+0x7650>
   18508:	pop	{r3, r4, r5, r6, r7, pc}
   1850c:	ldr	ip, [r2, #32]
   18510:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18514:	cmp	ip, #0
   18518:	addne	ip, ip, #208	; 0xd0
   1851c:	mov	r6, r0
   18520:	ldreq	ip, [r2, #4]
   18524:	mov	r9, r1
   18528:	mov	r1, r6
   1852c:	mov	r4, r2
   18530:	addeq	ip, ip, #56	; 0x38
   18534:	ldr	r5, [r2, #24]
   18538:	ldr	r8, [pc, #372]	; 186b4 <__assert_fail@plt+0x7844>
   1853c:	ldr	r0, [ip]
   18540:	bl	14a90 <__assert_fail@plt+0x3c20>
   18544:	add	r8, pc, r8
   18548:	subs	r7, r0, #0
   1854c:	beq	18690 <__assert_fail@plt+0x7820>
   18550:	ldr	r3, [r4]
   18554:	cmp	r3, #0
   18558:	bne	185d8 <__assert_fail@plt+0x7768>
   1855c:	add	sl, r4, #60	; 0x3c
   18560:	add	r0, r9, #4
   18564:	add	r1, r7, #4
   18568:	add	r2, r5, #16
   1856c:	mov	r3, sl
   18570:	bl	17cc0 <__assert_fail@plt+0x6e50>
   18574:	cmp	r0, #0
   18578:	beq	1862c <__assert_fail@plt+0x77bc>
   1857c:	ldr	r3, [r4, #60]	; 0x3c
   18580:	cmp	r3, #0
   18584:	beq	18678 <__assert_fail@plt+0x7808>
   18588:	ldr	ip, [r3, #12]
   1858c:	cmp	ip, #0
   18590:	mvneq	r6, #0
   18594:	beq	185d0 <__assert_fail@plt+0x7760>
   18598:	ldr	r2, [pc, #280]	; 186b8 <__assert_fail@plt+0x7848>
   1859c:	mov	lr, #1
   185a0:	ldr	r0, [pc, #276]	; 186bc <__assert_fail@plt+0x784c>
   185a4:	mov	r1, r3
   185a8:	add	r2, pc, r2
   185ac:	str	lr, [r3]
   185b0:	add	r0, pc, r0
   185b4:	add	r2, r2, #632	; 0x278
   185b8:	stmib	r3, {r0, r2}
   185bc:	mvn	r6, #0
   185c0:	ldr	r2, [pc, #248]	; 186c0 <__assert_fail@plt+0x7850>
   185c4:	ldr	r0, [r3, #16]
   185c8:	add	r2, pc, r2
   185cc:	blx	ip
   185d0:	mov	r0, r6
   185d4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   185d8:	ldr	ip, [r4, #60]	; 0x3c
   185dc:	cmp	ip, #0
   185e0:	beq	18684 <__assert_fail@plt+0x7814>
   185e4:	ldr	sl, [ip, #12]
   185e8:	cmp	sl, #0
   185ec:	beq	1855c <__assert_fail@plt+0x76ec>
   185f0:	ldr	fp, [pc, #204]	; 186c4 <__assert_fail@plt+0x7854>
   185f4:	mov	r3, r6
   185f8:	ldr	lr, [pc, #200]	; 186c8 <__assert_fail@plt+0x7858>
   185fc:	mov	r2, #3
   18600:	add	fp, pc, fp
   18604:	ldr	r0, [ip, #16]
   18608:	add	lr, pc, lr
   1860c:	mov	r1, ip
   18610:	add	lr, lr, #632	; 0x278
   18614:	mov	r6, fp
   18618:	stm	ip, {r2, r6, lr}
   1861c:	ldr	r2, [pc, #168]	; 186cc <__assert_fail@plt+0x785c>
   18620:	add	r2, pc, r2
   18624:	blx	sl
   18628:	b	1855c <__assert_fail@plt+0x76ec>
   1862c:	add	r0, r9, #16
   18630:	add	r1, r7, #16
   18634:	mov	r2, r5
   18638:	mov	r3, r4
   1863c:	bl	184a0 <__assert_fail@plt+0x7630>
   18640:	subs	r6, r0, #0
   18644:	bne	1857c <__assert_fail@plt+0x770c>
   18648:	ldr	r3, [r5]
   1864c:	ldr	r3, [r3, #20]
   18650:	cmp	r3, #0
   18654:	beq	185d0 <__assert_fail@plt+0x7760>
   18658:	add	r0, r9, #32
   1865c:	add	r1, r7, #32
   18660:	mov	r2, r5
   18664:	mov	r3, sl
   18668:	bl	182e0 <__assert_fail@plt+0x7470>
   1866c:	cmp	r0, #0
   18670:	bne	1857c <__assert_fail@plt+0x770c>
   18674:	b	185d0 <__assert_fail@plt+0x7760>
   18678:	ldr	r3, [pc, #80]	; 186d0 <__assert_fail@plt+0x7860>
   1867c:	ldr	r3, [r8, r3]
   18680:	b	18588 <__assert_fail@plt+0x7718>
   18684:	ldr	r3, [pc, #68]	; 186d0 <__assert_fail@plt+0x7860>
   18688:	ldr	ip, [r8, r3]
   1868c:	b	185e4 <__assert_fail@plt+0x7774>
   18690:	ldr	r3, [pc, #60]	; 186d4 <__assert_fail@plt+0x7864>
   18694:	movw	r2, #1230	; 0x4ce
   18698:	ldr	r0, [pc, #56]	; 186d8 <__assert_fail@plt+0x7868>
   1869c:	ldr	r1, [pc, #56]	; 186dc <__assert_fail@plt+0x786c>
   186a0:	add	r3, pc, r3
   186a4:	add	r0, pc, r0
   186a8:	add	r3, r3, #612	; 0x264
   186ac:	add	r1, pc, r1
   186b0:	bl	10e70 <__assert_fail@plt>
   186b4:			; <UNDEFINED> instruction: 0x00040ab4
   186b8:	andeq	sl, r2, ip, lsl lr
   186bc:			; <UNDEFINED> instruction: 0x0002abbc
   186c0:	andeq	fp, r2, r4, lsl r4
   186c4:	andeq	sl, r2, ip, ror #22
   186c8:			; <UNDEFINED> instruction: 0x0002adbc
   186cc:	andeq	fp, r2, r8, lsl #19
   186d0:	andeq	r0, r0, ip, asr #1
   186d4:	andeq	sl, r2, r4, lsr #26
   186d8:	andeq	fp, r2, ip, ror #17
   186dc:	muleq	r2, r4, r2
   186e0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   186e4:	mov	r9, r3
   186e8:	ldr	r5, [pc, #228]	; 187d4 <__assert_fail@plt+0x7964>
   186ec:	sub	sp, sp, #24
   186f0:	ldr	ip, [pc, #224]	; 187d8 <__assert_fail@plt+0x7968>
   186f4:	mov	r7, r0
   186f8:	add	r5, pc, r5
   186fc:	mov	r0, sp
   18700:	mov	sl, r1
   18704:	mov	r8, r2
   18708:	ldr	r6, [r5, ip]
   1870c:	ldr	r3, [r6]
   18710:	str	r3, [sp, #20]
   18714:	bl	20af8 <policydb_user_cache@@Base+0x1dc>
   18718:	mov	r0, r7
   1871c:	mov	r1, sp
   18720:	add	r2, r8, #20
   18724:	bl	17668 <__assert_fail@plt+0x67f8>
   18728:	cmn	r0, #1
   1872c:	beq	18768 <__assert_fail@plt+0x78f8>
   18730:	mov	r0, sl
   18734:	mov	r1, sp
   18738:	bl	22f18 <policydb_user_cache@@Base+0x25fc>
   1873c:	subs	r7, r0, #0
   18740:	bne	18768 <__assert_fail@plt+0x78f8>
   18744:	mov	r0, sp
   18748:	bl	20b5c <policydb_user_cache@@Base+0x240>
   1874c:	ldr	r2, [sp, #20]
   18750:	mov	r0, r7
   18754:	ldr	r3, [r6]
   18758:	cmp	r2, r3
   1875c:	bne	187d0 <__assert_fail@plt+0x7960>
   18760:	add	sp, sp, #24
   18764:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18768:	ldr	r3, [r9]
   1876c:	cmp	r3, #0
   18770:	beq	187c4 <__assert_fail@plt+0x7954>
   18774:	ldr	ip, [r3, #12]
   18778:	cmp	ip, #0
   1877c:	beq	187b4 <__assert_fail@plt+0x7944>
   18780:	ldr	r2, [pc, #84]	; 187dc <__assert_fail@plt+0x796c>
   18784:	mov	lr, #1
   18788:	ldr	r0, [pc, #80]	; 187e0 <__assert_fail@plt+0x7970>
   1878c:	mov	r1, r3
   18790:	add	r2, pc, r2
   18794:	str	lr, [r3]
   18798:	add	r0, pc, r0
   1879c:	add	r2, r2, #652	; 0x28c
   187a0:	stmib	r3, {r0, r2}
   187a4:	ldr	r2, [pc, #56]	; 187e4 <__assert_fail@plt+0x7974>
   187a8:	ldr	r0, [r3, #16]
   187ac:	add	r2, pc, r2
   187b0:	blx	ip
   187b4:	mov	r0, sp
   187b8:	mvn	r7, #0
   187bc:	bl	20b5c <policydb_user_cache@@Base+0x240>
   187c0:	b	1874c <__assert_fail@plt+0x78dc>
   187c4:	ldr	r3, [pc, #28]	; 187e8 <__assert_fail@plt+0x7978>
   187c8:	ldr	r3, [r5, r3]
   187cc:	b	18774 <__assert_fail@plt+0x7904>
   187d0:	bl	10cd8 <__stack_chk_fail@plt>
   187d4:	andeq	r0, r4, r0, lsl #18
   187d8:	strheq	r0, [r0], -ip
   187dc:	andeq	sl, r2, r4, lsr ip
   187e0:	ldrdeq	sl, [r2], -r4
   187e4:	andeq	fp, r2, r0, lsr r2
   187e8:	andeq	r0, r0, ip, asr #1
   187ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   187f0:	sub	sp, sp, #52	; 0x34
   187f4:	ldr	ip, [pc, #984]	; 18bd4 <__assert_fail@plt+0x7d64>
   187f8:	mov	r6, r0
   187fc:	str	r2, [sp, #8]
   18800:	mov	sl, r1
   18804:	add	ip, pc, ip
   18808:	str	ip, [sp, #12]
   1880c:	ldr	ip, [sp, #8]
   18810:	mov	r1, r6
   18814:	ldr	r2, [pc, #956]	; 18bd8 <__assert_fail@plt+0x7d68>
   18818:	ldr	r3, [ip, #32]
   1881c:	ldr	fp, [ip, #24]
   18820:	ldr	ip, [sp, #12]
   18824:	cmp	r3, #0
   18828:	ldrne	r0, [r3, #192]	; 0xc0
   1882c:	ldr	r2, [ip, r2]
   18830:	ldreq	ip, [sp, #8]
   18834:	str	r2, [sp, #16]
   18838:	ldreq	r3, [ip, #4]
   1883c:	ldr	r2, [r2]
   18840:	ldreq	r0, [r3, #40]	; 0x28
   18844:	str	r2, [sp, #44]	; 0x2c
   18848:	bl	14a90 <__assert_fail@plt+0x3c20>
   1884c:	cmp	r0, #0
   18850:	str	r0, [sp, #20]
   18854:	beq	18bb0 <__assert_fail@plt+0x7d40>
   18858:	ldr	ip, [sp, #8]
   1885c:	ldr	r3, [ip]
   18860:	cmp	r3, #0
   18864:	beq	188bc <__assert_fail@plt+0x7a4c>
   18868:	ldr	r2, [ip, #60]	; 0x3c
   1886c:	cmp	r2, #0
   18870:	beq	18b2c <__assert_fail@plt+0x7cbc>
   18874:	ldr	ip, [r2, #12]
   18878:	cmp	ip, #0
   1887c:	beq	188bc <__assert_fail@plt+0x7a4c>
   18880:	mov	r3, r6
   18884:	ldr	r6, [pc, #848]	; 18bdc <__assert_fail@plt+0x7d6c>
   18888:	ldr	r7, [pc, #848]	; 18be0 <__assert_fail@plt+0x7d70>
   1888c:	mov	lr, #3
   18890:	add	r6, pc, r6
   18894:	ldr	r0, [r2, #16]
   18898:	add	r7, pc, r7
   1889c:	mov	r1, r2
   188a0:	add	r6, r6, #692	; 0x2b4
   188a4:	str	r7, [r2, #4]
   188a8:	str	r6, [r2, #8]
   188ac:	str	lr, [r2]
   188b0:	ldr	r2, [pc, #812]	; 18be4 <__assert_fail@plt+0x7d74>
   188b4:	add	r2, pc, r2
   188b8:	blx	ip
   188bc:	ldr	r9, [sl, #4]
   188c0:	mov	r3, #0
   188c4:	ldr	lr, [sl, #8]
   188c8:	mov	r6, #1
   188cc:	cmp	r9, r3
   188d0:	str	r3, [sp, #36]	; 0x24
   188d4:	str	r3, [sp, #40]	; 0x28
   188d8:	mov	r7, #0
   188dc:	ldrne	r8, [r9]
   188e0:	moveq	r8, r9
   188e4:	add	ip, sp, #36	; 0x24
   188e8:	str	ip, [sp, #4]
   188ec:	cmp	r8, lr
   188f0:	bcs	18974 <__assert_fail@plt+0x7b04>
   188f4:	ldr	r0, [r9, #8]
   188f8:	ldr	r1, [r9]
   188fc:	ldr	r2, [r9, #12]
   18900:	rsb	r3, r1, r8
   18904:	lsr	r4, r0, r3
   18908:	rsb	ip, r3, #32
   1890c:	sub	r0, r3, #32
   18910:	orr	r4, r4, r2, lsl ip
   18914:	orr	r4, r4, r2, lsr r0
   18918:	lsr	r5, r2, r3
   1891c:	and	r3, r5, r7
   18920:	and	r2, r4, r6
   18924:	orrs	r0, r2, r3
   18928:	beq	1895c <__assert_fail@plt+0x7aec>
   1892c:	ldr	r3, [fp, #16]
   18930:	ldr	r1, [r3, r8, lsl #2]
   18934:	cmp	r1, #0
   18938:	beq	18b64 <__assert_fail@plt+0x7cf4>
   1893c:	sub	r1, r1, #1
   18940:	add	r0, sp, #36	; 0x24
   18944:	mov	r2, #1
   18948:	bl	13c24 <__assert_fail@plt+0x2db4>
   1894c:	cmp	r0, #0
   18950:	bne	189fc <__assert_fail@plt+0x7b8c>
   18954:	ldr	r1, [r9]
   18958:	ldr	lr, [sl, #8]
   1895c:	add	r1, r1, #63	; 0x3f
   18960:	cmp	r8, r1
   18964:	beq	189e4 <__assert_fail@plt+0x7b74>
   18968:	add	r8, r8, #1
   1896c:	cmp	r8, lr
   18970:	bcc	188f4 <__assert_fail@plt+0x7a84>
   18974:	ldr	ip, [sp, #20]
   18978:	add	r1, sp, #36	; 0x24
   1897c:	add	r0, ip, #4
   18980:	bl	141ec <__assert_fail@plt+0x337c>
   18984:	cmp	r0, #0
   18988:	bne	189fc <__assert_fail@plt+0x7b8c>
   1898c:	ldr	ip, [sp, #20]
   18990:	add	r0, sl, #12
   18994:	mov	r2, fp
   18998:	add	r1, ip, #12
   1899c:	ldr	ip, [sp, #8]
   189a0:	add	r3, ip, #60	; 0x3c
   189a4:	bl	186e0 <__assert_fail@plt+0x7870>
   189a8:	subs	r4, r0, #0
   189ac:	bne	189fc <__assert_fail@plt+0x7b8c>
   189b0:	add	r0, sp, #36	; 0x24
   189b4:	bl	14040 <__assert_fail@plt+0x31d0>
   189b8:	ldr	r3, [sl, #44]	; 0x2c
   189bc:	cmp	r3, #1
   189c0:	beq	18a5c <__assert_fail@plt+0x7bec>
   189c4:	ldr	ip, [sp, #16]
   189c8:	mov	r0, r4
   189cc:	ldr	r2, [sp, #44]	; 0x2c
   189d0:	ldr	r3, [ip]
   189d4:	cmp	r2, r3
   189d8:	bne	18bac <__assert_fail@plt+0x7d3c>
   189dc:	add	sp, sp, #52	; 0x34
   189e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   189e4:	ldr	r3, [r9, #16]
   189e8:	cmp	r3, #0
   189ec:	beq	18968 <__assert_fail@plt+0x7af8>
   189f0:	ldr	r8, [r3]
   189f4:	mov	r9, r3
   189f8:	b	188ec <__assert_fail@plt+0x7a7c>
   189fc:	ldr	ip, [sp, #8]
   18a00:	ldr	r3, [ip, #60]	; 0x3c
   18a04:	cmp	r3, #0
   18a08:	beq	18b54 <__assert_fail@plt+0x7ce4>
   18a0c:	ldr	ip, [r3, #12]
   18a10:	cmp	ip, #0
   18a14:	beq	18a4c <__assert_fail@plt+0x7bdc>
   18a18:	ldr	r2, [pc, #456]	; 18be8 <__assert_fail@plt+0x7d78>
   18a1c:	mov	lr, #1
   18a20:	ldr	r0, [pc, #452]	; 18bec <__assert_fail@plt+0x7d7c>
   18a24:	mov	r1, r3
   18a28:	add	r2, pc, r2
   18a2c:	str	lr, [r3]
   18a30:	add	r0, pc, r0
   18a34:	add	r2, r2, #692	; 0x2b4
   18a38:	stmib	r3, {r0, r2}
   18a3c:	ldr	r2, [pc, #428]	; 18bf0 <__assert_fail@plt+0x7d80>
   18a40:	ldr	r0, [r3, #16]
   18a44:	add	r2, pc, r2
   18a48:	blx	ip
   18a4c:	add	r0, sp, #36	; 0x24
   18a50:	mvn	r4, #0
   18a54:	bl	14040 <__assert_fail@plt+0x31d0>
   18a58:	b	189c4 <__assert_fail@plt+0x7b54>
   18a5c:	ldr	r5, [sl, #48]	; 0x30
   18a60:	mov	r6, #1
   18a64:	str	r4, [sp, #36]	; 0x24
   18a68:	mov	r7, #0
   18a6c:	cmp	r5, #0
   18a70:	str	r4, [sp, #40]	; 0x28
   18a74:	ldr	r0, [sl, #52]	; 0x34
   18a78:	ldrne	r4, [r5]
   18a7c:	moveq	r4, r5
   18a80:	cmp	r4, r0
   18a84:	bcs	18b08 <__assert_fail@plt+0x7c98>
   18a88:	ldr	ip, [r5, #8]
   18a8c:	ldr	r1, [r5]
   18a90:	ldr	r2, [r5, #12]
   18a94:	rsb	r3, r1, r4
   18a98:	lsr	r8, ip, r3
   18a9c:	rsb	lr, r3, #32
   18aa0:	sub	ip, r3, #32
   18aa4:	orr	r8, r8, r2, lsl lr
   18aa8:	orr	r8, r8, r2, lsr ip
   18aac:	lsr	r9, r2, r3
   18ab0:	and	r3, r9, r7
   18ab4:	and	r2, r8, r6
   18ab8:	orrs	ip, r2, r3
   18abc:	beq	18af0 <__assert_fail@plt+0x7c80>
   18ac0:	ldr	r3, [fp, #16]
   18ac4:	ldr	r1, [r3, r4, lsl #2]
   18ac8:	cmp	r1, #0
   18acc:	beq	18b88 <__assert_fail@plt+0x7d18>
   18ad0:	sub	r1, r1, #1
   18ad4:	add	r0, sp, #36	; 0x24
   18ad8:	mov	r2, #1
   18adc:	bl	13c24 <__assert_fail@plt+0x2db4>
   18ae0:	cmp	r0, #0
   18ae4:	bne	189fc <__assert_fail@plt+0x7b8c>
   18ae8:	ldr	r1, [r5]
   18aec:	ldr	r0, [sl, #52]	; 0x34
   18af0:	add	r1, r1, #63	; 0x3f
   18af4:	cmp	r4, r1
   18af8:	beq	18b3c <__assert_fail@plt+0x7ccc>
   18afc:	add	r4, r4, #1
   18b00:	cmp	r4, r0
   18b04:	bcc	18a88 <__assert_fail@plt+0x7c18>
   18b08:	ldr	ip, [sp, #20]
   18b0c:	add	r1, sp, #36	; 0x24
   18b10:	add	r0, ip, #48	; 0x30
   18b14:	bl	141ec <__assert_fail@plt+0x337c>
   18b18:	subs	r4, r0, #0
   18b1c:	bne	189fc <__assert_fail@plt+0x7b8c>
   18b20:	add	r0, sp, #36	; 0x24
   18b24:	bl	14040 <__assert_fail@plt+0x31d0>
   18b28:	b	189c4 <__assert_fail@plt+0x7b54>
   18b2c:	ldr	r3, [pc, #192]	; 18bf4 <__assert_fail@plt+0x7d84>
   18b30:	ldr	ip, [sp, #12]
   18b34:	ldr	r2, [ip, r3]
   18b38:	b	18874 <__assert_fail@plt+0x7a04>
   18b3c:	ldr	r3, [r5, #16]
   18b40:	cmp	r3, #0
   18b44:	beq	18afc <__assert_fail@plt+0x7c8c>
   18b48:	ldr	r4, [r3]
   18b4c:	mov	r5, r3
   18b50:	b	18a80 <__assert_fail@plt+0x7c10>
   18b54:	ldr	r3, [pc, #152]	; 18bf4 <__assert_fail@plt+0x7d84>
   18b58:	ldr	ip, [sp, #12]
   18b5c:	ldr	r3, [ip, r3]
   18b60:	b	18a0c <__assert_fail@plt+0x7b9c>
   18b64:	ldr	r3, [pc, #140]	; 18bf8 <__assert_fail@plt+0x7d88>
   18b68:	mov	r2, #1120	; 0x460
   18b6c:	ldr	r0, [pc, #136]	; 18bfc <__assert_fail@plt+0x7d8c>
   18b70:	ldr	r1, [pc, #136]	; 18c00 <__assert_fail@plt+0x7d90>
   18b74:	add	r3, pc, r3
   18b78:	add	r0, pc, r0
   18b7c:	add	r3, r3, #672	; 0x2a0
   18b80:	add	r1, pc, r1
   18b84:	bl	10e70 <__assert_fail@plt>
   18b88:	ldr	r3, [pc, #116]	; 18c04 <__assert_fail@plt+0x7d94>
   18b8c:	movw	r2, #1139	; 0x473
   18b90:	ldr	r0, [pc, #112]	; 18c08 <__assert_fail@plt+0x7d98>
   18b94:	ldr	r1, [pc, #112]	; 18c0c <__assert_fail@plt+0x7d9c>
   18b98:	add	r3, pc, r3
   18b9c:	add	r0, pc, r0
   18ba0:	add	r3, r3, #672	; 0x2a0
   18ba4:	add	r1, pc, r1
   18ba8:	bl	10e70 <__assert_fail@plt>
   18bac:	bl	10cd8 <__stack_chk_fail@plt>
   18bb0:	ldr	r3, [pc, #88]	; 18c10 <__assert_fail@plt+0x7da0>
   18bb4:	movw	r2, #1111	; 0x457
   18bb8:	ldr	r0, [pc, #84]	; 18c14 <__assert_fail@plt+0x7da4>
   18bbc:	ldr	r1, [pc, #84]	; 18c18 <__assert_fail@plt+0x7da8>
   18bc0:	add	r3, pc, r3
   18bc4:	add	r0, pc, r0
   18bc8:	add	r3, r3, #672	; 0x2a0
   18bcc:	add	r1, pc, r1
   18bd0:	bl	10e70 <__assert_fail@plt>
   18bd4:	strdeq	r0, [r4], -r4
   18bd8:	strheq	r0, [r0], -ip
   18bdc:	andeq	sl, r2, r4, lsr fp
   18be0:	ldrdeq	sl, [r2], -r4
   18be4:	andeq	fp, r2, r0, lsr #14
   18be8:	muleq	r2, ip, r9
   18bec:	andeq	sl, r2, ip, lsr r7
   18bf0:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   18bf4:	andeq	r0, r0, ip, asr #1
   18bf8:	andeq	sl, r2, r0, asr r8
   18bfc:	andeq	fp, r2, r4, lsl #7
   18c00:	andeq	sl, r2, r0, asr #27
   18c04:	andeq	sl, r2, ip, lsr #16
   18c08:	andeq	fp, r2, r0, ror #6
   18c0c:	muleq	r2, ip, sp
   18c10:	andeq	sl, r2, r4, lsl #16
   18c14:	strdeq	fp, [r2], -r4
   18c18:	andeq	sl, r2, r4, ror sp
   18c1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18c20:	sub	sp, sp, #20
   18c24:	mov	r9, r0
   18c28:	ldr	r0, [pc, #820]	; 18f64 <__assert_fail@plt+0x80f4>
   18c2c:	str	r1, [sp, #4]
   18c30:	mov	r6, r2
   18c34:	ldr	r1, [r1]
   18c38:	add	r0, pc, r0
   18c3c:	str	r3, [sp, #12]
   18c40:	cmp	r1, #0
   18c44:	str	r0, [sp, #8]
   18c48:	beq	18f0c <__assert_fail@plt+0x809c>
   18c4c:	ldr	r8, [r1, #68]	; 0x44
   18c50:	cmp	r8, #0
   18c54:	bne	18c60 <__assert_fail@plt+0x7df0>
   18c58:	b	18f0c <__assert_fail@plt+0x809c>
   18c5c:	mov	r8, r3
   18c60:	ldr	r3, [r8, #68]	; 0x44
   18c64:	cmp	r3, #0
   18c68:	bne	18c5c <__assert_fail@plt+0x7dec>
   18c6c:	cmp	r9, #0
   18c70:	addne	r2, r6, #20
   18c74:	strne	r2, [sp]
   18c78:	movne	r5, #1
   18c7c:	beq	18f14 <__assert_fail@plt+0x80a4>
   18c80:	mov	r0, #72	; 0x48
   18c84:	bl	10d44 <malloc@plt>
   18c88:	subs	sl, r0, #0
   18c8c:	beq	18db8 <__assert_fail@plt+0x7f48>
   18c90:	bl	21984 <policydb_user_cache@@Base+0x1068>
   18c94:	ldr	ip, [r9]
   18c98:	ldr	r3, [r9, #4]
   18c9c:	add	r0, r9, #8
   18ca0:	add	r1, sl, #8
   18ca4:	ldr	r2, [sp]
   18ca8:	str	ip, [sl]
   18cac:	str	r3, [sl, #4]
   18cb0:	bl	17668 <__assert_fail@plt+0x67f8>
   18cb4:	cmn	r0, #1
   18cb8:	beq	18db8 <__assert_fail@plt+0x7f48>
   18cbc:	add	r0, r9, #28
   18cc0:	add	r1, sl, #28
   18cc4:	ldr	r2, [sp]
   18cc8:	bl	17668 <__assert_fail@plt+0x67f8>
   18ccc:	cmn	r0, #1
   18cd0:	beq	18db8 <__assert_fail@plt+0x7f48>
   18cd4:	ldr	r4, [r9, #48]	; 0x30
   18cd8:	cmp	r4, #0
   18cdc:	movne	r7, #0
   18ce0:	beq	18e3c <__assert_fail@plt+0x7fcc>
   18ce4:	mov	r0, #12
   18ce8:	bl	10d44 <malloc@plt>
   18cec:	subs	fp, r0, #0
   18cf0:	beq	18db8 <__assert_fail@plt+0x7f48>
   18cf4:	bl	21944 <policydb_user_cache@@Base+0x1028>
   18cf8:	ldr	r2, [r4]
   18cfc:	ldr	r3, [r6, #12]
   18d00:	sub	r2, r2, #-1073741823	; 0xc0000001
   18d04:	ldr	r3, [r3, r2, lsl #2]
   18d08:	cmp	r3, #0
   18d0c:	str	r3, [fp]
   18d10:	beq	18f1c <__assert_fail@plt+0x80ac>
   18d14:	ldr	r3, [sl]
   18d18:	tst	r3, #143	; 0x8f
   18d1c:	beq	18e24 <__assert_fail@plt+0x7fb4>
   18d20:	ldr	r0, [r4]
   18d24:	ldr	ip, [r6, #48]	; 0x30
   18d28:	sub	r0, r0, #-1073741823	; 0xc0000001
   18d2c:	ldr	r1, [ip, r0, lsl #2]
   18d30:	lsl	r0, r0, #2
   18d34:	add	ip, ip, r0
   18d38:	cmp	r1, #0
   18d3c:	beq	18d7c <__assert_fail@plt+0x7f0c>
   18d40:	mov	r3, #0
   18d44:	ldr	r2, [r4, #4]
   18d48:	ands	r2, r2, r5, lsl r3
   18d4c:	beq	18d70 <__assert_fail@plt+0x7f00>
   18d50:	ldr	r2, [r6, #44]	; 0x2c
   18d54:	ldr	r1, [fp, #4]
   18d58:	ldr	r2, [r2, r0]
   18d5c:	ldr	r2, [r2, r3, lsl #2]
   18d60:	sub	r2, r2, #1
   18d64:	orr	r2, r1, r5, lsl r2
   18d68:	str	r2, [fp, #4]
   18d6c:	ldr	r1, [ip]
   18d70:	add	r3, r3, #1
   18d74:	cmp	r3, r1
   18d78:	bcc	18d44 <__assert_fail@plt+0x7ed4>
   18d7c:	ldr	r3, [sl, #48]	; 0x30
   18d80:	cmp	r3, #0
   18d84:	streq	fp, [sl, #48]	; 0x30
   18d88:	beq	18d98 <__assert_fail@plt+0x7f28>
   18d8c:	cmp	r7, #0
   18d90:	beq	18f40 <__assert_fail@plt+0x80d0>
   18d94:	str	fp, [r7, #8]
   18d98:	ldr	r4, [r4, #8]
   18d9c:	cmp	r4, #0
   18da0:	beq	18e3c <__assert_fail@plt+0x7fcc>
   18da4:	mov	r0, #12
   18da8:	mov	r7, fp
   18dac:	bl	10d44 <malloc@plt>
   18db0:	subs	fp, r0, #0
   18db4:	bne	18cf4 <__assert_fail@plt+0x7e84>
   18db8:	ldr	r0, [sp, #12]
   18dbc:	ldr	r3, [r0]
   18dc0:	cmp	r3, #0
   18dc4:	beq	18ef0 <__assert_fail@plt+0x8080>
   18dc8:	ldr	ip, [r3, #12]
   18dcc:	cmp	ip, #0
   18dd0:	beq	18e08 <__assert_fail@plt+0x7f98>
   18dd4:	ldr	r2, [pc, #396]	; 18f68 <__assert_fail@plt+0x80f8>
   18dd8:	mov	lr, #1
   18ddc:	ldr	r0, [pc, #392]	; 18f6c <__assert_fail@plt+0x80fc>
   18de0:	mov	r1, r3
   18de4:	add	r2, pc, r2
   18de8:	str	lr, [r3]
   18dec:	add	r0, pc, r0
   18df0:	add	r2, r2, #732	; 0x2dc
   18df4:	stmib	r3, {r0, r2}
   18df8:	ldr	r2, [pc, #368]	; 18f70 <__assert_fail@plt+0x8100>
   18dfc:	ldr	r0, [r3, #16]
   18e00:	add	r2, pc, r2
   18e04:	blx	ip
   18e08:	mov	r0, sl
   18e0c:	bl	219ac <policydb_user_cache@@Base+0x1090>
   18e10:	mov	r0, sl
   18e14:	bl	10ca8 <free@plt>
   18e18:	mvn	r0, #0
   18e1c:	add	sp, sp, #20
   18e20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e24:	ldr	r2, [r4, #4]
   18e28:	ldr	r3, [r6, #20]
   18e2c:	sub	r2, r2, #-1073741823	; 0xc0000001
   18e30:	ldr	r3, [r3, r2, lsl #2]
   18e34:	str	r3, [fp, #4]
   18e38:	b	18d7c <__assert_fail@plt+0x7f0c>
   18e3c:	ldr	r3, [r9, #52]	; 0x34
   18e40:	cmp	r3, #0
   18e44:	beq	18e9c <__assert_fail@plt+0x802c>
   18e48:	mov	r0, #1
   18e4c:	mov	r1, #36	; 0x24
   18e50:	bl	10c84 <calloc@plt>
   18e54:	cmp	r0, #0
   18e58:	str	r0, [sl, #52]	; 0x34
   18e5c:	beq	18db8 <__assert_fail@plt+0x7f48>
   18e60:	ldr	ip, [r9, #52]	; 0x34
   18e64:	mov	r7, r0
   18e68:	add	fp, ip, #32
   18e6c:	ldr	r0, [ip]
   18e70:	add	ip, ip, #16
   18e74:	ldr	r1, [ip, #-12]
   18e78:	mov	r4, r7
   18e7c:	ldr	r2, [ip, #-8]
   18e80:	add	r7, r7, #16
   18e84:	ldr	r3, [ip, #-4]
   18e88:	cmp	ip, fp
   18e8c:	stmia	r4!, {r0, r1, r2, r3}
   18e90:	bne	18e6c <__assert_fail@plt+0x7ffc>
   18e94:	ldr	r0, [ip]
   18e98:	str	r0, [r7]
   18e9c:	ldr	r0, [r9, #60]	; 0x3c
   18ea0:	ldr	r2, [r9, #56]	; 0x38
   18ea4:	ldr	r3, [r9, #64]	; 0x40
   18ea8:	cmp	r0, #0
   18eac:	str	r2, [sl, #56]	; 0x38
   18eb0:	str	r3, [sl, #64]	; 0x40
   18eb4:	beq	18ec8 <__assert_fail@plt+0x8058>
   18eb8:	bl	10dd4 <__strdup@plt>
   18ebc:	cmp	r0, #0
   18ec0:	str	r0, [sl, #60]	; 0x3c
   18ec4:	beq	18db8 <__assert_fail@plt+0x7f48>
   18ec8:	ldr	r0, [sp, #4]
   18ecc:	ldr	r9, [r9, #68]	; 0x44
   18ed0:	ldr	r3, [r0]
   18ed4:	cmp	r3, #0
   18ed8:	strne	sl, [r8, #68]	; 0x44
   18edc:	beq	18f00 <__assert_fail@plt+0x8090>
   18ee0:	cmp	r9, #0
   18ee4:	beq	18f14 <__assert_fail@plt+0x80a4>
   18ee8:	mov	r8, sl
   18eec:	b	18c80 <__assert_fail@plt+0x7e10>
   18ef0:	ldr	r3, [pc, #124]	; 18f74 <__assert_fail@plt+0x8104>
   18ef4:	ldr	r2, [sp, #8]
   18ef8:	ldr	r3, [r2, r3]
   18efc:	b	18dc8 <__assert_fail@plt+0x7f58>
   18f00:	ldr	r2, [sp, #4]
   18f04:	str	sl, [r2]
   18f08:	b	18ee0 <__assert_fail@plt+0x8070>
   18f0c:	mov	r8, r1
   18f10:	b	18c6c <__assert_fail@plt+0x7dfc>
   18f14:	mov	r0, #0
   18f18:	b	18e1c <__assert_fail@plt+0x7fac>
   18f1c:	ldr	r3, [pc, #84]	; 18f78 <__assert_fail@plt+0x8108>
   18f20:	movw	r2, #1299	; 0x513
   18f24:	ldr	r0, [pc, #80]	; 18f7c <__assert_fail@plt+0x810c>
   18f28:	ldr	r1, [pc, #80]	; 18f80 <__assert_fail@plt+0x8110>
   18f2c:	add	r3, pc, r3
   18f30:	add	r0, pc, r0
   18f34:	add	r3, r3, #712	; 0x2c8
   18f38:	add	r1, pc, r1
   18f3c:	bl	10e70 <__assert_fail@plt>
   18f40:	ldr	r3, [pc, #60]	; 18f84 <__assert_fail@plt+0x8114>
   18f44:	movw	r2, #1322	; 0x52a
   18f48:	ldr	r0, [pc, #56]	; 18f88 <__assert_fail@plt+0x8118>
   18f4c:	ldr	r1, [pc, #56]	; 18f8c <__assert_fail@plt+0x811c>
   18f50:	add	r3, pc, r3
   18f54:	add	r0, pc, r0
   18f58:	add	r3, r3, #712	; 0x2c8
   18f5c:	add	r1, pc, r1
   18f60:	bl	10e70 <__assert_fail@plt>
   18f64:	andeq	r0, r4, r0, asr #7
   18f68:	andeq	sl, r2, r0, ror #11
   18f6c:	andeq	sl, r2, r0, lsl #7
   18f70:	ldrdeq	sl, [r2], -ip
   18f74:	andeq	r0, r0, ip, asr #1
   18f78:	muleq	r2, r8, r4
   18f7c:	strheq	fp, [r2], -r4
   18f80:	andeq	sl, r2, r8, lsl #20
   18f84:	andeq	sl, r2, r4, ror r4
   18f88:	andeq	fp, r2, r4, lsr #1
   18f8c:	andeq	sl, r2, r4, ror #19
   18f90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18f94:	sub	sp, sp, #212	; 0xd4
   18f98:	ldr	r8, [pc, #3964]	; 19f1c <__assert_fail@plt+0x90ac>
   18f9c:	add	r9, sp, #140	; 0x8c
   18fa0:	ldr	ip, [pc, #3960]	; 19f20 <__assert_fail@plt+0x90b0>
   18fa4:	mov	fp, r3
   18fa8:	add	r8, pc, r8
   18fac:	str	r9, [sp, #44]	; 0x2c
   18fb0:	mov	r6, r1
   18fb4:	mov	r4, r0
   18fb8:	ldr	ip, [r8, ip]
   18fbc:	mov	r7, r2
   18fc0:	mov	r0, r9
   18fc4:	mov	r1, #0
   18fc8:	mov	r2, #64	; 0x40
   18fcc:	ldr	r5, [sp, #248]	; 0xf8
   18fd0:	ldr	r3, [ip]
   18fd4:	str	ip, [sp, #32]
   18fd8:	str	r3, [sp, #204]	; 0xcc
   18fdc:	bl	10de0 <memset@plt>
   18fe0:	ldr	r3, [r6]
   18fe4:	str	r6, [sp, #144]	; 0x90
   18fe8:	cmp	r3, #1
   18fec:	str	r5, [sp, #140]	; 0x8c
   18ff0:	str	r4, [sp, #200]	; 0xc8
   18ff4:	beq	19060 <__assert_fail@plt+0x81f0>
   18ff8:	cmp	r4, #0
   18ffc:	beq	194c8 <__assert_fail@plt+0x8658>
   19000:	ldr	r3, [r4, #12]
   19004:	cmp	r3, #0
   19008:	beq	19040 <__assert_fail@plt+0x81d0>
   1900c:	ldr	r2, [pc, #3856]	; 19f24 <__assert_fail@plt+0x90b4>
   19010:	mov	ip, #1
   19014:	ldr	r0, [pc, #3852]	; 19f28 <__assert_fail@plt+0x90b8>
   19018:	mov	r1, r4
   1901c:	add	r2, pc, r2
   19020:	str	ip, [r4]
   19024:	add	r0, pc, r0
   19028:	add	r2, r2, #800	; 0x320
   1902c:	stmib	r4, {r0, r2}
   19030:	ldr	r2, [pc, #3828]	; 19f2c <__assert_fail@plt+0x90bc>
   19034:	ldr	r0, [r4, #16]
   19038:	add	r2, pc, r2
   1903c:	blx	r3
   19040:	mvn	r0, #0
   19044:	ldr	r9, [sp, #32]
   19048:	ldr	r2, [sp, #204]	; 0xcc
   1904c:	ldr	r3, [r9]
   19050:	cmp	r2, r3
   19054:	bne	1b1e0 <__assert_fail@plt+0xa370>
   19058:	add	sp, sp, #212	; 0xd4
   1905c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19060:	mov	r0, fp
   19064:	mov	r1, #4
   19068:	bl	10c84 <calloc@plt>
   1906c:	cmp	r0, #0
   19070:	str	r0, [sp, #40]	; 0x28
   19074:	beq	195fc <__assert_fail@plt+0x878c>
   19078:	cmp	fp, #0
   1907c:	movle	sl, #0
   19080:	strle	sl, [sp, #36]	; 0x24
   19084:	ble	195b4 <__assert_fail@plt+0x8744>
   19088:	ldr	r3, [r7]
   1908c:	ldr	r2, [r3]
   19090:	cmp	r2, #2
   19094:	bne	1977c <__assert_fail@plt+0x890c>
   19098:	ldr	r0, [r6, #20]
   1909c:	ldr	r1, [r3, #20]
   190a0:	cmp	r1, r0
   190a4:	bne	19774 <__assert_fail@plt+0x8904>
   190a8:	ldr	r1, [pc, #3712]	; 19f30 <__assert_fail@plt+0x90c0>
   190ac:	mov	r4, #0
   190b0:	ldr	ip, [pc, #3708]	; 19f34 <__assert_fail@plt+0x90c4>
   190b4:	add	sl, r7, #4
   190b8:	ldr	r9, [pc, #3704]	; 19f38 <__assert_fail@plt+0x90c8>
   190bc:	add	r1, pc, r1
   190c0:	add	r2, r1, #800	; 0x320
   190c4:	add	ip, pc, ip
   190c8:	add	r9, pc, r9
   190cc:	str	r4, [sp, #36]	; 0x24
   190d0:	str	r2, [sp, #48]	; 0x30
   190d4:	str	r4, [sp, #24]
   190d8:	str	sl, [sp, #28]
   190dc:	str	ip, [sp, #52]	; 0x34
   190e0:	str	r9, [sp, #72]	; 0x48
   190e4:	ldr	r2, [r3, #328]	; 0x148
   190e8:	ldr	r3, [r6, #328]	; 0x148
   190ec:	cmp	r2, r3
   190f0:	bls	1914c <__assert_fail@plt+0x82dc>
   190f4:	ldr	ip, [sp, #200]	; 0xc8
   190f8:	cmp	ip, #0
   190fc:	beq	19528 <__assert_fail@plt+0x86b8>
   19100:	ldr	r5, [ip, #12]
   19104:	cmp	r5, #0
   19108:	beq	19140 <__assert_fail@plt+0x82d0>
   1910c:	ldr	r9, [sp, #48]	; 0x30
   19110:	mov	r1, ip
   19114:	ldr	sl, [sp, #52]	; 0x34
   19118:	ldr	r0, [ip, #16]
   1911c:	str	r9, [ip, #8]
   19120:	mov	r9, #2
   19124:	str	sl, [ip, #4]
   19128:	ldr	lr, [r7]
   1912c:	str	r9, [ip]
   19130:	ldr	r2, [sp, #72]	; 0x48
   19134:	ldr	ip, [lr, #328]	; 0x148
   19138:	str	ip, [sp]
   1913c:	blx	r5
   19140:	ldr	r3, [r7]
   19144:	ldr	r3, [r3, #328]	; 0x148
   19148:	str	r3, [r6, #328]	; 0x148
   1914c:	mov	r0, #1
   19150:	mov	r1, #56	; 0x38
   19154:	bl	10c84 <calloc@plt>
   19158:	ldr	sl, [sp, #40]	; 0x28
   1915c:	cmp	r0, #0
   19160:	mov	r5, r0
   19164:	str	r0, [sl, r4]
   19168:	beq	197dc <__assert_fail@plt+0x896c>
   1916c:	ldr	r4, [r7]
   19170:	mov	r9, r0
   19174:	mov	sl, #0
   19178:	mov	r7, r4
   1917c:	str	r4, [r0]
   19180:	ldr	r0, [r7, #28]
   19184:	mov	r1, #4
   19188:	bl	10c84 <calloc@plt>
   1918c:	cmp	r0, #0
   19190:	str	r0, [r9, #8]
   19194:	beq	19310 <__assert_fail@plt+0x84a0>
   19198:	add	sl, sl, #1
   1919c:	add	r7, r7, #8
   191a0:	cmp	sl, #8
   191a4:	add	r9, r9, #4
   191a8:	bne	19180 <__assert_fail@plt+0x8310>
   191ac:	ldr	r7, [r4, #36]	; 0x24
   191b0:	mov	r1, #4
   191b4:	mov	r0, r7
   191b8:	bl	10c84 <calloc@plt>
   191bc:	cmp	r0, #0
   191c0:	str	r0, [r5, #48]	; 0x30
   191c4:	beq	19428 <__assert_fail@plt+0x85b8>
   191c8:	mov	r0, r7
   191cc:	mov	r1, #4
   191d0:	bl	10c84 <calloc@plt>
   191d4:	cmp	r0, #0
   191d8:	str	r0, [r5, #44]	; 0x2c
   191dc:	beq	19534 <__assert_fail@plt+0x86c4>
   191e0:	ldr	r0, [r4, #200]	; 0xc8
   191e4:	cmp	r0, #0
   191e8:	beq	19584 <__assert_fail@plt+0x8714>
   191ec:	mov	r2, #0
   191f0:	ldr	r3, [r0]
   191f4:	cmp	r3, #0
   191f8:	beq	19214 <__assert_fail@plt+0x83a4>
   191fc:	ldr	r1, [r3]
   19200:	ldr	r3, [r3, #244]	; 0xf4
   19204:	cmp	r2, r1
   19208:	movcc	r2, r1
   1920c:	cmp	r3, #0
   19210:	bne	191fc <__assert_fail@plt+0x838c>
   19214:	ldr	r0, [r0, #12]
   19218:	cmp	r0, #0
   1921c:	bne	191f0 <__assert_fail@plt+0x8380>
   19220:	add	r7, r2, #1
   19224:	mov	r0, r7
   19228:	mov	r1, #4
   1922c:	bl	10c84 <calloc@plt>
   19230:	cmp	r0, #0
   19234:	str	r0, [r5, #40]	; 0x28
   19238:	beq	19478 <__assert_fail@plt+0x8608>
   1923c:	mov	r0, r4
   19240:	str	r7, [r5, #4]
   19244:	bl	151bc <__assert_fail@plt+0x434c>
   19248:	cmp	r0, #0
   1924c:	blt	194d4 <__assert_fail@plt+0x8664>
   19250:	ldr	ip, [sp, #24]
   19254:	ldr	r9, [sp, #36]	; 0x24
   19258:	add	ip, ip, #1
   1925c:	ldr	r3, [r5, #4]
   19260:	cmp	ip, fp
   19264:	str	ip, [sp, #24]
   19268:	add	r9, r9, r3
   1926c:	str	r9, [sp, #36]	; 0x24
   19270:	beq	195b0 <__assert_fail@plt+0x8740>
   19274:	ldr	r7, [sp, #28]
   19278:	ldr	r9, [sp, #24]
   1927c:	mov	ip, r7
   19280:	ldr	r3, [ip], #4
   19284:	lsl	r4, r9, #2
   19288:	ldr	r2, [r3]
   1928c:	str	ip, [sp, #28]
   19290:	cmp	r2, #2
   19294:	bne	199d0 <__assert_fail@plt+0x8b60>
   19298:	ldr	r0, [r6, #20]
   1929c:	ldr	r2, [r3, #20]
   192a0:	cmp	r2, r0
   192a4:	beq	190e4 <__assert_fail@plt+0x8274>
   192a8:	ldr	r3, [sp, #200]	; 0xc8
   192ac:	cmp	r0, #0
   192b0:	beq	19868 <__assert_fail@plt+0x89f8>
   192b4:	cmp	r3, #0
   192b8:	beq	1b13c <__assert_fail@plt+0xa2cc>
   192bc:	ldr	ip, [r3, #12]
   192c0:	cmp	ip, #0
   192c4:	beq	1983c <__assert_fail@plt+0x89cc>
   192c8:	ldr	r2, [pc, #3180]	; 19f3c <__assert_fail@plt+0x90cc>
   192cc:	mov	lr, #1
   192d0:	ldr	r0, [pc, #3176]	; 19f40 <__assert_fail@plt+0x90d0>
   192d4:	mov	r1, r3
   192d8:	add	r2, pc, r2
   192dc:	ldr	r9, [sp, #40]	; 0x28
   192e0:	add	r0, pc, r0
   192e4:	add	r2, r2, #800	; 0x320
   192e8:	stmib	r3, {r0, r2}
   192ec:	sub	r9, r9, #4
   192f0:	ldr	r2, [pc, #3148]	; 19f44 <__assert_fail@plt+0x90d4>
   192f4:	mvn	r4, #0
   192f8:	str	lr, [r3]
   192fc:	str	r9, [sp, #28]
   19300:	add	r2, pc, r2
   19304:	ldr	r0, [r3, #16]
   19308:	blx	ip
   1930c:	b	1936c <__assert_fail@plt+0x84fc>
   19310:	ldr	r3, [sp, #200]	; 0xc8
   19314:	cmp	r3, #0
   19318:	beq	1958c <__assert_fail@plt+0x871c>
   1931c:	ldr	ip, [r3, #12]
   19320:	cmp	ip, #0
   19324:	beq	1935c <__assert_fail@plt+0x84ec>
   19328:	ldr	r2, [pc, #3096]	; 19f48 <__assert_fail@plt+0x90d8>
   1932c:	mov	lr, #1
   19330:	ldr	r0, [pc, #3092]	; 19f4c <__assert_fail@plt+0x90dc>
   19334:	mov	r1, r3
   19338:	add	r2, pc, r2
   1933c:	str	lr, [r3]
   19340:	add	r0, pc, r0
   19344:	add	r2, r2, #816	; 0x330
   19348:	stmib	r3, {r0, r2}
   1934c:	ldr	r2, [pc, #3068]	; 19f50 <__assert_fail@plt+0x90e0>
   19350:	ldr	r0, [r3, #16]
   19354:	add	r2, pc, r2
   19358:	blx	ip
   1935c:	ldr	sl, [sp, #40]	; 0x28
   19360:	mvn	r4, #0
   19364:	sub	sl, sl, #4
   19368:	str	sl, [sp, #28]
   1936c:	ldr	r8, [sp, #28]
   19370:	mov	r7, #0
   19374:	ldr	r6, [r8, #4]!
   19378:	cmp	r6, #0
   1937c:	beq	19404 <__assert_fail@plt+0x8594>
   19380:	mov	r9, r6
   19384:	mov	r5, #8
   19388:	ldr	r0, [r9, #8]
   1938c:	add	r9, r9, #4
   19390:	bl	10ca8 <free@plt>
   19394:	subs	r5, r5, #1
   19398:	bne	19388 <__assert_fail@plt+0x8518>
   1939c:	ldr	r0, [r6, #44]	; 0x2c
   193a0:	cmp	r0, #0
   193a4:	beq	193e4 <__assert_fail@plt+0x8574>
   193a8:	ldr	r2, [r6]
   193ac:	ldr	r2, [r2, #36]	; 0x24
   193b0:	cmp	r2, #0
   193b4:	bne	193cc <__assert_fail@plt+0x855c>
   193b8:	b	193e8 <__assert_fail@plt+0x8578>
   193bc:	ldr	r2, [r6]
   193c0:	ldr	r2, [r2, #36]	; 0x24
   193c4:	cmp	r5, r2
   193c8:	bcs	193e8 <__assert_fail@plt+0x8578>
   193cc:	ldr	r0, [r0, r5, lsl #2]
   193d0:	add	r5, r5, #1
   193d4:	bl	10ca8 <free@plt>
   193d8:	ldr	r0, [r6, #44]	; 0x2c
   193dc:	cmp	r0, #0
   193e0:	bne	193bc <__assert_fail@plt+0x854c>
   193e4:	mov	r0, #0
   193e8:	bl	10ca8 <free@plt>
   193ec:	ldr	r0, [r6, #48]	; 0x30
   193f0:	bl	10ca8 <free@plt>
   193f4:	ldr	r0, [r6, #40]	; 0x28
   193f8:	bl	10ca8 <free@plt>
   193fc:	mov	r0, r6
   19400:	bl	10ca8 <free@plt>
   19404:	add	r7, r7, #1
   19408:	cmp	fp, r7
   1940c:	bgt	19374 <__assert_fail@plt+0x8504>
   19410:	ldr	r0, [sp, #40]	; 0x28
   19414:	bl	10ca8 <free@plt>
   19418:	ldr	r0, [sp, #196]	; 0xc4
   1941c:	bl	10ca8 <free@plt>
   19420:	mov	r0, r4
   19424:	b	19044 <__assert_fail@plt+0x81d4>
   19428:	ldr	r3, [sp, #200]	; 0xc8
   1942c:	cmp	r3, #0
   19430:	beq	19598 <__assert_fail@plt+0x8728>
   19434:	ldr	ip, [r3, #12]
   19438:	cmp	ip, #0
   1943c:	beq	1935c <__assert_fail@plt+0x84ec>
   19440:	ldr	r2, [pc, #2828]	; 19f54 <__assert_fail@plt+0x90e4>
   19444:	mov	lr, #1
   19448:	ldr	r0, [pc, #2824]	; 19f58 <__assert_fail@plt+0x90e8>
   1944c:	mov	r1, r3
   19450:	add	r2, pc, r2
   19454:	str	lr, [r3]
   19458:	add	r0, pc, r0
   1945c:	add	r2, r2, #816	; 0x330
   19460:	stmib	r3, {r0, r2}
   19464:	ldr	r2, [pc, #2800]	; 19f5c <__assert_fail@plt+0x90ec>
   19468:	ldr	r0, [r3, #16]
   1946c:	add	r2, pc, r2
   19470:	blx	ip
   19474:	b	1935c <__assert_fail@plt+0x84ec>
   19478:	ldr	r3, [sp, #200]	; 0xc8
   1947c:	cmp	r3, #0
   19480:	beq	195a4 <__assert_fail@plt+0x8734>
   19484:	ldr	ip, [r3, #12]
   19488:	cmp	ip, #0
   1948c:	beq	1935c <__assert_fail@plt+0x84ec>
   19490:	ldr	r2, [pc, #2760]	; 19f60 <__assert_fail@plt+0x90f0>
   19494:	mov	lr, #1
   19498:	ldr	r0, [pc, #2756]	; 19f64 <__assert_fail@plt+0x90f4>
   1949c:	mov	r1, r3
   194a0:	add	r2, pc, r2
   194a4:	str	lr, [r3]
   194a8:	add	r0, pc, r0
   194ac:	add	r2, r2, #816	; 0x330
   194b0:	stmib	r3, {r0, r2}
   194b4:	ldr	r2, [pc, #2732]	; 19f68 <__assert_fail@plt+0x90f8>
   194b8:	ldr	r0, [r3, #16]
   194bc:	add	r2, pc, r2
   194c0:	blx	ip
   194c4:	b	1935c <__assert_fail@plt+0x84ec>
   194c8:	ldr	r3, [pc, #3124]	; 1a104 <__assert_fail@plt+0x9294>
   194cc:	ldr	r4, [r8, r3]
   194d0:	b	19000 <__assert_fail@plt+0x8190>
   194d4:	ldr	r2, [sp, #200]	; 0xc8
   194d8:	cmp	r2, #0
   194dc:	beq	19850 <__assert_fail@plt+0x89e0>
   194e0:	ldr	ip, [r2, #12]
   194e4:	cmp	ip, #0
   194e8:	beq	1935c <__assert_fail@plt+0x84ec>
   194ec:	ldr	r3, [r5]
   194f0:	mov	r0, #1
   194f4:	ldr	lr, [pc, #2672]	; 19f6c <__assert_fail@plt+0x90fc>
   194f8:	mov	r1, r2
   194fc:	ldr	r4, [pc, #2668]	; 19f70 <__assert_fail@plt+0x9100>
   19500:	add	lr, pc, lr
   19504:	ldr	r3, [r3, #4]
   19508:	add	r4, pc, r4
   1950c:	add	lr, lr, #816	; 0x330
   19510:	stm	r2, {r0, r4, lr}
   19514:	ldr	r0, [r2, #16]
   19518:	ldr	r2, [pc, #2644]	; 19f74 <__assert_fail@plt+0x9104>
   1951c:	add	r2, pc, r2
   19520:	blx	ip
   19524:	b	1935c <__assert_fail@plt+0x84ec>
   19528:	ldr	r2, [pc, #3028]	; 1a104 <__assert_fail@plt+0x9294>
   1952c:	ldr	ip, [r8, r2]
   19530:	b	19100 <__assert_fail@plt+0x8290>
   19534:	ldr	r3, [sp, #200]	; 0xc8
   19538:	cmp	r3, #0
   1953c:	beq	1985c <__assert_fail@plt+0x89ec>
   19540:	ldr	ip, [r3, #12]
   19544:	cmp	ip, #0
   19548:	beq	1935c <__assert_fail@plt+0x84ec>
   1954c:	ldr	r2, [pc, #2596]	; 19f78 <__assert_fail@plt+0x9108>
   19550:	mov	lr, #1
   19554:	ldr	r0, [pc, #2592]	; 19f7c <__assert_fail@plt+0x910c>
   19558:	mov	r1, r3
   1955c:	add	r2, pc, r2
   19560:	str	lr, [r3]
   19564:	add	r0, pc, r0
   19568:	add	r2, r2, #816	; 0x330
   1956c:	stmib	r3, {r0, r2}
   19570:	ldr	r2, [pc, #2568]	; 19f80 <__assert_fail@plt+0x9110>
   19574:	ldr	r0, [r3, #16]
   19578:	add	r2, pc, r2
   1957c:	blx	ip
   19580:	b	1935c <__assert_fail@plt+0x84ec>
   19584:	mov	r7, #1
   19588:	b	19224 <__assert_fail@plt+0x83b4>
   1958c:	ldr	r3, [pc, #2928]	; 1a104 <__assert_fail@plt+0x9294>
   19590:	ldr	r3, [r8, r3]
   19594:	b	1931c <__assert_fail@plt+0x84ac>
   19598:	ldr	r3, [pc, #2916]	; 1a104 <__assert_fail@plt+0x9294>
   1959c:	ldr	r3, [r8, r3]
   195a0:	b	19434 <__assert_fail@plt+0x85c4>
   195a4:	ldr	r3, [pc, #2904]	; 1a104 <__assert_fail@plt+0x9294>
   195a8:	ldr	r3, [r8, r3]
   195ac:	b	19484 <__assert_fail@plt+0x8614>
   195b0:	ldr	r6, [sp, #144]	; 0x90
   195b4:	ldr	ip, [r6, #200]	; 0xc8
   195b8:	cmp	ip, #0
   195bc:	movne	r2, #0
   195c0:	beq	1b148 <__assert_fail@plt+0xa2d8>
   195c4:	ldr	r3, [ip]
   195c8:	cmp	r3, #0
   195cc:	beq	195e8 <__assert_fail@plt+0x8778>
   195d0:	ldr	r1, [r3]
   195d4:	ldr	r3, [r3, #244]	; 0xf4
   195d8:	cmp	r2, r1
   195dc:	movcc	r2, r1
   195e0:	cmp	r3, #0
   195e4:	bne	195d0 <__assert_fail@plt+0x8760>
   195e8:	ldr	r3, [ip, #12]
   195ec:	cmp	r3, #0
   195f0:	beq	1964c <__assert_fail@plt+0x87dc>
   195f4:	mov	ip, r3
   195f8:	b	195c4 <__assert_fail@plt+0x8754>
   195fc:	cmp	r4, #0
   19600:	beq	19974 <__assert_fail@plt+0x8b04>
   19604:	ldr	r3, [r4, #12]
   19608:	cmp	r3, #0
   1960c:	beq	19040 <__assert_fail@plt+0x81d0>
   19610:	ldr	r2, [pc, #2412]	; 19f84 <__assert_fail@plt+0x9114>
   19614:	mov	ip, #1
   19618:	ldr	r0, [pc, #2408]	; 19f88 <__assert_fail@plt+0x9118>
   1961c:	mov	r1, r4
   19620:	add	r2, pc, r2
   19624:	str	ip, [r4]
   19628:	add	r0, pc, r0
   1962c:	add	r2, r2, #800	; 0x320
   19630:	stmib	r4, {r0, r2}
   19634:	ldr	r2, [pc, #2384]	; 19f8c <__assert_fail@plt+0x911c>
   19638:	ldr	r0, [r4, #16]
   1963c:	add	r2, pc, r2
   19640:	blx	r3
   19644:	mvn	r0, #0
   19648:	b	19044 <__assert_fail@plt+0x81d4>
   1964c:	ldr	r0, [r6, #204]	; 0xcc
   19650:	add	r2, r2, #1
   19654:	str	ip, [sp, #148]	; 0x94
   19658:	str	r2, [sp, #156]	; 0x9c
   1965c:	str	ip, [sp, #152]	; 0x98
   19660:	bl	10ca8 <free@plt>
   19664:	ldr	r5, [sp, #156]	; 0x9c
   19668:	mov	r1, #4
   1966c:	ldr	sl, [sp, #36]	; 0x24
   19670:	ldr	r4, [sp, #144]	; 0x90
   19674:	add	r5, sl, r5
   19678:	mov	r0, r5
   1967c:	bl	10c84 <calloc@plt>
   19680:	cmp	r0, #0
   19684:	str	r0, [r4, #204]	; 0xcc
   19688:	beq	198c4 <__assert_fail@plt+0x8a54>
   1968c:	mov	r0, r5
   19690:	mov	r1, #4
   19694:	bl	10c84 <calloc@plt>
   19698:	cmp	r0, #0
   1969c:	str	r0, [sp, #196]	; 0xc4
   196a0:	beq	19ddc <__assert_fail@plt+0x8f6c>
   196a4:	ldr	r1, [r4, #200]	; 0xc8
   196a8:	cmp	r1, #0
   196ac:	beq	196f8 <__assert_fail@plt+0x8888>
   196b0:	ldr	r3, [r1]
   196b4:	cmp	r3, #0
   196b8:	beq	196ec <__assert_fail@plt+0x887c>
   196bc:	ldr	r2, [r3]
   196c0:	ldr	r0, [r4, #204]	; 0xcc
   196c4:	sub	r2, r2, #-1073741823	; 0xc0000001
   196c8:	str	r3, [r0, r2, lsl #2]
   196cc:	ldr	ip, [sp, #196]	; 0xc4
   196d0:	ldr	r0, [sp, #144]	; 0x90
   196d4:	add	r2, ip, r2, lsl #2
   196d8:	str	r0, [r2, #4]
   196dc:	ldr	r3, [r3, #244]	; 0xf4
   196e0:	ldr	r4, [sp, #144]	; 0x90
   196e4:	cmp	r3, #0
   196e8:	bne	196bc <__assert_fail@plt+0x884c>
   196ec:	ldr	r1, [r1, #12]
   196f0:	cmp	r1, #0
   196f4:	bne	196b0 <__assert_fail@plt+0x8840>
   196f8:	mov	r0, r4
   196fc:	bl	151bc <__assert_fail@plt+0x434c>
   19700:	cmp	r0, #0
   19704:	blt	19980 <__assert_fail@plt+0x8b10>
   19708:	cmp	fp, #0
   1970c:	ble	19e30 <__assert_fail@plt+0x8fc0>
   19710:	ldr	ip, [sp, #40]	; 0x28
   19714:	mov	r6, #0
   19718:	ldr	r5, [pc, #2160]	; 19f90 <__assert_fail@plt+0x9120>
   1971c:	add	r9, sp, #140	; 0x8c
   19720:	sub	ip, ip, #4
   19724:	str	ip, [sp, #28]
   19728:	add	r5, pc, r5
   1972c:	mov	r7, ip
   19730:	b	19740 <__assert_fail@plt+0x88d0>
   19734:	add	r6, r6, #1
   19738:	cmp	r6, fp
   1973c:	beq	1992c <__assert_fail@plt+0x8abc>
   19740:	ldr	r0, [r7, #4]!
   19744:	mov	r1, r5
   19748:	mov	r2, r9
   1974c:	ldr	r3, [r0]
   19750:	str	r0, [sp, #164]	; 0xa4
   19754:	ldr	ip, [r3, #4]
   19758:	ldr	r0, [r3, #48]	; 0x30
   1975c:	str	ip, [sp, #168]	; 0xa8
   19760:	bl	14b94 <__assert_fail@plt+0x3d24>
   19764:	cmp	r0, #0
   19768:	beq	19734 <__assert_fail@plt+0x88c4>
   1976c:	mov	r4, r0
   19770:	b	1936c <__assert_fail@plt+0x84fc>
   19774:	mov	r3, r4
   19778:	b	192ac <__assert_fail@plt+0x843c>
   1977c:	mov	r3, r4
   19780:	cmp	r3, #0
   19784:	beq	199d8 <__assert_fail@plt+0x8b68>
   19788:	ldr	ip, [r3, #12]
   1978c:	cmp	ip, #0
   19790:	beq	1983c <__assert_fail@plt+0x89cc>
   19794:	ldr	r2, [pc, #2040]	; 19f94 <__assert_fail@plt+0x9124>
   19798:	mov	lr, #1
   1979c:	ldr	r0, [pc, #2036]	; 19f98 <__assert_fail@plt+0x9128>
   197a0:	mov	r1, r3
   197a4:	add	r2, pc, r2
   197a8:	ldr	sl, [sp, #40]	; 0x28
   197ac:	add	r0, pc, r0
   197b0:	add	r2, r2, #800	; 0x320
   197b4:	stmib	r3, {r0, r2}
   197b8:	sub	sl, sl, #4
   197bc:	ldr	r2, [pc, #2008]	; 19f9c <__assert_fail@plt+0x912c>
   197c0:	mvn	r4, #0
   197c4:	str	lr, [r3]
   197c8:	str	sl, [sp, #28]
   197cc:	add	r2, pc, r2
   197d0:	ldr	r0, [r3, #16]
   197d4:	blx	ip
   197d8:	b	1936c <__assert_fail@plt+0x84fc>
   197dc:	ldr	r3, [sp, #200]	; 0xc8
   197e0:	cmp	r3, #0
   197e4:	beq	199e4 <__assert_fail@plt+0x8b74>
   197e8:	ldr	ip, [r3, #12]
   197ec:	cmp	ip, #0
   197f0:	beq	1983c <__assert_fail@plt+0x89cc>
   197f4:	ldr	r2, [pc, #1956]	; 19fa0 <__assert_fail@plt+0x9130>
   197f8:	mov	lr, #1
   197fc:	ldr	r0, [pc, #1952]	; 19fa4 <__assert_fail@plt+0x9134>
   19800:	mov	r1, r3
   19804:	add	r2, pc, r2
   19808:	ldr	r9, [sp, #40]	; 0x28
   1980c:	add	r0, pc, r0
   19810:	add	r2, r2, #800	; 0x320
   19814:	stmib	r3, {r0, r2}
   19818:	sub	r9, r9, #4
   1981c:	ldr	r2, [pc, #1924]	; 19fa8 <__assert_fail@plt+0x9138>
   19820:	mvn	r4, #0
   19824:	str	lr, [r3]
   19828:	str	r9, [sp, #28]
   1982c:	add	r2, pc, r2
   19830:	ldr	r0, [r3, #16]
   19834:	blx	ip
   19838:	b	1936c <__assert_fail@plt+0x84fc>
   1983c:	ldr	ip, [sp, #40]	; 0x28
   19840:	mvn	r4, #0
   19844:	sub	ip, ip, #4
   19848:	str	ip, [sp, #28]
   1984c:	b	1936c <__assert_fail@plt+0x84fc>
   19850:	ldr	r3, [pc, #2220]	; 1a104 <__assert_fail@plt+0x9294>
   19854:	ldr	r2, [r8, r3]
   19858:	b	194e0 <__assert_fail@plt+0x8670>
   1985c:	ldr	r3, [pc, #2208]	; 1a104 <__assert_fail@plt+0x9294>
   19860:	ldr	r3, [r8, r3]
   19864:	b	19540 <__assert_fail@plt+0x86d0>
   19868:	cmp	r3, #0
   1986c:	beq	1b16c <__assert_fail@plt+0xa2fc>
   19870:	ldr	ip, [r3, #12]
   19874:	cmp	ip, #0
   19878:	beq	1983c <__assert_fail@plt+0x89cc>
   1987c:	ldr	r2, [pc, #1832]	; 19fac <__assert_fail@plt+0x913c>
   19880:	mov	lr, #1
   19884:	ldr	r0, [pc, #1828]	; 19fb0 <__assert_fail@plt+0x9140>
   19888:	mov	r1, r3
   1988c:	add	r2, pc, r2
   19890:	ldr	sl, [sp, #40]	; 0x28
   19894:	add	r0, pc, r0
   19898:	add	r2, r2, #800	; 0x320
   1989c:	stmib	r3, {r0, r2}
   198a0:	sub	sl, sl, #4
   198a4:	ldr	r2, [pc, #1800]	; 19fb4 <__assert_fail@plt+0x9144>
   198a8:	mvn	r4, #0
   198ac:	str	lr, [r3]
   198b0:	str	sl, [sp, #28]
   198b4:	add	r2, pc, r2
   198b8:	ldr	r0, [r3, #16]
   198bc:	blx	ip
   198c0:	b	1936c <__assert_fail@plt+0x84fc>
   198c4:	ldr	r3, [sp, #200]	; 0xc8
   198c8:	cmp	r3, #0
   198cc:	beq	1b130 <__assert_fail@plt+0xa2c0>
   198d0:	ldr	ip, [r3, #12]
   198d4:	cmp	ip, #0
   198d8:	beq	19910 <__assert_fail@plt+0x8aa0>
   198dc:	ldr	r2, [pc, #1748]	; 19fb8 <__assert_fail@plt+0x9148>
   198e0:	mov	lr, #1
   198e4:	ldr	r0, [pc, #1744]	; 19fbc <__assert_fail@plt+0x914c>
   198e8:	mov	r1, r3
   198ec:	add	r2, pc, r2
   198f0:	str	lr, [r3]
   198f4:	add	r0, pc, r0
   198f8:	add	r2, r2, #848	; 0x350
   198fc:	stmib	r3, {r0, r2}
   19900:	ldr	r2, [pc, #1720]	; 19fc0 <__assert_fail@plt+0x9150>
   19904:	ldr	r0, [r3, #16]
   19908:	add	r2, pc, r2
   1990c:	blx	ip
   19910:	mvn	r4, #0
   19914:	cmp	fp, #0
   19918:	ble	19410 <__assert_fail@plt+0x85a0>
   1991c:	ldr	ip, [sp, #40]	; 0x28
   19920:	sub	ip, ip, #4
   19924:	str	ip, [sp, #28]
   19928:	b	1936c <__assert_fail@plt+0x84fc>
   1992c:	mov	r5, r0
   19930:	ldr	r6, [sp, #28]
   19934:	b	19944 <__assert_fail@plt+0x8ad4>
   19938:	add	r5, r5, #1
   1993c:	cmp	r5, fp
   19940:	beq	199f0 <__assert_fail@plt+0x8b80>
   19944:	ldr	r1, [r6, #4]!
   19948:	add	r0, sp, #140	; 0x8c
   1994c:	mov	r2, #0
   19950:	ldr	r3, [r1]
   19954:	str	r1, [sp, #164]	; 0xa4
   19958:	add	r1, r3, #24
   1995c:	ldr	r3, [r3, #4]
   19960:	str	r3, [sp, #168]	; 0xa8
   19964:	bl	16b48 <__assert_fail@plt+0x5cd8>
   19968:	cmp	r0, #0
   1996c:	beq	19938 <__assert_fail@plt+0x8ac8>
   19970:	b	1976c <__assert_fail@plt+0x88fc>
   19974:	ldr	r3, [pc, #1928]	; 1a104 <__assert_fail@plt+0x9294>
   19978:	ldr	r4, [r8, r3]
   1997c:	b	19604 <__assert_fail@plt+0x8794>
   19980:	ldr	r3, [sp, #200]	; 0xc8
   19984:	cmp	r3, #0
   19988:	beq	19dd0 <__assert_fail@plt+0x8f60>
   1998c:	ldr	ip, [r3, #12]
   19990:	cmp	ip, #0
   19994:	beq	19910 <__assert_fail@plt+0x8aa0>
   19998:	ldr	r2, [pc, #1572]	; 19fc4 <__assert_fail@plt+0x9154>
   1999c:	mov	lr, #1
   199a0:	ldr	r0, [pc, #1568]	; 19fc8 <__assert_fail@plt+0x9158>
   199a4:	mov	r1, r3
   199a8:	add	r2, pc, r2
   199ac:	str	lr, [r3]
   199b0:	add	r0, pc, r0
   199b4:	add	r2, r2, #848	; 0x350
   199b8:	stmib	r3, {r0, r2}
   199bc:	ldr	r2, [pc, #1544]	; 19fcc <__assert_fail@plt+0x915c>
   199c0:	ldr	r0, [r3, #16]
   199c4:	add	r2, pc, r2
   199c8:	blx	ip
   199cc:	b	19910 <__assert_fail@plt+0x8aa0>
   199d0:	ldr	r3, [sp, #200]	; 0xc8
   199d4:	b	19780 <__assert_fail@plt+0x8910>
   199d8:	ldr	r3, [pc, #1828]	; 1a104 <__assert_fail@plt+0x9294>
   199dc:	ldr	r3, [r8, r3]
   199e0:	b	19788 <__assert_fail@plt+0x8918>
   199e4:	ldr	r3, [pc, #1816]	; 1a104 <__assert_fail@plt+0x9294>
   199e8:	ldr	r3, [r8, r3]
   199ec:	b	197e8 <__assert_fail@plt+0x8978>
   199f0:	mov	r2, r0
   199f4:	ldr	r1, [sp, #144]	; 0x90
   199f8:	ldr	r0, [sp, #200]	; 0xc8
   199fc:	bl	21e18 <policydb_user_cache@@Base+0x14fc>
   19a00:	cmp	r0, #0
   19a04:	beq	19a60 <__assert_fail@plt+0x8bf0>
   19a08:	ldr	r3, [sp, #200]	; 0xc8
   19a0c:	cmp	r3, #0
   19a10:	ldreq	r3, [pc, #1772]	; 1a104 <__assert_fail@plt+0x9294>
   19a14:	ldreq	r3, [r8, r3]
   19a18:	ldr	ip, [r3, #12]
   19a1c:	cmp	ip, #0
   19a20:	beq	19910 <__assert_fail@plt+0x8aa0>
   19a24:	ldr	r2, [pc, #1444]	; 19fd0 <__assert_fail@plt+0x9160>
   19a28:	mov	lr, #1
   19a2c:	ldr	r0, [pc, #1440]	; 19fd4 <__assert_fail@plt+0x9164>
   19a30:	mov	r1, r3
   19a34:	add	r2, pc, r2
   19a38:	str	lr, [r3]
   19a3c:	add	r0, pc, r0
   19a40:	add	r2, r2, #800	; 0x320
   19a44:	stmib	r3, {r0, r2}
   19a48:	mvn	r4, #0
   19a4c:	ldr	r2, [pc, #1412]	; 19fd8 <__assert_fail@plt+0x9168>
   19a50:	ldr	r0, [r3, #16]
   19a54:	add	r2, pc, r2
   19a58:	blx	ip
   19a5c:	b	19914 <__assert_fail@plt+0x8aa4>
   19a60:	ldr	ip, [sp, #28]
   19a64:	add	sl, sp, #200	; 0xc8
   19a68:	ldrd	r6, [sp, #64]	; 0x40
   19a6c:	ldr	r9, [pc, #1384]	; 19fdc <__assert_fail@plt+0x916c>
   19a70:	str	sl, [sp, #72]	; 0x48
   19a74:	add	r9, pc, r9
   19a78:	str	r0, [sp, #88]	; 0x58
   19a7c:	str	r9, [sp, #100]	; 0x64
   19a80:	str	ip, [sp, #92]	; 0x5c
   19a84:	str	fp, [sp, #36]	; 0x24
   19a88:	str	r8, [sp, #48]	; 0x30
   19a8c:	ldr	r9, [sp, #92]	; 0x5c
   19a90:	add	r0, sp, #140	; 0x8c
   19a94:	mov	r2, #0
   19a98:	ldr	r8, [r9, #4]!
   19a9c:	ldr	r1, [r8]
   19aa0:	str	r9, [sp, #92]	; 0x5c
   19aa4:	add	r1, r1, #24
   19aa8:	str	r8, [sp, #164]	; 0xa4
   19aac:	ldr	r3, [r1, #-20]	; 0xffffffec
   19ab0:	str	r3, [sp, #168]	; 0xa8
   19ab4:	bl	16b48 <__assert_fail@plt+0x5cd8>
   19ab8:	cmp	r0, #0
   19abc:	bne	1b0f4 <__assert_fail@plt+0xa284>
   19ac0:	ldr	r3, [r8]
   19ac4:	ldr	sl, [r3, #200]	; 0xc8
   19ac8:	cmp	sl, #0
   19acc:	str	sl, [sp, #64]	; 0x40
   19ad0:	beq	1b0bc <__assert_fail@plt+0xa24c>
   19ad4:	ldrd	sl, [sp, #56]	; 0x38
   19ad8:	add	ip, r8, #16
   19adc:	str	ip, [sp, #96]	; 0x60
   19ae0:	bl	305a0 <policydb_user_cache@@Base+0xfc84>
   19ae4:	cmp	r0, #0
   19ae8:	str	r0, [sp, #76]	; 0x4c
   19aec:	beq	1b178 <__assert_fail@plt+0xa308>
   19af0:	ldr	r9, [sp, #64]	; 0x40
   19af4:	ldr	ip, [sp, #64]	; 0x40
   19af8:	ldr	r9, [r9]
   19afc:	ldr	r3, [ip, #8]
   19b00:	cmp	r9, #0
   19b04:	str	r9, [sp, #52]	; 0x34
   19b08:	ldr	r9, [sp, #76]	; 0x4c
   19b0c:	str	r3, [r9, #8]
   19b10:	beq	1b090 <__assert_fail@plt+0xa220>
   19b14:	ldr	r0, [sp, #156]	; 0x9c
   19b18:	mov	r4, #0
   19b1c:	bl	30614 <policydb_user_cache@@Base+0xfcf8>
   19b20:	cmp	r0, #0
   19b24:	str	r0, [sp, #24]
   19b28:	beq	1b030 <__assert_fail@plt+0xa1c0>
   19b2c:	ldr	r3, [r8]
   19b30:	ldr	r0, [r3, #4]
   19b34:	cmp	r0, #0
   19b38:	beq	19b50 <__assert_fail@plt+0x8ce0>
   19b3c:	bl	10dd4 <__strdup@plt>
   19b40:	ldr	ip, [sp, #24]
   19b44:	cmp	r0, #0
   19b48:	str	r0, [ip, #240]	; 0xf0
   19b4c:	beq	1b1e4 <__assert_fail@plt+0xa374>
   19b50:	cmp	r4, #0
   19b54:	ldr	r3, [sp, #144]	; 0x90
   19b58:	ldr	r9, [sp, #24]
   19b5c:	mov	r2, r8
   19b60:	ldreq	ip, [sp, #76]	; 0x4c
   19b64:	ldr	r0, [sp, #156]	; 0x9c
   19b68:	ldr	r3, [r3, #204]	; 0xcc
   19b6c:	streq	r9, [ip]
   19b70:	sub	r0, r0, #-1073741823	; 0xc0000001
   19b74:	ldr	ip, [sp, #24]
   19b78:	ldr	r1, [sp, #24]
   19b7c:	strne	r9, [r4, #244]	; 0xf4
   19b80:	ldr	r9, [sp, #52]	; 0x34
   19b84:	ldr	lr, [r1], #12
   19b88:	str	ip, [r3, r0, lsl #2]
   19b8c:	add	r3, sp, #200	; 0xc8
   19b90:	ldr	ip, [sp, #196]	; 0xc4
   19b94:	add	r0, ip, r0, lsl #2
   19b98:	ldr	ip, [r8]
   19b9c:	str	ip, [r0, #4]
   19ba0:	ldr	ip, [r9]
   19ba4:	ldr	r0, [r8, #40]	; 0x28
   19ba8:	str	lr, [r0, ip, lsl #2]
   19bac:	ldr	r0, [r9, #12]
   19bb0:	bl	18c1c <__assert_fail@plt+0x7dac>
   19bb4:	cmn	r0, #1
   19bb8:	beq	1b024 <__assert_fail@plt+0xa1b4>
   19bbc:	ldr	ip, [sp, #24]
   19bc0:	ldr	ip, [ip, #16]
   19bc4:	str	ip, [sp, #56]	; 0x38
   19bc8:	ldr	ip, [sp, #52]	; 0x34
   19bcc:	ldr	r9, [ip, #16]
   19bd0:	ldr	ip, [sp, #56]	; 0x38
   19bd4:	cmp	ip, #0
   19bd8:	beq	19c00 <__assert_fail@plt+0x8d90>
   19bdc:	ldr	r3, [ip, #44]	; 0x2c
   19be0:	cmp	r3, #0
   19be4:	beq	19c00 <__assert_fail@plt+0x8d90>
   19be8:	str	r3, [sp, #56]	; 0x38
   19bec:	mov	r2, r3
   19bf0:	ldr	r3, [r3, #44]	; 0x2c
   19bf4:	cmp	r3, #0
   19bf8:	bne	19bec <__assert_fail@plt+0x8d7c>
   19bfc:	str	r2, [sp, #56]	; 0x38
   19c00:	cmp	r9, #0
   19c04:	beq	1a314 <__assert_fail@plt+0x94a4>
   19c08:	strd	sl, [sp, #80]	; 0x50
   19c0c:	mov	r0, #48	; 0x30
   19c10:	bl	10d44 <malloc@plt>
   19c14:	subs	r5, r0, #0
   19c18:	beq	19d58 <__assert_fail@plt+0x8ee8>
   19c1c:	bl	219fc <policydb_user_cache@@Base+0x10e0>
   19c20:	mov	r0, r9
   19c24:	mov	r1, r5
   19c28:	ldr	r2, [sp, #96]	; 0x60
   19c2c:	add	r3, sp, #200	; 0xc8
   19c30:	bl	17cc0 <__assert_fail@plt+0x6e50>
   19c34:	cmp	r0, #0
   19c38:	bne	19d58 <__assert_fail@plt+0x8ee8>
   19c3c:	add	r0, r9, #12
   19c40:	add	r1, r5, #12
   19c44:	mov	r2, r8
   19c48:	add	r3, sp, #200	; 0xc8
   19c4c:	bl	186e0 <__assert_fail@plt+0x7870>
   19c50:	cmp	r0, #0
   19c54:	bne	19d58 <__assert_fail@plt+0x8ee8>
   19c58:	ldr	fp, [r9, #32]
   19c5c:	add	r4, r5, #32
   19c60:	ldr	lr, [r9, #36]	; 0x24
   19c64:	cmp	fp, #0
   19c68:	ldrne	sl, [fp]
   19c6c:	moveq	sl, fp
   19c70:	cmp	sl, lr
   19c74:	bcs	19d00 <__assert_fail@plt+0x8e90>
   19c78:	ldr	r0, [fp, #8]
   19c7c:	ldr	r1, [fp]
   19c80:	ldr	r2, [fp, #12]
   19c84:	rsb	r3, r1, sl
   19c88:	lsr	r6, r0, r3
   19c8c:	rsb	ip, r3, #32
   19c90:	sub	r0, r3, #32
   19c94:	orr	r6, r6, r2, lsl ip
   19c98:	orr	r6, r6, r2, lsr r0
   19c9c:	lsr	r7, r2, r3
   19ca0:	mov	r2, #1
   19ca4:	mov	r3, #0
   19ca8:	and	r2, r2, r6
   19cac:	and	r3, r3, r7
   19cb0:	orrs	r0, r2, r3
   19cb4:	beq	19ce8 <__assert_fail@plt+0x8e78>
   19cb8:	ldr	r3, [r8, #12]
   19cbc:	ldr	r1, [r3, sl, lsl #2]
   19cc0:	cmp	r1, #0
   19cc4:	beq	1aa38 <__assert_fail@plt+0x9bc8>
   19cc8:	sub	r1, r1, #1
   19ccc:	mov	r0, r4
   19cd0:	mov	r2, #1
   19cd4:	bl	13c24 <__assert_fail@plt+0x2db4>
   19cd8:	cmp	r0, #0
   19cdc:	bne	19d58 <__assert_fail@plt+0x8ee8>
   19ce0:	ldr	r1, [fp]
   19ce4:	ldr	lr, [r9, #36]	; 0x24
   19ce8:	add	r1, r1, #63	; 0x3f
   19cec:	cmp	sl, r1
   19cf0:	beq	19d40 <__assert_fail@plt+0x8ed0>
   19cf4:	add	sl, sl, #1
   19cf8:	cmp	sl, lr
   19cfc:	bcc	19c78 <__assert_fail@plt+0x8e08>
   19d00:	ldr	sl, [sp, #24]
   19d04:	ldr	r1, [r9, #40]	; 0x28
   19d08:	ldr	r3, [r8, #16]
   19d0c:	ldr	r2, [sl, #16]
   19d10:	sub	r1, r1, #-1073741823	; 0xc0000001
   19d14:	cmp	r2, #0
   19d18:	ldr	r3, [r3, r1, lsl #2]
   19d1c:	ldrne	ip, [sp, #56]	; 0x38
   19d20:	str	r3, [r5, #40]	; 0x28
   19d24:	streq	r5, [sl, #16]
   19d28:	strne	r5, [ip, #44]	; 0x2c
   19d2c:	ldr	r9, [r9, #44]	; 0x2c
   19d30:	cmp	r9, #0
   19d34:	beq	1a310 <__assert_fail@plt+0x94a0>
   19d38:	str	r5, [sp, #56]	; 0x38
   19d3c:	b	19c0c <__assert_fail@plt+0x8d9c>
   19d40:	ldr	r3, [fp, #16]
   19d44:	cmp	r3, #0
   19d48:	beq	19cf4 <__assert_fail@plt+0x8e84>
   19d4c:	ldr	sl, [r3]
   19d50:	mov	fp, r3
   19d54:	b	19c70 <__assert_fail@plt+0x8e00>
   19d58:	ldr	r3, [sp, #200]	; 0xc8
   19d5c:	ldr	sl, [sp, #24]
   19d60:	cmp	r3, #0
   19d64:	ldr	fp, [sp, #36]	; 0x24
   19d68:	ldr	r8, [sp, #48]	; 0x30
   19d6c:	beq	1a304 <__assert_fail@plt+0x9494>
   19d70:	ldr	ip, [r3, #12]
   19d74:	cmp	ip, #0
   19d78:	beq	19db0 <__assert_fail@plt+0x8f40>
   19d7c:	ldr	r2, [pc, #604]	; 19fe0 <__assert_fail@plt+0x9170>
   19d80:	mov	lr, #1
   19d84:	ldr	r0, [pc, #600]	; 19fe4 <__assert_fail@plt+0x9174>
   19d88:	mov	r1, r3
   19d8c:	add	r2, pc, r2
   19d90:	str	lr, [r3]
   19d94:	add	r0, pc, r0
   19d98:	add	r2, r2, #908	; 0x38c
   19d9c:	stmib	r3, {r0, r2}
   19da0:	ldr	r2, [pc, #576]	; 19fe8 <__assert_fail@plt+0x9178>
   19da4:	ldr	r0, [r3, #16]
   19da8:	add	r2, pc, r2
   19dac:	blx	ip
   19db0:	mov	r0, r5
   19db4:	mvn	r4, #0
   19db8:	bl	21a6c <policydb_user_cache@@Base+0x1150>
   19dbc:	mov	r0, sl
   19dc0:	bl	305ac <policydb_user_cache@@Base+0xfc90>
   19dc4:	ldr	r0, [sp, #76]	; 0x4c
   19dc8:	bl	30728 <policydb_user_cache@@Base+0xfe0c>
   19dcc:	b	1936c <__assert_fail@plt+0x84fc>
   19dd0:	ldr	r3, [pc, #812]	; 1a104 <__assert_fail@plt+0x9294>
   19dd4:	ldr	r3, [r8, r3]
   19dd8:	b	1998c <__assert_fail@plt+0x8b1c>
   19ddc:	ldr	r3, [sp, #200]	; 0xc8
   19de0:	cmp	r3, #0
   19de4:	ldreq	r3, [pc, #792]	; 1a104 <__assert_fail@plt+0x9294>
   19de8:	ldreq	r3, [r8, r3]
   19dec:	ldr	ip, [r3, #12]
   19df0:	cmp	ip, #0
   19df4:	beq	19910 <__assert_fail@plt+0x8aa0>
   19df8:	ldr	r2, [pc, #492]	; 19fec <__assert_fail@plt+0x917c>
   19dfc:	mov	lr, #1
   19e00:	ldr	r0, [pc, #488]	; 19ff0 <__assert_fail@plt+0x9180>
   19e04:	mov	r1, r3
   19e08:	add	r2, pc, r2
   19e0c:	str	lr, [r3]
   19e10:	add	r0, pc, r0
   19e14:	add	r2, r2, #848	; 0x350
   19e18:	stmib	r3, {r0, r2}
   19e1c:	ldr	r2, [pc, #464]	; 19ff4 <__assert_fail@plt+0x9184>
   19e20:	ldr	r0, [r3, #16]
   19e24:	add	r2, pc, r2
   19e28:	blx	ip
   19e2c:	b	19910 <__assert_fail@plt+0x8aa0>
   19e30:	ldr	r0, [sp, #200]	; 0xc8
   19e34:	mov	r2, #0
   19e38:	ldr	r1, [sp, #144]	; 0x90
   19e3c:	bl	21e18 <policydb_user_cache@@Base+0x14fc>
   19e40:	cmp	r0, #0
   19e44:	bne	19a08 <__assert_fail@plt+0x8b98>
   19e48:	ldr	r0, [sp, #144]	; 0x90
   19e4c:	bl	21c44 <policydb_user_cache@@Base+0x1328>
   19e50:	subs	r2, r0, #0
   19e54:	beq	19eb0 <__assert_fail@plt+0x9040>
   19e58:	ldr	r3, [sp, #200]	; 0xc8
   19e5c:	cmp	r3, #0
   19e60:	ldreq	r3, [pc, #668]	; 1a104 <__assert_fail@plt+0x9294>
   19e64:	ldreq	r3, [r8, r3]
   19e68:	ldr	ip, [r3, #12]
   19e6c:	cmp	ip, #0
   19e70:	beq	19910 <__assert_fail@plt+0x8aa0>
   19e74:	ldr	r2, [pc, #380]	; 19ff8 <__assert_fail@plt+0x9188>
   19e78:	mov	lr, #1
   19e7c:	ldr	r0, [pc, #376]	; 19ffc <__assert_fail@plt+0x918c>
   19e80:	mov	r1, r3
   19e84:	add	r2, pc, r2
   19e88:	str	lr, [r3]
   19e8c:	add	r0, pc, r0
   19e90:	add	r2, r2, #800	; 0x320
   19e94:	stmib	r3, {r0, r2}
   19e98:	mvn	r4, #0
   19e9c:	ldr	r2, [pc, #348]	; 1a000 <__assert_fail@plt+0x9190>
   19ea0:	ldr	r0, [r3, #16]
   19ea4:	add	r2, pc, r2
   19ea8:	blx	ip
   19eac:	b	19914 <__assert_fail@plt+0x8aa4>
   19eb0:	ldr	r0, [sp, #200]	; 0xc8
   19eb4:	ldr	r1, [sp, #144]	; 0x90
   19eb8:	bl	21e18 <policydb_user_cache@@Base+0x14fc>
   19ebc:	cmp	r0, #0
   19ec0:	beq	1a114 <__assert_fail@plt+0x92a4>
   19ec4:	ldr	r3, [sp, #200]	; 0xc8
   19ec8:	cmp	r3, #0
   19ecc:	ldreq	r3, [pc, #560]	; 1a104 <__assert_fail@plt+0x9294>
   19ed0:	ldreq	r3, [r8, r3]
   19ed4:	ldr	ip, [r3, #12]
   19ed8:	cmp	ip, #0
   19edc:	beq	19910 <__assert_fail@plt+0x8aa0>
   19ee0:	ldr	r2, [pc, #284]	; 1a004 <__assert_fail@plt+0x9194>
   19ee4:	mov	lr, #1
   19ee8:	ldr	r0, [pc, #280]	; 1a008 <__assert_fail@plt+0x9198>
   19eec:	mov	r1, r3
   19ef0:	add	r2, pc, r2
   19ef4:	str	lr, [r3]
   19ef8:	add	r0, pc, r0
   19efc:	add	r2, r2, #800	; 0x320
   19f00:	stmib	r3, {r0, r2}
   19f04:	mvn	r4, #0
   19f08:	ldr	r2, [pc, #252]	; 1a00c <__assert_fail@plt+0x919c>
   19f0c:	ldr	r0, [r3, #16]
   19f10:	add	r2, pc, r2
   19f14:	blx	ip
   19f18:	b	19914 <__assert_fail@plt+0x8aa4>
   19f1c:	andeq	r0, r4, r0, asr r0
   19f20:	strheq	r0, [r0], -ip
   19f24:	andeq	sl, r2, r8, lsr #7
   19f28:	andeq	sl, r2, r8, asr #2
   19f2c:	andeq	fp, r2, r4, lsr #32
   19f30:	andeq	sl, r2, r8, lsl #6
   19f34:	andeq	sl, r2, r8, lsr #1
   19f38:	andeq	fp, r2, r8, asr r0
   19f3c:	andeq	sl, r2, ip, ror #1
   19f40:	andeq	r9, r2, ip, lsl #29
   19f44:			; <UNDEFINED> instruction: 0x0002adb8
   19f48:	andeq	sl, r2, ip, lsl #1
   19f4c:	andeq	r9, r2, ip, lsr #28
   19f50:	andeq	sl, r2, r8, lsl #13
   19f54:	andeq	r9, r2, r4, ror pc
   19f58:	andeq	r9, r2, r4, lsl sp
   19f5c:	andeq	sl, r2, r0, ror r5
   19f60:	andeq	r9, r2, r4, lsr #30
   19f64:	andeq	r9, r2, r4, asr #25
   19f68:	andeq	sl, r2, r0, lsr #10
   19f6c:	andeq	r9, r2, r4, asr #29
   19f70:	andeq	r9, r2, r4, ror #24
   19f74:	andeq	sl, r2, ip, lsr #24
   19f78:	andeq	r9, r2, r8, ror #28
   19f7c:	andeq	r9, r2, r8, lsl #24
   19f80:	andeq	sl, r2, r4, ror #8
   19f84:	andeq	r9, r2, r4, lsr #27
   19f88:	andeq	r9, r2, r4, asr #22
   19f8c:	andeq	sl, r2, r0, lsr #7
   19f90:			; <UNDEFINED> instruction: 0xffffdb78
   19f94:	andeq	r9, r2, r0, lsr #24
   19f98:	andeq	r9, r2, r0, asr #19
   19f9c:			; <UNDEFINED> instruction: 0x0002a8b8
   19fa0:	andeq	r9, r2, r0, asr #23
   19fa4:	andeq	r9, r2, r0, ror #18
   19fa8:			; <UNDEFINED> instruction: 0x0002a1b0
   19fac:	andeq	r9, r2, r8, lsr fp
   19fb0:	ldrdeq	r9, [r2], -r8
   19fb4:	andeq	sl, r2, r8, lsr r8
   19fb8:	ldrdeq	r9, [r2], -r8
   19fbc:	andeq	r9, r2, r8, ror r8
   19fc0:	ldrdeq	sl, [r2], -r4
   19fc4:	andeq	r9, r2, ip, lsl sl
   19fc8:			; <UNDEFINED> instruction: 0x000297bc
   19fcc:	ldrdeq	sl, [r2], -r4
   19fd0:	muleq	r2, r0, r9
   19fd4:	andeq	r9, r2, r0, lsr r7
   19fd8:	andeq	sl, r2, r4, lsl #15
   19fdc:			; <UNDEFINED> instruction: 0xffffc858
   19fe0:	andeq	r9, r2, r8, lsr r6
   19fe4:	ldrdeq	r9, [r2], -r8
   19fe8:	andeq	r9, r2, r4, lsr ip
   19fec:			; <UNDEFINED> instruction: 0x000295bc
   19ff0:	andeq	r9, r2, ip, asr r3
   19ff4:			; <UNDEFINED> instruction: 0x00029bb8
   19ff8:	andeq	r9, r2, r0, asr #10
   19ffc:	andeq	r9, r2, r0, ror #5
   1a000:	andeq	sl, r2, r0, asr #7
   1a004:	ldrdeq	r9, [r2], -r4
   1a008:	andeq	r9, r2, r4, ror r2
   1a00c:	andeq	sl, r2, r8, asr #5
   1a010:	andeq	r9, r2, r4, ror r2
   1a014:	andeq	r9, r2, r0, lsl r0
   1a018:	andeq	sl, r2, r0, lsl r1
   1a01c:	strdeq	r9, [r2], -r0
   1a020:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   1a024:	andeq	r9, r2, r4, ror #28
   1a028:	strheq	sl, [r2], -r8
   1a02c:	andeq	r8, r2, r0, asr #31
   1a030:	andeq	r8, r2, r0, ror #26
   1a034:			; <UNDEFINED> instruction: 0x000295bc
   1a038:			; <UNDEFINED> instruction: 0x00028dbc
   1a03c:	andeq	r8, r2, ip, asr fp
   1a040:			; <UNDEFINED> instruction: 0x000293b8
   1a044:	andeq	r8, r2, r8, asr ip
   1a048:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   1a04c:	andeq	r9, r2, r4, asr r2
   1a050:	andeq	r8, r2, r0, lsl #20
   1a054:	andeq	r8, r2, r0, lsr #15
   1a058:	strdeq	r8, [r2], -ip
   1a05c:	andeq	r8, r2, r0, lsr #19
   1a060:	andeq	r9, r2, ip, lsr #16
   1a064:	andeq	r8, r2, r0, lsl pc
   1a068:	andeq	r8, r2, ip, ror r9
   1a06c:			; <UNDEFINED> instruction: 0x000297b8
   1a070:	andeq	r8, r2, ip, ror #29
   1a074:	andeq	r8, r2, ip, asr #18
   1a078:	muleq	r2, ip, r7
   1a07c:			; <UNDEFINED> instruction: 0x00028ebc
   1a080:	andeq	r8, r2, ip, lsl r9
   1a084:	muleq	r2, r4, r7
   1a088:	andeq	r8, r2, ip, lsl #29
   1a08c:	andeq	r8, r2, ip, asr #17
   1a090:	andeq	r8, r2, r8, ror #12
   1a094:	andeq	r9, r2, r0, lsl r9
   1a098:			; <UNDEFINED> instruction: 0xffffcd54
   1a09c:			; <UNDEFINED> instruction: 0xffffc100
   1a0a0:	muleq	r2, r0, r4
   1a0a4:	andeq	lr, r3, r4, lsl #4
   1a0a8:			; <UNDEFINED> instruction: 0x000287bc
   1a0ac:	andeq	r8, r2, r8, asr #10
   1a0b0:			; <UNDEFINED> instruction: 0x000296b8
   1a0b4:			; <UNDEFINED> instruction: 0xffffa0ec
   1a0b8:	strdeq	r8, [r2], -ip
   1a0bc:	muleq	r2, r4, r4
   1a0c0:	andeq	r9, r2, r0, asr #11
   1a0c4:	andeq	r8, r2, r4, lsl #13
   1a0c8:	andeq	r8, r2, r0, lsl #13
   1a0cc:	andeq	r9, r2, ip, lsl #5
   1a0d0:	strdeq	sp, [r3], -ip
   1a0d4:	andeq	r8, r2, r8, asr #6
   1a0d8:	andeq	r9, r2, r4, ror r5
   1a0dc:	andeq	sp, r3, r4, lsl #31
   1a0e0:	ldrdeq	r8, [r2], -r0
   1a0e4:	andeq	r9, r2, r0, lsr r5
   1a0e8:			; <UNDEFINED> instruction: 0xffff9e70
   1a0ec:	andeq	r8, r2, r4, ror r4
   1a0f0:	andeq	r8, r2, ip, lsl #4
   1a0f4:	andeq	r9, r2, r0, lsr #7
   1a0f8:	strdeq	r8, [r2], -r4
   1a0fc:	andeq	r8, r2, ip, lsl #3
   1a100:	andeq	r9, r2, r8, ror #6
   1a104:	andeq	r0, r0, ip, asr #1
   1a108:	andeq	r8, r2, r0, ror #6
   1a10c:	andeq	r8, r2, r0, lsl #2
   1a110:	andeq	r8, r2, r8, asr r9
   1a114:	ldr	r3, [sp, #140]	; 0x8c
   1a118:	ldr	r6, [sp, #144]	; 0x90
   1a11c:	cmp	r3, #0
   1a120:	beq	1a180 <__assert_fail@plt+0x9310>
   1a124:	ldr	r2, [sp, #200]	; 0xc8
   1a128:	cmp	r2, #0
   1a12c:	ldreq	r2, [pc, #-48]	; 1a104 <__assert_fail@plt+0x9294>
   1a130:	ldreq	r2, [r8, r2]
   1a134:	ldr	ip, [r2, #12]
   1a138:	cmp	ip, #0
   1a13c:	beq	1a180 <__assert_fail@plt+0x9310>
   1a140:	ldr	r3, [pc, #-312]	; 1a010 <__assert_fail@plt+0x91a0>
   1a144:	mov	r0, #3
   1a148:	ldr	lr, [pc, #-316]	; 1a014 <__assert_fail@plt+0x91a4>
   1a14c:	mov	r1, r2
   1a150:	add	r3, pc, r3
   1a154:	str	r0, [r2]
   1a158:	add	r3, r3, #1056	; 0x420
   1a15c:	add	lr, pc, lr
   1a160:	add	r3, r3, #8
   1a164:	ldr	r0, [r2, #16]
   1a168:	str	r3, [r2, #8]
   1a16c:	str	lr, [r2, #4]
   1a170:	ldr	r2, [pc, #-352]	; 1a018 <__assert_fail@plt+0x91a8>
   1a174:	add	r2, pc, r2
   1a178:	blx	ip
   1a17c:	ldr	r3, [sp, #140]	; 0x8c
   1a180:	ldr	r4, [r6, #200]	; 0xc8
   1a184:	cmp	r4, #0
   1a188:	movne	r2, r4
   1a18c:	movne	lr, #1
   1a190:	movne	ip, #0
   1a194:	beq	1a1cc <__assert_fail@plt+0x935c>
   1a198:	ldr	r0, [r2]
   1a19c:	ldr	r1, [r0, #244]	; 0xf4
   1a1a0:	str	r0, [r2, #4]
   1a1a4:	cmp	r1, #0
   1a1a8:	str	lr, [r0, #4]
   1a1ac:	beq	1a1c0 <__assert_fail@plt+0x9350>
   1a1b0:	str	ip, [r1, #4]
   1a1b4:	ldr	r1, [r1, #244]	; 0xf4
   1a1b8:	cmp	r1, #0
   1a1bc:	bne	1a1b0 <__assert_fail@plt+0x9340>
   1a1c0:	ldr	r2, [r2, #12]
   1a1c4:	cmp	r2, #0
   1a1c8:	bne	1a198 <__assert_fail@plt+0x9328>
   1a1cc:	ldr	r7, [pc, #-440]	; 1a01c <__assert_fail@plt+0x91ac>
   1a1d0:	ldr	sl, [pc, #-440]	; 1a020 <__assert_fail@plt+0x91b0>
   1a1d4:	add	r7, pc, r7
   1a1d8:	ldr	ip, [pc, #-444]	; 1a024 <__assert_fail@plt+0x91b4>
   1a1dc:	add	sl, pc, sl
   1a1e0:	str	sl, [sp, #24]
   1a1e4:	ldr	sl, [pc, #-452]	; 1a028 <__assert_fail@plt+0x91b8>
   1a1e8:	add	r7, r7, #1056	; 0x420
   1a1ec:	add	r7, r7, #8
   1a1f0:	add	ip, pc, ip
   1a1f4:	add	sl, pc, sl
   1a1f8:	str	ip, [sp, #28]
   1a1fc:	cmp	r4, #0
   1a200:	beq	1a2b0 <__assert_fail@plt+0x9440>
   1a204:	mov	r9, #0
   1a208:	ldr	r2, [r4, #4]
   1a20c:	cmp	r2, #0
   1a210:	beq	1a298 <__assert_fail@plt+0x9428>
   1a214:	cmp	r3, #0
   1a218:	ldr	r5, [r4]
   1a21c:	beq	1a274 <__assert_fail@plt+0x9404>
   1a220:	ldr	r3, [r5, #240]	; 0xf0
   1a224:	ldr	ip, [sp, #28]
   1a228:	cmp	r3, #0
   1a22c:	ldr	r1, [sp, #200]	; 0xc8
   1a230:	moveq	r3, ip
   1a234:	cmp	r1, #0
   1a238:	ldreq	r2, [pc, #-316]	; 1a104 <__assert_fail@plt+0x9294>
   1a23c:	ldreq	r1, [r8, r2]
   1a240:	ldr	ip, [r1, #12]
   1a244:	cmp	ip, #0
   1a248:	beq	1a274 <__assert_fail@plt+0x9404>
   1a24c:	ldr	r2, [r5]
   1a250:	mov	lr, #3
   1a254:	ldr	r0, [sp, #24]
   1a258:	str	r7, [r1, #8]
   1a25c:	str	lr, [r1]
   1a260:	str	r0, [r1, #4]
   1a264:	ldr	r0, [r1, #16]
   1a268:	str	r2, [sp]
   1a26c:	mov	r2, sl
   1a270:	blx	ip
   1a274:	add	r0, sp, #144	; 0x90
   1a278:	add	r1, sp, #200	; 0xc8
   1a27c:	mov	r2, r5
   1a280:	add	r3, sp, #116	; 0x74
   1a284:	bl	10e7c <__assert_fail@plt+0xc>
   1a288:	cmp	r0, #0
   1a28c:	blt	1aba4 <__assert_fail@plt+0x9d34>
   1a290:	beq	1ab84 <__assert_fail@plt+0x9d14>
   1a294:	ldr	r3, [sp, #140]	; 0x8c
   1a298:	ldr	r4, [r4, #12]
   1a29c:	cmp	r4, #0
   1a2a0:	bne	1a208 <__assert_fail@plt+0x9398>
   1a2a4:	cmp	r9, #0
   1a2a8:	ldr	r4, [r6, #200]	; 0xc8
   1a2ac:	bne	1a1fc <__assert_fail@plt+0x938c>
   1a2b0:	ldr	r9, [r4, #12]
   1a2b4:	cmp	r9, #0
   1a2b8:	beq	1a2ec <__assert_fail@plt+0x947c>
   1a2bc:	mov	r1, #1
   1a2c0:	ldr	r2, [r9, #4]
   1a2c4:	cmp	r2, #0
   1a2c8:	bne	1a2e0 <__assert_fail@plt+0x9470>
   1a2cc:	ldr	r2, [r9]
   1a2d0:	ldr	r2, [r2, #244]	; 0xf4
   1a2d4:	cmp	r2, #0
   1a2d8:	strne	r2, [r9, #4]
   1a2dc:	strne	r1, [r2, #4]
   1a2e0:	ldr	r9, [r9, #12]
   1a2e4:	cmp	r9, #0
   1a2e8:	bne	1a2c0 <__assert_fail@plt+0x9450>
   1a2ec:	cmp	r3, #0
   1a2f0:	bne	1ad1c <__assert_fail@plt+0x9eac>
   1a2f4:	cmp	r9, #0
   1a2f8:	beq	1aabc <__assert_fail@plt+0x9c4c>
   1a2fc:	mvn	r4, #2
   1a300:	b	19914 <__assert_fail@plt+0x8aa4>
   1a304:	ldr	r3, [pc, #-520]	; 1a104 <__assert_fail@plt+0x9294>
   1a308:	ldr	r3, [r8, r3]
   1a30c:	b	19d70 <__assert_fail@plt+0x8f00>
   1a310:	ldrd	sl, [sp, #80]	; 0x50
   1a314:	ldr	ip, [sp, #24]
   1a318:	ldr	r9, [ip, #20]
   1a31c:	ldr	ip, [sp, #52]	; 0x34
   1a320:	cmp	r9, #0
   1a324:	ldr	r5, [ip, #20]
   1a328:	bne	1a334 <__assert_fail@plt+0x94c4>
   1a32c:	b	1a340 <__assert_fail@plt+0x94d0>
   1a330:	mov	r9, r3
   1a334:	ldr	r3, [r9, #24]
   1a338:	cmp	r3, #0
   1a33c:	bne	1a330 <__assert_fail@plt+0x94c0>
   1a340:	cmp	r5, #0
   1a344:	beq	1a440 <__assert_fail@plt+0x95d0>
   1a348:	strd	r6, [sp, #80]	; 0x50
   1a34c:	add	r7, sp, #200	; 0xc8
   1a350:	str	r8, [sp, #56]	; 0x38
   1a354:	ldr	r4, [sp, #24]
   1a358:	ldr	r6, [sp, #96]	; 0x60
   1a35c:	b	1a3bc <__assert_fail@plt+0x954c>
   1a360:	bl	21b04 <policydb_user_cache@@Base+0x11e8>
   1a364:	mov	r0, r5
   1a368:	mov	r1, r8
   1a36c:	mov	r2, r6
   1a370:	mov	r3, r7
   1a374:	bl	17cc0 <__assert_fail@plt+0x6e50>
   1a378:	cmp	r0, #0
   1a37c:	bne	1a3cc <__assert_fail@plt+0x955c>
   1a380:	add	r0, r5, #12
   1a384:	add	r1, r8, #12
   1a388:	mov	r2, r6
   1a38c:	mov	r3, r7
   1a390:	bl	17cc0 <__assert_fail@plt+0x6e50>
   1a394:	cmp	r0, #0
   1a398:	bne	1a3cc <__assert_fail@plt+0x955c>
   1a39c:	ldr	r3, [r4, #20]
   1a3a0:	cmp	r3, #0
   1a3a4:	streq	r8, [r4, #20]
   1a3a8:	strne	r8, [r9, #24]
   1a3ac:	ldr	r5, [r5, #24]
   1a3b0:	cmp	r5, #0
   1a3b4:	beq	1a438 <__assert_fail@plt+0x95c8>
   1a3b8:	mov	r9, r8
   1a3bc:	mov	r0, #28
   1a3c0:	bl	10d44 <malloc@plt>
   1a3c4:	subs	r8, r0, #0
   1a3c8:	bne	1a360 <__assert_fail@plt+0x94f0>
   1a3cc:	ldr	r3, [sp, #200]	; 0xc8
   1a3d0:	mov	sl, r4
   1a3d4:	ldr	fp, [sp, #36]	; 0x24
   1a3d8:	mov	r4, r8
   1a3dc:	cmp	r3, #0
   1a3e0:	ldr	r8, [sp, #48]	; 0x30
   1a3e4:	beq	1aa5c <__assert_fail@plt+0x9bec>
   1a3e8:	ldr	ip, [r3, #12]
   1a3ec:	cmp	ip, #0
   1a3f0:	beq	1a428 <__assert_fail@plt+0x95b8>
   1a3f4:	ldr	r2, [pc, #-976]	; 1a02c <__assert_fail@plt+0x91bc>
   1a3f8:	mov	lr, #1
   1a3fc:	ldr	r0, [pc, #-980]	; 1a030 <__assert_fail@plt+0x91c0>
   1a400:	mov	r1, r3
   1a404:	add	r2, pc, r2
   1a408:	str	lr, [r3]
   1a40c:	add	r0, pc, r0
   1a410:	add	r2, r2, #932	; 0x3a4
   1a414:	stmib	r3, {r0, r2}
   1a418:	ldr	r2, [pc, #-1004]	; 1a034 <__assert_fail@plt+0x91c4>
   1a41c:	ldr	r0, [r3, #16]
   1a420:	add	r2, pc, r2
   1a424:	blx	ip
   1a428:	mov	r0, r4
   1a42c:	mvn	r4, #0
   1a430:	bl	21b44 <policydb_user_cache@@Base+0x1228>
   1a434:	b	19dbc <__assert_fail@plt+0x8f4c>
   1a438:	ldr	r8, [sp, #56]	; 0x38
   1a43c:	ldrd	r6, [sp, #80]	; 0x50
   1a440:	ldr	r9, [sp, #24]
   1a444:	ldr	ip, [sp, #52]	; 0x34
   1a448:	ldr	r5, [r9, #8]
   1a44c:	ldr	r4, [ip, #8]
   1a450:	cmp	r5, #0
   1a454:	bne	1a460 <__assert_fail@plt+0x95f0>
   1a458:	b	1a46c <__assert_fail@plt+0x95fc>
   1a45c:	mov	r5, r3
   1a460:	ldr	r3, [r5, #52]	; 0x34
   1a464:	cmp	r3, #0
   1a468:	bne	1a45c <__assert_fail@plt+0x95ec>
   1a46c:	cmp	r4, #0
   1a470:	beq	1a648 <__assert_fail@plt+0x97d8>
   1a474:	strd	r6, [sp, #56]	; 0x38
   1a478:	add	r7, sp, #200	; 0xc8
   1a47c:	ldr	r6, [sp, #24]
   1a480:	mov	r0, #60	; 0x3c
   1a484:	bl	10d44 <malloc@plt>
   1a488:	subs	r9, r0, #0
   1a48c:	beq	1a5d0 <__assert_fail@plt+0x9760>
   1a490:	mov	r1, #0
   1a494:	mov	r2, #60	; 0x3c
   1a498:	bl	10de0 <memset@plt>
   1a49c:	ldr	r3, [r4]
   1a4a0:	ldr	r0, [r4, #4]
   1a4a4:	str	r3, [r9]
   1a4a8:	bl	324cc <policydb_user_cache@@Base+0x11bb0>
   1a4ac:	cmp	r0, #0
   1a4b0:	str	r0, [r9, #4]
   1a4b4:	bne	1a4c8 <__assert_fail@plt+0x9658>
   1a4b8:	b	1a5d0 <__assert_fail@plt+0x9760>
   1a4bc:	ldr	r0, [r0, #8]
   1a4c0:	cmp	r0, #0
   1a4c4:	beq	1a4fc <__assert_fail@plt+0x968c>
   1a4c8:	ldr	r3, [r0]
   1a4cc:	cmp	r3, #1
   1a4d0:	bne	1a4bc <__assert_fail@plt+0x964c>
   1a4d4:	ldr	r2, [r0, #4]
   1a4d8:	ldr	r3, [r8, #28]
   1a4dc:	sub	r2, r2, #-1073741823	; 0xc0000001
   1a4e0:	ldr	r3, [r3, r2, lsl #2]
   1a4e4:	cmp	r3, #0
   1a4e8:	beq	1aa68 <__assert_fail@plt+0x9bf8>
   1a4ec:	str	r3, [r0, #4]
   1a4f0:	ldr	r0, [r0, #8]
   1a4f4:	cmp	r0, #0
   1a4f8:	bne	1a4c8 <__assert_fail@plt+0x9658>
   1a4fc:	ldr	r3, [r4, #24]
   1a500:	str	r3, [r9, #24]
   1a504:	ldr	ip, [r4, #24]
   1a508:	cmp	ip, #0
   1a50c:	beq	1a56c <__assert_fail@plt+0x96fc>
   1a510:	ldr	r3, [r4, #28]
   1a514:	ldr	lr, [r8, #28]
   1a518:	sub	r3, r3, #-1073741823	; 0xc0000001
   1a51c:	ldr	r2, [lr, r3, lsl #2]
   1a520:	cmp	r2, #0
   1a524:	beq	1aa98 <__assert_fail@plt+0x9c28>
   1a528:	mov	r3, r0
   1a52c:	cmp	ip, #5
   1a530:	movcs	ip, #5
   1a534:	mov	r1, r9
   1a538:	mov	r0, r4
   1a53c:	b	1a55c <__assert_fail@plt+0x96ec>
   1a540:	ldr	r2, [r0, #32]
   1a544:	add	r1, r1, #4
   1a548:	add	r0, r0, #4
   1a54c:	sub	r2, r2, #-1073741823	; 0xc0000001
   1a550:	ldr	r2, [lr, r2, lsl #2]
   1a554:	cmp	r2, #0
   1a558:	beq	1aa98 <__assert_fail@plt+0x9c28>
   1a55c:	add	r3, r3, #1
   1a560:	str	r2, [r1, #28]
   1a564:	cmp	r3, ip
   1a568:	bcc	1a540 <__assert_fail@plt+0x96d0>
   1a56c:	ldr	ip, [r4, #48]	; 0x30
   1a570:	add	r1, r9, #16
   1a574:	ldr	r0, [r4, #16]
   1a578:	mov	r2, r8
   1a57c:	mov	r3, r7
   1a580:	str	ip, [r9, #48]	; 0x30
   1a584:	bl	18c1c <__assert_fail@plt+0x7dac>
   1a588:	cmp	r0, #0
   1a58c:	bne	1a5d0 <__assert_fail@plt+0x9760>
   1a590:	ldr	r0, [r4, #20]
   1a594:	add	r1, r9, #20
   1a598:	mov	r2, r8
   1a59c:	mov	r3, r7
   1a5a0:	bl	18c1c <__assert_fail@plt+0x7dac>
   1a5a4:	cmp	r0, #0
   1a5a8:	bne	1a5d0 <__assert_fail@plt+0x9760>
   1a5ac:	ldr	r3, [r6, #8]
   1a5b0:	cmp	r3, #0
   1a5b4:	streq	r9, [r6, #8]
   1a5b8:	strne	r9, [r5, #52]	; 0x34
   1a5bc:	ldr	r4, [r4, #52]	; 0x34
   1a5c0:	cmp	r4, #0
   1a5c4:	beq	1a644 <__assert_fail@plt+0x97d4>
   1a5c8:	mov	r5, r9
   1a5cc:	b	1a480 <__assert_fail@plt+0x9610>
   1a5d0:	ldr	r3, [sp, #200]	; 0xc8
   1a5d4:	mov	r7, r9
   1a5d8:	mov	sl, r6
   1a5dc:	ldr	fp, [sp, #36]	; 0x24
   1a5e0:	cmp	r3, #0
   1a5e4:	ldr	r8, [sp, #48]	; 0x30
   1a5e8:	beq	1aa8c <__assert_fail@plt+0x9c1c>
   1a5ec:	ldr	ip, [r3, #12]
   1a5f0:	cmp	ip, #0
   1a5f4:	beq	1a62c <__assert_fail@plt+0x97bc>
   1a5f8:	ldr	r2, [pc, #-1480]	; 1a038 <__assert_fail@plt+0x91c8>
   1a5fc:	mov	lr, #1
   1a600:	ldr	r0, [pc, #-1484]	; 1a03c <__assert_fail@plt+0x91cc>
   1a604:	mov	r1, r3
   1a608:	add	r2, pc, r2
   1a60c:	str	lr, [r3]
   1a610:	add	r0, pc, r0
   1a614:	add	r2, r2, #972	; 0x3cc
   1a618:	stmib	r3, {r0, r2}
   1a61c:	ldr	r2, [pc, #-1508]	; 1a040 <__assert_fail@plt+0x91d0>
   1a620:	ldr	r0, [r3, #16]
   1a624:	add	r2, pc, r2
   1a628:	blx	ip
   1a62c:	mov	r0, r7
   1a630:	mvn	r4, #0
   1a634:	bl	32c48 <policydb_user_cache@@Base+0x1232c>
   1a638:	mov	r0, r7
   1a63c:	bl	10ca8 <free@plt>
   1a640:	b	19dbc <__assert_fail@plt+0x8f4c>
   1a644:	ldrd	r6, [sp, #56]	; 0x38
   1a648:	ldr	ip, [sp, #24]
   1a64c:	ldr	r9, [ip, #172]	; 0xac
   1a650:	ldr	ip, [sp, #52]	; 0x34
   1a654:	cmp	r9, #0
   1a658:	ldr	r4, [ip, #172]	; 0xac
   1a65c:	bne	1a668 <__assert_fail@plt+0x97f8>
   1a660:	b	1a674 <__assert_fail@plt+0x9804>
   1a664:	mov	r9, r3
   1a668:	ldr	r3, [r9, #52]	; 0x34
   1a66c:	cmp	r3, #0
   1a670:	bne	1a664 <__assert_fail@plt+0x97f4>
   1a674:	cmp	r4, #0
   1a678:	beq	1a7a8 <__assert_fail@plt+0x9938>
   1a67c:	strd	r6, [sp, #56]	; 0x38
   1a680:	mov	r6, r4
   1a684:	add	r7, sp, #200	; 0xc8
   1a688:	ldr	r4, [sp, #24]
   1a68c:	b	1a728 <__assert_fail@plt+0x98b8>
   1a690:	bl	21a9c <policydb_user_cache@@Base+0x1180>
   1a694:	ldr	r3, [r4, #172]	; 0xac
   1a698:	cmp	r3, #0
   1a69c:	streq	r5, [r4, #172]	; 0xac
   1a6a0:	strne	r5, [r9, #52]	; 0x34
   1a6a4:	ldr	r0, [r6, #44]	; 0x2c
   1a6a8:	bl	10dd4 <__strdup@plt>
   1a6ac:	cmp	r0, #0
   1a6b0:	str	r0, [r5, #44]	; 0x2c
   1a6b4:	beq	1a738 <__assert_fail@plt+0x98c8>
   1a6b8:	mov	r0, r6
   1a6bc:	mov	r1, r5
   1a6c0:	mov	r2, r8
   1a6c4:	mov	r3, r7
   1a6c8:	bl	186e0 <__assert_fail@plt+0x7870>
   1a6cc:	cmp	r0, #0
   1a6d0:	bne	1a738 <__assert_fail@plt+0x98c8>
   1a6d4:	add	r0, r6, #20
   1a6d8:	add	r1, r5, #20
   1a6dc:	mov	r2, r8
   1a6e0:	mov	r3, r7
   1a6e4:	bl	186e0 <__assert_fail@plt+0x7870>
   1a6e8:	cmp	r0, #0
   1a6ec:	bne	1a738 <__assert_fail@plt+0x98c8>
   1a6f0:	ldr	r1, [r6, #40]	; 0x28
   1a6f4:	ldr	r3, [r8, #12]
   1a6f8:	sub	r1, r1, #-1073741823	; 0xc0000001
   1a6fc:	ldr	r2, [r6, #48]	; 0x30
   1a700:	ldr	r6, [r6, #52]	; 0x34
   1a704:	ldr	r1, [r3, r1, lsl #2]
   1a708:	sub	r2, r2, #-1073741823	; 0xc0000001
   1a70c:	ldr	r3, [r8, #20]
   1a710:	cmp	r6, #0
   1a714:	str	r1, [r5, #40]	; 0x28
   1a718:	ldr	r3, [r3, r2, lsl #2]
   1a71c:	str	r3, [r5, #48]	; 0x30
   1a720:	beq	1a7a4 <__assert_fail@plt+0x9934>
   1a724:	mov	r9, r5
   1a728:	mov	r0, #56	; 0x38
   1a72c:	bl	10d44 <malloc@plt>
   1a730:	subs	r5, r0, #0
   1a734:	bne	1a690 <__assert_fail@plt+0x9820>
   1a738:	ldr	r3, [sp, #200]	; 0xc8
   1a73c:	mov	sl, r4
   1a740:	ldr	fp, [sp, #36]	; 0x24
   1a744:	cmp	r3, #0
   1a748:	ldr	r8, [sp, #48]	; 0x30
   1a74c:	beq	1a798 <__assert_fail@plt+0x9928>
   1a750:	ldr	ip, [r3, #12]
   1a754:	cmp	ip, #0
   1a758:	beq	1a790 <__assert_fail@plt+0x9920>
   1a75c:	ldr	r2, [pc, #-1824]	; 1a044 <__assert_fail@plt+0x91d4>
   1a760:	mov	lr, #1
   1a764:	ldr	r0, [pc, #-1828]	; 1a048 <__assert_fail@plt+0x91d8>
   1a768:	mov	r1, r3
   1a76c:	add	r2, pc, r2
   1a770:	str	lr, [r3]
   1a774:	add	r0, pc, r0
   1a778:	add	r2, r2, #988	; 0x3dc
   1a77c:	stmib	r3, {r0, r2}
   1a780:	ldr	r2, [pc, #-1852]	; 1a04c <__assert_fail@plt+0x91dc>
   1a784:	ldr	r0, [r3, #16]
   1a788:	add	r2, pc, r2
   1a78c:	blx	ip
   1a790:	mvn	r4, #0
   1a794:	b	19dbc <__assert_fail@plt+0x8f4c>
   1a798:	ldr	r3, [pc, #-1692]	; 1a104 <__assert_fail@plt+0x9294>
   1a79c:	ldr	r3, [r8, r3]
   1a7a0:	b	1a750 <__assert_fail@plt+0x98e0>
   1a7a4:	ldrd	r6, [sp, #56]	; 0x38
   1a7a8:	ldr	r9, [sp, #52]	; 0x34
   1a7ac:	ldr	r4, [r9, #24]
   1a7b0:	cmp	r4, #0
   1a7b4:	beq	1a8ec <__assert_fail@plt+0x9a7c>
   1a7b8:	add	ip, r8, #20
   1a7bc:	strd	r6, [sp, #80]	; 0x50
   1a7c0:	str	ip, [sp, #56]	; 0x38
   1a7c4:	mov	r0, #68	; 0x44
   1a7c8:	bl	10d44 <malloc@plt>
   1a7cc:	subs	r6, r0, #0
   1a7d0:	beq	1a98c <__assert_fail@plt+0x9b1c>
   1a7d4:	bl	21b74 <policydb_user_cache@@Base+0x1258>
   1a7d8:	ldr	r9, [sp, #24]
   1a7dc:	mov	r0, r4
   1a7e0:	mov	r1, r6
   1a7e4:	ldr	r2, [sp, #56]	; 0x38
   1a7e8:	ldr	r3, [r9, #24]
   1a7ec:	str	r3, [r6, #64]	; 0x40
   1a7f0:	str	r6, [r9, #24]
   1a7f4:	bl	17668 <__assert_fail@plt+0x67f8>
   1a7f8:	cmp	r0, #0
   1a7fc:	bne	1a98c <__assert_fail@plt+0x9b1c>
   1a800:	add	r0, r4, #20
   1a804:	add	r1, r6, #20
   1a808:	ldr	r2, [sp, #56]	; 0x38
   1a80c:	bl	17668 <__assert_fail@plt+0x67f8>
   1a810:	cmp	r0, #0
   1a814:	bne	1a98c <__assert_fail@plt+0x9b1c>
   1a818:	ldr	r9, [r4, #40]	; 0x28
   1a81c:	add	r7, r6, #40	; 0x28
   1a820:	ldr	lr, [r4, #44]	; 0x2c
   1a824:	cmp	r9, #0
   1a828:	ldrne	r5, [r9]
   1a82c:	moveq	r5, r9
   1a830:	cmp	r5, lr
   1a834:	bcs	1a8c0 <__assert_fail@plt+0x9a50>
   1a838:	ldr	r0, [r9, #8]
   1a83c:	ldr	r1, [r9]
   1a840:	ldr	r2, [r9, #12]
   1a844:	rsb	r3, r1, r5
   1a848:	rsb	ip, r3, #32
   1a84c:	lsr	sl, r0, r3
   1a850:	orr	sl, sl, r2, lsl ip
   1a854:	sub	r0, r3, #32
   1a858:	lsr	fp, r2, r3
   1a85c:	orr	sl, sl, r2, lsr r0
   1a860:	mov	r3, #0
   1a864:	mov	r2, #1
   1a868:	and	r3, r3, fp
   1a86c:	and	r2, r2, sl
   1a870:	orrs	ip, r2, r3
   1a874:	beq	1a8a8 <__assert_fail@plt+0x9a38>
   1a878:	ldr	r3, [r8, #12]
   1a87c:	ldr	r1, [r3, r5, lsl #2]
   1a880:	cmp	r1, #0
   1a884:	beq	1aa14 <__assert_fail@plt+0x9ba4>
   1a888:	sub	r1, r1, #1
   1a88c:	mov	r0, r7
   1a890:	mov	r2, #1
   1a894:	bl	13c24 <__assert_fail@plt+0x2db4>
   1a898:	cmp	r0, #0
   1a89c:	bne	1a98c <__assert_fail@plt+0x9b1c>
   1a8a0:	ldr	r1, [r9]
   1a8a4:	ldr	lr, [r4, #44]	; 0x2c
   1a8a8:	add	r3, r1, #63	; 0x3f
   1a8ac:	cmp	r5, r3
   1a8b0:	beq	1a974 <__assert_fail@plt+0x9b04>
   1a8b4:	add	r5, r5, #1
   1a8b8:	cmp	r5, lr
   1a8bc:	bcc	1a838 <__assert_fail@plt+0x99c8>
   1a8c0:	add	r0, r4, #48	; 0x30
   1a8c4:	add	r1, r6, #48	; 0x30
   1a8c8:	mov	r2, r8
   1a8cc:	add	r3, sp, #140	; 0x8c
   1a8d0:	bl	184a0 <__assert_fail@plt+0x7630>
   1a8d4:	cmp	r0, #0
   1a8d8:	bne	1a98c <__assert_fail@plt+0x9b1c>
   1a8dc:	ldr	r4, [r4, #64]	; 0x40
   1a8e0:	cmp	r4, #0
   1a8e4:	bne	1a7c4 <__assert_fail@plt+0x9954>
   1a8e8:	ldrd	r6, [sp, #80]	; 0x50
   1a8ec:	ldr	r9, [sp, #52]	; 0x34
   1a8f0:	add	r0, sp, #140	; 0x8c
   1a8f4:	ldr	r2, [sp, #24]
   1a8f8:	add	r1, r9, #176	; 0xb0
   1a8fc:	bl	16b48 <__assert_fail@plt+0x5cd8>
   1a900:	cmp	r0, #0
   1a904:	blt	1aa04 <__assert_fail@plt+0x9b94>
   1a908:	ldr	r9, [sp, #52]	; 0x34
   1a90c:	mov	r2, r8
   1a910:	ldr	ip, [sp, #24]
   1a914:	add	r3, sp, #200	; 0xc8
   1a918:	add	r0, r9, #28
   1a91c:	add	r1, ip, #28
   1a920:	bl	17ee0 <__assert_fail@plt+0x7070>
   1a924:	cmn	r0, #1
   1a928:	beq	1b024 <__assert_fail@plt+0xa1b4>
   1a92c:	add	r0, r9, #100	; 0x64
   1a930:	ldr	r9, [sp, #24]
   1a934:	mov	r2, r8
   1a938:	add	r3, sp, #200	; 0xc8
   1a93c:	add	r1, r9, #100	; 0x64
   1a940:	bl	17ee0 <__assert_fail@plt+0x7070>
   1a944:	cmn	r0, #1
   1a948:	beq	1b024 <__assert_fail@plt+0xa1b4>
   1a94c:	ldr	ip, [sp, #52]	; 0x34
   1a950:	ldr	r0, [sp, #156]	; 0x9c
   1a954:	ldr	ip, [ip, #244]	; 0xf4
   1a958:	add	r0, r0, #1
   1a95c:	str	r0, [sp, #156]	; 0x9c
   1a960:	cmp	ip, #0
   1a964:	str	ip, [sp, #52]	; 0x34
   1a968:	beq	1b090 <__assert_fail@plt+0xa220>
   1a96c:	ldr	r4, [sp, #24]
   1a970:	b	19b1c <__assert_fail@plt+0x8cac>
   1a974:	ldr	r3, [r9, #16]
   1a978:	cmp	r3, #0
   1a97c:	beq	1a8b4 <__assert_fail@plt+0x9a44>
   1a980:	ldr	r5, [r3]
   1a984:	mov	r9, r3
   1a988:	b	1a830 <__assert_fail@plt+0x99c0>
   1a98c:	ldr	r3, [sp, #200]	; 0xc8
   1a990:	mov	r5, r6
   1a994:	ldr	sl, [sp, #24]
   1a998:	cmp	r3, #0
   1a99c:	ldr	fp, [sp, #36]	; 0x24
   1a9a0:	ldr	r8, [sp, #48]	; 0x30
   1a9a4:	beq	1a9f8 <__assert_fail@plt+0x9b88>
   1a9a8:	ldr	ip, [r3, #12]
   1a9ac:	cmp	ip, #0
   1a9b0:	beq	1a9e8 <__assert_fail@plt+0x9b78>
   1a9b4:	ldr	r2, [pc, #-2412]	; 1a050 <__assert_fail@plt+0x91e0>
   1a9b8:	mov	lr, #1
   1a9bc:	ldr	r0, [pc, #-2416]	; 1a054 <__assert_fail@plt+0x91e4>
   1a9c0:	mov	r1, r3
   1a9c4:	add	r2, pc, r2
   1a9c8:	str	lr, [r3]
   1a9cc:	add	r0, pc, r0
   1a9d0:	add	r2, r2, #1040	; 0x410
   1a9d4:	stmib	r3, {r0, r2}
   1a9d8:	ldr	r2, [pc, #-2440]	; 1a058 <__assert_fail@plt+0x91e8>
   1a9dc:	ldr	r0, [r3, #16]
   1a9e0:	add	r2, pc, r2
   1a9e4:	blx	ip
   1a9e8:	mov	r0, r5
   1a9ec:	mvn	r4, #0
   1a9f0:	bl	21be4 <policydb_user_cache@@Base+0x12c8>
   1a9f4:	b	19dbc <__assert_fail@plt+0x8f4c>
   1a9f8:	ldr	r3, [pc, #-2300]	; 1a104 <__assert_fail@plt+0x9294>
   1a9fc:	ldr	r3, [r8, r3]
   1aa00:	b	1a9a8 <__assert_fail@plt+0x9b38>
   1aa04:	ldr	sl, [sp, #24]
   1aa08:	mov	r4, r0
   1aa0c:	ldr	fp, [sp, #36]	; 0x24
   1aa10:	b	19dbc <__assert_fail@plt+0x8f4c>
   1aa14:	ldr	r3, [pc, #-2496]	; 1a05c <__assert_fail@plt+0x91ec>
   1aa18:	movw	r2, #1535	; 0x5ff
   1aa1c:	ldr	r0, [pc, #-2500]	; 1a060 <__assert_fail@plt+0x91f0>
   1aa20:	ldr	r1, [pc, #-2500]	; 1a064 <__assert_fail@plt+0x91f4>
   1aa24:	add	r3, pc, r3
   1aa28:	add	r0, pc, r0
   1aa2c:	add	r3, r3, #1016	; 0x3f8
   1aa30:	add	r1, pc, r1
   1aa34:	bl	10e70 <__assert_fail@plt>
   1aa38:	ldr	r3, [pc, #-2520]	; 1a068 <__assert_fail@plt+0x91f8>
   1aa3c:	movw	r2, #1393	; 0x571
   1aa40:	ldr	r0, [pc, #-2524]	; 1a06c <__assert_fail@plt+0x91fc>
   1aa44:	ldr	r1, [pc, #-2524]	; 1a070 <__assert_fail@plt+0x9200>
   1aa48:	add	r3, pc, r3
   1aa4c:	add	r0, pc, r0
   1aa50:	add	r3, r3, #884	; 0x374
   1aa54:	add	r1, pc, r1
   1aa58:	bl	10e70 <__assert_fail@plt>
   1aa5c:	ldr	r3, [pc, #-2400]	; 1a104 <__assert_fail@plt+0x9294>
   1aa60:	ldr	r3, [r8, r3]
   1aa64:	b	1a3e8 <__assert_fail@plt+0x9578>
   1aa68:	ldr	r3, [pc, #-2556]	; 1a074 <__assert_fail@plt+0x9204>
   1aa6c:	movw	r2, #1583	; 0x62f
   1aa70:	ldr	r0, [pc, #-2560]	; 1a078 <__assert_fail@plt+0x9208>
   1aa74:	ldr	r1, [pc, #-2560]	; 1a07c <__assert_fail@plt+0x920c>
   1aa78:	add	r3, pc, r3
   1aa7c:	add	r0, pc, r0
   1aa80:	add	r3, r3, #956	; 0x3bc
   1aa84:	add	r1, pc, r1
   1aa88:	bl	10e70 <__assert_fail@plt>
   1aa8c:	ldr	r3, [pc, #-2448]	; 1a104 <__assert_fail@plt+0x9294>
   1aa90:	ldr	r3, [r8, r3]
   1aa94:	b	1a5ec <__assert_fail@plt+0x977c>
   1aa98:	ldr	r3, [pc, #-2592]	; 1a080 <__assert_fail@plt+0x9210>
   1aa9c:	movw	r2, #1592	; 0x638
   1aaa0:	ldr	r0, [pc, #-2596]	; 1a084 <__assert_fail@plt+0x9214>
   1aaa4:	ldr	r1, [pc, #-2596]	; 1a088 <__assert_fail@plt+0x9218>
   1aaa8:	add	r3, pc, r3
   1aaac:	add	r0, pc, r0
   1aab0:	add	r3, r3, #956	; 0x3bc
   1aab4:	add	r1, pc, r1
   1aab8:	bl	10e70 <__assert_fail@plt>
   1aabc:	ldr	r3, [sp, #140]	; 0x8c
   1aac0:	ldr	r4, [sp, #144]	; 0x90
   1aac4:	cmp	r3, #0
   1aac8:	beq	1ab24 <__assert_fail@plt+0x9cb4>
   1aacc:	ldr	r3, [sp, #200]	; 0xc8
   1aad0:	cmp	r3, #0
   1aad4:	ldreq	r3, [pc, #-2520]	; 1a104 <__assert_fail@plt+0x9294>
   1aad8:	ldreq	r3, [r8, r3]
   1aadc:	ldr	ip, [r3, #12]
   1aae0:	cmp	ip, #0
   1aae4:	beq	1ab24 <__assert_fail@plt+0x9cb4>
   1aae8:	ldr	r2, [pc, #-2660]	; 1a08c <__assert_fail@plt+0x921c>
   1aaec:	mov	r0, #3
   1aaf0:	ldr	lr, [pc, #-2664]	; 1a090 <__assert_fail@plt+0x9220>
   1aaf4:	mov	r1, r3
   1aaf8:	add	r2, pc, r2
   1aafc:	str	r0, [r3]
   1ab00:	add	r2, r2, #1120	; 0x460
   1ab04:	add	lr, pc, lr
   1ab08:	add	r2, r2, #8
   1ab0c:	str	r2, [r3, #8]
   1ab10:	ldr	r2, [pc, #-2692]	; 1a094 <__assert_fail@plt+0x9224>
   1ab14:	ldr	r0, [r3, #16]
   1ab18:	str	lr, [r3, #4]
   1ab1c:	add	r2, pc, r2
   1ab20:	blx	ip
   1ab24:	ldr	r3, [r4, #200]	; 0xc8
   1ab28:	ldr	r4, [r3, #12]
   1ab2c:	cmp	r4, #0
   1ab30:	beq	1ab60 <__assert_fail@plt+0x9cf0>
   1ab34:	ldr	r5, [pc, #-2724]	; 1a098 <__assert_fail@plt+0x9228>
   1ab38:	add	r5, pc, r5
   1ab3c:	ldr	r3, [r4, #4]
   1ab40:	cmp	r3, #0
   1ab44:	beq	1ab54 <__assert_fail@plt+0x9ce4>
   1ab48:	ldr	r2, [r3, #4]
   1ab4c:	cmp	r2, #0
   1ab50:	bne	1ad7c <__assert_fail@plt+0x9f0c>
   1ab54:	ldr	r4, [r4, #12]
   1ab58:	cmp	r4, #0
   1ab5c:	bne	1ab3c <__assert_fail@plt+0x9ccc>
   1ab60:	ldr	r3, [sp, #144]	; 0x90
   1ab64:	add	r2, sp, #140	; 0x8c
   1ab68:	ldr	r1, [pc, #-2772]	; 1a09c <__assert_fail@plt+0x922c>
   1ab6c:	ldr	r0, [r3, #40]	; 0x28
   1ab70:	add	r1, pc, r1
   1ab74:	bl	14b94 <__assert_fail@plt+0x3d24>
   1ab78:	subs	r4, r0, #0
   1ab7c:	mvnne	r4, #0
   1ab80:	b	19914 <__assert_fail@plt+0x8aa4>
   1ab84:	ldr	r3, [r4, #8]
   1ab88:	str	r0, [r5, #4]
   1ab8c:	tst	r3, #1
   1ab90:	str	r0, [r4, #4]
   1ab94:	beq	1abb0 <__assert_fail@plt+0x9d40>
   1ab98:	ldr	r3, [sp, #140]	; 0x8c
   1ab9c:	mov	r9, #1
   1aba0:	b	1a298 <__assert_fail@plt+0x9428>
   1aba4:	ldr	r3, [sp, #140]	; 0x8c
   1aba8:	mvn	r9, #0
   1abac:	b	1a2ec <__assert_fail@plt+0x947c>
   1abb0:	ldr	r3, [r4]
   1abb4:	ldr	r4, [sp, #144]	; 0x90
   1abb8:	ldr	r5, [r3, #240]	; 0xf0
   1abbc:	cmp	r5, #0
   1abc0:	ldreq	r5, [pc, #-2856]	; 1a0a0 <__assert_fail@plt+0x9230>
   1abc4:	addeq	r5, pc, r5
   1abc8:	ldr	r1, [sp, #116]	; 0x74
   1abcc:	cmp	r1, #1
   1abd0:	beq	1ac64 <__assert_fail@plt+0x9df4>
   1abd4:	ldr	r2, [sp, #200]	; 0xc8
   1abd8:	cmp	r2, #0
   1abdc:	ldreq	r3, [pc, #-2784]	; 1a104 <__assert_fail@plt+0x9294>
   1abe0:	ldreq	r2, [r8, r3]
   1abe4:	ldr	ip, [r2, #12]
   1abe8:	cmp	ip, #0
   1abec:	beq	1ad10 <__assert_fail@plt+0x9ea0>
   1abf0:	ldr	r0, [pc, #-2900]	; 1a0a4 <__assert_fail@plt+0x9234>
   1abf4:	mov	r3, r5
   1abf8:	ldr	r5, [pc, #-2904]	; 1a0a8 <__assert_fail@plt+0x9238>
   1abfc:	add	lr, r1, #22
   1ac00:	add	r0, pc, r0
   1ac04:	mvn	r9, #2
   1ac08:	add	r5, pc, r5
   1ac0c:	ldr	r7, [r0, r1, lsl #2]
   1ac10:	add	r1, r5, #1072	; 0x430
   1ac14:	ldr	r0, [pc, #-2928]	; 1a0ac <__assert_fail@plt+0x923c>
   1ac18:	add	r1, r1, #8
   1ac1c:	str	r1, [r2, #8]
   1ac20:	mov	r1, #1
   1ac24:	add	r0, pc, r0
   1ac28:	str	r1, [r2]
   1ac2c:	str	r0, [r2, #4]
   1ac30:	mov	r1, r2
   1ac34:	ldr	r0, [r2, #16]
   1ac38:	ldr	r2, [sp, #120]	; 0x78
   1ac3c:	str	r7, [sp]
   1ac40:	ldr	lr, [r4, lr, lsl #2]
   1ac44:	sub	r4, r2, #-1073741823	; 0xc0000001
   1ac48:	ldr	r2, [pc, #-2976]	; 1a0b0 <__assert_fail@plt+0x9240>
   1ac4c:	ldr	lr, [lr, r4, lsl #2]
   1ac50:	add	r2, pc, r2
   1ac54:	str	lr, [sp, #4]
   1ac58:	blx	ip
   1ac5c:	ldr	r3, [sp, #140]	; 0x8c
   1ac60:	b	1a2ec <__assert_fail@plt+0x947c>
   1ac64:	ldr	lr, [sp, #120]	; 0x78
   1ac68:	mov	ip, #0
   1ac6c:	ldr	r3, [r4, #120]	; 0x78
   1ac70:	add	r2, sp, #128	; 0x80
   1ac74:	sub	lr, lr, #-1073741823	; 0xc0000001
   1ac78:	ldr	r0, [sp, #124]	; 0x7c
   1ac7c:	ldr	r1, [pc, #-3024]	; 1a0b4 <__assert_fail@plt+0x9244>
   1ac80:	ldr	r3, [r3, lr, lsl #2]
   1ac84:	add	r1, pc, r1
   1ac88:	str	ip, [sp, #132]	; 0x84
   1ac8c:	str	r0, [sp, #128]	; 0x80
   1ac90:	ldr	r0, [r3, #12]
   1ac94:	bl	14b94 <__assert_fail@plt+0x3d24>
   1ac98:	ldr	r2, [sp, #200]	; 0xc8
   1ac9c:	cmp	r2, #0
   1aca0:	ldreq	r3, [pc, #-2980]	; 1a104 <__assert_fail@plt+0x9294>
   1aca4:	ldreq	r2, [r8, r3]
   1aca8:	ldr	ip, [r2, #12]
   1acac:	cmp	ip, #0
   1acb0:	beq	1ad10 <__assert_fail@plt+0x9ea0>
   1acb4:	ldr	r1, [pc, #-3076]	; 1a0b8 <__assert_fail@plt+0x9248>
   1acb8:	mov	r3, r5
   1acbc:	ldr	r7, [sp, #120]	; 0x78
   1acc0:	mov	lr, #1
   1acc4:	ldr	r0, [r4, #92]	; 0x5c
   1acc8:	add	r1, pc, r1
   1accc:	ldr	r5, [pc, #-3096]	; 1a0bc <__assert_fail@plt+0x924c>
   1acd0:	sub	r4, r7, #-1073741823	; 0xc0000001
   1acd4:	add	r1, r1, #1072	; 0x430
   1acd8:	add	r5, pc, r5
   1acdc:	add	r1, r1, #8
   1ace0:	str	r5, [r2, #4]
   1ace4:	str	r1, [r2, #8]
   1ace8:	mov	r1, r2
   1acec:	ldr	r5, [r0, r4, lsl #2]
   1acf0:	ldr	r4, [sp, #132]	; 0x84
   1acf4:	ldr	r0, [r2, #16]
   1acf8:	str	lr, [r2]
   1acfc:	ldr	r2, [pc, #-3140]	; 1a0c0 <__assert_fail@plt+0x9250>
   1ad00:	str	r5, [sp]
   1ad04:	str	r4, [sp, #4]
   1ad08:	add	r2, pc, r2
   1ad0c:	blx	ip
   1ad10:	ldr	r3, [sp, #140]	; 0x8c
   1ad14:	mvn	r9, #2
   1ad18:	b	1a2ec <__assert_fail@plt+0x947c>
   1ad1c:	mov	r3, #0
   1ad20:	str	r3, [sp, #128]	; 0x80
   1ad24:	str	r3, [sp, #132]	; 0x84
   1ad28:	str	r3, [sp, #136]	; 0x88
   1ad2c:	ldr	r7, [r6, #200]	; 0xc8
   1ad30:	cmp	r7, r3
   1ad34:	beq	1a2f4 <__assert_fail@plt+0x9484>
   1ad38:	ldr	sl, [pc, #-3196]	; 1a0c4 <__assert_fail@plt+0x9254>
   1ad3c:	ldr	r3, [pc, #-3196]	; 1a0c8 <__assert_fail@plt+0x9258>
   1ad40:	add	sl, pc, sl
   1ad44:	add	r3, pc, r3
   1ad48:	add	sl, sl, #1104	; 0x450
   1ad4c:	add	r3, r3, #1104	; 0x450
   1ad50:	add	sl, sl, #4
   1ad54:	add	r3, r3, #4
   1ad58:	str	sl, [sp, #28]
   1ad5c:	str	r3, [sp, #24]
   1ad60:	ldr	r3, [r7, #4]
   1ad64:	cmp	r3, #0
   1ad68:	beq	1ad98 <__assert_fail@plt+0x9f28>
   1ad6c:	ldr	r7, [r7, #12]
   1ad70:	cmp	r7, #0
   1ad74:	bne	1ad60 <__assert_fail@plt+0x9ef0>
   1ad78:	b	1a2f4 <__assert_fail@plt+0x9484>
   1ad7c:	ldr	r0, [r3, #192]	; 0xc0
   1ad80:	mov	r1, r5
   1ad84:	add	r2, sp, #140	; 0x8c
   1ad88:	bl	14b94 <__assert_fail@plt+0x3d24>
   1ad8c:	cmp	r0, #0
   1ad90:	beq	1ab54 <__assert_fail@plt+0x9ce4>
   1ad94:	b	1a2fc <__assert_fail@plt+0x948c>
   1ad98:	add	r0, sp, #144	; 0x90
   1ad9c:	add	r1, sp, #200	; 0xc8
   1ada0:	ldr	r2, [r7]
   1ada4:	add	r3, sp, #128	; 0x80
   1ada8:	bl	10e7c <__assert_fail@plt+0xc>
   1adac:	cmp	r0, #0
   1adb0:	blt	1a2f4 <__assert_fail@plt+0x9484>
   1adb4:	bne	1ad6c <__assert_fail@plt+0x9efc>
   1adb8:	ldr	r1, [r7]
   1adbc:	ldr	r3, [r1, #240]	; 0xf0
   1adc0:	cmp	r3, #0
   1adc4:	ldreq	r3, [pc, #-3328]	; 1a0cc <__assert_fail@plt+0x925c>
   1adc8:	addeq	r3, pc, r3
   1adcc:	ldr	lr, [sp, #128]	; 0x80
   1add0:	cmp	lr, #1
   1add4:	beq	1aed8 <__assert_fail@plt+0xa068>
   1add8:	ldr	r2, [r7, #8]
   1addc:	tst	r2, #1
   1ade0:	ldr	r2, [sp, #200]	; 0xc8
   1ade4:	beq	1ae60 <__assert_fail@plt+0x9ff0>
   1ade8:	cmp	r2, #0
   1adec:	ldreq	r2, [pc, #-3312]	; 1a104 <__assert_fail@plt+0x9294>
   1adf0:	ldreq	r2, [r8, r2]
   1adf4:	ldr	ip, [r2, #12]
   1adf8:	cmp	ip, #0
   1adfc:	beq	1ad6c <__assert_fail@plt+0x9efc>
   1ae00:	ldr	r4, [pc, #-3384]	; 1a0d0 <__assert_fail@plt+0x9260>
   1ae04:	ldr	sl, [sp, #24]
   1ae08:	add	r4, pc, r4
   1ae0c:	ldr	r5, [r1]
   1ae10:	ldr	r0, [pc, #-3396]	; 1a0d4 <__assert_fail@plt+0x9264>
   1ae14:	mov	r1, #1
   1ae18:	ldr	r4, [r4, lr, lsl #2]
   1ae1c:	add	lr, lr, #22
   1ae20:	str	r1, [r2]
   1ae24:	add	r0, pc, r0
   1ae28:	stmib	r2, {r0, sl}
   1ae2c:	mov	r1, r2
   1ae30:	ldr	sl, [sp, #132]	; 0x84
   1ae34:	ldr	r0, [r2, #16]
   1ae38:	str	r5, [sp]
   1ae3c:	sub	r5, sl, #-1073741823	; 0xc0000001
   1ae40:	str	r4, [sp, #4]
   1ae44:	ldr	lr, [r6, lr, lsl #2]
   1ae48:	ldr	r2, [pc, #-3448]	; 1a0d8 <__assert_fail@plt+0x9268>
   1ae4c:	ldr	lr, [lr, r5, lsl #2]
   1ae50:	add	r2, pc, r2
   1ae54:	str	lr, [sp, #8]
   1ae58:	blx	ip
   1ae5c:	b	1ad6c <__assert_fail@plt+0x9efc>
   1ae60:	cmp	r2, #0
   1ae64:	ldreq	r2, [pc, #-3432]	; 1a104 <__assert_fail@plt+0x9294>
   1ae68:	ldreq	r2, [r8, r2]
   1ae6c:	ldr	ip, [r2, #12]
   1ae70:	cmp	ip, #0
   1ae74:	beq	1ad6c <__assert_fail@plt+0x9efc>
   1ae78:	ldr	r5, [pc, #-3492]	; 1a0dc <__assert_fail@plt+0x926c>
   1ae7c:	ldr	sl, [sp, #28]
   1ae80:	add	r5, pc, r5
   1ae84:	ldr	r4, [r1]
   1ae88:	ldr	r0, [pc, #-3504]	; 1a0e0 <__assert_fail@plt+0x9270>
   1ae8c:	mov	r1, #1
   1ae90:	ldr	r5, [r5, lr, lsl #2]
   1ae94:	add	lr, lr, #22
   1ae98:	str	r1, [r2]
   1ae9c:	add	r0, pc, r0
   1aea0:	stmib	r2, {r0, sl}
   1aea4:	mov	r1, r2
   1aea8:	ldr	sl, [sp, #132]	; 0x84
   1aeac:	ldr	r0, [r2, #16]
   1aeb0:	str	r4, [sp]
   1aeb4:	sub	r4, sl, #-1073741823	; 0xc0000001
   1aeb8:	str	r5, [sp, #4]
   1aebc:	ldr	lr, [r6, lr, lsl #2]
   1aec0:	ldr	r2, [pc, #-3556]	; 1a0e4 <__assert_fail@plt+0x9274>
   1aec4:	ldr	lr, [lr, r4, lsl #2]
   1aec8:	add	r2, pc, r2
   1aecc:	str	lr, [sp, #8]
   1aed0:	blx	ip
   1aed4:	b	1ad6c <__assert_fail@plt+0x9efc>
   1aed8:	ldr	lr, [sp, #132]	; 0x84
   1aedc:	add	r2, sp, #108	; 0x6c
   1aee0:	ldr	r0, [r6, #120]	; 0x78
   1aee4:	mov	ip, #0
   1aee8:	ldr	r1, [sp, #136]	; 0x88
   1aeec:	sub	lr, lr, #-1073741823	; 0xc0000001
   1aef0:	ldr	r0, [r0, lr, lsl #2]
   1aef4:	str	r1, [sp, #108]	; 0x6c
   1aef8:	ldr	r1, [pc, #-3608]	; 1a0e8 <__assert_fail@plt+0x9278>
   1aefc:	ldr	r0, [r0, #12]
   1af00:	add	r1, pc, r1
   1af04:	str	r3, [sp, #20]
   1af08:	str	ip, [sp, #112]	; 0x70
   1af0c:	bl	14b94 <__assert_fail@plt+0x3d24>
   1af10:	ldr	r2, [r7, #8]
   1af14:	ldr	r3, [sp, #20]
   1af18:	tst	r2, #1
   1af1c:	ldr	r2, [sp, #200]	; 0xc8
   1af20:	beq	1afa4 <__assert_fail@plt+0xa134>
   1af24:	cmp	r2, #0
   1af28:	ldreq	r2, [pc, #-3628]	; 1a104 <__assert_fail@plt+0x9294>
   1af2c:	ldreq	r2, [r8, r2]
   1af30:	ldr	ip, [r2, #12]
   1af34:	cmp	ip, #0
   1af38:	beq	1ad6c <__assert_fail@plt+0x9efc>
   1af3c:	ldr	lr, [r7]
   1af40:	mov	r4, #1
   1af44:	ldr	r1, [pc, #-3680]	; 1a0ec <__assert_fail@plt+0x927c>
   1af48:	ldr	r0, [pc, #-3680]	; 1a0f0 <__assert_fail@plt+0x9280>
   1af4c:	ldr	lr, [lr]
   1af50:	add	r1, pc, r1
   1af54:	str	r4, [r2]
   1af58:	add	r1, r1, #1104	; 0x450
   1af5c:	ldr	r4, [sp, #132]	; 0x84
   1af60:	add	r0, pc, r0
   1af64:	add	r1, r1, #4
   1af68:	str	r0, [r2, #4]
   1af6c:	str	r1, [r2, #8]
   1af70:	sub	r4, r4, #-1073741823	; 0xc0000001
   1af74:	ldr	r0, [r2, #16]
   1af78:	mov	r1, r2
   1af7c:	str	lr, [sp]
   1af80:	ldr	lr, [r6, #92]	; 0x5c
   1af84:	ldr	r2, [sp, #112]	; 0x70
   1af88:	ldr	lr, [lr, r4, lsl #2]
   1af8c:	str	r2, [sp, #8]
   1af90:	ldr	r2, [pc, #-3748]	; 1a0f4 <__assert_fail@plt+0x9284>
   1af94:	str	lr, [sp, #4]
   1af98:	add	r2, pc, r2
   1af9c:	blx	ip
   1afa0:	b	1ad6c <__assert_fail@plt+0x9efc>
   1afa4:	cmp	r2, #0
   1afa8:	ldreq	r2, [pc, #-3756]	; 1a104 <__assert_fail@plt+0x9294>
   1afac:	ldreq	r2, [r8, r2]
   1afb0:	ldr	ip, [r2, #12]
   1afb4:	cmp	ip, #0
   1afb8:	beq	1ad6c <__assert_fail@plt+0x9efc>
   1afbc:	ldr	lr, [r7]
   1afc0:	mov	r4, #1
   1afc4:	ldr	r1, [pc, #-3796]	; 1a0f8 <__assert_fail@plt+0x9288>
   1afc8:	ldr	r0, [pc, #-3796]	; 1a0fc <__assert_fail@plt+0x928c>
   1afcc:	ldr	lr, [lr]
   1afd0:	add	r1, pc, r1
   1afd4:	str	r4, [r2]
   1afd8:	add	r1, r1, #1104	; 0x450
   1afdc:	ldr	r4, [sp, #132]	; 0x84
   1afe0:	add	r0, pc, r0
   1afe4:	add	r1, r1, #4
   1afe8:	str	r0, [r2, #4]
   1afec:	str	r1, [r2, #8]
   1aff0:	sub	r4, r4, #-1073741823	; 0xc0000001
   1aff4:	ldr	r0, [r2, #16]
   1aff8:	mov	r1, r2
   1affc:	str	lr, [sp]
   1b000:	ldr	lr, [r6, #92]	; 0x5c
   1b004:	ldr	r2, [sp, #112]	; 0x70
   1b008:	ldr	lr, [lr, r4, lsl #2]
   1b00c:	str	r2, [sp, #8]
   1b010:	ldr	r2, [pc, #-3864]	; 1a100 <__assert_fail@plt+0x9290>
   1b014:	str	lr, [sp, #4]
   1b018:	add	r2, pc, r2
   1b01c:	blx	ip
   1b020:	b	1ad6c <__assert_fail@plt+0x9efc>
   1b024:	ldr	sl, [sp, #24]
   1b028:	ldr	fp, [sp, #36]	; 0x24
   1b02c:	b	1a790 <__assert_fail@plt+0x9920>
   1b030:	ldr	r3, [sp, #200]	; 0xc8
   1b034:	ldr	fp, [sp, #36]	; 0x24
   1b038:	cmp	r3, #0
   1b03c:	ldr	r8, [sp, #48]	; 0x30
   1b040:	ldreq	r3, [pc, #-3908]	; 1a104 <__assert_fail@plt+0x9294>
   1b044:	ldreq	r3, [r8, r3]
   1b048:	ldr	ip, [r3, #12]
   1b04c:	cmp	ip, #0
   1b050:	beq	1b1d8 <__assert_fail@plt+0xa368>
   1b054:	ldr	r2, [pc, #-3924]	; 1a108 <__assert_fail@plt+0x9298>
   1b058:	mov	lr, #1
   1b05c:	ldr	r0, [pc, #-3928]	; 1a10c <__assert_fail@plt+0x929c>
   1b060:	mov	r1, r3
   1b064:	add	r2, pc, r2
   1b068:	str	lr, [r3]
   1b06c:	add	r0, pc, r0
   1b070:	add	r2, r2, #864	; 0x360
   1b074:	stmib	r3, {r0, r2}
   1b078:	mvn	r4, #0
   1b07c:	ldr	r2, [pc, #-3956]	; 1a110 <__assert_fail@plt+0x92a0>
   1b080:	ldr	r0, [r3, #16]
   1b084:	add	r2, pc, r2
   1b088:	blx	ip
   1b08c:	b	19dc4 <__assert_fail@plt+0x8f54>
   1b090:	ldr	r3, [sp, #148]	; 0x94
   1b094:	ldr	ip, [sp, #76]	; 0x4c
   1b098:	ldr	r9, [sp, #64]	; 0x40
   1b09c:	str	ip, [r3, #12]
   1b0a0:	ldr	r9, [r9, #12]
   1b0a4:	str	ip, [sp, #148]	; 0x94
   1b0a8:	cmp	r9, #0
   1b0ac:	str	r9, [sp, #64]	; 0x40
   1b0b0:	bne	19ae0 <__assert_fail@plt+0x8c70>
   1b0b4:	ldr	r3, [r8]
   1b0b8:	strd	sl, [sp, #56]	; 0x38
   1b0bc:	mov	r4, #0
   1b0c0:	add	r0, r4, #17
   1b0c4:	ldr	r1, [sp, #100]	; 0x64
   1b0c8:	add	r2, sp, #140	; 0x8c
   1b0cc:	str	r4, [sp, #192]	; 0xc0
   1b0d0:	ldr	r0, [r3, r0, lsl #3]
   1b0d4:	bl	14b94 <__assert_fail@plt+0x3d24>
   1b0d8:	cmp	r0, #0
   1b0dc:	bne	1b124 <__assert_fail@plt+0xa2b4>
   1b0e0:	add	r4, r4, #1
   1b0e4:	cmp	r4, #8
   1b0e8:	beq	1b100 <__assert_fail@plt+0xa290>
   1b0ec:	ldr	r3, [r8]
   1b0f0:	b	1b0c0 <__assert_fail@plt+0xa250>
   1b0f4:	mov	r4, r0
   1b0f8:	ldr	fp, [sp, #36]	; 0x24
   1b0fc:	b	1936c <__assert_fail@plt+0x84fc>
   1b100:	ldr	r9, [sp, #88]	; 0x58
   1b104:	ldr	sl, [sp, #36]	; 0x24
   1b108:	add	r9, r9, #1
   1b10c:	str	r9, [sp, #88]	; 0x58
   1b110:	cmp	r9, sl
   1b114:	bne	19a8c <__assert_fail@plt+0x8c1c>
   1b118:	mov	fp, sl
   1b11c:	ldr	r8, [sp, #48]	; 0x30
   1b120:	b	19e48 <__assert_fail@plt+0x8fd8>
   1b124:	ldr	fp, [sp, #36]	; 0x24
   1b128:	mvn	r4, #0
   1b12c:	b	1936c <__assert_fail@plt+0x84fc>
   1b130:	ldr	r3, [pc, #280]	; 1b250 <__assert_fail@plt+0xa3e0>
   1b134:	ldr	r3, [r8, r3]
   1b138:	b	198d0 <__assert_fail@plt+0x8a60>
   1b13c:	ldr	r3, [pc, #268]	; 1b250 <__assert_fail@plt+0xa3e0>
   1b140:	ldr	r3, [r8, r3]
   1b144:	b	192bc <__assert_fail@plt+0x844c>
   1b148:	ldr	r3, [pc, #260]	; 1b254 <__assert_fail@plt+0xa3e4>
   1b14c:	movw	r2, #2362	; 0x93a
   1b150:	ldr	r0, [pc, #256]	; 1b258 <__assert_fail@plt+0xa3e8>
   1b154:	ldr	r1, [pc, #256]	; 1b25c <__assert_fail@plt+0xa3ec>
   1b158:	add	r3, pc, r3
   1b15c:	add	r0, pc, r0
   1b160:	add	r3, r3, #832	; 0x340
   1b164:	add	r1, pc, r1
   1b168:	bl	10e70 <__assert_fail@plt>
   1b16c:	ldr	r3, [pc, #220]	; 1b250 <__assert_fail@plt+0xa3e0>
   1b170:	ldr	r3, [r8, r3]
   1b174:	b	19870 <__assert_fail@plt+0x8a00>
   1b178:	ldr	r3, [sp, #200]	; 0xc8
   1b17c:	ldr	fp, [sp, #36]	; 0x24
   1b180:	cmp	r3, #0
   1b184:	ldr	r8, [sp, #48]	; 0x30
   1b188:	ldreq	r3, [pc, #192]	; 1b250 <__assert_fail@plt+0xa3e0>
   1b18c:	ldreq	r3, [r8, r3]
   1b190:	ldr	ip, [r3, #12]
   1b194:	cmp	ip, #0
   1b198:	beq	1b1d8 <__assert_fail@plt+0xa368>
   1b19c:	ldr	r2, [pc, #188]	; 1b260 <__assert_fail@plt+0xa3f0>
   1b1a0:	mov	lr, #1
   1b1a4:	ldr	r0, [pc, #184]	; 1b264 <__assert_fail@plt+0xa3f4>
   1b1a8:	mov	r1, r3
   1b1ac:	add	r2, pc, r2
   1b1b0:	str	lr, [r3]
   1b1b4:	add	r0, pc, r0
   1b1b8:	add	r2, r2, #864	; 0x360
   1b1bc:	stmib	r3, {r0, r2}
   1b1c0:	mvn	r4, #0
   1b1c4:	ldr	r2, [pc, #156]	; 1b268 <__assert_fail@plt+0xa3f8>
   1b1c8:	ldr	r0, [r3, #16]
   1b1cc:	add	r2, pc, r2
   1b1d0:	blx	ip
   1b1d4:	b	19dc4 <__assert_fail@plt+0x8f54>
   1b1d8:	mvn	r4, #0
   1b1dc:	b	19dc4 <__assert_fail@plt+0x8f54>
   1b1e0:	bl	10cd8 <__stack_chk_fail@plt>
   1b1e4:	ldr	r3, [sp, #200]	; 0xc8
   1b1e8:	mov	sl, ip
   1b1ec:	ldr	fp, [sp, #36]	; 0x24
   1b1f0:	cmp	r3, #0
   1b1f4:	ldr	r8, [sp, #48]	; 0x30
   1b1f8:	ldreq	r3, [pc, #80]	; 1b250 <__assert_fail@plt+0xa3e0>
   1b1fc:	ldreq	r3, [r8, r3]
   1b200:	ldr	ip, [r3, #12]
   1b204:	cmp	ip, #0
   1b208:	beq	1b240 <__assert_fail@plt+0xa3d0>
   1b20c:	ldr	r2, [pc, #88]	; 1b26c <__assert_fail@plt+0xa3fc>
   1b210:	mov	lr, #1
   1b214:	ldr	r0, [pc, #84]	; 1b270 <__assert_fail@plt+0xa400>
   1b218:	mov	r1, r3
   1b21c:	add	r2, pc, r2
   1b220:	str	lr, [r3]
   1b224:	add	r0, pc, r0
   1b228:	add	r2, r2, #864	; 0x360
   1b22c:	stmib	r3, {r0, r2}
   1b230:	ldr	r2, [pc, #60]	; 1b274 <__assert_fail@plt+0xa404>
   1b234:	ldr	r0, [r3, #16]
   1b238:	add	r2, pc, r2
   1b23c:	blx	ip
   1b240:	mov	r0, sl
   1b244:	mvn	r4, #0
   1b248:	bl	305ac <policydb_user_cache@@Base+0xfc90>
   1b24c:	b	19dc4 <__assert_fail@plt+0x8f54>
   1b250:	andeq	r0, r0, ip, asr #1
   1b254:	andeq	r8, r2, ip, ror #4
   1b258:	andeq	r9, r2, r8, lsr #32
   1b25c:	ldrdeq	r8, [r2], -ip
   1b260:	andeq	r8, r2, r8, lsl r2
   1b264:			; <UNDEFINED> instruction: 0x00027fb8
   1b268:	andeq	r8, r2, r0, lsl r8
   1b26c:	andeq	r8, r2, r8, lsr #3
   1b270:	andeq	r7, r2, r8, asr #30
   1b274:			; <UNDEFINED> instruction: 0x00028fbc
   1b278:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b27c:	mov	fp, r0
   1b280:	ldr	r0, [r0, #20]
   1b284:	sub	sp, sp, #28
   1b288:	cmp	r0, #0
   1b28c:	str	r1, [sp, #8]
   1b290:	beq	1b420 <__assert_fail@plt+0xa5b0>
   1b294:	ldr	r3, [fp, #112]	; 0x70
   1b298:	mov	r2, #1
   1b29c:	mov	sl, r2
   1b2a0:	str	r2, [sp, #4]
   1b2a4:	str	r1, [sp]
   1b2a8:	add	r2, r1, #16
   1b2ac:	str	r3, [sp, #12]
   1b2b0:	add	r3, r1, #28
   1b2b4:	str	r2, [sp, #16]
   1b2b8:	str	r3, [sp, #20]
   1b2bc:	ldr	r2, [sp]
   1b2c0:	ldr	r1, [sp, #12]
   1b2c4:	ldr	r3, [r2, #12]
   1b2c8:	sub	r3, r3, #-1073741823	; 0xc0000001
   1b2cc:	ldr	r0, [r1, r3, lsl #2]
   1b2d0:	bl	10d98 <strlen@plt>
   1b2d4:	ldr	r2, [sp]
   1b2d8:	ldr	r3, [sp]
   1b2dc:	mov	r1, #0
   1b2e0:	ldr	r8, [r2, #16]
   1b2e4:	ldr	r7, [r3, #20]
   1b2e8:	cmp	r8, #0
   1b2ec:	ldrne	r6, [r8]
   1b2f0:	moveq	r6, r8
   1b2f4:	add	sl, sl, r0
   1b2f8:	cmp	r6, r7
   1b2fc:	bcs	1b37c <__assert_fail@plt+0xa50c>
   1b300:	ldr	r0, [r8, #8]
   1b304:	ldr	r9, [r8]
   1b308:	ldr	r2, [r8, #12]
   1b30c:	rsb	r3, r9, r6
   1b310:	lsr	r4, r0, r3
   1b314:	rsb	ip, r3, #32
   1b318:	sub	r0, r3, #32
   1b31c:	orr	r4, r4, r2, lsl ip
   1b320:	orr	r4, r4, r2, lsr r0
   1b324:	lsr	r5, r2, r3
   1b328:	mov	r2, #1
   1b32c:	mov	r3, #0
   1b330:	and	r2, r2, r4
   1b334:	and	r3, r3, r5
   1b338:	orrs	r0, r2, r3
   1b33c:	beq	1b3d0 <__assert_fail@plt+0xa560>
   1b340:	cmp	r1, #0
   1b344:	addne	r1, r1, #1
   1b348:	bne	1b364 <__assert_fail@plt+0xa4f4>
   1b34c:	ldr	r3, [fp, #116]	; 0x74
   1b350:	add	sl, sl, #1
   1b354:	ldr	r0, [r3, r6, lsl #2]
   1b358:	bl	10d98 <strlen@plt>
   1b35c:	mov	r1, #1
   1b360:	add	sl, sl, r0
   1b364:	add	r9, r9, #63	; 0x3f
   1b368:	cmp	r6, r9
   1b36c:	beq	1b404 <__assert_fail@plt+0xa594>
   1b370:	add	r6, r6, #1
   1b374:	cmp	r6, r7
   1b378:	bcc	1b300 <__assert_fail@plt+0xa490>
   1b37c:	cmp	r1, #1
   1b380:	bls	1b39c <__assert_fail@plt+0xa52c>
   1b384:	ldr	r3, [fp, #116]	; 0x74
   1b388:	sub	r6, r6, #-1073741823	; 0xc0000001
   1b38c:	add	sl, sl, #1
   1b390:	ldr	r0, [r3, r6, lsl #2]
   1b394:	bl	10d98 <strlen@plt>
   1b398:	add	sl, sl, r0
   1b39c:	ldr	r2, [sp, #4]
   1b3a0:	cmp	r2, #1
   1b3a4:	beq	1b428 <__assert_fail@plt+0xa5b8>
   1b3a8:	ldr	r2, [sp, #4]
   1b3ac:	cmp	r2, #2
   1b3b0:	beq	1b41c <__assert_fail@plt+0xa5ac>
   1b3b4:	ldr	r2, [sp]
   1b3b8:	ldr	r3, [sp, #4]
   1b3bc:	add	r2, r2, #12
   1b3c0:	str	r2, [sp]
   1b3c4:	add	r3, r3, #1
   1b3c8:	str	r3, [sp, #4]
   1b3cc:	b	1b2bc <__assert_fail@plt+0xa44c>
   1b3d0:	cmp	r1, #1
   1b3d4:	movls	r1, #0
   1b3d8:	bls	1b364 <__assert_fail@plt+0xa4f4>
   1b3dc:	ldr	r3, [fp, #116]	; 0x74
   1b3e0:	sub	r2, r6, #-1073741823	; 0xc0000001
   1b3e4:	add	r9, r9, #63	; 0x3f
   1b3e8:	add	sl, sl, #1
   1b3ec:	ldr	r0, [r3, r2, lsl #2]
   1b3f0:	bl	10d98 <strlen@plt>
   1b3f4:	cmp	r6, r9
   1b3f8:	mov	r1, #0
   1b3fc:	add	sl, sl, r0
   1b400:	bne	1b370 <__assert_fail@plt+0xa500>
   1b404:	ldr	r3, [r8, #16]
   1b408:	cmp	r3, #0
   1b40c:	beq	1b370 <__assert_fail@plt+0xa500>
   1b410:	ldr	r6, [r3]
   1b414:	mov	r8, r3
   1b418:	b	1b2f8 <__assert_fail@plt+0xa488>
   1b41c:	mov	r0, sl
   1b420:	add	sp, sp, #28
   1b424:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b428:	ldr	r3, [sp, #8]
   1b42c:	ldr	r2, [r3, #12]
   1b430:	ldr	r3, [r3, #24]
   1b434:	cmp	r2, r3
   1b438:	beq	1b444 <__assert_fail@plt+0xa5d4>
   1b43c:	add	sl, sl, #1
   1b440:	b	1b3b4 <__assert_fail@plt+0xa544>
   1b444:	ldr	r0, [sp, #16]
   1b448:	ldr	r1, [sp, #20]
   1b44c:	bl	139c4 <__assert_fail@plt+0x2b54>
   1b450:	cmp	r0, #0
   1b454:	bne	1b41c <__assert_fail@plt+0xa5ac>
   1b458:	ldr	r1, [fp, #112]	; 0x70
   1b45c:	str	r1, [sp, #12]
   1b460:	b	1b43c <__assert_fail@plt+0xa5cc>
   1b464:	ldr	r3, [r0, #20]
   1b468:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b46c:	cmp	r3, #0
   1b470:	sub	sp, sp, #28
   1b474:	mov	r8, r0
   1b478:	str	r1, [sp, #20]
   1b47c:	str	r2, [sp, #16]
   1b480:	beq	1b6e0 <__assert_fail@plt+0xa870>
   1b484:	ldr	r7, [r2]
   1b488:	mov	r3, #58	; 0x3a
   1b48c:	mov	r2, #1
   1b490:	str	r1, [sp, #4]
   1b494:	str	r2, [sp, #12]
   1b498:	strb	r3, [r7], #1
   1b49c:	ldr	r3, [sp, #4]
   1b4a0:	mov	r0, r7
   1b4a4:	ldr	r2, [r3, #12]
   1b4a8:	ldr	r3, [r8, #112]	; 0x70
   1b4ac:	sub	r2, r2, #-1073741823	; 0xc0000001
   1b4b0:	ldr	r1, [r3, r2, lsl #2]
   1b4b4:	bl	10d20 <strcpy@plt>
   1b4b8:	ldr	r3, [sp, #4]
   1b4bc:	ldr	r2, [r3, #12]
   1b4c0:	ldr	r3, [r8, #112]	; 0x70
   1b4c4:	sub	r2, r2, #-1073741823	; 0xc0000001
   1b4c8:	ldr	r0, [r3, r2, lsl #2]
   1b4cc:	bl	10d98 <strlen@plt>
   1b4d0:	ldr	r2, [sp, #4]
   1b4d4:	mov	r3, #0
   1b4d8:	str	r3, [sp, #8]
   1b4dc:	mov	r1, r3
   1b4e0:	ldr	r5, [r2, #16]
   1b4e4:	ldr	r2, [sp, #4]
   1b4e8:	cmp	r5, #0
   1b4ec:	ldr	ip, [r2, #20]
   1b4f0:	moveq	r4, r5
   1b4f4:	ldrne	r4, [r5]
   1b4f8:	add	r7, r7, r0
   1b4fc:	cmp	r4, ip
   1b500:	bcs	1b568 <__assert_fail@plt+0xa6f8>
   1b504:	ldr	r0, [r5, #8]
   1b508:	ldr	r6, [r5]
   1b50c:	ldr	r2, [r5, #12]
   1b510:	rsb	r3, r6, r4
   1b514:	lsr	sl, r0, r3
   1b518:	rsb	r9, r3, #32
   1b51c:	sub	r0, r3, #32
   1b520:	orr	sl, sl, r2, lsl r9
   1b524:	orr	sl, sl, r2, lsr r0
   1b528:	lsr	fp, r2, r3
   1b52c:	mov	r2, #1
   1b530:	mov	r3, #0
   1b534:	and	r2, r2, sl
   1b538:	and	r3, r3, fp
   1b53c:	orrs	r0, r2, r3
   1b540:	beq	1b5e4 <__assert_fail@plt+0xa774>
   1b544:	cmp	r1, #0
   1b548:	beq	1b664 <__assert_fail@plt+0xa7f4>
   1b54c:	add	r1, r1, #1
   1b550:	add	r6, r6, #63	; 0x3f
   1b554:	cmp	r4, r6
   1b558:	beq	1b64c <__assert_fail@plt+0xa7dc>
   1b55c:	add	r4, r4, #1
   1b560:	cmp	r4, ip
   1b564:	bcc	1b504 <__assert_fail@plt+0xa694>
   1b568:	cmp	r1, #1
   1b56c:	bls	1b5b0 <__assert_fail@plt+0xa740>
   1b570:	cmp	r1, #2
   1b574:	sub	r4, r4, #-1073741823	; 0xc0000001
   1b578:	addne	r5, r7, #1
   1b57c:	addeq	r5, r7, #1
   1b580:	movne	r3, #46	; 0x2e
   1b584:	moveq	r0, #44	; 0x2c
   1b588:	strbne	r3, [r7]
   1b58c:	strbeq	r0, [r7]
   1b590:	mov	r0, r5
   1b594:	ldr	r3, [r8, #116]	; 0x74
   1b598:	ldr	r1, [r3, r4, lsl #2]
   1b59c:	bl	10d20 <strcpy@plt>
   1b5a0:	ldr	r3, [r8, #116]	; 0x74
   1b5a4:	ldr	r0, [r3, r4, lsl #2]
   1b5a8:	bl	10d98 <strlen@plt>
   1b5ac:	add	r7, r5, r0
   1b5b0:	ldr	r2, [sp, #12]
   1b5b4:	cmp	r2, #1
   1b5b8:	beq	1b6e8 <__assert_fail@plt+0xa878>
   1b5bc:	ldr	r3, [sp, #12]
   1b5c0:	cmp	r3, #2
   1b5c4:	beq	1b6d8 <__assert_fail@plt+0xa868>
   1b5c8:	ldr	r3, [sp, #4]
   1b5cc:	ldr	r2, [sp, #12]
   1b5d0:	add	r3, r3, #12
   1b5d4:	str	r3, [sp, #4]
   1b5d8:	add	r2, r2, #1
   1b5dc:	str	r2, [sp, #12]
   1b5e0:	b	1b49c <__assert_fail@plt+0xa62c>
   1b5e4:	cmp	r1, #1
   1b5e8:	movls	r1, #0
   1b5ec:	bls	1b550 <__assert_fail@plt+0xa6e0>
   1b5f0:	cmp	r1, #2
   1b5f4:	sub	r6, r4, #-1073741823	; 0xc0000001
   1b5f8:	addne	r9, r7, #1
   1b5fc:	addeq	r9, r7, #1
   1b600:	movne	r0, #46	; 0x2e
   1b604:	moveq	r1, #44	; 0x2c
   1b608:	strbne	r0, [r7]
   1b60c:	mov	r0, r9
   1b610:	strbeq	r1, [r7]
   1b614:	ldr	r3, [r8, #116]	; 0x74
   1b618:	ldr	r1, [r3, r6, lsl #2]
   1b61c:	bl	10d20 <strcpy@plt>
   1b620:	ldr	r3, [r8, #116]	; 0x74
   1b624:	ldr	r0, [r3, r6, lsl #2]
   1b628:	bl	10d98 <strlen@plt>
   1b62c:	ldr	r6, [r5]
   1b630:	ldr	r2, [sp, #4]
   1b634:	mov	r1, #0
   1b638:	add	r6, r6, #63	; 0x3f
   1b63c:	cmp	r4, r6
   1b640:	ldr	ip, [r2, #20]
   1b644:	add	r7, r9, r0
   1b648:	bne	1b55c <__assert_fail@plt+0xa6ec>
   1b64c:	ldr	r3, [r5, #16]
   1b650:	cmp	r3, #0
   1b654:	beq	1b55c <__assert_fail@plt+0xa6ec>
   1b658:	ldr	r4, [r3]
   1b65c:	mov	r5, r3
   1b660:	b	1b4fc <__assert_fail@plt+0xa68c>
   1b664:	ldr	r2, [sp, #8]
   1b668:	cmp	r2, #0
   1b66c:	mov	r2, #1
   1b670:	addeq	r9, r7, #1
   1b674:	addne	r9, r7, #1
   1b678:	moveq	r3, #58	; 0x3a
   1b67c:	movne	r0, #44	; 0x2c
   1b680:	strbeq	r3, [r7]
   1b684:	strbne	r0, [r7]
   1b688:	mov	r0, r9
   1b68c:	ldr	r3, [r8, #116]	; 0x74
   1b690:	str	r2, [sp, #8]
   1b694:	ldr	r1, [r3, r4, lsl #2]
   1b698:	bl	10d20 <strcpy@plt>
   1b69c:	ldr	r3, [r8, #116]	; 0x74
   1b6a0:	ldr	r0, [r3, r4, lsl #2]
   1b6a4:	bl	10d98 <strlen@plt>
   1b6a8:	ldr	r3, [sp, #4]
   1b6ac:	ldr	r1, [sp, #8]
   1b6b0:	ldr	r6, [r5]
   1b6b4:	ldr	ip, [r3, #20]
   1b6b8:	add	r7, r9, r0
   1b6bc:	b	1b550 <__assert_fail@plt+0xa6e0>
   1b6c0:	ldr	r3, [sp, #20]
   1b6c4:	add	r0, r3, #16
   1b6c8:	add	r1, r3, #28
   1b6cc:	bl	139c4 <__assert_fail@plt+0x2b54>
   1b6d0:	cmp	r0, #0
   1b6d4:	beq	1b6fc <__assert_fail@plt+0xa88c>
   1b6d8:	ldr	r2, [sp, #16]
   1b6dc:	str	r7, [r2]
   1b6e0:	add	sp, sp, #28
   1b6e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b6e8:	ldr	r3, [sp, #20]
   1b6ec:	ldr	r2, [r3, #12]
   1b6f0:	ldr	r3, [r3, #24]
   1b6f4:	cmp	r2, r3
   1b6f8:	beq	1b6c0 <__assert_fail@plt+0xa850>
   1b6fc:	mov	r3, #45	; 0x2d
   1b700:	strb	r3, [r7], #1
   1b704:	b	1b5c8 <__assert_fail@plt+0xa758>
   1b708:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b70c:	sub	sp, sp, #20
   1b710:	ldr	r4, [pc, #312]	; 1b850 <__assert_fail@plt+0xa9e0>
   1b714:	mov	sl, r3
   1b718:	ldr	ip, [pc, #308]	; 1b854 <__assert_fail@plt+0xa9e4>
   1b71c:	mov	r8, r1
   1b720:	add	r4, pc, r4
   1b724:	str	r0, [sp, #4]
   1b728:	mov	r1, r2
   1b72c:	mov	r0, r8
   1b730:	ldr	ip, [r4, ip]
   1b734:	mov	r7, r2
   1b738:	mov	r5, #0
   1b73c:	str	r5, [sp, #8]
   1b740:	ldr	r3, [ip]
   1b744:	str	ip, [sp]
   1b748:	str	r3, [sp, #12]
   1b74c:	bl	1b278 <__assert_fail@plt+0xa408>
   1b750:	add	r6, r0, #1
   1b754:	mov	r9, r0
   1b758:	mov	r0, r6
   1b75c:	bl	10d44 <malloc@plt>
   1b760:	cmp	r0, r5
   1b764:	mov	fp, r0
   1b768:	str	r0, [sp, #8]
   1b76c:	beq	1b7d8 <__assert_fail@plt+0xa968>
   1b770:	mov	r0, r9
   1b774:	bl	10d44 <malloc@plt>
   1b778:	subs	r9, r0, #0
   1b77c:	beq	1b7d8 <__assert_fail@plt+0xa968>
   1b780:	add	r2, sp, #8
   1b784:	mov	r0, r8
   1b788:	mov	r1, r7
   1b78c:	rsb	r6, r6, #1
   1b790:	bl	1b464 <__assert_fail@plt+0xa5f4>
   1b794:	ldr	r3, [sp, #8]
   1b798:	mov	r0, r9
   1b79c:	add	r6, r3, r6
   1b7a0:	str	r6, [sp, #8]
   1b7a4:	add	r1, r6, #1
   1b7a8:	bl	10d20 <strcpy@plt>
   1b7ac:	mov	r0, r6
   1b7b0:	bl	10ca8 <free@plt>
   1b7b4:	mov	r0, r5
   1b7b8:	str	r9, [sl]
   1b7bc:	ldr	r1, [sp]
   1b7c0:	ldr	r2, [sp, #12]
   1b7c4:	ldr	r3, [r1]
   1b7c8:	cmp	r2, r3
   1b7cc:	bne	1b84c <__assert_fail@plt+0xa9dc>
   1b7d0:	add	sp, sp, #20
   1b7d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b7d8:	ldr	r2, [sp, #4]
   1b7dc:	cmp	r2, #0
   1b7e0:	beq	1b83c <__assert_fail@plt+0xa9cc>
   1b7e4:	ldr	r2, [sp, #4]
   1b7e8:	ldr	ip, [r2, #12]
   1b7ec:	cmp	ip, #0
   1b7f0:	moveq	r0, fp
   1b7f4:	beq	1b830 <__assert_fail@plt+0xa9c0>
   1b7f8:	ldr	r1, [sp, #4]
   1b7fc:	mov	r0, #1
   1b800:	ldr	r2, [pc, #80]	; 1b858 <__assert_fail@plt+0xa9e8>
   1b804:	ldr	r3, [pc, #80]	; 1b85c <__assert_fail@plt+0xa9ec>
   1b808:	add	r2, pc, r2
   1b80c:	str	r2, [r1, #8]
   1b810:	ldr	r2, [pc, #72]	; 1b860 <__assert_fail@plt+0xa9f0>
   1b814:	add	r3, pc, r3
   1b818:	str	r0, [r1]
   1b81c:	str	r3, [r1, #4]
   1b820:	add	r2, pc, r2
   1b824:	ldr	r0, [r1, #16]
   1b828:	blx	ip
   1b82c:	ldr	r0, [sp, #8]
   1b830:	bl	10ca8 <free@plt>
   1b834:	mvn	r0, #0
   1b838:	b	1b7bc <__assert_fail@plt+0xa94c>
   1b83c:	ldr	r2, [pc, #32]	; 1b864 <__assert_fail@plt+0xa9f4>
   1b840:	ldr	r2, [r4, r2]
   1b844:	str	r2, [sp, #4]
   1b848:	b	1b7e4 <__assert_fail@plt+0xa974>
   1b84c:	bl	10cd8 <__stack_chk_fail@plt>
   1b850:	ldrdeq	sp, [r3], -r8
   1b854:	strheq	r0, [r0], -ip
   1b858:			; <UNDEFINED> instruction: 0x00028cb8
   1b85c:	andeq	r7, r2, r8, asr r9
   1b860:	andeq	r8, r2, r4, ror #25
   1b864:	andeq	r0, r0, ip, asr #1
   1b868:	ldr	r3, [r0, #20]
   1b86c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b870:	cmp	r3, #0
   1b874:	sub	sp, sp, #28
   1b878:	mov	r8, r0
   1b87c:	str	r1, [sp, #8]
   1b880:	beq	1b940 <__assert_fail@plt+0xaad0>
   1b884:	ldr	r3, [sp, #8]
   1b888:	ldr	r2, [r3, #24]
   1b88c:	ldr	r3, [r3, #12]
   1b890:	cmp	r2, r3
   1b894:	bcs	1b94c <__assert_fail@plt+0xaadc>
   1b898:	mov	r0, #0
   1b89c:	add	sp, sp, #28
   1b8a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b8a4:	ldr	r3, [sp, #12]
   1b8a8:	ldr	sl, [sp, #4]
   1b8ac:	subs	r3, r3, #1
   1b8b0:	str	r3, [sp, #12]
   1b8b4:	add	sl, sl, #12
   1b8b8:	str	sl, [sp, #4]
   1b8bc:	bne	1b988 <__assert_fail@plt+0xab18>
   1b8c0:	ldr	r2, [sp, #8]
   1b8c4:	ldr	r3, [r2, #4]
   1b8c8:	cmp	r3, #1
   1b8cc:	beq	1b940 <__assert_fail@plt+0xaad0>
   1b8d0:	ldr	r3, [r2]
   1b8d4:	cmp	r3, #0
   1b8d8:	beq	1b898 <__assert_fail@plt+0xaa28>
   1b8dc:	ldr	r2, [r8, #60]	; 0x3c
   1b8e0:	cmp	r3, r2
   1b8e4:	bhi	1b898 <__assert_fail@plt+0xaa28>
   1b8e8:	ldr	r1, [r8, #128]	; 0x80
   1b8ec:	sub	r3, r3, #-1073741823	; 0xc0000001
   1b8f0:	ldr	sl, [sp, #8]
   1b8f4:	ldr	r4, [r1, r3, lsl #2]
   1b8f8:	ldr	r2, [sl, #12]
   1b8fc:	ldr	r3, [r4, #48]	; 0x30
   1b900:	cmp	r2, r3
   1b904:	bcc	1b898 <__assert_fail@plt+0xaa28>
   1b908:	ldr	r0, [sp, #16]
   1b90c:	add	r1, r4, #52	; 0x34
   1b910:	bl	13a44 <__assert_fail@plt+0x2bd4>
   1b914:	cmp	r0, #0
   1b918:	beq	1b898 <__assert_fail@plt+0xaa28>
   1b91c:	ldr	r3, [sl, #24]
   1b920:	ldr	r2, [r4, #60]	; 0x3c
   1b924:	cmp	r2, r3
   1b928:	bcc	1b898 <__assert_fail@plt+0xaa28>
   1b92c:	add	r0, r4, #64	; 0x40
   1b930:	ldr	r1, [sp, #20]
   1b934:	bl	13a44 <__assert_fail@plt+0x2bd4>
   1b938:	cmp	r0, #0
   1b93c:	beq	1b898 <__assert_fail@plt+0xaa28>
   1b940:	mov	r0, #1
   1b944:	add	sp, sp, #28
   1b948:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b94c:	ldr	sl, [sp, #8]
   1b950:	ldr	r2, [sp, #8]
   1b954:	add	sl, sl, #28
   1b958:	str	sl, [sp, #20]
   1b95c:	add	r2, r2, #16
   1b960:	str	r2, [sp, #16]
   1b964:	mov	r0, sl
   1b968:	mov	r1, r2
   1b96c:	bl	13a44 <__assert_fail@plt+0x2bd4>
   1b970:	cmp	r0, #0
   1b974:	beq	1b898 <__assert_fail@plt+0xaa28>
   1b978:	ldr	r3, [sp, #8]
   1b97c:	mov	sl, #2
   1b980:	str	sl, [sp, #12]
   1b984:	str	r3, [sp, #4]
   1b988:	ldr	r2, [sp, #4]
   1b98c:	ldr	r3, [r2, #12]
   1b990:	cmp	r3, #0
   1b994:	beq	1b898 <__assert_fail@plt+0xaa28>
   1b998:	ldr	r2, [r8, #76]	; 0x4c
   1b99c:	cmp	r3, r2
   1b9a0:	bhi	1b898 <__assert_fail@plt+0xaa28>
   1b9a4:	ldr	r2, [r8, #112]	; 0x70
   1b9a8:	sub	r3, r3, #-1073741823	; 0xc0000001
   1b9ac:	ldr	r0, [r8, #72]	; 0x48
   1b9b0:	ldr	r1, [r2, r3, lsl #2]
   1b9b4:	bl	14a90 <__assert_fail@plt+0x3c20>
   1b9b8:	subs	r9, r0, #0
   1b9bc:	beq	1b898 <__assert_fail@plt+0xaa28>
   1b9c0:	ldr	r3, [sp, #4]
   1b9c4:	ldr	sl, [sp, #4]
   1b9c8:	ldr	r7, [r3, #16]
   1b9cc:	ldr	r0, [sl, #20]
   1b9d0:	cmp	r7, #0
   1b9d4:	ldrne	r6, [r7]
   1b9d8:	moveq	r6, r7
   1b9dc:	cmp	r6, r0
   1b9e0:	mov	r1, r6
   1b9e4:	bcs	1b8a4 <__assert_fail@plt+0xaa34>
   1b9e8:	ldr	fp, [r7, #8]
   1b9ec:	ldr	ip, [r7]
   1b9f0:	ldr	r2, [r7, #12]
   1b9f4:	rsb	r3, ip, r6
   1b9f8:	rsb	sl, r3, #32
   1b9fc:	lsr	r4, fp, r3
   1ba00:	orr	r4, r4, r2, lsl sl
   1ba04:	sub	fp, r3, #32
   1ba08:	lsr	r5, r2, r3
   1ba0c:	orr	r4, r4, r2, lsr fp
   1ba10:	mov	r3, #0
   1ba14:	mov	r2, #1
   1ba18:	and	r3, r3, r5
   1ba1c:	and	r2, r2, r4
   1ba20:	orrs	sl, r2, r3
   1ba24:	beq	1ba54 <__assert_fail@plt+0xabe4>
   1ba28:	ldr	r3, [r8, #84]	; 0x54
   1ba2c:	cmp	r6, r3
   1ba30:	bhi	1b898 <__assert_fail@plt+0xaa28>
   1ba34:	ldr	r0, [r9]
   1ba38:	add	r0, r0, #4
   1ba3c:	bl	13b38 <__assert_fail@plt+0x2cc8>
   1ba40:	cmp	r0, #0
   1ba44:	beq	1b898 <__assert_fail@plt+0xaa28>
   1ba48:	ldr	r2, [sp, #4]
   1ba4c:	ldr	ip, [r7]
   1ba50:	ldr	r0, [r2, #20]
   1ba54:	add	ip, ip, #63	; 0x3f
   1ba58:	cmp	r6, ip
   1ba5c:	add	r6, r6, #1
   1ba60:	bne	1b9dc <__assert_fail@plt+0xab6c>
   1ba64:	ldr	r3, [r7, #16]
   1ba68:	cmp	r3, #0
   1ba6c:	ldrne	r6, [r3]
   1ba70:	movne	r7, r3
   1ba74:	b	1b9dc <__assert_fail@plt+0xab6c>
   1ba78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ba7c:	mov	r6, r0
   1ba80:	ldr	r0, [r0, #20]
   1ba84:	sub	sp, sp, #20
   1ba88:	mov	r9, r3
   1ba8c:	cmp	r0, #0
   1ba90:	str	r2, [sp, #4]
   1ba94:	beq	1bb88 <__assert_fail@plt+0xad18>
   1ba98:	cmp	r1, #0
   1ba9c:	beq	1bc88 <__assert_fail@plt+0xae18>
   1baa0:	ldr	r2, [sp, #4]
   1baa4:	ldr	r1, [r2]
   1baa8:	ldrb	sl, [r1]
   1baac:	cmp	sl, #58	; 0x3a
   1bab0:	cmpne	sl, #0
   1bab4:	beq	1bce0 <__assert_fail@plt+0xae70>
   1bab8:	cmp	sl, #45	; 0x2d
   1babc:	beq	1bc94 <__assert_fail@plt+0xae24>
   1bac0:	add	r2, r1, #1
   1bac4:	b	1bad0 <__assert_fail@plt+0xac60>
   1bac8:	cmp	sl, #45	; 0x2d
   1bacc:	beq	1bc98 <__assert_fail@plt+0xae28>
   1bad0:	mov	r8, r2
   1bad4:	ldrb	sl, [r2], #1
   1bad8:	cmp	sl, #58	; 0x3a
   1badc:	cmpne	sl, #0
   1bae0:	bne	1bac8 <__assert_fail@plt+0xac58>
   1bae4:	cmp	sl, #0
   1bae8:	bne	1bd20 <__assert_fail@plt+0xaeb0>
   1baec:	add	r3, r9, #16
   1baf0:	mov	r7, #0
   1baf4:	str	r3, [sp, #8]
   1baf8:	mov	r5, r3
   1bafc:	str	r9, [sp, #12]
   1bb00:	ldr	r0, [r6, #72]	; 0x48
   1bb04:	bl	14a90 <__assert_fail@plt+0x3c20>
   1bb08:	cmp	r0, #0
   1bb0c:	beq	1bc88 <__assert_fail@plt+0xae18>
   1bb10:	ldr	r3, [r0]
   1bb14:	cmp	sl, #58	; 0x3a
   1bb18:	ldr	r3, [r3]
   1bb1c:	str	r3, [r5, #-4]
   1bb20:	beq	1bb9c <__assert_fail@plt+0xad2c>
   1bb24:	cmp	sl, #45	; 0x2d
   1bb28:	bne	1bcf0 <__assert_fail@plt+0xae80>
   1bb2c:	ldrb	sl, [r8]
   1bb30:	cmp	sl, #58	; 0x3a
   1bb34:	cmpne	sl, #0
   1bb38:	beq	1bcd8 <__assert_fail@plt+0xae68>
   1bb3c:	add	r3, r8, #1
   1bb40:	mov	r2, r3
   1bb44:	ldrb	sl, [r3], #1
   1bb48:	cmp	sl, #58	; 0x3a
   1bb4c:	cmpne	sl, #0
   1bb50:	bne	1bb40 <__assert_fail@plt+0xacd0>
   1bb54:	cmp	sl, #0
   1bb58:	add	r7, r7, #1
   1bb5c:	add	r5, r5, #12
   1bb60:	movne	r3, #0
   1bb64:	strbne	r3, [r2]
   1bb68:	addne	r2, r2, #1
   1bb6c:	cmp	r7, #2
   1bb70:	bne	1bccc <__assert_fail@plt+0xae5c>
   1bb74:	mov	r0, r2
   1bb78:	ldr	r2, [sp, #4]
   1bb7c:	add	r3, r0, #1
   1bb80:	mov	r0, #0
   1bb84:	str	r3, [r2]
   1bb88:	add	sp, sp, #20
   1bb8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bb90:	cmp	sl, #44	; 0x2c
   1bb94:	bne	1bd28 <__assert_fail@plt+0xaeb8>
   1bb98:	mov	r8, fp
   1bb9c:	ldrb	sl, [r8]
   1bba0:	cmp	sl, #0
   1bba4:	cmpne	sl, #44	; 0x2c
   1bba8:	beq	1bce8 <__assert_fail@plt+0xae78>
   1bbac:	cmp	sl, #45	; 0x2d
   1bbb0:	beq	1bcb0 <__assert_fail@plt+0xae40>
   1bbb4:	add	r3, r8, #1
   1bbb8:	b	1bbc4 <__assert_fail@plt+0xad54>
   1bbbc:	cmp	sl, #45	; 0x2d
   1bbc0:	beq	1bcb4 <__assert_fail@plt+0xae44>
   1bbc4:	mov	fp, r3
   1bbc8:	ldrb	sl, [r3], #1
   1bbcc:	cmp	sl, #44	; 0x2c
   1bbd0:	cmpne	sl, #0
   1bbd4:	bne	1bbbc <__assert_fail@plt+0xad4c>
   1bbd8:	cmp	sl, #0
   1bbdc:	bne	1bd30 <__assert_fail@plt+0xaec0>
   1bbe0:	mov	r1, #46	; 0x2e
   1bbe4:	mov	r0, r8
   1bbe8:	bl	10da4 <strchr@plt>
   1bbec:	mov	r1, r8
   1bbf0:	cmp	r0, #0
   1bbf4:	addne	r9, r0, #1
   1bbf8:	movne	r3, #0
   1bbfc:	moveq	r9, r0
   1bc00:	strbne	r3, [r0]
   1bc04:	ldr	r0, [r6, #80]	; 0x50
   1bc08:	bl	14a90 <__assert_fail@plt+0x3c20>
   1bc0c:	subs	r4, r0, #0
   1bc10:	beq	1bc88 <__assert_fail@plt+0xae18>
   1bc14:	ldr	r1, [r4]
   1bc18:	mov	r0, r5
   1bc1c:	mov	r2, #1
   1bc20:	sub	r1, r1, #1
   1bc24:	bl	13c24 <__assert_fail@plt+0x2db4>
   1bc28:	cmp	r0, #0
   1bc2c:	bne	1bc88 <__assert_fail@plt+0xae18>
   1bc30:	cmp	r9, #0
   1bc34:	beq	1bb90 <__assert_fail@plt+0xad20>
   1bc38:	mov	r1, r9
   1bc3c:	ldr	r0, [r6, #80]	; 0x50
   1bc40:	bl	14a90 <__assert_fail@plt+0x3c20>
   1bc44:	subs	r8, r0, #0
   1bc48:	beq	1bc88 <__assert_fail@plt+0xae18>
   1bc4c:	ldr	r4, [r4]
   1bc50:	ldr	r3, [r8]
   1bc54:	cmp	r4, r3
   1bc58:	bcc	1bc6c <__assert_fail@plt+0xadfc>
   1bc5c:	b	1bc88 <__assert_fail@plt+0xae18>
   1bc60:	ldr	r3, [r8]
   1bc64:	cmp	r3, r4
   1bc68:	bls	1bb90 <__assert_fail@plt+0xad20>
   1bc6c:	mov	r1, r4
   1bc70:	mov	r2, #1
   1bc74:	mov	r0, r5
   1bc78:	add	r4, r4, r2
   1bc7c:	bl	13c24 <__assert_fail@plt+0x2db4>
   1bc80:	cmp	r0, #0
   1bc84:	beq	1bc60 <__assert_fail@plt+0xadf0>
   1bc88:	mvn	r0, #0
   1bc8c:	add	sp, sp, #20
   1bc90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bc94:	mov	r8, r1
   1bc98:	mov	r2, r8
   1bc9c:	mov	sl, #45	; 0x2d
   1bca0:	mov	r0, #0
   1bca4:	add	r8, r8, #1
   1bca8:	strb	r0, [r2]
   1bcac:	b	1baec <__assert_fail@plt+0xac7c>
   1bcb0:	mov	fp, r8
   1bcb4:	mov	r3, fp
   1bcb8:	mov	sl, #45	; 0x2d
   1bcbc:	mov	r2, #0
   1bcc0:	add	fp, fp, #1
   1bcc4:	strb	r2, [r3]
   1bcc8:	b	1bbe0 <__assert_fail@plt+0xad70>
   1bccc:	mov	r1, r8
   1bcd0:	mov	r8, r2
   1bcd4:	b	1bb00 <__assert_fail@plt+0xac90>
   1bcd8:	mov	r2, r8
   1bcdc:	b	1bb54 <__assert_fail@plt+0xace4>
   1bce0:	mov	r8, r1
   1bce4:	b	1bae4 <__assert_fail@plt+0xac74>
   1bce8:	mov	fp, r8
   1bcec:	b	1bbd8 <__assert_fail@plt+0xad68>
   1bcf0:	cmp	r7, #0
   1bcf4:	ldr	r9, [sp, #12]
   1bcf8:	bne	1bd18 <__assert_fail@plt+0xaea8>
   1bcfc:	ldr	r3, [r9, #12]
   1bd00:	add	r0, r9, #28
   1bd04:	ldr	r1, [sp, #8]
   1bd08:	str	r3, [r9, #24]
   1bd0c:	bl	143b8 <__assert_fail@plt+0x3548>
   1bd10:	cmp	r0, #0
   1bd14:	blt	1bc88 <__assert_fail@plt+0xae18>
   1bd18:	mov	r0, r8
   1bd1c:	b	1bb78 <__assert_fail@plt+0xad08>
   1bd20:	mov	r2, r8
   1bd24:	b	1bca0 <__assert_fail@plt+0xae30>
   1bd28:	mov	r8, fp
   1bd2c:	b	1bb24 <__assert_fail@plt+0xacb4>
   1bd30:	mov	r3, fp
   1bd34:	b	1bcbc <__assert_fail@plt+0xae4c>
   1bd38:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bd3c:	mov	r8, r2
   1bd40:	ldr	r6, [pc, #420]	; 1beec <__assert_fail@plt+0xb07c>
   1bd44:	sub	sp, sp, #8
   1bd48:	ldr	r2, [pc, #416]	; 1bef0 <__assert_fail@plt+0xb080>
   1bd4c:	mov	r4, r0
   1bd50:	add	r6, pc, r6
   1bd54:	mov	r0, r8
   1bd58:	mov	sl, r1
   1bd5c:	mov	r9, r3
   1bd60:	ldr	r7, [r6, r2]
   1bd64:	ldr	r2, [r7]
   1bd68:	str	r2, [sp, #4]
   1bd6c:	bl	10dd4 <__strdup@plt>
   1bd70:	cmp	r0, #0
   1bd74:	mov	r5, r0
   1bd78:	str	r0, [sp]
   1bd7c:	beq	1be70 <__assert_fail@plt+0xb000>
   1bd80:	mov	r0, sl
   1bd84:	mov	r3, r9
   1bd88:	mov	r1, #36	; 0x24
   1bd8c:	mov	r2, sp
   1bd90:	bl	1ba78 <__assert_fail@plt+0xac08>
   1bd94:	cmp	r0, #0
   1bd98:	bge	1be60 <__assert_fail@plt+0xaff0>
   1bd9c:	cmp	r4, #0
   1bda0:	movne	r2, r4
   1bda4:	beq	1bed0 <__assert_fail@plt+0xb060>
   1bda8:	ldr	ip, [r2, #12]
   1bdac:	cmp	ip, #0
   1bdb0:	beq	1bdf0 <__assert_fail@plt+0xaf80>
   1bdb4:	mov	r3, r8
   1bdb8:	ldr	r8, [pc, #308]	; 1bef4 <__assert_fail@plt+0xb084>
   1bdbc:	ldr	r9, [pc, #308]	; 1bef8 <__assert_fail@plt+0xb088>
   1bdc0:	mov	lr, #1
   1bdc4:	add	r8, pc, r8
   1bdc8:	ldr	r0, [r2, #16]
   1bdcc:	add	r9, pc, r9
   1bdd0:	mov	r1, r2
   1bdd4:	add	r8, r8, #16
   1bdd8:	str	r9, [r2, #4]
   1bddc:	str	r8, [r2, #8]
   1bde0:	str	lr, [r2]
   1bde4:	ldr	r2, [pc, #272]	; 1befc <__assert_fail@plt+0xb08c>
   1bde8:	add	r2, pc, r2
   1bdec:	blx	ip
   1bdf0:	mov	r0, r5
   1bdf4:	bl	10ca8 <free@plt>
   1bdf8:	cmp	r4, #0
   1bdfc:	beq	1bec4 <__assert_fail@plt+0xb054>
   1be00:	ldr	r3, [r4, #12]
   1be04:	cmp	r3, #0
   1be08:	mvneq	r0, #0
   1be0c:	beq	1be48 <__assert_fail@plt+0xafd8>
   1be10:	ldr	r2, [pc, #232]	; 1bf00 <__assert_fail@plt+0xb090>
   1be14:	mov	ip, #1
   1be18:	ldr	r0, [pc, #228]	; 1bf04 <__assert_fail@plt+0xb094>
   1be1c:	mov	r1, r4
   1be20:	add	r2, pc, r2
   1be24:	str	ip, [r4]
   1be28:	add	r0, pc, r0
   1be2c:	add	r2, r2, #16
   1be30:	stmib	r4, {r0, r2}
   1be34:	ldr	r2, [pc, #204]	; 1bf08 <__assert_fail@plt+0xb098>
   1be38:	ldr	r0, [r4, #16]
   1be3c:	add	r2, pc, r2
   1be40:	blx	r3
   1be44:	mvn	r0, #0
   1be48:	ldr	r2, [sp, #4]
   1be4c:	ldr	r3, [r7]
   1be50:	cmp	r2, r3
   1be54:	bne	1bee8 <__assert_fail@plt+0xb078>
   1be58:	add	sp, sp, #8
   1be5c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1be60:	mov	r0, r5
   1be64:	bl	10ca8 <free@plt>
   1be68:	mov	r0, #0
   1be6c:	b	1be48 <__assert_fail@plt+0xafd8>
   1be70:	cmp	r4, #0
   1be74:	movne	r3, r4
   1be78:	beq	1bedc <__assert_fail@plt+0xb06c>
   1be7c:	ldr	ip, [r3, #12]
   1be80:	cmp	ip, #0
   1be84:	beq	1bdf8 <__assert_fail@plt+0xaf88>
   1be88:	ldr	r2, [pc, #124]	; 1bf0c <__assert_fail@plt+0xb09c>
   1be8c:	mov	lr, #1
   1be90:	ldr	r0, [pc, #120]	; 1bf10 <__assert_fail@plt+0xb0a0>
   1be94:	mov	r1, r3
   1be98:	add	r2, pc, r2
   1be9c:	str	lr, [r3]
   1bea0:	add	r0, pc, r0
   1bea4:	add	r2, r2, #16
   1bea8:	stmib	r3, {r0, r2}
   1beac:	ldr	r2, [pc, #96]	; 1bf14 <__assert_fail@plt+0xb0a4>
   1beb0:	ldr	r0, [r3, #16]
   1beb4:	add	r2, pc, r2
   1beb8:	blx	ip
   1bebc:	cmp	r4, #0
   1bec0:	bne	1be00 <__assert_fail@plt+0xaf90>
   1bec4:	ldr	r3, [pc, #76]	; 1bf18 <__assert_fail@plt+0xb0a8>
   1bec8:	ldr	r4, [r6, r3]
   1becc:	b	1be00 <__assert_fail@plt+0xaf90>
   1bed0:	ldr	r3, [pc, #64]	; 1bf18 <__assert_fail@plt+0xb0a8>
   1bed4:	ldr	r2, [r6, r3]
   1bed8:	b	1bda8 <__assert_fail@plt+0xaf38>
   1bedc:	ldr	r3, [pc, #52]	; 1bf18 <__assert_fail@plt+0xb0a8>
   1bee0:	ldr	r3, [r6, r3]
   1bee4:	b	1be7c <__assert_fail@plt+0xb00c>
   1bee8:	bl	10cd8 <__stack_chk_fail@plt>
   1beec:	andeq	sp, r3, r8, lsr #5
   1bef0:	strheq	r0, [r0], -ip
   1bef4:	strdeq	r8, [r2], -ip
   1bef8:	andeq	r7, r2, r0, lsr #7
   1befc:	andeq	r8, r2, r4, asr r7
   1bf00:	andeq	r8, r2, r0, lsr #13
   1bf04:	andeq	r7, r2, r4, asr #6
   1bf08:	andeq	r8, r2, r8, lsr #14
   1bf0c:	andeq	r8, r2, r8, lsr #12
   1bf10:	andeq	r7, r2, ip, asr #5
   1bf14:	andeq	r8, r2, r0, lsr #13
   1bf18:	andeq	r0, r0, ip, asr #1
   1bf1c:	cmp	r3, #0
   1bf20:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bf24:	mov	r5, r0
   1bf28:	mov	r4, r1
   1bf2c:	mov	r6, r2
   1bf30:	beq	1bf88 <__assert_fail@plt+0xb118>
   1bf34:	ldr	r2, [r1, #72]	; 0x48
   1bf38:	ldr	r3, [r0, #12]
   1bf3c:	cmp	r2, r3
   1bf40:	bcs	1bf90 <__assert_fail@plt+0xb120>
   1bf44:	add	r8, r0, #16
   1bf48:	add	r7, r1, #76	; 0x4c
   1bf4c:	mov	r0, r8
   1bf50:	mov	r1, r7
   1bf54:	bl	13a44 <__assert_fail@plt+0x2bd4>
   1bf58:	add	sl, r5, #12
   1bf5c:	cmp	r0, #0
   1bf60:	beq	1bf74 <__assert_fail@plt+0xb104>
   1bf64:	ldr	r2, [r4, #60]	; 0x3c
   1bf68:	ldr	r3, [r5, #12]
   1bf6c:	cmp	r2, r3
   1bf70:	bcs	1bfd0 <__assert_fail@plt+0xb160>
   1bf74:	ldr	r2, [r5, #24]
   1bf78:	ldr	r3, [r4, #48]	; 0x30
   1bf7c:	cmp	r2, r3
   1bf80:	bcs	1c068 <__assert_fail@plt+0xb1f8>
   1bf84:	mvn	r3, #21
   1bf88:	mov	r0, r3
   1bf8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bf90:	add	r7, r1, #76	; 0x4c
   1bf94:	add	r8, r0, #16
   1bf98:	add	r9, r1, #72	; 0x48
   1bf9c:	mov	r0, r7
   1bfa0:	mov	r1, r8
   1bfa4:	bl	13a44 <__assert_fail@plt+0x2bd4>
   1bfa8:	ldr	r3, [r4, #72]	; 0x48
   1bfac:	cmp	r0, #0
   1bfb0:	beq	1bfc0 <__assert_fail@plt+0xb150>
   1bfb4:	ldr	r2, [r5, #24]
   1bfb8:	cmp	r2, r3
   1bfbc:	bcs	1c0bc <__assert_fail@plt+0xb24c>
   1bfc0:	ldr	r2, [r5, #12]
   1bfc4:	cmp	r3, r2
   1bfc8:	bhi	1bf74 <__assert_fail@plt+0xb104>
   1bfcc:	b	1bf4c <__assert_fail@plt+0xb0dc>
   1bfd0:	add	r9, r4, #64	; 0x40
   1bfd4:	mov	r1, r8
   1bfd8:	mov	r0, r9
   1bfdc:	bl	13a44 <__assert_fail@plt+0x2bd4>
   1bfe0:	cmp	r0, #0
   1bfe4:	beq	1bf74 <__assert_fail@plt+0xb104>
   1bfe8:	ldm	sl, {r0, r1, r2}
   1bfec:	add	r3, r6, #12
   1bff0:	add	sl, r5, #28
   1bff4:	stm	r3, {r0, r1, r2}
   1bff8:	ldr	r2, [r4, #60]	; 0x3c
   1bffc:	ldr	r3, [r5, #24]
   1c000:	cmp	r2, r3
   1c004:	bcs	1c038 <__assert_fail@plt+0xb1c8>
   1c008:	mov	r0, sl
   1c00c:	mov	r1, r9
   1c010:	bl	13a44 <__assert_fail@plt+0x2bd4>
   1c014:	cmp	r0, #0
   1c018:	beq	1bf84 <__assert_fail@plt+0xb114>
   1c01c:	add	r4, r4, #60	; 0x3c
   1c020:	add	r6, r6, #24
   1c024:	mov	r3, #0
   1c028:	ldm	r4, {r0, r1, r2}
   1c02c:	stm	r6, {r0, r1, r2}
   1c030:	mov	r0, r3
   1c034:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c038:	mov	r0, r9
   1c03c:	mov	r1, sl
   1c040:	bl	13a44 <__assert_fail@plt+0x2bd4>
   1c044:	cmp	r0, #0
   1c048:	beq	1c0ec <__assert_fail@plt+0xb27c>
   1c04c:	add	r5, r5, #24
   1c050:	add	r6, r6, #24
   1c054:	mov	r3, #0
   1c058:	ldm	r5, {r0, r1, r2}
   1c05c:	stm	r6, {r0, r1, r2}
   1c060:	mov	r0, r3
   1c064:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c068:	add	sl, r5, #28
   1c06c:	add	r1, r4, #52	; 0x34
   1c070:	add	r8, r4, #48	; 0x30
   1c074:	mov	r0, sl
   1c078:	bl	13a44 <__assert_fail@plt+0x2bd4>
   1c07c:	cmp	r0, #0
   1c080:	beq	1bf84 <__assert_fail@plt+0xb114>
   1c084:	ldr	r2, [r4, #72]	; 0x48
   1c088:	ldr	r3, [r5, #24]
   1c08c:	cmp	r2, r3
   1c090:	bcc	1bf84 <__assert_fail@plt+0xb114>
   1c094:	mov	r0, r7
   1c098:	mov	r1, sl
   1c09c:	bl	13a44 <__assert_fail@plt+0x2bd4>
   1c0a0:	cmp	r0, #0
   1c0a4:	beq	1bf84 <__assert_fail@plt+0xb114>
   1c0a8:	ldm	r8, {r0, r1, r2}
   1c0ac:	add	r3, r6, #12
   1c0b0:	add	r9, r4, #64	; 0x40
   1c0b4:	stm	r3, {r0, r1, r2}
   1c0b8:	b	1bff8 <__assert_fail@plt+0xb188>
   1c0bc:	add	sl, r5, #28
   1c0c0:	mov	r1, r7
   1c0c4:	mov	r0, sl
   1c0c8:	bl	13a44 <__assert_fail@plt+0x2bd4>
   1c0cc:	cmp	r0, #0
   1c0d0:	ldreq	r3, [r4, #72]	; 0x48
   1c0d4:	beq	1bfc0 <__assert_fail@plt+0xb150>
   1c0d8:	ldm	r9, {r0, r1, r2}
   1c0dc:	add	r3, r6, #12
   1c0e0:	add	r9, r4, #64	; 0x40
   1c0e4:	stm	r3, {r0, r1, r2}
   1c0e8:	b	1bff8 <__assert_fail@plt+0xb188>
   1c0ec:	ldr	r2, [r5, #24]
   1c0f0:	ldr	r3, [r4, #60]	; 0x3c
   1c0f4:	cmp	r2, r3
   1c0f8:	bcc	1bf84 <__assert_fail@plt+0xb114>
   1c0fc:	b	1c008 <__assert_fail@plt+0xb198>
   1c100:	ldr	r3, [pc, #400]	; 1c298 <__assert_fail@plt+0xb428>
   1c104:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c108:	mov	r8, r0
   1c10c:	ldr	r0, [pc, #392]	; 1c29c <__assert_fail@plt+0xb42c>
   1c110:	add	r3, pc, r3
   1c114:	mov	r6, r1
   1c118:	ldr	r1, [r8, #20]
   1c11c:	sub	sp, sp, #28
   1c120:	ldr	r0, [r3, r0]
   1c124:	cmp	r1, #0
   1c128:	ldr	r3, [r0]
   1c12c:	str	r0, [sp]
   1c130:	str	r3, [sp, #20]
   1c134:	beq	1c254 <__assert_fail@plt+0xb3e4>
   1c138:	add	r9, r2, #16
   1c13c:	add	r7, sp, #12
   1c140:	mov	r3, #2
   1c144:	str	r3, [sp, #4]
   1c148:	ldr	r2, [r9, #-4]
   1c14c:	ldr	r3, [r8, #112]	; 0x70
   1c150:	sub	r2, r2, #-1073741823	; 0xc0000001
   1c154:	ldr	r0, [r6, #72]	; 0x48
   1c158:	ldr	r1, [r3, r2, lsl #2]
   1c15c:	bl	14a90 <__assert_fail@plt+0x3c20>
   1c160:	cmp	r0, #0
   1c164:	beq	1c28c <__assert_fail@plt+0xb41c>
   1c168:	ldr	fp, [r9]
   1c16c:	mov	ip, #0
   1c170:	ldr	r3, [r0]
   1c174:	cmp	fp, #0
   1c178:	ldr	r0, [r9, #4]
   1c17c:	ldr	r3, [r3]
   1c180:	moveq	sl, fp
   1c184:	str	ip, [r7]
   1c188:	str	ip, [r7, #4]
   1c18c:	ldrne	sl, [fp]
   1c190:	str	r3, [r9, #-4]
   1c194:	cmp	sl, r0
   1c198:	bcs	1c230 <__assert_fail@plt+0xb3c0>
   1c19c:	ldr	ip, [fp, #8]
   1c1a0:	ldr	r1, [fp]
   1c1a4:	ldr	r2, [fp, #12]
   1c1a8:	rsb	r3, r1, sl
   1c1ac:	lsr	r4, ip, r3
   1c1b0:	rsb	lr, r3, #32
   1c1b4:	sub	ip, r3, #32
   1c1b8:	orr	r4, r4, r2, lsl lr
   1c1bc:	orr	r4, r4, r2, lsr ip
   1c1c0:	lsr	r5, r2, r3
   1c1c4:	mov	r2, #1
   1c1c8:	mov	r3, #0
   1c1cc:	and	r2, r2, r4
   1c1d0:	and	r3, r3, r5
   1c1d4:	orrs	ip, r2, r3
   1c1d8:	beq	1c218 <__assert_fail@plt+0xb3a8>
   1c1dc:	ldr	r3, [r8, #116]	; 0x74
   1c1e0:	ldr	r0, [r6, #80]	; 0x50
   1c1e4:	ldr	r1, [r3, sl, lsl #2]
   1c1e8:	bl	14a90 <__assert_fail@plt+0x3c20>
   1c1ec:	cmp	r0, #0
   1c1f0:	beq	1c28c <__assert_fail@plt+0xb41c>
   1c1f4:	ldr	r1, [r0]
   1c1f8:	mov	r2, #1
   1c1fc:	mov	r0, r7
   1c200:	sub	r1, r1, #1
   1c204:	bl	13c24 <__assert_fail@plt+0x2db4>
   1c208:	cmp	r0, #0
   1c20c:	bne	1c258 <__assert_fail@plt+0xb3e8>
   1c210:	ldr	r1, [fp]
   1c214:	ldr	r0, [r9, #4]
   1c218:	add	r1, r1, #63	; 0x3f
   1c21c:	cmp	sl, r1
   1c220:	beq	1c274 <__assert_fail@plt+0xb404>
   1c224:	add	sl, sl, #1
   1c228:	cmp	sl, r0
   1c22c:	bcc	1c19c <__assert_fail@plt+0xb32c>
   1c230:	mov	r0, r9
   1c234:	bl	14040 <__assert_fail@plt+0x31d0>
   1c238:	ldr	r3, [sp, #4]
   1c23c:	ldm	r7, {r0, r1}
   1c240:	subs	r3, r3, #1
   1c244:	str	r3, [sp, #4]
   1c248:	stm	r9, {r0, r1}
   1c24c:	add	r9, r9, #12
   1c250:	bne	1c148 <__assert_fail@plt+0xb2d8>
   1c254:	mov	r0, #0
   1c258:	ldr	ip, [sp]
   1c25c:	ldr	r2, [sp, #20]
   1c260:	ldr	r3, [ip]
   1c264:	cmp	r2, r3
   1c268:	bne	1c294 <__assert_fail@plt+0xb424>
   1c26c:	add	sp, sp, #28
   1c270:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c274:	ldr	r3, [fp, #16]
   1c278:	cmp	r3, #0
   1c27c:	beq	1c224 <__assert_fail@plt+0xb3b4>
   1c280:	ldr	sl, [r3]
   1c284:	mov	fp, r3
   1c288:	b	1c194 <__assert_fail@plt+0xb324>
   1c28c:	mvn	r0, #21
   1c290:	b	1c258 <__assert_fail@plt+0xb3e8>
   1c294:	bl	10cd8 <__stack_chk_fail@plt>
   1c298:	andeq	ip, r3, r8, ror #29
   1c29c:	strheq	r0, [r0], -ip
   1c2a0:	push	{r4, r5, r6, lr}
   1c2a4:	mov	r4, r0
   1c2a8:	ldr	r0, [r0, #20]
   1c2ac:	sub	sp, sp, #8
   1c2b0:	mov	r6, r1
   1c2b4:	cmp	r0, #0
   1c2b8:	ldr	ip, [sp, #24]
   1c2bc:	ldr	r5, [sp, #28]
   1c2c0:	beq	1c2e0 <__assert_fail@plt+0xb470>
   1c2c4:	cmp	ip, #32
   1c2c8:	beq	1c32c <__assert_fail@plt+0xb4bc>
   1c2cc:	cmp	ip, #64	; 0x40
   1c2d0:	beq	1c2e8 <__assert_fail@plt+0xb478>
   1c2d4:	cmp	ip, #16
   1c2d8:	mvnne	r0, #21
   1c2dc:	beq	1c344 <__assert_fail@plt+0xb4d4>
   1c2e0:	add	sp, sp, #8
   1c2e4:	pop	{r4, r5, r6, pc}
   1c2e8:	cmp	r3, #2
   1c2ec:	ldr	r3, [r6, #12]
   1c2f0:	beq	1c3c0 <__assert_fail@plt+0xb550>
   1c2f4:	add	r4, r6, #16
   1c2f8:	add	r0, r5, #16
   1c2fc:	str	r3, [r5, #12]
   1c300:	mov	r1, r4
   1c304:	bl	143b8 <__assert_fail@plt+0x3548>
   1c308:	cmp	r0, #0
   1c30c:	bne	1c2e0 <__assert_fail@plt+0xb470>
   1c310:	ldr	r3, [r6, #12]
   1c314:	add	r0, r5, #28
   1c318:	mov	r1, r4
   1c31c:	str	r3, [r5, #24]
   1c320:	bl	143b8 <__assert_fail@plt+0x3548>
   1c324:	add	sp, sp, #8
   1c328:	pop	{r4, r5, r6, pc}
   1c32c:	ldr	r1, [r5, #8]
   1c330:	ldr	r3, [r2, #8]
   1c334:	cmp	r1, r3
   1c338:	beq	1c3f0 <__assert_fail@plt+0xb580>
   1c33c:	ldr	r3, [r6, #12]
   1c340:	b	1c2f4 <__assert_fail@plt+0xb484>
   1c344:	ldr	r4, [r4, #300]	; 0x12c
   1c348:	cmp	r4, #0
   1c34c:	beq	1c2e8 <__assert_fail@plt+0xb478>
   1c350:	ldr	ip, [r1, #8]
   1c354:	b	1c364 <__assert_fail@plt+0xb4f4>
   1c358:	ldr	r4, [r4, #36]	; 0x24
   1c35c:	cmp	r4, #0
   1c360:	beq	1c2e8 <__assert_fail@plt+0xb478>
   1c364:	ldr	r0, [r4]
   1c368:	cmp	r0, ip
   1c36c:	bne	1c358 <__assert_fail@plt+0xb4e8>
   1c370:	ldr	r0, [r4, #4]
   1c374:	ldr	r1, [r2, #8]
   1c378:	cmp	r0, r1
   1c37c:	bne	1c358 <__assert_fail@plt+0xb4e8>
   1c380:	ldr	r1, [r4, #8]
   1c384:	cmp	r1, r3
   1c388:	bne	1c358 <__assert_fail@plt+0xb4e8>
   1c38c:	ldr	r3, [r4, #12]
   1c390:	add	r0, r5, #16
   1c394:	add	r1, r4, #16
   1c398:	str	r3, [r5, #12]
   1c39c:	bl	143b8 <__assert_fail@plt+0x3548>
   1c3a0:	cmp	r0, #0
   1c3a4:	bne	1c2e0 <__assert_fail@plt+0xb470>
   1c3a8:	ldr	r3, [r4, #24]
   1c3ac:	add	r0, r5, #28
   1c3b0:	add	r1, r4, #28
   1c3b4:	str	r3, [r5, #24]
   1c3b8:	bl	143b8 <__assert_fail@plt+0x3548>
   1c3bc:	b	1c2e0 <__assert_fail@plt+0xb470>
   1c3c0:	add	r0, r5, #16
   1c3c4:	add	r1, r6, #16
   1c3c8:	str	r3, [r5, #12]
   1c3cc:	bl	143b8 <__assert_fail@plt+0x3548>
   1c3d0:	cmp	r0, #0
   1c3d4:	bne	1c2e0 <__assert_fail@plt+0xb470>
   1c3d8:	ldr	r3, [r6, #24]
   1c3dc:	add	r0, r5, #28
   1c3e0:	add	r1, r6, #28
   1c3e4:	str	r3, [r5, #24]
   1c3e8:	bl	143b8 <__assert_fail@plt+0x3548>
   1c3ec:	b	1c2e0 <__assert_fail@plt+0xb470>
   1c3f0:	ldr	r3, [r2, #12]
   1c3f4:	add	r1, r2, #16
   1c3f8:	add	r0, r5, #16
   1c3fc:	str	r3, [r5, #12]
   1c400:	str	r2, [sp, #4]
   1c404:	bl	143b8 <__assert_fail@plt+0x3548>
   1c408:	ldr	r2, [sp, #4]
   1c40c:	cmp	r0, #0
   1c410:	bne	1c2e0 <__assert_fail@plt+0xb470>
   1c414:	ldr	r3, [r2, #24]
   1c418:	add	r0, r5, #28
   1c41c:	add	r1, r2, #28
   1c420:	str	r3, [r5, #24]
   1c424:	bl	143b8 <__assert_fail@plt+0x3548>
   1c428:	b	1c2e0 <__assert_fail@plt+0xb470>
   1c42c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c430:	sub	sp, sp, #20
   1c434:	mov	r9, r0
   1c438:	mov	r0, #36	; 0x24
   1c43c:	mov	fp, r2
   1c440:	mov	sl, r1
   1c444:	str	r3, [sp, #12]
   1c448:	bl	10d44 <malloc@plt>
   1c44c:	mov	r4, r0
   1c450:	rsbs	r8, r4, #1
   1c454:	mov	r0, #36	; 0x24
   1c458:	movcc	r8, #0
   1c45c:	bl	10d44 <malloc@plt>
   1c460:	ldr	r2, [pc, #848]	; 1c7b8 <__assert_fail@plt+0xb948>
   1c464:	add	r2, pc, r2
   1c468:	str	r2, [sp, #8]
   1c46c:	rsbs	r7, r0, #1
   1c470:	mov	r5, r0
   1c474:	movcc	r7, #0
   1c478:	orrs	r6, r7, r8
   1c47c:	bne	1c614 <__assert_fail@plt+0xb7a4>
   1c480:	mov	lr, r0
   1c484:	mov	ip, r4
   1c488:	str	r6, [lr], #4
   1c48c:	add	lr, lr, #4
   1c490:	str	r6, [ip], #4
   1c494:	add	ip, ip, #4
   1c498:	str	r6, [r0, #4]
   1c49c:	mov	r1, sl
   1c4a0:	str	r6, [r4, #4]
   1c4a4:	mov	r0, r9
   1c4a8:	str	r6, [lr], #4
   1c4ac:	mov	r2, fp
   1c4b0:	str	r6, [ip], #4
   1c4b4:	mov	r3, r4
   1c4b8:	str	r6, [lr], #4
   1c4bc:	str	r6, [ip], #4
   1c4c0:	str	r6, [lr], #4
   1c4c4:	str	r6, [ip], #4
   1c4c8:	str	r6, [lr], #4
   1c4cc:	str	r6, [ip], #4
   1c4d0:	str	r6, [lr], #4
   1c4d4:	str	r6, [ip], #4
   1c4d8:	str	r6, [lr], #4
   1c4dc:	str	r6, [ip], #4
   1c4e0:	str	r6, [lr]
   1c4e4:	str	r6, [ip]
   1c4e8:	bl	1bd38 <__assert_fail@plt+0xaec8>
   1c4ec:	cmp	r0, #0
   1c4f0:	blt	1c660 <__assert_fail@plt+0xb7f0>
   1c4f4:	mov	r1, sl
   1c4f8:	mov	r0, r9
   1c4fc:	ldr	r2, [sp, #12]
   1c500:	mov	r3, r5
   1c504:	bl	1bd38 <__assert_fail@plt+0xaec8>
   1c508:	cmp	r0, #0
   1c50c:	blt	1c660 <__assert_fail@plt+0xb7f0>
   1c510:	ldr	r2, [r5, #12]
   1c514:	add	r9, r5, #16
   1c518:	ldr	r3, [r4, #12]
   1c51c:	add	sl, r4, #16
   1c520:	cmp	r2, r3
   1c524:	bcs	1c5d8 <__assert_fail@plt+0xb768>
   1c528:	add	r8, r4, #28
   1c52c:	add	r7, r5, #28
   1c530:	ldr	r3, [sp, #56]	; 0x38
   1c534:	mov	r0, sl
   1c538:	str	r6, [r3]
   1c53c:	mov	r6, #0
   1c540:	str	r6, [r4, #8]
   1c544:	str	r6, [r4, #4]
   1c548:	str	r6, [r4]
   1c54c:	bl	14040 <__assert_fail@plt+0x31d0>
   1c550:	mov	r0, r8
   1c554:	str	r6, [r4, #12]
   1c558:	str	r6, [r4, #16]
   1c55c:	str	r6, [r4, #20]
   1c560:	bl	14040 <__assert_fail@plt+0x31d0>
   1c564:	mov	r0, r9
   1c568:	str	r6, [r5, #8]
   1c56c:	str	r6, [r5, #4]
   1c570:	str	r6, [r5]
   1c574:	str	r6, [r4, #12]
   1c578:	str	r6, [r4, #16]
   1c57c:	str	r6, [r4, #20]
   1c580:	str	r6, [r4, #24]
   1c584:	str	r6, [r4, #28]
   1c588:	str	r6, [r4, #32]
   1c58c:	bl	14040 <__assert_fail@plt+0x31d0>
   1c590:	mov	r0, r7
   1c594:	str	r6, [r5, #12]
   1c598:	str	r6, [r5, #16]
   1c59c:	str	r6, [r5, #20]
   1c5a0:	bl	14040 <__assert_fail@plt+0x31d0>
   1c5a4:	mov	r0, r4
   1c5a8:	str	r6, [r5, #12]
   1c5ac:	str	r6, [r5, #16]
   1c5b0:	str	r6, [r5, #20]
   1c5b4:	str	r6, [r5, #24]
   1c5b8:	str	r6, [r5, #28]
   1c5bc:	str	r6, [r5, #32]
   1c5c0:	bl	10ca8 <free@plt>
   1c5c4:	mov	r0, r5
   1c5c8:	bl	10ca8 <free@plt>
   1c5cc:	mov	r0, r6
   1c5d0:	add	sp, sp, #20
   1c5d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c5d8:	mov	r0, r9
   1c5dc:	mov	r1, sl
   1c5e0:	bl	13a44 <__assert_fail@plt+0x2bd4>
   1c5e4:	cmp	r0, #0
   1c5e8:	beq	1c7b0 <__assert_fail@plt+0xb940>
   1c5ec:	ldr	r2, [r4, #24]
   1c5f0:	ldr	r3, [r5, #24]
   1c5f4:	cmp	r2, r3
   1c5f8:	bcs	1c764 <__assert_fail@plt+0xb8f4>
   1c5fc:	add	r2, r4, #28
   1c600:	add	r3, r5, #28
   1c604:	mov	r8, r2
   1c608:	mov	r7, r3
   1c60c:	mov	r6, #0
   1c610:	b	1c530 <__assert_fail@plt+0xb6c0>
   1c614:	cmp	r9, #0
   1c618:	movne	r3, r9
   1c61c:	beq	1c7a0 <__assert_fail@plt+0xb930>
   1c620:	ldr	ip, [r3, #12]
   1c624:	cmp	ip, #0
   1c628:	beq	1c660 <__assert_fail@plt+0xb7f0>
   1c62c:	ldr	r2, [pc, #392]	; 1c7bc <__assert_fail@plt+0xb94c>
   1c630:	mov	lr, #1
   1c634:	ldr	r0, [pc, #388]	; 1c7c0 <__assert_fail@plt+0xb950>
   1c638:	mov	r1, r3
   1c63c:	add	r2, pc, r2
   1c640:	str	lr, [r3]
   1c644:	add	r0, pc, r0
   1c648:	add	r2, r2, #32
   1c64c:	stmib	r3, {r0, r2}
   1c650:	ldr	r2, [pc, #364]	; 1c7c4 <__assert_fail@plt+0xb954>
   1c654:	ldr	r0, [r3, #16]
   1c658:	add	r2, pc, r2
   1c65c:	blx	ip
   1c660:	cmp	r9, #0
   1c664:	beq	1c790 <__assert_fail@plt+0xb920>
   1c668:	ldr	ip, [r9, #12]
   1c66c:	cmp	ip, #0
   1c670:	beq	1c6b8 <__assert_fail@plt+0xb848>
   1c674:	ldr	r2, [pc, #332]	; 1c7c8 <__assert_fail@plt+0xb958>
   1c678:	mov	lr, #1
   1c67c:	ldr	r6, [pc, #328]	; 1c7cc <__assert_fail@plt+0xb95c>
   1c680:	mov	r3, fp
   1c684:	add	r2, pc, r2
   1c688:	ldr	r0, [r9, #16]
   1c68c:	add	r2, r2, #32
   1c690:	str	r2, [r9, #8]
   1c694:	ldr	r2, [sp, #12]
   1c698:	add	r6, pc, r6
   1c69c:	str	lr, [r9]
   1c6a0:	mov	r1, r9
   1c6a4:	str	r6, [r9, #4]
   1c6a8:	str	r2, [sp]
   1c6ac:	ldr	r2, [pc, #284]	; 1c7d0 <__assert_fail@plt+0xb960>
   1c6b0:	add	r2, pc, r2
   1c6b4:	blx	ip
   1c6b8:	cmp	r8, #0
   1c6bc:	bne	1c700 <__assert_fail@plt+0xb890>
   1c6c0:	mov	r0, r4
   1c6c4:	str	r8, [r4, #8]
   1c6c8:	str	r8, [r4, #4]
   1c6cc:	str	r8, [r0], #16
   1c6d0:	bl	14040 <__assert_fail@plt+0x31d0>
   1c6d4:	add	r0, r4, #28
   1c6d8:	str	r8, [r4, #12]
   1c6dc:	str	r8, [r4, #16]
   1c6e0:	str	r8, [r4, #20]
   1c6e4:	bl	14040 <__assert_fail@plt+0x31d0>
   1c6e8:	str	r8, [r4, #12]
   1c6ec:	str	r8, [r4, #16]
   1c6f0:	str	r8, [r4, #20]
   1c6f4:	str	r8, [r4, #24]
   1c6f8:	str	r8, [r4, #28]
   1c6fc:	str	r8, [r4, #32]
   1c700:	cmp	r7, #0
   1c704:	bne	1c748 <__assert_fail@plt+0xb8d8>
   1c708:	mov	r0, r5
   1c70c:	str	r7, [r5, #8]
   1c710:	str	r7, [r5, #4]
   1c714:	str	r7, [r0], #16
   1c718:	bl	14040 <__assert_fail@plt+0x31d0>
   1c71c:	str	r7, [r5, #12]
   1c720:	str	r7, [r5, #16]
   1c724:	add	r0, r5, #28
   1c728:	str	r7, [r5, #20]
   1c72c:	bl	14040 <__assert_fail@plt+0x31d0>
   1c730:	str	r7, [r5, #12]
   1c734:	str	r7, [r5, #16]
   1c738:	str	r7, [r5, #20]
   1c73c:	str	r7, [r5, #24]
   1c740:	str	r7, [r5, #28]
   1c744:	str	r7, [r5, #32]
   1c748:	mov	r0, r4
   1c74c:	bl	10ca8 <free@plt>
   1c750:	mov	r0, r5
   1c754:	bl	10ca8 <free@plt>
   1c758:	mvn	r0, #0
   1c75c:	add	sp, sp, #20
   1c760:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c764:	add	r8, r4, #28
   1c768:	add	r7, r5, #28
   1c76c:	mov	r0, r8
   1c770:	mov	r1, r7
   1c774:	bl	13a44 <__assert_fail@plt+0x2bd4>
   1c778:	mov	r2, r8
   1c77c:	mov	r3, r7
   1c780:	cmp	r0, #0
   1c784:	beq	1c604 <__assert_fail@plt+0xb794>
   1c788:	mov	r6, #1
   1c78c:	b	1c530 <__assert_fail@plt+0xb6c0>
   1c790:	ldr	r3, [pc, #60]	; 1c7d4 <__assert_fail@plt+0xb964>
   1c794:	ldr	r2, [sp, #8]
   1c798:	ldr	r9, [r2, r3]
   1c79c:	b	1c668 <__assert_fail@plt+0xb7f8>
   1c7a0:	ldr	r3, [pc, #44]	; 1c7d4 <__assert_fail@plt+0xb964>
   1c7a4:	ldr	r2, [sp, #8]
   1c7a8:	ldr	r3, [r2, r3]
   1c7ac:	b	1c620 <__assert_fail@plt+0xb7b0>
   1c7b0:	mov	r6, r0
   1c7b4:	b	1c528 <__assert_fail@plt+0xb6b8>
   1c7b8:	muleq	r3, r4, fp
   1c7bc:	andeq	r7, r2, r4, lsl #29
   1c7c0:	andeq	r6, r2, r8, lsr #22
   1c7c4:	strdeq	r7, [r2], -ip
   1c7c8:	andeq	r7, r2, ip, lsr lr
   1c7cc:	ldrdeq	r6, [r2], -r4
   1c7d0:	andeq	r7, r2, r0, ror #29
   1c7d4:	andeq	r0, r0, ip, asr #1
   1c7d8:	push	{r4, r5, r6, r7, r8, lr}
   1c7dc:	mov	r6, r0
   1c7e0:	mov	r0, #36	; 0x24
   1c7e4:	mov	r8, r1
   1c7e8:	mov	r7, r2
   1c7ec:	bl	10d44 <malloc@plt>
   1c7f0:	ldr	ip, [pc, #260]	; 1c8fc <__assert_fail@plt+0xba8c>
   1c7f4:	add	ip, pc, ip
   1c7f8:	subs	r5, r0, #0
   1c7fc:	beq	1c898 <__assert_fail@plt+0xba28>
   1c800:	mov	ip, r5
   1c804:	mov	r4, #0
   1c808:	str	r4, [ip], #4
   1c80c:	add	ip, ip, #4
   1c810:	str	r4, [r5, #4]
   1c814:	mov	r1, r8
   1c818:	str	r4, [ip], #4
   1c81c:	mov	r2, r7
   1c820:	str	r4, [ip], #4
   1c824:	mov	r3, r5
   1c828:	str	r4, [ip], #4
   1c82c:	mov	r0, r6
   1c830:	str	r4, [ip], #4
   1c834:	str	r4, [ip], #4
   1c838:	str	r4, [ip], #4
   1c83c:	str	r4, [ip]
   1c840:	bl	1bd38 <__assert_fail@plt+0xaec8>
   1c844:	str	r4, [r5, #8]
   1c848:	str	r4, [r5, #4]
   1c84c:	mov	r6, r0
   1c850:	mov	r0, r5
   1c854:	str	r4, [r0], #16
   1c858:	bl	14040 <__assert_fail@plt+0x31d0>
   1c85c:	add	r0, r5, #28
   1c860:	str	r4, [r5, #12]
   1c864:	str	r4, [r5, #16]
   1c868:	str	r4, [r5, #20]
   1c86c:	bl	14040 <__assert_fail@plt+0x31d0>
   1c870:	mov	r0, r5
   1c874:	str	r4, [r5, #12]
   1c878:	str	r4, [r5, #16]
   1c87c:	str	r4, [r5, #20]
   1c880:	str	r4, [r5, #24]
   1c884:	str	r4, [r5, #28]
   1c888:	str	r4, [r5, #32]
   1c88c:	bl	10ca8 <free@plt>
   1c890:	mov	r0, r6
   1c894:	pop	{r4, r5, r6, r7, r8, pc}
   1c898:	cmp	r6, #0
   1c89c:	beq	1c8f0 <__assert_fail@plt+0xba80>
   1c8a0:	ldr	ip, [r6, #12]
   1c8a4:	cmp	ip, #0
   1c8a8:	beq	1c8e8 <__assert_fail@plt+0xba78>
   1c8ac:	ldr	lr, [pc, #76]	; 1c900 <__assert_fail@plt+0xba90>
   1c8b0:	mov	r2, #1
   1c8b4:	ldr	r4, [pc, #72]	; 1c904 <__assert_fail@plt+0xba94>
   1c8b8:	mov	r3, r7
   1c8bc:	add	lr, pc, lr
   1c8c0:	ldr	r0, [r6, #16]
   1c8c4:	add	lr, lr, #52	; 0x34
   1c8c8:	add	r4, pc, r4
   1c8cc:	stm	r6, {r2, r4, lr}
   1c8d0:	mov	r1, r6
   1c8d4:	ldr	r2, [pc, #44]	; 1c908 <__assert_fail@plt+0xba98>
   1c8d8:	add	r2, pc, r2
   1c8dc:	blx	ip
   1c8e0:	mvn	r0, #0
   1c8e4:	pop	{r4, r5, r6, r7, r8, pc}
   1c8e8:	mvn	r0, #0
   1c8ec:	pop	{r4, r5, r6, r7, r8, pc}
   1c8f0:	ldr	r3, [pc, #20]	; 1c90c <__assert_fail@plt+0xba9c>
   1c8f4:	ldr	r6, [ip, r3]
   1c8f8:	b	1c8a0 <__assert_fail@plt+0xba30>
   1c8fc:	andeq	ip, r3, r4, lsl #16
   1c900:	andeq	r7, r2, r4, lsl #24
   1c904:	andeq	r6, r2, r4, lsr #17
   1c908:	andeq	r7, r2, r8, ror #25
   1c90c:	andeq	r0, r0, ip, asr #1
   1c910:	mov	r3, r0
   1c914:	mov	r2, #0
   1c918:	strb	r2, [r3], #1
   1c91c:	add	r3, r3, #1
   1c920:	strb	r2, [r0, #1]
   1c924:	strb	r2, [r3], #1
   1c928:	strb	r2, [r3], #1
   1c92c:	strb	r2, [r3], #1
   1c930:	strb	r2, [r3], #1
   1c934:	strb	r2, [r3], #1
   1c938:	strb	r2, [r3], #1
   1c93c:	strb	r2, [r3], #1
   1c940:	strb	r2, [r3], #1
   1c944:	strb	r2, [r3], #1
   1c948:	strb	r2, [r3]
   1c94c:	bx	lr
   1c950:	bx	lr
   1c954:	mov	r3, r0
   1c958:	mov	r2, #0
   1c95c:	strb	r2, [r3], #1
   1c960:	add	r3, r3, #1
   1c964:	strb	r2, [r0, #1]
   1c968:	strb	r2, [r3], #1
   1c96c:	strb	r2, [r3], #1
   1c970:	strb	r2, [r3], #1
   1c974:	strb	r2, [r3], #1
   1c978:	strb	r2, [r3], #1
   1c97c:	strb	r2, [r3]
   1c980:	bx	lr
   1c984:	cmp	r0, #0
   1c988:	push	{r3, r4, r5, lr}
   1c98c:	popeq	{r3, r4, r5, pc}
   1c990:	ldr	r4, [r0, #4]
   1c994:	cmp	r4, #0
   1c998:	popeq	{r3, r4, r5, pc}
   1c99c:	ldr	r5, [r4, #8]
   1c9a0:	mov	r0, r4
   1c9a4:	bl	1c950 <__assert_fail@plt+0xbae0>
   1c9a8:	mov	r0, r4
   1c9ac:	bl	10ca8 <free@plt>
   1c9b0:	cmp	r5, #0
   1c9b4:	mov	r4, r5
   1c9b8:	bne	1c99c <__assert_fail@plt+0xbb2c>
   1c9bc:	pop	{r3, r4, r5, pc}
   1c9c0:	push	{r3, r4, r5, r6, r7, lr}
   1c9c4:	mov	r5, r1
   1c9c8:	mov	r7, r0
   1c9cc:	bl	1c954 <__assert_fail@plt+0xbae4>
   1c9d0:	ldm	r5, {r3, r4}
   1c9d4:	cmp	r4, #0
   1c9d8:	str	r3, [r7]
   1c9dc:	movne	r6, #0
   1c9e0:	bne	1ca14 <__assert_fail@plt+0xbba4>
   1c9e4:	b	1ca34 <__assert_fail@plt+0xbbc4>
   1c9e8:	bl	1c910 <__assert_fail@plt+0xbaa0>
   1c9ec:	cmp	r6, #0
   1c9f0:	ldr	r2, [r4]
   1c9f4:	strne	r5, [r6, #8]
   1c9f8:	mov	r6, r5
   1c9fc:	ldmib	r4, {r3, r4}
   1ca00:	streq	r5, [r7, #4]
   1ca04:	cmp	r4, #0
   1ca08:	str	r2, [r5]
   1ca0c:	str	r3, [r5, #4]
   1ca10:	beq	1ca34 <__assert_fail@plt+0xbbc4>
   1ca14:	mov	r0, #12
   1ca18:	bl	10d44 <malloc@plt>
   1ca1c:	subs	r5, r0, #0
   1ca20:	bne	1c9e8 <__assert_fail@plt+0xbb78>
   1ca24:	mov	r0, r7
   1ca28:	bl	1c984 <__assert_fail@plt+0xbb14>
   1ca2c:	mvn	r0, #0
   1ca30:	pop	{r3, r4, r5, r6, r7, pc}
   1ca34:	mov	r0, #0
   1ca38:	pop	{r3, r4, r5, r6, r7, pc}
   1ca3c:	push	{r4, lr}
   1ca40:	mov	r4, r0
   1ca44:	bl	1c954 <__assert_fail@plt+0xbae4>
   1ca48:	add	r0, r4, #8
   1ca4c:	pop	{r4, lr}
   1ca50:	b	1c954 <__assert_fail@plt+0xbae4>
   1ca54:	push	{r4, lr}
   1ca58:	mov	r4, r0
   1ca5c:	bl	1c984 <__assert_fail@plt+0xbb14>
   1ca60:	add	r0, r4, #8
   1ca64:	pop	{r4, lr}
   1ca68:	b	1c984 <__assert_fail@plt+0xbb14>
   1ca6c:	push	{r3, r4, r5, lr}
   1ca70:	mov	r4, r0
   1ca74:	mov	r5, r1
   1ca78:	bl	1c9c0 <__assert_fail@plt+0xbb50>
   1ca7c:	cmp	r0, #0
   1ca80:	blt	1caa0 <__assert_fail@plt+0xbc30>
   1ca84:	add	r1, r5, #8
   1ca88:	add	r0, r4, #8
   1ca8c:	bl	1c9c0 <__assert_fail@plt+0xbb50>
   1ca90:	cmp	r0, #0
   1ca94:	blt	1caa8 <__assert_fail@plt+0xbc38>
   1ca98:	mov	r0, #0
   1ca9c:	pop	{r3, r4, r5, pc}
   1caa0:	mvn	r0, #0
   1caa4:	pop	{r3, r4, r5, pc}
   1caa8:	mov	r0, r4
   1caac:	bl	1c984 <__assert_fail@plt+0xbb14>
   1cab0:	mvn	r0, #0
   1cab4:	pop	{r3, r4, r5, pc}
   1cab8:	push	{r4, r5, r6, r7, r8, lr}
   1cabc:	subs	r5, r2, #0
   1cac0:	mov	r7, r0
   1cac4:	mov	r8, r1
   1cac8:	movne	r6, #0
   1cacc:	bne	1cadc <__assert_fail@plt+0xbc6c>
   1cad0:	b	1cb0c <__assert_fail@plt+0xbc9c>
   1cad4:	subs	r5, r5, r4
   1cad8:	beq	1cb0c <__assert_fail@plt+0xbc9c>
   1cadc:	cmp	r5, #8192	; 0x2000
   1cae0:	movcc	r4, r5
   1cae4:	movcs	r4, #8192	; 0x2000
   1cae8:	add	r0, r7, r6
   1caec:	mov	r1, r8
   1caf0:	add	r6, r6, r4
   1caf4:	mov	r2, r4
   1caf8:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1cafc:	cmp	r0, #0
   1cb00:	bge	1cad4 <__assert_fail@plt+0xbc64>
   1cb04:	mvn	r0, #0
   1cb08:	pop	{r4, r5, r6, r7, r8, pc}
   1cb0c:	mov	r0, #0
   1cb10:	pop	{r4, r5, r6, r7, r8, pc}
   1cb14:	push	{r4, r5, r6, r7, r8, lr}
   1cb18:	subs	r4, r1, #0
   1cb1c:	mov	r7, r0
   1cb20:	mov	r8, r2
   1cb24:	movne	r5, #0
   1cb28:	bne	1cb38 <__assert_fail@plt+0xbcc8>
   1cb2c:	b	1cb6c <__assert_fail@plt+0xbcfc>
   1cb30:	subs	r4, r4, r0
   1cb34:	beq	1cb6c <__assert_fail@plt+0xbcfc>
   1cb38:	cmp	r4, #8192	; 0x2000
   1cb3c:	movcc	r6, r4
   1cb40:	movcs	r6, #8192	; 0x2000
   1cb44:	add	r0, r7, r5
   1cb48:	mov	r1, #1
   1cb4c:	mov	r3, r8
   1cb50:	mov	r2, r6
   1cb54:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   1cb58:	cmp	r0, r6
   1cb5c:	add	r5, r0, r5
   1cb60:	beq	1cb30 <__assert_fail@plt+0xbcc0>
   1cb64:	mvn	r0, #0
   1cb68:	pop	{r4, r5, r6, r7, r8, pc}
   1cb6c:	mov	r0, #0
   1cb70:	pop	{r4, r5, r6, r7, r8, pc}
   1cb74:	push	{r4, r5, r6, lr}
   1cb78:	mov	r5, r0
   1cb7c:	ldr	r0, [r0]
   1cb80:	mov	r6, r1
   1cb84:	mov	r4, r2
   1cb88:	cmp	r0, #0
   1cb8c:	beq	1cb9c <__assert_fail@plt+0xbd2c>
   1cb90:	bl	10ca8 <free@plt>
   1cb94:	mov	r3, #0
   1cb98:	str	r3, [r5]
   1cb9c:	subs	r0, r4, #0
   1cba0:	bne	1cba8 <__assert_fail@plt+0xbd38>
   1cba4:	pop	{r4, r5, r6, pc}
   1cba8:	bl	10d44 <malloc@plt>
   1cbac:	cmp	r0, #0
   1cbb0:	str	r0, [r5]
   1cbb4:	beq	1cbcc <__assert_fail@plt+0xbd5c>
   1cbb8:	mov	r1, r6
   1cbbc:	mov	r2, r4
   1cbc0:	bl	10cc0 <memcpy@plt>
   1cbc4:	mov	r0, #0
   1cbc8:	pop	{r4, r5, r6, pc}
   1cbcc:	mvn	r0, #0
   1cbd0:	pop	{r4, r5, r6, pc}
   1cbd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cbd8:	mov	r6, r0
   1cbdc:	sub	sp, sp, #20
   1cbe0:	mov	r0, #12
   1cbe4:	mov	r4, r1
   1cbe8:	mov	r8, r2
   1cbec:	mov	r5, r3
   1cbf0:	bl	10d44 <malloc@plt>
   1cbf4:	ldr	r7, [pc, #1352]	; 1d144 <__assert_fail@plt+0xc2d4>
   1cbf8:	add	r7, pc, r7
   1cbfc:	subs	r9, r0, #0
   1cc00:	beq	1cee8 <__assert_fail@plt+0xc078>
   1cc04:	mov	r1, r4
   1cc08:	mov	r2, #12
   1cc0c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1cc10:	cmp	r0, #0
   1cc14:	blt	1cf3c <__assert_fail@plt+0xc0cc>
   1cc18:	ldr	r1, [r9]
   1cc1c:	movw	r2, #65423	; 0xff8f
   1cc20:	movt	r2, #63868	; 0xf97c
   1cc24:	cmp	r1, r2
   1cc28:	bne	1ce1c <__assert_fail@plt+0xbfac>
   1cc2c:	ldr	r3, [r9, #4]
   1cc30:	str	r3, [r6]
   1cc34:	ldr	sl, [r9, #8]
   1cc38:	cmp	sl, #100	; 0x64
   1cc3c:	str	sl, [r5]
   1cc40:	bhi	1ce7c <__assert_fail@plt+0xc00c>
   1cc44:	add	r6, sl, #1
   1cc48:	lsl	r6, r6, #2
   1cc4c:	mov	r0, r6
   1cc50:	bl	10d44 <malloc@plt>
   1cc54:	subs	r5, r0, #0
   1cc58:	beq	1cfec <__assert_fail@plt+0xc17c>
   1cc5c:	sub	r6, r6, #4
   1cc60:	mov	r0, r9
   1cc64:	bl	10ca8 <free@plt>
   1cc68:	mov	r0, r6
   1cc6c:	bl	10d44 <malloc@plt>
   1cc70:	subs	r9, r0, #0
   1cc74:	beq	1cf9c <__assert_fail@plt+0xc12c>
   1cc78:	mov	r1, r4
   1cc7c:	mov	r2, r6
   1cc80:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1cc84:	cmp	r0, #0
   1cc88:	blt	1d0ac <__assert_fail@plt+0xc23c>
   1cc8c:	cmp	sl, #0
   1cc90:	beq	1cd58 <__assert_fail@plt+0xbee8>
   1cc94:	ldr	r2, [r9]
   1cc98:	mov	lr, r5
   1cc9c:	mov	fp, r9
   1cca0:	mov	r3, #0
   1cca4:	str	r2, [lr], #4
   1cca8:	b	1ccb0 <__assert_fail@plt+0xbe40>
   1ccac:	mov	lr, ip
   1ccb0:	add	r3, r3, #1
   1ccb4:	mov	ip, lr
   1ccb8:	cmp	r3, sl
   1ccbc:	sub	r0, lr, #4
   1ccc0:	beq	1cd58 <__assert_fail@plt+0xbee8>
   1ccc4:	ldr	r2, [fp, #4]!
   1ccc8:	cmp	r3, #0
   1cccc:	str	r2, [ip], #4
   1ccd0:	beq	1ccac <__assert_fail@plt+0xbe3c>
   1ccd4:	ldr	r1, [ip, #-8]
   1ccd8:	cmp	r2, r1
   1ccdc:	bcs	1ccac <__assert_fail@plt+0xbe3c>
   1cce0:	ldr	r2, [r4, #20]
   1cce4:	cmp	r2, #0
   1cce8:	beq	1cedc <__assert_fail@plt+0xc06c>
   1ccec:	ldr	ip, [r2, #12]
   1ccf0:	cmp	ip, #0
   1ccf4:	beq	1cd3c <__assert_fail@plt+0xbecc>
   1ccf8:	mov	r1, #1
   1ccfc:	str	r1, [r2]
   1cd00:	ldr	r4, [r0]
   1cd04:	mov	r1, r2
   1cd08:	ldr	r7, [pc, #1080]	; 1d148 <__assert_fail@plt+0xc2d8>
   1cd0c:	ldr	r6, [pc, #1080]	; 1d14c <__assert_fail@plt+0xc2dc>
   1cd10:	ldr	r0, [r2, #16]
   1cd14:	add	r7, pc, r7
   1cd18:	add	r6, pc, r6
   1cd1c:	str	r7, [r2, #8]
   1cd20:	str	r6, [r2, #4]
   1cd24:	str	r4, [sp]
   1cd28:	ldr	lr, [lr]
   1cd2c:	ldr	r2, [pc, #1052]	; 1d150 <__assert_fail@plt+0xc2e0>
   1cd30:	str	lr, [sp, #4]
   1cd34:	add	r2, pc, r2
   1cd38:	blx	ip
   1cd3c:	mov	r0, r9
   1cd40:	bl	10ca8 <free@plt>
   1cd44:	mov	r0, r5
   1cd48:	bl	10ca8 <free@plt>
   1cd4c:	mvn	r0, #0
   1cd50:	add	sp, sp, #20
   1cd54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cd58:	ldr	r3, [r4]
   1cd5c:	add	fp, r5, r6
   1cd60:	cmp	r3, #0
   1cd64:	beq	1ce10 <__assert_fail@plt+0xbfa0>
   1cd68:	cmp	r3, #1
   1cd6c:	beq	1cdb0 <__assert_fail@plt+0xbf40>
   1cd70:	mov	r3, #0
   1cd74:	str	r3, [fp]
   1cd78:	cmp	sl, #0
   1cd7c:	beq	1cd98 <__assert_fail@plt+0xbf28>
   1cd80:	sub	r6, r6, #4
   1cd84:	ldr	r2, [fp]
   1cd88:	add	r0, r5, r6
   1cd8c:	ldr	r3, [r5, r6]
   1cd90:	cmp	r2, r3
   1cd94:	bcc	1d048 <__assert_fail@plt+0xc1d8>
   1cd98:	mov	r0, r9
   1cd9c:	str	r5, [r8]
   1cda0:	bl	10ca8 <free@plt>
   1cda4:	mov	r0, #0
   1cda8:	add	sp, sp, #20
   1cdac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cdb0:	ldr	r0, [r4, #16]
   1cdb4:	bl	10ccc <ftell@plt>
   1cdb8:	cmp	r0, #0
   1cdbc:	str	r0, [sp, #12]
   1cdc0:	blt	1cd3c <__assert_fail@plt+0xbecc>
   1cdc4:	ldr	r0, [r4, #16]
   1cdc8:	mov	r1, #0
   1cdcc:	mov	r2, #2
   1cdd0:	bl	10e34 <fseek@plt>
   1cdd4:	cmp	r0, #0
   1cdd8:	blt	1cd3c <__assert_fail@plt+0xbecc>
   1cddc:	ldr	r0, [r4, #16]
   1cde0:	bl	10ccc <ftell@plt>
   1cde4:	subs	r3, r0, #0
   1cde8:	blt	1cd3c <__assert_fail@plt+0xbecc>
   1cdec:	ldr	r0, [r4, #16]
   1cdf0:	mov	r2, #0
   1cdf4:	ldr	r1, [sp, #12]
   1cdf8:	str	r3, [sp, #8]
   1cdfc:	bl	10e34 <fseek@plt>
   1ce00:	ldr	r3, [sp, #8]
   1ce04:	cmp	r0, #0
   1ce08:	bge	1cd74 <__assert_fail@plt+0xbf04>
   1ce0c:	b	1cd3c <__assert_fail@plt+0xbecc>
   1ce10:	ldr	r3, [r4, #12]
   1ce14:	str	r3, [r5, r6]
   1ce18:	b	1cd78 <__assert_fail@plt+0xbf08>
   1ce1c:	ldr	r2, [r4, #20]
   1ce20:	cmp	r2, #0
   1ce24:	beq	1cf90 <__assert_fail@plt+0xc120>
   1ce28:	ldr	ip, [r2, #12]
   1ce2c:	cmp	ip, #0
   1ce30:	beq	1ced4 <__assert_fail@plt+0xc064>
   1ce34:	ldr	r6, [pc, #792]	; 1d154 <__assert_fail@plt+0xc2e4>
   1ce38:	mov	r3, #1
   1ce3c:	ldr	r4, [pc, #788]	; 1d158 <__assert_fail@plt+0xc2e8>
   1ce40:	mov	r1, r2
   1ce44:	str	r3, [r2]
   1ce48:	add	r6, pc, r6
   1ce4c:	ldr	lr, [r9]
   1ce50:	add	r4, pc, r4
   1ce54:	ldr	r0, [r2, #16]
   1ce58:	movw	r3, #65423	; 0xff8f
   1ce5c:	stmib	r2, {r4, r6}
   1ce60:	movt	r3, #63868	; 0xf97c
   1ce64:	ldr	r2, [pc, #752]	; 1d15c <__assert_fail@plt+0xc2ec>
   1ce68:	mov	r5, #0
   1ce6c:	str	lr, [sp]
   1ce70:	add	r2, pc, r2
   1ce74:	blx	ip
   1ce78:	b	1cd3c <__assert_fail@plt+0xbecc>
   1ce7c:	ldr	r2, [r4, #20]
   1ce80:	cmp	r2, #0
   1ce84:	beq	1d03c <__assert_fail@plt+0xc1cc>
   1ce88:	ldr	ip, [r2, #12]
   1ce8c:	cmp	ip, #0
   1ce90:	beq	1ced4 <__assert_fail@plt+0xc064>
   1ce94:	ldr	r5, [pc, #708]	; 1d160 <__assert_fail@plt+0xc2f0>
   1ce98:	mov	lr, #1
   1ce9c:	ldr	r4, [pc, #704]	; 1d164 <__assert_fail@plt+0xc2f4>
   1cea0:	mov	r1, r2
   1cea4:	add	r5, pc, r5
   1cea8:	ldr	r0, [r2, #16]
   1ceac:	add	r4, pc, r4
   1ceb0:	str	r5, [r2, #8]
   1ceb4:	str	r4, [r2, #4]
   1ceb8:	mov	r3, sl
   1cebc:	str	lr, [r2]
   1cec0:	mov	r5, #0
   1cec4:	ldr	r2, [pc, #668]	; 1d168 <__assert_fail@plt+0xc2f8>
   1cec8:	add	r2, pc, r2
   1cecc:	blx	ip
   1ced0:	b	1cd3c <__assert_fail@plt+0xbecc>
   1ced4:	mov	r5, ip
   1ced8:	b	1cd3c <__assert_fail@plt+0xbecc>
   1cedc:	ldr	r2, [pc, #648]	; 1d16c <__assert_fail@plt+0xc2fc>
   1cee0:	ldr	r2, [r7, r2]
   1cee4:	b	1ccec <__assert_fail@plt+0xbe7c>
   1cee8:	ldr	r3, [r4, #20]
   1ceec:	cmp	r3, #0
   1cef0:	beq	1d108 <__assert_fail@plt+0xc298>
   1cef4:	ldr	ip, [r3, #12]
   1cef8:	cmp	ip, #0
   1cefc:	beq	1ced4 <__assert_fail@plt+0xc064>
   1cf00:	ldr	r2, [pc, #616]	; 1d170 <__assert_fail@plt+0xc300>
   1cf04:	mov	lr, #1
   1cf08:	ldr	r0, [pc, #612]	; 1d174 <__assert_fail@plt+0xc304>
   1cf0c:	mov	r1, r3
   1cf10:	add	r2, pc, r2
   1cf14:	str	r2, [r3, #4]
   1cf18:	ldr	r2, [pc, #600]	; 1d178 <__assert_fail@plt+0xc308>
   1cf1c:	add	r0, pc, r0
   1cf20:	str	lr, [r3]
   1cf24:	mov	r5, #0
   1cf28:	str	r0, [r3, #8]
   1cf2c:	add	r2, pc, r2
   1cf30:	ldr	r0, [r3, #16]
   1cf34:	blx	ip
   1cf38:	b	1cd3c <__assert_fail@plt+0xbecc>
   1cf3c:	ldr	r3, [r4, #20]
   1cf40:	cmp	r3, #0
   1cf44:	beq	1d0fc <__assert_fail@plt+0xc28c>
   1cf48:	ldr	ip, [r3, #12]
   1cf4c:	cmp	ip, #0
   1cf50:	beq	1ced4 <__assert_fail@plt+0xc064>
   1cf54:	ldr	r2, [pc, #544]	; 1d17c <__assert_fail@plt+0xc30c>
   1cf58:	mov	lr, #1
   1cf5c:	ldr	r0, [pc, #540]	; 1d180 <__assert_fail@plt+0xc310>
   1cf60:	mov	r1, r3
   1cf64:	add	r2, pc, r2
   1cf68:	str	r2, [r3, #4]
   1cf6c:	ldr	r2, [pc, #528]	; 1d184 <__assert_fail@plt+0xc314>
   1cf70:	add	r0, pc, r0
   1cf74:	str	lr, [r3]
   1cf78:	mov	r5, #0
   1cf7c:	str	r0, [r3, #8]
   1cf80:	add	r2, pc, r2
   1cf84:	ldr	r0, [r3, #16]
   1cf88:	blx	ip
   1cf8c:	b	1cd3c <__assert_fail@plt+0xbecc>
   1cf90:	ldr	r3, [pc, #468]	; 1d16c <__assert_fail@plt+0xc2fc>
   1cf94:	ldr	r2, [r7, r3]
   1cf98:	b	1ce28 <__assert_fail@plt+0xbfb8>
   1cf9c:	ldr	r3, [r4, #20]
   1cfa0:	cmp	r3, #0
   1cfa4:	beq	1d120 <__assert_fail@plt+0xc2b0>
   1cfa8:	ldr	ip, [r3, #12]
   1cfac:	cmp	ip, #0
   1cfb0:	beq	1cd3c <__assert_fail@plt+0xbecc>
   1cfb4:	ldr	r2, [pc, #460]	; 1d188 <__assert_fail@plt+0xc318>
   1cfb8:	mov	lr, #1
   1cfbc:	ldr	r0, [pc, #456]	; 1d18c <__assert_fail@plt+0xc31c>
   1cfc0:	mov	r1, r3
   1cfc4:	add	r2, pc, r2
   1cfc8:	str	r2, [r3, #4]
   1cfcc:	ldr	r2, [pc, #444]	; 1d190 <__assert_fail@plt+0xc320>
   1cfd0:	add	r0, pc, r0
   1cfd4:	str	lr, [r3]
   1cfd8:	str	r0, [r3, #8]
   1cfdc:	add	r2, pc, r2
   1cfe0:	ldr	r0, [r3, #16]
   1cfe4:	blx	ip
   1cfe8:	b	1cd3c <__assert_fail@plt+0xbecc>
   1cfec:	ldr	r3, [r4, #20]
   1cff0:	cmp	r3, #0
   1cff4:	beq	1d12c <__assert_fail@plt+0xc2bc>
   1cff8:	ldr	ip, [r3, #12]
   1cffc:	cmp	ip, #0
   1d000:	beq	1cd3c <__assert_fail@plt+0xbecc>
   1d004:	ldr	r2, [pc, #392]	; 1d194 <__assert_fail@plt+0xc324>
   1d008:	mov	lr, #1
   1d00c:	ldr	r0, [pc, #388]	; 1d198 <__assert_fail@plt+0xc328>
   1d010:	mov	r1, r3
   1d014:	add	r2, pc, r2
   1d018:	str	r2, [r3, #4]
   1d01c:	ldr	r2, [pc, #376]	; 1d19c <__assert_fail@plt+0xc32c>
   1d020:	add	r0, pc, r0
   1d024:	str	lr, [r3]
   1d028:	str	r0, [r3, #8]
   1d02c:	add	r2, pc, r2
   1d030:	ldr	r0, [r3, #16]
   1d034:	blx	ip
   1d038:	b	1cd3c <__assert_fail@plt+0xbecc>
   1d03c:	ldr	r3, [pc, #296]	; 1d16c <__assert_fail@plt+0xc2fc>
   1d040:	ldr	r2, [r7, r3]
   1d044:	b	1ce88 <__assert_fail@plt+0xc018>
   1d048:	ldr	r2, [r4, #20]
   1d04c:	cmp	r2, #0
   1d050:	beq	1d114 <__assert_fail@plt+0xc2a4>
   1d054:	ldr	r4, [r2, #12]
   1d058:	cmp	r4, #0
   1d05c:	beq	1cd3c <__assert_fail@plt+0xbecc>
   1d060:	mov	r3, #1
   1d064:	str	r3, [r2]
   1d068:	ldr	lr, [r0]
   1d06c:	mov	r1, r2
   1d070:	ldr	r7, [pc, #296]	; 1d1a0 <__assert_fail@plt+0xc330>
   1d074:	mov	r3, sl
   1d078:	ldr	r6, [pc, #292]	; 1d1a4 <__assert_fail@plt+0xc334>
   1d07c:	ldr	r0, [r2, #16]
   1d080:	add	r7, pc, r7
   1d084:	add	r6, pc, r6
   1d088:	str	r7, [r2, #8]
   1d08c:	str	r6, [r2, #4]
   1d090:	str	lr, [sp]
   1d094:	ldr	ip, [fp]
   1d098:	ldr	r2, [pc, #264]	; 1d1a8 <__assert_fail@plt+0xc338>
   1d09c:	str	ip, [sp, #4]
   1d0a0:	add	r2, pc, r2
   1d0a4:	blx	r4
   1d0a8:	b	1cd3c <__assert_fail@plt+0xbecc>
   1d0ac:	ldr	r3, [r4, #20]
   1d0b0:	cmp	r3, #0
   1d0b4:	beq	1d138 <__assert_fail@plt+0xc2c8>
   1d0b8:	ldr	ip, [r3, #12]
   1d0bc:	cmp	ip, #0
   1d0c0:	beq	1cd3c <__assert_fail@plt+0xbecc>
   1d0c4:	ldr	r2, [pc, #224]	; 1d1ac <__assert_fail@plt+0xc33c>
   1d0c8:	mov	lr, #1
   1d0cc:	ldr	r0, [pc, #220]	; 1d1b0 <__assert_fail@plt+0xc340>
   1d0d0:	mov	r1, r3
   1d0d4:	add	r2, pc, r2
   1d0d8:	str	r2, [r3, #4]
   1d0dc:	ldr	r2, [pc, #208]	; 1d1b4 <__assert_fail@plt+0xc344>
   1d0e0:	add	r0, pc, r0
   1d0e4:	str	lr, [r3]
   1d0e8:	str	r0, [r3, #8]
   1d0ec:	add	r2, pc, r2
   1d0f0:	ldr	r0, [r3, #16]
   1d0f4:	blx	ip
   1d0f8:	b	1cd3c <__assert_fail@plt+0xbecc>
   1d0fc:	ldr	r3, [pc, #104]	; 1d16c <__assert_fail@plt+0xc2fc>
   1d100:	ldr	r3, [r7, r3]
   1d104:	b	1cf48 <__assert_fail@plt+0xc0d8>
   1d108:	ldr	r3, [pc, #92]	; 1d16c <__assert_fail@plt+0xc2fc>
   1d10c:	ldr	r3, [r7, r3]
   1d110:	b	1cef4 <__assert_fail@plt+0xc084>
   1d114:	ldr	r3, [pc, #80]	; 1d16c <__assert_fail@plt+0xc2fc>
   1d118:	ldr	r2, [r7, r3]
   1d11c:	b	1d054 <__assert_fail@plt+0xc1e4>
   1d120:	ldr	r3, [pc, #68]	; 1d16c <__assert_fail@plt+0xc2fc>
   1d124:	ldr	r3, [r7, r3]
   1d128:	b	1cfa8 <__assert_fail@plt+0xc138>
   1d12c:	ldr	r3, [pc, #56]	; 1d16c <__assert_fail@plt+0xc2fc>
   1d130:	ldr	r3, [r7, r3]
   1d134:	b	1cff8 <__assert_fail@plt+0xc188>
   1d138:	ldr	r3, [pc, #44]	; 1d16c <__assert_fail@plt+0xc2fc>
   1d13c:	ldr	r3, [r7, r3]
   1d140:	b	1d0b8 <__assert_fail@plt+0xc248>
   1d144:	andeq	ip, r3, r0, lsl #8
   1d148:	andeq	r7, r2, r8, ror #17
   1d14c:	andeq	r6, r2, r4, asr r4
   1d150:	andeq	r7, r2, r4, lsl #20
   1d154:			; <UNDEFINED> instruction: 0x000277b4
   1d158:	andeq	r6, r2, ip, lsl r3
   1d15c:	andeq	r7, r2, r0, lsr r8
   1d160:	andeq	r7, r2, r8, asr r7
   1d164:	andeq	r6, r2, r0, asr #5
   1d168:	andeq	r7, r2, ip, lsl r8
   1d16c:	andeq	r0, r0, ip, asr #1
   1d170:	andeq	r6, r2, ip, asr r2
   1d174:	andeq	r7, r2, r0, ror #13
   1d178:	andeq	r7, r2, r8, lsr #12
   1d17c:	andeq	r6, r2, r8, lsl #4
   1d180:	andeq	r7, r2, ip, lsl #13
   1d184:	andeq	r7, r2, r0, lsl #14
   1d188:	andeq	r6, r2, r8, lsr #3
   1d18c:	andeq	r7, r2, ip, lsr #12
   1d190:	andeq	r7, r2, r8, ror r5
   1d194:	andeq	r6, r2, r8, asr r1
   1d198:	ldrdeq	r7, [r2], -ip
   1d19c:	andeq	r7, r2, r8, lsr #10
   1d1a0:	andeq	r7, r2, ip, ror r5
   1d1a4:	andeq	r6, r2, r8, ror #1
   1d1a8:	ldrdeq	r7, [r2], -r0
   1d1ac:	muleq	r2, r8, r0
   1d1b0:	andeq	r7, r2, ip, lsl r5
   1d1b4:	andeq	r7, r2, r4, lsr #12
   1d1b8:	push	{r3, r4, r5, lr}
   1d1bc:	mov	r2, r1
   1d1c0:	ldr	r3, [r0]
   1d1c4:	cmp	r3, #0
   1d1c8:	beq	1d1f8 <__assert_fail@plt+0xc388>
   1d1cc:	cmp	r3, #1
   1d1d0:	bne	1d1ec <__assert_fail@plt+0xc37c>
   1d1d4:	cmp	r1, #0
   1d1d8:	blt	1d22c <__assert_fail@plt+0xc3bc>
   1d1dc:	ldr	r0, [r0, #16]
   1d1e0:	mov	r2, #0
   1d1e4:	pop	{r3, r4, r5, lr}
   1d1e8:	b	10e34 <fseek@plt>
   1d1ec:	mov	r3, #0
   1d1f0:	mov	r0, r3
   1d1f4:	pop	{r3, r4, r5, pc}
   1d1f8:	ldr	r1, [r0, #12]
   1d1fc:	cmp	r2, r1
   1d200:	bhi	1d22c <__assert_fail@plt+0xc3bc>
   1d204:	ldr	r5, [r0, #8]
   1d208:	rsb	r4, r2, r1
   1d20c:	ldr	ip, [r0, #4]
   1d210:	rsb	r1, r1, r5
   1d214:	str	r4, [r0, #8]
   1d218:	add	r1, ip, r1
   1d21c:	add	r2, r1, r2
   1d220:	str	r2, [r0, #4]
   1d224:	mov	r0, r3
   1d228:	pop	{r3, r4, r5, pc}
   1d22c:	bl	10db0 <__errno_location@plt>
   1d230:	mov	r2, #14
   1d234:	mvn	r3, #0
   1d238:	str	r2, [r0]
   1d23c:	b	1d1f0 <__assert_fail@plt+0xc380>
   1d240:	push	{r3, r4, r5, lr}
   1d244:	mov	r1, #40	; 0x28
   1d248:	mov	r5, r0
   1d24c:	mov	r0, #1
   1d250:	bl	10c84 <calloc@plt>
   1d254:	cmp	r0, #0
   1d258:	mov	r4, r0
   1d25c:	str	r0, [r5]
   1d260:	beq	1d2b8 <__assert_fail@plt+0xc448>
   1d264:	mov	r3, r0
   1d268:	mov	r2, #0
   1d26c:	str	r2, [r3], #4
   1d270:	add	r3, r3, #4
   1d274:	str	r2, [r0, #4]
   1d278:	str	r2, [r3], #4
   1d27c:	str	r2, [r3], #4
   1d280:	str	r2, [r3], #4
   1d284:	str	r2, [r3], #4
   1d288:	str	r2, [r3], #4
   1d28c:	str	r2, [r3], #4
   1d290:	str	r2, [r3], #4
   1d294:	str	r2, [r3]
   1d298:	bl	25d94 <policydb_user_cache@@Base+0x5478>
   1d29c:	cmp	r0, #0
   1d2a0:	bne	1d2b0 <__assert_fail@plt+0xc440>
   1d2a4:	mov	r3, #1
   1d2a8:	str	r3, [r4, #4]
   1d2ac:	pop	{r3, r4, r5, pc}
   1d2b0:	ldr	r0, [r5]
   1d2b4:	bl	10ca8 <free@plt>
   1d2b8:	mvn	r0, #0
   1d2bc:	pop	{r3, r4, r5, pc}
   1d2c0:	push	{r4, lr}
   1d2c4:	subs	r4, r0, #0
   1d2c8:	popeq	{r4, pc}
   1d2cc:	ldr	r0, [r4]
   1d2d0:	bl	25dd4 <policydb_user_cache@@Base+0x54b8>
   1d2d4:	ldr	r0, [r4, #8]
   1d2d8:	bl	10ca8 <free@plt>
   1d2dc:	ldr	r0, [r4, #16]
   1d2e0:	bl	10ca8 <free@plt>
   1d2e4:	ldr	r0, [r4, #24]
   1d2e8:	bl	10ca8 <free@plt>
   1d2ec:	ldr	r0, [r4, #32]
   1d2f0:	bl	10ca8 <free@plt>
   1d2f4:	mov	r0, r4
   1d2f8:	pop	{r4, lr}
   1d2fc:	b	10ca8 <free@plt>
   1d300:	ldr	r0, [r0, #8]
   1d304:	bx	lr
   1d308:	ldr	r0, [r0, #12]
   1d30c:	bx	lr
   1d310:	ldr	r0, [r0, #16]
   1d314:	bx	lr
   1d318:	ldr	r0, [r0, #20]
   1d31c:	bx	lr
   1d320:	ldr	r0, [r0, #24]
   1d324:	bx	lr
   1d328:	ldr	r0, [r0, #28]
   1d32c:	bx	lr
   1d330:	ldr	r0, [r0, #32]
   1d334:	bx	lr
   1d338:	ldr	r0, [r0, #36]	; 0x24
   1d33c:	bx	lr
   1d340:	push	{r3, r4, r5, lr}
   1d344:	mov	r4, r0
   1d348:	add	r0, r0, #8
   1d34c:	mov	r5, r2
   1d350:	bl	1cb74 <__assert_fail@plt+0xbd04>
   1d354:	cmp	r0, #0
   1d358:	streq	r5, [r4, #12]
   1d35c:	mvnne	r0, #0
   1d360:	pop	{r3, r4, r5, pc}
   1d364:	push	{r3, r4, r5, lr}
   1d368:	mov	r4, r0
   1d36c:	add	r0, r0, #16
   1d370:	mov	r5, r2
   1d374:	bl	1cb74 <__assert_fail@plt+0xbd04>
   1d378:	cmp	r0, #0
   1d37c:	streq	r5, [r4, #20]
   1d380:	mvnne	r0, #0
   1d384:	pop	{r3, r4, r5, pc}
   1d388:	push	{r3, r4, r5, lr}
   1d38c:	mov	r4, r0
   1d390:	add	r0, r0, #24
   1d394:	mov	r5, r2
   1d398:	bl	1cb74 <__assert_fail@plt+0xbd04>
   1d39c:	cmp	r0, #0
   1d3a0:	streq	r5, [r4, #28]
   1d3a4:	mvnne	r0, #0
   1d3a8:	pop	{r3, r4, r5, pc}
   1d3ac:	push	{r3, r4, r5, lr}
   1d3b0:	mov	r4, r0
   1d3b4:	add	r0, r0, #32
   1d3b8:	mov	r5, r2
   1d3bc:	bl	1cb74 <__assert_fail@plt+0xbd04>
   1d3c0:	cmp	r0, #0
   1d3c4:	streq	r5, [r4, #36]	; 0x24
   1d3c8:	mvnne	r0, #0
   1d3cc:	pop	{r3, r4, r5, pc}
   1d3d0:	ldr	r0, [r0]
   1d3d4:	bx	lr
   1d3d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d3dc:	mov	r8, r0
   1d3e0:	sub	sp, sp, #8
   1d3e4:	mov	r4, r1
   1d3e8:	mov	r0, r3
   1d3ec:	mov	r1, #4
   1d3f0:	mov	r6, r3
   1d3f4:	mov	r7, r2
   1d3f8:	bl	10c84 <calloc@plt>
   1d3fc:	ldr	r9, [pc, #688]	; 1d6b4 <__assert_fail@plt+0xc844>
   1d400:	add	r9, pc, r9
   1d404:	subs	r5, r0, #0
   1d408:	beq	1d5d8 <__assert_fail@plt+0xc768>
   1d40c:	cmp	r6, #0
   1d410:	lslgt	r2, r6, #2
   1d414:	movgt	ip, #0
   1d418:	ble	1d434 <__assert_fail@plt+0xc5c4>
   1d41c:	ldr	r3, [r7, ip]
   1d420:	ldr	r3, [r3]
   1d424:	str	r3, [r5, ip]
   1d428:	add	ip, ip, #4
   1d42c:	cmp	ip, r2
   1d430:	bne	1d41c <__assert_fail@plt+0xc5ac>
   1d434:	ldr	r3, [sp, #40]	; 0x28
   1d438:	mov	r2, r5
   1d43c:	ldr	r1, [r4]
   1d440:	mov	r0, r8
   1d444:	str	r3, [sp]
   1d448:	mov	r3, r6
   1d44c:	bl	18f90 <__assert_fail@plt+0x8120>
   1d450:	mov	sl, r0
   1d454:	mov	r0, r5
   1d458:	bl	10ca8 <free@plt>
   1d45c:	cmn	sl, #3
   1d460:	beq	1d640 <__assert_fail@plt+0xc7d0>
   1d464:	cmp	sl, #0
   1d468:	blt	1d5cc <__assert_fail@plt+0xc75c>
   1d46c:	cmp	r6, #0
   1d470:	ldr	r1, [r4, #12]
   1d474:	ble	1d494 <__assert_fail@plt+0xc624>
   1d478:	add	r2, r7, r6, lsl #2
   1d47c:	mov	ip, r7
   1d480:	ldr	r3, [ip], #4
   1d484:	cmp	ip, r2
   1d488:	ldr	r3, [r3, #12]
   1d48c:	add	r1, r1, r3
   1d490:	bne	1d480 <__assert_fail@plt+0xc610>
   1d494:	ldr	r0, [r4, #8]
   1d498:	bl	10cf0 <realloc@plt>
   1d49c:	subs	r2, r0, #0
   1d4a0:	beq	1d648 <__assert_fail@plt+0xc7d8>
   1d4a4:	cmp	r6, #0
   1d4a8:	str	r2, [r4, #8]
   1d4ac:	ble	1d62c <__assert_fail@plt+0xc7bc>
   1d4b0:	ldr	r0, [r4, #12]
   1d4b4:	mov	sl, r7
   1d4b8:	mov	r5, #0
   1d4bc:	b	1d4c4 <__assert_fail@plt+0xc654>
   1d4c0:	ldr	r2, [r4, #8]
   1d4c4:	ldr	r3, [sl]
   1d4c8:	add	r0, r2, r0
   1d4cc:	add	r5, r5, #1
   1d4d0:	ldr	r1, [r3, #8]
   1d4d4:	ldr	r2, [r3, #12]
   1d4d8:	bl	10cc0 <memcpy@plt>
   1d4dc:	ldr	r3, [sl], #4
   1d4e0:	ldr	r0, [r4, #12]
   1d4e4:	cmp	r5, r6
   1d4e8:	ldr	r3, [r3, #12]
   1d4ec:	add	r0, r0, r3
   1d4f0:	str	r0, [r4, #12]
   1d4f4:	bne	1d4c0 <__assert_fail@plt+0xc650>
   1d4f8:	ldr	r1, [r4, #36]	; 0x24
   1d4fc:	add	r0, r7, r6, lsl #2
   1d500:	mov	r3, r7
   1d504:	ldr	r2, [r3], #4
   1d508:	cmp	r3, r0
   1d50c:	ldr	r2, [r2, #36]	; 0x24
   1d510:	add	r1, r1, r2
   1d514:	bne	1d504 <__assert_fail@plt+0xc694>
   1d518:	ldr	r0, [r4, #32]
   1d51c:	bl	10cf0 <realloc@plt>
   1d520:	subs	r2, r0, #0
   1d524:	beq	1d584 <__assert_fail@plt+0xc714>
   1d528:	cmp	r6, #0
   1d52c:	str	r2, [r4, #32]
   1d530:	ldrgt	r0, [r4, #36]	; 0x24
   1d534:	movgt	r5, #0
   1d538:	bgt	1d544 <__assert_fail@plt+0xc6d4>
   1d53c:	b	1d578 <__assert_fail@plt+0xc708>
   1d540:	ldr	r2, [r4, #32]
   1d544:	ldr	r3, [r7]
   1d548:	add	r0, r2, r0
   1d54c:	add	r5, r5, #1
   1d550:	ldr	r1, [r3, #32]
   1d554:	ldr	r2, [r3, #36]	; 0x24
   1d558:	bl	10cc0 <memcpy@plt>
   1d55c:	ldr	r3, [r7], #4
   1d560:	ldr	r0, [r4, #36]	; 0x24
   1d564:	cmp	r5, r6
   1d568:	ldr	r3, [r3, #36]	; 0x24
   1d56c:	add	r0, r0, r3
   1d570:	str	r0, [r4, #36]	; 0x24
   1d574:	bne	1d540 <__assert_fail@plt+0xc6d0>
   1d578:	mov	r0, #0
   1d57c:	add	sp, sp, #8
   1d580:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d584:	cmp	r8, #0
   1d588:	beq	1d6a8 <__assert_fail@plt+0xc838>
   1d58c:	ldr	r3, [r8, #12]
   1d590:	cmp	r3, #0
   1d594:	beq	1d5cc <__assert_fail@plt+0xc75c>
   1d598:	ldr	r2, [pc, #280]	; 1d6b8 <__assert_fail@plt+0xc848>
   1d59c:	mov	ip, #1
   1d5a0:	ldr	r0, [pc, #276]	; 1d6bc <__assert_fail@plt+0xc84c>
   1d5a4:	mov	r1, r8
   1d5a8:	add	r2, pc, r2
   1d5ac:	str	ip, [r8]
   1d5b0:	add	r0, pc, r0
   1d5b4:	add	r2, r2, #28
   1d5b8:	stmib	r8, {r0, r2}
   1d5bc:	ldr	r2, [pc, #252]	; 1d6c0 <__assert_fail@plt+0xc850>
   1d5c0:	ldr	r0, [r8, #16]
   1d5c4:	add	r2, pc, r2
   1d5c8:	blx	r3
   1d5cc:	mvn	r0, #1
   1d5d0:	add	sp, sp, #8
   1d5d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d5d8:	cmp	r8, #0
   1d5dc:	beq	1d634 <__assert_fail@plt+0xc7c4>
   1d5e0:	ldr	r3, [r8, #12]
   1d5e4:	cmp	r3, #0
   1d5e8:	beq	1d5cc <__assert_fail@plt+0xc75c>
   1d5ec:	ldr	r2, [pc, #208]	; 1d6c4 <__assert_fail@plt+0xc854>
   1d5f0:	mov	ip, #1
   1d5f4:	ldr	r0, [pc, #204]	; 1d6c8 <__assert_fail@plt+0xc858>
   1d5f8:	mov	r1, r8
   1d5fc:	add	r2, pc, r2
   1d600:	str	ip, [r8]
   1d604:	add	r0, pc, r0
   1d608:	add	r2, r2, #28
   1d60c:	stmib	r8, {r0, r2}
   1d610:	ldr	r2, [pc, #180]	; 1d6cc <__assert_fail@plt+0xc85c>
   1d614:	ldr	r0, [r8, #16]
   1d618:	add	r2, pc, r2
   1d61c:	blx	r3
   1d620:	mvn	r0, #1
   1d624:	add	sp, sp, #8
   1d628:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d62c:	ldr	r1, [r4, #36]	; 0x24
   1d630:	b	1d518 <__assert_fail@plt+0xc6a8>
   1d634:	ldr	r3, [pc, #148]	; 1d6d0 <__assert_fail@plt+0xc860>
   1d638:	ldr	r8, [r9, r3]
   1d63c:	b	1d5e0 <__assert_fail@plt+0xc770>
   1d640:	mvn	r0, #0
   1d644:	b	1d57c <__assert_fail@plt+0xc70c>
   1d648:	cmp	r8, #0
   1d64c:	beq	1d69c <__assert_fail@plt+0xc82c>
   1d650:	ldr	r3, [r8, #12]
   1d654:	cmp	r3, #0
   1d658:	beq	1d5cc <__assert_fail@plt+0xc75c>
   1d65c:	ldr	r2, [pc, #112]	; 1d6d4 <__assert_fail@plt+0xc864>
   1d660:	mov	ip, #1
   1d664:	ldr	r0, [pc, #108]	; 1d6d8 <__assert_fail@plt+0xc868>
   1d668:	mov	r1, r8
   1d66c:	add	r2, pc, r2
   1d670:	str	ip, [r8]
   1d674:	add	r0, pc, r0
   1d678:	add	r2, r2, #28
   1d67c:	stmib	r8, {r0, r2}
   1d680:	ldr	r2, [pc, #84]	; 1d6dc <__assert_fail@plt+0xc86c>
   1d684:	ldr	r0, [r8, #16]
   1d688:	add	r2, pc, r2
   1d68c:	blx	r3
   1d690:	mvn	r0, #1
   1d694:	add	sp, sp, #8
   1d698:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d69c:	ldr	r3, [pc, #44]	; 1d6d0 <__assert_fail@plt+0xc860>
   1d6a0:	ldr	r8, [r9, r3]
   1d6a4:	b	1d650 <__assert_fail@plt+0xc7e0>
   1d6a8:	ldr	r3, [pc, #32]	; 1d6d0 <__assert_fail@plt+0xc860>
   1d6ac:	ldr	r8, [r9, r3]
   1d6b0:	b	1d58c <__assert_fail@plt+0xc71c>
   1d6b4:	strdeq	fp, [r3], -r8
   1d6b8:	andeq	r7, r2, r4, asr r0
   1d6bc:			; <UNDEFINED> instruction: 0x00025bbc
   1d6c0:	andeq	r6, r2, r8, lsl r4
   1d6c4:	andeq	r7, r2, r0
   1d6c8:	andeq	r5, r2, r8, ror #22
   1d6cc:	andeq	r6, r2, r4, asr #7
   1d6d0:	andeq	r0, r0, ip, asr #1
   1d6d4:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   1d6d8:	strdeq	r5, [r2], -r8
   1d6dc:	andeq	r6, r2, r4, asr r3
   1d6e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d6e4:	sub	sp, sp, #60	; 0x3c
   1d6e8:	ldr	r7, [pc, #2796]	; 1e1dc <__assert_fail@plt+0xd36c>
   1d6ec:	mov	r9, r0
   1d6f0:	ldr	ip, [pc, #2792]	; 1e1e0 <__assert_fail@plt+0xd370>
   1d6f4:	add	r0, r0, #4
   1d6f8:	add	r7, pc, r7
   1d6fc:	str	r2, [sp, #24]
   1d700:	str	r7, [sp, #16]
   1d704:	add	r2, sp, #48	; 0x30
   1d708:	ldr	ip, [r7, ip]
   1d70c:	add	r3, sp, #44	; 0x2c
   1d710:	mov	r5, r1
   1d714:	str	ip, [sp, #20]
   1d718:	ldr	ip, [ip]
   1d71c:	str	ip, [sp, #52]	; 0x34
   1d720:	bl	1cbd4 <__assert_fail@plt+0xbd64>
   1d724:	cmp	r0, #0
   1d728:	str	r0, [sp, #12]
   1d72c:	bne	1db30 <__assert_fail@plt+0xccc0>
   1d730:	movw	r7, #65421	; 0xff8d
   1d734:	movt	r7, #63868	; 0xf97c
   1d738:	str	r7, [sp, #8]
   1d73c:	movw	sl, #65427	; 0xff93
   1d740:	ldr	r7, [pc, #2716]	; 1e1e4 <__assert_fail@plt+0xd374>
   1d744:	movt	sl, #2428	; 0x97c
   1d748:	ldr	r3, [pc, #2712]	; 1e1e8 <__assert_fail@plt+0xd378>
   1d74c:	mov	r6, r0
   1d750:	add	r7, pc, r7
   1d754:	str	r7, [sp, #32]
   1d758:	ldr	r7, [pc, #2700]	; 1e1ec <__assert_fail@plt+0xd37c>
   1d75c:	add	r3, pc, r3
   1d760:	add	r3, r3, #48	; 0x30
   1d764:	mov	r4, r0
   1d768:	add	r7, pc, r7
   1d76c:	str	r3, [sp, #28]
   1d770:	str	r7, [sp, #36]	; 0x24
   1d774:	b	1d7d8 <__assert_fail@plt+0xc968>
   1d778:	movw	r2, #65425	; 0xff91
   1d77c:	movt	r2, #2428	; 0x97c
   1d780:	cmp	lr, r2
   1d784:	beq	1d97c <__assert_fail@plt+0xcb0c>
   1d788:	movw	r2, #65426	; 0xff92
   1d78c:	movt	r2, #2428	; 0x97c
   1d790:	cmp	lr, r2
   1d794:	bne	1d924 <__assert_fail@plt+0xcab4>
   1d798:	tst	r6, #8
   1d79c:	bne	1dbf4 <__assert_fail@plt+0xcd84>
   1d7a0:	sub	r7, fp, #4
   1d7a4:	str	r7, [r9, #28]
   1d7a8:	mov	r0, r7
   1d7ac:	bl	10d44 <malloc@plt>
   1d7b0:	cmp	r0, #0
   1d7b4:	str	r0, [r9, #24]
   1d7b8:	beq	1dee4 <__assert_fail@plt+0xd074>
   1d7bc:	mov	r2, r7
   1d7c0:	mov	r1, r5
   1d7c4:	bl	1cab8 <__assert_fail@plt+0xbc48>
   1d7c8:	cmp	r0, #0
   1d7cc:	bne	1df38 <__assert_fail@plt+0xd0c8>
   1d7d0:	orr	r6, r6, #8
   1d7d4:	mov	r4, r8
   1d7d8:	ldr	r3, [sp, #44]	; 0x2c
   1d7dc:	cmp	r4, r3
   1d7e0:	bcs	1d9fc <__assert_fail@plt+0xcb8c>
   1d7e4:	ldr	r3, [sp, #48]	; 0x30
   1d7e8:	mov	r0, r5
   1d7ec:	lsl	r7, r4, #2
   1d7f0:	ldr	r1, [r3, r4, lsl #2]
   1d7f4:	bl	1d1b8 <__assert_fail@plt+0xc348>
   1d7f8:	cmp	r0, #0
   1d7fc:	bne	1da10 <__assert_fail@plt+0xcba0>
   1d800:	ldr	r0, [sp, #48]	; 0x30
   1d804:	add	r8, r4, #1
   1d808:	add	r2, r0, r7
   1d80c:	ldr	r3, [r0, r4, lsl #2]
   1d810:	ldr	r2, [r2, #4]
   1d814:	rsb	fp, r3, r2
   1d818:	cmp	fp, #3
   1d81c:	bls	1da74 <__assert_fail@plt+0xcc04>
   1d820:	add	r0, sp, #40	; 0x28
   1d824:	mov	r1, r5
   1d828:	mov	r2, #4
   1d82c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1d830:	cmp	r0, #0
   1d834:	blt	1dad4 <__assert_fail@plt+0xcc64>
   1d838:	ldr	lr, [sp, #40]	; 0x28
   1d83c:	cmp	lr, sl
   1d840:	beq	1d8a4 <__assert_fail@plt+0xca34>
   1d844:	bls	1d778 <__assert_fail@plt+0xc908>
   1d848:	ldr	r1, [sp, #8]
   1d84c:	cmp	lr, r1
   1d850:	beq	1d8e4 <__assert_fail@plt+0xca74>
   1d854:	movw	r2, #65424	; 0xff90
   1d858:	movt	r2, #63868	; 0xf97c
   1d85c:	cmp	lr, r2
   1d860:	bne	1d924 <__assert_fail@plt+0xcab4>
   1d864:	tst	r6, #2
   1d868:	bne	1dcac <__assert_fail@plt+0xce3c>
   1d86c:	sub	r7, fp, #4
   1d870:	str	r7, [r9, #12]
   1d874:	mov	r0, r7
   1d878:	bl	10d44 <malloc@plt>
   1d87c:	cmp	r0, #0
   1d880:	str	r0, [r9, #8]
   1d884:	beq	1dfa4 <__assert_fail@plt+0xd134>
   1d888:	mov	r2, r7
   1d88c:	mov	r1, r5
   1d890:	bl	1cab8 <__assert_fail@plt+0xbc48>
   1d894:	cmp	r0, #0
   1d898:	bne	1de0c <__assert_fail@plt+0xcf9c>
   1d89c:	orr	r6, r6, #2
   1d8a0:	b	1d7d4 <__assert_fail@plt+0xc964>
   1d8a4:	tst	r6, #16
   1d8a8:	bne	1dc50 <__assert_fail@plt+0xcde0>
   1d8ac:	sub	r7, fp, #4
   1d8b0:	str	r7, [r9, #36]	; 0x24
   1d8b4:	mov	r0, r7
   1d8b8:	bl	10d44 <malloc@plt>
   1d8bc:	cmp	r0, #0
   1d8c0:	str	r0, [r9, #32]
   1d8c4:	beq	1dd64 <__assert_fail@plt+0xcef4>
   1d8c8:	mov	r2, r7
   1d8cc:	mov	r1, r5
   1d8d0:	bl	1cab8 <__assert_fail@plt+0xbc48>
   1d8d4:	cmp	r0, #0
   1d8d8:	bne	1dff8 <__assert_fail@plt+0xd188>
   1d8dc:	orr	r6, r6, #16
   1d8e0:	b	1d7d4 <__assert_fail@plt+0xc964>
   1d8e4:	tst	r6, #1
   1d8e8:	bne	1db98 <__assert_fail@plt+0xcd28>
   1d8ec:	ldr	r3, [sp, #48]	; 0x30
   1d8f0:	mov	r0, r5
   1d8f4:	ldr	r1, [r3, r7]
   1d8f8:	bl	1d1b8 <__assert_fail@plt+0xc348>
   1d8fc:	cmp	r0, #0
   1d900:	bne	1d9bc <__assert_fail@plt+0xcb4c>
   1d904:	ldr	r0, [r9]
   1d908:	mov	r1, r5
   1d90c:	ldr	r2, [sp, #24]
   1d910:	bl	2390c <policydb_user_cache@@Base+0x2ff0>
   1d914:	cmp	r0, #0
   1d918:	blt	1dd08 <__assert_fail@plt+0xce98>
   1d91c:	orr	r6, r6, #1
   1d920:	b	1d7d4 <__assert_fail@plt+0xc964>
   1d924:	ldr	r2, [r5, #20]
   1d928:	cmp	r2, #0
   1d92c:	beq	1d9ec <__assert_fail@plt+0xcb7c>
   1d930:	ldr	ip, [r2, #12]
   1d934:	cmp	ip, #0
   1d938:	beq	1d7d4 <__assert_fail@plt+0xc964>
   1d93c:	ldr	r1, [sp, #48]	; 0x30
   1d940:	mov	r3, #1
   1d944:	str	r3, [r2]
   1d948:	mov	r3, r4
   1d94c:	ldr	r0, [r2, #16]
   1d950:	ldr	r4, [r1, r7]
   1d954:	mov	r1, r2
   1d958:	ldr	r7, [sp, #28]
   1d95c:	str	r7, [r2, #8]
   1d960:	ldr	r7, [sp, #32]
   1d964:	str	r7, [r2, #4]
   1d968:	str	r4, [sp]
   1d96c:	ldr	r2, [sp, #36]	; 0x24
   1d970:	str	lr, [sp, #4]
   1d974:	blx	ip
   1d978:	b	1d7d4 <__assert_fail@plt+0xc964>
   1d97c:	tst	r6, #4
   1d980:	bne	1db3c <__assert_fail@plt+0xcccc>
   1d984:	sub	r7, fp, #4
   1d988:	str	r7, [r9, #20]
   1d98c:	mov	r0, r7
   1d990:	bl	10d44 <malloc@plt>
   1d994:	cmp	r0, #0
   1d998:	str	r0, [r9, #16]
   1d99c:	beq	1ddb8 <__assert_fail@plt+0xcf48>
   1d9a0:	mov	r2, r7
   1d9a4:	mov	r1, r5
   1d9a8:	bl	1cab8 <__assert_fail@plt+0xbc48>
   1d9ac:	cmp	r0, #0
   1d9b0:	bne	1de78 <__assert_fail@plt+0xd008>
   1d9b4:	orr	r6, r6, #4
   1d9b8:	b	1d7d4 <__assert_fail@plt+0xc964>
   1d9bc:	ldr	r0, [sp, #48]	; 0x30
   1d9c0:	mvn	r7, #0
   1d9c4:	str	r7, [sp, #12]
   1d9c8:	bl	10ca8 <free@plt>
   1d9cc:	ldr	r7, [sp, #20]
   1d9d0:	ldr	r2, [sp, #52]	; 0x34
   1d9d4:	ldr	r0, [sp, #12]
   1d9d8:	ldr	r3, [r7]
   1d9dc:	cmp	r2, r3
   1d9e0:	bne	1e1d8 <__assert_fail@plt+0xd368>
   1d9e4:	add	sp, sp, #60	; 0x3c
   1d9e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d9ec:	ldr	r3, [pc, #2044]	; 1e1f0 <__assert_fail@plt+0xd380>
   1d9f0:	ldr	r1, [sp, #16]
   1d9f4:	ldr	r2, [r1, r3]
   1d9f8:	b	1d930 <__assert_fail@plt+0xcac0>
   1d9fc:	tst	r6, #1
   1da00:	beq	1e094 <__assert_fail@plt+0xd224>
   1da04:	ldr	r0, [sp, #48]	; 0x30
   1da08:	bl	10ca8 <free@plt>
   1da0c:	b	1d9cc <__assert_fail@plt+0xcb5c>
   1da10:	ldr	ip, [r5, #20]
   1da14:	cmp	ip, #0
   1da18:	beq	1e074 <__assert_fail@plt+0xd204>
   1da1c:	ldr	r5, [ip, #12]
   1da20:	cmp	r5, #0
   1da24:	beq	1d9bc <__assert_fail@plt+0xcb4c>
   1da28:	ldr	r3, [sp, #48]	; 0x30
   1da2c:	mov	r0, #1
   1da30:	ldr	r2, [pc, #1980]	; 1e1f4 <__assert_fail@plt+0xd384>
   1da34:	mov	r1, ip
   1da38:	ldr	lr, [pc, #1976]	; 1e1f8 <__assert_fail@plt+0xd388>
   1da3c:	str	r0, [ip]
   1da40:	add	r2, pc, r2
   1da44:	ldr	r3, [r3, r7]
   1da48:	add	lr, pc, lr
   1da4c:	str	r2, [ip, #4]
   1da50:	add	lr, lr, #48	; 0x30
   1da54:	ldr	r2, [pc, #1952]	; 1e1fc <__assert_fail@plt+0xd38c>
   1da58:	ldr	r0, [ip, #16]
   1da5c:	str	lr, [ip, #8]
   1da60:	add	r2, pc, r2
   1da64:	str	r4, [sp]
   1da68:	blx	r5
   1da6c:	ldr	r0, [sp, #48]	; 0x30
   1da70:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1da74:	ldr	r2, [r5, #20]
   1da78:	cmp	r2, #0
   1da7c:	beq	1e064 <__assert_fail@plt+0xd1f4>
   1da80:	ldr	r5, [r2, #12]
   1da84:	cmp	r5, #0
   1da88:	beq	1d9c0 <__assert_fail@plt+0xcb50>
   1da8c:	ldr	lr, [pc, #1900]	; 1e200 <__assert_fail@plt+0xd390>
   1da90:	mov	r3, r4
   1da94:	ldr	r6, [pc, #1896]	; 1e204 <__assert_fail@plt+0xd394>
   1da98:	mov	r1, r2
   1da9c:	add	lr, pc, lr
   1daa0:	ldr	r0, [r2, #16]
   1daa4:	add	lr, lr, #48	; 0x30
   1daa8:	add	r6, pc, r6
   1daac:	str	lr, [r2, #8]
   1dab0:	mov	r4, #1
   1dab4:	str	r6, [r2, #4]
   1dab8:	str	r4, [r2]
   1dabc:	ldr	r2, [pc, #1860]	; 1e208 <__assert_fail@plt+0xd398>
   1dac0:	str	fp, [sp]
   1dac4:	add	r2, pc, r2
   1dac8:	blx	r5
   1dacc:	ldr	r0, [sp, #48]	; 0x30
   1dad0:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1dad4:	ldr	r2, [r5, #20]
   1dad8:	cmp	r2, #0
   1dadc:	beq	1e084 <__assert_fail@plt+0xd214>
   1dae0:	ldr	ip, [r2, #12]
   1dae4:	cmp	ip, #0
   1dae8:	beq	1d9bc <__assert_fail@plt+0xcb4c>
   1daec:	mov	r3, r4
   1daf0:	ldr	r4, [pc, #1812]	; 1e20c <__assert_fail@plt+0xd39c>
   1daf4:	ldr	r5, [pc, #1812]	; 1e210 <__assert_fail@plt+0xd3a0>
   1daf8:	mov	lr, #1
   1dafc:	add	r4, pc, r4
   1db00:	ldr	r0, [r2, #16]
   1db04:	mov	r1, r2
   1db08:	str	lr, [r2]
   1db0c:	add	r5, pc, r5
   1db10:	add	r4, r4, #48	; 0x30
   1db14:	str	r5, [r2, #4]
   1db18:	str	r4, [r2, #8]
   1db1c:	ldr	r2, [pc, #1776]	; 1e214 <__assert_fail@plt+0xd3a4>
   1db20:	add	r2, pc, r2
   1db24:	blx	ip
   1db28:	ldr	r0, [sp, #48]	; 0x30
   1db2c:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1db30:	mvn	r7, #0
   1db34:	str	r7, [sp, #12]
   1db38:	b	1d9cc <__assert_fail@plt+0xcb5c>
   1db3c:	ldr	r2, [r5, #20]
   1db40:	cmp	r2, #0
   1db44:	beq	1e188 <__assert_fail@plt+0xd318>
   1db48:	ldr	ip, [r2, #12]
   1db4c:	cmp	ip, #0
   1db50:	beq	1d9bc <__assert_fail@plt+0xcb4c>
   1db54:	mov	r3, r4
   1db58:	ldr	r4, [pc, #1720]	; 1e218 <__assert_fail@plt+0xd3a8>
   1db5c:	ldr	r5, [pc, #1720]	; 1e21c <__assert_fail@plt+0xd3ac>
   1db60:	mov	lr, #1
   1db64:	add	r4, pc, r4
   1db68:	ldr	r0, [r2, #16]
   1db6c:	mov	r1, r2
   1db70:	str	lr, [r2]
   1db74:	add	r5, pc, r5
   1db78:	add	r4, r4, #48	; 0x30
   1db7c:	str	r5, [r2, #4]
   1db80:	str	r4, [r2, #8]
   1db84:	ldr	r2, [pc, #1684]	; 1e220 <__assert_fail@plt+0xd3b0>
   1db88:	add	r2, pc, r2
   1db8c:	blx	ip
   1db90:	ldr	r0, [sp, #48]	; 0x30
   1db94:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1db98:	ldr	r2, [r5, #20]
   1db9c:	cmp	r2, #0
   1dba0:	beq	1e1a8 <__assert_fail@plt+0xd338>
   1dba4:	ldr	ip, [r2, #12]
   1dba8:	cmp	ip, #0
   1dbac:	beq	1d9bc <__assert_fail@plt+0xcb4c>
   1dbb0:	mov	r3, r4
   1dbb4:	ldr	r4, [pc, #1640]	; 1e224 <__assert_fail@plt+0xd3b4>
   1dbb8:	ldr	r5, [pc, #1640]	; 1e228 <__assert_fail@plt+0xd3b8>
   1dbbc:	mov	lr, #1
   1dbc0:	add	r4, pc, r4
   1dbc4:	ldr	r0, [r2, #16]
   1dbc8:	mov	r1, r2
   1dbcc:	str	lr, [r2]
   1dbd0:	add	r5, pc, r5
   1dbd4:	add	r4, r4, #48	; 0x30
   1dbd8:	str	r5, [r2, #4]
   1dbdc:	str	r4, [r2, #8]
   1dbe0:	ldr	r2, [pc, #1604]	; 1e22c <__assert_fail@plt+0xd3bc>
   1dbe4:	add	r2, pc, r2
   1dbe8:	blx	ip
   1dbec:	ldr	r0, [sp, #48]	; 0x30
   1dbf0:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1dbf4:	ldr	r2, [r5, #20]
   1dbf8:	cmp	r2, #0
   1dbfc:	beq	1e198 <__assert_fail@plt+0xd328>
   1dc00:	ldr	ip, [r2, #12]
   1dc04:	cmp	ip, #0
   1dc08:	beq	1d9bc <__assert_fail@plt+0xcb4c>
   1dc0c:	mov	r3, r4
   1dc10:	ldr	r4, [pc, #1560]	; 1e230 <__assert_fail@plt+0xd3c0>
   1dc14:	ldr	r5, [pc, #1560]	; 1e234 <__assert_fail@plt+0xd3c4>
   1dc18:	mov	lr, #1
   1dc1c:	add	r4, pc, r4
   1dc20:	ldr	r0, [r2, #16]
   1dc24:	mov	r1, r2
   1dc28:	str	lr, [r2]
   1dc2c:	add	r5, pc, r5
   1dc30:	add	r4, r4, #48	; 0x30
   1dc34:	str	r5, [r2, #4]
   1dc38:	str	r4, [r2, #8]
   1dc3c:	ldr	r2, [pc, #1524]	; 1e238 <__assert_fail@plt+0xd3c8>
   1dc40:	add	r2, pc, r2
   1dc44:	blx	ip
   1dc48:	ldr	r0, [sp, #48]	; 0x30
   1dc4c:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1dc50:	ldr	r2, [r5, #20]
   1dc54:	cmp	r2, #0
   1dc58:	beq	1e1b8 <__assert_fail@plt+0xd348>
   1dc5c:	ldr	ip, [r2, #12]
   1dc60:	cmp	ip, #0
   1dc64:	beq	1d9bc <__assert_fail@plt+0xcb4c>
   1dc68:	mov	r3, r4
   1dc6c:	ldr	r4, [pc, #1480]	; 1e23c <__assert_fail@plt+0xd3cc>
   1dc70:	ldr	r5, [pc, #1480]	; 1e240 <__assert_fail@plt+0xd3d0>
   1dc74:	mov	lr, #1
   1dc78:	add	r4, pc, r4
   1dc7c:	ldr	r0, [r2, #16]
   1dc80:	mov	r1, r2
   1dc84:	str	lr, [r2]
   1dc88:	add	r5, pc, r5
   1dc8c:	add	r4, r4, #48	; 0x30
   1dc90:	str	r5, [r2, #4]
   1dc94:	str	r4, [r2, #8]
   1dc98:	ldr	r2, [pc, #1444]	; 1e244 <__assert_fail@plt+0xd3d4>
   1dc9c:	add	r2, pc, r2
   1dca0:	blx	ip
   1dca4:	ldr	r0, [sp, #48]	; 0x30
   1dca8:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1dcac:	ldr	r2, [r5, #20]
   1dcb0:	cmp	r2, #0
   1dcb4:	beq	1e0f8 <__assert_fail@plt+0xd288>
   1dcb8:	ldr	ip, [r2, #12]
   1dcbc:	cmp	ip, #0
   1dcc0:	beq	1d9bc <__assert_fail@plt+0xcb4c>
   1dcc4:	mov	r3, r4
   1dcc8:	ldr	r4, [pc, #1400]	; 1e248 <__assert_fail@plt+0xd3d8>
   1dccc:	ldr	r5, [pc, #1400]	; 1e24c <__assert_fail@plt+0xd3dc>
   1dcd0:	mov	lr, #1
   1dcd4:	add	r4, pc, r4
   1dcd8:	ldr	r0, [r2, #16]
   1dcdc:	mov	r1, r2
   1dce0:	str	lr, [r2]
   1dce4:	add	r5, pc, r5
   1dce8:	add	r4, r4, #48	; 0x30
   1dcec:	str	r5, [r2, #4]
   1dcf0:	str	r4, [r2, #8]
   1dcf4:	ldr	r2, [pc, #1364]	; 1e250 <__assert_fail@plt+0xd3e0>
   1dcf8:	add	r2, pc, r2
   1dcfc:	blx	ip
   1dd00:	ldr	r0, [sp, #48]	; 0x30
   1dd04:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1dd08:	ldr	r2, [r5, #20]
   1dd0c:	cmp	r2, #0
   1dd10:	beq	1e158 <__assert_fail@plt+0xd2e8>
   1dd14:	ldr	ip, [r2, #12]
   1dd18:	cmp	ip, #0
   1dd1c:	beq	1d9bc <__assert_fail@plt+0xcb4c>
   1dd20:	mov	r3, r4
   1dd24:	ldr	r4, [pc, #1320]	; 1e254 <__assert_fail@plt+0xd3e4>
   1dd28:	ldr	r5, [pc, #1320]	; 1e258 <__assert_fail@plt+0xd3e8>
   1dd2c:	mov	lr, #1
   1dd30:	add	r4, pc, r4
   1dd34:	ldr	r0, [r2, #16]
   1dd38:	mov	r1, r2
   1dd3c:	str	lr, [r2]
   1dd40:	add	r5, pc, r5
   1dd44:	add	r4, r4, #48	; 0x30
   1dd48:	str	r5, [r2, #4]
   1dd4c:	str	r4, [r2, #8]
   1dd50:	ldr	r2, [pc, #1284]	; 1e25c <__assert_fail@plt+0xd3ec>
   1dd54:	add	r2, pc, r2
   1dd58:	blx	ip
   1dd5c:	ldr	r0, [sp, #48]	; 0x30
   1dd60:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1dd64:	ldr	r3, [r5, #20]
   1dd68:	cmp	r3, #0
   1dd6c:	beq	1e128 <__assert_fail@plt+0xd2b8>
   1dd70:	ldr	ip, [r3, #12]
   1dd74:	cmp	ip, #0
   1dd78:	beq	1d9bc <__assert_fail@plt+0xcb4c>
   1dd7c:	ldr	r2, [pc, #1244]	; 1e260 <__assert_fail@plt+0xd3f0>
   1dd80:	mov	lr, #1
   1dd84:	ldr	r0, [pc, #1240]	; 1e264 <__assert_fail@plt+0xd3f4>
   1dd88:	mov	r1, r3
   1dd8c:	add	r2, pc, r2
   1dd90:	str	lr, [r3]
   1dd94:	add	r0, pc, r0
   1dd98:	add	r2, r2, #48	; 0x30
   1dd9c:	stmib	r3, {r0, r2}
   1dda0:	ldr	r2, [pc, #1216]	; 1e268 <__assert_fail@plt+0xd3f8>
   1dda4:	ldr	r0, [r3, #16]
   1dda8:	add	r2, pc, r2
   1ddac:	blx	ip
   1ddb0:	ldr	r0, [sp, #48]	; 0x30
   1ddb4:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1ddb8:	ldr	r3, [r5, #20]
   1ddbc:	cmp	r3, #0
   1ddc0:	beq	1e178 <__assert_fail@plt+0xd308>
   1ddc4:	ldr	ip, [r3, #12]
   1ddc8:	cmp	ip, #0
   1ddcc:	beq	1d9bc <__assert_fail@plt+0xcb4c>
   1ddd0:	ldr	r2, [pc, #1172]	; 1e26c <__assert_fail@plt+0xd3fc>
   1ddd4:	mov	lr, #1
   1ddd8:	ldr	r0, [pc, #1168]	; 1e270 <__assert_fail@plt+0xd400>
   1dddc:	mov	r1, r3
   1dde0:	add	r2, pc, r2
   1dde4:	str	lr, [r3]
   1dde8:	add	r0, pc, r0
   1ddec:	add	r2, r2, #48	; 0x30
   1ddf0:	stmib	r3, {r0, r2}
   1ddf4:	ldr	r2, [pc, #1144]	; 1e274 <__assert_fail@plt+0xd404>
   1ddf8:	ldr	r0, [r3, #16]
   1ddfc:	add	r2, pc, r2
   1de00:	blx	ip
   1de04:	ldr	r0, [sp, #48]	; 0x30
   1de08:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1de0c:	ldr	r2, [r5, #20]
   1de10:	cmp	r2, #0
   1de14:	beq	1e0e8 <__assert_fail@plt+0xd278>
   1de18:	ldr	ip, [r2, #12]
   1de1c:	cmp	ip, #0
   1de20:	beq	1de60 <__assert_fail@plt+0xcff0>
   1de24:	mov	r3, r4
   1de28:	ldr	r4, [pc, #1096]	; 1e278 <__assert_fail@plt+0xd408>
   1de2c:	ldr	r5, [pc, #1096]	; 1e27c <__assert_fail@plt+0xd40c>
   1de30:	mov	lr, #1
   1de34:	add	r4, pc, r4
   1de38:	ldr	r0, [r2, #16]
   1de3c:	add	r5, pc, r5
   1de40:	mov	r1, r2
   1de44:	add	r4, r4, #48	; 0x30
   1de48:	str	r5, [r2, #4]
   1de4c:	str	r4, [r2, #8]
   1de50:	str	lr, [r2]
   1de54:	ldr	r2, [pc, #1060]	; 1e280 <__assert_fail@plt+0xd410>
   1de58:	add	r2, pc, r2
   1de5c:	blx	ip
   1de60:	ldr	r0, [r9, #8]
   1de64:	bl	10ca8 <free@plt>
   1de68:	mov	r3, #0
   1de6c:	ldr	r0, [sp, #48]	; 0x30
   1de70:	str	r3, [r9, #8]
   1de74:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1de78:	ldr	r2, [r5, #20]
   1de7c:	cmp	r2, #0
   1de80:	beq	1e108 <__assert_fail@plt+0xd298>
   1de84:	ldr	ip, [r2, #12]
   1de88:	cmp	ip, #0
   1de8c:	beq	1decc <__assert_fail@plt+0xd05c>
   1de90:	mov	r3, r4
   1de94:	ldr	r4, [pc, #1000]	; 1e284 <__assert_fail@plt+0xd414>
   1de98:	ldr	r5, [pc, #1000]	; 1e288 <__assert_fail@plt+0xd418>
   1de9c:	mov	lr, #1
   1dea0:	add	r4, pc, r4
   1dea4:	ldr	r0, [r2, #16]
   1dea8:	add	r5, pc, r5
   1deac:	mov	r1, r2
   1deb0:	add	r4, r4, #48	; 0x30
   1deb4:	str	r5, [r2, #4]
   1deb8:	str	r4, [r2, #8]
   1debc:	str	lr, [r2]
   1dec0:	ldr	r2, [pc, #964]	; 1e28c <__assert_fail@plt+0xd41c>
   1dec4:	add	r2, pc, r2
   1dec8:	blx	ip
   1decc:	ldr	r0, [r9, #16]
   1ded0:	bl	10ca8 <free@plt>
   1ded4:	mov	r3, #0
   1ded8:	ldr	r0, [sp, #48]	; 0x30
   1dedc:	str	r3, [r9, #16]
   1dee0:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1dee4:	ldr	r3, [r5, #20]
   1dee8:	cmp	r3, #0
   1deec:	beq	1e118 <__assert_fail@plt+0xd2a8>
   1def0:	ldr	ip, [r3, #12]
   1def4:	cmp	ip, #0
   1def8:	beq	1d9bc <__assert_fail@plt+0xcb4c>
   1defc:	ldr	r2, [pc, #908]	; 1e290 <__assert_fail@plt+0xd420>
   1df00:	mov	lr, #1
   1df04:	ldr	r0, [pc, #904]	; 1e294 <__assert_fail@plt+0xd424>
   1df08:	mov	r1, r3
   1df0c:	add	r2, pc, r2
   1df10:	str	lr, [r3]
   1df14:	add	r0, pc, r0
   1df18:	add	r2, r2, #48	; 0x30
   1df1c:	stmib	r3, {r0, r2}
   1df20:	ldr	r2, [pc, #880]	; 1e298 <__assert_fail@plt+0xd428>
   1df24:	ldr	r0, [r3, #16]
   1df28:	add	r2, pc, r2
   1df2c:	blx	ip
   1df30:	ldr	r0, [sp, #48]	; 0x30
   1df34:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1df38:	ldr	r2, [r5, #20]
   1df3c:	cmp	r2, #0
   1df40:	beq	1e168 <__assert_fail@plt+0xd2f8>
   1df44:	ldr	ip, [r2, #12]
   1df48:	cmp	ip, #0
   1df4c:	beq	1df8c <__assert_fail@plt+0xd11c>
   1df50:	mov	r3, r4
   1df54:	ldr	r4, [pc, #832]	; 1e29c <__assert_fail@plt+0xd42c>
   1df58:	ldr	r5, [pc, #832]	; 1e2a0 <__assert_fail@plt+0xd430>
   1df5c:	mov	lr, #1
   1df60:	add	r4, pc, r4
   1df64:	ldr	r0, [r2, #16]
   1df68:	add	r5, pc, r5
   1df6c:	mov	r1, r2
   1df70:	add	r4, r4, #48	; 0x30
   1df74:	str	r5, [r2, #4]
   1df78:	str	r4, [r2, #8]
   1df7c:	str	lr, [r2]
   1df80:	ldr	r2, [pc, #796]	; 1e2a4 <__assert_fail@plt+0xd434>
   1df84:	add	r2, pc, r2
   1df88:	blx	ip
   1df8c:	ldr	r0, [r9, #24]
   1df90:	bl	10ca8 <free@plt>
   1df94:	mov	r3, #0
   1df98:	ldr	r0, [sp, #48]	; 0x30
   1df9c:	str	r3, [r9, #24]
   1dfa0:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1dfa4:	ldr	r3, [r5, #20]
   1dfa8:	cmp	r3, #0
   1dfac:	beq	1e138 <__assert_fail@plt+0xd2c8>
   1dfb0:	ldr	ip, [r3, #12]
   1dfb4:	cmp	ip, #0
   1dfb8:	beq	1d9bc <__assert_fail@plt+0xcb4c>
   1dfbc:	ldr	r2, [pc, #740]	; 1e2a8 <__assert_fail@plt+0xd438>
   1dfc0:	mov	lr, #1
   1dfc4:	ldr	r0, [pc, #736]	; 1e2ac <__assert_fail@plt+0xd43c>
   1dfc8:	mov	r1, r3
   1dfcc:	add	r2, pc, r2
   1dfd0:	str	lr, [r3]
   1dfd4:	add	r0, pc, r0
   1dfd8:	add	r2, r2, #48	; 0x30
   1dfdc:	stmib	r3, {r0, r2}
   1dfe0:	ldr	r2, [pc, #712]	; 1e2b0 <__assert_fail@plt+0xd440>
   1dfe4:	ldr	r0, [r3, #16]
   1dfe8:	add	r2, pc, r2
   1dfec:	blx	ip
   1dff0:	ldr	r0, [sp, #48]	; 0x30
   1dff4:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1dff8:	ldr	r2, [r5, #20]
   1dffc:	cmp	r2, #0
   1e000:	beq	1e148 <__assert_fail@plt+0xd2d8>
   1e004:	ldr	ip, [r2, #12]
   1e008:	cmp	ip, #0
   1e00c:	beq	1e04c <__assert_fail@plt+0xd1dc>
   1e010:	mov	r3, r4
   1e014:	ldr	r4, [pc, #664]	; 1e2b4 <__assert_fail@plt+0xd444>
   1e018:	ldr	r5, [pc, #664]	; 1e2b8 <__assert_fail@plt+0xd448>
   1e01c:	mov	lr, #1
   1e020:	add	r4, pc, r4
   1e024:	ldr	r0, [r2, #16]
   1e028:	add	r5, pc, r5
   1e02c:	mov	r1, r2
   1e030:	add	r4, r4, #48	; 0x30
   1e034:	str	r5, [r2, #4]
   1e038:	str	r4, [r2, #8]
   1e03c:	str	lr, [r2]
   1e040:	ldr	r2, [pc, #628]	; 1e2bc <__assert_fail@plt+0xd44c>
   1e044:	add	r2, pc, r2
   1e048:	blx	ip
   1e04c:	ldr	r0, [r9, #32]
   1e050:	bl	10ca8 <free@plt>
   1e054:	mov	r3, #0
   1e058:	ldr	r0, [sp, #48]	; 0x30
   1e05c:	str	r3, [r9, #32]
   1e060:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1e064:	ldr	r3, [pc, #388]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e068:	ldr	r7, [sp, #16]
   1e06c:	ldr	r2, [r7, r3]
   1e070:	b	1da80 <__assert_fail@plt+0xcc10>
   1e074:	ldr	r3, [pc, #372]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e078:	ldr	lr, [sp, #16]
   1e07c:	ldr	ip, [lr, r3]
   1e080:	b	1da1c <__assert_fail@plt+0xcbac>
   1e084:	ldr	r3, [pc, #356]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e088:	ldr	r7, [sp, #16]
   1e08c:	ldr	r2, [r7, r3]
   1e090:	b	1dae0 <__assert_fail@plt+0xcc70>
   1e094:	ldr	r3, [r5, #20]
   1e098:	cmp	r3, #0
   1e09c:	beq	1e1c8 <__assert_fail@plt+0xd358>
   1e0a0:	ldr	ip, [r3, #12]
   1e0a4:	cmp	ip, #0
   1e0a8:	beq	1d9bc <__assert_fail@plt+0xcb4c>
   1e0ac:	ldr	r2, [pc, #524]	; 1e2c0 <__assert_fail@plt+0xd450>
   1e0b0:	mov	lr, #1
   1e0b4:	ldr	r0, [pc, #520]	; 1e2c4 <__assert_fail@plt+0xd454>
   1e0b8:	mov	r1, r3
   1e0bc:	add	r2, pc, r2
   1e0c0:	str	lr, [r3]
   1e0c4:	add	r0, pc, r0
   1e0c8:	add	r2, r2, #48	; 0x30
   1e0cc:	stmib	r3, {r0, r2}
   1e0d0:	ldr	r2, [pc, #496]	; 1e2c8 <__assert_fail@plt+0xd458>
   1e0d4:	ldr	r0, [r3, #16]
   1e0d8:	add	r2, pc, r2
   1e0dc:	blx	ip
   1e0e0:	ldr	r0, [sp, #48]	; 0x30
   1e0e4:	b	1d9c0 <__assert_fail@plt+0xcb50>
   1e0e8:	ldr	r3, [pc, #256]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e0ec:	ldr	r7, [sp, #16]
   1e0f0:	ldr	r2, [r7, r3]
   1e0f4:	b	1de18 <__assert_fail@plt+0xcfa8>
   1e0f8:	ldr	r3, [pc, #240]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e0fc:	ldr	r7, [sp, #16]
   1e100:	ldr	r2, [r7, r3]
   1e104:	b	1dcb8 <__assert_fail@plt+0xce48>
   1e108:	ldr	r3, [pc, #224]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e10c:	ldr	r7, [sp, #16]
   1e110:	ldr	r2, [r7, r3]
   1e114:	b	1de84 <__assert_fail@plt+0xd014>
   1e118:	ldr	r3, [pc, #208]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e11c:	ldr	r7, [sp, #16]
   1e120:	ldr	r3, [r7, r3]
   1e124:	b	1def0 <__assert_fail@plt+0xd080>
   1e128:	ldr	r3, [pc, #192]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e12c:	ldr	r7, [sp, #16]
   1e130:	ldr	r3, [r7, r3]
   1e134:	b	1dd70 <__assert_fail@plt+0xcf00>
   1e138:	ldr	r3, [pc, #176]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e13c:	ldr	r7, [sp, #16]
   1e140:	ldr	r3, [r7, r3]
   1e144:	b	1dfb0 <__assert_fail@plt+0xd140>
   1e148:	ldr	r3, [pc, #160]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e14c:	ldr	r7, [sp, #16]
   1e150:	ldr	r2, [r7, r3]
   1e154:	b	1e004 <__assert_fail@plt+0xd194>
   1e158:	ldr	r3, [pc, #144]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e15c:	ldr	r7, [sp, #16]
   1e160:	ldr	r2, [r7, r3]
   1e164:	b	1dd14 <__assert_fail@plt+0xcea4>
   1e168:	ldr	r3, [pc, #128]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e16c:	ldr	r7, [sp, #16]
   1e170:	ldr	r2, [r7, r3]
   1e174:	b	1df44 <__assert_fail@plt+0xd0d4>
   1e178:	ldr	r3, [pc, #112]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e17c:	ldr	r7, [sp, #16]
   1e180:	ldr	r3, [r7, r3]
   1e184:	b	1ddc4 <__assert_fail@plt+0xcf54>
   1e188:	ldr	r3, [pc, #96]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e18c:	ldr	r7, [sp, #16]
   1e190:	ldr	r2, [r7, r3]
   1e194:	b	1db48 <__assert_fail@plt+0xccd8>
   1e198:	ldr	r3, [pc, #80]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e19c:	ldr	r7, [sp, #16]
   1e1a0:	ldr	r2, [r7, r3]
   1e1a4:	b	1dc00 <__assert_fail@plt+0xcd90>
   1e1a8:	ldr	r3, [pc, #64]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e1ac:	ldr	r7, [sp, #16]
   1e1b0:	ldr	r2, [r7, r3]
   1e1b4:	b	1dba4 <__assert_fail@plt+0xcd34>
   1e1b8:	ldr	r3, [pc, #48]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e1bc:	ldr	r7, [sp, #16]
   1e1c0:	ldr	r2, [r7, r3]
   1e1c4:	b	1dc5c <__assert_fail@plt+0xcdec>
   1e1c8:	ldr	r3, [pc, #32]	; 1e1f0 <__assert_fail@plt+0xd380>
   1e1cc:	ldr	r7, [sp, #16]
   1e1d0:	ldr	r3, [r7, r3]
   1e1d4:	b	1e0a0 <__assert_fail@plt+0xd230>
   1e1d8:	bl	10cd8 <__stack_chk_fail@plt>
   1e1dc:	andeq	fp, r3, r0, lsl #18
   1e1e0:	strheq	r0, [r0], -ip
   1e1e4:	andeq	r5, r2, ip, lsl sl
   1e1e8:	andeq	r6, r2, r0, lsr #29
   1e1ec:	andeq	r7, r2, r8, lsr r3
   1e1f0:	andeq	r0, r0, ip, asr #1
   1e1f4:	andeq	r5, r2, ip, lsr #14
   1e1f8:			; <UNDEFINED> instruction: 0x00026bb4
   1e1fc:	andeq	r6, r2, r8, asr #26
   1e200:	andeq	r6, r2, r0, ror #22
   1e204:	andeq	r5, r2, r4, asr #13
   1e208:	andeq	r6, r2, r0, lsr #26
   1e20c:	andeq	r6, r2, r0, lsl #22
   1e210:	andeq	r5, r2, r0, ror #12
   1e214:	strdeq	r6, [r2], -r8
   1e218:	muleq	r2, r8, sl
   1e21c:	strdeq	r5, [r2], -r8
   1e220:	andeq	r6, r2, ip, lsr sp
   1e224:	andeq	r6, r2, ip, lsr sl
   1e228:	muleq	r2, ip, r5
   1e22c:	andeq	r6, r2, r4, asr #28
   1e230:	andeq	r6, r2, r0, ror #19
   1e234:	andeq	r5, r2, r0, asr #10
   1e238:	strdeq	r6, [r2], -r0
   1e23c:	andeq	r6, r2, r4, lsl #19
   1e240:	andeq	r5, r2, r4, ror #9
   1e244:	andeq	r6, r2, r8, lsl #26
   1e248:	andeq	r6, r2, r8, lsr #18
   1e24c:	andeq	r5, r2, r8, lsl #9
   1e250:	andeq	r6, r2, r8, asr fp
   1e254:	andeq	r6, r2, ip, asr #17
   1e258:	andeq	r5, r2, ip, lsr #8
   1e25c:	andeq	r6, r2, r8, lsl sp
   1e260:	andeq	r6, r2, r0, ror r8
   1e264:	ldrdeq	r5, [r2], -r8
   1e268:	andeq	r6, r2, ip, lsr #15
   1e26c:	andeq	r6, r2, ip, lsl r8
   1e270:	andeq	r5, r2, r4, lsl #7
   1e274:	andeq	r6, r2, r8, asr r7
   1e278:	andeq	r6, r2, r8, asr #15
   1e27c:	andeq	r5, r2, r0, lsr r3
   1e280:	andeq	r6, r2, r0, asr #20
   1e284:	andeq	r6, r2, ip, asr r7
   1e288:	andeq	r5, r2, r4, asr #5
   1e28c:	andeq	r6, r2, r4, asr #20
   1e290:	strdeq	r6, [r2], -r0
   1e294:	andeq	r5, r2, r8, asr r2
   1e298:	andeq	r6, r2, ip, lsr #12
   1e29c:	muleq	r2, ip, r6
   1e2a0:	andeq	r5, r2, r4, lsl #4
   1e2a4:	strdeq	r6, [r2], -r4
   1e2a8:	andeq	r6, r2, r0, lsr r6
   1e2ac:	muleq	r2, r8, r1
   1e2b0:	andeq	r6, r2, ip, ror #10
   1e2b4:	ldrdeq	r6, [r2], -ip
   1e2b8:	andeq	r5, r2, r4, asr #2
   1e2bc:			; <UNDEFINED> instruction: 0x000269b0
   1e2c0:	andeq	r6, r2, r0, asr #10
   1e2c4:	andeq	r5, r2, r8, lsr #1
   1e2c8:	andeq	r6, r2, r8, lsl #20
   1e2cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e2d0:	sub	sp, sp, #92	; 0x5c
   1e2d4:	ldr	ip, [pc, #2932]	; 1ee50 <__assert_fail@plt+0xdfe0>
   1e2d8:	mov	r4, r0
   1e2dc:	str	r1, [sp, #44]	; 0x2c
   1e2e0:	add	r0, sp, #52	; 0x34
   1e2e4:	add	ip, pc, ip
   1e2e8:	str	ip, [sp, #28]
   1e2ec:	ldr	r1, [sp, #28]
   1e2f0:	ldr	ip, [pc, #2908]	; 1ee54 <__assert_fail@plt+0xdfe4>
   1e2f4:	str	r3, [sp, #40]	; 0x28
   1e2f8:	mov	r3, #0
   1e2fc:	str	r2, [sp, #36]	; 0x24
   1e300:	ldr	ip, [r1, ip]
   1e304:	str	r3, [sp, #52]	; 0x34
   1e308:	str	r3, [sp, #60]	; 0x3c
   1e30c:	ldr	r3, [ip]
   1e310:	str	ip, [sp, #32]
   1e314:	str	r3, [sp, #84]	; 0x54
   1e318:	bl	1d240 <__assert_fail@plt+0xc3d0>
   1e31c:	cmp	r0, #0
   1e320:	bne	1e734 <__assert_fail@plt+0xd8c4>
   1e324:	ldr	r0, [sp, #52]	; 0x34
   1e328:	mov	r1, r4
   1e32c:	add	r2, sp, #60	; 0x3c
   1e330:	add	r3, sp, #56	; 0x38
   1e334:	add	r0, r0, #4
   1e338:	bl	1cbd4 <__assert_fail@plt+0xbd64>
   1e33c:	cmp	r0, #0
   1e340:	str	r0, [sp, #16]
   1e344:	bne	1e60c <__assert_fail@plt+0xd79c>
   1e348:	movw	r9, #65427	; 0xff93
   1e34c:	movw	fp, #65421	; 0xff8d
   1e350:	movw	r3, #65424	; 0xff90
   1e354:	movw	ip, #65425	; 0xff91
   1e358:	movt	r3, #63868	; 0xf97c
   1e35c:	movt	ip, #2428	; 0x97c
   1e360:	str	r3, [sp, #20]
   1e364:	movt	r9, #2428	; 0x97c
   1e368:	movw	r3, #65426	; 0xff92
   1e36c:	movt	fp, #63868	; 0xf97c
   1e370:	movt	r3, #2428	; 0x97c
   1e374:	str	ip, [sp, #12]
   1e378:	mov	r5, r0
   1e37c:	str	r3, [sp, #24]
   1e380:	add	r8, sp, #64	; 0x40
   1e384:	mov	r6, r0
   1e388:	b	1e3b4 <__assert_fail@plt+0xd544>
   1e38c:	ldr	r3, [sp, #12]
   1e390:	cmp	r2, r3
   1e394:	beq	1e448 <__assert_fail@plt+0xd5d8>
   1e398:	ldr	ip, [sp, #24]
   1e39c:	cmp	r2, ip
   1e3a0:	bne	1e3b0 <__assert_fail@plt+0xd540>
   1e3a4:	tst	r5, #8
   1e3a8:	bne	1e7f0 <__assert_fail@plt+0xd980>
   1e3ac:	orr	r5, r5, #8
   1e3b0:	mov	r6, r7
   1e3b4:	ldr	r2, [sp, #56]	; 0x38
   1e3b8:	cmp	r6, r2
   1e3bc:	bcs	1e660 <__assert_fail@plt+0xd7f0>
   1e3c0:	ldr	r2, [sp, #60]	; 0x3c
   1e3c4:	mov	r0, r4
   1e3c8:	lsl	sl, r6, #2
   1e3cc:	ldr	r1, [r2, r6, lsl #2]
   1e3d0:	bl	1d1b8 <__assert_fail@plt+0xc348>
   1e3d4:	cmp	r0, #0
   1e3d8:	bne	1e5a4 <__assert_fail@plt+0xd734>
   1e3dc:	ldr	r2, [sp, #60]	; 0x3c
   1e3e0:	add	r7, r6, #1
   1e3e4:	add	sl, r2, sl
   1e3e8:	ldr	r2, [r2, r6, lsl #2]
   1e3ec:	ldr	r1, [sl, #4]
   1e3f0:	rsb	r2, r2, r1
   1e3f4:	cmp	r2, #3
   1e3f8:	bls	1e67c <__assert_fail@plt+0xd80c>
   1e3fc:	mov	r0, r8
   1e400:	mov	r1, r4
   1e404:	mov	r2, #8
   1e408:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1e40c:	cmp	r0, #0
   1e410:	blt	1e6dc <__assert_fail@plt+0xd86c>
   1e414:	ldr	r2, [sp, #64]	; 0x40
   1e418:	cmp	r2, r9
   1e41c:	beq	1e594 <__assert_fail@plt+0xd724>
   1e420:	bls	1e38c <__assert_fail@plt+0xd51c>
   1e424:	cmp	r2, fp
   1e428:	beq	1e458 <__assert_fail@plt+0xd5e8>
   1e42c:	ldr	r3, [sp, #20]
   1e430:	cmp	r2, r3
   1e434:	bne	1e3b0 <__assert_fail@plt+0xd540>
   1e438:	tst	r5, #2
   1e43c:	bne	1e848 <__assert_fail@plt+0xd9d8>
   1e440:	orr	r5, r5, #2
   1e444:	b	1e3b0 <__assert_fail@plt+0xd540>
   1e448:	tst	r5, #4
   1e44c:	bne	1e740 <__assert_fail@plt+0xd8d0>
   1e450:	orr	r5, r5, #4
   1e454:	b	1e3b0 <__assert_fail@plt+0xd540>
   1e458:	tst	r5, #1
   1e45c:	bne	1e8a0 <__assert_fail@plt+0xda30>
   1e460:	ldr	r2, [sp, #68]	; 0x44
   1e464:	cmp	r2, #15
   1e468:	bne	1e8f8 <__assert_fail@plt+0xda88>
   1e46c:	mov	r0, #16
   1e470:	bl	10d44 <malloc@plt>
   1e474:	subs	sl, r0, #0
   1e478:	beq	1e950 <__assert_fail@plt+0xdae0>
   1e47c:	mov	r1, r4
   1e480:	mov	r2, #15
   1e484:	mov	r0, sl
   1e488:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1e48c:	mov	r2, r0
   1e490:	mov	r0, sl
   1e494:	str	r2, [sp, #8]
   1e498:	bl	10ca8 <free@plt>
   1e49c:	ldr	r2, [sp, #8]
   1e4a0:	cmp	r2, #0
   1e4a4:	blt	1e9c8 <__assert_fail@plt+0xdb58>
   1e4a8:	mov	r0, r8
   1e4ac:	mov	r1, r4
   1e4b0:	mov	r2, #20
   1e4b4:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1e4b8:	cmp	r0, #0
   1e4bc:	blt	1ea30 <__assert_fail@plt+0xdbc0>
   1e4c0:	ldr	r2, [sp, #64]	; 0x40
   1e4c4:	ldr	ip, [sp, #44]	; 0x2c
   1e4c8:	cmp	r2, #1
   1e4cc:	str	r2, [ip]
   1e4d0:	beq	1e644 <__assert_fail@plt+0xd7d4>
   1e4d4:	cmp	r2, #2
   1e4d8:	bne	1ea88 <__assert_fail@plt+0xdc18>
   1e4dc:	mov	r0, r8
   1e4e0:	mov	r1, r4
   1e4e4:	mov	r2, #4
   1e4e8:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1e4ec:	cmp	r0, #0
   1e4f0:	blt	1eaec <__assert_fail@plt+0xdc7c>
   1e4f4:	ldr	sl, [sp, #64]	; 0x40
   1e4f8:	add	r0, sl, #1
   1e4fc:	bl	10d44 <malloc@plt>
   1e500:	ldr	ip, [sp, #36]	; 0x24
   1e504:	cmp	r0, #0
   1e508:	str	r0, [ip]
   1e50c:	beq	1eb94 <__assert_fail@plt+0xdd24>
   1e510:	mov	r1, r4
   1e514:	mov	r2, sl
   1e518:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1e51c:	cmp	r0, #0
   1e520:	blt	1ebe4 <__assert_fail@plt+0xdd74>
   1e524:	ldr	ip, [sp, #36]	; 0x24
   1e528:	mov	r0, r8
   1e52c:	mov	r1, r4
   1e530:	ldr	r2, [ip]
   1e534:	mov	ip, #0
   1e538:	strb	ip, [r2, sl]
   1e53c:	mov	r2, #4
   1e540:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1e544:	cmp	r0, #0
   1e548:	blt	1ec8c <__assert_fail@plt+0xde1c>
   1e54c:	ldr	sl, [sp, #64]	; 0x40
   1e550:	add	r0, sl, #1
   1e554:	bl	10d44 <malloc@plt>
   1e558:	ldr	ip, [sp, #40]	; 0x28
   1e55c:	cmp	r0, #0
   1e560:	str	r0, [ip]
   1e564:	beq	1ec3c <__assert_fail@plt+0xddcc>
   1e568:	mov	r1, r4
   1e56c:	mov	r2, sl
   1e570:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1e574:	cmp	r0, #0
   1e578:	blt	1ece4 <__assert_fail@plt+0xde74>
   1e57c:	ldr	ip, [sp, #40]	; 0x28
   1e580:	mov	r2, #0
   1e584:	orr	r5, r5, #1
   1e588:	ldr	r3, [ip]
   1e58c:	strb	r2, [r3, sl]
   1e590:	b	1e3b0 <__assert_fail@plt+0xd540>
   1e594:	tst	r5, #16
   1e598:	bne	1e798 <__assert_fail@plt+0xd928>
   1e59c:	orr	r5, r5, #16
   1e5a0:	b	1e3b0 <__assert_fail@plt+0xd540>
   1e5a4:	ldr	lr, [r4, #20]
   1e5a8:	mov	r3, sl
   1e5ac:	mov	sl, r6
   1e5b0:	mov	r6, r3
   1e5b4:	cmp	lr, #0
   1e5b8:	beq	1e9b8 <__assert_fail@plt+0xdb48>
   1e5bc:	ldr	r4, [lr, #12]
   1e5c0:	cmp	r4, #0
   1e5c4:	beq	1e60c <__assert_fail@plt+0xd79c>
   1e5c8:	ldr	r3, [sp, #60]	; 0x3c
   1e5cc:	mov	r0, #1
   1e5d0:	ldr	r2, [pc, #2176]	; 1ee58 <__assert_fail@plt+0xdfe8>
   1e5d4:	mov	r1, lr
   1e5d8:	ldr	r5, [pc, #2172]	; 1ee5c <__assert_fail@plt+0xdfec>
   1e5dc:	str	r0, [lr]
   1e5e0:	add	r2, pc, r2
   1e5e4:	ldr	r3, [r3, r6]
   1e5e8:	add	r5, pc, r5
   1e5ec:	str	r2, [lr, #4]
   1e5f0:	add	r5, r5, #76	; 0x4c
   1e5f4:	ldr	r2, [pc, #2148]	; 1ee60 <__assert_fail@plt+0xdff0>
   1e5f8:	ldr	r0, [lr, #16]
   1e5fc:	str	r5, [lr, #8]
   1e600:	add	r2, pc, r2
   1e604:	str	sl, [sp]
   1e608:	blx	r4
   1e60c:	ldr	r0, [sp, #52]	; 0x34
   1e610:	mvn	r3, #0
   1e614:	str	r3, [sp, #16]
   1e618:	bl	1d2c0 <__assert_fail@plt+0xc450>
   1e61c:	ldr	r0, [sp, #60]	; 0x3c
   1e620:	bl	10ca8 <free@plt>
   1e624:	ldr	ip, [sp, #32]
   1e628:	ldr	r2, [sp, #84]	; 0x54
   1e62c:	ldr	r0, [sp, #16]
   1e630:	ldr	r3, [ip]
   1e634:	cmp	r2, r3
   1e638:	bne	1ee4c <__assert_fail@plt+0xdfdc>
   1e63c:	add	sp, sp, #92	; 0x5c
   1e640:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e644:	ldr	ip, [sp, #36]	; 0x24
   1e648:	mov	r3, #0
   1e64c:	orr	r5, r5, #1
   1e650:	str	r3, [ip]
   1e654:	ldr	ip, [sp, #40]	; 0x28
   1e658:	str	r3, [ip]
   1e65c:	b	1e3b0 <__assert_fail@plt+0xd540>
   1e660:	tst	r5, #1
   1e664:	beq	1eb44 <__assert_fail@plt+0xdcd4>
   1e668:	ldr	r0, [sp, #52]	; 0x34
   1e66c:	bl	1d2c0 <__assert_fail@plt+0xc450>
   1e670:	ldr	r0, [sp, #60]	; 0x3c
   1e674:	bl	10ca8 <free@plt>
   1e678:	b	1e624 <__assert_fail@plt+0xd7b4>
   1e67c:	ldr	lr, [r4, #20]
   1e680:	mov	sl, r6
   1e684:	cmp	lr, #0
   1e688:	beq	1e9a8 <__assert_fail@plt+0xdb38>
   1e68c:	ldr	r4, [lr, #12]
   1e690:	cmp	r4, #0
   1e694:	beq	1e60c <__assert_fail@plt+0xd79c>
   1e698:	ldr	ip, [pc, #1988]	; 1ee64 <__assert_fail@plt+0xdff4>
   1e69c:	mov	r5, #1
   1e6a0:	ldr	r6, [pc, #1984]	; 1ee68 <__assert_fail@plt+0xdff8>
   1e6a4:	mov	r3, sl
   1e6a8:	add	ip, pc, ip
   1e6ac:	ldr	r0, [lr, #16]
   1e6b0:	add	r6, pc, r6
   1e6b4:	add	ip, ip, #76	; 0x4c
   1e6b8:	str	r6, [lr, #4]
   1e6bc:	mov	r1, lr
   1e6c0:	str	r5, [lr]
   1e6c4:	str	ip, [lr, #8]
   1e6c8:	str	r2, [sp]
   1e6cc:	ldr	r2, [pc, #1944]	; 1ee6c <__assert_fail@plt+0xdffc>
   1e6d0:	add	r2, pc, r2
   1e6d4:	blx	r4
   1e6d8:	b	1e60c <__assert_fail@plt+0xd79c>
   1e6dc:	ldr	r2, [r4, #20]
   1e6e0:	mov	sl, r6
   1e6e4:	cmp	r2, #0
   1e6e8:	beq	1ea20 <__assert_fail@plt+0xdbb0>
   1e6ec:	ldr	r4, [r2, #12]
   1e6f0:	cmp	r4, #0
   1e6f4:	beq	1e60c <__assert_fail@plt+0xd79c>
   1e6f8:	ldr	lr, [pc, #1904]	; 1ee70 <__assert_fail@plt+0xe000>
   1e6fc:	mov	ip, #1
   1e700:	ldr	r5, [pc, #1900]	; 1ee74 <__assert_fail@plt+0xe004>
   1e704:	mov	r1, r2
   1e708:	add	lr, pc, lr
   1e70c:	ldr	r0, [r2, #16]
   1e710:	add	r5, pc, r5
   1e714:	add	lr, lr, #76	; 0x4c
   1e718:	str	ip, [r2]
   1e71c:	mov	r3, sl
   1e720:	stmib	r2, {r5, lr}
   1e724:	ldr	r2, [pc, #1868]	; 1ee78 <__assert_fail@plt+0xe008>
   1e728:	add	r2, pc, r2
   1e72c:	blx	r4
   1e730:	b	1e60c <__assert_fail@plt+0xd79c>
   1e734:	mvn	ip, #0
   1e738:	str	ip, [sp, #16]
   1e73c:	b	1e624 <__assert_fail@plt+0xd7b4>
   1e740:	ldr	r2, [r4, #20]
   1e744:	mov	sl, r6
   1e748:	cmp	r2, #0
   1e74c:	beq	1ed4c <__assert_fail@plt+0xdedc>
   1e750:	ldr	r4, [r2, #12]
   1e754:	cmp	r4, #0
   1e758:	beq	1e60c <__assert_fail@plt+0xd79c>
   1e75c:	ldr	lr, [pc, #1816]	; 1ee7c <__assert_fail@plt+0xe00c>
   1e760:	mov	ip, #1
   1e764:	ldr	r5, [pc, #1812]	; 1ee80 <__assert_fail@plt+0xe010>
   1e768:	mov	r1, r2
   1e76c:	add	lr, pc, lr
   1e770:	ldr	r0, [r2, #16]
   1e774:	add	r5, pc, r5
   1e778:	add	lr, lr, #76	; 0x4c
   1e77c:	str	ip, [r2]
   1e780:	mov	r3, sl
   1e784:	stmib	r2, {r5, lr}
   1e788:	ldr	r2, [pc, #1780]	; 1ee84 <__assert_fail@plt+0xe014>
   1e78c:	add	r2, pc, r2
   1e790:	blx	r4
   1e794:	b	1e60c <__assert_fail@plt+0xd79c>
   1e798:	ldr	r2, [r4, #20]
   1e79c:	mov	sl, r6
   1e7a0:	cmp	r2, #0
   1e7a4:	beq	1ed6c <__assert_fail@plt+0xdefc>
   1e7a8:	ldr	r4, [r2, #12]
   1e7ac:	cmp	r4, #0
   1e7b0:	beq	1e60c <__assert_fail@plt+0xd79c>
   1e7b4:	ldr	lr, [pc, #1740]	; 1ee88 <__assert_fail@plt+0xe018>
   1e7b8:	mov	ip, #1
   1e7bc:	ldr	r5, [pc, #1736]	; 1ee8c <__assert_fail@plt+0xe01c>
   1e7c0:	mov	r1, r2
   1e7c4:	add	lr, pc, lr
   1e7c8:	ldr	r0, [r2, #16]
   1e7cc:	add	r5, pc, r5
   1e7d0:	add	lr, lr, #76	; 0x4c
   1e7d4:	str	ip, [r2]
   1e7d8:	mov	r3, sl
   1e7dc:	stmib	r2, {r5, lr}
   1e7e0:	ldr	r2, [pc, #1704]	; 1ee90 <__assert_fail@plt+0xe020>
   1e7e4:	add	r2, pc, r2
   1e7e8:	blx	r4
   1e7ec:	b	1e60c <__assert_fail@plt+0xd79c>
   1e7f0:	ldr	r2, [r4, #20]
   1e7f4:	mov	sl, r6
   1e7f8:	cmp	r2, #0
   1e7fc:	beq	1ed5c <__assert_fail@plt+0xdeec>
   1e800:	ldr	r4, [r2, #12]
   1e804:	cmp	r4, #0
   1e808:	beq	1e60c <__assert_fail@plt+0xd79c>
   1e80c:	ldr	lr, [pc, #1664]	; 1ee94 <__assert_fail@plt+0xe024>
   1e810:	mov	ip, #1
   1e814:	ldr	r5, [pc, #1660]	; 1ee98 <__assert_fail@plt+0xe028>
   1e818:	mov	r1, r2
   1e81c:	add	lr, pc, lr
   1e820:	ldr	r0, [r2, #16]
   1e824:	add	r5, pc, r5
   1e828:	add	lr, lr, #76	; 0x4c
   1e82c:	str	ip, [r2]
   1e830:	mov	r3, sl
   1e834:	stmib	r2, {r5, lr}
   1e838:	ldr	r2, [pc, #1628]	; 1ee9c <__assert_fail@plt+0xe02c>
   1e83c:	add	r2, pc, r2
   1e840:	blx	r4
   1e844:	b	1e60c <__assert_fail@plt+0xd79c>
   1e848:	ldr	r2, [r4, #20]
   1e84c:	mov	sl, r6
   1e850:	cmp	r2, #0
   1e854:	beq	1ed7c <__assert_fail@plt+0xdf0c>
   1e858:	ldr	r4, [r2, #12]
   1e85c:	cmp	r4, #0
   1e860:	beq	1e60c <__assert_fail@plt+0xd79c>
   1e864:	ldr	lr, [pc, #1588]	; 1eea0 <__assert_fail@plt+0xe030>
   1e868:	mov	ip, #1
   1e86c:	ldr	r5, [pc, #1584]	; 1eea4 <__assert_fail@plt+0xe034>
   1e870:	mov	r1, r2
   1e874:	add	lr, pc, lr
   1e878:	ldr	r0, [r2, #16]
   1e87c:	add	r5, pc, r5
   1e880:	add	lr, lr, #76	; 0x4c
   1e884:	str	ip, [r2]
   1e888:	mov	r3, sl
   1e88c:	stmib	r2, {r5, lr}
   1e890:	ldr	r2, [pc, #1552]	; 1eea8 <__assert_fail@plt+0xe038>
   1e894:	add	r2, pc, r2
   1e898:	blx	r4
   1e89c:	b	1e60c <__assert_fail@plt+0xd79c>
   1e8a0:	ldr	r2, [r4, #20]
   1e8a4:	mov	sl, r6
   1e8a8:	cmp	r2, #0
   1e8ac:	beq	1ed8c <__assert_fail@plt+0xdf1c>
   1e8b0:	ldr	r4, [r2, #12]
   1e8b4:	cmp	r4, #0
   1e8b8:	beq	1e60c <__assert_fail@plt+0xd79c>
   1e8bc:	ldr	lr, [pc, #1512]	; 1eeac <__assert_fail@plt+0xe03c>
   1e8c0:	mov	ip, #1
   1e8c4:	ldr	r5, [pc, #1508]	; 1eeb0 <__assert_fail@plt+0xe040>
   1e8c8:	mov	r1, r2
   1e8cc:	add	lr, pc, lr
   1e8d0:	ldr	r0, [r2, #16]
   1e8d4:	add	r5, pc, r5
   1e8d8:	add	lr, lr, #76	; 0x4c
   1e8dc:	str	ip, [r2]
   1e8e0:	mov	r3, sl
   1e8e4:	stmib	r2, {r5, lr}
   1e8e8:	ldr	r2, [pc, #1476]	; 1eeb4 <__assert_fail@plt+0xe044>
   1e8ec:	add	r2, pc, r2
   1e8f0:	blx	r4
   1e8f4:	b	1e60c <__assert_fail@plt+0xd79c>
   1e8f8:	ldr	r2, [r4, #20]
   1e8fc:	mov	sl, r6
   1e900:	cmp	r2, #0
   1e904:	beq	1ed9c <__assert_fail@plt+0xdf2c>
   1e908:	ldr	r4, [r2, #12]
   1e90c:	cmp	r4, #0
   1e910:	beq	1e60c <__assert_fail@plt+0xd79c>
   1e914:	ldr	lr, [pc, #1436]	; 1eeb8 <__assert_fail@plt+0xe048>
   1e918:	mov	ip, #1
   1e91c:	ldr	r5, [pc, #1432]	; 1eebc <__assert_fail@plt+0xe04c>
   1e920:	mov	r1, r2
   1e924:	add	lr, pc, lr
   1e928:	ldr	r0, [r2, #16]
   1e92c:	add	r5, pc, r5
   1e930:	add	lr, lr, #76	; 0x4c
   1e934:	str	ip, [r2]
   1e938:	mov	r3, sl
   1e93c:	stmib	r2, {r5, lr}
   1e940:	ldr	r2, [pc, #1400]	; 1eec0 <__assert_fail@plt+0xe050>
   1e944:	add	r2, pc, r2
   1e948:	blx	r4
   1e94c:	b	1e60c <__assert_fail@plt+0xd79c>
   1e950:	ldr	r2, [r4, #20]
   1e954:	mov	sl, r6
   1e958:	cmp	r2, #0
   1e95c:	beq	1ed3c <__assert_fail@plt+0xdecc>
   1e960:	ldr	r4, [r2, #12]
   1e964:	cmp	r4, #0
   1e968:	beq	1e60c <__assert_fail@plt+0xd79c>
   1e96c:	ldr	lr, [pc, #1360]	; 1eec4 <__assert_fail@plt+0xe054>
   1e970:	mov	ip, #1
   1e974:	ldr	r5, [pc, #1356]	; 1eec8 <__assert_fail@plt+0xe058>
   1e978:	mov	r1, r2
   1e97c:	add	lr, pc, lr
   1e980:	ldr	r0, [r2, #16]
   1e984:	add	r5, pc, r5
   1e988:	add	lr, lr, #76	; 0x4c
   1e98c:	str	ip, [r2]
   1e990:	mov	r3, sl
   1e994:	stmib	r2, {r5, lr}
   1e998:	ldr	r2, [pc, #1324]	; 1eecc <__assert_fail@plt+0xe05c>
   1e99c:	add	r2, pc, r2
   1e9a0:	blx	r4
   1e9a4:	b	1e60c <__assert_fail@plt+0xd79c>
   1e9a8:	ldr	r3, [pc, #1312]	; 1eed0 <__assert_fail@plt+0xe060>
   1e9ac:	ldr	ip, [sp, #28]
   1e9b0:	ldr	lr, [ip, r3]
   1e9b4:	b	1e68c <__assert_fail@plt+0xd81c>
   1e9b8:	ldr	r3, [pc, #1296]	; 1eed0 <__assert_fail@plt+0xe060>
   1e9bc:	ldr	ip, [sp, #28]
   1e9c0:	ldr	lr, [ip, r3]
   1e9c4:	b	1e5bc <__assert_fail@plt+0xd74c>
   1e9c8:	ldr	r2, [r4, #20]
   1e9cc:	mov	sl, r6
   1e9d0:	cmp	r2, #0
   1e9d4:	beq	1edac <__assert_fail@plt+0xdf3c>
   1e9d8:	ldr	r4, [r2, #12]
   1e9dc:	cmp	r4, #0
   1e9e0:	beq	1e60c <__assert_fail@plt+0xd79c>
   1e9e4:	ldr	lr, [pc, #1256]	; 1eed4 <__assert_fail@plt+0xe064>
   1e9e8:	mov	ip, #1
   1e9ec:	ldr	r5, [pc, #1252]	; 1eed8 <__assert_fail@plt+0xe068>
   1e9f0:	mov	r1, r2
   1e9f4:	add	lr, pc, lr
   1e9f8:	ldr	r0, [r2, #16]
   1e9fc:	add	r5, pc, r5
   1ea00:	add	lr, lr, #76	; 0x4c
   1ea04:	str	ip, [r2]
   1ea08:	mov	r3, sl
   1ea0c:	stmib	r2, {r5, lr}
   1ea10:	ldr	r2, [pc, #1220]	; 1eedc <__assert_fail@plt+0xe06c>
   1ea14:	add	r2, pc, r2
   1ea18:	blx	r4
   1ea1c:	b	1e60c <__assert_fail@plt+0xd79c>
   1ea20:	ldr	r3, [pc, #1192]	; 1eed0 <__assert_fail@plt+0xe060>
   1ea24:	ldr	ip, [sp, #28]
   1ea28:	ldr	r2, [ip, r3]
   1ea2c:	b	1e6ec <__assert_fail@plt+0xd87c>
   1ea30:	ldr	r2, [r4, #20]
   1ea34:	mov	sl, r6
   1ea38:	cmp	r2, #0
   1ea3c:	beq	1edbc <__assert_fail@plt+0xdf4c>
   1ea40:	ldr	r4, [r2, #12]
   1ea44:	cmp	r4, #0
   1ea48:	beq	1e60c <__assert_fail@plt+0xd79c>
   1ea4c:	ldr	lr, [pc, #1164]	; 1eee0 <__assert_fail@plt+0xe070>
   1ea50:	mov	ip, #1
   1ea54:	ldr	r5, [pc, #1160]	; 1eee4 <__assert_fail@plt+0xe074>
   1ea58:	mov	r1, r2
   1ea5c:	add	lr, pc, lr
   1ea60:	ldr	r0, [r2, #16]
   1ea64:	add	r5, pc, r5
   1ea68:	add	lr, lr, #76	; 0x4c
   1ea6c:	str	ip, [r2]
   1ea70:	mov	r3, sl
   1ea74:	stmib	r2, {r5, lr}
   1ea78:	ldr	r2, [pc, #1128]	; 1eee8 <__assert_fail@plt+0xe078>
   1ea7c:	add	r2, pc, r2
   1ea80:	blx	r4
   1ea84:	b	1e60c <__assert_fail@plt+0xd79c>
   1ea88:	ldr	r2, [r4, #20]
   1ea8c:	mov	sl, r6
   1ea90:	cmp	r2, #0
   1ea94:	beq	1edcc <__assert_fail@plt+0xdf5c>
   1ea98:	ldr	r4, [r2, #12]
   1ea9c:	cmp	r4, #0
   1eaa0:	beq	1e60c <__assert_fail@plt+0xd79c>
   1eaa4:	ldr	ip, [sp, #44]	; 0x2c
   1eaa8:	mov	r3, #1
   1eaac:	ldr	lr, [pc, #1080]	; 1eeec <__assert_fail@plt+0xe07c>
   1eab0:	mov	r1, r2
   1eab4:	ldr	r5, [pc, #1076]	; 1eef0 <__assert_fail@plt+0xe080>
   1eab8:	add	lr, pc, lr
   1eabc:	str	r3, [r2]
   1eac0:	ldr	r0, [r2, #16]
   1eac4:	add	r5, pc, r5
   1eac8:	ldr	r3, [ip]
   1eacc:	add	lr, lr, #76	; 0x4c
   1ead0:	str	r5, [r2, #4]
   1ead4:	str	lr, [r2, #8]
   1ead8:	ldr	r2, [pc, #1044]	; 1eef4 <__assert_fail@plt+0xe084>
   1eadc:	str	sl, [sp]
   1eae0:	add	r2, pc, r2
   1eae4:	blx	r4
   1eae8:	b	1e60c <__assert_fail@plt+0xd79c>
   1eaec:	ldr	r2, [r4, #20]
   1eaf0:	mov	sl, r6
   1eaf4:	cmp	r2, #0
   1eaf8:	beq	1eddc <__assert_fail@plt+0xdf6c>
   1eafc:	ldr	r4, [r2, #12]
   1eb00:	cmp	r4, #0
   1eb04:	beq	1e60c <__assert_fail@plt+0xd79c>
   1eb08:	ldr	lr, [pc, #1000]	; 1eef8 <__assert_fail@plt+0xe088>
   1eb0c:	mov	ip, #1
   1eb10:	ldr	r5, [pc, #996]	; 1eefc <__assert_fail@plt+0xe08c>
   1eb14:	mov	r1, r2
   1eb18:	add	lr, pc, lr
   1eb1c:	ldr	r0, [r2, #16]
   1eb20:	add	r5, pc, r5
   1eb24:	add	lr, lr, #76	; 0x4c
   1eb28:	str	ip, [r2]
   1eb2c:	mov	r3, sl
   1eb30:	stmib	r2, {r5, lr}
   1eb34:	ldr	r2, [pc, #964]	; 1ef00 <__assert_fail@plt+0xe090>
   1eb38:	add	r2, pc, r2
   1eb3c:	blx	r4
   1eb40:	b	1e60c <__assert_fail@plt+0xd79c>
   1eb44:	ldr	r3, [r4, #20]
   1eb48:	cmp	r3, #0
   1eb4c:	beq	1edfc <__assert_fail@plt+0xdf8c>
   1eb50:	ldr	ip, [r3, #12]
   1eb54:	cmp	ip, #0
   1eb58:	beq	1e60c <__assert_fail@plt+0xd79c>
   1eb5c:	ldr	r2, [pc, #928]	; 1ef04 <__assert_fail@plt+0xe094>
   1eb60:	mov	lr, #1
   1eb64:	ldr	r0, [pc, #924]	; 1ef08 <__assert_fail@plt+0xe098>
   1eb68:	mov	r1, r3
   1eb6c:	add	r2, pc, r2
   1eb70:	str	lr, [r3]
   1eb74:	add	r0, pc, r0
   1eb78:	add	r2, r2, #76	; 0x4c
   1eb7c:	stmib	r3, {r0, r2}
   1eb80:	ldr	r2, [pc, #900]	; 1ef0c <__assert_fail@plt+0xe09c>
   1eb84:	ldr	r0, [r3, #16]
   1eb88:	add	r2, pc, r2
   1eb8c:	blx	ip
   1eb90:	b	1e60c <__assert_fail@plt+0xd79c>
   1eb94:	ldr	r3, [r4, #20]
   1eb98:	cmp	r3, #0
   1eb9c:	beq	1ee0c <__assert_fail@plt+0xdf9c>
   1eba0:	ldr	ip, [r3, #12]
   1eba4:	cmp	ip, #0
   1eba8:	beq	1e60c <__assert_fail@plt+0xd79c>
   1ebac:	ldr	r2, [pc, #860]	; 1ef10 <__assert_fail@plt+0xe0a0>
   1ebb0:	mov	lr, #1
   1ebb4:	ldr	r0, [pc, #856]	; 1ef14 <__assert_fail@plt+0xe0a4>
   1ebb8:	mov	r1, r3
   1ebbc:	add	r2, pc, r2
   1ebc0:	str	lr, [r3]
   1ebc4:	add	r0, pc, r0
   1ebc8:	add	r2, r2, #76	; 0x4c
   1ebcc:	stmib	r3, {r0, r2}
   1ebd0:	ldr	r2, [pc, #832]	; 1ef18 <__assert_fail@plt+0xe0a8>
   1ebd4:	ldr	r0, [r3, #16]
   1ebd8:	add	r2, pc, r2
   1ebdc:	blx	ip
   1ebe0:	b	1e60c <__assert_fail@plt+0xd79c>
   1ebe4:	ldr	r2, [r4, #20]
   1ebe8:	mov	sl, r6
   1ebec:	cmp	r2, #0
   1ebf0:	beq	1ee1c <__assert_fail@plt+0xdfac>
   1ebf4:	ldr	r4, [r2, #12]
   1ebf8:	cmp	r4, #0
   1ebfc:	beq	1e60c <__assert_fail@plt+0xd79c>
   1ec00:	ldr	lr, [pc, #788]	; 1ef1c <__assert_fail@plt+0xe0ac>
   1ec04:	mov	ip, #1
   1ec08:	ldr	r5, [pc, #784]	; 1ef20 <__assert_fail@plt+0xe0b0>
   1ec0c:	mov	r1, r2
   1ec10:	add	lr, pc, lr
   1ec14:	ldr	r0, [r2, #16]
   1ec18:	add	r5, pc, r5
   1ec1c:	add	lr, lr, #76	; 0x4c
   1ec20:	str	ip, [r2]
   1ec24:	mov	r3, sl
   1ec28:	stmib	r2, {r5, lr}
   1ec2c:	ldr	r2, [pc, #752]	; 1ef24 <__assert_fail@plt+0xe0b4>
   1ec30:	add	r2, pc, r2
   1ec34:	blx	r4
   1ec38:	b	1e60c <__assert_fail@plt+0xd79c>
   1ec3c:	ldr	r3, [r4, #20]
   1ec40:	cmp	r3, #0
   1ec44:	beq	1ee2c <__assert_fail@plt+0xdfbc>
   1ec48:	ldr	ip, [r3, #12]
   1ec4c:	cmp	ip, #0
   1ec50:	beq	1e60c <__assert_fail@plt+0xd79c>
   1ec54:	ldr	r2, [pc, #716]	; 1ef28 <__assert_fail@plt+0xe0b8>
   1ec58:	mov	lr, #1
   1ec5c:	ldr	r0, [pc, #712]	; 1ef2c <__assert_fail@plt+0xe0bc>
   1ec60:	mov	r1, r3
   1ec64:	add	r2, pc, r2
   1ec68:	str	lr, [r3]
   1ec6c:	add	r0, pc, r0
   1ec70:	add	r2, r2, #76	; 0x4c
   1ec74:	stmib	r3, {r0, r2}
   1ec78:	ldr	r2, [pc, #688]	; 1ef30 <__assert_fail@plt+0xe0c0>
   1ec7c:	ldr	r0, [r3, #16]
   1ec80:	add	r2, pc, r2
   1ec84:	blx	ip
   1ec88:	b	1e60c <__assert_fail@plt+0xd79c>
   1ec8c:	ldr	r2, [r4, #20]
   1ec90:	mov	sl, r6
   1ec94:	cmp	r2, #0
   1ec98:	beq	1ee3c <__assert_fail@plt+0xdfcc>
   1ec9c:	ldr	r4, [r2, #12]
   1eca0:	cmp	r4, #0
   1eca4:	beq	1e60c <__assert_fail@plt+0xd79c>
   1eca8:	ldr	lr, [pc, #644]	; 1ef34 <__assert_fail@plt+0xe0c4>
   1ecac:	mov	ip, #1
   1ecb0:	ldr	r5, [pc, #640]	; 1ef38 <__assert_fail@plt+0xe0c8>
   1ecb4:	mov	r1, r2
   1ecb8:	add	lr, pc, lr
   1ecbc:	ldr	r0, [r2, #16]
   1ecc0:	add	r5, pc, r5
   1ecc4:	add	lr, lr, #76	; 0x4c
   1ecc8:	str	ip, [r2]
   1eccc:	mov	r3, sl
   1ecd0:	stmib	r2, {r5, lr}
   1ecd4:	ldr	r2, [pc, #608]	; 1ef3c <__assert_fail@plt+0xe0cc>
   1ecd8:	add	r2, pc, r2
   1ecdc:	blx	r4
   1ece0:	b	1e60c <__assert_fail@plt+0xd79c>
   1ece4:	ldr	r2, [r4, #20]
   1ece8:	mov	sl, r6
   1ecec:	cmp	r2, #0
   1ecf0:	beq	1edec <__assert_fail@plt+0xdf7c>
   1ecf4:	ldr	r4, [r2, #12]
   1ecf8:	cmp	r4, #0
   1ecfc:	beq	1e60c <__assert_fail@plt+0xd79c>
   1ed00:	ldr	lr, [pc, #568]	; 1ef40 <__assert_fail@plt+0xe0d0>
   1ed04:	mov	ip, #1
   1ed08:	ldr	r5, [pc, #564]	; 1ef44 <__assert_fail@plt+0xe0d4>
   1ed0c:	mov	r1, r2
   1ed10:	add	lr, pc, lr
   1ed14:	ldr	r0, [r2, #16]
   1ed18:	add	r5, pc, r5
   1ed1c:	add	lr, lr, #76	; 0x4c
   1ed20:	str	ip, [r2]
   1ed24:	mov	r3, sl
   1ed28:	stmib	r2, {r5, lr}
   1ed2c:	ldr	r2, [pc, #532]	; 1ef48 <__assert_fail@plt+0xe0d8>
   1ed30:	add	r2, pc, r2
   1ed34:	blx	r4
   1ed38:	b	1e60c <__assert_fail@plt+0xd79c>
   1ed3c:	ldr	r3, [pc, #396]	; 1eed0 <__assert_fail@plt+0xe060>
   1ed40:	ldr	ip, [sp, #28]
   1ed44:	ldr	r2, [ip, r3]
   1ed48:	b	1e960 <__assert_fail@plt+0xdaf0>
   1ed4c:	ldr	r3, [pc, #380]	; 1eed0 <__assert_fail@plt+0xe060>
   1ed50:	ldr	ip, [sp, #28]
   1ed54:	ldr	r2, [ip, r3]
   1ed58:	b	1e750 <__assert_fail@plt+0xd8e0>
   1ed5c:	ldr	r3, [pc, #364]	; 1eed0 <__assert_fail@plt+0xe060>
   1ed60:	ldr	ip, [sp, #28]
   1ed64:	ldr	r2, [ip, r3]
   1ed68:	b	1e800 <__assert_fail@plt+0xd990>
   1ed6c:	ldr	r3, [pc, #348]	; 1eed0 <__assert_fail@plt+0xe060>
   1ed70:	ldr	ip, [sp, #28]
   1ed74:	ldr	r2, [ip, r3]
   1ed78:	b	1e7a8 <__assert_fail@plt+0xd938>
   1ed7c:	ldr	r3, [pc, #332]	; 1eed0 <__assert_fail@plt+0xe060>
   1ed80:	ldr	ip, [sp, #28]
   1ed84:	ldr	r2, [ip, r3]
   1ed88:	b	1e858 <__assert_fail@plt+0xd9e8>
   1ed8c:	ldr	r3, [pc, #316]	; 1eed0 <__assert_fail@plt+0xe060>
   1ed90:	ldr	ip, [sp, #28]
   1ed94:	ldr	r2, [ip, r3]
   1ed98:	b	1e8b0 <__assert_fail@plt+0xda40>
   1ed9c:	ldr	r3, [pc, #300]	; 1eed0 <__assert_fail@plt+0xe060>
   1eda0:	ldr	ip, [sp, #28]
   1eda4:	ldr	r2, [ip, r3]
   1eda8:	b	1e908 <__assert_fail@plt+0xda98>
   1edac:	ldr	r3, [pc, #284]	; 1eed0 <__assert_fail@plt+0xe060>
   1edb0:	ldr	ip, [sp, #28]
   1edb4:	ldr	r2, [ip, r3]
   1edb8:	b	1e9d8 <__assert_fail@plt+0xdb68>
   1edbc:	ldr	r3, [pc, #268]	; 1eed0 <__assert_fail@plt+0xe060>
   1edc0:	ldr	ip, [sp, #28]
   1edc4:	ldr	r2, [ip, r3]
   1edc8:	b	1ea40 <__assert_fail@plt+0xdbd0>
   1edcc:	ldr	r3, [pc, #252]	; 1eed0 <__assert_fail@plt+0xe060>
   1edd0:	ldr	ip, [sp, #28]
   1edd4:	ldr	r2, [ip, r3]
   1edd8:	b	1ea98 <__assert_fail@plt+0xdc28>
   1eddc:	ldr	r3, [pc, #236]	; 1eed0 <__assert_fail@plt+0xe060>
   1ede0:	ldr	ip, [sp, #28]
   1ede4:	ldr	r2, [ip, r3]
   1ede8:	b	1eafc <__assert_fail@plt+0xdc8c>
   1edec:	ldr	r3, [pc, #220]	; 1eed0 <__assert_fail@plt+0xe060>
   1edf0:	ldr	ip, [sp, #28]
   1edf4:	ldr	r2, [ip, r3]
   1edf8:	b	1ecf4 <__assert_fail@plt+0xde84>
   1edfc:	ldr	r3, [pc, #204]	; 1eed0 <__assert_fail@plt+0xe060>
   1ee00:	ldr	ip, [sp, #28]
   1ee04:	ldr	r3, [ip, r3]
   1ee08:	b	1eb50 <__assert_fail@plt+0xdce0>
   1ee0c:	ldr	r3, [pc, #188]	; 1eed0 <__assert_fail@plt+0xe060>
   1ee10:	ldr	ip, [sp, #28]
   1ee14:	ldr	r3, [ip, r3]
   1ee18:	b	1eba0 <__assert_fail@plt+0xdd30>
   1ee1c:	ldr	r3, [pc, #172]	; 1eed0 <__assert_fail@plt+0xe060>
   1ee20:	ldr	ip, [sp, #28]
   1ee24:	ldr	r2, [ip, r3]
   1ee28:	b	1ebf4 <__assert_fail@plt+0xdd84>
   1ee2c:	ldr	r3, [pc, #156]	; 1eed0 <__assert_fail@plt+0xe060>
   1ee30:	ldr	ip, [sp, #28]
   1ee34:	ldr	r3, [ip, r3]
   1ee38:	b	1ec48 <__assert_fail@plt+0xddd8>
   1ee3c:	ldr	r3, [pc, #140]	; 1eed0 <__assert_fail@plt+0xe060>
   1ee40:	ldr	ip, [sp, #28]
   1ee44:	ldr	r2, [ip, r3]
   1ee48:	b	1ec9c <__assert_fail@plt+0xde2c>
   1ee4c:	bl	10cd8 <__stack_chk_fail@plt>
   1ee50:	andeq	sl, r3, r4, lsl sp
   1ee54:	strheq	r0, [r0], -ip
   1ee58:	andeq	r4, r2, ip, lsl #23
   1ee5c:	andeq	r6, r2, r4, lsl r0
   1ee60:	andeq	r6, r2, r8, lsr #3
   1ee64:	andeq	r5, r2, r4, asr pc
   1ee68:			; <UNDEFINED> instruction: 0x00024abc
   1ee6c:	andeq	r6, r2, r4, lsr r4
   1ee70:	strdeq	r5, [r2], -r4
   1ee74:	andeq	r4, r2, ip, asr sl
   1ee78:	strdeq	r6, [r2], -r0
   1ee7c:	muleq	r2, r0, lr
   1ee80:	strdeq	r4, [r2], -r8
   1ee84:	andeq	r6, r2, ip, lsr #7
   1ee88:	andeq	r5, r2, r8, lsr lr
   1ee8c:	andeq	r4, r2, r0, lsr #19
   1ee90:	andeq	r6, r2, r0, asr #3
   1ee94:	andeq	r5, r2, r0, ror #27
   1ee98:	andeq	r4, r2, r8, asr #18
   1ee9c:	andeq	r6, r2, r4, lsr r3
   1eea0:	andeq	r5, r2, r8, lsl #27
   1eea4:	strdeq	r4, [r2], -r0
   1eea8:			; <UNDEFINED> instruction: 0x00025fbc
   1eeac:	andeq	r5, r2, r0, lsr sp
   1eeb0:	muleq	r2, r8, r8
   1eeb4:	andeq	r6, r2, ip, lsr r1
   1eeb8:	ldrdeq	r5, [r2], -r8
   1eebc:	andeq	r4, r2, r0, asr #16
   1eec0:	andeq	r6, r2, r8, ror #4
   1eec4:	andeq	r5, r2, r0, lsl #25
   1eec8:	andeq	r4, r2, r8, ror #15
   1eecc:	andeq	r6, r2, r0, asr #4
   1eed0:	andeq	r0, r0, ip, asr #1
   1eed4:	andeq	r5, r2, r8, lsl #24
   1eed8:	andeq	r4, r2, r0, ror r7
   1eedc:	andeq	r6, r2, r8, ror #3
   1eee0:	andeq	r5, r2, r0, lsr #23
   1eee4:	andeq	r4, r2, r8, lsl #14
   1eee8:	andeq	r6, r2, ip, lsr #3
   1eeec:	andeq	r5, r2, r4, asr #22
   1eef0:	andeq	r4, r2, r8, lsr #13
   1eef4:	andeq	r6, r2, r4, ror r1
   1eef8:	andeq	r5, r2, r4, ror #21
   1eefc:	andeq	r4, r2, ip, asr #12
   1ef00:	andeq	r6, r2, r8, asr #2
   1ef04:	muleq	r2, r0, sl
   1ef08:	strdeq	r4, [r2], -r8
   1ef0c:	andeq	r5, r2, r8, asr pc
   1ef10:	andeq	r5, r2, r0, asr #20
   1ef14:	andeq	r4, r2, r8, lsr #11
   1ef18:	andeq	r5, r2, ip, ror r9
   1ef1c:	andeq	r5, r2, ip, ror #19
   1ef20:	andeq	r4, r2, r4, asr r5
   1ef24:	andeq	r6, r2, ip, ror r0
   1ef28:	muleq	r2, r8, r9
   1ef2c:	andeq	r4, r2, r0, lsl #10
   1ef30:	ldrdeq	r5, [r2], -r4
   1ef34:	andeq	r5, r2, r4, asr #18
   1ef38:	andeq	r4, r2, ip, lsr #9
   1ef3c:	andeq	r6, r2, r4
   1ef40:	andeq	r5, r2, ip, ror #17
   1ef44:	andeq	r4, r2, r4, asr r4
   1ef48:	ldrdeq	r5, [r2], -ip
   1ef4c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1ef50:	sub	sp, sp, #76	; 0x4c
   1ef54:	ldr	r7, [pc, #912]	; 1f2ec <__assert_fail@plt+0xe47c>
   1ef58:	mov	r4, r0
   1ef5c:	ldr	r3, [pc, #908]	; 1f2f0 <__assert_fail@plt+0xe480>
   1ef60:	mov	r5, r1
   1ef64:	add	r7, pc, r7
   1ef68:	ldr	r2, [r0]
   1ef6c:	ldr	r8, [r7, r3]
   1ef70:	cmp	r2, #0
   1ef74:	ldr	r3, [r8]
   1ef78:	str	r3, [sp, #68]	; 0x44
   1ef7c:	beq	1f18c <__assert_fail@plt+0xe31c>
   1ef80:	add	r6, sp, #44	; 0x2c
   1ef84:	mov	r0, r6
   1ef88:	bl	238dc <policydb_user_cache@@Base+0x2fc0>
   1ef8c:	ldr	r3, [r5, #20]
   1ef90:	mov	r1, r6
   1ef94:	ldr	r0, [r4]
   1ef98:	mov	r2, #2
   1ef9c:	str	r2, [sp, #44]	; 0x2c
   1efa0:	str	r3, [sp, #64]	; 0x40
   1efa4:	bl	2e670 <policydb_user_cache@@Base+0xdd54>
   1efa8:	cmp	r0, #0
   1efac:	bne	1f18c <__assert_fail@plt+0xe31c>
   1efb0:	ldr	r6, [sp, #52]	; 0x34
   1efb4:	cmp	r6, #0
   1efb8:	beq	1f18c <__assert_fail@plt+0xe31c>
   1efbc:	ldr	r3, [r4, #16]
   1efc0:	cmp	r3, #0
   1efc4:	beq	1f048 <__assert_fail@plt+0xe1d8>
   1efc8:	ldr	r2, [r4]
   1efcc:	ldr	r2, [r2]
   1efd0:	cmp	r2, #1
   1efd4:	ldreq	r2, [r4, #24]
   1efd8:	beq	1f054 <__assert_fail@plt+0xe1e4>
   1efdc:	ldr	r3, [r5, #20]
   1efe0:	cmp	r3, #0
   1efe4:	beq	1f2dc <__assert_fail@plt+0xe46c>
   1efe8:	ldr	ip, [r3, #12]
   1efec:	cmp	ip, #0
   1eff0:	beq	1f18c <__assert_fail@plt+0xe31c>
   1eff4:	ldr	r2, [pc, #760]	; 1f2f4 <__assert_fail@plt+0xe484>
   1eff8:	mov	lr, #1
   1effc:	ldr	r0, [pc, #756]	; 1f2f8 <__assert_fail@plt+0xe488>
   1f000:	mov	r1, r3
   1f004:	add	r2, pc, r2
   1f008:	str	lr, [r3]
   1f00c:	add	r0, pc, r0
   1f010:	add	r2, r2, #104	; 0x68
   1f014:	stmib	r3, {r0, r2}
   1f018:	mvn	r6, #0
   1f01c:	ldr	r2, [pc, #728]	; 1f2fc <__assert_fail@plt+0xe48c>
   1f020:	ldr	r0, [r3, #16]
   1f024:	add	r2, pc, r2
   1f028:	blx	ip
   1f02c:	ldr	r2, [sp, #68]	; 0x44
   1f030:	mov	r0, r6
   1f034:	ldr	r3, [r8]
   1f038:	cmp	r2, r3
   1f03c:	bne	1f2e8 <__assert_fail@plt+0xe478>
   1f040:	add	sp, sp, #76	; 0x4c
   1f044:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1f048:	ldr	r2, [r4, #24]
   1f04c:	cmp	r2, #0
   1f050:	bne	1efc8 <__assert_fail@plt+0xe158>
   1f054:	ldr	r7, [r4, #8]
   1f058:	add	r9, sp, #4
   1f05c:	ldr	lr, [r4, #4]
   1f060:	mov	r1, #4
   1f064:	cmp	r7, #0
   1f068:	mov	r0, r9
   1f06c:	movw	ip, #65423	; 0xff8f
   1f070:	movt	ip, #63868	; 0xf97c
   1f074:	movne	r7, #2
   1f078:	moveq	r7, #1
   1f07c:	cmp	r3, #0
   1f080:	ldr	r3, [r4, #32]
   1f084:	addne	r7, r7, #1
   1f088:	cmp	r2, #0
   1f08c:	addne	r7, r7, #1
   1f090:	mov	r2, #3
   1f094:	cmp	r3, #0
   1f098:	mov	r3, r5
   1f09c:	addne	r7, r7, #1
   1f0a0:	str	lr, [sp, #8]
   1f0a4:	str	r7, [sp, #12]
   1f0a8:	str	ip, [sp, #4]
   1f0ac:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   1f0b0:	cmp	r0, #3
   1f0b4:	bne	1f18c <__assert_fail@plt+0xe31c>
   1f0b8:	ldr	r2, [r4, #8]
   1f0bc:	add	r3, r7, #3
   1f0c0:	cmp	r2, #0
   1f0c4:	lsl	r3, r3, #2
   1f0c8:	addne	r6, r3, r6
   1f0cc:	strne	r6, [sp, #28]
   1f0d0:	ldrne	r2, [r4, #12]
   1f0d4:	strne	r6, [sp, #8]
   1f0d8:	addne	r6, r2, #4
   1f0dc:	ldr	r2, [r4, #16]
   1f0e0:	str	r3, [sp, #24]
   1f0e4:	str	r3, [sp, #4]
   1f0e8:	movne	r3, #2
   1f0ec:	moveq	r3, #1
   1f0f0:	cmp	r2, #0
   1f0f4:	beq	1f11c <__assert_fail@plt+0xe2ac>
   1f0f8:	add	r1, sp, #72	; 0x48
   1f0fc:	ldr	r0, [r4, #20]
   1f100:	add	r2, r1, r3, lsl #2
   1f104:	add	r3, r3, #1
   1f108:	ldr	r1, [r2, #-52]	; 0xffffffcc
   1f10c:	add	r1, r6, r1
   1f110:	add	r6, r0, #4
   1f114:	str	r1, [r2, #-48]	; 0xffffffd0
   1f118:	str	r1, [r2, #-68]	; 0xffffffbc
   1f11c:	ldr	r2, [r4, #24]
   1f120:	cmp	r2, #0
   1f124:	beq	1f14c <__assert_fail@plt+0xe2dc>
   1f128:	add	ip, sp, #72	; 0x48
   1f12c:	ldr	r0, [r4, #28]
   1f130:	add	r2, ip, r3, lsl #2
   1f134:	add	r3, r3, #1
   1f138:	ldr	r1, [r2, #-52]	; 0xffffffcc
   1f13c:	add	r1, r6, r1
   1f140:	add	r6, r0, #4
   1f144:	str	r1, [r2, #-48]	; 0xffffffd0
   1f148:	str	r1, [r2, #-68]	; 0xffffffbc
   1f14c:	ldr	r2, [r4, #32]
   1f150:	cmp	r2, #0
   1f154:	beq	1f170 <__assert_fail@plt+0xe300>
   1f158:	add	r1, sp, #72	; 0x48
   1f15c:	add	r2, r1, r3, lsl #2
   1f160:	mov	r3, r2
   1f164:	ldr	r2, [r2, #-52]	; 0xffffffcc
   1f168:	add	r6, r2, r6
   1f16c:	str	r6, [r3, #-68]	; 0xffffffbc
   1f170:	mov	r0, r9
   1f174:	mov	r1, #4
   1f178:	mov	r2, r7
   1f17c:	mov	r3, r5
   1f180:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   1f184:	cmp	r7, r0
   1f188:	beq	1f194 <__assert_fail@plt+0xe324>
   1f18c:	mvn	r6, #0
   1f190:	b	1f02c <__assert_fail@plt+0xe1bc>
   1f194:	ldr	r0, [r4]
   1f198:	mov	r1, r5
   1f19c:	bl	2e670 <policydb_user_cache@@Base+0xdd54>
   1f1a0:	subs	r6, r0, #0
   1f1a4:	bne	1f18c <__assert_fail@plt+0xe31c>
   1f1a8:	ldr	r3, [r4, #8]
   1f1ac:	cmp	r3, #0
   1f1b0:	beq	1f1f4 <__assert_fail@plt+0xe384>
   1f1b4:	mov	r0, r9
   1f1b8:	mov	r1, #4
   1f1bc:	mov	r2, #1
   1f1c0:	mov	r3, r5
   1f1c4:	movw	ip, #65424	; 0xff90
   1f1c8:	movt	ip, #63868	; 0xf97c
   1f1cc:	str	ip, [sp, #4]
   1f1d0:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   1f1d4:	cmp	r0, #1
   1f1d8:	bne	1f18c <__assert_fail@plt+0xe31c>
   1f1dc:	ldr	r0, [r4, #8]
   1f1e0:	mov	r2, r5
   1f1e4:	ldr	r1, [r4, #12]
   1f1e8:	bl	1cb14 <__assert_fail@plt+0xbca4>
   1f1ec:	cmp	r0, #0
   1f1f0:	bne	1f18c <__assert_fail@plt+0xe31c>
   1f1f4:	ldr	r3, [r4, #16]
   1f1f8:	cmp	r3, #0
   1f1fc:	beq	1f240 <__assert_fail@plt+0xe3d0>
   1f200:	mov	r0, r9
   1f204:	mov	r1, #4
   1f208:	mov	r2, #1
   1f20c:	mov	r3, r5
   1f210:	movw	ip, #65425	; 0xff91
   1f214:	movt	ip, #2428	; 0x97c
   1f218:	str	ip, [sp, #4]
   1f21c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   1f220:	cmp	r0, #1
   1f224:	bne	1f18c <__assert_fail@plt+0xe31c>
   1f228:	ldr	r0, [r4, #16]
   1f22c:	mov	r2, r5
   1f230:	ldr	r1, [r4, #20]
   1f234:	bl	1cb14 <__assert_fail@plt+0xbca4>
   1f238:	cmp	r0, #0
   1f23c:	bne	1f18c <__assert_fail@plt+0xe31c>
   1f240:	ldr	r3, [r4, #24]
   1f244:	cmp	r3, #0
   1f248:	beq	1f28c <__assert_fail@plt+0xe41c>
   1f24c:	mov	r0, r9
   1f250:	mov	r1, #4
   1f254:	mov	r2, #1
   1f258:	mov	r3, r5
   1f25c:	movw	ip, #65426	; 0xff92
   1f260:	movt	ip, #2428	; 0x97c
   1f264:	str	ip, [sp, #4]
   1f268:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   1f26c:	cmp	r0, #1
   1f270:	bne	1f18c <__assert_fail@plt+0xe31c>
   1f274:	ldr	r0, [r4, #24]
   1f278:	mov	r2, r5
   1f27c:	ldr	r1, [r4, #28]
   1f280:	bl	1cb14 <__assert_fail@plt+0xbca4>
   1f284:	cmp	r0, #0
   1f288:	bne	1f18c <__assert_fail@plt+0xe31c>
   1f28c:	ldr	r3, [r4, #32]
   1f290:	cmp	r3, #0
   1f294:	beq	1f02c <__assert_fail@plt+0xe1bc>
   1f298:	mov	r0, r9
   1f29c:	mov	r1, #4
   1f2a0:	mov	r2, #1
   1f2a4:	mov	r3, r5
   1f2a8:	movw	ip, #65427	; 0xff93
   1f2ac:	movt	ip, #2428	; 0x97c
   1f2b0:	str	ip, [sp, #4]
   1f2b4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   1f2b8:	cmp	r0, #1
   1f2bc:	bne	1f18c <__assert_fail@plt+0xe31c>
   1f2c0:	mov	r2, r5
   1f2c4:	ldr	r0, [r4, #32]
   1f2c8:	ldr	r1, [r4, #36]	; 0x24
   1f2cc:	bl	1cb14 <__assert_fail@plt+0xbca4>
   1f2d0:	subs	r6, r0, #0
   1f2d4:	mvnne	r6, #0
   1f2d8:	b	1f02c <__assert_fail@plt+0xe1bc>
   1f2dc:	ldr	r3, [pc, #28]	; 1f300 <__assert_fail@plt+0xe490>
   1f2e0:	ldr	r3, [r7, r3]
   1f2e4:	b	1efe8 <__assert_fail@plt+0xe178>
   1f2e8:	bl	10cd8 <__stack_chk_fail@plt>
   1f2ec:	muleq	r3, r4, r0
   1f2f0:	strheq	r0, [r0], -ip
   1f2f4:	strdeq	r5, [r2], -r8
   1f2f8:	andeq	r4, r2, r0, ror #2
   1f2fc:	andeq	r5, r2, ip, lsl sp
   1f300:	andeq	r0, r0, ip, asr #1
   1f304:	b	18f90 <__assert_fail@plt+0x8120>
   1f308:	b	3ceac <sepol_msg_default_handler@@Base+0x8170>
   1f30c:	push	{r4, r5, r6, lr}
   1f310:	mov	r6, r0
   1f314:	ldr	r5, [pc, #64]	; 1f35c <__assert_fail@plt+0xe4ec>
   1f318:	mov	r4, #0
   1f31c:	add	r5, pc, r5
   1f320:	sub	r5, r5, #4
   1f324:	ldr	r0, [r5, #4]!
   1f328:	mov	r1, r6
   1f32c:	cmp	r0, #0
   1f330:	beq	1f340 <__assert_fail@plt+0xe4d0>
   1f334:	bl	10cfc <strcasecmp@plt>
   1f338:	cmp	r0, #0
   1f33c:	beq	1f354 <__assert_fail@plt+0xe4e4>
   1f340:	add	r4, r4, #1
   1f344:	cmp	r4, #6
   1f348:	bne	1f324 <__assert_fail@plt+0xe4b4>
   1f34c:	mvn	r0, #0
   1f350:	pop	{r4, r5, r6, pc}
   1f354:	mov	r0, r4
   1f358:	pop	{r4, r5, r6, pc}
   1f35c:	andeq	r9, r3, r8, asr #22
   1f360:	cmp	r0, #5
   1f364:	bgt	1f378 <__assert_fail@plt+0xe508>
   1f368:	ldr	r3, [pc, #16]	; 1f380 <__assert_fail@plt+0xe510>
   1f36c:	add	r3, pc, r3
   1f370:	ldr	r0, [r3, r0, lsl #2]
   1f374:	bx	lr
   1f378:	mov	r0, #0
   1f37c:	bx	lr
   1f380:	strdeq	r9, [r3], -r8
   1f384:	ldr	r3, [r1]
   1f388:	cmp	r3, #0
   1f38c:	beq	1f3b4 <__assert_fail@plt+0xe544>
   1f390:	ldr	r1, [r2, #28]
   1f394:	cmp	r3, r1
   1f398:	bhi	1f3b4 <__assert_fail@plt+0xe544>
   1f39c:	ldr	r1, [r2, #88]	; 0x58
   1f3a0:	sub	r3, r3, #-1073741823	; 0xc0000001
   1f3a4:	mov	r2, #0
   1f3a8:	str	r0, [r1, r3, lsl #2]
   1f3ac:	mov	r0, r2
   1f3b0:	bx	lr
   1f3b4:	mvn	r2, #21
   1f3b8:	b	1f3ac <__assert_fail@plt+0xe53c>
   1f3bc:	ldr	r3, [r1]
   1f3c0:	mov	ip, r0
   1f3c4:	push	{r4}		; (str r4, [sp, #-4]!)
   1f3c8:	cmp	r3, #0
   1f3cc:	beq	1f3fc <__assert_fail@plt+0xe58c>
   1f3d0:	ldr	r0, [r2, #36]	; 0x24
   1f3d4:	cmp	r3, r0
   1f3d8:	bhi	1f3fc <__assert_fail@plt+0xe58c>
   1f3dc:	ldr	r4, [r2, #92]	; 0x5c
   1f3e0:	sub	r3, r3, #-1073741823	; 0xc0000001
   1f3e4:	mov	r0, #0
   1f3e8:	str	ip, [r4, r3, lsl #2]
   1f3ec:	ldr	r2, [r2, #120]	; 0x78
   1f3f0:	str	r1, [r2, r3, lsl #2]
   1f3f4:	pop	{r4}		; (ldr r4, [sp], #4)
   1f3f8:	bx	lr
   1f3fc:	mvn	r0, #21
   1f400:	b	1f3f4 <__assert_fail@plt+0xe584>
   1f404:	ldr	r3, [r1]
   1f408:	mov	ip, r0
   1f40c:	push	{r4}		; (str r4, [sp, #-4]!)
   1f410:	cmp	r3, #0
   1f414:	beq	1f444 <__assert_fail@plt+0xe5d4>
   1f418:	ldr	r0, [r2, #44]	; 0x2c
   1f41c:	cmp	r3, r0
   1f420:	bhi	1f444 <__assert_fail@plt+0xe5d4>
   1f424:	ldr	r4, [r2, #96]	; 0x60
   1f428:	sub	r3, r3, #-1073741823	; 0xc0000001
   1f42c:	mov	r0, #0
   1f430:	str	ip, [r4, r3, lsl #2]
   1f434:	ldr	r2, [r2, #124]	; 0x7c
   1f438:	str	r1, [r2, r3, lsl #2]
   1f43c:	pop	{r4}		; (ldr r4, [sp], #4)
   1f440:	bx	lr
   1f444:	mvn	r0, #21
   1f448:	b	1f43c <__assert_fail@plt+0xe5cc>
   1f44c:	ldr	r3, [r1]
   1f450:	mov	ip, r0
   1f454:	push	{r4}		; (str r4, [sp, #-4]!)
   1f458:	cmp	r3, #0
   1f45c:	beq	1f48c <__assert_fail@plt+0xe61c>
   1f460:	ldr	r0, [r2, #60]	; 0x3c
   1f464:	cmp	r3, r0
   1f468:	bhi	1f48c <__assert_fail@plt+0xe61c>
   1f46c:	ldr	r4, [r2, #104]	; 0x68
   1f470:	sub	r3, r3, #-1073741823	; 0xc0000001
   1f474:	mov	r0, #0
   1f478:	str	ip, [r4, r3, lsl #2]
   1f47c:	ldr	r2, [r2, #128]	; 0x80
   1f480:	str	r1, [r2, r3, lsl #2]
   1f484:	pop	{r4}		; (ldr r4, [sp], #4)
   1f488:	bx	lr
   1f48c:	mvn	r0, #21
   1f490:	b	1f484 <__assert_fail@plt+0xe614>
   1f494:	cmp	r0, #0
   1f498:	push	{r4, lr}
   1f49c:	mov	r4, r1
   1f4a0:	beq	1f4a8 <__assert_fail@plt+0xe638>
   1f4a4:	bl	10ca8 <free@plt>
   1f4a8:	mov	r0, r4
   1f4ac:	bl	10ca8 <free@plt>
   1f4b0:	mov	r0, #0
   1f4b4:	pop	{r4, pc}

0001f4b8 <scope_destroy@@Base>:
   1f4b8:	push	{r4, lr}
   1f4bc:	mov	r4, r1
   1f4c0:	bl	10ca8 <free@plt>
   1f4c4:	cmp	r4, #0
   1f4c8:	beq	1f4d4 <scope_destroy@@Base+0x1c>
   1f4cc:	ldr	r0, [r4, #4]
   1f4d0:	bl	10ca8 <free@plt>
   1f4d4:	mov	r0, r4
   1f4d8:	bl	10ca8 <free@plt>
   1f4dc:	mov	r0, #0
   1f4e0:	pop	{r4, pc}

0001f4e4 <policydb_role_cache@@Base>:
   1f4e4:	push	{r4, r5, r6, lr}
   1f4e8:	add	r5, r1, #32
   1f4ec:	mov	r6, r2
   1f4f0:	mov	r4, r1
   1f4f4:	mov	r0, r5
   1f4f8:	bl	14040 <__assert_fail@plt+0x31d0>
   1f4fc:	mov	r1, r5
   1f500:	add	r0, r4, #12
   1f504:	mov	r2, r6
   1f508:	mov	r3, #1
   1f50c:	bl	39a5c <sepol_msg_default_handler@@Base+0x4d20>
   1f510:	subs	r0, r0, #0
   1f514:	mvnne	r0, #0
   1f518:	pop	{r4, r5, r6, pc}
   1f51c:	cmp	r0, #0
   1f520:	push	{r4, lr}
   1f524:	mov	r4, r1
   1f528:	beq	1f530 <policydb_role_cache@@Base+0x4c>
   1f52c:	bl	10ca8 <free@plt>
   1f530:	ldr	r1, [pc, #36]	; 1f55c <policydb_role_cache@@Base+0x78>
   1f534:	mov	r2, #0
   1f538:	ldr	r0, [r4, #4]
   1f53c:	add	r1, pc, r1
   1f540:	bl	14b94 <__assert_fail@plt+0x3d24>
   1f544:	ldr	r0, [r4, #4]
   1f548:	bl	14b10 <__assert_fail@plt+0x3ca0>
   1f54c:	mov	r0, r4
   1f550:	bl	10ca8 <free@plt>
   1f554:	mov	r0, #0
   1f558:	pop	{r4, pc}
   1f55c:			; <UNDEFINED> instruction: 0xffffff50
   1f560:	cmp	r0, #0
   1f564:	push	{r4, r5, r6, lr}
   1f568:	mov	r6, r1
   1f56c:	beq	1f574 <policydb_role_cache@@Base+0x90>
   1f570:	bl	10ca8 <free@plt>
   1f574:	cmp	r6, #0
   1f578:	beq	1f5f8 <policydb_role_cache@@Base+0x114>
   1f57c:	ldr	r1, [pc, #196]	; 1f648 <policydb_role_cache@@Base+0x164>
   1f580:	mov	r2, #0
   1f584:	ldr	r0, [r6, #12]
   1f588:	add	r1, pc, r1
   1f58c:	bl	14b94 <__assert_fail@plt+0x3d24>
   1f590:	ldr	r0, [r6, #12]
   1f594:	bl	14b10 <__assert_fail@plt+0x3ca0>
   1f598:	ldr	r5, [r6, #20]
   1f59c:	cmp	r5, #0
   1f5a0:	beq	1f600 <policydb_role_cache@@Base+0x11c>
   1f5a4:	ldr	r0, [r5, #4]
   1f5a8:	cmp	r0, #0
   1f5ac:	beq	1f5c4 <policydb_role_cache@@Base+0xe0>
   1f5b0:	ldr	r4, [r0, #24]
   1f5b4:	bl	3332c <cond_index_bool@@Base+0x5f4>
   1f5b8:	cmp	r4, #0
   1f5bc:	mov	r0, r4
   1f5c0:	bne	1f5b0 <policydb_role_cache@@Base+0xcc>
   1f5c4:	ldr	r4, [r5, #8]
   1f5c8:	mov	r0, r5
   1f5cc:	bl	10ca8 <free@plt>
   1f5d0:	cmp	r4, #0
   1f5d4:	beq	1f600 <policydb_role_cache@@Base+0x11c>
   1f5d8:	mov	r5, r4
   1f5dc:	b	1f5a4 <policydb_role_cache@@Base+0xc0>
   1f5e0:	ldr	r0, [r6, #4]
   1f5e4:	cmp	r0, #0
   1f5e8:	beq	1f5f0 <policydb_role_cache@@Base+0x10c>
   1f5ec:	bl	10ca8 <free@plt>
   1f5f0:	mov	r0, r6
   1f5f4:	bl	10ca8 <free@plt>
   1f5f8:	mov	r0, #0
   1f5fc:	pop	{r4, r5, r6, pc}
   1f600:	ldr	r5, [r6, #24]
   1f604:	cmp	r5, #0
   1f608:	beq	1f5e0 <policydb_role_cache@@Base+0xfc>
   1f60c:	ldr	r0, [r5, #4]
   1f610:	cmp	r0, #0
   1f614:	beq	1f62c <policydb_role_cache@@Base+0x148>
   1f618:	ldr	r4, [r0, #24]
   1f61c:	bl	3332c <cond_index_bool@@Base+0x5f4>
   1f620:	cmp	r4, #0
   1f624:	mov	r0, r4
   1f628:	bne	1f618 <policydb_role_cache@@Base+0x134>
   1f62c:	ldr	r4, [r5, #8]
   1f630:	mov	r0, r5
   1f634:	bl	10ca8 <free@plt>
   1f638:	cmp	r4, #0
   1f63c:	beq	1f5e0 <policydb_role_cache@@Base+0xfc>
   1f640:	mov	r5, r4
   1f644:	b	1f60c <policydb_role_cache@@Base+0x128>
   1f648:			; <UNDEFINED> instruction: 0xffffff04
   1f64c:	ldr	r3, [pc, #136]	; 1f6dc <policydb_role_cache@@Base+0x1f8>
   1f650:	ldr	r2, [pc, #136]	; 1f6e0 <policydb_role_cache@@Base+0x1fc>
   1f654:	add	r3, pc, r3
   1f658:	push	{r4, r5, r6, r7, lr}
   1f65c:	sub	sp, sp, #12
   1f660:	ldr	r4, [r3, r2]
   1f664:	mov	r6, r0
   1f668:	mov	r5, r1
   1f66c:	ldr	r3, [r4]
   1f670:	str	r3, [sp, #4]
   1f674:	bl	14484 <__assert_fail@plt+0x3614>
   1f678:	cmp	r0, #0
   1f67c:	bne	1f6d0 <policydb_role_cache@@Base+0x1ec>
   1f680:	add	r0, r6, #8
   1f684:	mov	r1, r5
   1f688:	bl	14484 <__assert_fail@plt+0x3614>
   1f68c:	subs	r7, r0, #0
   1f690:	bne	1f6d0 <policydb_role_cache@@Base+0x1ec>
   1f694:	mov	r1, r5
   1f698:	mov	r0, sp
   1f69c:	mov	r2, #4
   1f6a0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1f6a4:	cmp	r0, #0
   1f6a8:	blt	1f6d0 <policydb_role_cache@@Base+0x1ec>
   1f6ac:	ldr	r3, [sp]
   1f6b0:	str	r3, [r6, #16]
   1f6b4:	ldr	r2, [sp, #4]
   1f6b8:	mov	r0, r7
   1f6bc:	ldr	r3, [r4]
   1f6c0:	cmp	r2, r3
   1f6c4:	bne	1f6d8 <policydb_role_cache@@Base+0x1f4>
   1f6c8:	add	sp, sp, #12
   1f6cc:	pop	{r4, r5, r6, r7, pc}
   1f6d0:	mvn	r7, #0
   1f6d4:	b	1f6b4 <policydb_role_cache@@Base+0x1d0>
   1f6d8:	bl	10cd8 <__stack_chk_fail@plt>
   1f6dc:	andeq	r9, r3, r4, lsr #19
   1f6e0:	strheq	r0, [r0], -ip
   1f6e4:	push	{r4, r5, r6, r7, lr}
   1f6e8:	mov	r3, r0
   1f6ec:	ldr	r5, [pc, #348]	; 1f850 <policydb_role_cache@@Base+0x36c>
   1f6f0:	mov	ip, #0
   1f6f4:	ldr	lr, [pc, #344]	; 1f854 <policydb_role_cache@@Base+0x370>
   1f6f8:	sub	sp, sp, #12
   1f6fc:	add	r5, pc, r5
   1f700:	mov	r4, r0
   1f704:	mov	r2, #4
   1f708:	mov	r0, sp
   1f70c:	ldr	r6, [r5, lr]
   1f710:	mov	r7, r1
   1f714:	ldr	lr, [r6]
   1f718:	strb	ip, [r3], #1
   1f71c:	add	r3, r3, #1
   1f720:	strb	ip, [r4, #1]
   1f724:	strb	ip, [r3], #1
   1f728:	strb	ip, [r3], #1
   1f72c:	strb	ip, [r3], #1
   1f730:	strb	ip, [r3], #1
   1f734:	strb	ip, [r3], #1
   1f738:	strb	ip, [r3], #1
   1f73c:	strb	ip, [r3], #1
   1f740:	strb	ip, [r3], #1
   1f744:	strb	ip, [r3], #1
   1f748:	strb	ip, [r3]
   1f74c:	str	lr, [sp, #4]
   1f750:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1f754:	cmp	r0, #0
   1f758:	blt	1f7e0 <policydb_role_cache@@Base+0x2fc>
   1f75c:	ldr	r3, [sp]
   1f760:	mov	r0, r4
   1f764:	mov	r1, r7
   1f768:	str	r3, [r0], #4
   1f76c:	bl	14484 <__assert_fail@plt+0x3614>
   1f770:	cmp	r0, #0
   1f774:	beq	1f7c8 <policydb_role_cache@@Base+0x2e4>
   1f778:	ldr	r3, [r7, #20]
   1f77c:	cmp	r3, #0
   1f780:	beq	1f840 <policydb_role_cache@@Base+0x35c>
   1f784:	ldr	ip, [r3, #12]
   1f788:	cmp	ip, #0
   1f78c:	beq	1f7c4 <policydb_role_cache@@Base+0x2e0>
   1f790:	ldr	r2, [pc, #192]	; 1f858 <policydb_role_cache@@Base+0x374>
   1f794:	mov	lr, #1
   1f798:	ldr	r0, [pc, #188]	; 1f85c <policydb_role_cache@@Base+0x378>
   1f79c:	mov	r1, r3
   1f7a0:	add	r2, pc, r2
   1f7a4:	str	r2, [r3, #4]
   1f7a8:	ldr	r2, [pc, #176]	; 1f860 <policydb_role_cache@@Base+0x37c>
   1f7ac:	add	r0, pc, r0
   1f7b0:	str	lr, [r3]
   1f7b4:	str	r0, [r3, #8]
   1f7b8:	add	r2, pc, r2
   1f7bc:	ldr	r0, [r3, #16]
   1f7c0:	blx	ip
   1f7c4:	mvn	r0, #21
   1f7c8:	ldr	r2, [sp, #4]
   1f7cc:	ldr	r3, [r6]
   1f7d0:	cmp	r2, r3
   1f7d4:	bne	1f84c <policydb_role_cache@@Base+0x368>
   1f7d8:	add	sp, sp, #12
   1f7dc:	pop	{r4, r5, r6, r7, pc}
   1f7e0:	ldr	r3, [r7, #20]
   1f7e4:	cmp	r3, #0
   1f7e8:	beq	1f834 <policydb_role_cache@@Base+0x350>
   1f7ec:	ldr	ip, [r3, #12]
   1f7f0:	cmp	ip, #0
   1f7f4:	beq	1f7c4 <policydb_role_cache@@Base+0x2e0>
   1f7f8:	ldr	r2, [pc, #100]	; 1f864 <policydb_role_cache@@Base+0x380>
   1f7fc:	mov	lr, #1
   1f800:	ldr	r0, [pc, #96]	; 1f868 <policydb_role_cache@@Base+0x384>
   1f804:	mov	r1, r3
   1f808:	add	r2, pc, r2
   1f80c:	str	r2, [r3, #4]
   1f810:	ldr	r2, [pc, #84]	; 1f86c <policydb_role_cache@@Base+0x388>
   1f814:	add	r0, pc, r0
   1f818:	str	lr, [r3]
   1f81c:	str	r0, [r3, #8]
   1f820:	add	r2, pc, r2
   1f824:	ldr	r0, [r3, #16]
   1f828:	blx	ip
   1f82c:	mvn	r0, #21
   1f830:	b	1f7c8 <policydb_role_cache@@Base+0x2e4>
   1f834:	ldr	r3, [pc, #52]	; 1f870 <policydb_role_cache@@Base+0x38c>
   1f838:	ldr	r3, [r5, r3]
   1f83c:	b	1f7ec <policydb_role_cache@@Base+0x308>
   1f840:	ldr	r3, [pc, #40]	; 1f870 <policydb_role_cache@@Base+0x38c>
   1f844:	ldr	r3, [r5, r3]
   1f848:	b	1f784 <policydb_role_cache@@Base+0x2a0>
   1f84c:	bl	10cd8 <__stack_chk_fail@plt>
   1f850:	strdeq	r9, [r3], -ip
   1f854:	strheq	r0, [r0], -ip
   1f858:	andeq	r3, r2, ip, asr #19
   1f85c:	andeq	r5, r2, r8, asr #12
   1f860:	andeq	r5, r2, r8, lsr #15
   1f864:	andeq	r3, r2, r4, ror #18
   1f868:	andeq	r5, r2, r0, ror #11
   1f86c:	andeq	r5, r2, r0, lsr r7
   1f870:	andeq	r0, r0, ip, asr #1
   1f874:	ldr	r3, [pc, #116]	; 1f8f0 <policydb_role_cache@@Base+0x40c>
   1f878:	ldr	r2, [pc, #116]	; 1f8f4 <policydb_role_cache@@Base+0x410>
   1f87c:	add	r3, pc, r3
   1f880:	push	{r4, r5, r6, r7, lr}
   1f884:	sub	sp, sp, #12
   1f888:	ldr	r4, [r3, r2]
   1f88c:	mov	r6, r0
   1f890:	mov	r7, r1
   1f894:	ldr	r3, [r4]
   1f898:	str	r3, [sp, #4]
   1f89c:	bl	14484 <__assert_fail@plt+0x3614>
   1f8a0:	subs	r5, r0, #0
   1f8a4:	bne	1f8e4 <policydb_role_cache@@Base+0x400>
   1f8a8:	mov	r1, r7
   1f8ac:	mov	r0, sp
   1f8b0:	mov	r2, #4
   1f8b4:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1f8b8:	cmp	r0, #0
   1f8bc:	blt	1f8e4 <policydb_role_cache@@Base+0x400>
   1f8c0:	ldr	r3, [sp]
   1f8c4:	str	r3, [r6, #8]
   1f8c8:	ldr	r2, [sp, #4]
   1f8cc:	mov	r0, r5
   1f8d0:	ldr	r3, [r4]
   1f8d4:	cmp	r2, r3
   1f8d8:	bne	1f8ec <policydb_role_cache@@Base+0x408>
   1f8dc:	add	sp, sp, #12
   1f8e0:	pop	{r4, r5, r6, r7, pc}
   1f8e4:	mvn	r5, #0
   1f8e8:	b	1f8c8 <policydb_role_cache@@Base+0x3e4>
   1f8ec:	bl	10cd8 <__stack_chk_fail@plt>
   1f8f0:	andeq	r9, r3, ip, ror r7
   1f8f4:	strheq	r0, [r0], -ip
   1f8f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f8fc:	sub	sp, sp, #16
   1f900:	ldr	r4, [pc, #712]	; 1fbd0 <policydb_role_cache@@Base+0x6ec>
   1f904:	add	r8, sp, #4
   1f908:	ldr	r3, [pc, #708]	; 1fbd4 <policydb_role_cache@@Base+0x6f0>
   1f90c:	mov	sl, r0
   1f910:	add	r4, pc, r4
   1f914:	mov	r2, #4
   1f918:	mov	r0, r8
   1f91c:	mov	r7, r1
   1f920:	ldr	r6, [r4, r3]
   1f924:	ldr	r3, [r6]
   1f928:	str	r3, [sp, #12]
   1f92c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1f930:	subs	r5, r0, #0
   1f934:	blt	1f998 <policydb_role_cache@@Base+0x4b4>
   1f938:	ldr	r9, [sp, #4]
   1f93c:	cmp	r9, #2
   1f940:	bls	1f9b4 <policydb_role_cache@@Base+0x4d0>
   1f944:	ldr	r3, [r7, #20]
   1f948:	cmp	r3, #0
   1f94c:	beq	1fa68 <policydb_role_cache@@Base+0x584>
   1f950:	ldr	ip, [r3, #12]
   1f954:	cmp	ip, #0
   1f958:	mvneq	r5, #21
   1f95c:	beq	1f998 <policydb_role_cache@@Base+0x4b4>
   1f960:	ldr	r2, [pc, #624]	; 1fbd8 <policydb_role_cache@@Base+0x6f4>
   1f964:	mov	lr, #1
   1f968:	ldr	r0, [pc, #620]	; 1fbdc <policydb_role_cache@@Base+0x6f8>
   1f96c:	mov	r1, r3
   1f970:	add	r2, pc, r2
   1f974:	str	lr, [r3]
   1f978:	add	r0, pc, r0
   1f97c:	add	r2, r2, #16
   1f980:	stmib	r3, {r0, r2}
   1f984:	mvn	r5, #21
   1f988:	ldr	r2, [pc, #592]	; 1fbe0 <policydb_role_cache@@Base+0x6fc>
   1f98c:	ldr	r0, [r3, #16]
   1f990:	add	r2, pc, r2
   1f994:	blx	ip
   1f998:	ldr	r2, [sp, #12]
   1f99c:	mov	r0, r5
   1f9a0:	ldr	r3, [r6]
   1f9a4:	cmp	r2, r3
   1f9a8:	bne	1fbcc <policydb_role_cache@@Base+0x6e8>
   1f9ac:	add	sp, sp, #16
   1f9b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f9b4:	mov	r0, r8
   1f9b8:	mov	r1, r7
   1f9bc:	lsl	r2, r9, #2
   1f9c0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1f9c4:	subs	r5, r0, #0
   1f9c8:	blt	1fa74 <policydb_role_cache@@Base+0x590>
   1f9cc:	ldr	r3, [sp, #4]
   1f9d0:	cmp	r9, #2
   1f9d4:	str	r3, [sl]
   1f9d8:	bne	1fb1c <policydb_role_cache@@Base+0x638>
   1f9dc:	ldr	r3, [sp, #8]
   1f9e0:	add	r8, sl, #4
   1f9e4:	mov	r1, r7
   1f9e8:	mov	r0, r8
   1f9ec:	str	r3, [sl, #12]
   1f9f0:	bl	14484 <__assert_fail@plt+0x3614>
   1f9f4:	subs	r5, r0, #0
   1f9f8:	bne	1fac4 <policydb_role_cache@@Base+0x5e0>
   1f9fc:	add	r0, sl, #16
   1fa00:	mov	r1, r7
   1fa04:	bl	14484 <__assert_fail@plt+0x3614>
   1fa08:	subs	r5, r0, #0
   1fa0c:	beq	1fb14 <policydb_role_cache@@Base+0x630>
   1fa10:	ldr	r3, [r7, #20]
   1fa14:	cmp	r3, #0
   1fa18:	beq	1fbb4 <policydb_role_cache@@Base+0x6d0>
   1fa1c:	ldr	ip, [r3, #12]
   1fa20:	cmp	ip, #0
   1fa24:	beq	1fa5c <policydb_role_cache@@Base+0x578>
   1fa28:	ldr	r2, [pc, #436]	; 1fbe4 <policydb_role_cache@@Base+0x700>
   1fa2c:	mov	lr, #1
   1fa30:	ldr	r0, [pc, #432]	; 1fbe8 <policydb_role_cache@@Base+0x704>
   1fa34:	mov	r1, r3
   1fa38:	add	r2, pc, r2
   1fa3c:	str	lr, [r3]
   1fa40:	add	r0, pc, r0
   1fa44:	add	r2, r2, #16
   1fa48:	stmib	r3, {r0, r2}
   1fa4c:	ldr	r2, [pc, #408]	; 1fbec <policydb_role_cache@@Base+0x708>
   1fa50:	ldr	r0, [r3, #16]
   1fa54:	add	r2, pc, r2
   1fa58:	blx	ip
   1fa5c:	mov	r0, r8
   1fa60:	bl	14040 <__assert_fail@plt+0x31d0>
   1fa64:	b	1f998 <policydb_role_cache@@Base+0x4b4>
   1fa68:	ldr	r3, [pc, #384]	; 1fbf0 <policydb_role_cache@@Base+0x70c>
   1fa6c:	ldr	r3, [r4, r3]
   1fa70:	b	1f950 <policydb_role_cache@@Base+0x46c>
   1fa74:	ldr	r3, [r7, #20]
   1fa78:	cmp	r3, #0
   1fa7c:	beq	1fba8 <policydb_role_cache@@Base+0x6c4>
   1fa80:	ldr	ip, [r3, #12]
   1fa84:	cmp	ip, #0
   1fa88:	beq	1f998 <policydb_role_cache@@Base+0x4b4>
   1fa8c:	ldr	r2, [pc, #352]	; 1fbf4 <policydb_role_cache@@Base+0x710>
   1fa90:	mov	lr, #1
   1fa94:	ldr	r0, [pc, #348]	; 1fbf8 <policydb_role_cache@@Base+0x714>
   1fa98:	mov	r1, r3
   1fa9c:	add	r2, pc, r2
   1faa0:	str	lr, [r3]
   1faa4:	add	r0, pc, r0
   1faa8:	add	r2, r2, #16
   1faac:	stmib	r3, {r0, r2}
   1fab0:	ldr	r2, [pc, #324]	; 1fbfc <policydb_role_cache@@Base+0x718>
   1fab4:	ldr	r0, [r3, #16]
   1fab8:	add	r2, pc, r2
   1fabc:	blx	ip
   1fac0:	b	1f998 <policydb_role_cache@@Base+0x4b4>
   1fac4:	ldr	r3, [r7, #20]
   1fac8:	cmp	r3, #0
   1facc:	beq	1fb9c <policydb_role_cache@@Base+0x6b8>
   1fad0:	ldr	ip, [r3, #12]
   1fad4:	cmp	ip, #0
   1fad8:	beq	1f998 <policydb_role_cache@@Base+0x4b4>
   1fadc:	ldr	r2, [pc, #284]	; 1fc00 <policydb_role_cache@@Base+0x71c>
   1fae0:	mov	lr, #1
   1fae4:	ldr	r0, [pc, #280]	; 1fc04 <policydb_role_cache@@Base+0x720>
   1fae8:	mov	r1, r3
   1faec:	add	r2, pc, r2
   1faf0:	str	lr, [r3]
   1faf4:	add	r0, pc, r0
   1faf8:	add	r2, r2, #16
   1fafc:	stmib	r3, {r0, r2}
   1fb00:	ldr	r2, [pc, #256]	; 1fc08 <policydb_role_cache@@Base+0x724>
   1fb04:	ldr	r0, [r3, #16]
   1fb08:	add	r2, pc, r2
   1fb0c:	blx	ip
   1fb10:	b	1f998 <policydb_role_cache@@Base+0x4b4>
   1fb14:	mov	r5, #0
   1fb18:	b	1f998 <policydb_role_cache@@Base+0x4b4>
   1fb1c:	add	r8, sl, #4
   1fb20:	str	r3, [sl, #12]
   1fb24:	mov	r1, r7
   1fb28:	mov	r0, r8
   1fb2c:	bl	14484 <__assert_fail@plt+0x3614>
   1fb30:	subs	r5, r0, #0
   1fb34:	bne	1fac4 <policydb_role_cache@@Base+0x5e0>
   1fb38:	add	r0, sl, #16
   1fb3c:	mov	r1, r8
   1fb40:	bl	143b8 <__assert_fail@plt+0x3548>
   1fb44:	subs	r5, r0, #0
   1fb48:	beq	1fb14 <policydb_role_cache@@Base+0x630>
   1fb4c:	ldr	r3, [r7, #20]
   1fb50:	cmp	r3, #0
   1fb54:	beq	1fbc0 <policydb_role_cache@@Base+0x6dc>
   1fb58:	ldr	ip, [r3, #12]
   1fb5c:	cmp	ip, #0
   1fb60:	beq	1fa5c <policydb_role_cache@@Base+0x578>
   1fb64:	ldr	r2, [pc, #160]	; 1fc0c <policydb_role_cache@@Base+0x728>
   1fb68:	mov	lr, #1
   1fb6c:	ldr	r0, [pc, #156]	; 1fc10 <policydb_role_cache@@Base+0x72c>
   1fb70:	mov	r1, r3
   1fb74:	add	r2, pc, r2
   1fb78:	str	lr, [r3]
   1fb7c:	add	r0, pc, r0
   1fb80:	add	r2, r2, #16
   1fb84:	stmib	r3, {r0, r2}
   1fb88:	ldr	r2, [pc, #132]	; 1fc14 <policydb_role_cache@@Base+0x730>
   1fb8c:	ldr	r0, [r3, #16]
   1fb90:	add	r2, pc, r2
   1fb94:	blx	ip
   1fb98:	b	1fa5c <policydb_role_cache@@Base+0x578>
   1fb9c:	ldr	r3, [pc, #76]	; 1fbf0 <policydb_role_cache@@Base+0x70c>
   1fba0:	ldr	r3, [r4, r3]
   1fba4:	b	1fad0 <policydb_role_cache@@Base+0x5ec>
   1fba8:	ldr	r3, [pc, #64]	; 1fbf0 <policydb_role_cache@@Base+0x70c>
   1fbac:	ldr	r3, [r4, r3]
   1fbb0:	b	1fa80 <policydb_role_cache@@Base+0x59c>
   1fbb4:	ldr	r3, [pc, #52]	; 1fbf0 <policydb_role_cache@@Base+0x70c>
   1fbb8:	ldr	r3, [r4, r3]
   1fbbc:	b	1fa1c <policydb_role_cache@@Base+0x538>
   1fbc0:	ldr	r3, [pc, #40]	; 1fbf0 <policydb_role_cache@@Base+0x70c>
   1fbc4:	ldr	r3, [r4, r3]
   1fbc8:	b	1fb58 <policydb_role_cache@@Base+0x674>
   1fbcc:	bl	10cd8 <__stack_chk_fail@plt>
   1fbd0:	andeq	r9, r3, r8, ror #13
   1fbd4:	strheq	r0, [r0], -ip
   1fbd8:	andeq	r5, r2, r4, lsl #9
   1fbdc:	strdeq	r3, [r2], -r4
   1fbe0:	strdeq	r5, [r2], -r0
   1fbe4:			; <UNDEFINED> instruction: 0x000253bc
   1fbe8:	andeq	r3, r2, ip, lsr #14
   1fbec:	andeq	r5, r2, ip, ror #10
   1fbf0:	andeq	r0, r0, ip, asr #1
   1fbf4:	andeq	r5, r2, r8, asr r3
   1fbf8:	andeq	r3, r2, r8, asr #13
   1fbfc:	ldrdeq	r5, [r2], -r8
   1fc00:	andeq	r5, r2, r8, lsl #6
   1fc04:	andeq	r3, r2, r8, ror r6
   1fc08:	muleq	r2, r8, r4
   1fc0c:	andeq	r5, r2, r0, lsl #5
   1fc10:	strdeq	r3, [r2], -r0
   1fc14:	andeq	r4, r2, r4, asr #19
   1fc18:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fc1c:	mov	r9, r0
   1fc20:	mov	r0, r1
   1fc24:	mov	fp, r1
   1fc28:	bl	1c954 <__assert_fail@plt+0xbae4>
   1fc2c:	ldm	r9, {r3, r7}
   1fc30:	ldr	r0, [r9, #8]
   1fc34:	mov	r8, #0
   1fc38:	cmp	r7, #0
   1fc3c:	str	r3, [fp]
   1fc40:	ldrne	r6, [r7]
   1fc44:	moveq	r6, r7
   1fc48:	cmp	r6, r0
   1fc4c:	bcs	1fcb0 <policydb_role_cache@@Base+0x7cc>
   1fc50:	ldr	ip, [r7, #8]
   1fc54:	ldr	r1, [r7]
   1fc58:	ldr	r2, [r7, #12]
   1fc5c:	rsb	r3, r1, r6
   1fc60:	lsr	r4, ip, r3
   1fc64:	rsb	sl, r3, #32
   1fc68:	sub	ip, r3, #32
   1fc6c:	orr	r4, r4, r2, lsl sl
   1fc70:	orr	r4, r4, r2, lsr ip
   1fc74:	lsr	r5, r2, r3
   1fc78:	mov	r2, #1
   1fc7c:	mov	r3, #0
   1fc80:	and	r2, r2, r4
   1fc84:	and	r3, r3, r5
   1fc88:	orrs	ip, r2, r3
   1fc8c:	beq	1fcc0 <policydb_role_cache@@Base+0x7dc>
   1fc90:	cmp	r8, #0
   1fc94:	beq	1fcf0 <policydb_role_cache@@Base+0x80c>
   1fc98:	add	r1, r1, #63	; 0x3f
   1fc9c:	cmp	r6, r1
   1fca0:	beq	1fcd8 <policydb_role_cache@@Base+0x7f4>
   1fca4:	add	r6, r6, #1
   1fca8:	cmp	r6, r0
   1fcac:	bcc	1fc50 <policydb_role_cache@@Base+0x76c>
   1fcb0:	cmp	r8, #0
   1fcb4:	mov	r0, #0
   1fcb8:	strne	r6, [r8, #4]
   1fcbc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fcc0:	cmp	r8, #0
   1fcc4:	add	r1, r1, #63	; 0x3f
   1fcc8:	strne	r6, [r8, #4]
   1fccc:	movne	r8, #0
   1fcd0:	cmp	r6, r1
   1fcd4:	bne	1fca4 <policydb_role_cache@@Base+0x7c0>
   1fcd8:	ldr	r3, [r7, #16]
   1fcdc:	cmp	r3, #0
   1fce0:	beq	1fca4 <policydb_role_cache@@Base+0x7c0>
   1fce4:	ldr	r6, [r3]
   1fce8:	mov	r7, r3
   1fcec:	b	1fc48 <policydb_role_cache@@Base+0x764>
   1fcf0:	mov	r0, #12
   1fcf4:	bl	10d44 <malloc@plt>
   1fcf8:	subs	r8, r0, #0
   1fcfc:	beq	1fd24 <policydb_role_cache@@Base+0x840>
   1fd00:	bl	1c910 <__assert_fail@plt+0xbaa0>
   1fd04:	ldr	r3, [fp, #4]
   1fd08:	ldr	r1, [r7]
   1fd0c:	add	r2, r6, #1
   1fd10:	ldr	r0, [r9, #8]
   1fd14:	str	r2, [r8]
   1fd18:	str	r3, [r8, #8]
   1fd1c:	str	r8, [fp, #4]
   1fd20:	b	1fc98 <policydb_role_cache@@Base+0x7b4>
   1fd24:	mvn	r0, #0
   1fd28:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fd2c:	push	{r3, r4, r5, lr}
   1fd30:	mov	r5, r0
   1fd34:	mov	r4, r1
   1fd38:	bl	1fc18 <policydb_role_cache@@Base+0x734>
   1fd3c:	cmp	r0, #0
   1fd40:	bne	1fd5c <policydb_role_cache@@Base+0x878>
   1fd44:	add	r0, r5, #12
   1fd48:	add	r1, r4, #8
   1fd4c:	bl	1fc18 <policydb_role_cache@@Base+0x734>
   1fd50:	subs	r0, r0, #0
   1fd54:	mvnne	r0, #0
   1fd58:	pop	{r3, r4, r5, pc}
   1fd5c:	mvn	r0, #0
   1fd60:	pop	{r3, r4, r5, pc}
   1fd64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fd68:	sub	sp, sp, #20
   1fd6c:	ldr	sl, [pc, #476]	; 1ff50 <policydb_role_cache@@Base+0xa6c>
   1fd70:	add	r8, sp, #4
   1fd74:	ldr	r3, [pc, #472]	; 1ff54 <policydb_role_cache@@Base+0xa70>
   1fd78:	mov	r7, r1
   1fd7c:	add	sl, pc, sl
   1fd80:	mov	r6, r0
   1fd84:	ldr	fp, [sl, r3]
   1fd88:	ldr	r3, [fp]
   1fd8c:	str	r3, [sp, #12]
   1fd90:	bl	1c954 <__assert_fail@plt+0xbae4>
   1fd94:	mov	r1, r7
   1fd98:	mov	r0, r8
   1fd9c:	mov	r2, #8
   1fda0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1fda4:	cmp	r0, #0
   1fda8:	blt	1fe64 <policydb_role_cache@@Base+0x980>
   1fdac:	ldmib	sp, {r3, r9}
   1fdb0:	cmp	r9, #0
   1fdb4:	str	r3, [r6]
   1fdb8:	movne	r5, #0
   1fdbc:	bne	1fe00 <policydb_role_cache@@Base+0x91c>
   1fdc0:	b	1fecc <policydb_role_cache@@Base+0x9e8>
   1fdc4:	bl	1c910 <__assert_fail@plt+0xbaa0>
   1fdc8:	ldr	r3, [r6, #4]
   1fdcc:	mov	r0, r8
   1fdd0:	mov	r1, r7
   1fdd4:	mov	r2, #8
   1fdd8:	str	r3, [r4, #8]
   1fddc:	str	r4, [r6, #4]
   1fde0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   1fde4:	cmp	r0, #0
   1fde8:	blt	1fed4 <policydb_role_cache@@Base+0x9f0>
   1fdec:	add	r5, r5, #1
   1fdf0:	ldmib	sp, {r2, r3}
   1fdf4:	cmp	r5, r9
   1fdf8:	stm	r4, {r2, r3}
   1fdfc:	beq	1fecc <policydb_role_cache@@Base+0x9e8>
   1fe00:	mov	r0, #12
   1fe04:	bl	10d44 <malloc@plt>
   1fe08:	subs	r4, r0, #0
   1fe0c:	bne	1fdc4 <policydb_role_cache@@Base+0x8e0>
   1fe10:	ldr	r3, [r7, #20]
   1fe14:	cmp	r3, #0
   1fe18:	beq	1ff34 <policydb_role_cache@@Base+0xa50>
   1fe1c:	ldr	ip, [r3, #12]
   1fe20:	cmp	ip, #0
   1fe24:	beq	1feb0 <policydb_role_cache@@Base+0x9cc>
   1fe28:	ldr	r2, [pc, #296]	; 1ff58 <policydb_role_cache@@Base+0xa74>
   1fe2c:	mov	lr, #1
   1fe30:	ldr	r0, [pc, #292]	; 1ff5c <policydb_role_cache@@Base+0xa78>
   1fe34:	mov	r1, r3
   1fe38:	add	r2, pc, r2
   1fe3c:	str	lr, [r3]
   1fe40:	add	r0, pc, r0
   1fe44:	add	r2, r2, #40	; 0x28
   1fe48:	stmib	r3, {r0, r2}
   1fe4c:	ldr	r2, [pc, #268]	; 1ff60 <policydb_role_cache@@Base+0xa7c>
   1fe50:	ldr	r0, [r3, #16]
   1fe54:	add	r2, pc, r2
   1fe58:	blx	ip
   1fe5c:	mvn	r0, #21
   1fe60:	b	1feb4 <policydb_role_cache@@Base+0x9d0>
   1fe64:	ldr	r3, [r7, #20]
   1fe68:	cmp	r3, #0
   1fe6c:	beq	1ff28 <policydb_role_cache@@Base+0xa44>
   1fe70:	ldr	ip, [r3, #12]
   1fe74:	cmp	ip, #0
   1fe78:	beq	1feb0 <policydb_role_cache@@Base+0x9cc>
   1fe7c:	ldr	r2, [pc, #224]	; 1ff64 <policydb_role_cache@@Base+0xa80>
   1fe80:	mov	lr, #1
   1fe84:	ldr	r0, [pc, #220]	; 1ff68 <policydb_role_cache@@Base+0xa84>
   1fe88:	mov	r1, r3
   1fe8c:	add	r2, pc, r2
   1fe90:	str	lr, [r3]
   1fe94:	add	r0, pc, r0
   1fe98:	add	r2, r2, #40	; 0x28
   1fe9c:	stmib	r3, {r0, r2}
   1fea0:	ldr	r2, [pc, #196]	; 1ff6c <policydb_role_cache@@Base+0xa88>
   1fea4:	ldr	r0, [r3, #16]
   1fea8:	add	r2, pc, r2
   1feac:	blx	ip
   1feb0:	mvn	r0, #21
   1feb4:	ldr	r2, [sp, #12]
   1feb8:	ldr	r3, [fp]
   1febc:	cmp	r2, r3
   1fec0:	bne	1ff4c <policydb_role_cache@@Base+0xa68>
   1fec4:	add	sp, sp, #20
   1fec8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fecc:	mov	r0, #0
   1fed0:	b	1feb4 <policydb_role_cache@@Base+0x9d0>
   1fed4:	ldr	r3, [r7, #20]
   1fed8:	cmp	r3, #0
   1fedc:	beq	1ff40 <policydb_role_cache@@Base+0xa5c>
   1fee0:	ldr	ip, [r3, #12]
   1fee4:	cmp	ip, #0
   1fee8:	beq	1feb0 <policydb_role_cache@@Base+0x9cc>
   1feec:	ldr	r2, [pc, #124]	; 1ff70 <policydb_role_cache@@Base+0xa8c>
   1fef0:	mov	lr, #1
   1fef4:	ldr	r0, [pc, #120]	; 1ff74 <policydb_role_cache@@Base+0xa90>
   1fef8:	mov	r1, r3
   1fefc:	add	r2, pc, r2
   1ff00:	str	lr, [r3]
   1ff04:	add	r0, pc, r0
   1ff08:	add	r2, r2, #40	; 0x28
   1ff0c:	stmib	r3, {r0, r2}
   1ff10:	ldr	r2, [pc, #96]	; 1ff78 <policydb_role_cache@@Base+0xa94>
   1ff14:	ldr	r0, [r3, #16]
   1ff18:	add	r2, pc, r2
   1ff1c:	blx	ip
   1ff20:	mvn	r0, #21
   1ff24:	b	1feb4 <policydb_role_cache@@Base+0x9d0>
   1ff28:	ldr	r3, [pc, #76]	; 1ff7c <policydb_role_cache@@Base+0xa98>
   1ff2c:	ldr	r3, [sl, r3]
   1ff30:	b	1fe70 <policydb_role_cache@@Base+0x98c>
   1ff34:	ldr	r3, [pc, #64]	; 1ff7c <policydb_role_cache@@Base+0xa98>
   1ff38:	ldr	r3, [sl, r3]
   1ff3c:	b	1fe1c <policydb_role_cache@@Base+0x938>
   1ff40:	ldr	r3, [pc, #52]	; 1ff7c <policydb_role_cache@@Base+0xa98>
   1ff44:	ldr	r3, [sl, r3]
   1ff48:	b	1fee0 <policydb_role_cache@@Base+0x9fc>
   1ff4c:	bl	10cd8 <__stack_chk_fail@plt>
   1ff50:	andeq	r9, r3, ip, ror r2
   1ff54:	strheq	r0, [r0], -ip
   1ff58:			; <UNDEFINED> instruction: 0x00024fbc
   1ff5c:	andeq	r3, r2, ip, lsr #6
   1ff60:	andeq	r4, r2, r0, lsl #14
   1ff64:	andeq	r4, r2, r8, ror #30
   1ff68:	ldrdeq	r3, [r2], -r8
   1ff6c:	andeq	r5, r2, r8, lsr #1
   1ff70:	strdeq	r4, [r2], -r8
   1ff74:	andeq	r3, r2, r8, ror #4
   1ff78:	andeq	r5, r2, r8, asr #32
   1ff7c:	andeq	r0, r0, ip, asr #1
   1ff80:	ldr	r3, [r1, #4]
   1ff84:	push	{r4}		; (str r4, [sp, #-4]!)
   1ff88:	cmp	r3, #0
   1ff8c:	beq	1ffc0 <policydb_role_cache@@Base+0xadc>
   1ff90:	ldr	r3, [r1]
   1ff94:	cmp	r3, #0
   1ff98:	beq	1ffcc <policydb_role_cache@@Base+0xae8>
   1ff9c:	ldr	ip, [r2, #52]	; 0x34
   1ffa0:	cmp	r3, ip
   1ffa4:	bhi	1ffcc <policydb_role_cache@@Base+0xae8>
   1ffa8:	ldr	r4, [r2, #100]	; 0x64
   1ffac:	sub	ip, r3, #-1073741823	; 0xc0000001
   1ffb0:	mov	r3, #0
   1ffb4:	str	r0, [r4, ip, lsl #2]
   1ffb8:	ldr	r2, [r2, #132]	; 0x84
   1ffbc:	str	r1, [r2, ip, lsl #2]
   1ffc0:	mov	r0, r3
   1ffc4:	pop	{r4}		; (ldr r4, [sp], #4)
   1ffc8:	bx	lr
   1ffcc:	mvn	r3, #21
   1ffd0:	b	1ffc0 <policydb_role_cache@@Base+0xadc>
   1ffd4:	ldrb	r3, [r1, #4]
   1ffd8:	cmp	r3, #0
   1ffdc:	movne	r3, #0
   1ffe0:	bne	2000c <policydb_role_cache@@Base+0xb28>
   1ffe4:	ldr	r1, [r1]
   1ffe8:	ldr	r1, [r1]
   1ffec:	cmp	r1, #0
   1fff0:	beq	20014 <policydb_role_cache@@Base+0xb30>
   1fff4:	ldr	ip, [r2, #76]	; 0x4c
   1fff8:	cmp	r1, ip
   1fffc:	bhi	20014 <policydb_role_cache@@Base+0xb30>
   20000:	ldr	r2, [r2, #112]	; 0x70
   20004:	sub	r1, r1, #-1073741823	; 0xc0000001
   20008:	str	r0, [r2, r1, lsl #2]
   2000c:	mov	r0, r3
   20010:	bx	lr
   20014:	mvn	r3, #21
   20018:	b	2000c <policydb_role_cache@@Base+0xb28>
   2001c:	ldrb	r3, [r1, #4]
   20020:	cmp	r3, #0
   20024:	movne	r3, #0
   20028:	bne	20050 <policydb_role_cache@@Base+0xb6c>
   2002c:	ldr	r1, [r1]
   20030:	cmp	r1, #0
   20034:	beq	20058 <policydb_role_cache@@Base+0xb74>
   20038:	ldr	ip, [r2, #84]	; 0x54
   2003c:	cmp	r1, ip
   20040:	bhi	20058 <policydb_role_cache@@Base+0xb74>
   20044:	ldr	r2, [r2, #116]	; 0x74
   20048:	sub	r1, r1, #-1073741823	; 0xc0000001
   2004c:	str	r0, [r2, r1, lsl #2]
   20050:	mov	r0, r3
   20054:	bx	lr
   20058:	mvn	r3, #21
   2005c:	b	20050 <policydb_role_cache@@Base+0xb6c>
   20060:	ldr	r3, [pc, #216]	; 20140 <policydb_role_cache@@Base+0xc5c>
   20064:	ldr	r2, [pc, #216]	; 20144 <policydb_role_cache@@Base+0xc60>
   20068:	add	r3, pc, r3
   2006c:	push	{r4, r5, r6, r7, r8, r9, lr}
   20070:	sub	sp, sp, #20
   20074:	ldr	r5, [r3, r2]
   20078:	mov	r9, r0
   2007c:	mov	r7, r1
   20080:	mov	r0, #1
   20084:	mov	r1, #4
   20088:	ldr	r3, [r5]
   2008c:	str	r3, [sp, #12]
   20090:	bl	10c84 <calloc@plt>
   20094:	subs	r6, r0, #0
   20098:	beq	20134 <policydb_role_cache@@Base+0xc50>
   2009c:	add	r0, sp, #4
   200a0:	mov	r1, r7
   200a4:	mov	r2, #8
   200a8:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   200ac:	cmp	r0, #0
   200b0:	blt	20124 <policydb_role_cache@@Base+0xc40>
   200b4:	ldr	r3, [sp, #8]
   200b8:	ldr	r4, [sp, #4]
   200bc:	str	r3, [r6]
   200c0:	add	r0, r4, #1
   200c4:	bl	10d44 <malloc@plt>
   200c8:	subs	r8, r0, #0
   200cc:	beq	20124 <policydb_role_cache@@Base+0xc40>
   200d0:	mov	r1, r7
   200d4:	mov	r2, r4
   200d8:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   200dc:	cmp	r0, #0
   200e0:	blt	2011c <policydb_role_cache@@Base+0xc38>
   200e4:	mov	r3, #0
   200e8:	mov	r0, r9
   200ec:	mov	r1, r8
   200f0:	strb	r3, [r8, r4]
   200f4:	mov	r2, r6
   200f8:	bl	147d0 <__assert_fail@plt+0x3960>
   200fc:	cmp	r0, #0
   20100:	bne	2011c <policydb_role_cache@@Base+0xc38>
   20104:	ldr	r2, [sp, #12]
   20108:	ldr	r3, [r5]
   2010c:	cmp	r2, r3
   20110:	bne	2013c <policydb_role_cache@@Base+0xc58>
   20114:	add	sp, sp, #20
   20118:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2011c:	mov	r0, r8
   20120:	bl	10ca8 <free@plt>
   20124:	mov	r0, r6
   20128:	bl	10ca8 <free@plt>
   2012c:	mvn	r0, #0
   20130:	b	20104 <policydb_role_cache@@Base+0xc20>
   20134:	mvn	r0, #0
   20138:	b	20104 <policydb_role_cache@@Base+0xc20>
   2013c:	bl	10cd8 <__stack_chk_fail@plt>
   20140:	muleq	r3, r0, pc	; <UNPREDICTABLE>
   20144:	strheq	r0, [r0], -ip
   20148:	ldr	r3, [pc, #296]	; 20278 <policydb_role_cache@@Base+0xd94>
   2014c:	mov	r0, #1
   20150:	ldr	ip, [pc, #292]	; 2027c <policydb_role_cache@@Base+0xd98>
   20154:	add	r3, pc, r3
   20158:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2015c:	sub	sp, sp, #28
   20160:	ldr	r9, [r3, ip]
   20164:	mov	sl, r1
   20168:	mov	r1, #12
   2016c:	mov	r6, r2
   20170:	ldr	r3, [r9]
   20174:	str	r3, [sp, #20]
   20178:	bl	10c84 <calloc@plt>
   2017c:	subs	r5, r0, #0
   20180:	beq	2026c <policydb_role_cache@@Base+0xd88>
   20184:	add	r0, sp, #4
   20188:	mov	r1, r6
   2018c:	mov	r2, #16
   20190:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   20194:	cmp	r0, #0
   20198:	blt	20264 <policydb_role_cache@@Base+0xd80>
   2019c:	ldr	r3, [sp, #8]
   201a0:	mov	r0, r5
   201a4:	mov	r1, #32
   201a8:	ldr	r8, [sp, #4]
   201ac:	str	r3, [r0], #4
   201b0:	bl	2bb54 <policydb_user_cache@@Base+0xb238>
   201b4:	subs	r4, r0, #0
   201b8:	bne	20264 <policydb_role_cache@@Base+0xd80>
   201bc:	ldr	r3, [sp, #12]
   201c0:	add	r0, r8, #1
   201c4:	ldr	r7, [sp, #16]
   201c8:	str	r3, [r5, #8]
   201cc:	bl	10d44 <malloc@plt>
   201d0:	subs	fp, r0, #0
   201d4:	beq	20264 <policydb_role_cache@@Base+0xd80>
   201d8:	mov	r1, r6
   201dc:	mov	r2, r8
   201e0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   201e4:	cmp	r0, #0
   201e8:	blt	2021c <policydb_role_cache@@Base+0xd38>
   201ec:	cmp	r7, #0
   201f0:	strb	r4, [fp, r8]
   201f4:	bne	20208 <policydb_role_cache@@Base+0xd24>
   201f8:	b	20248 <policydb_role_cache@@Base+0xd64>
   201fc:	add	r4, r4, #1
   20200:	cmp	r4, r7
   20204:	beq	20248 <policydb_role_cache@@Base+0xd64>
   20208:	ldr	r0, [r5, #4]
   2020c:	mov	r1, r6
   20210:	bl	20060 <policydb_role_cache@@Base+0xb7c>
   20214:	cmp	r0, #0
   20218:	beq	201fc <policydb_role_cache@@Base+0xd18>
   2021c:	mov	r0, fp
   20220:	mov	r1, r5
   20224:	mov	r2, #0
   20228:	bl	1f51c <policydb_role_cache@@Base+0x38>
   2022c:	mvn	r0, #0
   20230:	ldr	r2, [sp, #20]
   20234:	ldr	r3, [r9]
   20238:	cmp	r2, r3
   2023c:	bne	20274 <policydb_role_cache@@Base+0xd90>
   20240:	add	sp, sp, #28
   20244:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20248:	mov	r0, sl
   2024c:	mov	r1, fp
   20250:	mov	r2, r5
   20254:	bl	147d0 <__assert_fail@plt+0x3960>
   20258:	cmp	r0, #0
   2025c:	beq	20230 <policydb_role_cache@@Base+0xd4c>
   20260:	b	2021c <policydb_role_cache@@Base+0xd38>
   20264:	mov	fp, #0
   20268:	b	2021c <policydb_role_cache@@Base+0xd38>
   2026c:	mvn	r0, #0
   20270:	b	20230 <policydb_role_cache@@Base+0xd4c>
   20274:	bl	10cd8 <__stack_chk_fail@plt>
   20278:	andeq	r8, r3, r4, lsr #29
   2027c:	strheq	r0, [r0], -ip
   20280:	ldr	ip, [pc, #616]	; 204f0 <policydb_role_cache@@Base+0x100c>
   20284:	cmp	r3, #0
   20288:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2028c:	add	ip, pc, ip
   20290:	ldr	r4, [pc, #604]	; 204f4 <policydb_role_cache@@Base+0x1010>
   20294:	sub	sp, sp, #52	; 0x34
   20298:	str	r3, [sp, #28]
   2029c:	mov	r3, ip
   202a0:	str	r0, [sp, #16]
   202a4:	str	r1, [sp, #20]
   202a8:	str	r2, [sp, #24]
   202ac:	ldr	r4, [ip, r4]
   202b0:	ldr	r7, [sp, #92]	; 0x5c
   202b4:	ldr	r3, [r4]
   202b8:	str	r4, [sp, #8]
   202bc:	str	r3, [sp, #44]	; 0x2c
   202c0:	beq	204dc <policydb_role_cache@@Base+0xff8>
   202c4:	mov	r3, #0
   202c8:	add	r8, sp, #32
   202cc:	mov	r4, r3
   202d0:	str	r3, [sp, #12]
   202d4:	mov	r0, #1
   202d8:	mov	r1, #12
   202dc:	bl	10c84 <calloc@plt>
   202e0:	subs	sl, r0, #0
   202e4:	beq	20408 <policydb_role_cache@@Base+0xf24>
   202e8:	cmp	r4, #0
   202ec:	mov	r0, r8
   202f0:	strne	sl, [r4, #8]
   202f4:	mov	r1, r7
   202f8:	ldreq	r3, [sp, #24]
   202fc:	mov	r2, #8
   20300:	streq	sl, [r3]
   20304:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   20308:	cmp	r0, #0
   2030c:	blt	20408 <policydb_role_cache@@Base+0xf24>
   20310:	ldr	r9, [sp, #36]	; 0x24
   20314:	ldr	r3, [sp, #32]
   20318:	cmp	r9, #0
   2031c:	str	r3, [sl]
   20320:	beq	20408 <policydb_role_cache@@Base+0xf24>
   20324:	mov	r5, #0
   20328:	mvn	r6, #0
   2032c:	mov	r4, r5
   20330:	mov	r0, #28
   20334:	bl	10d44 <malloc@plt>
   20338:	subs	fp, r0, #0
   2033c:	beq	20408 <policydb_role_cache@@Base+0xf24>
   20340:	bl	332cc <cond_index_bool@@Base+0x594>
   20344:	cmn	r0, #1
   20348:	beq	2049c <policydb_role_cache@@Base+0xfb8>
   2034c:	cmp	r4, #0
   20350:	mov	r0, r8
   20354:	strne	fp, [r4, #24]
   20358:	mov	r1, r7
   2035c:	streq	fp, [sl, #4]
   20360:	mov	r2, #12
   20364:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   20368:	cmp	r0, #0
   2036c:	blt	20408 <policydb_role_cache@@Base+0xf24>
   20370:	ldr	r1, [sp, #32]
   20374:	ldr	r0, [sp, #36]	; 0x24
   20378:	ldr	ip, [sp, #40]	; 0x28
   2037c:	sub	r2, r1, #1
   20380:	str	r1, [fp]
   20384:	stmib	fp, {r0, ip}
   20388:	cmp	r2, #4
   2038c:	addls	pc, pc, r2, lsl #2
   20390:	b	20408 <policydb_role_cache@@Base+0xf24>
   20394:	b	2045c <policydb_role_cache@@Base+0xf78>
   20398:	b	2044c <policydb_role_cache@@Base+0xf68>
   2039c:	b	2044c <policydb_role_cache@@Base+0xf68>
   203a0:	b	2042c <policydb_role_cache@@Base+0xf48>
   203a4:	b	203a8 <policydb_role_cache@@Base+0xec4>
   203a8:	ldr	r2, [sp, #88]	; 0x58
   203ac:	cmp	r2, #0
   203b0:	beq	20468 <policydb_role_cache@@Base+0xf84>
   203b4:	cmp	r6, #4
   203b8:	beq	20408 <policydb_role_cache@@Base+0xf24>
   203bc:	add	r0, fp, #12
   203c0:	mov	r1, r7
   203c4:	bl	14484 <__assert_fail@plt+0x3614>
   203c8:	add	r6, r6, #1
   203cc:	cmp	r0, #0
   203d0:	bne	20408 <policydb_role_cache@@Base+0xf24>
   203d4:	ldr	r3, [sp, #16]
   203d8:	ldr	r2, [r3]
   203dc:	cmp	r2, #0
   203e0:	bne	20474 <policydb_role_cache@@Base+0xf90>
   203e4:	ldr	r3, [sp, #20]
   203e8:	ldr	r2, [r3]
   203ec:	cmp	r2, #28
   203f0:	bls	20438 <policydb_role_cache@@Base+0xf54>
   203f4:	ldr	r0, [fp, #20]
   203f8:	mov	r1, r7
   203fc:	bl	1f64c <policydb_role_cache@@Base+0x168>
   20400:	cmp	r0, #0
   20404:	beq	20438 <policydb_role_cache@@Base+0xf54>
   20408:	mvn	r2, #0
   2040c:	mov	r0, r2
   20410:	ldr	r2, [sp, #8]
   20414:	ldr	r1, [sp, #44]	; 0x2c
   20418:	ldr	r3, [r2]
   2041c:	cmp	r1, r3
   20420:	bne	204ec <policydb_role_cache@@Base+0x1008>
   20424:	add	sp, sp, #52	; 0x34
   20428:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2042c:	cmp	r6, #4
   20430:	beq	20408 <policydb_role_cache@@Base+0xf24>
   20434:	add	r6, r6, #1
   20438:	add	r5, r5, #1
   2043c:	cmp	r5, r9
   20440:	beq	204b4 <policydb_role_cache@@Base+0xfd0>
   20444:	mov	r4, fp
   20448:	b	20330 <policydb_role_cache@@Base+0xe4c>
   2044c:	cmp	r6, #0
   20450:	ble	20408 <policydb_role_cache@@Base+0xf24>
   20454:	sub	r6, r6, #1
   20458:	b	20438 <policydb_role_cache@@Base+0xf54>
   2045c:	cmn	r6, #1
   20460:	bne	20438 <policydb_role_cache@@Base+0xf54>
   20464:	b	20408 <policydb_role_cache@@Base+0xf24>
   20468:	tst	r0, #16
   2046c:	beq	203b4 <policydb_role_cache@@Base+0xed0>
   20470:	b	20408 <policydb_role_cache@@Base+0xf24>
   20474:	ldr	r0, [fp, #20]
   20478:	mov	r1, r7
   2047c:	bl	1f64c <policydb_role_cache@@Base+0x168>
   20480:	cmp	r0, #0
   20484:	bne	20408 <policydb_role_cache@@Base+0xf24>
   20488:	ldr	r3, [sp, #16]
   2048c:	ldr	r2, [r3]
   20490:	cmp	r2, #0
   20494:	bne	20438 <policydb_role_cache@@Base+0xf54>
   20498:	b	203e4 <policydb_role_cache@@Base+0xf00>
   2049c:	mov	r2, r0
   204a0:	mov	r0, fp
   204a4:	str	r2, [sp, #4]
   204a8:	bl	10ca8 <free@plt>
   204ac:	ldr	r2, [sp, #4]
   204b0:	b	2040c <policydb_role_cache@@Base+0xf28>
   204b4:	cmp	r6, #0
   204b8:	bne	20408 <policydb_role_cache@@Base+0xf24>
   204bc:	ldr	r3, [sp, #12]
   204c0:	ldr	r2, [sp, #28]
   204c4:	add	r3, r3, #1
   204c8:	str	r3, [sp, #12]
   204cc:	cmp	r3, r2
   204d0:	beq	204e4 <policydb_role_cache@@Base+0x1000>
   204d4:	mov	r4, sl
   204d8:	b	202d4 <policydb_role_cache@@Base+0xdf0>
   204dc:	ldr	r2, [sp, #28]
   204e0:	b	2040c <policydb_role_cache@@Base+0xf28>
   204e4:	mov	r2, r6
   204e8:	b	2040c <policydb_role_cache@@Base+0xf28>
   204ec:	bl	10cd8 <__stack_chk_fail@plt>
   204f0:	andeq	r8, r3, ip, ror #26
   204f4:	strheq	r0, [r0], -ip
   204f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   204fc:	sub	sp, sp, #68	; 0x44
   20500:	ldr	r9, [pc, #840]	; 20850 <policydb_role_cache@@Base+0x136c>
   20504:	mov	r7, r0
   20508:	ldr	r3, [pc, #836]	; 20854 <policydb_role_cache@@Base+0x1370>
   2050c:	mov	r0, #1
   20510:	add	r9, pc, r9
   20514:	str	r1, [sp, #24]
   20518:	mov	r1, #32
   2051c:	mov	r5, r2
   20520:	ldr	r3, [r9, r3]
   20524:	str	r3, [sp, #12]
   20528:	ldr	r3, [r3]
   2052c:	str	r3, [sp, #60]	; 0x3c
   20530:	bl	10c84 <calloc@plt>
   20534:	subs	r4, r0, #0
   20538:	beq	20838 <policydb_role_cache@@Base+0x1354>
   2053c:	add	r1, sp, #36	; 0x24
   20540:	mov	r2, #24
   20544:	str	r1, [sp, #16]
   20548:	add	r0, sp, #36	; 0x24
   2054c:	mov	r1, r5
   20550:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   20554:	cmp	r0, #0
   20558:	blt	20810 <policydb_role_cache@@Base+0x132c>
   2055c:	ldr	r3, [sp, #44]	; 0x2c
   20560:	mov	r0, r4
   20564:	mov	r1, #32
   20568:	ldr	r8, [sp, #36]	; 0x24
   2056c:	ldr	fp, [sp, #40]	; 0x28
   20570:	str	r3, [r0], #12
   20574:	bl	2bb54 <policydb_user_cache@@Base+0xb238>
   20578:	cmp	r0, #0
   2057c:	str	r0, [sp, #20]
   20580:	bne	20810 <policydb_role_cache@@Base+0x132c>
   20584:	ldr	r3, [sp, #48]	; 0x30
   20588:	add	r0, r8, #1
   2058c:	ldr	r2, [sp, #56]	; 0x38
   20590:	ldr	r6, [sp, #52]	; 0x34
   20594:	str	r3, [r4, #16]
   20598:	str	r2, [sp, #28]
   2059c:	bl	10d44 <malloc@plt>
   205a0:	subs	sl, r0, #0
   205a4:	beq	20810 <policydb_role_cache@@Base+0x132c>
   205a8:	mov	r1, r5
   205ac:	mov	r2, r8
   205b0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   205b4:	cmp	r0, #0
   205b8:	blt	205fc <policydb_role_cache@@Base+0x1118>
   205bc:	ldr	r3, [sp, #20]
   205c0:	cmp	fp, #0
   205c4:	strb	r3, [sl, r8]
   205c8:	bne	20758 <policydb_role_cache@@Base+0x1274>
   205cc:	cmp	r6, #0
   205d0:	movne	r8, #0
   205d4:	bne	205e8 <policydb_role_cache@@Base+0x1104>
   205d8:	b	2062c <policydb_role_cache@@Base+0x1148>
   205dc:	add	r8, r8, #1
   205e0:	cmp	r8, r6
   205e4:	beq	2062c <policydb_role_cache@@Base+0x1148>
   205e8:	ldr	r0, [r4, #12]
   205ec:	mov	r1, r5
   205f0:	bl	20060 <policydb_role_cache@@Base+0xb7c>
   205f4:	cmp	r0, #0
   205f8:	beq	205dc <policydb_role_cache@@Base+0x10f8>
   205fc:	mov	r0, sl
   20600:	mov	r1, r4
   20604:	mov	r2, #0
   20608:	bl	1f560 <policydb_role_cache@@Base+0x7c>
   2060c:	mvn	r0, #0
   20610:	ldr	r1, [sp, #12]
   20614:	ldr	r2, [sp, #60]	; 0x3c
   20618:	ldr	r3, [r1]
   2061c:	cmp	r2, r3
   20620:	bne	20840 <policydb_role_cache@@Base+0x135c>
   20624:	add	sp, sp, #68	; 0x44
   20628:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2062c:	add	r6, r7, #328	; 0x148
   20630:	mov	r2, #0
   20634:	str	r5, [sp, #4]
   20638:	mov	r0, r7
   2063c:	str	r2, [sp]
   20640:	mov	r1, r6
   20644:	ldr	r3, [sp, #28]
   20648:	add	r2, r4, #20
   2064c:	bl	20280 <policydb_role_cache@@Base+0xd9c>
   20650:	cmp	r0, #0
   20654:	bne	205fc <policydb_role_cache@@Base+0x1118>
   20658:	ldr	r3, [r7]
   2065c:	cmp	r3, #0
   20660:	bne	207f8 <policydb_role_cache@@Base+0x1314>
   20664:	ldr	r3, [r7, #328]	; 0x148
   20668:	cmp	r3, #18
   2066c:	bls	2073c <policydb_role_cache@@Base+0x1258>
   20670:	add	r0, sp, #36	; 0x24
   20674:	mov	r1, r5
   20678:	mov	r2, #4
   2067c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   20680:	cmp	r0, #0
   20684:	blt	205fc <policydb_role_cache@@Base+0x1118>
   20688:	mov	r2, #1
   2068c:	ldr	r3, [sp, #36]	; 0x24
   20690:	str	r2, [sp]
   20694:	mov	r1, r6
   20698:	str	r5, [sp, #4]
   2069c:	mov	r0, r7
   206a0:	add	r2, r4, #24
   206a4:	bl	20280 <policydb_role_cache@@Base+0xd9c>
   206a8:	cmp	r0, #0
   206ac:	bne	205fc <policydb_role_cache@@Base+0x1118>
   206b0:	ldr	r3, [r7]
   206b4:	cmp	r3, #0
   206b8:	beq	20818 <policydb_role_cache@@Base+0x1334>
   206bc:	cmp	r3, #1
   206c0:	bne	2073c <policydb_role_cache@@Base+0x1258>
   206c4:	ldr	r3, [r7, #328]	; 0x148
   206c8:	cmp	r3, #14
   206cc:	bls	2073c <policydb_role_cache@@Base+0x1258>
   206d0:	add	r0, sp, #36	; 0x24
   206d4:	mov	r1, r5
   206d8:	mov	r2, #12
   206dc:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   206e0:	cmp	r0, #0
   206e4:	blt	205fc <policydb_role_cache@@Base+0x1118>
   206e8:	add	r1, sp, #36	; 0x24
   206ec:	ldm	r1, {r1, r2, r3}
   206f0:	strb	r1, [r4, #28]
   206f4:	strb	r2, [r4, #29]
   206f8:	strb	r3, [r4, #31]
   206fc:	ldr	r3, [r7]
   20700:	cmp	r3, #0
   20704:	beq	20828 <policydb_role_cache@@Base+0x1344>
   20708:	cmp	r3, #1
   2070c:	bne	2073c <policydb_role_cache@@Base+0x1258>
   20710:	ldr	r3, [r7, #328]	; 0x148
   20714:	cmp	r3, #15
   20718:	bls	2073c <policydb_role_cache@@Base+0x1258>
   2071c:	add	r0, sp, #36	; 0x24
   20720:	mov	r1, r5
   20724:	mov	r2, #4
   20728:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   2072c:	cmp	r0, #0
   20730:	ldrge	r3, [sp, #36]	; 0x24
   20734:	strbge	r3, [r4, #30]
   20738:	blt	205fc <policydb_role_cache@@Base+0x1118>
   2073c:	ldr	r0, [sp, #24]
   20740:	mov	r1, sl
   20744:	mov	r2, r4
   20748:	bl	147d0 <__assert_fail@plt+0x3960>
   2074c:	cmp	r0, #0
   20750:	beq	20610 <policydb_role_cache@@Base+0x112c>
   20754:	b	205fc <policydb_role_cache@@Base+0x1118>
   20758:	add	r0, fp, #1
   2075c:	bl	10d44 <malloc@plt>
   20760:	cmp	r0, #0
   20764:	str	r0, [r4, #4]
   20768:	beq	205fc <policydb_role_cache@@Base+0x1118>
   2076c:	mov	r1, r5
   20770:	mov	r2, fp
   20774:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   20778:	cmp	r0, #0
   2077c:	blt	205fc <policydb_role_cache@@Base+0x1118>
   20780:	ldr	r1, [sp, #20]
   20784:	ldr	r3, [r4, #4]
   20788:	strb	r1, [r3, fp]
   2078c:	ldr	r0, [r7, #24]
   20790:	ldr	r1, [r4, #4]
   20794:	bl	14a90 <__assert_fail@plt+0x3c20>
   20798:	cmp	r0, #0
   2079c:	str	r0, [r4, #8]
   207a0:	bne	205cc <policydb_role_cache@@Base+0x10e8>
   207a4:	ldr	r3, [r5, #20]
   207a8:	cmp	r3, #0
   207ac:	beq	20844 <policydb_role_cache@@Base+0x1360>
   207b0:	ldr	ip, [r3, #12]
   207b4:	cmp	ip, #0
   207b8:	beq	205fc <policydb_role_cache@@Base+0x1118>
   207bc:	ldr	r2, [pc, #148]	; 20858 <policydb_role_cache@@Base+0x1374>
   207c0:	mov	lr, #1
   207c4:	ldr	r0, [pc, #144]	; 2085c <policydb_role_cache@@Base+0x1378>
   207c8:	mov	r1, r3
   207cc:	add	r2, pc, r2
   207d0:	str	lr, [r3]
   207d4:	add	r0, pc, r0
   207d8:	add	r2, r2, #72	; 0x48
   207dc:	stmib	r3, {r0, r2}
   207e0:	ldr	r2, [pc, #120]	; 20860 <policydb_role_cache@@Base+0x137c>
   207e4:	ldr	r0, [r3, #16]
   207e8:	add	r2, pc, r2
   207ec:	ldr	r3, [r4, #4]
   207f0:	blx	ip
   207f4:	b	205fc <policydb_role_cache@@Base+0x1118>
   207f8:	cmp	r3, #1
   207fc:	bne	2073c <policydb_role_cache@@Base+0x1258>
   20800:	ldr	r3, [r7, #328]	; 0x148
   20804:	cmp	r3, #4
   20808:	bls	2073c <policydb_role_cache@@Base+0x1258>
   2080c:	b	20670 <policydb_role_cache@@Base+0x118c>
   20810:	mov	sl, #0
   20814:	b	205fc <policydb_role_cache@@Base+0x1118>
   20818:	ldr	r3, [r7, #328]	; 0x148
   2081c:	cmp	r3, #26
   20820:	bhi	206d0 <policydb_role_cache@@Base+0x11ec>
   20824:	b	2073c <policydb_role_cache@@Base+0x1258>
   20828:	ldr	r3, [r7, #328]	; 0x148
   2082c:	cmp	r3, #27
   20830:	bhi	2071c <policydb_role_cache@@Base+0x1238>
   20834:	b	2073c <policydb_role_cache@@Base+0x1258>
   20838:	mvn	r0, #0
   2083c:	b	20610 <policydb_role_cache@@Base+0x112c>
   20840:	bl	10cd8 <__stack_chk_fail@plt>
   20844:	ldr	r3, [pc, #24]	; 20864 <policydb_role_cache@@Base+0x1380>
   20848:	ldr	r3, [r9, r3]
   2084c:	b	207b0 <policydb_role_cache@@Base+0x12cc>
   20850:	andeq	r8, r3, r8, ror #21
   20854:	strheq	r0, [r0], -ip
   20858:	andeq	r4, r2, r8, lsr #12
   2085c:	muleq	r2, r8, r9
   20860:	strdeq	r4, [r2], -r8
   20864:	andeq	r0, r0, ip, asr #1
   20868:	push	{r3, r4, r5, lr}
   2086c:	subs	r4, r0, #0
   20870:	popeq	{r3, r4, r5, pc}
   20874:	add	r0, r4, #16
   20878:	mov	r5, #0
   2087c:	bl	14040 <__assert_fail@plt+0x31d0>
   20880:	strb	r5, [r4, #12]
   20884:	strb	r5, [r4, #13]
   20888:	add	r0, r4, #28
   2088c:	strb	r5, [r4, #14]
   20890:	strb	r5, [r4, #15]
   20894:	strb	r5, [r4, #16]
   20898:	strb	r5, [r4, #17]
   2089c:	strb	r5, [r4, #18]
   208a0:	strb	r5, [r4, #19]
   208a4:	strb	r5, [r4, #20]
   208a8:	strb	r5, [r4, #21]
   208ac:	strb	r5, [r4, #22]
   208b0:	strb	r5, [r4, #23]
   208b4:	bl	14040 <__assert_fail@plt+0x31d0>
   208b8:	strb	r5, [r4, #12]
   208bc:	strb	r5, [r4, #13]
   208c0:	strb	r5, [r4, #14]
   208c4:	strb	r5, [r4, #15]
   208c8:	strb	r5, [r4, #16]
   208cc:	strb	r5, [r4, #17]
   208d0:	strb	r5, [r4, #18]
   208d4:	strb	r5, [r4, #19]
   208d8:	strb	r5, [r4, #20]
   208dc:	strb	r5, [r4, #21]
   208e0:	strb	r5, [r4, #22]
   208e4:	strb	r5, [r4, #23]
   208e8:	strb	r5, [r4, #24]
   208ec:	strb	r5, [r4, #25]
   208f0:	strb	r5, [r4, #26]
   208f4:	strb	r5, [r4, #27]
   208f8:	strb	r5, [r4, #28]
   208fc:	strb	r5, [r4, #29]
   20900:	strb	r5, [r4, #30]
   20904:	strb	r5, [r4, #31]
   20908:	strb	r5, [r4, #32]
   2090c:	strb	r5, [r4, #33]	; 0x21
   20910:	strb	r5, [r4, #34]	; 0x22
   20914:	strb	r5, [r4, #35]	; 0x23
   20918:	pop	{r3, r4, r5, pc}

0002091c <policydb_user_cache@@Base>:
   2091c:	push	{r4, r5, r6, r7, lr}
   20920:	add	r5, r1, #40	; 0x28
   20924:	sub	sp, sp, #12
   20928:	mov	r6, r2
   2092c:	mov	r0, r5
   20930:	mov	r4, r1
   20934:	bl	14040 <__assert_fail@plt+0x31d0>
   20938:	mov	r3, #0
   2093c:	mov	r1, r5
   20940:	add	r0, r4, #4
   20944:	mov	r2, r6
   20948:	str	r3, [sp]
   2094c:	bl	38fbc <sepol_msg_default_handler@@Base+0x4280>
   20950:	subs	r5, r0, #0
   20954:	bne	20a78 <policydb_user_cache@@Base+0x15c>
   20958:	ldr	r3, [r6]
   2095c:	bics	r2, r3, #2
   20960:	bne	20970 <policydb_user_cache@@Base+0x54>
   20964:	mov	r0, r5
   20968:	add	sp, sp, #12
   2096c:	pop	{r4, r5, r6, r7, pc}
   20970:	adds	r7, r4, #48	; 0x30
   20974:	beq	209b0 <policydb_user_cache@@Base+0x94>
   20978:	add	r0, r4, #52	; 0x34
   2097c:	bl	14040 <__assert_fail@plt+0x31d0>
   20980:	strb	r5, [r4, #48]	; 0x30
   20984:	strb	r5, [r4, #49]	; 0x31
   20988:	strb	r5, [r4, #50]	; 0x32
   2098c:	strb	r5, [r4, #51]	; 0x33
   20990:	strb	r5, [r4, #52]	; 0x34
   20994:	strb	r5, [r4, #53]	; 0x35
   20998:	strb	r5, [r4, #54]	; 0x36
   2099c:	strb	r5, [r4, #55]	; 0x37
   209a0:	strb	r5, [r4, #56]	; 0x38
   209a4:	strb	r5, [r4, #57]	; 0x39
   209a8:	strb	r5, [r4, #58]	; 0x3a
   209ac:	strb	r5, [r4, #59]	; 0x3b
   209b0:	cmn	r4, #60	; 0x3c
   209b4:	beq	209f4 <policydb_user_cache@@Base+0xd8>
   209b8:	add	r0, r4, #64	; 0x40
   209bc:	bl	14040 <__assert_fail@plt+0x31d0>
   209c0:	mov	r3, #0
   209c4:	strb	r3, [r4, #60]	; 0x3c
   209c8:	strb	r3, [r4, #61]	; 0x3d
   209cc:	strb	r3, [r4, #62]	; 0x3e
   209d0:	strb	r3, [r4, #63]	; 0x3f
   209d4:	strb	r3, [r4, #64]	; 0x40
   209d8:	strb	r3, [r4, #65]	; 0x41
   209dc:	strb	r3, [r4, #66]	; 0x42
   209e0:	strb	r3, [r4, #67]	; 0x43
   209e4:	strb	r3, [r4, #68]	; 0x44
   209e8:	strb	r3, [r4, #69]	; 0x45
   209ec:	strb	r3, [r4, #70]	; 0x46
   209f0:	strb	r3, [r4, #71]	; 0x47
   209f4:	mov	r1, r7
   209f8:	add	r0, r4, #16
   209fc:	mov	r2, r6
   20a00:	mov	r3, #0
   20a04:	bl	38e34 <sepol_msg_default_handler@@Base+0x40f8>
   20a08:	subs	r5, r0, #0
   20a0c:	bne	20a78 <policydb_user_cache@@Base+0x15c>
   20a10:	adds	r7, r4, #72	; 0x48
   20a14:	beq	20a50 <policydb_user_cache@@Base+0x134>
   20a18:	add	r0, r4, #76	; 0x4c
   20a1c:	bl	14040 <__assert_fail@plt+0x31d0>
   20a20:	strb	r5, [r4, #72]	; 0x48
   20a24:	strb	r5, [r4, #73]	; 0x49
   20a28:	strb	r5, [r4, #74]	; 0x4a
   20a2c:	strb	r5, [r4, #75]	; 0x4b
   20a30:	strb	r5, [r4, #76]	; 0x4c
   20a34:	strb	r5, [r4, #77]	; 0x4d
   20a38:	strb	r5, [r4, #78]	; 0x4e
   20a3c:	strb	r5, [r4, #79]	; 0x4f
   20a40:	strb	r5, [r4, #80]	; 0x50
   20a44:	strb	r5, [r4, #81]	; 0x51
   20a48:	strb	r5, [r4, #82]	; 0x52
   20a4c:	strb	r5, [r4, #83]	; 0x53
   20a50:	add	r0, r4, #32
   20a54:	mov	r1, r7
   20a58:	mov	r2, r6
   20a5c:	mov	r3, #0
   20a60:	bl	38b04 <sepol_msg_default_handler@@Base+0x3dc8>
   20a64:	subs	r5, r0, #0
   20a68:	mvnne	r5, #0
   20a6c:	mov	r0, r5
   20a70:	add	sp, sp, #12
   20a74:	pop	{r4, r5, r6, r7, pc}
   20a78:	mvn	r5, #0
   20a7c:	b	20964 <policydb_user_cache@@Base+0x48>
   20a80:	ldr	r3, [pc, #104]	; 20af0 <policydb_user_cache@@Base+0x1d4>
   20a84:	mov	ip, #0
   20a88:	push	{r4}		; (str r4, [sp, #-4]!)
   20a8c:	add	r3, pc, r3
   20a90:	add	r3, r3, #16
   20a94:	b	20aa8 <policydb_user_cache@@Base+0x18c>
   20a98:	add	ip, ip, #1
   20a9c:	add	r3, r3, #20
   20aa0:	cmp	ip, #51	; 0x33
   20aa4:	beq	20ae4 <policydb_user_cache@@Base+0x1c8>
   20aa8:	ldr	r4, [r3, #-12]
   20aac:	cmp	r4, r0
   20ab0:	bne	20a98 <policydb_user_cache@@Base+0x17c>
   20ab4:	ldr	r4, [r3, #-16]
   20ab8:	cmp	r4, r1
   20abc:	bne	20a98 <policydb_user_cache@@Base+0x17c>
   20ac0:	ldr	r4, [r3]
   20ac4:	cmp	r4, r2
   20ac8:	bne	20a98 <policydb_user_cache@@Base+0x17c>
   20acc:	ldr	r3, [pc, #32]	; 20af4 <policydb_user_cache@@Base+0x1d8>
   20ad0:	add	ip, ip, ip, lsl #2
   20ad4:	pop	{r4}		; (ldr r4, [sp], #4)
   20ad8:	add	r3, pc, r3
   20adc:	add	r0, r3, ip, lsl #2
   20ae0:	bx	lr
   20ae4:	mov	r0, #0
   20ae8:	pop	{r4}		; (ldr r4, [sp], #4)
   20aec:	bx	lr
   20af0:	andeq	r8, r3, r4, asr r6
   20af4:	andeq	r8, r3, r8, lsl #12
   20af8:	push	{r4, lr}
   20afc:	mov	r2, #20
   20b00:	mov	r4, r0
   20b04:	mov	r1, #0
   20b08:	bl	10de0 <memset@plt>
   20b0c:	mov	r2, r4
   20b10:	mov	r3, #0
   20b14:	strb	r3, [r2], #1
   20b18:	add	r2, r2, #1
   20b1c:	strb	r3, [r4, #1]
   20b20:	strb	r3, [r2], #1
   20b24:	strb	r3, [r2], #1
   20b28:	strb	r3, [r2], #1
   20b2c:	strb	r3, [r2], #1
   20b30:	strb	r3, [r2], #1
   20b34:	strb	r3, [r2]
   20b38:	strb	r3, [r4, #8]
   20b3c:	strb	r3, [r4, #9]
   20b40:	strb	r3, [r4, #10]
   20b44:	strb	r3, [r4, #11]
   20b48:	strb	r3, [r4, #12]
   20b4c:	strb	r3, [r4, #13]
   20b50:	strb	r3, [r4, #14]
   20b54:	strb	r3, [r4, #15]
   20b58:	pop	{r4, pc}
   20b5c:	push	{r4, lr}
   20b60:	subs	r4, r0, #0
   20b64:	popeq	{r4, pc}
   20b68:	bl	14040 <__assert_fail@plt+0x31d0>
   20b6c:	add	r0, r4, #8
   20b70:	pop	{r4, lr}
   20b74:	b	14040 <__assert_fail@plt+0x31d0>
   20b78:	add	r1, r0, #8
   20b7c:	mov	r3, r0
   20b80:	mov	r2, #0
   20b84:	strb	r2, [r1], #1
   20b88:	strb	r2, [r1], #1
   20b8c:	strb	r2, [r1], #1
   20b90:	strb	r2, [r1]
   20b94:	strb	r2, [r3], #1
   20b98:	add	r3, r3, #1
   20b9c:	strb	r2, [r0, #1]
   20ba0:	strb	r2, [r3], #1
   20ba4:	strb	r2, [r3], #1
   20ba8:	strb	r2, [r3], #1
   20bac:	strb	r2, [r3], #1
   20bb0:	strb	r2, [r3], #1
   20bb4:	strb	r2, [r3]
   20bb8:	bx	lr
   20bbc:	b	14040 <__assert_fail@plt+0x31d0>
   20bc0:	push	{r3, r4, r5, lr}
   20bc4:	mov	r1, #0
   20bc8:	mov	r4, r0
   20bcc:	mov	r2, #56	; 0x38
   20bd0:	mov	r5, r1
   20bd4:	bl	10de0 <memset@plt>
   20bd8:	strb	r5, [r4, #4]
   20bdc:	add	r0, r4, #12
   20be0:	strb	r5, [r4, #5]
   20be4:	strb	r5, [r4, #6]
   20be8:	strb	r5, [r4, #7]
   20bec:	strb	r5, [r4, #8]
   20bf0:	strb	r5, [r4, #9]
   20bf4:	strb	r5, [r4, #10]
   20bf8:	strb	r5, [r4, #11]
   20bfc:	bl	20af8 <policydb_user_cache@@Base+0x1dc>
   20c00:	strb	r5, [r4, #32]
   20c04:	strb	r5, [r4, #33]	; 0x21
   20c08:	strb	r5, [r4, #34]	; 0x22
   20c0c:	strb	r5, [r4, #35]	; 0x23
   20c10:	strb	r5, [r4, #36]	; 0x24
   20c14:	strb	r5, [r4, #37]	; 0x25
   20c18:	strb	r5, [r4, #38]	; 0x26
   20c1c:	strb	r5, [r4, #39]	; 0x27
   20c20:	strb	r5, [r4, #48]	; 0x30
   20c24:	strb	r5, [r4, #49]	; 0x31
   20c28:	strb	r5, [r4, #50]	; 0x32
   20c2c:	strb	r5, [r4, #51]	; 0x33
   20c30:	strb	r5, [r4, #52]	; 0x34
   20c34:	strb	r5, [r4, #53]	; 0x35
   20c38:	strb	r5, [r4, #54]	; 0x36
   20c3c:	strb	r5, [r4, #55]	; 0x37
   20c40:	pop	{r3, r4, r5, pc}
   20c44:	push	{r4, lr}
   20c48:	subs	r4, r0, #0
   20c4c:	popeq	{r4, pc}
   20c50:	add	r0, r4, #4
   20c54:	bl	14040 <__assert_fail@plt+0x31d0>
   20c58:	add	r0, r4, #12
   20c5c:	bl	20b5c <policydb_user_cache@@Base+0x240>
   20c60:	add	r0, r4, #32
   20c64:	bl	14040 <__assert_fail@plt+0x31d0>
   20c68:	add	r0, r4, #48	; 0x30
   20c6c:	pop	{r4, lr}
   20c70:	b	14040 <__assert_fail@plt+0x31d0>
   20c74:	push	{r4, lr}
   20c78:	mov	r4, r1
   20c7c:	bl	10ca8 <free@plt>
   20c80:	mov	r0, r4
   20c84:	bl	20c44 <policydb_user_cache@@Base+0x328>
   20c88:	mov	r0, r4
   20c8c:	bl	10ca8 <free@plt>
   20c90:	mov	r0, #0
   20c94:	pop	{r4, pc}
   20c98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20c9c:	mov	r5, r2
   20ca0:	ldr	r8, [pc, #624]	; 20f18 <policydb_user_cache@@Base+0x5fc>
   20ca4:	sub	sp, sp, #36	; 0x24
   20ca8:	ldr	ip, [pc, #620]	; 20f1c <policydb_user_cache@@Base+0x600>
   20cac:	mov	r9, r0
   20cb0:	add	r8, pc, r8
   20cb4:	mov	fp, r1
   20cb8:	mov	r0, #1
   20cbc:	mov	r1, #56	; 0x38
   20cc0:	ldr	ip, [r8, ip]
   20cc4:	ldr	r2, [ip]
   20cc8:	str	ip, [sp, #12]
   20ccc:	str	r2, [sp, #28]
   20cd0:	bl	10c84 <calloc@plt>
   20cd4:	subs	r4, r0, #0
   20cd8:	beq	20f0c <policydb_user_cache@@Base+0x5f0>
   20cdc:	ldr	r2, [r9]
   20ce0:	cmp	r2, #0
   20ce4:	ldr	r2, [r9, #328]	; 0x148
   20ce8:	bne	20e08 <policydb_user_cache@@Base+0x4ec>
   20cec:	cmp	r2, #23
   20cf0:	movhi	r2, #12
   20cf4:	movls	r2, #8
   20cf8:	add	sl, sp, #16
   20cfc:	mov	r1, r5
   20d00:	mov	r0, sl
   20d04:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   20d08:	cmp	r0, #0
   20d0c:	blt	20ef8 <policydb_user_cache@@Base+0x5dc>
   20d10:	ldr	r1, [r9]
   20d14:	ldr	r2, [sp, #20]
   20d18:	cmp	r1, #0
   20d1c:	ldr	r6, [sp, #16]
   20d20:	str	r2, [r4]
   20d24:	ldr	r2, [r9, #328]	; 0x148
   20d28:	beq	20e18 <policydb_user_cache@@Base+0x4fc>
   20d2c:	cmp	r2, #8
   20d30:	bhi	20e20 <policydb_user_cache@@Base+0x504>
   20d34:	add	r0, r6, #1
   20d38:	bl	10d44 <malloc@plt>
   20d3c:	subs	r7, r0, #0
   20d40:	beq	20ef8 <policydb_user_cache@@Base+0x5dc>
   20d44:	mov	r1, r5
   20d48:	mov	r2, r6
   20d4c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   20d50:	cmp	r0, #0
   20d54:	blt	20e38 <policydb_user_cache@@Base+0x51c>
   20d58:	mov	r2, #0
   20d5c:	add	r0, r4, #4
   20d60:	strb	r2, [r7, r6]
   20d64:	mov	r1, r5
   20d68:	bl	14484 <__assert_fail@plt+0x3614>
   20d6c:	subs	r6, r0, #0
   20d70:	bne	20e38 <policydb_user_cache@@Base+0x51c>
   20d74:	ldr	r2, [r9]
   20d78:	add	r0, r4, #12
   20d7c:	mov	r1, r5
   20d80:	cmp	r2, #0
   20d84:	bne	20e2c <policydb_user_cache@@Base+0x510>
   20d88:	bl	14484 <__assert_fail@plt+0x3614>
   20d8c:	cmp	r0, #0
   20d90:	bne	20e38 <policydb_user_cache@@Base+0x51c>
   20d94:	ldr	r2, [r9]
   20d98:	cmp	r2, #0
   20d9c:	beq	20dac <policydb_user_cache@@Base+0x490>
   20da0:	ldr	r3, [r9, #328]	; 0x148
   20da4:	cmp	r3, #12
   20da8:	bhi	20ec0 <policydb_user_cache@@Base+0x5a4>
   20dac:	ldr	r1, [pc, #364]	; 20f20 <policydb_user_cache@@Base+0x604>
   20db0:	mov	r0, r7
   20db4:	add	r1, pc, r1
   20db8:	bl	10c90 <strcmp@plt>
   20dbc:	cmp	r0, #0
   20dc0:	bne	20e44 <policydb_user_cache@@Base+0x528>
   20dc4:	ldr	r3, [r4]
   20dc8:	cmp	r3, #1
   20dcc:	moveq	r0, r7
   20dd0:	bne	20e60 <policydb_user_cache@@Base+0x544>
   20dd4:	bl	10ca8 <free@plt>
   20dd8:	mov	r0, r4
   20ddc:	bl	20c44 <policydb_user_cache@@Base+0x328>
   20de0:	mov	r0, r4
   20de4:	bl	10ca8 <free@plt>
   20de8:	ldr	r1, [sp, #12]
   20dec:	mov	r0, r6
   20df0:	ldr	r2, [sp, #28]
   20df4:	ldr	r3, [r1]
   20df8:	cmp	r2, r3
   20dfc:	bne	20f14 <policydb_user_cache@@Base+0x5f8>
   20e00:	add	sp, sp, #36	; 0x24
   20e04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20e08:	cmp	r2, #8
   20e0c:	movhi	r2, #12
   20e10:	movls	r2, #8
   20e14:	b	20cf8 <policydb_user_cache@@Base+0x3dc>
   20e18:	cmp	r2, #23
   20e1c:	bls	20d34 <policydb_user_cache@@Base+0x418>
   20e20:	ldr	r2, [sp, #24]
   20e24:	str	r2, [r4, #40]	; 0x28
   20e28:	b	20d34 <policydb_user_cache@@Base+0x418>
   20e2c:	bl	1f64c <policydb_role_cache@@Base+0x168>
   20e30:	cmp	r0, #0
   20e34:	beq	20d94 <policydb_user_cache@@Base+0x478>
   20e38:	mov	r0, r7
   20e3c:	mvn	r6, #0
   20e40:	b	20dd4 <policydb_user_cache@@Base+0x4b8>
   20e44:	mov	r0, fp
   20e48:	mov	r1, r7
   20e4c:	mov	r2, r4
   20e50:	bl	147d0 <__assert_fail@plt+0x3960>
   20e54:	subs	r6, r0, #0
   20e58:	beq	20de8 <policydb_user_cache@@Base+0x4cc>
   20e5c:	b	20e38 <policydb_user_cache@@Base+0x51c>
   20e60:	ldr	r2, [r5, #20]
   20e64:	cmp	r2, #0
   20e68:	beq	20f00 <policydb_user_cache@@Base+0x5e4>
   20e6c:	ldr	ip, [r2, #12]
   20e70:	cmp	ip, #0
   20e74:	beq	20e38 <policydb_user_cache@@Base+0x51c>
   20e78:	ldr	lr, [pc, #164]	; 20f24 <policydb_user_cache@@Base+0x608>
   20e7c:	mov	r5, #1
   20e80:	ldr	r6, [pc, #160]	; 20f28 <policydb_user_cache@@Base+0x60c>
   20e84:	mov	r1, r2
   20e88:	add	lr, pc, lr
   20e8c:	ldr	r0, [r2, #16]
   20e90:	str	r5, [r2]
   20e94:	add	r6, pc, r6
   20e98:	add	lr, lr, #112	; 0x70
   20e9c:	str	r6, [r2, #4]
   20ea0:	str	lr, [r2, #8]
   20ea4:	str	r3, [sp]
   20ea8:	ldr	r2, [pc, #124]	; 20f2c <policydb_user_cache@@Base+0x610>
   20eac:	ldr	r3, [pc, #124]	; 20f30 <policydb_user_cache@@Base+0x614>
   20eb0:	add	r2, pc, r2
   20eb4:	add	r3, pc, r3
   20eb8:	blx	ip
   20ebc:	b	20e38 <policydb_user_cache@@Base+0x51c>
   20ec0:	mov	r0, sl
   20ec4:	mov	r1, r5
   20ec8:	mov	r2, #4
   20ecc:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   20ed0:	cmp	r0, #0
   20ed4:	blt	20e38 <policydb_user_cache@@Base+0x51c>
   20ed8:	ldr	r3, [sp, #16]
   20edc:	add	r0, r4, #48	; 0x30
   20ee0:	mov	r1, r5
   20ee4:	str	r3, [r4, #44]	; 0x2c
   20ee8:	bl	14484 <__assert_fail@plt+0x3614>
   20eec:	cmp	r0, #0
   20ef0:	beq	20dac <policydb_user_cache@@Base+0x490>
   20ef4:	b	20e38 <policydb_user_cache@@Base+0x51c>
   20ef8:	mov	r7, #0
   20efc:	b	20e38 <policydb_user_cache@@Base+0x51c>
   20f00:	ldr	r2, [pc, #44]	; 20f34 <policydb_user_cache@@Base+0x618>
   20f04:	ldr	r2, [r8, r2]
   20f08:	b	20e6c <policydb_user_cache@@Base+0x550>
   20f0c:	mvn	r6, #0
   20f10:	b	20de8 <policydb_user_cache@@Base+0x4cc>
   20f14:	bl	10cd8 <__stack_chk_fail@plt>
   20f18:	andeq	r8, r3, r8, asr #6
   20f1c:	strheq	r0, [r0], -ip
   20f20:	andeq	r2, r2, ip, lsl pc
   20f24:	andeq	r3, r2, ip, ror #30
   20f28:	ldrdeq	r2, [r2], -r8
   20f2c:	muleq	r2, r8, r1
   20f30:	andeq	r2, r2, ip, lsl lr
   20f34:	andeq	r0, r0, ip, asr #1
   20f38:	push	{r4, lr}
   20f3c:	mov	r1, #0
   20f40:	mov	r4, r0
   20f44:	mov	r2, #28
   20f48:	bl	10de0 <memset@plt>
   20f4c:	mov	r3, #0
   20f50:	strb	r3, [r4, #12]
   20f54:	strb	r3, [r4, #13]
   20f58:	strb	r3, [r4, #14]
   20f5c:	strb	r3, [r4, #15]
   20f60:	strb	r3, [r4, #16]
   20f64:	strb	r3, [r4, #17]
   20f68:	strb	r3, [r4, #18]
   20f6c:	strb	r3, [r4, #19]
   20f70:	pop	{r4, pc}
   20f74:	cmp	r0, #0
   20f78:	bxeq	lr
   20f7c:	add	r0, r0, #12
   20f80:	b	14040 <__assert_fail@plt+0x31d0>
   20f84:	push	{r4, lr}
   20f88:	mov	r4, r1
   20f8c:	bl	10ca8 <free@plt>
   20f90:	mov	r0, r4
   20f94:	bl	20f74 <policydb_user_cache@@Base+0x658>
   20f98:	mov	r0, r4
   20f9c:	bl	10ca8 <free@plt>
   20fa0:	mov	r0, #0
   20fa4:	pop	{r4, pc}
   20fa8:	ldr	r3, [pc, #536]	; 211c8 <policydb_user_cache@@Base+0x8ac>
   20fac:	ldr	ip, [pc, #536]	; 211cc <policydb_user_cache@@Base+0x8b0>
   20fb0:	add	r3, pc, r3
   20fb4:	push	{r4, r5, r6, r7, r8, r9, lr}
   20fb8:	sub	sp, sp, #28
   20fbc:	ldr	r8, [r3, ip]
   20fc0:	mov	r5, r0
   20fc4:	mov	r9, r1
   20fc8:	mov	r0, #1
   20fcc:	mov	r1, #28
   20fd0:	mov	r7, r2
   20fd4:	ldr	r3, [r8]
   20fd8:	str	r3, [sp, #20]
   20fdc:	bl	10c84 <calloc@plt>
   20fe0:	subs	r4, r0, #0
   20fe4:	beq	211bc <policydb_user_cache@@Base+0x8a0>
   20fe8:	ldr	r3, [r5]
   20fec:	ldr	r2, [r5, #328]	; 0x148
   20ff0:	cmp	r3, #0
   20ff4:	bne	21054 <policydb_user_cache@@Base+0x738>
   20ff8:	cmp	r2, #23
   20ffc:	movls	r2, #12
   21000:	movhi	r2, #16
   21004:	mov	r0, sp
   21008:	mov	r1, r7
   2100c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   21010:	cmp	r0, #0
   21014:	blt	21198 <policydb_user_cache@@Base+0x87c>
   21018:	ldr	r3, [r5]
   2101c:	ldr	r2, [sp, #4]
   21020:	cmp	r3, #0
   21024:	ldr	r6, [sp]
   21028:	str	r2, [r4]
   2102c:	ldr	r2, [r5, #328]	; 0x148
   21030:	beq	2113c <policydb_user_cache@@Base+0x820>
   21034:	cmp	r2, #8
   21038:	bhi	21078 <policydb_user_cache@@Base+0x75c>
   2103c:	ldr	r2, [sp, #8]
   21040:	ldr	r3, [sp, #12]
   21044:	stmib	r4, {r2, r3}
   21048:	ldreq	r3, [sp, #16]
   2104c:	streq	r3, [r4, #20]
   21050:	b	210cc <policydb_user_cache@@Base+0x7b0>
   21054:	cmp	r2, #8
   21058:	bls	2106c <policydb_user_cache@@Base+0x750>
   2105c:	cmp	r2, #9
   21060:	movne	r2, #20
   21064:	moveq	r2, #16
   21068:	b	21004 <policydb_user_cache@@Base+0x6e8>
   2106c:	movne	r2, #16
   21070:	moveq	r2, #20
   21074:	b	21004 <policydb_user_cache@@Base+0x6e8>
   21078:	cmp	r2, #9
   2107c:	bne	21184 <policydb_user_cache@@Base+0x868>
   21080:	ldr	r2, [sp, #8]
   21084:	tst	r2, #1
   21088:	movne	r1, #3
   2108c:	moveq	r1, #3
   21090:	movne	r0, #1
   21094:	strne	r0, [r4, #4]
   21098:	tst	r2, #2
   2109c:	movne	r0, #1
   210a0:	strne	r0, [r4, #8]
   210a4:	tst	r2, #4
   210a8:	beq	21150 <policydb_user_cache@@Base+0x834>
   210ac:	cmp	r3, #0
   210b0:	bne	21170 <policydb_user_cache@@Base+0x854>
   210b4:	add	r0, sp, #24
   210b8:	cmp	r3, #0
   210bc:	add	r2, r0, r1, lsl #2
   210c0:	ldr	r3, [r2, #-24]	; 0xffffffe8
   210c4:	str	r3, [r4, #24]
   210c8:	beq	210e0 <policydb_user_cache@@Base+0x7c4>
   210cc:	add	r0, r4, #12
   210d0:	mov	r1, r7
   210d4:	bl	14484 <__assert_fail@plt+0x3614>
   210d8:	cmp	r0, #0
   210dc:	bne	21198 <policydb_user_cache@@Base+0x87c>
   210e0:	add	r0, r6, #1
   210e4:	bl	10d44 <malloc@plt>
   210e8:	subs	r5, r0, #0
   210ec:	beq	21198 <policydb_user_cache@@Base+0x87c>
   210f0:	mov	r1, r7
   210f4:	mov	r2, r6
   210f8:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   210fc:	cmp	r0, #0
   21100:	blt	2119c <policydb_user_cache@@Base+0x880>
   21104:	mov	r3, #0
   21108:	mov	r0, r9
   2110c:	mov	r1, r5
   21110:	strb	r3, [r5, r6]
   21114:	mov	r2, r4
   21118:	bl	147d0 <__assert_fail@plt+0x3960>
   2111c:	cmp	r0, #0
   21120:	bne	2119c <policydb_user_cache@@Base+0x880>
   21124:	ldr	r2, [sp, #20]
   21128:	ldr	r3, [r8]
   2112c:	cmp	r2, r3
   21130:	bne	211c4 <policydb_user_cache@@Base+0x8a8>
   21134:	add	sp, sp, #28
   21138:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2113c:	cmp	r2, #23
   21140:	bhi	21080 <policydb_user_cache@@Base+0x764>
   21144:	ldr	r3, [sp, #8]
   21148:	str	r3, [r4, #4]
   2114c:	b	210e0 <policydb_user_cache@@Base+0x7c4>
   21150:	tst	r2, #8
   21154:	beq	210b4 <policydb_user_cache@@Base+0x798>
   21158:	cmp	r3, #0
   2115c:	beq	210b4 <policydb_user_cache@@Base+0x798>
   21160:	ldr	r2, [r4, #20]
   21164:	orr	r2, r2, #1
   21168:	str	r2, [r4, #20]
   2116c:	b	210b4 <policydb_user_cache@@Base+0x798>
   21170:	tst	r2, #8
   21174:	mov	r2, #2
   21178:	str	r2, [r4, #8]
   2117c:	beq	210b4 <policydb_user_cache@@Base+0x798>
   21180:	b	21160 <policydb_user_cache@@Base+0x844>
   21184:	ldr	r0, [sp, #8]
   21188:	mov	r1, #4
   2118c:	ldr	r2, [sp, #12]
   21190:	str	r0, [r4, #4]
   21194:	b	21098 <policydb_user_cache@@Base+0x77c>
   21198:	mov	r5, #0
   2119c:	mov	r0, r5
   211a0:	bl	10ca8 <free@plt>
   211a4:	mov	r0, r4
   211a8:	bl	20f74 <policydb_user_cache@@Base+0x658>
   211ac:	mov	r0, r4
   211b0:	bl	10ca8 <free@plt>
   211b4:	mvn	r0, #0
   211b8:	b	21124 <policydb_user_cache@@Base+0x808>
   211bc:	mvn	r0, #0
   211c0:	b	21124 <policydb_user_cache@@Base+0x808>
   211c4:	bl	10cd8 <__stack_chk_fail@plt>
   211c8:	andeq	r8, r3, r8, asr #32
   211cc:	strheq	r0, [r0], -ip
   211d0:	push	{r4, lr}
   211d4:	mov	r1, #0
   211d8:	mov	r2, #88	; 0x58
   211dc:	mov	r4, r0
   211e0:	bl	10de0 <memset@plt>
   211e4:	add	r0, r4, #4
   211e8:	bl	20b78 <policydb_user_cache@@Base+0x25c>
   211ec:	add	r0, r4, #16
   211f0:	bl	1ca3c <__assert_fail@plt+0xbbcc>
   211f4:	add	r0, r4, #32
   211f8:	bl	1c954 <__assert_fail@plt+0xbae4>
   211fc:	mov	r3, #0
   21200:	strb	r3, [r4, #40]	; 0x28
   21204:	strb	r3, [r4, #41]	; 0x29
   21208:	strb	r3, [r4, #42]	; 0x2a
   2120c:	strb	r3, [r4, #43]	; 0x2b
   21210:	strb	r3, [r4, #44]	; 0x2c
   21214:	strb	r3, [r4, #45]	; 0x2d
   21218:	strb	r3, [r4, #46]	; 0x2e
   2121c:	strb	r3, [r4, #47]	; 0x2f
   21220:	strb	r3, [r4, #48]	; 0x30
   21224:	strb	r3, [r4, #49]	; 0x31
   21228:	strb	r3, [r4, #50]	; 0x32
   2122c:	strb	r3, [r4, #51]	; 0x33
   21230:	strb	r3, [r4, #52]	; 0x34
   21234:	strb	r3, [r4, #53]	; 0x35
   21238:	strb	r3, [r4, #54]	; 0x36
   2123c:	strb	r3, [r4, #55]	; 0x37
   21240:	strb	r3, [r4, #56]	; 0x38
   21244:	strb	r3, [r4, #57]	; 0x39
   21248:	strb	r3, [r4, #58]	; 0x3a
   2124c:	strb	r3, [r4, #59]	; 0x3b
   21250:	strb	r3, [r4, #60]	; 0x3c
   21254:	strb	r3, [r4, #61]	; 0x3d
   21258:	strb	r3, [r4, #62]	; 0x3e
   2125c:	strb	r3, [r4, #63]	; 0x3f
   21260:	strb	r3, [r4, #64]	; 0x40
   21264:	strb	r3, [r4, #65]	; 0x41
   21268:	strb	r3, [r4, #66]	; 0x42
   2126c:	strb	r3, [r4, #67]	; 0x43
   21270:	strb	r3, [r4, #68]	; 0x44
   21274:	strb	r3, [r4, #69]	; 0x45
   21278:	strb	r3, [r4, #70]	; 0x46
   2127c:	strb	r3, [r4, #71]	; 0x47
   21280:	strb	r3, [r4, #72]	; 0x48
   21284:	strb	r3, [r4, #73]	; 0x49
   21288:	strb	r3, [r4, #74]	; 0x4a
   2128c:	strb	r3, [r4, #75]	; 0x4b
   21290:	strb	r3, [r4, #76]	; 0x4c
   21294:	strb	r3, [r4, #77]	; 0x4d
   21298:	strb	r3, [r4, #78]	; 0x4e
   2129c:	strb	r3, [r4, #79]	; 0x4f
   212a0:	strb	r3, [r4, #80]	; 0x50
   212a4:	strb	r3, [r4, #81]	; 0x51
   212a8:	strb	r3, [r4, #82]	; 0x52
   212ac:	strb	r3, [r4, #83]	; 0x53
   212b0:	pop	{r4, pc}
   212b4:	push	{r3, r4, r5, lr}
   212b8:	subs	r4, r0, #0
   212bc:	popeq	{r3, r4, r5, pc}
   212c0:	add	r0, r4, #4
   212c4:	mov	r5, #0
   212c8:	bl	20bbc <policydb_user_cache@@Base+0x2a0>
   212cc:	add	r0, r4, #16
   212d0:	bl	1ca54 <__assert_fail@plt+0xbbe4>
   212d4:	add	r0, r4, #32
   212d8:	bl	1c984 <__assert_fail@plt+0xbb14>
   212dc:	add	r0, r4, #40	; 0x28
   212e0:	bl	14040 <__assert_fail@plt+0x31d0>
   212e4:	add	r0, r4, #52	; 0x34
   212e8:	bl	14040 <__assert_fail@plt+0x31d0>
   212ec:	add	r0, r4, #64	; 0x40
   212f0:	strb	r5, [r4, #48]	; 0x30
   212f4:	strb	r5, [r4, #49]	; 0x31
   212f8:	strb	r5, [r4, #50]	; 0x32
   212fc:	strb	r5, [r4, #51]	; 0x33
   21300:	strb	r5, [r4, #52]	; 0x34
   21304:	strb	r5, [r4, #53]	; 0x35
   21308:	strb	r5, [r4, #54]	; 0x36
   2130c:	strb	r5, [r4, #55]	; 0x37
   21310:	strb	r5, [r4, #56]	; 0x38
   21314:	strb	r5, [r4, #57]	; 0x39
   21318:	strb	r5, [r4, #58]	; 0x3a
   2131c:	strb	r5, [r4, #59]	; 0x3b
   21320:	bl	14040 <__assert_fail@plt+0x31d0>
   21324:	strb	r5, [r4, #60]	; 0x3c
   21328:	strb	r5, [r4, #61]	; 0x3d
   2132c:	add	r0, r4, #76	; 0x4c
   21330:	strb	r5, [r4, #62]	; 0x3e
   21334:	strb	r5, [r4, #63]	; 0x3f
   21338:	strb	r5, [r4, #64]	; 0x40
   2133c:	strb	r5, [r4, #65]	; 0x41
   21340:	strb	r5, [r4, #66]	; 0x42
   21344:	strb	r5, [r4, #67]	; 0x43
   21348:	strb	r5, [r4, #68]	; 0x44
   2134c:	strb	r5, [r4, #69]	; 0x45
   21350:	strb	r5, [r4, #70]	; 0x46
   21354:	strb	r5, [r4, #71]	; 0x47
   21358:	bl	14040 <__assert_fail@plt+0x31d0>
   2135c:	strb	r5, [r4, #72]	; 0x48
   21360:	strb	r5, [r4, #73]	; 0x49
   21364:	strb	r5, [r4, #74]	; 0x4a
   21368:	strb	r5, [r4, #75]	; 0x4b
   2136c:	strb	r5, [r4, #76]	; 0x4c
   21370:	strb	r5, [r4, #77]	; 0x4d
   21374:	strb	r5, [r4, #78]	; 0x4e
   21378:	strb	r5, [r4, #79]	; 0x4f
   2137c:	strb	r5, [r4, #80]	; 0x50
   21380:	strb	r5, [r4, #81]	; 0x51
   21384:	strb	r5, [r4, #82]	; 0x52
   21388:	strb	r5, [r4, #83]	; 0x53
   2138c:	pop	{r3, r4, r5, pc}
   21390:	push	{r4, lr}
   21394:	mov	r4, r1
   21398:	bl	10ca8 <free@plt>
   2139c:	mov	r0, r4
   213a0:	bl	212b4 <policydb_user_cache@@Base+0x998>
   213a4:	mov	r0, r4
   213a8:	bl	10ca8 <free@plt>
   213ac:	mov	r0, #0
   213b0:	pop	{r4, pc}
   213b4:	ldr	r3, [pc, #612]	; 21620 <policydb_user_cache@@Base+0xd04>
   213b8:	ldr	ip, [pc, #612]	; 21624 <policydb_user_cache@@Base+0xd08>
   213bc:	add	r3, pc, r3
   213c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   213c4:	sub	sp, sp, #20
   213c8:	ldr	r8, [r3, ip]
   213cc:	mov	r4, r0
   213d0:	mov	sl, r1
   213d4:	mov	r0, #1
   213d8:	mov	r1, #88	; 0x58
   213dc:	mov	r6, r2
   213e0:	ldr	r3, [r8]
   213e4:	str	r3, [sp, #12]
   213e8:	bl	10c84 <calloc@plt>
   213ec:	subs	r5, r0, #0
   213f0:	beq	21614 <policydb_user_cache@@Base+0xcf8>
   213f4:	ldr	r3, [r4]
   213f8:	ldr	r2, [r4, #328]	; 0x148
   213fc:	cmp	r3, #0
   21400:	bne	21518 <policydb_user_cache@@Base+0xbfc>
   21404:	cmp	r2, #23
   21408:	movhi	r2, #12
   2140c:	movls	r2, #8
   21410:	mov	r0, sp
   21414:	mov	r1, r6
   21418:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   2141c:	cmp	r0, #0
   21420:	blt	2160c <policydb_user_cache@@Base+0xcf0>
   21424:	ldr	r2, [r4]
   21428:	ldr	r3, [sp, #4]
   2142c:	cmp	r2, #0
   21430:	ldr	r7, [sp]
   21434:	str	r3, [r5]
   21438:	ldr	r3, [r4, #328]	; 0x148
   2143c:	beq	21528 <policydb_user_cache@@Base+0xc0c>
   21440:	cmp	r3, #8
   21444:	bhi	21530 <policydb_user_cache@@Base+0xc14>
   21448:	add	r0, r7, #1
   2144c:	bl	10d44 <malloc@plt>
   21450:	subs	r9, r0, #0
   21454:	beq	2160c <policydb_user_cache@@Base+0xcf0>
   21458:	mov	r1, r6
   2145c:	mov	r2, r7
   21460:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   21464:	cmp	r0, #0
   21468:	blt	21548 <policydb_user_cache@@Base+0xc2c>
   2146c:	mov	r3, #0
   21470:	strb	r3, [r9, r7]
   21474:	ldr	r3, [r4]
   21478:	add	r0, r5, #4
   2147c:	mov	r1, r6
   21480:	cmp	r3, #0
   21484:	bne	2153c <policydb_user_cache@@Base+0xc20>
   21488:	bl	14484 <__assert_fail@plt+0x3614>
   2148c:	cmp	r0, #0
   21490:	bne	21548 <policydb_user_cache@@Base+0xc2c>
   21494:	ldr	r3, [r4]
   21498:	cmp	r3, #0
   2149c:	bne	21568 <policydb_user_cache@@Base+0xc4c>
   214a0:	ldr	r3, [r4, #328]	; 0x148
   214a4:	cmp	r3, #18
   214a8:	bls	214e8 <policydb_user_cache@@Base+0xbcc>
   214ac:	add	r7, r5, #48	; 0x30
   214b0:	mov	r1, r6
   214b4:	mov	r0, r7
   214b8:	bl	1f8f8 <policydb_role_cache@@Base+0x414>
   214bc:	cmp	r0, #0
   214c0:	bne	21548 <policydb_user_cache@@Base+0xc2c>
   214c4:	add	fp, r5, #72	; 0x48
   214c8:	mov	r1, r6
   214cc:	mov	r0, fp
   214d0:	bl	1f6e4 <policydb_role_cache@@Base+0x200>
   214d4:	cmp	r0, #0
   214d8:	bne	21548 <policydb_user_cache@@Base+0xc2c>
   214dc:	ldr	r3, [r4]
   214e0:	cmp	r3, #0
   214e4:	bne	215e0 <policydb_user_cache@@Base+0xcc4>
   214e8:	mov	r0, sl
   214ec:	mov	r1, r9
   214f0:	mov	r2, r5
   214f4:	bl	147d0 <__assert_fail@plt+0x3960>
   214f8:	cmp	r0, #0
   214fc:	bne	21548 <policydb_user_cache@@Base+0xc2c>
   21500:	ldr	r2, [sp, #12]
   21504:	ldr	r3, [r8]
   21508:	cmp	r2, r3
   2150c:	bne	2161c <policydb_user_cache@@Base+0xd00>
   21510:	add	sp, sp, #20
   21514:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21518:	cmp	r2, #8
   2151c:	movhi	r2, #12
   21520:	movls	r2, #8
   21524:	b	21410 <policydb_user_cache@@Base+0xaf4>
   21528:	cmp	r3, #23
   2152c:	bls	21448 <policydb_user_cache@@Base+0xb2c>
   21530:	ldr	r3, [sp, #8]
   21534:	str	r3, [r5, #84]	; 0x54
   21538:	b	21448 <policydb_user_cache@@Base+0xb2c>
   2153c:	bl	1f874 <policydb_role_cache@@Base+0x390>
   21540:	cmp	r0, #0
   21544:	beq	21494 <policydb_user_cache@@Base+0xb78>
   21548:	mov	r0, r9
   2154c:	bl	10ca8 <free@plt>
   21550:	mov	r0, r5
   21554:	bl	212b4 <policydb_user_cache@@Base+0x998>
   21558:	mov	r0, r5
   2155c:	bl	10ca8 <free@plt>
   21560:	mvn	r0, #0
   21564:	b	21500 <policydb_user_cache@@Base+0xbe4>
   21568:	cmp	r3, #2
   2156c:	beq	21578 <policydb_user_cache@@Base+0xc5c>
   21570:	cmp	r3, #1
   21574:	bne	215cc <policydb_user_cache@@Base+0xcb0>
   21578:	ldr	r3, [r4, #328]	; 0x148
   2157c:	cmp	r3, #5
   21580:	beq	214ac <policydb_user_cache@@Base+0xb90>
   21584:	cmp	r3, #5
   21588:	bls	214e8 <policydb_user_cache@@Base+0xbcc>
   2158c:	add	r0, r5, #16
   21590:	mov	r1, r6
   21594:	bl	1fd64 <policydb_role_cache@@Base+0x880>
   21598:	cmp	r0, #0
   2159c:	bne	21548 <policydb_user_cache@@Base+0xc2c>
   215a0:	add	r0, r5, #24
   215a4:	mov	r1, r6
   215a8:	bl	1fd64 <policydb_role_cache@@Base+0x880>
   215ac:	cmp	r0, #0
   215b0:	bne	21548 <policydb_user_cache@@Base+0xc2c>
   215b4:	mov	r1, r6
   215b8:	add	r0, r5, #32
   215bc:	bl	1fd64 <policydb_role_cache@@Base+0x880>
   215c0:	cmp	r0, #0
   215c4:	beq	214e8 <policydb_user_cache@@Base+0xbcc>
   215c8:	b	21548 <policydb_user_cache@@Base+0xc2c>
   215cc:	sub	r3, r3, #1
   215d0:	cmp	r3, #1
   215d4:	bhi	214e8 <policydb_user_cache@@Base+0xbcc>
   215d8:	ldr	r3, [r4, #328]	; 0x148
   215dc:	b	21584 <policydb_user_cache@@Base+0xc68>
   215e0:	mov	r0, r7
   215e4:	add	r1, r5, #16
   215e8:	bl	1fd2c <policydb_role_cache@@Base+0x848>
   215ec:	cmp	r0, #0
   215f0:	bne	21548 <policydb_user_cache@@Base+0xc2c>
   215f4:	mov	r0, fp
   215f8:	add	r1, r5, #32
   215fc:	bl	1fc18 <policydb_role_cache@@Base+0x734>
   21600:	cmp	r0, #0
   21604:	beq	214e8 <policydb_user_cache@@Base+0xbcc>
   21608:	b	21548 <policydb_user_cache@@Base+0xc2c>
   2160c:	mov	r9, #0
   21610:	b	21548 <policydb_user_cache@@Base+0xc2c>
   21614:	mvn	r0, #0
   21618:	b	21500 <policydb_user_cache@@Base+0xbe4>
   2161c:	bl	10cd8 <__stack_chk_fail@plt>
   21620:	andeq	r7, r3, ip, lsr ip
   21624:	strheq	r0, [r0], -ip
   21628:	mov	r3, r0
   2162c:	mov	r2, #0
   21630:	strb	r2, [r3], #1
   21634:	add	r3, r3, #1
   21638:	strb	r2, [r0, #1]
   2163c:	strb	r2, [r3], #1
   21640:	strb	r2, [r3], #1
   21644:	strb	r2, [r3], #1
   21648:	strb	r2, [r3], #1
   2164c:	strb	r2, [r3], #1
   21650:	strb	r2, [r3]
   21654:	bx	lr
   21658:	bx	lr
   2165c:	cmp	r0, #0
   21660:	push	{r3, r4, r5, lr}
   21664:	mov	r5, r1
   21668:	beq	21670 <policydb_user_cache@@Base+0xd54>
   2166c:	bl	10ca8 <free@plt>
   21670:	ldr	r4, [r5]
   21674:	cmp	r4, #0
   21678:	beq	216c4 <policydb_user_cache@@Base+0xda8>
   2167c:	add	r0, r4, #4
   21680:	bl	14040 <__assert_fail@plt+0x31d0>
   21684:	mov	r3, r4
   21688:	mov	r2, #0
   2168c:	strb	r2, [r3], #1
   21690:	add	r3, r3, #1
   21694:	strb	r2, [r4, #1]
   21698:	strb	r2, [r3], #1
   2169c:	strb	r2, [r3], #1
   216a0:	strb	r2, [r3], #1
   216a4:	strb	r2, [r3], #1
   216a8:	strb	r2, [r3], #1
   216ac:	strb	r2, [r3], #1
   216b0:	strb	r2, [r3], #1
   216b4:	strb	r2, [r3], #1
   216b8:	strb	r2, [r3], #1
   216bc:	strb	r2, [r3]
   216c0:	ldr	r4, [r5]
   216c4:	mov	r0, r4
   216c8:	bl	10ca8 <free@plt>
   216cc:	mov	r0, r5
   216d0:	bl	21658 <policydb_user_cache@@Base+0xd3c>
   216d4:	mov	r0, r5
   216d8:	bl	10ca8 <free@plt>
   216dc:	mov	r0, #0
   216e0:	pop	{r3, r4, r5, pc}
   216e4:	ldr	r3, [pc, #256]	; 217ec <policydb_user_cache@@Base+0xed0>
   216e8:	mov	r0, #8
   216ec:	ldr	ip, [pc, #252]	; 217f0 <policydb_user_cache@@Base+0xed4>
   216f0:	add	r3, pc, r3
   216f4:	push	{r4, r5, r6, r7, r8, r9, lr}
   216f8:	sub	sp, sp, #20
   216fc:	ldr	r7, [r3, ip]
   21700:	mov	r9, r1
   21704:	mov	r5, r2
   21708:	ldr	r3, [r7]
   2170c:	str	r3, [sp, #12]
   21710:	bl	10d44 <malloc@plt>
   21714:	subs	r4, r0, #0
   21718:	beq	217e0 <policydb_user_cache@@Base+0xec4>
   2171c:	bl	21628 <policydb_user_cache@@Base+0xd0c>
   21720:	add	r0, sp, #4
   21724:	mov	r1, r5
   21728:	mov	r2, #8
   2172c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   21730:	cmp	r0, #0
   21734:	blt	217c4 <policydb_user_cache@@Base+0xea8>
   21738:	ldr	r3, [sp, #8]
   2173c:	ldr	r6, [sp, #4]
   21740:	strb	r3, [r4, #4]
   21744:	add	r0, r6, #1
   21748:	bl	10d44 <malloc@plt>
   2174c:	subs	r8, r0, #0
   21750:	beq	217c4 <policydb_user_cache@@Base+0xea8>
   21754:	mov	r1, r5
   21758:	mov	r2, r6
   2175c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   21760:	cmp	r0, #0
   21764:	blt	217c8 <policydb_user_cache@@Base+0xeac>
   21768:	mov	r3, #0
   2176c:	mov	r0, #12
   21770:	strb	r3, [r8, r6]
   21774:	bl	10d44 <malloc@plt>
   21778:	cmp	r0, #0
   2177c:	str	r0, [r4]
   21780:	beq	217c8 <policydb_user_cache@@Base+0xeac>
   21784:	mov	r1, r5
   21788:	bl	1f6e4 <policydb_role_cache@@Base+0x200>
   2178c:	cmp	r0, #0
   21790:	bne	217c8 <policydb_user_cache@@Base+0xeac>
   21794:	mov	r0, r9
   21798:	mov	r1, r8
   2179c:	mov	r2, r4
   217a0:	bl	147d0 <__assert_fail@plt+0x3960>
   217a4:	cmp	r0, #0
   217a8:	bne	217c8 <policydb_user_cache@@Base+0xeac>
   217ac:	ldr	r2, [sp, #12]
   217b0:	ldr	r3, [r7]
   217b4:	cmp	r2, r3
   217b8:	bne	217e8 <policydb_user_cache@@Base+0xecc>
   217bc:	add	sp, sp, #20
   217c0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   217c4:	mov	r8, #0
   217c8:	mov	r0, r8
   217cc:	mov	r1, r4
   217d0:	mov	r2, #0
   217d4:	bl	2165c <policydb_user_cache@@Base+0xd40>
   217d8:	mvn	r0, #0
   217dc:	b	217ac <policydb_user_cache@@Base+0xe90>
   217e0:	mvn	r0, #0
   217e4:	b	217ac <policydb_user_cache@@Base+0xe90>
   217e8:	bl	10cd8 <__stack_chk_fail@plt>
   217ec:	andeq	r7, r3, r8, lsl #18
   217f0:	strheq	r0, [r0], -ip
   217f4:	mov	r3, r0
   217f8:	mov	r2, #0
   217fc:	strb	r2, [r3], #1
   21800:	add	r3, r3, #1
   21804:	strb	r2, [r0, #1]
   21808:	strb	r2, [r3], #1
   2180c:	strb	r2, [r3], #1
   21810:	strb	r2, [r3], #1
   21814:	strb	r2, [r3], #1
   21818:	strb	r2, [r3], #1
   2181c:	strb	r2, [r3]
   21820:	bx	lr
   21824:	bx	lr
   21828:	cmp	r0, #0
   2182c:	push	{r4, lr}
   21830:	mov	r4, r1
   21834:	beq	2183c <policydb_user_cache@@Base+0xf20>
   21838:	bl	10ca8 <free@plt>
   2183c:	mov	r0, r4
   21840:	bl	21824 <policydb_user_cache@@Base+0xf08>
   21844:	mov	r0, r4
   21848:	bl	10ca8 <free@plt>
   2184c:	mov	r0, #0
   21850:	pop	{r4, pc}
   21854:	ldr	r3, [pc, #224]	; 2193c <policydb_user_cache@@Base+0x1020>
   21858:	mov	r0, #8
   2185c:	ldr	ip, [pc, #220]	; 21940 <policydb_user_cache@@Base+0x1024>
   21860:	add	r3, pc, r3
   21864:	push	{r4, r5, r6, r7, r8, r9, lr}
   21868:	sub	sp, sp, #20
   2186c:	ldr	r6, [r3, ip]
   21870:	mov	r9, r1
   21874:	mov	r8, r2
   21878:	ldr	r3, [r6]
   2187c:	str	r3, [sp, #12]
   21880:	bl	10d44 <malloc@plt>
   21884:	subs	r4, r0, #0
   21888:	beq	21930 <policydb_user_cache@@Base+0x1014>
   2188c:	bl	217f4 <policydb_user_cache@@Base+0xed8>
   21890:	mov	r0, sp
   21894:	mov	r1, r8
   21898:	mov	r2, #12
   2189c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   218a0:	cmp	r0, #0
   218a4:	blt	21914 <policydb_user_cache@@Base+0xff8>
   218a8:	ldmib	sp, {r2, r3}
   218ac:	ldr	r5, [sp]
   218b0:	str	r2, [r4]
   218b4:	add	r0, r5, #1
   218b8:	strb	r3, [r4, #4]
   218bc:	bl	10d44 <malloc@plt>
   218c0:	subs	r7, r0, #0
   218c4:	beq	21914 <policydb_user_cache@@Base+0xff8>
   218c8:	mov	r1, r8
   218cc:	mov	r2, r5
   218d0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   218d4:	cmp	r0, #0
   218d8:	blt	21918 <policydb_user_cache@@Base+0xffc>
   218dc:	mov	r3, #0
   218e0:	mov	r0, r9
   218e4:	mov	r1, r7
   218e8:	strb	r3, [r7, r5]
   218ec:	mov	r2, r4
   218f0:	bl	147d0 <__assert_fail@plt+0x3960>
   218f4:	cmp	r0, #0
   218f8:	bne	21918 <policydb_user_cache@@Base+0xffc>
   218fc:	ldr	r2, [sp, #12]
   21900:	ldr	r3, [r6]
   21904:	cmp	r2, r3
   21908:	bne	21938 <policydb_user_cache@@Base+0x101c>
   2190c:	add	sp, sp, #20
   21910:	pop	{r4, r5, r6, r7, r8, r9, pc}
   21914:	mov	r7, #0
   21918:	mov	r0, r7
   2191c:	mov	r1, r4
   21920:	mov	r2, #0
   21924:	bl	21828 <policydb_user_cache@@Base+0xf0c>
   21928:	mvn	r0, #0
   2192c:	b	218fc <policydb_user_cache@@Base+0xfe0>
   21930:	mvn	r0, #0
   21934:	b	218fc <policydb_user_cache@@Base+0xfe0>
   21938:	bl	10cd8 <__stack_chk_fail@plt>
   2193c:	muleq	r3, r8, r7
   21940:	strheq	r0, [r0], -ip
   21944:	mov	r3, r0
   21948:	mov	r2, #0
   2194c:	strb	r2, [r3], #1
   21950:	add	r3, r3, #1
   21954:	strb	r2, [r0, #1]
   21958:	strb	r2, [r3], #1
   2195c:	strb	r2, [r3], #1
   21960:	strb	r2, [r3], #1
   21964:	strb	r2, [r3], #1
   21968:	strb	r2, [r3], #1
   2196c:	strb	r2, [r3], #1
   21970:	strb	r2, [r3], #1
   21974:	strb	r2, [r3], #1
   21978:	strb	r2, [r3], #1
   2197c:	strb	r2, [r3]
   21980:	bx	lr
   21984:	push	{r4, lr}
   21988:	mov	r1, #0
   2198c:	mov	r2, #72	; 0x48
   21990:	mov	r4, r0
   21994:	bl	10de0 <memset@plt>
   21998:	add	r0, r4, #8
   2199c:	bl	20af8 <policydb_user_cache@@Base+0x1dc>
   219a0:	add	r0, r4, #28
   219a4:	pop	{r4, lr}
   219a8:	b	20af8 <policydb_user_cache@@Base+0x1dc>
   219ac:	push	{r3, r4, r5, lr}
   219b0:	subs	r5, r0, #0
   219b4:	popeq	{r3, r4, r5, pc}
   219b8:	add	r0, r5, #8
   219bc:	bl	20b5c <policydb_user_cache@@Base+0x240>
   219c0:	add	r0, r5, #28
   219c4:	bl	20b5c <policydb_user_cache@@Base+0x240>
   219c8:	ldr	r0, [r5, #60]	; 0x3c
   219cc:	bl	10ca8 <free@plt>
   219d0:	ldr	r0, [r5, #48]	; 0x30
   219d4:	cmp	r0, #0
   219d8:	beq	219f0 <policydb_user_cache@@Base+0x10d4>
   219dc:	ldr	r4, [r0, #8]
   219e0:	bl	10ca8 <free@plt>
   219e4:	cmp	r4, #0
   219e8:	mov	r0, r4
   219ec:	bne	219dc <policydb_user_cache@@Base+0x10c0>
   219f0:	ldr	r0, [r5, #52]	; 0x34
   219f4:	pop	{r3, r4, r5, lr}
   219f8:	b	10ca8 <free@plt>
   219fc:	push	{r4, lr}
   21a00:	mov	r1, #0
   21a04:	mov	r4, r0
   21a08:	mov	r2, #48	; 0x30
   21a0c:	bl	10de0 <memset@plt>
   21a10:	mov	r0, r4
   21a14:	bl	20b78 <policydb_user_cache@@Base+0x25c>
   21a18:	add	r0, r4, #12
   21a1c:	bl	20af8 <policydb_user_cache@@Base+0x1dc>
   21a20:	mov	r3, #0
   21a24:	strb	r3, [r4, #32]
   21a28:	strb	r3, [r4, #33]	; 0x21
   21a2c:	strb	r3, [r4, #34]	; 0x22
   21a30:	strb	r3, [r4, #35]	; 0x23
   21a34:	strb	r3, [r4, #36]	; 0x24
   21a38:	strb	r3, [r4, #37]	; 0x25
   21a3c:	strb	r3, [r4, #38]	; 0x26
   21a40:	strb	r3, [r4, #39]	; 0x27
   21a44:	pop	{r4, pc}
   21a48:	push	{r4, lr}
   21a4c:	subs	r4, r0, #0
   21a50:	popeq	{r4, pc}
   21a54:	bl	20bbc <policydb_user_cache@@Base+0x2a0>
   21a58:	add	r0, r4, #12
   21a5c:	bl	20b5c <policydb_user_cache@@Base+0x240>
   21a60:	add	r0, r4, #32
   21a64:	pop	{r4, lr}
   21a68:	b	14040 <__assert_fail@plt+0x31d0>
   21a6c:	push	{r3, r4, r5, lr}
   21a70:	subs	r4, r0, #0
   21a74:	popeq	{r3, r4, r5, pc}
   21a78:	ldr	r5, [r4, #44]	; 0x2c
   21a7c:	mov	r0, r4
   21a80:	bl	21a48 <policydb_user_cache@@Base+0x112c>
   21a84:	mov	r0, r4
   21a88:	bl	10ca8 <free@plt>
   21a8c:	cmp	r5, #0
   21a90:	mov	r4, r5
   21a94:	bne	21a78 <policydb_user_cache@@Base+0x115c>
   21a98:	pop	{r3, r4, r5, pc}
   21a9c:	push	{r4, lr}
   21aa0:	mov	r1, #0
   21aa4:	mov	r4, r0
   21aa8:	mov	r2, #56	; 0x38
   21aac:	bl	10de0 <memset@plt>
   21ab0:	mov	r0, r4
   21ab4:	bl	20af8 <policydb_user_cache@@Base+0x1dc>
   21ab8:	add	r0, r4, #20
   21abc:	pop	{r4, lr}
   21ac0:	b	20af8 <policydb_user_cache@@Base+0x1dc>
   21ac4:	push	{r3, r4, r5, lr}
   21ac8:	subs	r4, r0, #0
   21acc:	popeq	{r3, r4, r5, pc}
   21ad0:	mov	r0, r4
   21ad4:	ldr	r5, [r4, #52]	; 0x34
   21ad8:	bl	20b5c <policydb_user_cache@@Base+0x240>
   21adc:	add	r0, r4, #20
   21ae0:	bl	20b5c <policydb_user_cache@@Base+0x240>
   21ae4:	ldr	r0, [r4, #44]	; 0x2c
   21ae8:	bl	10ca8 <free@plt>
   21aec:	mov	r0, r4
   21af0:	bl	10ca8 <free@plt>
   21af4:	cmp	r5, #0
   21af8:	mov	r4, r5
   21afc:	bne	21ad0 <policydb_user_cache@@Base+0x11b4>
   21b00:	pop	{r3, r4, r5, pc}
   21b04:	push	{r4, lr}
   21b08:	mov	r1, #0
   21b0c:	mov	r4, r0
   21b10:	mov	r2, #28
   21b14:	bl	10de0 <memset@plt>
   21b18:	mov	r0, r4
   21b1c:	bl	20b78 <policydb_user_cache@@Base+0x25c>
   21b20:	add	r0, r4, #12
   21b24:	pop	{r4, lr}
   21b28:	b	20b78 <policydb_user_cache@@Base+0x25c>
   21b2c:	push	{r4, lr}
   21b30:	mov	r4, r0
   21b34:	bl	20bbc <policydb_user_cache@@Base+0x2a0>
   21b38:	add	r0, r4, #12
   21b3c:	pop	{r4, lr}
   21b40:	b	20bbc <policydb_user_cache@@Base+0x2a0>
   21b44:	push	{r3, r4, r5, lr}
   21b48:	subs	r4, r0, #0
   21b4c:	popeq	{r3, r4, r5, pc}
   21b50:	ldr	r5, [r4, #24]
   21b54:	mov	r0, r4
   21b58:	bl	21b2c <policydb_user_cache@@Base+0x1210>
   21b5c:	mov	r0, r4
   21b60:	bl	10ca8 <free@plt>
   21b64:	cmp	r5, #0
   21b68:	mov	r4, r5
   21b6c:	bne	21b50 <policydb_user_cache@@Base+0x1234>
   21b70:	pop	{r3, r4, r5, pc}
   21b74:	push	{r3, r4, r5, lr}
   21b78:	mov	r4, r0
   21b7c:	bl	20af8 <policydb_user_cache@@Base+0x1dc>
   21b80:	add	r0, r4, #20
   21b84:	mov	r5, #0
   21b88:	bl	20af8 <policydb_user_cache@@Base+0x1dc>
   21b8c:	strb	r5, [r4, #40]	; 0x28
   21b90:	strb	r5, [r4, #41]	; 0x29
   21b94:	add	r0, r4, #48	; 0x30
   21b98:	strb	r5, [r4, #42]	; 0x2a
   21b9c:	strb	r5, [r4, #43]	; 0x2b
   21ba0:	strb	r5, [r4, #44]	; 0x2c
   21ba4:	strb	r5, [r4, #45]	; 0x2d
   21ba8:	strb	r5, [r4, #46]	; 0x2e
   21bac:	strb	r5, [r4, #47]	; 0x2f
   21bb0:	bl	1ca3c <__assert_fail@plt+0xbbcc>
   21bb4:	str	r5, [r4, #64]	; 0x40
   21bb8:	pop	{r3, r4, r5, pc}
   21bbc:	push	{r4, lr}
   21bc0:	mov	r4, r0
   21bc4:	bl	20b5c <policydb_user_cache@@Base+0x240>
   21bc8:	add	r0, r4, #20
   21bcc:	bl	20b5c <policydb_user_cache@@Base+0x240>
   21bd0:	add	r0, r4, #40	; 0x28
   21bd4:	bl	14040 <__assert_fail@plt+0x31d0>
   21bd8:	add	r0, r4, #48	; 0x30
   21bdc:	pop	{r4, lr}
   21be0:	b	1ca54 <__assert_fail@plt+0xbbe4>
   21be4:	push	{r3, r4, r5, lr}
   21be8:	subs	r4, r0, #0
   21bec:	popeq	{r3, r4, r5, pc}
   21bf0:	ldr	r5, [r4, #64]	; 0x40
   21bf4:	mov	r0, r4
   21bf8:	bl	21bbc <policydb_user_cache@@Base+0x12a0>
   21bfc:	mov	r0, r4
   21c00:	bl	10ca8 <free@plt>
   21c04:	cmp	r5, #0
   21c08:	mov	r4, r5
   21c0c:	bne	21bf0 <policydb_user_cache@@Base+0x12d4>
   21c10:	pop	{r3, r4, r5, pc}
   21c14:	push	{r3, r4, r5, lr}
   21c18:	subs	r4, r0, #0
   21c1c:	popeq	{r3, r4, r5, pc}
   21c20:	ldr	r5, [r4, #68]	; 0x44
   21c24:	mov	r0, r4
   21c28:	bl	219ac <policydb_user_cache@@Base+0x1090>
   21c2c:	mov	r0, r4
   21c30:	bl	10ca8 <free@plt>
   21c34:	cmp	r5, #0
   21c38:	mov	r4, r5
   21c3c:	bne	21c20 <policydb_user_cache@@Base+0x1304>
   21c40:	pop	{r3, r4, r5, pc}
   21c44:	push	{r4, lr}
   21c48:	mov	r4, r0
   21c4c:	ldr	r0, [r0, #88]	; 0x58
   21c50:	bl	10ca8 <free@plt>
   21c54:	ldr	r0, [r4, #28]
   21c58:	lsl	r0, r0, #2
   21c5c:	bl	10d44 <malloc@plt>
   21c60:	cmp	r0, #0
   21c64:	str	r0, [r4, #88]	; 0x58
   21c68:	beq	21ce8 <policydb_user_cache@@Base+0x13cc>
   21c6c:	ldr	r1, [pc, #124]	; 21cf0 <policydb_user_cache@@Base+0x13d4>
   21c70:	mov	r2, r4
   21c74:	ldr	r0, [r4, #24]
   21c78:	add	r1, pc, r1
   21c7c:	bl	14b94 <__assert_fail@plt+0x3d24>
   21c80:	cmp	r0, #0
   21c84:	bne	21ce8 <policydb_user_cache@@Base+0x13cc>
   21c88:	ldr	r0, [r4, #120]	; 0x78
   21c8c:	bl	10ca8 <free@plt>
   21c90:	ldr	r0, [r4, #36]	; 0x24
   21c94:	lsl	r0, r0, #2
   21c98:	bl	10d44 <malloc@plt>
   21c9c:	cmp	r0, #0
   21ca0:	str	r0, [r4, #120]	; 0x78
   21ca4:	beq	21ce8 <policydb_user_cache@@Base+0x13cc>
   21ca8:	ldr	r0, [r4, #92]	; 0x5c
   21cac:	bl	10ca8 <free@plt>
   21cb0:	ldr	r0, [r4, #36]	; 0x24
   21cb4:	lsl	r0, r0, #2
   21cb8:	bl	10d44 <malloc@plt>
   21cbc:	cmp	r0, #0
   21cc0:	str	r0, [r4, #92]	; 0x5c
   21cc4:	beq	21ce8 <policydb_user_cache@@Base+0x13cc>
   21cc8:	ldr	r1, [pc, #36]	; 21cf4 <policydb_user_cache@@Base+0x13d8>
   21ccc:	mov	r2, r4
   21cd0:	ldr	r0, [r4, #32]
   21cd4:	add	r1, pc, r1
   21cd8:	bl	14b94 <__assert_fail@plt+0x3d24>
   21cdc:	subs	r0, r0, #0
   21ce0:	mvnne	r0, #0
   21ce4:	pop	{r4, pc}
   21ce8:	mvn	r0, #0
   21cec:	pop	{r4, pc}
   21cf0:			; <UNDEFINED> instruction: 0xffffd704
   21cf4:			; <UNDEFINED> instruction: 0xffffd6e0
   21cf8:	push	{r3, r4, r5, lr}
   21cfc:	mov	r4, r0
   21d00:	bl	32cdc <policydb_user_cache@@Base+0x123c0>
   21d04:	ldr	r5, [pc, #72]	; 21d54 <policydb_user_cache@@Base+0x1438>
   21d08:	add	r5, pc, r5
   21d0c:	cmn	r0, #1
   21d10:	beq	21d4c <policydb_user_cache@@Base+0x1430>
   21d14:	ldr	r0, [r4, #68]	; 0x44
   21d18:	lsl	r0, r0, #2
   21d1c:	bl	10d44 <malloc@plt>
   21d20:	cmp	r0, #0
   21d24:	str	r0, [r4, #108]	; 0x6c
   21d28:	beq	21d4c <policydb_user_cache@@Base+0x1430>
   21d2c:	ldr	r3, [pc, #36]	; 21d58 <policydb_user_cache@@Base+0x143c>
   21d30:	mov	r2, r4
   21d34:	ldr	r0, [r4, #64]	; 0x40
   21d38:	ldr	r1, [r5, r3]
   21d3c:	bl	14b94 <__assert_fail@plt+0x3d24>
   21d40:	subs	r0, r0, #0
   21d44:	mvnne	r0, #0
   21d48:	pop	{r3, r4, r5, pc}
   21d4c:	mvn	r0, #0
   21d50:	pop	{r3, r4, r5, pc}
   21d54:	strdeq	r7, [r3], -r0
   21d58:	andeq	r0, r0, r4, asr #1
   21d5c:	push	{r3, r4, r5, lr}
   21d60:	mov	r4, r0
   21d64:	ldr	r0, [r0, #204]	; 0xcc
   21d68:	bl	10ca8 <free@plt>
   21d6c:	ldr	r5, [r4, #200]	; 0xc8
   21d70:	cmp	r5, #0
   21d74:	beq	21df8 <policydb_user_cache@@Base+0x14dc>
   21d78:	mov	r1, r5
   21d7c:	mov	r0, #0
   21d80:	ldr	r3, [r1]
   21d84:	cmp	r3, #0
   21d88:	beq	21d9c <policydb_user_cache@@Base+0x1480>
   21d8c:	ldr	r3, [r3, #244]	; 0xf4
   21d90:	add	r0, r0, #1
   21d94:	cmp	r3, #0
   21d98:	bne	21d8c <policydb_user_cache@@Base+0x1470>
   21d9c:	ldr	r1, [r1, #12]
   21da0:	cmp	r1, #0
   21da4:	bne	21d80 <policydb_user_cache@@Base+0x1464>
   21da8:	mov	r1, #4
   21dac:	bl	10c84 <calloc@plt>
   21db0:	cmp	r0, #0
   21db4:	str	r0, [r4, #204]	; 0xcc
   21db8:	beq	21e10 <policydb_user_cache@@Base+0x14f4>
   21dbc:	ldr	r3, [r5]
   21dc0:	cmp	r3, #0
   21dc4:	beq	21de4 <policydb_user_cache@@Base+0x14c8>
   21dc8:	ldr	r1, [r3]
   21dcc:	ldr	r2, [r4, #204]	; 0xcc
   21dd0:	sub	r1, r1, #-1073741823	; 0xc0000001
   21dd4:	str	r3, [r2, r1, lsl #2]
   21dd8:	ldr	r3, [r3, #244]	; 0xf4
   21ddc:	cmp	r3, #0
   21de0:	bne	21dc8 <policydb_user_cache@@Base+0x14ac>
   21de4:	ldr	r5, [r5, #12]
   21de8:	cmp	r5, #0
   21dec:	bne	21dbc <policydb_user_cache@@Base+0x14a0>
   21df0:	mov	r0, #0
   21df4:	pop	{r3, r4, r5, pc}
   21df8:	mov	r0, r5
   21dfc:	mov	r1, #4
   21e00:	bl	10c84 <calloc@plt>
   21e04:	cmp	r0, #0
   21e08:	str	r0, [r4, #204]	; 0xcc
   21e0c:	bne	21df0 <policydb_user_cache@@Base+0x14d4>
   21e10:	mvn	r0, #0
   21e14:	pop	{r3, r4, r5, pc}
   21e18:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21e1c:	cmp	r2, #0
   21e20:	ldr	sl, [pc, #656]	; 220b8 <policydb_user_cache@@Base+0x179c>
   21e24:	sub	sp, sp, #16
   21e28:	mov	r4, r0
   21e2c:	mov	r5, r1
   21e30:	add	sl, pc, sl
   21e34:	beq	21f6c <policydb_user_cache@@Base+0x1650>
   21e38:	cmp	r0, #0
   21e3c:	movne	r3, r0
   21e40:	beq	22094 <policydb_user_cache@@Base+0x1778>
   21e44:	ldr	ip, [r3, #12]
   21e48:	cmp	ip, #0
   21e4c:	beq	21ea4 <policydb_user_cache@@Base+0x1588>
   21e50:	ldr	r2, [r5, #44]	; 0x2c
   21e54:	mov	lr, #3
   21e58:	ldr	r0, [pc, #604]	; 220bc <policydb_user_cache@@Base+0x17a0>
   21e5c:	mov	r1, r3
   21e60:	ldr	r6, [pc, #600]	; 220c0 <policydb_user_cache@@Base+0x17a4>
   21e64:	add	r0, pc, r0
   21e68:	str	lr, [r3]
   21e6c:	add	r0, r0, #124	; 0x7c
   21e70:	add	r6, pc, r6
   21e74:	str	r0, [r3, #8]
   21e78:	str	r6, [r3, #4]
   21e7c:	ldr	r0, [r3, #16]
   21e80:	ldr	r3, [r5, #60]	; 0x3c
   21e84:	str	r2, [sp]
   21e88:	ldr	lr, [r5, #52]	; 0x34
   21e8c:	ldr	r2, [pc, #560]	; 220c4 <policydb_user_cache@@Base+0x17a8>
   21e90:	str	lr, [sp, #4]
   21e94:	add	r2, pc, r2
   21e98:	ldr	lr, [r5, #68]	; 0x44
   21e9c:	str	lr, [sp, #8]
   21ea0:	blx	ip
   21ea4:	ldr	r3, [r5, #20]
   21ea8:	cmp	r3, #0
   21eac:	beq	21f0c <policydb_user_cache@@Base+0x15f0>
   21eb0:	cmp	r4, #0
   21eb4:	movne	r2, r4
   21eb8:	beq	220ac <policydb_user_cache@@Base+0x1790>
   21ebc:	ldr	ip, [r2, #12]
   21ec0:	cmp	ip, #0
   21ec4:	beq	21f0c <policydb_user_cache@@Base+0x15f0>
   21ec8:	ldr	r6, [pc, #504]	; 220c8 <policydb_user_cache@@Base+0x17ac>
   21ecc:	mov	r7, #3
   21ed0:	ldr	r8, [pc, #500]	; 220cc <policydb_user_cache@@Base+0x17b0>
   21ed4:	mov	r1, r2
   21ed8:	ldr	lr, [r5, #84]	; 0x54
   21edc:	add	r6, pc, r6
   21ee0:	ldr	r3, [r5, #76]	; 0x4c
   21ee4:	add	r8, pc, r8
   21ee8:	ldr	r0, [r2, #16]
   21eec:	add	r6, r6, #124	; 0x7c
   21ef0:	str	r8, [r2, #4]
   21ef4:	str	r7, [r2]
   21ef8:	str	r6, [r2, #8]
   21efc:	ldr	r2, [pc, #460]	; 220d0 <policydb_user_cache@@Base+0x17b4>
   21f00:	str	lr, [sp]
   21f04:	add	r2, pc, r2
   21f08:	blx	ip
   21f0c:	cmp	r4, #0
   21f10:	beq	220a0 <policydb_user_cache@@Base+0x1784>
   21f14:	ldr	ip, [r4, #12]
   21f18:	cmp	ip, #0
   21f1c:	beq	21f6c <policydb_user_cache@@Base+0x1650>
   21f20:	ldr	r2, [r5, #212]	; 0xd4
   21f24:	mov	r0, #3
   21f28:	ldr	r3, [pc, #420]	; 220d4 <policydb_user_cache@@Base+0x17b8>
   21f2c:	mov	r1, r4
   21f30:	ldr	lr, [pc, #416]	; 220d8 <policydb_user_cache@@Base+0x17bc>
   21f34:	add	r3, pc, r3
   21f38:	str	r0, [r4]
   21f3c:	add	lr, pc, lr
   21f40:	add	r3, r3, #124	; 0x7c
   21f44:	str	lr, [r4, #4]
   21f48:	str	r3, [r4, #8]
   21f4c:	ldr	r0, [r4, #16]
   21f50:	ldr	r3, [r5, #36]	; 0x24
   21f54:	str	r2, [sp]
   21f58:	ldr	lr, [r5, #232]	; 0xe8
   21f5c:	ldr	r2, [pc, #376]	; 220dc <policydb_user_cache@@Base+0x17c0>
   21f60:	str	lr, [sp, #4]
   21f64:	add	r2, pc, r2
   21f68:	blx	ip
   21f6c:	ldr	r0, [r5, #124]	; 0x7c
   21f70:	bl	10ca8 <free@plt>
   21f74:	ldr	r0, [r5, #44]	; 0x2c
   21f78:	mov	r1, #4
   21f7c:	bl	10c84 <calloc@plt>
   21f80:	cmp	r0, #0
   21f84:	str	r0, [r5, #124]	; 0x7c
   21f88:	beq	22048 <policydb_user_cache@@Base+0x172c>
   21f8c:	ldr	r0, [r5, #128]	; 0x80
   21f90:	bl	10ca8 <free@plt>
   21f94:	ldr	r0, [r5, #60]	; 0x3c
   21f98:	lsl	r0, r0, #2
   21f9c:	bl	10d44 <malloc@plt>
   21fa0:	cmp	r0, #0
   21fa4:	str	r0, [r5, #128]	; 0x80
   21fa8:	beq	22048 <policydb_user_cache@@Base+0x172c>
   21fac:	ldr	r0, [r5, #132]	; 0x84
   21fb0:	bl	10ca8 <free@plt>
   21fb4:	ldr	r0, [r5, #52]	; 0x34
   21fb8:	mov	r1, #4
   21fbc:	bl	10c84 <calloc@plt>
   21fc0:	cmp	r0, #0
   21fc4:	str	r0, [r5, #132]	; 0x84
   21fc8:	beq	22048 <policydb_user_cache@@Base+0x172c>
   21fcc:	ldr	r7, [pc, #268]	; 220e0 <policydb_user_cache@@Base+0x17c4>
   21fd0:	mov	r0, r5
   21fd4:	bl	32cdc <policydb_user_cache@@Base+0x123c0>
   21fd8:	add	r9, r5, #24
   21fdc:	add	r7, pc, r7
   21fe0:	mov	r4, r5
   21fe4:	mov	r6, r5
   21fe8:	mov	r8, #0
   21fec:	b	22004 <policydb_user_cache@@Base+0x16e8>
   21ff0:	add	r4, r4, #4
   21ff4:	add	r6, r6, #8
   21ff8:	cmp	r4, r9
   21ffc:	add	r7, r7, #4
   22000:	beq	22054 <policydb_user_cache@@Base+0x1738>
   22004:	ldr	r0, [r4, #96]	; 0x60
   22008:	bl	10ca8 <free@plt>
   2200c:	str	r8, [r4, #96]	; 0x60
   22010:	ldr	r0, [r6, #44]	; 0x2c
   22014:	cmp	r0, #0
   22018:	beq	21ff0 <policydb_user_cache@@Base+0x16d4>
   2201c:	mov	r1, #4
   22020:	bl	10c84 <calloc@plt>
   22024:	mov	r2, r5
   22028:	cmp	r0, #0
   2202c:	str	r0, [r4, #96]	; 0x60
   22030:	beq	22048 <policydb_user_cache@@Base+0x172c>
   22034:	ldr	r0, [r6, #40]	; 0x28
   22038:	ldr	r1, [r7, #8]
   2203c:	bl	14b94 <__assert_fail@plt+0x3d24>
   22040:	cmp	r0, #0
   22044:	beq	21ff0 <policydb_user_cache@@Base+0x16d4>
   22048:	mvn	r0, #0
   2204c:	add	sp, sp, #16
   22050:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22054:	ldr	r3, [pc, #136]	; 220e4 <policydb_user_cache@@Base+0x17c8>
   22058:	mov	r2, r5
   2205c:	ldr	r0, [r5, #40]	; 0x28
   22060:	ldr	r1, [sl, r3]
   22064:	bl	14b94 <__assert_fail@plt+0x3d24>
   22068:	cmp	r0, #0
   2206c:	bne	22048 <policydb_user_cache@@Base+0x172c>
   22070:	ldr	r3, [pc, #112]	; 220e8 <policydb_user_cache@@Base+0x17cc>
   22074:	mov	r2, r5
   22078:	ldr	r0, [r5, #56]	; 0x38
   2207c:	ldr	r1, [sl, r3]
   22080:	bl	14b94 <__assert_fail@plt+0x3d24>
   22084:	subs	r0, r0, #0
   22088:	mvnne	r0, #0
   2208c:	add	sp, sp, #16
   22090:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22094:	ldr	r3, [pc, #80]	; 220ec <policydb_user_cache@@Base+0x17d0>
   22098:	ldr	r3, [sl, r3]
   2209c:	b	21e44 <policydb_user_cache@@Base+0x1528>
   220a0:	ldr	r3, [pc, #68]	; 220ec <policydb_user_cache@@Base+0x17d0>
   220a4:	ldr	r4, [sl, r3]
   220a8:	b	21f14 <policydb_user_cache@@Base+0x15f8>
   220ac:	ldr	r3, [pc, #56]	; 220ec <policydb_user_cache@@Base+0x17d0>
   220b0:	ldr	r2, [sl, r3]
   220b4:	b	21ebc <policydb_user_cache@@Base+0x15a0>
   220b8:	andeq	r7, r3, r8, asr #3
   220bc:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   220c0:	strdeq	r1, [r2], -ip
   220c4:	ldrdeq	r3, [r2], -r0
   220c8:	andeq	r2, r2, r8, lsl pc
   220cc:	andeq	r1, r2, r8, lsl #5
   220d0:	muleq	r2, r4, r1
   220d4:	andeq	r2, r2, r0, asr #29
   220d8:	andeq	r1, r2, r0, lsr r2
   220dc:	andeq	r3, r2, r0, asr r1
   220e0:	andeq	r6, r3, r4, asr #29
   220e4:	ldrdeq	r0, [r0], -ip
   220e8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   220ec:	andeq	r0, r0, ip, asr #1
   220f0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   220f4:	mov	r7, #0
   220f8:	sub	r9, r0, #4
   220fc:	mov	r5, r7
   22100:	ldr	r4, [r9, #4]!
   22104:	cmp	r4, #0
   22108:	beq	222ac <policydb_user_cache@@Base+0x1990>
   2210c:	cmp	r7, #3
   22110:	cmpne	r7, #1
   22114:	movhi	r8, #0
   22118:	movls	r8, #1
   2211c:	b	2213c <policydb_user_cache@@Base+0x1820>
   22120:	cmp	r7, #5
   22124:	beq	222a0 <policydb_user_cache@@Base+0x1984>
   22128:	mov	r0, r4
   2212c:	mov	r4, r6
   22130:	bl	10ca8 <free@plt>
   22134:	cmp	r6, #0
   22138:	beq	222ac <policydb_user_cache@@Base+0x1990>
   2213c:	add	r0, r4, #52	; 0x34
   22140:	str	r5, [r4, #44]	; 0x2c
   22144:	str	r5, [r4, #40]	; 0x28
   22148:	str	r5, [r4, #36]	; 0x24
   2214c:	ldr	r6, [r4, #116]	; 0x74
   22150:	bl	14040 <__assert_fail@plt+0x31d0>
   22154:	add	r0, r4, #64	; 0x40
   22158:	strb	r5, [r4, #48]	; 0x30
   2215c:	strb	r5, [r4, #49]	; 0x31
   22160:	strb	r5, [r4, #50]	; 0x32
   22164:	strb	r5, [r4, #51]	; 0x33
   22168:	strb	r5, [r4, #52]	; 0x34
   2216c:	strb	r5, [r4, #53]	; 0x35
   22170:	strb	r5, [r4, #54]	; 0x36
   22174:	strb	r5, [r4, #55]	; 0x37
   22178:	strb	r5, [r4, #56]	; 0x38
   2217c:	strb	r5, [r4, #57]	; 0x39
   22180:	strb	r5, [r4, #58]	; 0x3a
   22184:	strb	r5, [r4, #59]	; 0x3b
   22188:	bl	14040 <__assert_fail@plt+0x31d0>
   2218c:	add	r0, r4, #88	; 0x58
   22190:	strb	r5, [r4, #48]	; 0x30
   22194:	strb	r5, [r4, #49]	; 0x31
   22198:	strb	r5, [r4, #50]	; 0x32
   2219c:	strb	r5, [r4, #51]	; 0x33
   221a0:	strb	r5, [r4, #52]	; 0x34
   221a4:	strb	r5, [r4, #53]	; 0x35
   221a8:	strb	r5, [r4, #54]	; 0x36
   221ac:	strb	r5, [r4, #55]	; 0x37
   221b0:	strb	r5, [r4, #56]	; 0x38
   221b4:	strb	r5, [r4, #57]	; 0x39
   221b8:	strb	r5, [r4, #58]	; 0x3a
   221bc:	strb	r5, [r4, #59]	; 0x3b
   221c0:	strb	r5, [r4, #60]	; 0x3c
   221c4:	strb	r5, [r4, #61]	; 0x3d
   221c8:	strb	r5, [r4, #62]	; 0x3e
   221cc:	strb	r5, [r4, #63]	; 0x3f
   221d0:	strb	r5, [r4, #64]	; 0x40
   221d4:	strb	r5, [r4, #65]	; 0x41
   221d8:	strb	r5, [r4, #66]	; 0x42
   221dc:	strb	r5, [r4, #67]	; 0x43
   221e0:	strb	r5, [r4, #68]	; 0x44
   221e4:	strb	r5, [r4, #69]	; 0x45
   221e8:	strb	r5, [r4, #70]	; 0x46
   221ec:	strb	r5, [r4, #71]	; 0x47
   221f0:	str	r5, [r4, #80]	; 0x50
   221f4:	str	r5, [r4, #76]	; 0x4c
   221f8:	str	r5, [r4, #72]	; 0x48
   221fc:	bl	14040 <__assert_fail@plt+0x31d0>
   22200:	strb	r5, [r4, #84]	; 0x54
   22204:	strb	r5, [r4, #85]	; 0x55
   22208:	add	r0, r4, #100	; 0x64
   2220c:	strb	r5, [r4, #86]	; 0x56
   22210:	strb	r5, [r4, #87]	; 0x57
   22214:	strb	r5, [r4, #88]	; 0x58
   22218:	strb	r5, [r4, #89]	; 0x59
   2221c:	strb	r5, [r4, #90]	; 0x5a
   22220:	strb	r5, [r4, #91]	; 0x5b
   22224:	strb	r5, [r4, #92]	; 0x5c
   22228:	strb	r5, [r4, #93]	; 0x5d
   2222c:	strb	r5, [r4, #94]	; 0x5e
   22230:	strb	r5, [r4, #95]	; 0x5f
   22234:	bl	14040 <__assert_fail@plt+0x31d0>
   22238:	cmp	r8, #0
   2223c:	strb	r5, [r4, #84]	; 0x54
   22240:	strb	r5, [r4, #85]	; 0x55
   22244:	strb	r5, [r4, #86]	; 0x56
   22248:	strb	r5, [r4, #87]	; 0x57
   2224c:	strb	r5, [r4, #88]	; 0x58
   22250:	strb	r5, [r4, #89]	; 0x59
   22254:	strb	r5, [r4, #90]	; 0x5a
   22258:	strb	r5, [r4, #91]	; 0x5b
   2225c:	strb	r5, [r4, #92]	; 0x5c
   22260:	strb	r5, [r4, #93]	; 0x5d
   22264:	strb	r5, [r4, #94]	; 0x5e
   22268:	strb	r5, [r4, #95]	; 0x5f
   2226c:	strb	r5, [r4, #96]	; 0x60
   22270:	strb	r5, [r4, #97]	; 0x61
   22274:	strb	r5, [r4, #98]	; 0x62
   22278:	strb	r5, [r4, #99]	; 0x63
   2227c:	strb	r5, [r4, #100]	; 0x64
   22280:	strb	r5, [r4, #101]	; 0x65
   22284:	strb	r5, [r4, #102]	; 0x66
   22288:	strb	r5, [r4, #103]	; 0x67
   2228c:	strb	r5, [r4, #104]	; 0x68
   22290:	strb	r5, [r4, #105]	; 0x69
   22294:	strb	r5, [r4, #106]	; 0x6a
   22298:	strb	r5, [r4, #107]	; 0x6b
   2229c:	beq	22120 <policydb_user_cache@@Base+0x1804>
   222a0:	ldr	r0, [r4]
   222a4:	bl	10ca8 <free@plt>
   222a8:	b	22128 <policydb_user_cache@@Base+0x180c>
   222ac:	add	r7, r7, #1
   222b0:	cmp	r7, #9
   222b4:	bne	22100 <policydb_user_cache@@Base+0x17e4>
   222b8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   222bc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   222c0:	mov	r8, #0
   222c4:	sub	r9, r0, #4
   222c8:	mov	r5, r8
   222cc:	ldr	r4, [r9, #4]!
   222d0:	cmp	r4, #0
   222d4:	beq	22470 <policydb_user_cache@@Base+0x1b54>
   222d8:	cmp	r8, #5
   222dc:	cmpne	r8, #0
   222e0:	movne	r7, #0
   222e4:	moveq	r7, #1
   222e8:	b	22300 <policydb_user_cache@@Base+0x19e4>
   222ec:	mov	r0, r4
   222f0:	mov	r4, r6
   222f4:	bl	10ca8 <free@plt>
   222f8:	cmp	r6, #0
   222fc:	beq	22470 <policydb_user_cache@@Base+0x1b54>
   22300:	add	r0, r4, #52	; 0x34
   22304:	str	r5, [r4, #44]	; 0x2c
   22308:	str	r5, [r4, #40]	; 0x28
   2230c:	str	r5, [r4, #36]	; 0x24
   22310:	ldr	r6, [r4, #116]	; 0x74
   22314:	bl	14040 <__assert_fail@plt+0x31d0>
   22318:	add	r0, r4, #64	; 0x40
   2231c:	strb	r5, [r4, #48]	; 0x30
   22320:	strb	r5, [r4, #49]	; 0x31
   22324:	strb	r5, [r4, #50]	; 0x32
   22328:	strb	r5, [r4, #51]	; 0x33
   2232c:	strb	r5, [r4, #52]	; 0x34
   22330:	strb	r5, [r4, #53]	; 0x35
   22334:	strb	r5, [r4, #54]	; 0x36
   22338:	strb	r5, [r4, #55]	; 0x37
   2233c:	strb	r5, [r4, #56]	; 0x38
   22340:	strb	r5, [r4, #57]	; 0x39
   22344:	strb	r5, [r4, #58]	; 0x3a
   22348:	strb	r5, [r4, #59]	; 0x3b
   2234c:	bl	14040 <__assert_fail@plt+0x31d0>
   22350:	add	r0, r4, #88	; 0x58
   22354:	strb	r5, [r4, #48]	; 0x30
   22358:	strb	r5, [r4, #49]	; 0x31
   2235c:	strb	r5, [r4, #50]	; 0x32
   22360:	strb	r5, [r4, #51]	; 0x33
   22364:	strb	r5, [r4, #52]	; 0x34
   22368:	strb	r5, [r4, #53]	; 0x35
   2236c:	strb	r5, [r4, #54]	; 0x36
   22370:	strb	r5, [r4, #55]	; 0x37
   22374:	strb	r5, [r4, #56]	; 0x38
   22378:	strb	r5, [r4, #57]	; 0x39
   2237c:	strb	r5, [r4, #58]	; 0x3a
   22380:	strb	r5, [r4, #59]	; 0x3b
   22384:	strb	r5, [r4, #60]	; 0x3c
   22388:	strb	r5, [r4, #61]	; 0x3d
   2238c:	strb	r5, [r4, #62]	; 0x3e
   22390:	strb	r5, [r4, #63]	; 0x3f
   22394:	strb	r5, [r4, #64]	; 0x40
   22398:	strb	r5, [r4, #65]	; 0x41
   2239c:	strb	r5, [r4, #66]	; 0x42
   223a0:	strb	r5, [r4, #67]	; 0x43
   223a4:	strb	r5, [r4, #68]	; 0x44
   223a8:	strb	r5, [r4, #69]	; 0x45
   223ac:	strb	r5, [r4, #70]	; 0x46
   223b0:	strb	r5, [r4, #71]	; 0x47
   223b4:	str	r5, [r4, #80]	; 0x50
   223b8:	str	r5, [r4, #76]	; 0x4c
   223bc:	str	r5, [r4, #72]	; 0x48
   223c0:	bl	14040 <__assert_fail@plt+0x31d0>
   223c4:	strb	r5, [r4, #84]	; 0x54
   223c8:	strb	r5, [r4, #85]	; 0x55
   223cc:	add	r0, r4, #100	; 0x64
   223d0:	strb	r5, [r4, #86]	; 0x56
   223d4:	strb	r5, [r4, #87]	; 0x57
   223d8:	strb	r5, [r4, #88]	; 0x58
   223dc:	strb	r5, [r4, #89]	; 0x59
   223e0:	strb	r5, [r4, #90]	; 0x5a
   223e4:	strb	r5, [r4, #91]	; 0x5b
   223e8:	strb	r5, [r4, #92]	; 0x5c
   223ec:	strb	r5, [r4, #93]	; 0x5d
   223f0:	strb	r5, [r4, #94]	; 0x5e
   223f4:	strb	r5, [r4, #95]	; 0x5f
   223f8:	bl	14040 <__assert_fail@plt+0x31d0>
   223fc:	cmp	r7, #0
   22400:	strb	r5, [r4, #84]	; 0x54
   22404:	strb	r5, [r4, #85]	; 0x55
   22408:	strb	r5, [r4, #86]	; 0x56
   2240c:	strb	r5, [r4, #87]	; 0x57
   22410:	strb	r5, [r4, #88]	; 0x58
   22414:	strb	r5, [r4, #89]	; 0x59
   22418:	strb	r5, [r4, #90]	; 0x5a
   2241c:	strb	r5, [r4, #91]	; 0x5b
   22420:	strb	r5, [r4, #92]	; 0x5c
   22424:	strb	r5, [r4, #93]	; 0x5d
   22428:	strb	r5, [r4, #94]	; 0x5e
   2242c:	strb	r5, [r4, #95]	; 0x5f
   22430:	strb	r5, [r4, #96]	; 0x60
   22434:	strb	r5, [r4, #97]	; 0x61
   22438:	strb	r5, [r4, #98]	; 0x62
   2243c:	strb	r5, [r4, #99]	; 0x63
   22440:	strb	r5, [r4, #100]	; 0x64
   22444:	strb	r5, [r4, #101]	; 0x65
   22448:	strb	r5, [r4, #102]	; 0x66
   2244c:	strb	r5, [r4, #103]	; 0x67
   22450:	strb	r5, [r4, #104]	; 0x68
   22454:	strb	r5, [r4, #105]	; 0x69
   22458:	strb	r5, [r4, #106]	; 0x6a
   2245c:	strb	r5, [r4, #107]	; 0x6b
   22460:	beq	222ec <policydb_user_cache@@Base+0x19d0>
   22464:	ldr	r0, [r4]
   22468:	bl	10ca8 <free@plt>
   2246c:	b	222ec <policydb_user_cache@@Base+0x19d0>
   22470:	add	r8, r8, #1
   22474:	cmp	r8, #9
   22478:	bne	222cc <policydb_user_cache@@Base+0x19b0>
   2247c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   22480:	push	{r4, r5, r6, lr}
   22484:	mov	r5, r0
   22488:	ldr	r6, [pc, #48]	; 224c0 <policydb_user_cache@@Base+0x1ba4>
   2248c:	mov	r4, #0
   22490:	add	r6, pc, r6
   22494:	add	r6, r6, #28
   22498:	ldr	r0, [r5, r4]
   2249c:	mov	r2, #0
   224a0:	ldr	r1, [r6, #4]!
   224a4:	bl	14b94 <__assert_fail@plt+0x3d24>
   224a8:	ldr	r0, [r5, r4]
   224ac:	add	r4, r4, #8
   224b0:	bl	14b10 <__assert_fail@plt+0x3ca0>
   224b4:	cmp	r4, #64	; 0x40
   224b8:	bne	22498 <policydb_user_cache@@Base+0x1b7c>
   224bc:	pop	{r4, r5, r6, pc}
   224c0:	andeq	r6, r3, r0, lsl sl
   224c4:	push	{r4, r5, r6, r7, r8, lr}
   224c8:	subs	r7, r0, #0
   224cc:	ldr	r6, [pc, #904]	; 2285c <policydb_user_cache@@Base+0x1f40>
   224d0:	add	r6, pc, r6
   224d4:	popeq	{r4, r5, r6, r7, r8, pc}
   224d8:	add	r0, r7, #312	; 0x138
   224dc:	mov	r5, r7
   224e0:	bl	14040 <__assert_fail@plt+0x31d0>
   224e4:	add	r0, r7, #320	; 0x140
   224e8:	bl	14040 <__assert_fail@plt+0x31d0>
   224ec:	add	r0, r7, #24
   224f0:	bl	22480 <policydb_user_cache@@Base+0x1b64>
   224f4:	mov	r4, #8
   224f8:	ldr	r0, [r5, #88]	; 0x58
   224fc:	add	r5, r5, #4
   22500:	cmp	r0, #0
   22504:	beq	2250c <policydb_user_cache@@Base+0x1bf0>
   22508:	bl	10ca8 <free@plt>
   2250c:	subs	r4, r4, #1
   22510:	bne	224f8 <policydb_user_cache@@Base+0x1bdc>
   22514:	ldr	r0, [r7, #120]	; 0x78
   22518:	cmp	r0, #0
   2251c:	beq	22524 <policydb_user_cache@@Base+0x1c08>
   22520:	bl	10ca8 <free@plt>
   22524:	ldr	r0, [r7, #124]	; 0x7c
   22528:	cmp	r0, #0
   2252c:	beq	22534 <policydb_user_cache@@Base+0x1c18>
   22530:	bl	10ca8 <free@plt>
   22534:	ldr	r0, [r7, #128]	; 0x80
   22538:	cmp	r0, #0
   2253c:	beq	22544 <policydb_user_cache@@Base+0x1c28>
   22540:	bl	10ca8 <free@plt>
   22544:	ldr	r0, [r7, #132]	; 0x84
   22548:	cmp	r0, #0
   2254c:	beq	22554 <policydb_user_cache@@Base+0x1c38>
   22550:	bl	10ca8 <free@plt>
   22554:	ldr	r0, [r7, #204]	; 0xcc
   22558:	mov	r4, r7
   2255c:	bl	10ca8 <free@plt>
   22560:	ldr	r3, [pc, #760]	; 22860 <policydb_user_cache@@Base+0x1f44>
   22564:	mov	r5, #8
   22568:	ldr	r6, [r6, r3]
   2256c:	ldr	r0, [r4, #136]	; 0x88
   22570:	mov	r1, r6
   22574:	mov	r2, #0
   22578:	add	r4, r4, #8
   2257c:	bl	14b94 <__assert_fail@plt+0x3d24>
   22580:	ldr	r0, [r4, #128]	; 0x80
   22584:	bl	14b10 <__assert_fail@plt+0x3ca0>
   22588:	subs	r5, r5, #1
   2258c:	bne	2256c <policydb_user_cache@@Base+0x1c50>
   22590:	ldr	r0, [r7, #200]	; 0xc8
   22594:	bl	30728 <policydb_user_cache@@Base+0xfe0c>
   22598:	ldr	r0, [r7, #4]
   2259c:	bl	10ca8 <free@plt>
   225a0:	ldr	r0, [r7, #8]
   225a4:	bl	10ca8 <free@plt>
   225a8:	add	r0, r7, #208	; 0xd0
   225ac:	bl	31020 <policydb_user_cache@@Base+0x10704>
   225b0:	ldr	r3, [r7, #12]
   225b4:	cmp	r3, #0
   225b8:	beq	22844 <policydb_user_cache@@Base+0x1f28>
   225bc:	cmp	r3, #1
   225c0:	beq	22850 <policydb_user_cache@@Base+0x1f34>
   225c4:	ldr	r8, [r7, #296]	; 0x128
   225c8:	cmp	r8, #0
   225cc:	movne	r5, #0
   225d0:	beq	226cc <policydb_user_cache@@Base+0x1db0>
   225d4:	ldr	r0, [r8]
   225d8:	bl	10ca8 <free@plt>
   225dc:	ldr	r4, [r8, #4]
   225e0:	cmp	r4, #0
   225e4:	beq	226b4 <policydb_user_cache@@Base+0x1d98>
   225e8:	add	r0, r4, #52	; 0x34
   225ec:	str	r5, [r4, #44]	; 0x2c
   225f0:	str	r5, [r4, #40]	; 0x28
   225f4:	str	r5, [r4, #36]	; 0x24
   225f8:	ldr	r6, [r4, #116]	; 0x74
   225fc:	bl	14040 <__assert_fail@plt+0x31d0>
   22600:	add	r0, r4, #64	; 0x40
   22604:	strb	r5, [r4, #48]	; 0x30
   22608:	strb	r5, [r4, #49]	; 0x31
   2260c:	strb	r5, [r4, #50]	; 0x32
   22610:	strb	r5, [r4, #51]	; 0x33
   22614:	strb	r5, [r4, #52]	; 0x34
   22618:	strb	r5, [r4, #53]	; 0x35
   2261c:	strb	r5, [r4, #54]	; 0x36
   22620:	strb	r5, [r4, #55]	; 0x37
   22624:	strb	r5, [r4, #56]	; 0x38
   22628:	strb	r5, [r4, #57]	; 0x39
   2262c:	strb	r5, [r4, #58]	; 0x3a
   22630:	strb	r5, [r4, #59]	; 0x3b
   22634:	bl	14040 <__assert_fail@plt+0x31d0>
   22638:	ldr	r0, [r4]
   2263c:	strb	r5, [r4, #48]	; 0x30
   22640:	strb	r5, [r4, #49]	; 0x31
   22644:	strb	r5, [r4, #50]	; 0x32
   22648:	strb	r5, [r4, #51]	; 0x33
   2264c:	strb	r5, [r4, #52]	; 0x34
   22650:	strb	r5, [r4, #53]	; 0x35
   22654:	strb	r5, [r4, #54]	; 0x36
   22658:	strb	r5, [r4, #55]	; 0x37
   2265c:	strb	r5, [r4, #56]	; 0x38
   22660:	strb	r5, [r4, #57]	; 0x39
   22664:	strb	r5, [r4, #58]	; 0x3a
   22668:	strb	r5, [r4, #59]	; 0x3b
   2266c:	strb	r5, [r4, #60]	; 0x3c
   22670:	strb	r5, [r4, #61]	; 0x3d
   22674:	strb	r5, [r4, #62]	; 0x3e
   22678:	strb	r5, [r4, #63]	; 0x3f
   2267c:	strb	r5, [r4, #64]	; 0x40
   22680:	strb	r5, [r4, #65]	; 0x41
   22684:	strb	r5, [r4, #66]	; 0x42
   22688:	strb	r5, [r4, #67]	; 0x43
   2268c:	strb	r5, [r4, #68]	; 0x44
   22690:	strb	r5, [r4, #69]	; 0x45
   22694:	strb	r5, [r4, #70]	; 0x46
   22698:	strb	r5, [r4, #71]	; 0x47
   2269c:	bl	10ca8 <free@plt>
   226a0:	mov	r0, r4
   226a4:	bl	10ca8 <free@plt>
   226a8:	cmp	r6, #0
   226ac:	mov	r4, r6
   226b0:	bne	225e8 <policydb_user_cache@@Base+0x1ccc>
   226b4:	ldr	r4, [r8, #8]
   226b8:	mov	r0, r8
   226bc:	bl	10ca8 <free@plt>
   226c0:	cmp	r4, #0
   226c4:	movne	r8, r4
   226c8:	bne	225d4 <policydb_user_cache@@Base+0x1cb8>
   226cc:	mov	r0, r7
   226d0:	bl	32cb0 <policydb_user_cache@@Base+0x12394>
   226d4:	ldr	r3, [r7, #248]	; 0xf8
   226d8:	cmp	r3, #0
   226dc:	beq	2270c <policydb_user_cache@@Base+0x1df0>
   226e0:	ldr	r4, [r3, #16]
   226e4:	mov	r0, r3
   226e8:	cmp	r4, #0
   226ec:	beq	22708 <policydb_user_cache@@Base+0x1dec>
   226f0:	bl	10ca8 <free@plt>
   226f4:	mov	r3, r4
   226f8:	ldr	r4, [r3, #16]
   226fc:	mov	r0, r3
   22700:	cmp	r4, #0
   22704:	bne	226f0 <policydb_user_cache@@Base+0x1dd4>
   22708:	bl	10ca8 <free@plt>
   2270c:	ldr	r4, [r7, #252]	; 0xfc
   22710:	cmp	r4, #0
   22714:	beq	22738 <policydb_user_cache@@Base+0x1e1c>
   22718:	ldr	r5, [r4, #20]
   2271c:	ldr	r0, [r4, #12]
   22720:	bl	10ca8 <free@plt>
   22724:	mov	r0, r4
   22728:	bl	10ca8 <free@plt>
   2272c:	cmp	r5, #0
   22730:	mov	r4, r5
   22734:	bne	22718 <policydb_user_cache@@Base+0x1dfc>
   22738:	ldr	r3, [r7, #256]	; 0x100
   2273c:	cmp	r3, #0
   22740:	beq	22770 <policydb_user_cache@@Base+0x1e54>
   22744:	ldr	r4, [r3, #8]
   22748:	mov	r0, r3
   2274c:	cmp	r4, #0
   22750:	beq	2276c <policydb_user_cache@@Base+0x1e50>
   22754:	bl	10ca8 <free@plt>
   22758:	mov	r3, r4
   2275c:	ldr	r4, [r3, #8]
   22760:	mov	r0, r3
   22764:	cmp	r4, #0
   22768:	bne	22754 <policydb_user_cache@@Base+0x1e38>
   2276c:	bl	10ca8 <free@plt>
   22770:	ldr	r4, [r7, #300]	; 0x12c
   22774:	cmp	r4, #0
   22778:	beq	227c8 <policydb_user_cache@@Base+0x1eac>
   2277c:	ldr	r5, [r4, #36]	; 0x24
   22780:	add	r0, r4, #16
   22784:	cmp	r5, #0
   22788:	beq	227b4 <policydb_user_cache@@Base+0x1e98>
   2278c:	bl	14040 <__assert_fail@plt+0x31d0>
   22790:	add	r0, r4, #28
   22794:	bl	14040 <__assert_fail@plt+0x31d0>
   22798:	mov	r0, r4
   2279c:	mov	r4, r5
   227a0:	bl	10ca8 <free@plt>
   227a4:	ldr	r5, [r4, #36]	; 0x24
   227a8:	add	r0, r4, #16
   227ac:	cmp	r5, #0
   227b0:	bne	2278c <policydb_user_cache@@Base+0x1e70>
   227b4:	bl	14040 <__assert_fail@plt+0x31d0>
   227b8:	add	r0, r4, #28
   227bc:	bl	14040 <__assert_fail@plt+0x31d0>
   227c0:	mov	r0, r4
   227c4:	bl	10ca8 <free@plt>
   227c8:	ldr	r0, [r7, #304]	; 0x130
   227cc:	cmp	r0, #0
   227d0:	beq	22804 <policydb_user_cache@@Base+0x1ee8>
   227d4:	ldr	r3, [r7, #52]	; 0x34
   227d8:	cmp	r3, #0
   227dc:	beq	22800 <policydb_user_cache@@Base+0x1ee4>
   227e0:	mov	r4, #0
   227e4:	add	r0, r0, r4, lsl #3
   227e8:	add	r4, r4, #1
   227ec:	bl	14040 <__assert_fail@plt+0x31d0>
   227f0:	ldr	r3, [r7, #52]	; 0x34
   227f4:	ldr	r0, [r7, #304]	; 0x130
   227f8:	cmp	r3, r4
   227fc:	bhi	227e4 <policydb_user_cache@@Base+0x1ec8>
   22800:	bl	10ca8 <free@plt>
   22804:	ldr	r0, [r7, #308]	; 0x134
   22808:	cmp	r0, #0
   2280c:	popeq	{r4, r5, r6, r7, r8, pc}
   22810:	ldr	r3, [r7, #52]	; 0x34
   22814:	cmp	r3, #0
   22818:	beq	2283c <policydb_user_cache@@Base+0x1f20>
   2281c:	mov	r4, #0
   22820:	add	r0, r0, r4, lsl #3
   22824:	add	r4, r4, #1
   22828:	bl	14040 <__assert_fail@plt+0x31d0>
   2282c:	ldr	r3, [r7, #52]	; 0x34
   22830:	ldr	r0, [r7, #308]	; 0x134
   22834:	cmp	r3, r4
   22838:	bhi	22820 <policydb_user_cache@@Base+0x1f04>
   2283c:	pop	{r4, r5, r6, r7, r8, lr}
   22840:	b	10ca8 <free@plt>
   22844:	add	r0, r7, #260	; 0x104
   22848:	bl	220f0 <policydb_user_cache@@Base+0x17d4>
   2284c:	b	225c4 <policydb_user_cache@@Base+0x1ca8>
   22850:	add	r0, r7, #260	; 0x104
   22854:	bl	222bc <policydb_user_cache@@Base+0x19a0>
   22858:	b	225c4 <policydb_user_cache@@Base+0x1ca8>
   2285c:	andeq	r6, r3, r8, lsr #22
   22860:	ldrdeq	r0, [r0], -r8
   22864:	cmp	r0, #7
   22868:	bhi	22880 <policydb_user_cache@@Base+0x1f64>
   2286c:	ldr	r3, [pc, #20]	; 22888 <policydb_user_cache@@Base+0x1f6c>
   22870:	add	r3, pc, r3
   22874:	add	r0, r3, r0, lsl #2
   22878:	ldr	r0, [r0, #32]
   2287c:	bx	lr
   22880:	mov	r0, #0
   22884:	bx	lr
   22888:	andeq	r6, r3, r0, lsr r6
   2288c:	push	{r3, r4, r5, r6, r7, lr}
   22890:	mov	r4, r0
   22894:	mov	r0, r1
   22898:	mov	r5, r1
   2289c:	bl	2b1b0 <policydb_user_cache@@Base+0xa894>
   228a0:	ldr	r6, [pc, #352]	; 22a08 <policydb_user_cache@@Base+0x20ec>
   228a4:	add	r6, pc, r6
   228a8:	subs	r7, r0, #0
   228ac:	beq	22904 <policydb_user_cache@@Base+0x1fe8>
   228b0:	ldr	r3, [pc, #340]	; 22a0c <policydb_user_cache@@Base+0x20f0>
   228b4:	ldr	r3, [r6, r3]
   228b8:	ldr	ip, [r3, #12]
   228bc:	cmp	ip, #0
   228c0:	beq	229a4 <policydb_user_cache@@Base+0x2088>
   228c4:	ldr	r2, [pc, #324]	; 22a10 <policydb_user_cache@@Base+0x20f4>
   228c8:	mov	lr, #1
   228cc:	ldr	r0, [pc, #320]	; 22a14 <policydb_user_cache@@Base+0x20f8>
   228d0:	mov	r1, r3
   228d4:	add	r2, pc, r2
   228d8:	str	lr, [r3]
   228dc:	add	r0, pc, r0
   228e0:	add	r2, r2, #148	; 0x94
   228e4:	stmib	r3, {r0, r2}
   228e8:	mvn	r7, #0
   228ec:	ldr	r2, [pc, #292]	; 22a18 <policydb_user_cache@@Base+0x20fc>
   228f0:	ldr	r0, [r3, #16]
   228f4:	add	r2, pc, r2
   228f8:	blx	ip
   228fc:	mov	r0, r7
   22900:	pop	{r3, r4, r5, r6, r7, pc}
   22904:	ldr	r4, [r4, #260]	; 0x104
   22908:	cmp	r4, #0
   2290c:	beq	228fc <policydb_user_cache@@Base+0x1fe0>
   22910:	ldr	r3, [r4, #36]	; 0x24
   22914:	cmp	r3, #0
   22918:	beq	2294c <policydb_user_cache@@Base+0x2030>
   2291c:	mov	r0, r5
   22920:	ldr	r1, [r4, #108]	; 0x6c
   22924:	add	r2, r4, #36	; 0x24
   22928:	bl	2b214 <policydb_user_cache@@Base+0xa8f8>
   2292c:	cmp	r0, #0
   22930:	bne	229b0 <policydb_user_cache@@Base+0x2094>
   22934:	ldr	r4, [r4, #116]	; 0x74
   22938:	cmp	r4, #0
   2293c:	beq	228fc <policydb_user_cache@@Base+0x1fe0>
   22940:	ldr	r3, [r4, #36]	; 0x24
   22944:	cmp	r3, #0
   22948:	bne	2291c <policydb_user_cache@@Base+0x2000>
   2294c:	ldr	r3, [pc, #184]	; 22a0c <policydb_user_cache@@Base+0x20f0>
   22950:	ldr	r3, [r6, r3]
   22954:	ldr	ip, [r3, #12]
   22958:	cmp	ip, #0
   2295c:	beq	229a4 <policydb_user_cache@@Base+0x2088>
   22960:	ldr	r2, [pc, #180]	; 22a1c <policydb_user_cache@@Base+0x2100>
   22964:	mov	lr, #1
   22968:	ldr	r0, [pc, #176]	; 22a20 <policydb_user_cache@@Base+0x2104>
   2296c:	mov	r1, r3
   22970:	add	r2, pc, r2
   22974:	str	lr, [r3]
   22978:	add	r0, pc, r0
   2297c:	add	r2, r2, #148	; 0x94
   22980:	stmib	r3, {r0, r2}
   22984:	mvn	r7, #0
   22988:	ldr	r2, [pc, #148]	; 22a24 <policydb_user_cache@@Base+0x2108>
   2298c:	ldr	r0, [r3, #16]
   22990:	add	r2, pc, r2
   22994:	ldr	r3, [r4]
   22998:	blx	ip
   2299c:	mov	r0, r7
   229a0:	pop	{r3, r4, r5, r6, r7, pc}
   229a4:	mvn	r7, #0
   229a8:	mov	r0, r7
   229ac:	pop	{r3, r4, r5, r6, r7, pc}
   229b0:	ldr	r3, [pc, #84]	; 22a0c <policydb_user_cache@@Base+0x20f0>
   229b4:	ldr	r3, [r6, r3]
   229b8:	ldr	ip, [r3, #12]
   229bc:	cmp	ip, #0
   229c0:	beq	229a4 <policydb_user_cache@@Base+0x2088>
   229c4:	ldr	r2, [pc, #92]	; 22a28 <policydb_user_cache@@Base+0x210c>
   229c8:	mov	lr, #1
   229cc:	ldr	r0, [pc, #88]	; 22a2c <policydb_user_cache@@Base+0x2110>
   229d0:	mov	r1, r3
   229d4:	add	r2, pc, r2
   229d8:	str	lr, [r3]
   229dc:	add	r0, pc, r0
   229e0:	add	r2, r2, #148	; 0x94
   229e4:	stmib	r3, {r0, r2}
   229e8:	mvn	r7, #0
   229ec:	ldr	r2, [pc, #60]	; 22a30 <policydb_user_cache@@Base+0x2114>
   229f0:	ldr	r0, [r3, #16]
   229f4:	add	r2, pc, r2
   229f8:	ldr	r3, [r4]
   229fc:	blx	ip
   22a00:	mov	r0, r7
   22a04:	pop	{r3, r4, r5, r6, r7, pc}
   22a08:	andeq	r6, r3, r4, asr r7
   22a0c:	andeq	r0, r0, ip, asr #1
   22a10:	andeq	r2, r2, r0, lsr #10
   22a14:	muleq	r2, r0, r8
   22a18:	strdeq	r2, [r2], -r0
   22a1c:	andeq	r2, r2, r4, lsl #9
   22a20:	strdeq	r0, [r2], -r4
   22a24:	andeq	r2, r2, r4, ror r7
   22a28:	andeq	r2, r2, r0, lsr #8
   22a2c:	muleq	r2, r0, r7
   22a30:	andeq	r2, r2, ip, lsr #14
   22a34:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22a38:	add	r5, r0, r1, lsl #3
   22a3c:	mov	r9, r1
   22a40:	mov	fp, r0
   22a44:	mov	r1, r2
   22a48:	mov	r8, r2
   22a4c:	ldr	r0, [r5, #24]
   22a50:	mov	r2, r3
   22a54:	mov	sl, r3
   22a58:	ldr	r4, [sp, #44]	; 0x2c
   22a5c:	bl	147d0 <__assert_fail@plt+0x3960>
   22a60:	cmp	r0, #0
   22a64:	bne	22b18 <policydb_user_cache@@Base+0x21fc>
   22a68:	ldr	r2, [sp, #48]	; 0x30
   22a6c:	cmp	r2, #0
   22a70:	beq	22b3c <policydb_user_cache@@Base+0x2220>
   22a74:	ldr	r3, [r5, #28]
   22a78:	mov	r7, r0
   22a7c:	add	r3, r3, #1
   22a80:	str	r3, [r5, #28]
   22a84:	str	r3, [r2]
   22a88:	ldr	r0, [r5, #136]	; 0x88
   22a8c:	mov	r1, r8
   22a90:	bl	14a90 <__assert_fail@plt+0x3c20>
   22a94:	subs	r6, r0, #0
   22a98:	beq	22b9c <policydb_user_cache@@Base+0x2280>
   22a9c:	ldr	r3, [r6]
   22aa0:	cmp	r3, #2
   22aa4:	beq	22b28 <policydb_user_cache@@Base+0x220c>
   22aa8:	cmp	r3, #1
   22aac:	beq	22b44 <policydb_user_cache@@Base+0x2228>
   22ab0:	ldr	r2, [sp, #40]	; 0x28
   22ab4:	cmp	r2, r3
   22ab8:	bne	22b34 <policydb_user_cache@@Base+0x2218>
   22abc:	ldr	r5, [r6, #8]
   22ac0:	cmp	r5, #0
   22ac4:	beq	22af8 <policydb_user_cache@@Base+0x21dc>
   22ac8:	ldr	r1, [r6, #4]
   22acc:	ldr	r3, [r1]
   22ad0:	cmp	r3, r4
   22ad4:	beq	22b10 <policydb_user_cache@@Base+0x21f4>
   22ad8:	mov	r3, #0
   22adc:	b	22aec <policydb_user_cache@@Base+0x21d0>
   22ae0:	ldr	ip, [r1, #4]!
   22ae4:	cmp	ip, r4
   22ae8:	beq	22b10 <policydb_user_cache@@Base+0x21f4>
   22aec:	add	r3, r3, #1
   22af0:	cmp	r3, r5
   22af4:	bne	22ae0 <policydb_user_cache@@Base+0x21c4>
   22af8:	mov	r0, r4
   22afc:	add	r1, r6, #8
   22b00:	add	r2, r6, #4
   22b04:	bl	2bbc8 <policydb_user_cache@@Base+0xb2ac>
   22b08:	cmn	r0, #1
   22b0c:	beq	22c10 <policydb_user_cache@@Base+0x22f4>
   22b10:	mov	r0, r7
   22b14:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22b18:	cmn	r0, #17
   22b1c:	moveq	r7, #1
   22b20:	popne	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22b24:	b	22a88 <policydb_user_cache@@Base+0x216c>
   22b28:	ldr	r2, [sp, #40]	; 0x28
   22b2c:	cmp	r2, #2
   22b30:	beq	22b58 <policydb_user_cache@@Base+0x223c>
   22b34:	mvn	r0, #1
   22b38:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22b3c:	ldr	r7, [sp, #48]	; 0x30
   22b40:	b	22a88 <policydb_user_cache@@Base+0x216c>
   22b44:	ldr	r2, [sp, #40]	; 0x28
   22b48:	cmp	r2, #2
   22b4c:	streq	r2, [r6]
   22b50:	bne	22ab0 <policydb_user_cache@@Base+0x2194>
   22b54:	b	22abc <policydb_user_cache@@Base+0x21a0>
   22b58:	cmp	r9, #4
   22b5c:	cmpne	r9, #2
   22b60:	bne	22b34 <policydb_user_cache@@Base+0x2218>
   22b64:	cmp	r9, #2
   22b68:	bne	22abc <policydb_user_cache@@Base+0x21a0>
   22b6c:	ldr	r0, [fp, #40]	; 0x28
   22b70:	mov	r1, r8
   22b74:	bl	14a90 <__assert_fail@plt+0x3c20>
   22b78:	cmp	r0, #0
   22b7c:	beq	22c18 <policydb_user_cache@@Base+0x22fc>
   22b80:	ldr	r3, [r0, #44]	; 0x2c
   22b84:	cmp	r3, #0
   22b88:	bne	22b34 <policydb_user_cache@@Base+0x2218>
   22b8c:	ldr	r3, [sl, #44]	; 0x2c
   22b90:	cmp	r3, #0
   22b94:	beq	22abc <policydb_user_cache@@Base+0x21a0>
   22b98:	b	22b34 <policydb_user_cache@@Base+0x2218>
   22b9c:	mov	r0, r8
   22ba0:	bl	10dd4 <__strdup@plt>
   22ba4:	subs	r9, r0, #0
   22ba8:	beq	22c10 <policydb_user_cache@@Base+0x22f4>
   22bac:	mov	r0, #12
   22bb0:	bl	10d44 <malloc@plt>
   22bb4:	cmp	r0, #0
   22bb8:	mov	r8, r0
   22bbc:	mov	r6, r0
   22bc0:	beq	22c08 <policydb_user_cache@@Base+0x22ec>
   22bc4:	ldr	r3, [sp, #40]	; 0x28
   22bc8:	mov	r1, r9
   22bcc:	ldr	r0, [r5, #136]	; 0x88
   22bd0:	mov	r2, r8
   22bd4:	str	r3, [r8]
   22bd8:	mov	r3, #0
   22bdc:	str	r3, [r8, #4]
   22be0:	str	r3, [r8, #8]
   22be4:	bl	147d0 <__assert_fail@plt+0x3960>
   22be8:	subs	r5, r0, #0
   22bec:	beq	22abc <policydb_user_cache@@Base+0x21a0>
   22bf0:	mov	r0, r9
   22bf4:	bl	10ca8 <free@plt>
   22bf8:	mov	r0, r8
   22bfc:	bl	10ca8 <free@plt>
   22c00:	mov	r0, r5
   22c04:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22c08:	mov	r0, r9
   22c0c:	bl	10ca8 <free@plt>
   22c10:	mvn	r0, #11
   22c14:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22c18:	ldr	r3, [pc, #28]	; 22c3c <policydb_user_cache@@Base+0x2320>
   22c1c:	movw	r2, #1589	; 0x635
   22c20:	ldr	r0, [pc, #24]	; 22c40 <policydb_user_cache@@Base+0x2324>
   22c24:	ldr	r1, [pc, #24]	; 22c44 <policydb_user_cache@@Base+0x2328>
   22c28:	add	r3, pc, r3
   22c2c:	add	r0, pc, r0
   22c30:	add	r3, r3, #168	; 0xa8
   22c34:	add	r1, pc, r1
   22c38:	bl	10e70 <__assert_fail@plt>
   22c3c:	andeq	r2, r2, ip, asr #3
   22c40:	andeq	r2, r2, r4, lsl r5
   22c44:	andeq	r2, r2, r8, lsr #10
   22c48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22c4c:	mov	r1, #0
   22c50:	ldr	r8, [pc, #512]	; 22e58 <policydb_user_cache@@Base+0x253c>
   22c54:	mov	r2, #336	; 0x150
   22c58:	sub	sp, sp, #20
   22c5c:	mov	r7, r0
   22c60:	add	r8, pc, r8
   22c64:	bl	10de0 <memset@plt>
   22c68:	add	fp, r8, #180	; 0xb4
   22c6c:	add	r1, r7, #312	; 0x138
   22c70:	add	r2, r7, #320	; 0x140
   22c74:	mov	r3, #0
   22c78:	add	r1, r1, #2
   22c7c:	add	r2, r2, #2
   22c80:	add	r8, r8, #212	; 0xd4
   22c84:	add	r5, r7, #24
   22c88:	mov	sl, r3
   22c8c:	mov	r6, fp
   22c90:	mov	r4, r7
   22c94:	strb	r3, [r7, #312]	; 0x138
   22c98:	strb	r3, [r7, #313]	; 0x139
   22c9c:	strb	r3, [r1], #1
   22ca0:	strb	r3, [r1], #1
   22ca4:	strb	r3, [r1], #1
   22ca8:	strb	r3, [r1], #1
   22cac:	strb	r3, [r1], #1
   22cb0:	strb	r3, [r1]
   22cb4:	strb	r3, [r7, #320]	; 0x140
   22cb8:	strb	r3, [r7, #321]	; 0x141
   22cbc:	strb	r3, [r2], #1
   22cc0:	strb	r3, [r2], #1
   22cc4:	strb	r3, [r2], #1
   22cc8:	strb	r3, [r2], #1
   22ccc:	strb	r3, [r2], #1
   22cd0:	strb	r3, [r2]
   22cd4:	str	sl, [r4, #88]	; 0x58
   22cd8:	mov	r0, r5
   22cdc:	ldr	r1, [r6, #4]!
   22ce0:	add	r4, r4, #4
   22ce4:	bl	2bb54 <policydb_user_cache@@Base+0xb238>
   22ce8:	add	r5, r5, #8
   22cec:	subs	r9, r0, #0
   22cf0:	bne	22d5c <policydb_user_cache@@Base+0x2440>
   22cf4:	cmp	r6, r8
   22cf8:	bne	22cd4 <policydb_user_cache@@Base+0x23b8>
   22cfc:	add	r4, r7, #136	; 0x88
   22d00:	mov	r0, r4
   22d04:	ldr	r1, [fp, #4]!
   22d08:	bl	2bb54 <policydb_user_cache@@Base+0xb238>
   22d0c:	add	r4, r4, #8
   22d10:	subs	r5, r0, #0
   22d14:	bne	22d5c <policydb_user_cache@@Base+0x2440>
   22d18:	cmp	fp, r8
   22d1c:	bne	22d00 <policydb_user_cache@@Base+0x23e4>
   22d20:	bl	305a0 <policydb_user_cache@@Base+0xfc84>
   22d24:	cmp	r0, #0
   22d28:	mov	r4, r0
   22d2c:	str	r0, [r7, #200]	; 0xc8
   22d30:	beq	22d5c <policydb_user_cache@@Base+0x2440>
   22d34:	mov	r0, #1
   22d38:	bl	30614 <policydb_user_cache@@Base+0xfcf8>
   22d3c:	cmp	r0, #0
   22d40:	str	r0, [r4]
   22d44:	beq	22d5c <policydb_user_cache@@Base+0x2440>
   22d48:	str	r5, [r7, #204]	; 0xcc
   22d4c:	add	r0, r7, #208	; 0xd0
   22d50:	bl	3113c <policydb_user_cache@@Base+0x10820>
   22d54:	subs	r9, r0, #0
   22d58:	beq	22d98 <policydb_user_cache@@Base+0x247c>
   22d5c:	mov	r4, r7
   22d60:	mov	r5, #0
   22d64:	ldr	r0, [r4, #24]
   22d68:	add	r5, r5, #1
   22d6c:	bl	14b10 <__assert_fail@plt+0x3ca0>
   22d70:	ldr	r0, [r4, #136]	; 0x88
   22d74:	bl	14b10 <__assert_fail@plt+0x3ca0>
   22d78:	cmp	r5, #8
   22d7c:	add	r4, r4, #8
   22d80:	bne	22d64 <policydb_user_cache@@Base+0x2448>
   22d84:	ldr	r0, [r7, #200]	; 0xc8
   22d88:	bl	30728 <policydb_user_cache@@Base+0xfe0c>
   22d8c:	mov	r0, r9
   22d90:	add	sp, sp, #20
   22d94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22d98:	mov	r0, #1
   22d9c:	mov	r1, #56	; 0x38
   22da0:	bl	10c84 <calloc@plt>
   22da4:	subs	r4, r0, #0
   22da8:	beq	22e50 <policydb_user_cache@@Base+0x2534>
   22dac:	mov	r0, #9
   22db0:	bl	10d44 <malloc@plt>
   22db4:	subs	r5, r0, #0
   22db8:	beq	22e48 <policydb_user_cache@@Base+0x252c>
   22dbc:	ldr	r1, [pc, #152]	; 22e5c <policydb_user_cache@@Base+0x2540>
   22dc0:	mov	ip, r5
   22dc4:	mov	lr, #1
   22dc8:	mov	r3, r4
   22dcc:	add	r1, pc, r1
   22dd0:	ldm	r1, {r0, r1, r2}
   22dd4:	stmia	ip!, {r0, r1}
   22dd8:	mov	r1, #2
   22ddc:	strb	r2, [ip]
   22de0:	mov	r0, r7
   22de4:	ldr	ip, [r7]
   22de8:	mov	r2, r5
   22dec:	str	r4, [sp, #8]
   22df0:	cmp	ip, r1
   22df4:	movne	ip, r1
   22df8:	moveq	ip, lr
   22dfc:	stm	sp, {ip, lr}
   22e00:	bl	22a34 <policydb_user_cache@@Base+0x2118>
   22e04:	subs	r9, r0, #0
   22e08:	bne	22e28 <policydb_user_cache@@Base+0x250c>
   22e0c:	ldr	r3, [r4]
   22e10:	cmp	r3, #1
   22e14:	mvnne	r9, #21
   22e18:	beq	22e34 <policydb_user_cache@@Base+0x2518>
   22e1c:	mov	r0, r4
   22e20:	bl	10ca8 <free@plt>
   22e24:	b	22d5c <policydb_user_cache@@Base+0x2440>
   22e28:	mov	r0, r5
   22e2c:	bl	10ca8 <free@plt>
   22e30:	b	22e1c <policydb_user_cache@@Base+0x2500>
   22e34:	mov	r0, r7
   22e38:	bl	32a6c <policydb_user_cache@@Base+0x12150>
   22e3c:	subs	r9, r0, #0
   22e40:	bne	22d5c <policydb_user_cache@@Base+0x2440>
   22e44:	b	22d8c <policydb_user_cache@@Base+0x2470>
   22e48:	mvn	r9, #11
   22e4c:	b	22e1c <policydb_user_cache@@Base+0x2500>
   22e50:	mvn	r9, #11
   22e54:	b	22d5c <policydb_user_cache@@Base+0x2440>
   22e58:	muleq	r2, r4, r1
   22e5c:	andeq	r0, r2, r4, lsl #30
   22e60:	push	{r4, r5, r6, lr}
   22e64:	mov	r6, r1
   22e68:	mov	r5, r2
   22e6c:	mov	r4, r0
   22e70:	bl	20af8 <policydb_user_cache@@Base+0x1dc>
   22e74:	mov	r0, r4
   22e78:	mov	r1, r6
   22e7c:	mov	r2, r5
   22e80:	bl	1407c <__assert_fail@plt+0x320c>
   22e84:	cmp	r0, #0
   22e88:	bne	22ec4 <policydb_user_cache@@Base+0x25a8>
   22e8c:	add	r0, r4, #8
   22e90:	add	r1, r6, #8
   22e94:	add	r2, r5, #8
   22e98:	bl	1407c <__assert_fail@plt+0x320c>
   22e9c:	cmp	r0, #0
   22ea0:	bne	22ec4 <policydb_user_cache@@Base+0x25a8>
   22ea4:	ldr	r2, [r6, #16]
   22ea8:	ldr	r3, [r4, #16]
   22eac:	orr	r3, r2, r3
   22eb0:	str	r3, [r4, #16]
   22eb4:	ldr	r2, [r5, #16]
   22eb8:	orr	r3, r3, r2
   22ebc:	str	r3, [r4, #16]
   22ec0:	pop	{r4, r5, r6, pc}
   22ec4:	mvn	r0, #0
   22ec8:	pop	{r4, r5, r6, pc}
   22ecc:	push	{r3, r4, r5, lr}
   22ed0:	mov	r5, r1
   22ed4:	mov	r4, r0
   22ed8:	bl	20af8 <policydb_user_cache@@Base+0x1dc>
   22edc:	ldr	r3, [r5, #16]
   22ee0:	mov	r0, r4
   22ee4:	mov	r1, r5
   22ee8:	str	r3, [r4, #16]
   22eec:	bl	143b8 <__assert_fail@plt+0x3548>
   22ef0:	cmp	r0, #0
   22ef4:	bne	22f10 <policydb_user_cache@@Base+0x25f4>
   22ef8:	add	r0, r4, #8
   22efc:	add	r1, r5, #8
   22f00:	bl	143b8 <__assert_fail@plt+0x3548>
   22f04:	subs	r0, r0, #0
   22f08:	mvnne	r0, #0
   22f0c:	pop	{r3, r4, r5, pc}
   22f10:	mvn	r0, #0
   22f14:	pop	{r3, r4, r5, pc}
   22f18:	ldr	r3, [pc, #124]	; 22f9c <policydb_user_cache@@Base+0x2680>
   22f1c:	mov	r2, r1
   22f20:	ldr	ip, [pc, #120]	; 22fa0 <policydb_user_cache@@Base+0x2684>
   22f24:	add	r3, pc, r3
   22f28:	push	{r4, r5, r6, lr}
   22f2c:	sub	sp, sp, #24
   22f30:	ldr	r6, [r3, ip]
   22f34:	mov	r5, r0
   22f38:	mov	r1, r5
   22f3c:	mov	r0, sp
   22f40:	ldr	r3, [r6]
   22f44:	str	r3, [sp, #20]
   22f48:	bl	22e60 <policydb_user_cache@@Base+0x2544>
   22f4c:	cmp	r0, #0
   22f50:	bne	22f90 <policydb_user_cache@@Base+0x2674>
   22f54:	mov	r0, r5
   22f58:	bl	20b5c <policydb_user_cache@@Base+0x240>
   22f5c:	mov	r0, r5
   22f60:	mov	r1, sp
   22f64:	bl	22ecc <policydb_user_cache@@Base+0x25b0>
   22f68:	mov	r5, r0
   22f6c:	mov	r0, sp
   22f70:	bl	20b5c <policydb_user_cache@@Base+0x240>
   22f74:	mov	r0, r5
   22f78:	ldr	r2, [sp, #20]
   22f7c:	ldr	r3, [r6]
   22f80:	cmp	r2, r3
   22f84:	bne	22f98 <policydb_user_cache@@Base+0x267c>
   22f88:	add	sp, sp, #24
   22f8c:	pop	{r4, r5, r6, pc}
   22f90:	mvn	r0, #0
   22f94:	b	22f78 <policydb_user_cache@@Base+0x265c>
   22f98:	bl	10cd8 <__stack_chk_fail@plt>
   22f9c:	ldrdeq	r6, [r3], -r4
   22fa0:	strheq	r0, [r0], -ip
   22fa4:	ldr	r3, [r0, #8]
   22fa8:	push	{r4, lr}
   22fac:	tst	r3, #1
   22fb0:	mov	r4, r0
   22fb4:	beq	22fc0 <policydb_user_cache@@Base+0x26a4>
   22fb8:	mov	r0, #1
   22fbc:	pop	{r4, pc}
   22fc0:	sub	r1, r1, #1
   22fc4:	bl	13b38 <__assert_fail@plt+0x2cc8>
   22fc8:	cmp	r0, #0
   22fcc:	ldr	r0, [r4, #8]
   22fd0:	eorne	r0, r0, #2
   22fd4:	ubfx	r0, r0, #1, #1
   22fd8:	pop	{r4, pc}
   22fdc:	ldr	r3, [pc, #320]	; 23124 <policydb_user_cache@@Base+0x2808>
   22fe0:	ldr	r2, [pc, #320]	; 23128 <policydb_user_cache@@Base+0x280c>
   22fe4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22fe8:	add	r3, pc, r3
   22fec:	sub	sp, sp, #28
   22ff0:	mov	r5, r1
   22ff4:	ldr	r1, [r0]
   22ff8:	str	r0, [sp]
   22ffc:	ldr	r2, [r3, r2]
   23000:	cmp	r1, #0
   23004:	movne	r8, #0
   23008:	ldr	r3, [r2]
   2300c:	str	r2, [sp, #4]
   23010:	str	r3, [sp, #20]
   23014:	bne	23028 <policydb_user_cache@@Base+0x270c>
   23018:	ldr	r8, [r0, #328]	; 0x148
   2301c:	cmp	r8, #25
   23020:	movls	r8, #0
   23024:	movhi	r8, #1
   23028:	add	r6, sp, #8
   2302c:	mov	r1, r5
   23030:	mov	r2, #4
   23034:	mov	r0, r6
   23038:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   2303c:	cmp	r0, #0
   23040:	blt	23100 <policydb_user_cache@@Base+0x27e4>
   23044:	ldr	r7, [sp, #8]
   23048:	cmp	r7, #0
   2304c:	movne	fp, #0
   23050:	movne	r9, #2
   23054:	movne	r4, fp
   23058:	bne	23070 <policydb_user_cache@@Base+0x2754>
   2305c:	b	230f8 <policydb_user_cache@@Base+0x27dc>
   23060:	add	r4, r4, #1
   23064:	cmp	r4, r7
   23068:	beq	230f8 <policydb_user_cache@@Base+0x27dc>
   2306c:	mov	fp, sl
   23070:	mov	r0, #1
   23074:	mov	r1, #20
   23078:	bl	10c84 <calloc@plt>
   2307c:	subs	sl, r0, #0
   23080:	beq	23100 <policydb_user_cache@@Base+0x27e4>
   23084:	cmp	fp, #0
   23088:	mov	r0, r6
   2308c:	strne	sl, [fp, #16]
   23090:	mov	r1, r5
   23094:	ldreq	r3, [sp]
   23098:	mov	r2, #12
   2309c:	streq	sl, [r3, #248]	; 0xf8
   230a0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   230a4:	cmp	r0, #0
   230a8:	blt	23100 <policydb_user_cache@@Base+0x27e4>
   230ac:	ldr	r0, [sp, #8]
   230b0:	cmp	r8, #0
   230b4:	ldr	r1, [sp, #12]
   230b8:	ldr	r2, [sp, #16]
   230bc:	streq	r9, [sl, #8]
   230c0:	stm	sl, {r0, r1}
   230c4:	str	r2, [sl, #12]
   230c8:	beq	23060 <policydb_user_cache@@Base+0x2744>
   230cc:	mov	r0, r6
   230d0:	mov	r1, r5
   230d4:	mov	r2, #4
   230d8:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   230dc:	cmp	r0, #0
   230e0:	blt	23100 <policydb_user_cache@@Base+0x27e4>
   230e4:	ldr	r2, [sp, #8]
   230e8:	add	r4, r4, #1
   230ec:	cmp	r4, r7
   230f0:	str	r2, [sl, #8]
   230f4:	bne	2306c <policydb_user_cache@@Base+0x2750>
   230f8:	mov	r0, #0
   230fc:	b	23104 <policydb_user_cache@@Base+0x27e8>
   23100:	mvn	r0, #0
   23104:	ldr	r1, [sp, #4]
   23108:	ldr	r2, [sp, #20]
   2310c:	ldr	r3, [r1]
   23110:	cmp	r2, r3
   23114:	bne	23120 <policydb_user_cache@@Base+0x2804>
   23118:	add	sp, sp, #28
   2311c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23120:	bl	10cd8 <__stack_chk_fail@plt>
   23124:	andeq	r6, r3, r0, lsl r0
   23128:	strheq	r0, [r0], -ip
   2312c:	ldr	r3, [pc, #200]	; 231fc <policydb_user_cache@@Base+0x28e0>
   23130:	mov	r2, #4
   23134:	ldr	ip, [pc, #196]	; 23200 <policydb_user_cache@@Base+0x28e4>
   23138:	add	r3, pc, r3
   2313c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23140:	sub	sp, sp, #20
   23144:	ldr	sl, [r3, ip]
   23148:	add	r7, sp, #4
   2314c:	mov	fp, r0
   23150:	mov	r9, r1
   23154:	mov	r0, r7
   23158:	ldr	r3, [sl]
   2315c:	str	r3, [sp, #12]
   23160:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   23164:	cmp	r0, #0
   23168:	blt	231d4 <policydb_user_cache@@Base+0x28b8>
   2316c:	ldr	r8, [sp, #4]
   23170:	cmp	r8, #0
   23174:	movne	r6, #0
   23178:	movne	r5, r6
   2317c:	bne	231c0 <policydb_user_cache@@Base+0x28a4>
   23180:	b	231f0 <policydb_user_cache@@Base+0x28d4>
   23184:	cmp	r6, #0
   23188:	mov	r0, r7
   2318c:	strne	r4, [r6, #8]
   23190:	mov	r1, r9
   23194:	streq	r4, [fp]
   23198:	mov	r2, #8
   2319c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   231a0:	cmp	r0, #0
   231a4:	blt	231d4 <policydb_user_cache@@Base+0x28b8>
   231a8:	add	r5, r5, #1
   231ac:	ldmib	sp, {r2, r3}
   231b0:	cmp	r5, r8
   231b4:	stm	r4, {r2, r3}
   231b8:	beq	231f0 <policydb_user_cache@@Base+0x28d4>
   231bc:	mov	r6, r4
   231c0:	mov	r0, #1
   231c4:	mov	r1, #12
   231c8:	bl	10c84 <calloc@plt>
   231cc:	subs	r4, r0, #0
   231d0:	bne	23184 <policydb_user_cache@@Base+0x2868>
   231d4:	mvn	r0, #0
   231d8:	ldr	r2, [sp, #12]
   231dc:	ldr	r3, [sl]
   231e0:	cmp	r2, r3
   231e4:	bne	231f8 <policydb_user_cache@@Base+0x28dc>
   231e8:	add	sp, sp, #20
   231ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   231f0:	mov	r0, #0
   231f4:	b	231d8 <policydb_user_cache@@Base+0x28bc>
   231f8:	bl	10cd8 <__stack_chk_fail@plt>
   231fc:	andeq	r5, r3, r0, asr #29
   23200:	strheq	r0, [r0], -ip
   23204:	ldr	r3, [pc, #284]	; 23328 <policydb_user_cache@@Base+0x2a0c>
   23208:	mov	r2, #4
   2320c:	ldr	ip, [pc, #280]	; 2332c <policydb_user_cache@@Base+0x2a10>
   23210:	add	r3, pc, r3
   23214:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23218:	sub	sp, sp, #28
   2321c:	ldr	sl, [r3, ip]
   23220:	add	r8, sp, #4
   23224:	mov	fp, r0
   23228:	mov	r5, r1
   2322c:	mov	r0, r8
   23230:	ldr	r3, [sl]
   23234:	str	r3, [sp, #20]
   23238:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   2323c:	cmp	r0, #0
   23240:	blt	23300 <policydb_user_cache@@Base+0x29e4>
   23244:	ldr	r9, [sp, #4]
   23248:	cmp	r9, #0
   2324c:	movne	r6, #0
   23250:	movne	r7, r6
   23254:	bne	232ec <policydb_user_cache@@Base+0x29d0>
   23258:	b	2331c <policydb_user_cache@@Base+0x2a00>
   2325c:	cmp	r6, #0
   23260:	mov	r0, r8
   23264:	strne	r4, [r6, #20]
   23268:	mov	r1, r5
   2326c:	streq	r4, [fp]
   23270:	mov	r2, #4
   23274:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   23278:	cmp	r0, #0
   2327c:	blt	23300 <policydb_user_cache@@Base+0x29e4>
   23280:	ldr	r6, [sp, #4]
   23284:	mov	r1, #1
   23288:	add	r0, r6, r1
   2328c:	bl	10c84 <calloc@plt>
   23290:	subs	r3, r0, #0
   23294:	beq	23300 <policydb_user_cache@@Base+0x29e4>
   23298:	str	r3, [r4, #12]
   2329c:	mov	r2, r6
   232a0:	mov	r1, r5
   232a4:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   232a8:	cmp	r0, #0
   232ac:	blt	23300 <policydb_user_cache@@Base+0x29e4>
   232b0:	mov	r0, r8
   232b4:	mov	r1, r5
   232b8:	mov	r2, #16
   232bc:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   232c0:	cmp	r0, #0
   232c4:	blt	23300 <policydb_user_cache@@Base+0x29e4>
   232c8:	add	r7, r7, #1
   232cc:	ldmib	sp, {r0, r1}
   232d0:	ldr	r2, [sp, #12]
   232d4:	cmp	r7, r9
   232d8:	ldr	r3, [sp, #16]
   232dc:	stm	r4, {r0, r1, r2}
   232e0:	str	r3, [r4, #16]
   232e4:	beq	2331c <policydb_user_cache@@Base+0x2a00>
   232e8:	mov	r6, r4
   232ec:	mov	r0, #1
   232f0:	mov	r1, #24
   232f4:	bl	10c84 <calloc@plt>
   232f8:	subs	r4, r0, #0
   232fc:	bne	2325c <policydb_user_cache@@Base+0x2940>
   23300:	mvn	r0, #0
   23304:	ldr	r2, [sp, #20]
   23308:	ldr	r3, [sl]
   2330c:	cmp	r2, r3
   23310:	bne	23324 <policydb_user_cache@@Base+0x2a08>
   23314:	add	sp, sp, #28
   23318:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2331c:	mov	r0, #0
   23320:	b	23304 <policydb_user_cache@@Base+0x29e8>
   23324:	bl	10cd8 <__stack_chk_fail@plt>
   23328:	andeq	r5, r3, r8, ror #27
   2332c:	strheq	r0, [r0], -ip
   23330:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23334:	add	fp, sp, #32
   23338:	ldr	r3, [pc, #1184]	; 237e0 <policydb_user_cache@@Base+0x2ec4>
   2333c:	sub	sp, sp, #60	; 0x3c
   23340:	str	r1, [fp, #-68]	; 0xffffffbc
   23344:	add	r3, pc, r3
   23348:	str	r3, [fp, #-72]	; 0xffffffb8
   2334c:	ldr	ip, [fp, #-72]	; 0xffffffb8
   23350:	mov	r7, #0
   23354:	ldr	r3, [pc, #1160]	; 237e4 <policydb_user_cache@@Base+0x2ec8>
   23358:	mov	r1, r2
   2335c:	str	r0, [fp, #-80]	; 0xffffffb0
   23360:	mov	r6, r2
   23364:	sub	r0, fp, #52	; 0x34
   23368:	mov	r2, #4
   2336c:	ldr	r3, [ip, r3]
   23370:	ldr	ip, [fp, #-68]	; 0xffffffbc
   23374:	str	r3, [fp, #-76]	; 0xffffffb4
   23378:	ldr	r3, [r3]
   2337c:	str	r7, [ip]
   23380:	str	r3, [fp, #-40]	; 0xffffffd8
   23384:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   23388:	cmp	r0, r7
   2338c:	blt	23404 <policydb_user_cache@@Base+0x2ae8>
   23390:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23394:	cmp	r3, r7
   23398:	str	r3, [fp, #-64]	; 0xffffffc0
   2339c:	subne	r9, fp, #48	; 0x30
   233a0:	movne	r5, r7
   233a4:	beq	234d0 <policydb_user_cache@@Base+0x2bb4>
   233a8:	mov	r0, #72	; 0x48
   233ac:	bl	10d44 <malloc@plt>
   233b0:	subs	r4, r0, #0
   233b4:	beq	23404 <policydb_user_cache@@Base+0x2ae8>
   233b8:	bl	21984 <policydb_user_cache@@Base+0x1068>
   233bc:	mov	r0, r9
   233c0:	mov	r1, r6
   233c4:	mov	r2, #8
   233c8:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   233cc:	cmp	r0, #0
   233d0:	blt	233f4 <policydb_user_cache@@Base+0x2ad8>
   233d4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   233d8:	add	r0, r4, #8
   233dc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   233e0:	mov	r1, r6
   233e4:	stm	r4, {r2, r3}
   233e8:	bl	1f64c <policydb_role_cache@@Base+0x168>
   233ec:	cmp	r0, #0
   233f0:	beq	23424 <policydb_user_cache@@Base+0x2b08>
   233f4:	mov	r0, r4
   233f8:	bl	219ac <policydb_user_cache@@Base+0x1090>
   233fc:	mov	r0, r4
   23400:	bl	10ca8 <free@plt>
   23404:	mvn	r0, #0
   23408:	ldr	ip, [fp, #-76]	; 0xffffffb4
   2340c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   23410:	ldr	r3, [ip]
   23414:	cmp	r2, r3
   23418:	bne	23764 <policydb_user_cache@@Base+0x2e48>
   2341c:	sub	sp, fp, #32
   23420:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23424:	add	r0, r4, #28
   23428:	mov	r1, r6
   2342c:	bl	1f64c <policydb_role_cache@@Base+0x168>
   23430:	subs	r8, r0, #0
   23434:	bne	233f4 <policydb_user_cache@@Base+0x2ad8>
   23438:	mov	r0, r9
   2343c:	mov	r1, r6
   23440:	mov	r2, #4
   23444:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   23448:	cmp	r0, #0
   2344c:	blt	233f4 <policydb_user_cache@@Base+0x2ad8>
   23450:	ldr	r3, [fp, #-48]	; 0xffffffd0
   23454:	cmp	r3, #0
   23458:	strne	r5, [fp, #-84]	; 0xffffffac
   2345c:	strne	r7, [fp, #-88]	; 0xffffffa8
   23460:	movne	sl, r8
   23464:	movne	r5, r3
   23468:	bne	23498 <policydb_user_cache@@Base+0x2b7c>
   2346c:	b	234e0 <policydb_user_cache@@Base+0x2bc4>
   23470:	ldr	r1, [fp, #-48]	; 0xffffffd0
   23474:	add	r8, r8, #1
   23478:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2347c:	cmp	sl, #0
   23480:	streq	r7, [r4, #48]	; 0x30
   23484:	stm	r7, {r1, r2}
   23488:	strne	r7, [sl, #8]
   2348c:	cmp	r8, r5
   23490:	beq	234d8 <policydb_user_cache@@Base+0x2bbc>
   23494:	mov	sl, r7
   23498:	mov	r0, #12
   2349c:	bl	10d44 <malloc@plt>
   234a0:	subs	r7, r0, #0
   234a4:	beq	233f4 <policydb_user_cache@@Base+0x2ad8>
   234a8:	bl	21944 <policydb_user_cache@@Base+0x1028>
   234ac:	mov	r0, r9
   234b0:	mov	r1, r6
   234b4:	mov	r2, #8
   234b8:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   234bc:	cmp	r0, #0
   234c0:	bge	23470 <policydb_user_cache@@Base+0x2b54>
   234c4:	mov	r0, r7
   234c8:	bl	10ca8 <free@plt>
   234cc:	b	233f4 <policydb_user_cache@@Base+0x2ad8>
   234d0:	mov	r0, #0
   234d4:	b	23408 <policydb_user_cache@@Base+0x2aec>
   234d8:	ldr	r5, [fp, #-84]	; 0xffffffac
   234dc:	ldr	r7, [fp, #-88]	; 0xffffffa8
   234e0:	ldr	r3, [r4]
   234e4:	tst	r3, #3840	; 0xf00
   234e8:	bne	23514 <policydb_user_cache@@Base+0x2bf8>
   234ec:	cmp	r7, #0
   234f0:	strne	r4, [r7, #68]	; 0x44
   234f4:	ldreq	r3, [fp, #-68]	; 0xffffffbc
   234f8:	streq	r4, [r3]
   234fc:	ldr	ip, [fp, #-64]	; 0xffffffc0
   23500:	add	r5, r5, #1
   23504:	cmp	r5, ip
   23508:	beq	234d0 <policydb_user_cache@@Base+0x2bb4>
   2350c:	mov	r7, r4
   23510:	b	233a8 <policydb_user_cache@@Base+0x2a8c>
   23514:	ldr	ip, [fp, #-80]	; 0xffffffb0
   23518:	str	sp, [fp, #-84]	; 0xffffffac
   2351c:	sub	sp, sp, #40	; 0x28
   23520:	ldr	r3, [ip, #328]	; 0x148
   23524:	mov	r8, sp
   23528:	cmp	r3, #17
   2352c:	bhi	23588 <policydb_user_cache@@Base+0x2c6c>
   23530:	ldr	r2, [r6, #20]
   23534:	cmp	r2, #0
   23538:	beq	236a4 <policydb_user_cache@@Base+0x2d88>
   2353c:	ldr	ip, [r2, #12]
   23540:	cmp	ip, #0
   23544:	beq	23580 <policydb_user_cache@@Base+0x2c64>
   23548:	ldr	r5, [pc, #664]	; 237e8 <policydb_user_cache@@Base+0x2ecc>
   2354c:	mov	lr, #1
   23550:	ldr	r6, [pc, #660]	; 237ec <policydb_user_cache@@Base+0x2ed0>
   23554:	mov	r1, r2
   23558:	add	r5, pc, r5
   2355c:	ldr	r0, [r2, #16]
   23560:	add	r6, pc, r6
   23564:	add	r5, r5, #216	; 0xd8
   23568:	str	r6, [r2, #4]
   2356c:	str	r5, [r2, #8]
   23570:	str	lr, [r2]
   23574:	ldr	r2, [pc, #628]	; 237f0 <policydb_user_cache@@Base+0x2ed4>
   23578:	add	r2, pc, r2
   2357c:	blx	ip
   23580:	ldr	sp, [fp, #-84]	; 0xffffffac
   23584:	b	233f4 <policydb_user_cache@@Base+0x2ad8>
   23588:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2358c:	ldr	sl, [r3, #12]
   23590:	cmp	sl, #0
   23594:	beq	235fc <policydb_user_cache@@Base+0x2ce0>
   23598:	ldr	r3, [r6, #20]
   2359c:	cmp	r3, #0
   235a0:	beq	23704 <policydb_user_cache@@Base+0x2de8>
   235a4:	ldr	ip, [r3, #12]
   235a8:	cmp	ip, #0
   235ac:	beq	23580 <policydb_user_cache@@Base+0x2c64>
   235b0:	ldr	r0, [pc, #572]	; 237f4 <policydb_user_cache@@Base+0x2ed8>
   235b4:	mov	lr, #1
   235b8:	ldr	r2, [pc, #568]	; 237f8 <policydb_user_cache@@Base+0x2edc>
   235bc:	mov	r1, r3
   235c0:	add	r0, pc, r0
   235c4:	ldr	r5, [pc, #560]	; 237fc <policydb_user_cache@@Base+0x2ee0>
   235c8:	add	r0, r0, #216	; 0xd8
   235cc:	str	r0, [r3, #8]
   235d0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   235d4:	add	r5, pc, r5
   235d8:	str	lr, [r3]
   235dc:	str	r5, [r3, #4]
   235e0:	ldr	lr, [r0, r2]
   235e4:	ldr	r2, [pc, #532]	; 23800 <policydb_user_cache@@Base+0x2ee4>
   235e8:	ldr	r0, [r3, #16]
   235ec:	add	r2, pc, r2
   235f0:	ldr	r3, [lr, sl, lsl #2]
   235f4:	blx	ip
   235f8:	b	23580 <policydb_user_cache@@Base+0x2c64>
   235fc:	mov	r0, #1
   23600:	mov	r1, #36	; 0x24
   23604:	bl	10c84 <calloc@plt>
   23608:	cmp	r0, #0
   2360c:	str	r0, [r4, #52]	; 0x34
   23610:	beq	23580 <policydb_user_cache@@Base+0x2c64>
   23614:	sub	r3, fp, #53	; 0x35
   23618:	mov	r1, r6
   2361c:	mov	r2, #1
   23620:	str	r3, [fp, #-92]	; 0xffffffa4
   23624:	mov	r0, r3
   23628:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   2362c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   23630:	cmp	r0, #0
   23634:	blt	236b4 <policydb_user_cache@@Base+0x2d98>
   23638:	ldr	ip, [r4, #52]	; 0x34
   2363c:	mov	r0, r3
   23640:	ldrb	lr, [fp, #-53]	; 0xffffffcb
   23644:	mov	r1, r6
   23648:	mov	r2, #1
   2364c:	strb	lr, [ip]
   23650:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   23654:	cmp	r0, #0
   23658:	blt	23714 <policydb_user_cache@@Base+0x2df8>
   2365c:	ldr	r3, [r4, #52]	; 0x34
   23660:	mov	r0, sp
   23664:	ldrb	lr, [fp, #-53]	; 0xffffffcb
   23668:	mov	r1, r6
   2366c:	mov	r2, #32
   23670:	strb	lr, [r3, #1]
   23674:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   23678:	cmp	r0, #0
   2367c:	blt	23768 <policydb_user_cache@@Base+0x2e4c>
   23680:	ldr	r3, [r4, #52]	; 0x34
   23684:	ldr	r1, [r8, sl]
   23688:	add	r2, r3, sl
   2368c:	add	sl, sl, #4
   23690:	cmp	sl, #32
   23694:	str	r1, [r2, #4]
   23698:	bne	23684 <policydb_user_cache@@Base+0x2d68>
   2369c:	ldr	sp, [fp, #-84]	; 0xffffffac
   236a0:	b	234ec <policydb_user_cache@@Base+0x2bd0>
   236a4:	ldr	r2, [pc, #344]	; 23804 <policydb_user_cache@@Base+0x2ee8>
   236a8:	ldr	ip, [fp, #-72]	; 0xffffffb8
   236ac:	ldr	r2, [ip, r2]
   236b0:	b	2353c <policydb_user_cache@@Base+0x2c20>
   236b4:	ldr	r3, [r6, #20]
   236b8:	cmp	r3, #0
   236bc:	beq	237c0 <policydb_user_cache@@Base+0x2ea4>
   236c0:	ldr	ip, [r3, #12]
   236c4:	cmp	ip, #0
   236c8:	beq	23580 <policydb_user_cache@@Base+0x2c64>
   236cc:	ldr	r2, [pc, #308]	; 23808 <policydb_user_cache@@Base+0x2eec>
   236d0:	mov	lr, #1
   236d4:	ldr	r0, [pc, #304]	; 2380c <policydb_user_cache@@Base+0x2ef0>
   236d8:	mov	r1, r3
   236dc:	add	r2, pc, r2
   236e0:	str	lr, [r3]
   236e4:	add	r0, pc, r0
   236e8:	add	r2, r2, #216	; 0xd8
   236ec:	stmib	r3, {r0, r2}
   236f0:	ldr	r2, [pc, #280]	; 23810 <policydb_user_cache@@Base+0x2ef4>
   236f4:	ldr	r0, [r3, #16]
   236f8:	add	r2, pc, r2
   236fc:	blx	ip
   23700:	b	23580 <policydb_user_cache@@Base+0x2c64>
   23704:	ldr	r3, [pc, #248]	; 23804 <policydb_user_cache@@Base+0x2ee8>
   23708:	ldr	ip, [fp, #-72]	; 0xffffffb8
   2370c:	ldr	r3, [ip, r3]
   23710:	b	235a4 <policydb_user_cache@@Base+0x2c88>
   23714:	ldr	r3, [r6, #20]
   23718:	cmp	r3, #0
   2371c:	beq	237d0 <policydb_user_cache@@Base+0x2eb4>
   23720:	ldr	ip, [r3, #12]
   23724:	cmp	ip, #0
   23728:	beq	23580 <policydb_user_cache@@Base+0x2c64>
   2372c:	ldr	r2, [pc, #224]	; 23814 <policydb_user_cache@@Base+0x2ef8>
   23730:	mov	lr, #1
   23734:	ldr	r0, [pc, #220]	; 23818 <policydb_user_cache@@Base+0x2efc>
   23738:	mov	r1, r3
   2373c:	add	r2, pc, r2
   23740:	str	lr, [r3]
   23744:	add	r0, pc, r0
   23748:	add	r2, r2, #216	; 0xd8
   2374c:	stmib	r3, {r0, r2}
   23750:	ldr	r2, [pc, #196]	; 2381c <policydb_user_cache@@Base+0x2f00>
   23754:	ldr	r0, [r3, #16]
   23758:	add	r2, pc, r2
   2375c:	blx	ip
   23760:	b	23580 <policydb_user_cache@@Base+0x2c64>
   23764:	bl	10cd8 <__stack_chk_fail@plt>
   23768:	ldr	r3, [r6, #20]
   2376c:	cmp	r3, #0
   23770:	ldreq	r3, [pc, #140]	; 23804 <policydb_user_cache@@Base+0x2ee8>
   23774:	ldreq	ip, [fp, #-72]	; 0xffffffb8
   23778:	ldreq	r3, [ip, r3]
   2377c:	ldr	ip, [r3, #12]
   23780:	cmp	ip, #0
   23784:	beq	23580 <policydb_user_cache@@Base+0x2c64>
   23788:	ldr	r2, [pc, #144]	; 23820 <policydb_user_cache@@Base+0x2f04>
   2378c:	mov	lr, #1
   23790:	ldr	r0, [pc, #140]	; 23824 <policydb_user_cache@@Base+0x2f08>
   23794:	mov	r1, r3
   23798:	add	r2, pc, r2
   2379c:	str	lr, [r3]
   237a0:	add	r0, pc, r0
   237a4:	add	r2, r2, #216	; 0xd8
   237a8:	stmib	r3, {r0, r2}
   237ac:	ldr	r2, [pc, #116]	; 23828 <policydb_user_cache@@Base+0x2f0c>
   237b0:	ldr	r0, [r3, #16]
   237b4:	add	r2, pc, r2
   237b8:	blx	ip
   237bc:	b	23580 <policydb_user_cache@@Base+0x2c64>
   237c0:	ldr	r3, [pc, #60]	; 23804 <policydb_user_cache@@Base+0x2ee8>
   237c4:	ldr	ip, [fp, #-72]	; 0xffffffb8
   237c8:	ldr	r3, [ip, r3]
   237cc:	b	236c0 <policydb_user_cache@@Base+0x2da4>
   237d0:	ldr	r3, [pc, #44]	; 23804 <policydb_user_cache@@Base+0x2ee8>
   237d4:	ldr	ip, [fp, #-72]	; 0xffffffb8
   237d8:	ldr	r3, [ip, r3]
   237dc:	b	23720 <policydb_user_cache@@Base+0x2e04>
   237e0:			; <UNDEFINED> instruction: 0x00035cb4
   237e4:	strheq	r0, [r0], -ip
   237e8:	muleq	r2, ip, r8
   237ec:	andeq	pc, r1, ip, lsl #24
   237f0:	strdeq	r1, [r2], -r0
   237f4:	andeq	r1, r2, r4, lsr r8
   237f8:	strheq	r0, [r0], -r4
   237fc:	muleq	r1, r8, fp
   23800:	andeq	r1, r2, r0, ror #23
   23804:	andeq	r0, r0, ip, asr #1
   23808:	andeq	r1, r2, r8, lsl r7
   2380c:	andeq	pc, r1, r8, lsl #21
   23810:	andeq	r1, r2, r0, lsr fp
   23814:			; <UNDEFINED> instruction: 0x000216b8
   23818:	andeq	pc, r1, r8, lsr #20
   2381c:	ldrdeq	r1, [r2], -r0
   23820:	andeq	r1, r2, ip, asr r6
   23824:	andeq	pc, r1, ip, asr #19
   23828:	andeq	r1, r2, r4, ror sl
   2382c:	push	{r4, r5, r6, lr}
   23830:	mov	r4, r0
   23834:	ldr	r0, [r0, #128]	; 0x80
   23838:	ldr	r6, [pc, #144]	; 238d0 <policydb_user_cache@@Base+0x2fb4>
   2383c:	cmp	r0, #0
   23840:	add	r6, pc, r6
   23844:	beq	2384c <policydb_user_cache@@Base+0x2f30>
   23848:	bl	10ca8 <free@plt>
   2384c:	ldr	r0, [r4, #104]	; 0x68
   23850:	cmp	r0, #0
   23854:	beq	2385c <policydb_user_cache@@Base+0x2f40>
   23858:	bl	10ca8 <free@plt>
   2385c:	ldr	r5, [r4, #60]	; 0x3c
   23860:	lsl	r5, r5, #2
   23864:	mov	r0, r5
   23868:	bl	10d44 <malloc@plt>
   2386c:	cmp	r0, #0
   23870:	str	r0, [r4, #128]	; 0x80
   23874:	beq	238c8 <policydb_user_cache@@Base+0x2fac>
   23878:	mov	r0, r5
   2387c:	bl	10d44 <malloc@plt>
   23880:	cmp	r0, #0
   23884:	str	r0, [r4, #104]	; 0x68
   23888:	beq	238c8 <policydb_user_cache@@Base+0x2fac>
   2388c:	ldr	r1, [pc, #64]	; 238d4 <policydb_user_cache@@Base+0x2fb8>
   23890:	mov	r2, r4
   23894:	ldr	r0, [r4, #56]	; 0x38
   23898:	add	r1, pc, r1
   2389c:	bl	14b94 <__assert_fail@plt+0x3d24>
   238a0:	cmp	r0, #0
   238a4:	bne	238c8 <policydb_user_cache@@Base+0x2fac>
   238a8:	ldr	r3, [pc, #40]	; 238d8 <policydb_user_cache@@Base+0x2fbc>
   238ac:	mov	r2, r4
   238b0:	ldr	r0, [r4, #56]	; 0x38
   238b4:	ldr	r1, [r6, r3]
   238b8:	bl	14b94 <__assert_fail@plt+0x3d24>
   238bc:	subs	r0, r0, #0
   238c0:	mvnne	r0, #0
   238c4:	pop	{r4, r5, r6, pc}
   238c8:	mvn	r0, #0
   238cc:	pop	{r4, r5, r6, pc}
   238d0:			; <UNDEFINED> instruction: 0x000357b8
   238d4:			; <UNDEFINED> instruction: 0xffffbbac
   238d8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   238dc:	mov	r1, #0
   238e0:	mov	r2, #24
   238e4:	b	10de0 <memset@plt>
   238e8:	cmp	r1, #0
   238ec:	beq	238f8 <policydb_user_cache@@Base+0x2fdc>
   238f0:	cmp	r1, #1
   238f4:	bne	23904 <policydb_user_cache@@Base+0x2fe8>
   238f8:	str	r1, [r0, #12]
   238fc:	mov	r0, #0
   23900:	bx	lr
   23904:	mvn	r0, #0
   23908:	bx	lr
   2390c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23910:	sub	sp, sp, #188	; 0xbc
   23914:	ldr	r4, [pc, #3960]	; 24894 <policydb_user_cache@@Base+0x3f78>
   23918:	add	r5, sp, #128	; 0x80
   2391c:	ldr	r3, [pc, #3956]	; 24898 <policydb_user_cache@@Base+0x3f7c>
   23920:	mov	fp, r0
   23924:	add	r4, pc, r4
   23928:	mov	r8, r2
   2392c:	mov	r0, r5
   23930:	mov	r2, #8
   23934:	ldr	r6, [r4, r3]
   23938:	mov	sl, r1
   2393c:	ldr	r3, [r6]
   23940:	str	r3, [sp, #180]	; 0xb4
   23944:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   23948:	cmp	r0, #0
   2394c:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   23950:	ldr	r3, [sp, #128]	; 0x80
   23954:	movw	r2, #65420	; 0xff8c
   23958:	movt	r2, #63868	; 0xf97c
   2395c:	cmp	r3, r2
   23960:	beq	239f8 <policydb_user_cache@@Base+0x30dc>
   23964:	movw	r2, #65421	; 0xff8d
   23968:	movt	r2, #63868	; 0xf97c
   2396c:	cmp	r3, r2
   23970:	beq	23a68 <policydb_user_cache@@Base+0x314c>
   23974:	ldr	r1, [sl, #20]
   23978:	cmp	r1, #0
   2397c:	beq	23a5c <policydb_user_cache@@Base+0x3140>
   23980:	ldr	ip, [r1, #12]
   23984:	cmp	ip, #0
   23988:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   2398c:	ldr	lr, [pc, #3848]	; 2489c <policydb_user_cache@@Base+0x3f80>
   23990:	mov	r4, #1
   23994:	ldr	r5, [pc, #3844]	; 248a0 <policydb_user_cache@@Base+0x3f84>
   23998:	movw	r2, #65420	; 0xff8c
   2399c:	add	lr, pc, lr
   239a0:	ldr	r0, [r1, #16]
   239a4:	movt	r2, #63868	; 0xf97c
   239a8:	add	lr, lr, #228	; 0xe4
   239ac:	str	r4, [r1]
   239b0:	add	r5, pc, r5
   239b4:	str	lr, [r1, #8]
   239b8:	movw	lr, #65421	; 0xff8d
   239bc:	str	r5, [r1, #4]
   239c0:	movt	lr, #63868	; 0xf97c
   239c4:	str	r2, [sp]
   239c8:	ldr	r2, [pc, #3796]	; 248a4 <policydb_user_cache@@Base+0x3f88>
   239cc:	str	lr, [sp, #4]
   239d0:	add	r2, pc, r2
   239d4:	blx	ip
   239d8:	mvn	r8, #0
   239dc:	ldr	r2, [sp, #180]	; 0xb4
   239e0:	mov	r0, r8
   239e4:	ldr	r3, [r6]
   239e8:	cmp	r2, r3
   239ec:	bne	242b4 <policydb_user_cache@@Base+0x3998>
   239f0:	add	sp, sp, #188	; 0xbc
   239f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   239f8:	ldr	r7, [sp, #132]	; 0x84
   239fc:	mov	r9, #0
   23a00:	cmp	r7, #32
   23a04:	bls	23a78 <policydb_user_cache@@Base+0x315c>
   23a08:	ldr	r3, [sl, #20]
   23a0c:	cmp	r3, #0
   23a10:	beq	23bf8 <policydb_user_cache@@Base+0x32dc>
   23a14:	ldr	ip, [r3, #12]
   23a18:	cmp	ip, #0
   23a1c:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   23a20:	ldr	r2, [pc, #3712]	; 248a8 <policydb_user_cache@@Base+0x3f8c>
   23a24:	mov	lr, #1
   23a28:	ldr	r0, [pc, #3708]	; 248ac <policydb_user_cache@@Base+0x3f90>
   23a2c:	mov	r1, r3
   23a30:	add	r2, pc, r2
   23a34:	str	lr, [r3]
   23a38:	add	r0, pc, r0
   23a3c:	add	r2, r2, #228	; 0xe4
   23a40:	stmib	r3, {r0, r2}
   23a44:	mvn	r8, #0
   23a48:	ldr	r2, [pc, #3680]	; 248b0 <policydb_user_cache@@Base+0x3f94>
   23a4c:	ldr	r0, [r3, #16]
   23a50:	add	r2, pc, r2
   23a54:	blx	ip
   23a58:	b	239dc <policydb_user_cache@@Base+0x30c0>
   23a5c:	ldr	r2, [pc, #3848]	; 2496c <policydb_user_cache@@Base+0x4050>
   23a60:	ldr	r1, [r4, r2]
   23a64:	b	23980 <policydb_user_cache@@Base+0x3064>
   23a68:	ldr	r7, [sp, #132]	; 0x84
   23a6c:	mov	r9, #2
   23a70:	cmp	r7, #32
   23a74:	bhi	23a08 <policydb_user_cache@@Base+0x30ec>
   23a78:	add	r0, r7, #1
   23a7c:	bl	10d44 <malloc@plt>
   23a80:	subs	ip, r0, #0
   23a84:	str	ip, [sp, #24]
   23a88:	beq	23c98 <policydb_user_cache@@Base+0x337c>
   23a8c:	mov	r1, sl
   23a90:	mov	r2, r7
   23a94:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   23a98:	cmp	r0, #0
   23a9c:	blt	24248 <policydb_user_cache@@Base+0x392c>
   23aa0:	ldr	ip, [sp, #24]
   23aa4:	cmp	r9, #0
   23aa8:	mov	r3, #0
   23aac:	strb	r3, [ip, r7]
   23ab0:	beq	23c04 <policydb_user_cache@@Base+0x32e8>
   23ab4:	ldr	r1, [pc, #3576]	; 248b4 <policydb_user_cache@@Base+0x3f98>
   23ab8:	ldr	r0, [sp, #24]
   23abc:	add	r1, pc, r1
   23ac0:	bl	10c90 <strcmp@plt>
   23ac4:	subs	r7, r0, #0
   23ac8:	bne	241f0 <policydb_user_cache@@Base+0x38d4>
   23acc:	ldr	r0, [sp, #24]
   23ad0:	bl	10ca8 <free@plt>
   23ad4:	mov	r0, r5
   23ad8:	mov	r1, sl
   23adc:	mov	r2, #20
   23ae0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   23ae4:	cmp	r0, #0
   23ae8:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   23aec:	cmp	r9, #2
   23af0:	beq	23cf4 <policydb_user_cache@@Base+0x33d8>
   23af4:	ldr	ip, [sp, #128]	; 0x80
   23af8:	str	ip, [sp, #24]
   23afc:	ldr	ip, [sp, #24]
   23b00:	sub	r3, ip, #4
   23b04:	cmp	r3, #15
   23b08:	bhi	23d60 <policydb_user_cache@@Base+0x3444>
   23b0c:	add	r3, r7, #1
   23b10:	add	ip, r7, #2
   23b14:	str	ip, [sp, #28]
   23b18:	add	r1, sp, #184	; 0xb8
   23b1c:	ldr	ip, [sp, #24]
   23b20:	add	r3, r1, r3, lsl #2
   23b24:	str	r9, [fp]
   23b28:	ldr	r0, [sp, #24]
   23b2c:	mov	r1, r9
   23b30:	ldr	r3, [r3, #-56]	; 0xffffffc8
   23b34:	str	ip, [fp, #328]	; 0x148
   23b38:	ands	r2, r3, #1
   23b3c:	and	r3, r3, #6
   23b40:	str	r3, [fp, #332]	; 0x14c
   23b44:	movne	r2, #1
   23b48:	str	r2, [fp, #20]
   23b4c:	ldr	r2, [fp, #12]
   23b50:	bl	20a80 <policydb_user_cache@@Base+0x164>
   23b54:	cmp	r0, #0
   23b58:	str	r0, [sp, #32]
   23b5c:	beq	23efc <policydb_user_cache@@Base+0x35e0>
   23b60:	ldr	ip, [sp, #28]
   23b64:	add	r1, sp, #184	; 0xb8
   23b68:	add	r3, r1, ip, lsl #2
   23b6c:	ldr	ip, [sp, #32]
   23b70:	ldr	r3, [r3, #-56]	; 0xffffffc8
   23b74:	ldr	r2, [ip, #8]
   23b78:	cmp	r3, r2
   23b7c:	beq	23dcc <policydb_user_cache@@Base+0x34b0>
   23b80:	ldr	r0, [sl, #20]
   23b84:	cmp	r0, #0
   23b88:	beq	23f58 <policydb_user_cache@@Base+0x363c>
   23b8c:	ldr	ip, [r0, #12]
   23b90:	cmp	ip, #0
   23b94:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   23b98:	add	r1, sp, #184	; 0xb8
   23b9c:	ldr	r9, [sp, #32]
   23ba0:	add	r7, r1, r7, lsl #2
   23ba4:	ldr	r1, [pc, #3340]	; 248b8 <policydb_user_cache@@Base+0x3f9c>
   23ba8:	ldr	r5, [pc, #3340]	; 248bc <policydb_user_cache@@Base+0x3fa0>
   23bac:	mov	r4, #1
   23bb0:	ldr	lr, [r7, #-44]	; 0xffffffd4
   23bb4:	add	r1, pc, r1
   23bb8:	str	r4, [r0]
   23bbc:	add	r5, pc, r5
   23bc0:	add	r1, r1, #228	; 0xe4
   23bc4:	str	r5, [r0, #4]
   23bc8:	str	r1, [r0, #8]
   23bcc:	mov	r1, r0
   23bd0:	ldr	r0, [r0, #16]
   23bd4:	mvn	r8, #0
   23bd8:	str	r2, [sp, #4]
   23bdc:	str	lr, [sp]
   23be0:	ldr	lr, [r9, #12]
   23be4:	ldr	r2, [pc, #3284]	; 248c0 <policydb_user_cache@@Base+0x3fa4>
   23be8:	str	lr, [sp, #8]
   23bec:	add	r2, pc, r2
   23bf0:	blx	ip
   23bf4:	b	239dc <policydb_user_cache@@Base+0x30c0>
   23bf8:	ldr	r3, [pc, #3436]	; 2496c <policydb_user_cache@@Base+0x4050>
   23bfc:	ldr	r3, [r4, r3]
   23c00:	b	23a14 <policydb_user_cache@@Base+0x30f8>
   23c04:	ldr	r3, [pc, #3256]	; 248c4 <policydb_user_cache@@Base+0x3fa8>
   23c08:	mov	r0, ip
   23c0c:	ldr	r7, [r4, r3]
   23c10:	ldr	r1, [r7]
   23c14:	bl	10c90 <strcmp@plt>
   23c18:	subs	r1, r0, #0
   23c1c:	beq	23f68 <policydb_user_cache@@Base+0x364c>
   23c20:	ldr	r1, [r7, #4]
   23c24:	ldr	r0, [sp, #24]
   23c28:	bl	10c90 <strcmp@plt>
   23c2c:	cmp	r0, #0
   23c30:	beq	23f64 <policydb_user_cache@@Base+0x3648>
   23c34:	ldr	r2, [sl, #20]
   23c38:	cmp	r2, #0
   23c3c:	beq	23ee4 <policydb_user_cache@@Base+0x35c8>
   23c40:	ldr	ip, [r2, #12]
   23c44:	cmp	ip, #0
   23c48:	beq	23c88 <policydb_user_cache@@Base+0x336c>
   23c4c:	ldr	r0, [pc, #3188]	; 248c8 <policydb_user_cache@@Base+0x3fac>
   23c50:	mov	r3, #1
   23c54:	ldr	lr, [pc, #3184]	; 248cc <policydb_user_cache@@Base+0x3fb0>
   23c58:	mov	r1, r2
   23c5c:	add	r0, pc, r0
   23c60:	str	r3, [r2]
   23c64:	add	r0, r0, #228	; 0xe4
   23c68:	add	lr, pc, lr
   23c6c:	str	r0, [r2, #8]
   23c70:	str	lr, [r2, #4]
   23c74:	ldr	r0, [r2, #16]
   23c78:	ldr	r2, [pc, #3152]	; 248d0 <policydb_user_cache@@Base+0x3fb4>
   23c7c:	ldr	r3, [sp, #24]
   23c80:	add	r2, pc, r2
   23c84:	blx	ip
   23c88:	ldr	r0, [sp, #24]
   23c8c:	mvn	r8, #0
   23c90:	bl	10ca8 <free@plt>
   23c94:	b	239dc <policydb_user_cache@@Base+0x30c0>
   23c98:	ldr	r2, [sl, #20]
   23c9c:	cmp	r2, #0
   23ca0:	beq	23ef0 <policydb_user_cache@@Base+0x35d4>
   23ca4:	ldr	ip, [r2, #12]
   23ca8:	cmp	ip, #0
   23cac:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   23cb0:	ldr	r4, [pc, #3100]	; 248d4 <policydb_user_cache@@Base+0x3fb8>
   23cb4:	mov	lr, #1
   23cb8:	ldr	r5, [pc, #3096]	; 248d8 <policydb_user_cache@@Base+0x3fbc>
   23cbc:	mov	r1, r2
   23cc0:	add	r4, pc, r4
   23cc4:	ldr	r0, [r2, #16]
   23cc8:	add	r5, pc, r5
   23ccc:	add	r4, r4, #228	; 0xe4
   23cd0:	str	r5, [r2, #4]
   23cd4:	mov	r3, r7
   23cd8:	str	r4, [r2, #8]
   23cdc:	mvn	r8, #0
   23ce0:	str	lr, [r2]
   23ce4:	ldr	r2, [pc, #3056]	; 248dc <policydb_user_cache@@Base+0x3fc0>
   23ce8:	add	r2, pc, r2
   23cec:	blx	ip
   23cf0:	b	239dc <policydb_user_cache@@Base+0x30c0>
   23cf4:	ldr	r9, [sp, #128]	; 0x80
   23cf8:	sub	r3, r9, #1
   23cfc:	cmp	r3, #1
   23d00:	bls	23ed4 <policydb_user_cache@@Base+0x35b8>
   23d04:	ldr	r2, [sl, #20]
   23d08:	cmp	r2, #0
   23d0c:	beq	24024 <policydb_user_cache@@Base+0x3708>
   23d10:	ldr	ip, [r2, #12]
   23d14:	cmp	ip, #0
   23d18:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   23d1c:	ldr	r4, [pc, #3004]	; 248e0 <policydb_user_cache@@Base+0x3fc4>
   23d20:	mov	lr, #1
   23d24:	ldr	r5, [pc, #3000]	; 248e4 <policydb_user_cache@@Base+0x3fc8>
   23d28:	mov	r1, r2
   23d2c:	add	r4, pc, r4
   23d30:	ldr	r0, [r2, #16]
   23d34:	add	r5, pc, r5
   23d38:	add	r4, r4, #228	; 0xe4
   23d3c:	str	r5, [r2, #4]
   23d40:	mov	r3, r9
   23d44:	str	r4, [r2, #8]
   23d48:	mvn	r8, #0
   23d4c:	str	lr, [r2]
   23d50:	ldr	r2, [pc, #2960]	; 248e8 <policydb_user_cache@@Base+0x3fcc>
   23d54:	add	r2, pc, r2
   23d58:	blx	ip
   23d5c:	b	239dc <policydb_user_cache@@Base+0x30c0>
   23d60:	ldr	r2, [sl, #20]
   23d64:	cmp	r2, #0
   23d68:	beq	2403c <policydb_user_cache@@Base+0x3720>
   23d6c:	ldr	ip, [r2, #12]
   23d70:	cmp	ip, #0
   23d74:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   23d78:	ldr	r4, [pc, #2924]	; 248ec <policydb_user_cache@@Base+0x3fd0>
   23d7c:	mov	r5, #1
   23d80:	ldr	lr, [pc, #2920]	; 248f0 <policydb_user_cache@@Base+0x3fd4>
   23d84:	mov	r1, r2
   23d88:	add	r4, pc, r4
   23d8c:	ldr	r0, [r2, #16]
   23d90:	str	r5, [r2]
   23d94:	add	lr, pc, lr
   23d98:	add	r4, r4, #228	; 0xe4
   23d9c:	str	lr, [r2, #4]
   23da0:	str	r4, [r2, #8]
   23da4:	mov	lr, #4
   23da8:	ldr	r2, [pc, #2884]	; 248f4 <policydb_user_cache@@Base+0x3fd8>
   23dac:	mvn	r8, #0
   23db0:	str	lr, [sp]
   23db4:	mov	lr, #19
   23db8:	ldr	r3, [sp, #24]
   23dbc:	add	r2, pc, r2
   23dc0:	str	lr, [sp, #4]
   23dc4:	blx	ip
   23dc8:	b	239dc <policydb_user_cache@@Base+0x30c0>
   23dcc:	add	r1, r1, r7, lsl #2
   23dd0:	ldr	r0, [ip, #12]
   23dd4:	ldr	r1, [r1, #-44]	; 0xffffffd4
   23dd8:	cmp	r1, r0
   23ddc:	bne	23b80 <policydb_user_cache@@Base+0x3264>
   23de0:	ldr	r2, [fp]
   23de4:	cmp	r2, #2
   23de8:	beq	242d0 <policydb_user_cache@@Base+0x39b4>
   23dec:	ldr	r3, [fp, #328]	; 0x148
   23df0:	cmp	r3, #21
   23df4:	bls	24298 <policydb_user_cache@@Base+0x397c>
   23df8:	ldr	r2, [fp]
   23dfc:	cmp	r2, #0
   23e00:	bne	242a4 <policydb_user_cache@@Base+0x3988>
   23e04:	add	r0, fp, #312	; 0x138
   23e08:	mov	r1, sl
   23e0c:	bl	14484 <__assert_fail@plt+0x3614>
   23e10:	cmp	r0, #0
   23e14:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   23e18:	ldr	r3, [fp, #328]	; 0x148
   23e1c:	cmp	r3, #22
   23e20:	bls	23e30 <policydb_user_cache@@Base+0x3514>
   23e24:	ldr	r3, [fp]
   23e28:	cmp	r3, #0
   23e2c:	beq	24374 <policydb_user_cache@@Base+0x3a58>
   23e30:	ldr	ip, [sp, #32]
   23e34:	ldr	r3, [ip, #8]
   23e38:	cmp	r3, #0
   23e3c:	beq	24078 <policydb_user_cache@@Base+0x375c>
   23e40:	ldr	r3, [pc, #2736]	; 248f8 <policydb_user_cache@@Base+0x3fdc>
   23e44:	str	r4, [sp, #52]	; 0x34
   23e48:	mov	r4, fp
   23e4c:	add	r3, pc, r3
   23e50:	str	r3, [sp, #36]	; 0x24
   23e54:	mov	r3, #0
   23e58:	str	r6, [sp, #40]	; 0x28
   23e5c:	mov	r6, r3
   23e60:	str	r9, [sp, #44]	; 0x2c
   23e64:	str	r8, [sp, #48]	; 0x30
   23e68:	mov	r0, r5
   23e6c:	mov	r1, sl
   23e70:	mov	r2, #8
   23e74:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   23e78:	cmp	r0, #0
   23e7c:	blt	23ecc <policydb_user_cache@@Base+0x35b0>
   23e80:	ldr	r7, [sp, #132]	; 0x84
   23e84:	ldr	r8, [sp, #128]	; 0x80
   23e88:	cmp	r7, #0
   23e8c:	str	r8, [sp, #28]
   23e90:	beq	24048 <policydb_user_cache@@Base+0x372c>
   23e94:	ldr	r3, [sp, #36]	; 0x24
   23e98:	mov	r9, #0
   23e9c:	add	r2, r3, #64	; 0x40
   23ea0:	ldr	r8, [r2, r6, lsl #2]
   23ea4:	b	23eb4 <policydb_user_cache@@Base+0x3598>
   23ea8:	add	r9, r9, #1
   23eac:	cmp	r9, r7
   23eb0:	beq	24048 <policydb_user_cache@@Base+0x372c>
   23eb4:	mov	r0, fp
   23eb8:	ldr	r1, [r4, #24]
   23ebc:	mov	r2, sl
   23ec0:	blx	r8
   23ec4:	cmp	r0, #0
   23ec8:	beq	23ea8 <policydb_user_cache@@Base+0x358c>
   23ecc:	ldr	r6, [sp, #40]	; 0x28
   23ed0:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   23ed4:	ldr	r3, [sp, #132]	; 0x84
   23ed8:	mov	r7, #1
   23edc:	str	r3, [sp, #24]
   23ee0:	b	23afc <policydb_user_cache@@Base+0x31e0>
   23ee4:	ldr	r3, [pc, #2688]	; 2496c <policydb_user_cache@@Base+0x4050>
   23ee8:	ldr	r2, [r4, r3]
   23eec:	b	23c40 <policydb_user_cache@@Base+0x3324>
   23ef0:	ldr	r3, [pc, #2676]	; 2496c <policydb_user_cache@@Base+0x4050>
   23ef4:	ldr	r2, [r4, r3]
   23ef8:	b	23ca4 <policydb_user_cache@@Base+0x3388>
   23efc:	ldr	r2, [sl, #20]
   23f00:	cmp	r2, #0
   23f04:	beq	242b8 <policydb_user_cache@@Base+0x399c>
   23f08:	ldr	ip, [r2, #12]
   23f0c:	cmp	ip, #0
   23f10:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   23f14:	ldr	r4, [pc, #2528]	; 248fc <policydb_user_cache@@Base+0x3fe0>
   23f18:	mov	lr, #1
   23f1c:	ldr	r5, [pc, #2524]	; 24900 <policydb_user_cache@@Base+0x3fe4>
   23f20:	mov	r1, r2
   23f24:	add	r4, pc, r4
   23f28:	ldr	r0, [r2, #16]
   23f2c:	add	r5, pc, r5
   23f30:	add	r4, r4, #228	; 0xe4
   23f34:	str	r5, [r2, #4]
   23f38:	mvn	r8, #0
   23f3c:	str	r4, [r2, #8]
   23f40:	str	lr, [r2]
   23f44:	ldr	r2, [pc, #2488]	; 24904 <policydb_user_cache@@Base+0x3fe8>
   23f48:	ldr	r3, [sp, #24]
   23f4c:	add	r2, pc, r2
   23f50:	blx	ip
   23f54:	b	239dc <policydb_user_cache@@Base+0x30c0>
   23f58:	ldr	r1, [pc, #2572]	; 2496c <policydb_user_cache@@Base+0x4050>
   23f5c:	ldr	r0, [r4, r1]
   23f60:	b	23b8c <policydb_user_cache@@Base+0x3270>
   23f64:	mov	r1, #1
   23f68:	mov	r0, fp
   23f6c:	bl	238e8 <policydb_user_cache@@Base+0x2fcc>
   23f70:	ldr	r0, [sp, #24]
   23f74:	bl	10ca8 <free@plt>
   23f78:	mov	r0, r5
   23f7c:	mov	r1, sl
   23f80:	mov	r2, #16
   23f84:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   23f88:	cmp	r0, #0
   23f8c:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   23f90:	ldr	r3, [sp, #128]	; 0x80
   23f94:	str	r3, [sp, #24]
   23f98:	sub	r3, r3, #15
   23f9c:	cmp	r3, #16
   23fa0:	bhi	23fb8 <policydb_user_cache@@Base+0x369c>
   23fa4:	mov	ip, #2
   23fa8:	mov	r3, #1
   23fac:	str	ip, [sp, #28]
   23fb0:	mov	r7, #0
   23fb4:	b	23b18 <policydb_user_cache@@Base+0x31fc>
   23fb8:	ldr	r2, [sl, #20]
   23fbc:	cmp	r2, #0
   23fc0:	beq	24030 <policydb_user_cache@@Base+0x3714>
   23fc4:	ldr	ip, [r2, #12]
   23fc8:	cmp	ip, #0
   23fcc:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   23fd0:	ldr	r4, [pc, #2352]	; 24908 <policydb_user_cache@@Base+0x3fec>
   23fd4:	mov	r5, #1
   23fd8:	ldr	lr, [pc, #2348]	; 2490c <policydb_user_cache@@Base+0x3ff0>
   23fdc:	mov	r1, r2
   23fe0:	add	r4, pc, r4
   23fe4:	ldr	r0, [r2, #16]
   23fe8:	str	r5, [r2]
   23fec:	add	lr, pc, lr
   23ff0:	add	r4, r4, #228	; 0xe4
   23ff4:	str	lr, [r2, #4]
   23ff8:	str	r4, [r2, #8]
   23ffc:	mov	lr, #15
   24000:	ldr	r2, [pc, #2312]	; 24910 <policydb_user_cache@@Base+0x3ff4>
   24004:	mvn	r8, #0
   24008:	str	lr, [sp]
   2400c:	mov	lr, #31
   24010:	ldr	r3, [sp, #24]
   24014:	add	r2, pc, r2
   24018:	str	lr, [sp, #4]
   2401c:	blx	ip
   24020:	b	239dc <policydb_user_cache@@Base+0x30c0>
   24024:	ldr	r3, [pc, #2368]	; 2496c <policydb_user_cache@@Base+0x4050>
   24028:	ldr	r2, [r4, r3]
   2402c:	b	23d10 <policydb_user_cache@@Base+0x33f4>
   24030:	ldr	r3, [pc, #2356]	; 2496c <policydb_user_cache@@Base+0x4050>
   24034:	ldr	r2, [r4, r3]
   24038:	b	23fc4 <policydb_user_cache@@Base+0x36a8>
   2403c:	ldr	r3, [pc, #2344]	; 2496c <policydb_user_cache@@Base+0x4050>
   24040:	ldr	r2, [r4, r3]
   24044:	b	23d6c <policydb_user_cache@@Base+0x3450>
   24048:	ldr	r9, [sp, #32]
   2404c:	add	r6, r6, #1
   24050:	ldr	ip, [sp, #28]
   24054:	add	r4, r4, #8
   24058:	ldr	r3, [r9, #8]
   2405c:	str	ip, [r4, #20]
   24060:	cmp	r3, r6
   24064:	bhi	23e68 <policydb_user_cache@@Base+0x354c>
   24068:	ldr	r9, [sp, #44]	; 0x2c
   2406c:	ldr	r8, [sp, #48]	; 0x30
   24070:	ldr	r4, [sp, #52]	; 0x34
   24074:	ldr	r6, [sp, #40]	; 0x28
   24078:	cmp	r9, #0
   2407c:	bne	24398 <policydb_user_cache@@Base+0x3a7c>
   24080:	add	r0, fp, #208	; 0xd0
   24084:	mov	r1, sl
   24088:	ldr	r2, [sp, #24]
   2408c:	bl	31c8c <policydb_user_cache@@Base+0x11370>
   24090:	cmp	r0, #0
   24094:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   24098:	ldr	ip, [sp, #24]
   2409c:	cmp	ip, #15
   240a0:	bls	240bc <policydb_user_cache@@Base+0x37a0>
   240a4:	mov	r0, fp
   240a8:	add	r1, fp, #244	; 0xf4
   240ac:	mov	r2, sl
   240b0:	bl	32ed0 <cond_index_bool@@Base+0x198>
   240b4:	cmp	r0, #0
   240b8:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   240bc:	mov	r0, fp
   240c0:	mov	r1, sl
   240c4:	bl	22fdc <policydb_user_cache@@Base+0x26c0>
   240c8:	cmp	r0, #0
   240cc:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   240d0:	add	r0, fp, #256	; 0x100
   240d4:	mov	r1, sl
   240d8:	bl	2312c <policydb_user_cache@@Base+0x2810>
   240dc:	cmp	r0, #0
   240e0:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   240e4:	ldr	r3, [sp, #24]
   240e8:	cmp	r3, #24
   240ec:	bhi	252a0 <policydb_user_cache@@Base+0x4984>
   240f0:	mov	r0, fp
   240f4:	bl	21d5c <policydb_user_cache@@Base+0x1440>
   240f8:	cmp	r0, #0
   240fc:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   24100:	mov	r0, fp
   24104:	bl	21c44 <policydb_user_cache@@Base+0x1328>
   24108:	cmp	r0, #0
   2410c:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   24110:	mov	r2, r8
   24114:	ldr	r0, [sl, #20]
   24118:	mov	r1, fp
   2411c:	bl	21e18 <policydb_user_cache@@Base+0x14fc>
   24120:	subs	r8, r0, #0
   24124:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   24128:	ldr	r3, [fp, #12]
   2412c:	cmp	r3, #0
   24130:	beq	251e8 <policydb_user_cache@@Base+0x48cc>
   24134:	cmp	r3, #1
   24138:	bne	24e24 <policydb_user_cache@@Base+0x4508>
   2413c:	add	r7, sp, #148	; 0x94
   24140:	add	ip, sp, #112	; 0x70
   24144:	str	fp, [sp, #36]	; 0x24
   24148:	str	r8, [sp, #28]
   2414c:	str	ip, [sp, #48]	; 0x30
   24150:	str	r9, [sp, #52]	; 0x34
   24154:	str	r4, [sp, #40]	; 0x28
   24158:	ldr	r9, [sp, #32]
   2415c:	ldr	ip, [sp, #28]
   24160:	ldr	r3, [r9, #12]
   24164:	cmp	ip, r3
   24168:	bcs	24bbc <policydb_user_cache@@Base+0x42a0>
   2416c:	mov	r0, r7
   24170:	mov	r1, sl
   24174:	mov	r2, #4
   24178:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   2417c:	cmp	r0, #0
   24180:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   24184:	ldr	r9, [sp, #148]	; 0x94
   24188:	mov	r3, #0
   2418c:	mov	r5, r3
   24190:	str	r9, [sp, #44]	; 0x2c
   24194:	mov	r9, r3
   24198:	ldr	r3, [sp, #44]	; 0x2c
   2419c:	cmp	r9, r3
   241a0:	beq	24ba0 <policydb_user_cache@@Base+0x4284>
   241a4:	mov	r0, #1
   241a8:	mov	r1, #120	; 0x78
   241ac:	bl	10c84 <calloc@plt>
   241b0:	subs	r4, r0, #0
   241b4:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   241b8:	cmp	r5, #0
   241bc:	ldr	r3, [sp, #28]
   241c0:	strne	r4, [r5, #116]	; 0x74
   241c4:	ldreq	ip, [sp, #36]	; 0x24
   241c8:	streq	r4, [ip, #260]	; 0x104
   241cc:	cmp	r3, #5
   241d0:	addls	pc, pc, r3, lsl #2
   241d4:	b	24b48 <policydb_user_cache@@Base+0x422c>
   241d8:	b	24b0c <policydb_user_cache@@Base+0x41f0>
   241dc:	b	24ac8 <policydb_user_cache@@Base+0x41ac>
   241e0:	b	259f8 <policydb_user_cache@@Base+0x50dc>
   241e4:	b	259a8 <policydb_user_cache@@Base+0x508c>
   241e8:	b	2596c <policydb_user_cache@@Base+0x5050>
   241ec:	b	25900 <policydb_user_cache@@Base+0x4fe4>
   241f0:	ldr	r2, [sl, #20]
   241f4:	cmp	r2, #0
   241f8:	beq	242c4 <policydb_user_cache@@Base+0x39a8>
   241fc:	ldr	ip, [r2, #12]
   24200:	cmp	ip, #0
   24204:	beq	23c88 <policydb_user_cache@@Base+0x336c>
   24208:	ldr	r0, [pc, #1796]	; 24914 <policydb_user_cache@@Base+0x3ff8>
   2420c:	mov	r3, #1
   24210:	ldr	lr, [pc, #1792]	; 24918 <policydb_user_cache@@Base+0x3ffc>
   24214:	mov	r1, r2
   24218:	add	r0, pc, r0
   2421c:	str	r3, [r2]
   24220:	add	lr, pc, lr
   24224:	add	r0, r0, #228	; 0xe4
   24228:	str	lr, [r2, #4]
   2422c:	str	r0, [r2, #8]
   24230:	ldr	r0, [r2, #16]
   24234:	ldr	r2, [pc, #1760]	; 2491c <policydb_user_cache@@Base+0x4000>
   24238:	ldr	r3, [sp, #24]
   2423c:	add	r2, pc, r2
   24240:	blx	ip
   24244:	b	23c88 <policydb_user_cache@@Base+0x336c>
   24248:	ldr	r3, [sl, #20]
   2424c:	cmp	r3, #0
   24250:	beq	2438c <policydb_user_cache@@Base+0x3a70>
   24254:	ldr	ip, [r3, #12]
   24258:	cmp	ip, #0
   2425c:	beq	23c88 <policydb_user_cache@@Base+0x336c>
   24260:	ldr	r2, [pc, #1720]	; 24920 <policydb_user_cache@@Base+0x4004>
   24264:	mov	lr, #1
   24268:	ldr	r0, [pc, #1716]	; 24924 <policydb_user_cache@@Base+0x4008>
   2426c:	mov	r1, r3
   24270:	add	r2, pc, r2
   24274:	str	lr, [r3]
   24278:	add	r0, pc, r0
   2427c:	add	r2, r2, #228	; 0xe4
   24280:	stmib	r3, {r0, r2}
   24284:	ldr	r2, [pc, #1692]	; 24928 <policydb_user_cache@@Base+0x400c>
   24288:	ldr	r0, [r3, #16]
   2428c:	add	r2, pc, r2
   24290:	blx	ip
   24294:	b	23c88 <policydb_user_cache@@Base+0x336c>
   24298:	cmp	r3, #6
   2429c:	ldrhi	r2, [fp]
   242a0:	bls	23e1c <policydb_user_cache@@Base+0x3500>
   242a4:	sub	r2, r2, #1
   242a8:	cmp	r2, #1
   242ac:	bhi	23e1c <policydb_user_cache@@Base+0x3500>
   242b0:	b	23e04 <policydb_user_cache@@Base+0x34e8>
   242b4:	bl	10cd8 <__stack_chk_fail@plt>
   242b8:	ldr	r3, [pc, #1708]	; 2496c <policydb_user_cache@@Base+0x4050>
   242bc:	ldr	r2, [r4, r3]
   242c0:	b	23f08 <policydb_user_cache@@Base+0x35ec>
   242c4:	ldr	r3, [pc, #1696]	; 2496c <policydb_user_cache@@Base+0x4050>
   242c8:	ldr	r2, [r4, r3]
   242cc:	b	241fc <policydb_user_cache@@Base+0x38e0>
   242d0:	mov	r0, r5
   242d4:	mov	r1, sl
   242d8:	mov	r2, #4
   242dc:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   242e0:	cmp	r0, #0
   242e4:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   242e8:	ldr	r7, [sp, #128]	; 0x80
   242ec:	add	r0, r7, #1
   242f0:	bl	10d44 <malloc@plt>
   242f4:	cmp	r0, #0
   242f8:	str	r0, [fp, #4]
   242fc:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   24300:	mov	r1, sl
   24304:	mov	r2, r7
   24308:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   2430c:	cmp	r0, #0
   24310:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   24314:	ldr	r3, [fp, #4]
   24318:	mov	r2, #0
   2431c:	mov	r0, r5
   24320:	mov	r1, sl
   24324:	strb	r2, [r3, r7]
   24328:	mov	r2, #4
   2432c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24330:	cmp	r0, #0
   24334:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   24338:	ldr	r7, [sp, #128]	; 0x80
   2433c:	add	r0, r7, #1
   24340:	bl	10d44 <malloc@plt>
   24344:	cmp	r0, #0
   24348:	str	r0, [fp, #8]
   2434c:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   24350:	mov	r1, sl
   24354:	mov	r2, r7
   24358:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   2435c:	cmp	r0, #0
   24360:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   24364:	ldr	r3, [fp, #8]
   24368:	mov	r2, #0
   2436c:	strb	r2, [r3, r7]
   24370:	b	23dec <policydb_user_cache@@Base+0x34d0>
   24374:	add	r0, fp, #320	; 0x140
   24378:	mov	r1, sl
   2437c:	bl	14484 <__assert_fail@plt+0x3614>
   24380:	cmp	r0, #0
   24384:	beq	23e30 <policydb_user_cache@@Base+0x3514>
   24388:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   2438c:	ldr	r3, [pc, #1496]	; 2496c <policydb_user_cache@@Base+0x4050>
   24390:	ldr	r3, [r4, r3]
   24394:	b	24254 <policydb_user_cache@@Base+0x3938>
   24398:	ldr	r0, [fp, #200]	; 0xc8
   2439c:	add	ip, sp, #108	; 0x6c
   243a0:	str	ip, [sp, #72]	; 0x48
   243a4:	bl	306f0 <policydb_user_cache@@Base+0xfdd4>
   243a8:	ldr	r3, [sp, #32]
   243ac:	mov	r7, #0
   243b0:	add	r0, sp, #108	; 0x6c
   243b4:	str	r7, [fp, #200]	; 0xc8
   243b8:	mov	r1, sl
   243bc:	mov	r2, #4
   243c0:	ldr	r3, [r3, #8]
   243c4:	str	r3, [sp, #44]	; 0x2c
   243c8:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   243cc:	cmp	r0, r7
   243d0:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   243d4:	ldr	ip, [sp, #108]	; 0x6c
   243d8:	add	r3, sp, #112	; 0x70
   243dc:	str	r3, [sp, #76]	; 0x4c
   243e0:	ldr	r3, [pc, #1348]	; 2492c <policydb_user_cache@@Base+0x4010>
   243e4:	str	ip, [sp, #68]	; 0x44
   243e8:	add	ip, sp, #148	; 0x94
   243ec:	str	ip, [sp, #40]	; 0x28
   243f0:	add	r3, pc, r3
   243f4:	ldr	ip, [sp, #68]	; 0x44
   243f8:	str	r7, [sp, #64]	; 0x40
   243fc:	str	r3, [sp, #80]	; 0x50
   24400:	str	ip, [sp, #36]	; 0x24
   24404:	str	r9, [sp, #84]	; 0x54
   24408:	str	r8, [sp, #88]	; 0x58
   2440c:	str	r4, [sp, #92]	; 0x5c
   24410:	str	r5, [sp, #96]	; 0x60
   24414:	str	r6, [sp, #28]
   24418:	ldr	r9, [sp, #36]	; 0x24
   2441c:	cmp	r9, #0
   24420:	beq	25a7c <policydb_user_cache@@Base+0x5160>
   24424:	mov	r0, #1
   24428:	mov	r1, #16
   2442c:	bl	10c84 <calloc@plt>
   24430:	subs	r5, r0, #0
   24434:	beq	25a74 <policydb_user_cache@@Base+0x5158>
   24438:	add	r0, sp, #108	; 0x6c
   2443c:	mov	r1, sl
   24440:	mov	r2, #4
   24444:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24448:	cmp	r0, #0
   2444c:	blt	25cc4 <policydb_user_cache@@Base+0x53a8>
   24450:	ldr	r3, [sp, #68]	; 0x44
   24454:	mov	ip, #0
   24458:	ldr	r8, [sp, #36]	; 0x24
   2445c:	ldr	r9, [sp, #108]	; 0x6c
   24460:	cmp	r3, r8
   24464:	str	ip, [sp, #48]	; 0x30
   24468:	ldrne	r3, [r5, #8]
   2446c:	str	r9, [sp, #52]	; 0x34
   24470:	orrne	r3, r3, #1
   24474:	strne	r3, [r5, #8]
   24478:	ldr	r9, [sp, #52]	; 0x34
   2447c:	cmp	r9, #0
   24480:	beq	24a90 <policydb_user_cache@@Base+0x4174>
   24484:	mov	r0, #0
   24488:	bl	30614 <policydb_user_cache@@Base+0xfcf8>
   2448c:	subs	r4, r0, #0
   24490:	beq	24734 <policydb_user_cache@@Base+0x3e18>
   24494:	add	r0, sp, #112	; 0x70
   24498:	mov	r1, sl
   2449c:	mov	r2, #8
   244a0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   244a4:	cmp	r0, #0
   244a8:	blt	245c4 <policydb_user_cache@@Base+0x3ca8>
   244ac:	ldr	r3, [sp, #112]	; 0x70
   244b0:	mov	r0, fp
   244b4:	add	r1, r4, #8
   244b8:	mov	r2, sl
   244bc:	str	r3, [r4]
   244c0:	ldr	r3, [sp, #116]	; 0x74
   244c4:	str	r3, [r4, #4]
   244c8:	bl	32ed0 <cond_index_bool@@Base+0x198>
   244cc:	cmn	r0, #1
   244d0:	beq	245c4 <policydb_user_cache@@Base+0x3ca8>
   244d4:	mov	r0, fp
   244d8:	add	r1, r4, #12
   244dc:	mov	r2, sl
   244e0:	bl	23330 <policydb_user_cache@@Base+0x2a14>
   244e4:	cmn	r0, #1
   244e8:	beq	245c4 <policydb_user_cache@@Base+0x3ca8>
   244ec:	add	r0, sp, #148	; 0x94
   244f0:	mov	r1, sl
   244f4:	mov	r2, #4
   244f8:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   244fc:	cmp	r0, #0
   24500:	blt	245c4 <policydb_user_cache@@Base+0x3ca8>
   24504:	mov	r9, #0
   24508:	ldr	r8, [sp, #148]	; 0x94
   2450c:	mov	r7, r9
   24510:	b	24550 <policydb_user_cache@@Base+0x3c34>
   24514:	add	r0, r6, #32
   24518:	mov	r1, sl
   2451c:	bl	14484 <__assert_fail@plt+0x3614>
   24520:	cmp	r0, #0
   24524:	bne	245c4 <policydb_user_cache@@Base+0x3ca8>
   24528:	add	r0, sp, #148	; 0x94
   2452c:	mov	r1, sl
   24530:	mov	r2, #4
   24534:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24538:	cmp	r0, #0
   2453c:	blt	245c4 <policydb_user_cache@@Base+0x3ca8>
   24540:	ldr	r3, [sp, #148]	; 0x94
   24544:	add	r7, r7, #1
   24548:	mov	r9, r6
   2454c:	str	r3, [r6, #40]	; 0x28
   24550:	cmp	r7, r8
   24554:	beq	245dc <policydb_user_cache@@Base+0x3cc0>
   24558:	mov	r0, #48	; 0x30
   2455c:	bl	10d44 <malloc@plt>
   24560:	subs	r6, r0, #0
   24564:	beq	245c4 <policydb_user_cache@@Base+0x3ca8>
   24568:	bl	219fc <policydb_user_cache@@Base+0x10e0>
   2456c:	cmp	r9, #0
   24570:	mov	r0, r6
   24574:	strne	r6, [r9, #44]	; 0x2c
   24578:	streq	r6, [r4, #16]
   2457c:	mov	r1, sl
   24580:	bl	1f874 <policydb_role_cache@@Base+0x390>
   24584:	cmp	r0, #0
   24588:	bne	245c4 <policydb_user_cache@@Base+0x3ca8>
   2458c:	add	r0, r6, #12
   24590:	mov	r1, sl
   24594:	bl	1f64c <policydb_role_cache@@Base+0x168>
   24598:	cmp	r0, #0
   2459c:	bne	245c4 <policydb_user_cache@@Base+0x3ca8>
   245a0:	ldr	r3, [fp, #328]	; 0x148
   245a4:	cmp	r3, #11
   245a8:	bhi	24514 <policydb_user_cache@@Base+0x3bf8>
   245ac:	mov	r1, #1
   245b0:	add	r0, r6, #32
   245b4:	mov	r2, r1
   245b8:	bl	13c24 <__assert_fail@plt+0x2db4>
   245bc:	cmp	r0, #0
   245c0:	beq	24528 <policydb_user_cache@@Base+0x3c0c>
   245c4:	mov	r0, r4
   245c8:	ldr	r6, [sp, #28]
   245cc:	bl	305ac <policydb_user_cache@@Base+0xfc90>
   245d0:	mov	r0, r5
   245d4:	bl	306f0 <policydb_user_cache@@Base+0xfdd4>
   245d8:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   245dc:	add	r0, sp, #148	; 0x94
   245e0:	mov	r1, sl
   245e4:	mov	r2, #4
   245e8:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   245ec:	cmp	r0, #0
   245f0:	blt	245c4 <policydb_user_cache@@Base+0x3ca8>
   245f4:	ldr	r7, [sp, #148]	; 0x94
   245f8:	cmp	r7, #0
   245fc:	beq	24664 <policydb_user_cache@@Base+0x3d48>
   24600:	mov	r6, #0
   24604:	mov	r9, r6
   24608:	b	24610 <policydb_user_cache@@Base+0x3cf4>
   2460c:	mov	r9, r8
   24610:	mov	r0, #28
   24614:	bl	10d44 <malloc@plt>
   24618:	subs	r8, r0, #0
   2461c:	beq	245c4 <policydb_user_cache@@Base+0x3ca8>
   24620:	bl	21b04 <policydb_user_cache@@Base+0x11e8>
   24624:	cmp	r9, #0
   24628:	mov	r0, r8
   2462c:	strne	r8, [r9, #24]
   24630:	streq	r8, [r4, #20]
   24634:	mov	r1, sl
   24638:	bl	1f874 <policydb_role_cache@@Base+0x390>
   2463c:	cmp	r0, #0
   24640:	bne	245c4 <policydb_user_cache@@Base+0x3ca8>
   24644:	add	r0, r8, #12
   24648:	mov	r1, sl
   2464c:	bl	1f874 <policydb_role_cache@@Base+0x390>
   24650:	cmp	r0, #0
   24654:	bne	245c4 <policydb_user_cache@@Base+0x3ca8>
   24658:	add	r6, r6, #1
   2465c:	cmp	r6, r7
   24660:	bne	2460c <policydb_user_cache@@Base+0x3cf0>
   24664:	ldr	r3, [fp, #328]	; 0x148
   24668:	cmp	r3, #10
   2466c:	bhi	2497c <policydb_user_cache@@Base+0x4060>
   24670:	cmp	r3, #5
   24674:	bls	24744 <policydb_user_cache@@Base+0x3e28>
   24678:	add	r0, sp, #148	; 0x94
   2467c:	mov	r1, sl
   24680:	mov	r2, #4
   24684:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24688:	cmp	r0, #0
   2468c:	blt	245c4 <policydb_user_cache@@Base+0x3ca8>
   24690:	ldr	r8, [sp, #148]	; 0x94
   24694:	mov	r9, #0
   24698:	mov	r7, r9
   2469c:	cmp	r7, r8
   246a0:	beq	24744 <policydb_user_cache@@Base+0x3e28>
   246a4:	mov	r0, #68	; 0x44
   246a8:	bl	10d44 <malloc@plt>
   246ac:	subs	r6, r0, #0
   246b0:	beq	245c4 <policydb_user_cache@@Base+0x3ca8>
   246b4:	bl	21b74 <policydb_user_cache@@Base+0x1258>
   246b8:	cmp	r9, #0
   246bc:	mov	r0, r6
   246c0:	strne	r6, [r9, #64]	; 0x40
   246c4:	streq	r6, [r4, #24]
   246c8:	mov	r1, sl
   246cc:	bl	1f64c <policydb_role_cache@@Base+0x168>
   246d0:	cmp	r0, #0
   246d4:	bne	245c4 <policydb_user_cache@@Base+0x3ca8>
   246d8:	add	r0, r6, #20
   246dc:	mov	r1, sl
   246e0:	bl	1f64c <policydb_role_cache@@Base+0x168>
   246e4:	cmp	r0, #0
   246e8:	bne	245c4 <policydb_user_cache@@Base+0x3ca8>
   246ec:	add	r0, r6, #40	; 0x28
   246f0:	mov	r1, sl
   246f4:	bl	14484 <__assert_fail@plt+0x3614>
   246f8:	cmp	r0, #0
   246fc:	bne	245c4 <policydb_user_cache@@Base+0x3ca8>
   24700:	add	r0, r6, #48	; 0x30
   24704:	mov	r1, sl
   24708:	bl	1fd64 <policydb_role_cache@@Base+0x880>
   2470c:	cmp	r0, #0
   24710:	bne	245c4 <policydb_user_cache@@Base+0x3ca8>
   24714:	add	r0, r6, #56	; 0x38
   24718:	mov	r1, sl
   2471c:	bl	1fd64 <policydb_role_cache@@Base+0x880>
   24720:	cmp	r0, #0
   24724:	bne	245c4 <policydb_user_cache@@Base+0x3ca8>
   24728:	add	r7, r7, #1
   2472c:	mov	r9, r6
   24730:	b	2469c <policydb_user_cache@@Base+0x3d80>
   24734:	mov	r0, r5
   24738:	ldr	r6, [sp, #28]
   2473c:	bl	306f0 <policydb_user_cache@@Base+0xfdd4>
   24740:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   24744:	add	r0, r4, #28
   24748:	ldr	r1, [sp, #44]	; 0x2c
   2474c:	mov	r2, sl
   24750:	bl	11224 <__assert_fail@plt+0x3b4>
   24754:	cmn	r0, #1
   24758:	beq	245c4 <policydb_user_cache@@Base+0x3ca8>
   2475c:	add	r0, r4, #100	; 0x64
   24760:	ldr	r1, [sp, #44]	; 0x2c
   24764:	mov	r2, sl
   24768:	bl	11224 <__assert_fail@plt+0x3b4>
   2476c:	cmn	r0, #1
   24770:	beq	245c4 <policydb_user_cache@@Base+0x3ca8>
   24774:	mov	r7, r4
   24778:	mov	r6, #0
   2477c:	ldr	r9, [sp, #44]	; 0x2c
   24780:	cmp	r6, r9
   24784:	beq	2481c <policydb_user_cache@@Base+0x3f00>
   24788:	add	r0, sp, #112	; 0x70
   2478c:	mov	r1, sl
   24790:	mov	r2, #8
   24794:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24798:	cmp	r0, #0
   2479c:	blt	245c4 <policydb_user_cache@@Base+0x3ca8>
   247a0:	ldr	r9, [sp, #116]	; 0x74
   247a4:	ldr	r3, [sp, #112]	; 0x70
   247a8:	cmp	r9, #0
   247ac:	beq	2480c <policydb_user_cache@@Base+0x3ef0>
   247b0:	ldr	r8, [sp, #80]	; 0x50
   247b4:	str	r6, [sp, #100]	; 0x64
   247b8:	add	r2, r8, #64	; 0x40
   247bc:	mov	r8, #0
   247c0:	ldr	ip, [r2, r6, lsl #2]
   247c4:	mov	r6, r4
   247c8:	mov	r4, ip
   247cc:	b	247dc <policydb_user_cache@@Base+0x3ec0>
   247d0:	add	r8, r8, #1
   247d4:	cmp	r8, r9
   247d8:	beq	24804 <policydb_user_cache@@Base+0x3ee8>
   247dc:	ldr	r1, [r7, #176]	; 0xb0
   247e0:	mov	r0, fp
   247e4:	str	r3, [sp, #16]
   247e8:	mov	r2, sl
   247ec:	blx	r4
   247f0:	ldr	r3, [sp, #16]
   247f4:	cmp	r0, #0
   247f8:	beq	247d0 <policydb_user_cache@@Base+0x3eb4>
   247fc:	mov	r4, r6
   24800:	b	245c4 <policydb_user_cache@@Base+0x3ca8>
   24804:	mov	r4, r6
   24808:	ldr	r6, [sp, #100]	; 0x64
   2480c:	str	r3, [r7, #180]	; 0xb4
   24810:	add	r6, r6, #1
   24814:	add	r7, r7, #8
   24818:	b	2477c <policydb_user_cache@@Base+0x3e60>
   2481c:	ldr	r3, [r4, #4]
   24820:	cmp	r3, #0
   24824:	beq	24838 <policydb_user_cache@@Base+0x3f1c>
   24828:	ldr	r3, [r5, #4]
   2482c:	cmp	r3, #0
   24830:	bne	24a70 <policydb_user_cache@@Base+0x4154>
   24834:	str	r4, [r5, #4]
   24838:	ldr	r3, [r5]
   2483c:	cmp	r3, #0
   24840:	streq	r4, [r5]
   24844:	beq	2485c <policydb_user_cache@@Base+0x3f40>
   24848:	ldr	ip, [sp, #48]	; 0x30
   2484c:	cmp	ip, #0
   24850:	beq	24870 <policydb_user_cache@@Base+0x3f54>
   24854:	ldr	r3, [sp, #48]	; 0x30
   24858:	str	r4, [r3, #244]	; 0xf4
   2485c:	ldr	r8, [sp, #52]	; 0x34
   24860:	str	r4, [sp, #48]	; 0x30
   24864:	sub	r8, r8, #1
   24868:	str	r8, [sp, #52]	; 0x34
   2486c:	b	24478 <policydb_user_cache@@Base+0x3b5c>
   24870:	ldr	r3, [pc, #184]	; 24930 <policydb_user_cache@@Base+0x4014>
   24874:	movw	r2, #3666	; 0xe52
   24878:	ldr	r0, [pc, #180]	; 24934 <policydb_user_cache@@Base+0x4018>
   2487c:	ldr	r1, [pc, #180]	; 24938 <policydb_user_cache@@Base+0x401c>
   24880:	add	r3, pc, r3
   24884:	add	r0, pc, r0
   24888:	add	r3, r3, #244	; 0xf4
   2488c:	add	r1, pc, r1
   24890:	bl	10e70 <__assert_fail@plt>
   24894:	ldrdeq	r5, [r3], -r4
   24898:	strheq	r0, [r0], -ip
   2489c:	andeq	r1, r2, r8, asr r4
   248a0:			; <UNDEFINED> instruction: 0x0001f7bc
   248a4:	andeq	r1, r2, r8, ror #16
   248a8:	andeq	r1, r2, r4, asr #7
   248ac:	andeq	pc, r1, r4, lsr r7	; <UNPREDICTABLE>
   248b0:	andeq	r1, r2, r8, lsr r8
   248b4:	andeq	r1, r2, r4, lsl #17
   248b8:	andeq	r1, r2, r0, asr #4
   248bc:			; <UNDEFINED> instruction: 0x0001f5b0
   248c0:	andeq	r1, r2, r4, asr r8
   248c4:	strheq	r0, [r0], -r4
   248c8:	muleq	r2, r8, r1
   248cc:	andeq	pc, r1, r4, lsl #10
   248d0:	muleq	r2, r0, r6
   248d4:	andeq	r1, r2, r4, lsr r1
   248d8:	andeq	pc, r1, r4, lsr #9
   248dc:	andeq	r1, r2, r4, asr #11
   248e0:	andeq	r1, r2, r8, asr #1
   248e4:	andeq	pc, r1, r8, lsr r4	; <UNPREDICTABLE>
   248e8:	andeq	r1, r2, ip, lsl r6
   248ec:	andeq	r1, r2, ip, rrx
   248f0:	ldrdeq	pc, [r1], -r8
   248f4:	andeq	r1, r2, ip, lsl #12
   248f8:	andeq	r5, r3, r4, asr r0
   248fc:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   24900:	andeq	pc, r1, r0, asr #4
   24904:	andeq	r1, r2, r0, asr #9
   24908:	andeq	r0, r2, r4, lsl lr
   2490c:	andeq	pc, r1, r0, lsl #3
   24910:	andeq	r1, r2, r8, ror r3
   24914:	ldrdeq	r0, [r2], -ip
   24918:	andeq	lr, r1, ip, asr #30
   2491c:	andeq	r1, r2, r4, lsl r1
   24920:	andeq	r0, r2, r4, lsl #23
   24924:	strdeq	lr, [r1], -r4
   24928:	andeq	r1, r2, ip, asr r0
   2492c:			; <UNDEFINED> instruction: 0x00034ab0
   24930:	andeq	r0, r2, r4, ror r5
   24934:	strdeq	r0, [r2], -r4
   24938:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   2493c:	andeq	r0, r2, ip, ror r2
   24940:	andeq	lr, r1, ip, ror #11
   24944:	andeq	r0, r2, r0, lsr r9
   24948:	andeq	pc, r1, r4, lsr #31
   2494c:	andeq	lr, r1, r4, lsl r3
   24950:	andeq	r0, r2, r0, ror r6
   24954:	andeq	pc, r1, r4, asr #30
   24958:			; <UNDEFINED> instruction: 0x0001e2b4
   2495c:	andeq	r0, r2, r8, lsl r6
   24960:	andeq	pc, r1, r0, lsl lr	; <UNPREDICTABLE>
   24964:	andeq	lr, r1, r0, lsl #3
   24968:	strdeq	r0, [r2], -ip
   2496c:	andeq	r0, r0, ip, asr #1
   24970:	andeq	pc, r1, r4, ror #15
   24974:	andeq	sp, r1, r4, asr fp
   24978:	andeq	pc, r1, ip, ror lr	; <UNPREDICTABLE>
   2497c:	add	r0, sp, #148	; 0x94
   24980:	mov	r1, sl
   24984:	mov	r2, #4
   24988:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   2498c:	cmp	r0, #0
   24990:	blt	245c4 <policydb_user_cache@@Base+0x3ca8>
   24994:	ldr	r8, [sp, #148]	; 0x94
   24998:	mov	r9, #0
   2499c:	mov	r7, r9
   249a0:	cmp	r7, r8
   249a4:	beq	24a88 <policydb_user_cache@@Base+0x416c>
   249a8:	mov	r0, #56	; 0x38
   249ac:	bl	10d44 <malloc@plt>
   249b0:	subs	r6, r0, #0
   249b4:	beq	245c4 <policydb_user_cache@@Base+0x3ca8>
   249b8:	bl	21a9c <policydb_user_cache@@Base+0x1180>
   249bc:	cmp	r9, #0
   249c0:	add	r0, sp, #148	; 0x94
   249c4:	strne	r6, [r9, #52]	; 0x34
   249c8:	streq	r6, [r4, #172]	; 0xac
   249cc:	mov	r1, sl
   249d0:	mov	r2, #4
   249d4:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   249d8:	cmp	r0, #0
   249dc:	blt	245c4 <policydb_user_cache@@Base+0x3ca8>
   249e0:	ldr	r9, [sp, #148]	; 0x94
   249e4:	add	r0, r9, #1
   249e8:	bl	10d44 <malloc@plt>
   249ec:	cmp	r0, #0
   249f0:	str	r0, [r6, #44]	; 0x2c
   249f4:	beq	245c4 <policydb_user_cache@@Base+0x3ca8>
   249f8:	mov	r2, r9
   249fc:	mov	r1, sl
   24a00:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24a04:	subs	r2, r0, #0
   24a08:	bne	245c4 <policydb_user_cache@@Base+0x3ca8>
   24a0c:	ldr	r3, [r6, #44]	; 0x2c
   24a10:	mov	r0, r6
   24a14:	mov	r1, sl
   24a18:	strb	r2, [r3, r9]
   24a1c:	bl	1f64c <policydb_role_cache@@Base+0x168>
   24a20:	cmp	r0, #0
   24a24:	bne	245c4 <policydb_user_cache@@Base+0x3ca8>
   24a28:	add	r0, r6, #20
   24a2c:	mov	r1, sl
   24a30:	bl	1f64c <policydb_role_cache@@Base+0x168>
   24a34:	cmp	r0, #0
   24a38:	bne	245c4 <policydb_user_cache@@Base+0x3ca8>
   24a3c:	add	r0, sp, #148	; 0x94
   24a40:	mov	r1, sl
   24a44:	mov	r2, #8
   24a48:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24a4c:	cmp	r0, #0
   24a50:	blt	245c4 <policydb_user_cache@@Base+0x3ca8>
   24a54:	ldr	r2, [sp, #148]	; 0x94
   24a58:	add	r7, r7, #1
   24a5c:	ldr	r3, [sp, #152]	; 0x98
   24a60:	mov	r9, r6
   24a64:	str	r2, [r6, #40]	; 0x28
   24a68:	str	r3, [r6, #48]	; 0x30
   24a6c:	b	249a0 <policydb_user_cache@@Base+0x4084>
   24a70:	mov	r0, r4
   24a74:	ldr	r6, [sp, #28]
   24a78:	bl	305ac <policydb_user_cache@@Base+0xfc90>
   24a7c:	mov	r0, r5
   24a80:	bl	306f0 <policydb_user_cache@@Base+0xfdd4>
   24a84:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   24a88:	ldr	r3, [fp, #328]	; 0x148
   24a8c:	b	24670 <policydb_user_cache@@Base+0x3d54>
   24a90:	ldr	r3, [fp, #200]	; 0xc8
   24a94:	cmp	r3, #0
   24a98:	streq	r5, [fp, #200]	; 0xc8
   24a9c:	beq	24ab4 <policydb_user_cache@@Base+0x4198>
   24aa0:	ldr	ip, [sp, #64]	; 0x40
   24aa4:	cmp	ip, #0
   24aa8:	beq	25cd4 <policydb_user_cache@@Base+0x53b8>
   24aac:	ldr	r3, [sp, #64]	; 0x40
   24ab0:	str	r5, [r3, #12]
   24ab4:	ldr	r8, [sp, #36]	; 0x24
   24ab8:	str	r5, [sp, #64]	; 0x40
   24abc:	sub	r8, r8, #1
   24ac0:	str	r8, [sp, #36]	; 0x24
   24ac4:	b	24418 <policydb_user_cache@@Base+0x3afc>
   24ac8:	mov	r0, r7
   24acc:	mov	r1, sl
   24ad0:	mov	r2, #4
   24ad4:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24ad8:	cmp	r0, #0
   24adc:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   24ae0:	ldr	r3, [sp, #148]	; 0x94
   24ae4:	mov	r0, r4
   24ae8:	mov	r1, fp
   24aec:	mov	r2, sl
   24af0:	strh	r3, [r0], #36	; 0x24
   24af4:	bl	11318 <__assert_fail@plt+0x4a8>
   24af8:	cmp	r0, #0
   24afc:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   24b00:	add	r9, r9, #1
   24b04:	mov	r5, r4
   24b08:	b	24198 <policydb_user_cache@@Base+0x387c>
   24b0c:	mov	r0, r7
   24b10:	mov	r1, sl
   24b14:	mov	r2, #4
   24b18:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24b1c:	cmp	r0, #0
   24b20:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   24b24:	ldr	r3, [sp, #148]	; 0x94
   24b28:	add	r0, r4, #36	; 0x24
   24b2c:	mov	r1, fp
   24b30:	mov	r2, sl
   24b34:	str	r3, [r4, #108]	; 0x6c
   24b38:	bl	11318 <__assert_fail@plt+0x4a8>
   24b3c:	cmp	r0, #0
   24b40:	beq	24b00 <policydb_user_cache@@Base+0x41e4>
   24b44:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   24b48:	ldr	r3, [sl, #20]
   24b4c:	ldr	r4, [sp, #40]	; 0x28
   24b50:	cmp	r3, #0
   24b54:	ldreq	r3, [pc, #-496]	; 2496c <policydb_user_cache@@Base+0x4050>
   24b58:	ldreq	r3, [r4, r3]
   24b5c:	ldr	ip, [r3, #12]
   24b60:	cmp	ip, #0
   24b64:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   24b68:	ldr	r2, [pc, #-564]	; 2493c <policydb_user_cache@@Base+0x4020>
   24b6c:	mov	lr, #1
   24b70:	ldr	r0, [pc, #-568]	; 24940 <policydb_user_cache@@Base+0x4024>
   24b74:	mov	r1, r3
   24b78:	add	r2, pc, r2
   24b7c:	str	lr, [r3]
   24b80:	add	r0, pc, r0
   24b84:	add	r2, r2, #300	; 0x12c
   24b88:	stmib	r3, {r0, r2}
   24b8c:	ldr	r2, [pc, #-592]	; 24944 <policydb_user_cache@@Base+0x4028>
   24b90:	ldr	r0, [r3, #16]
   24b94:	add	r2, pc, r2
   24b98:	blx	ip
   24b9c:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   24ba0:	ldr	r9, [sp, #28]
   24ba4:	ldr	ip, [sp, #36]	; 0x24
   24ba8:	add	r9, r9, #1
   24bac:	str	r9, [sp, #28]
   24bb0:	add	ip, ip, #4
   24bb4:	str	ip, [sp, #36]	; 0x24
   24bb8:	b	24158 <policydb_user_cache@@Base+0x383c>
   24bbc:	ldr	r9, [sp, #52]	; 0x34
   24bc0:	ldr	r4, [sp, #40]	; 0x28
   24bc4:	mov	r0, r7
   24bc8:	mov	r1, sl
   24bcc:	mov	r2, #4
   24bd0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24bd4:	cmp	r0, #0
   24bd8:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   24bdc:	ldr	r3, [sp, #148]	; 0x94
   24be0:	mov	r5, #0
   24be4:	str	r9, [sp, #52]	; 0x34
   24be8:	str	r5, [sp, #40]	; 0x28
   24bec:	str	r3, [sp, #44]	; 0x2c
   24bf0:	str	r8, [sp, #64]	; 0x40
   24bf4:	str	r4, [sp, #36]	; 0x24
   24bf8:	str	r6, [sp, #32]
   24bfc:	ldr	r8, [sp, #40]	; 0x28
   24c00:	ldr	r9, [sp, #44]	; 0x2c
   24c04:	cmp	r8, r9
   24c08:	beq	25048 <policydb_user_cache@@Base+0x472c>
   24c0c:	mov	r0, r7
   24c10:	mov	r1, sl
   24c14:	mov	r2, #4
   24c18:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24c1c:	cmp	r0, #0
   24c20:	blt	25040 <policydb_user_cache@@Base+0x4724>
   24c24:	mov	r0, #1
   24c28:	mov	r1, #12
   24c2c:	ldr	r8, [sp, #148]	; 0x94
   24c30:	bl	10c84 <calloc@plt>
   24c34:	subs	r4, r0, #0
   24c38:	beq	25040 <policydb_user_cache@@Base+0x4724>
   24c3c:	add	r0, r8, #1
   24c40:	bl	10d44 <malloc@plt>
   24c44:	cmp	r0, #0
   24c48:	str	r0, [r4]
   24c4c:	beq	25030 <policydb_user_cache@@Base+0x4714>
   24c50:	mov	r1, sl
   24c54:	mov	r2, r8
   24c58:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24c5c:	cmp	r0, #0
   24c60:	blt	25018 <policydb_user_cache@@Base+0x46fc>
   24c64:	ldr	r2, [r4]
   24c68:	mov	r9, #0
   24c6c:	mov	r6, #0
   24c70:	strb	r9, [r2, r8]
   24c74:	ldr	r9, [fp, #296]	; 0x128
   24c78:	b	24ca0 <policydb_user_cache@@Base+0x4384>
   24c7c:	ldr	r8, [r4]
   24c80:	ldr	r1, [r9]
   24c84:	mov	r0, r8
   24c88:	bl	10c90 <strcmp@plt>
   24c8c:	cmp	r0, #0
   24c90:	beq	24e78 <policydb_user_cache@@Base+0x455c>
   24c94:	blt	24ca8 <policydb_user_cache@@Base+0x438c>
   24c98:	mov	r6, r9
   24c9c:	ldr	r9, [r9, #8]
   24ca0:	cmp	r9, #0
   24ca4:	bne	24c7c <policydb_user_cache@@Base+0x4360>
   24ca8:	cmp	r6, #0
   24cac:	str	r9, [r4, #8]
   24cb0:	mov	r0, r7
   24cb4:	strne	r4, [r6, #8]
   24cb8:	streq	r4, [fp, #296]	; 0x128
   24cbc:	mov	r1, sl
   24cc0:	mov	r2, #4
   24cc4:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24cc8:	cmp	r0, #0
   24ccc:	blt	25040 <policydb_user_cache@@Base+0x4724>
   24cd0:	ldr	ip, [sp, #148]	; 0x94
   24cd4:	mov	r8, #0
   24cd8:	str	ip, [sp, #48]	; 0x30
   24cdc:	ldr	ip, [sp, #48]	; 0x30
   24ce0:	cmp	r8, ip
   24ce4:	beq	24f98 <policydb_user_cache@@Base+0x467c>
   24ce8:	mov	r0, #1
   24cec:	mov	r1, #120	; 0x78
   24cf0:	bl	10c84 <calloc@plt>
   24cf4:	subs	r5, r0, #0
   24cf8:	beq	24f90 <policydb_user_cache@@Base+0x4674>
   24cfc:	mov	r0, r7
   24d00:	mov	r1, sl
   24d04:	mov	r2, #4
   24d08:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24d0c:	cmp	r0, #0
   24d10:	blt	24f80 <policydb_user_cache@@Base+0x4664>
   24d14:	ldr	r6, [sp, #148]	; 0x94
   24d18:	add	r0, r6, #1
   24d1c:	bl	10d44 <malloc@plt>
   24d20:	cmp	r0, #0
   24d24:	str	r0, [r5]
   24d28:	beq	24f70 <policydb_user_cache@@Base+0x4654>
   24d2c:	mov	r1, sl
   24d30:	mov	r2, r6
   24d34:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24d38:	cmp	r0, #0
   24d3c:	blt	24f60 <policydb_user_cache@@Base+0x4644>
   24d40:	ldr	r3, [r5]
   24d44:	mov	r0, r7
   24d48:	mov	r1, sl
   24d4c:	mov	r2, #4
   24d50:	mov	r9, #0
   24d54:	strb	r9, [r3, r6]
   24d58:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   24d5c:	cmp	r0, #0
   24d60:	blt	24f60 <policydb_user_cache@@Base+0x4644>
   24d64:	ldr	r3, [sp, #148]	; 0x94
   24d68:	add	r9, r5, #36	; 0x24
   24d6c:	mov	r1, fp
   24d70:	mov	r2, sl
   24d74:	mov	r0, r9
   24d78:	str	r9, [sp, #28]
   24d7c:	str	r3, [r5, #32]
   24d80:	bl	11318 <__assert_fail@plt+0x4a8>
   24d84:	cmp	r0, #0
   24d88:	bne	24f58 <policydb_user_cache@@Base+0x463c>
   24d8c:	ldr	r6, [r4, #4]
   24d90:	mov	r9, r0
   24d94:	mov	ip, r4
   24d98:	cmp	r6, #0
   24d9c:	beq	24f3c <policydb_user_cache@@Base+0x4620>
   24da0:	ldr	r3, [r5]
   24da4:	ldr	r4, [r6]
   24da8:	str	ip, [sp, #20]
   24dac:	mov	r0, r3
   24db0:	str	r3, [sp, #16]
   24db4:	mov	r1, r4
   24db8:	bl	10c90 <strcmp@plt>
   24dbc:	ldr	r3, [sp, #16]
   24dc0:	ldr	ip, [sp, #20]
   24dc4:	cmp	r0, #0
   24dc8:	bne	24dec <policydb_user_cache@@Base+0x44d0>
   24dcc:	ldr	r1, [r6, #32]
   24dd0:	cmp	r1, #0
   24dd4:	beq	24fa8 <policydb_user_cache@@Base+0x468c>
   24dd8:	ldr	r2, [r5, #32]
   24ddc:	cmp	r2, #0
   24de0:	beq	24fa8 <policydb_user_cache@@Base+0x468c>
   24de4:	cmp	r1, r2
   24de8:	beq	24fa8 <policydb_user_cache@@Base+0x468c>
   24dec:	mov	r0, r3
   24df0:	str	ip, [sp, #20]
   24df4:	bl	10d98 <strlen@plt>
   24df8:	mov	r3, r0
   24dfc:	mov	r0, r4
   24e00:	str	r3, [sp, #16]
   24e04:	bl	10d98 <strlen@plt>
   24e08:	ldr	r3, [sp, #16]
   24e0c:	ldr	ip, [sp, #20]
   24e10:	cmp	r3, r0
   24e14:	bhi	24f3c <policydb_user_cache@@Base+0x4620>
   24e18:	mov	r9, r6
   24e1c:	ldr	r6, [r6, #116]	; 0x74
   24e20:	b	24d98 <policydb_user_cache@@Base+0x447c>
   24e24:	ldr	r3, [sl, #20]
   24e28:	cmp	r3, #0
   24e2c:	ldreq	r3, [pc, #-1224]	; 2496c <policydb_user_cache@@Base+0x4050>
   24e30:	ldreq	r3, [r4, r3]
   24e34:	ldr	ip, [r3, #12]
   24e38:	cmp	ip, #0
   24e3c:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   24e40:	ldr	r2, [pc, #-1280]	; 24948 <policydb_user_cache@@Base+0x402c>
   24e44:	mov	lr, #1
   24e48:	ldr	r0, [pc, #-1284]	; 2494c <policydb_user_cache@@Base+0x4030>
   24e4c:	mov	r1, r3
   24e50:	add	r2, pc, r2
   24e54:	str	lr, [r3]
   24e58:	add	r0, pc, r0
   24e5c:	add	r2, r2, #320	; 0x140
   24e60:	stmib	r3, {r0, r2}
   24e64:	ldr	r2, [pc, #-1308]	; 24950 <policydb_user_cache@@Base+0x4034>
   24e68:	ldr	r0, [r3, #16]
   24e6c:	add	r2, pc, r2
   24e70:	blx	ip
   24e74:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   24e78:	ldr	r2, [sl, #20]
   24e7c:	mov	r9, r4
   24e80:	ldr	r6, [sp, #32]
   24e84:	cmp	r2, #0
   24e88:	ldr	r4, [sp, #36]	; 0x24
   24e8c:	ldreq	r3, [pc, #-1320]	; 2496c <policydb_user_cache@@Base+0x4050>
   24e90:	ldreq	r2, [r4, r3]
   24e94:	ldr	ip, [r2, #12]
   24e98:	cmp	ip, #0
   24e9c:	beq	24edc <policydb_user_cache@@Base+0x45c0>
   24ea0:	ldr	r4, [pc, #-1364]	; 24954 <policydb_user_cache@@Base+0x4038>
   24ea4:	mov	lr, #1
   24ea8:	ldr	r7, [pc, #-1368]	; 24958 <policydb_user_cache@@Base+0x403c>
   24eac:	mov	r1, r2
   24eb0:	add	r4, pc, r4
   24eb4:	ldr	r0, [r2, #16]
   24eb8:	add	r7, pc, r7
   24ebc:	add	r4, r4, #336	; 0x150
   24ec0:	str	r7, [r2, #4]
   24ec4:	mov	r3, r8
   24ec8:	str	r4, [r2, #8]
   24ecc:	str	lr, [r2]
   24ed0:	ldr	r2, [pc, #-1404]	; 2495c <policydb_user_cache@@Base+0x4040>
   24ed4:	add	r2, pc, r2
   24ed8:	blx	ip
   24edc:	ldr	r0, [r9]
   24ee0:	bl	10ca8 <free@plt>
   24ee4:	mov	r0, r9
   24ee8:	bl	10ca8 <free@plt>
   24eec:	cmp	r5, #0
   24ef0:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   24ef4:	add	ip, r5, #36	; 0x24
   24ef8:	str	ip, [sp, #28]
   24efc:	mov	r4, #0
   24f00:	ldr	r0, [sp, #28]
   24f04:	str	r4, [r5, #44]	; 0x2c
   24f08:	str	r4, [r5, #40]	; 0x28
   24f0c:	str	r4, [r5, #36]	; 0x24
   24f10:	bl	20868 <policydb_role_cache@@Base+0x1384>
   24f14:	mov	r0, r5
   24f18:	str	r4, [r5, #80]	; 0x50
   24f1c:	str	r4, [r5, #76]	; 0x4c
   24f20:	str	r4, [r0, #72]!	; 0x48
   24f24:	bl	20868 <policydb_role_cache@@Base+0x1384>
   24f28:	ldr	r0, [r5]
   24f2c:	bl	10ca8 <free@plt>
   24f30:	mov	r0, r5
   24f34:	bl	10ca8 <free@plt>
   24f38:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   24f3c:	cmp	r9, #0
   24f40:	str	r6, [r5, #116]	; 0x74
   24f44:	mov	r4, ip
   24f48:	strne	r5, [r9, #116]	; 0x74
   24f4c:	streq	r5, [ip, #4]
   24f50:	add	r8, r8, #1
   24f54:	b	24cdc <policydb_user_cache@@Base+0x43c0>
   24f58:	ldr	r6, [sp, #32]
   24f5c:	b	24efc <policydb_user_cache@@Base+0x45e0>
   24f60:	add	ip, r5, #36	; 0x24
   24f64:	ldr	r6, [sp, #32]
   24f68:	str	ip, [sp, #28]
   24f6c:	b	24efc <policydb_user_cache@@Base+0x45e0>
   24f70:	add	r9, r5, #36	; 0x24
   24f74:	ldr	r6, [sp, #32]
   24f78:	str	r9, [sp, #28]
   24f7c:	b	24efc <policydb_user_cache@@Base+0x45e0>
   24f80:	add	r8, r5, #36	; 0x24
   24f84:	ldr	r6, [sp, #32]
   24f88:	str	r8, [sp, #28]
   24f8c:	b	24efc <policydb_user_cache@@Base+0x45e0>
   24f90:	ldr	r6, [sp, #32]
   24f94:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   24f98:	ldr	r3, [sp, #40]	; 0x28
   24f9c:	add	r3, r3, #1
   24fa0:	str	r3, [sp, #40]	; 0x28
   24fa4:	b	24bfc <policydb_user_cache@@Base+0x42e0>
   24fa8:	ldr	r0, [sl, #20]
   24fac:	mov	r9, ip
   24fb0:	ldr	r4, [sp, #36]	; 0x24
   24fb4:	mov	ip, r6
   24fb8:	cmp	r0, #0
   24fbc:	ldr	r6, [sp, #32]
   24fc0:	ldreq	r3, [pc, #-1628]	; 2496c <policydb_user_cache@@Base+0x4050>
   24fc4:	ldreq	r0, [r4, r3]
   24fc8:	ldr	r4, [r0, #12]
   24fcc:	cmp	r4, #0
   24fd0:	beq	24efc <policydb_user_cache@@Base+0x45e0>
   24fd4:	ldr	r3, [pc, #-1660]	; 24960 <policydb_user_cache@@Base+0x4044>
   24fd8:	mov	lr, #1
   24fdc:	ldr	r2, [pc, #-1664]	; 24964 <policydb_user_cache@@Base+0x4048>
   24fe0:	mov	r1, r0
   24fe4:	add	r3, pc, r3
   24fe8:	str	lr, [r0]
   24fec:	add	r2, pc, r2
   24ff0:	add	r3, r3, #336	; 0x150
   24ff4:	stmib	r0, {r2, r3}
   24ff8:	ldr	r3, [ip]
   24ffc:	ldr	r2, [pc, #-1692]	; 24968 <policydb_user_cache@@Base+0x404c>
   25000:	str	r3, [sp]
   25004:	add	r2, pc, r2
   25008:	ldr	r3, [r9]
   2500c:	ldr	r0, [r0, #16]
   25010:	blx	r4
   25014:	b	24efc <policydb_user_cache@@Base+0x45e0>
   25018:	ldr	r0, [r4]
   2501c:	ldr	r6, [sp, #32]
   25020:	bl	10ca8 <free@plt>
   25024:	mov	r0, r4
   25028:	bl	10ca8 <free@plt>
   2502c:	b	24eec <policydb_user_cache@@Base+0x45d0>
   25030:	mov	r0, r4
   25034:	ldr	r6, [sp, #32]
   25038:	bl	10ca8 <free@plt>
   2503c:	b	24eec <policydb_user_cache@@Base+0x45d0>
   25040:	ldr	r6, [sp, #32]
   25044:	b	24eec <policydb_user_cache@@Base+0x45d0>
   25048:	ldr	r3, [fp]
   2504c:	ldr	r9, [sp, #52]	; 0x34
   25050:	cmp	r3, #0
   25054:	ldr	r8, [sp, #64]	; 0x40
   25058:	ldr	r6, [sp, #32]
   2505c:	bne	25880 <policydb_user_cache@@Base+0x4f64>
   25060:	ldr	r5, [fp, #328]	; 0x148
   25064:	cmp	r5, #18
   25068:	bls	256ac <policydb_user_cache@@Base+0x4d90>
   2506c:	cmp	r5, #20
   25070:	movls	r5, #0
   25074:	movhi	r5, #1
   25078:	str	r5, [sp, #32]
   2507c:	mov	r0, r7
   25080:	mov	r1, sl
   25084:	mov	r2, #4
   25088:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   2508c:	cmp	r0, #0
   25090:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   25094:	ldr	ip, [sp, #148]	; 0x94
   25098:	mov	r4, #0
   2509c:	mov	r3, r4
   250a0:	str	ip, [sp, #28]
   250a4:	b	25124 <policydb_user_cache@@Base+0x4808>
   250a8:	mov	r0, #1
   250ac:	mov	r1, #40	; 0x28
   250b0:	str	r3, [sp, #16]
   250b4:	bl	10c84 <calloc@plt>
   250b8:	ldr	r3, [sp, #16]
   250bc:	subs	r5, r0, #0
   250c0:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   250c4:	cmp	r3, #0
   250c8:	mov	r0, r7
   250cc:	strne	r5, [r3, #36]	; 0x24
   250d0:	mov	r1, sl
   250d4:	streq	r5, [fp, #300]	; 0x12c
   250d8:	mov	r2, #8
   250dc:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   250e0:	cmp	r0, #0
   250e4:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   250e8:	ldr	r3, [sp, #32]
   250ec:	ldr	r2, [sp, #148]	; 0x94
   250f0:	cmp	r3, #0
   250f4:	ldr	r3, [sp, #152]	; 0x98
   250f8:	moveq	ip, #2
   250fc:	streq	ip, [r5, #8]
   25100:	stm	r5, {r2, r3}
   25104:	bne	25660 <policydb_user_cache@@Base+0x4d44>
   25108:	add	r0, r5, #12
   2510c:	mov	r1, sl
   25110:	bl	1f8f8 <policydb_role_cache@@Base+0x414>
   25114:	cmp	r0, #0
   25118:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   2511c:	add	r4, r4, #1
   25120:	mov	r3, r5
   25124:	ldr	ip, [sp, #28]
   25128:	cmp	r4, ip
   2512c:	bne	250a8 <policydb_user_cache@@Base+0x478c>
   25130:	ldr	r3, [fp]
   25134:	cmp	r3, #0
   25138:	ldrne	r5, [fp, #300]	; 0x12c
   2513c:	movne	r7, #0
   25140:	beq	256ac <policydb_user_cache@@Base+0x4d90>
   25144:	cmp	r5, #0
   25148:	beq	258a0 <policydb_user_cache@@Base+0x4f84>
   2514c:	mov	r0, #68	; 0x44
   25150:	bl	10d44 <malloc@plt>
   25154:	subs	r4, r0, #0
   25158:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   2515c:	bl	21b74 <policydb_user_cache@@Base+0x1258>
   25160:	cmp	r7, #0
   25164:	ldr	r1, [r5]
   25168:	mov	r0, r4
   2516c:	ldreq	r3, [fp, #200]	; 0xc8
   25170:	mov	r2, #1
   25174:	strne	r4, [r7, #64]	; 0x40
   25178:	sub	r1, r1, #1
   2517c:	ldreq	r3, [r3, #4]
   25180:	streq	r4, [r3, #24]
   25184:	bl	13c24 <__assert_fail@plt+0x2db4>
   25188:	cmp	r0, #0
   2518c:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   25190:	ldr	r1, [r5, #4]
   25194:	add	r0, r4, #20
   25198:	mov	r2, #1
   2519c:	sub	r1, r1, #1
   251a0:	bl	13c24 <__assert_fail@plt+0x2db4>
   251a4:	cmp	r0, #0
   251a8:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   251ac:	ldr	r1, [r5, #8]
   251b0:	add	r0, r4, #40	; 0x28
   251b4:	mov	r2, #1
   251b8:	sub	r1, r1, #1
   251bc:	bl	13c24 <__assert_fail@plt+0x2db4>
   251c0:	cmp	r0, #0
   251c4:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   251c8:	add	r0, r5, #12
   251cc:	add	r1, r4, #48	; 0x30
   251d0:	bl	1fd2c <policydb_role_cache@@Base+0x848>
   251d4:	cmp	r0, #0
   251d8:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   251dc:	ldr	r5, [r5, #36]	; 0x24
   251e0:	mov	r7, r4
   251e4:	b	25144 <policydb_user_cache@@Base+0x4828>
   251e8:	add	r7, sp, #148	; 0x94
   251ec:	str	fp, [sp, #36]	; 0x24
   251f0:	str	r8, [sp, #28]
   251f4:	str	r9, [sp, #48]	; 0x30
   251f8:	str	r4, [sp, #40]	; 0x28
   251fc:	ldr	r9, [sp, #32]
   25200:	ldr	ip, [sp, #28]
   25204:	ldr	r3, [r9, #12]
   25208:	cmp	ip, r3
   2520c:	bcs	25654 <policydb_user_cache@@Base+0x4d38>
   25210:	mov	r0, r7
   25214:	mov	r1, sl
   25218:	mov	r2, #4
   2521c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25220:	cmp	r0, #0
   25224:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   25228:	ldr	r9, [sp, #148]	; 0x94
   2522c:	mov	r3, #0
   25230:	mov	r5, r3
   25234:	str	r9, [sp, #44]	; 0x2c
   25238:	mov	r9, r3
   2523c:	ldr	r3, [sp, #44]	; 0x2c
   25240:	cmp	r9, r3
   25244:	beq	25638 <policydb_user_cache@@Base+0x4d1c>
   25248:	mov	r0, #1
   2524c:	mov	r1, #120	; 0x78
   25250:	bl	10c84 <calloc@plt>
   25254:	subs	r4, r0, #0
   25258:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   2525c:	cmp	r5, #0
   25260:	ldr	r3, [sp, #28]
   25264:	strne	r4, [r5, #116]	; 0x74
   25268:	ldreq	ip, [sp, #36]	; 0x24
   2526c:	streq	r4, [ip, #260]	; 0x104
   25270:	cmp	r3, #8
   25274:	addls	pc, pc, r3, lsl #2
   25278:	b	255e0 <policydb_user_cache@@Base+0x4cc4>
   2527c:	b	255a4 <policydb_user_cache@@Base+0x4c88>
   25280:	b	25518 <policydb_user_cache@@Base+0x4bfc>
   25284:	b	254cc <policydb_user_cache@@Base+0x4bb0>
   25288:	b	25518 <policydb_user_cache@@Base+0x4bfc>
   2528c:	b	25488 <policydb_user_cache@@Base+0x4b6c>
   25290:	b	25414 <policydb_user_cache@@Base+0x4af8>
   25294:	b	253a0 <policydb_user_cache@@Base+0x4a84>
   25298:	b	25340 <policydb_user_cache@@Base+0x4a24>
   2529c:	b	252b8 <policydb_user_cache@@Base+0x499c>
   252a0:	add	r0, fp, #252	; 0xfc
   252a4:	mov	r1, sl
   252a8:	bl	23204 <policydb_user_cache@@Base+0x28e8>
   252ac:	cmp	r0, #0
   252b0:	beq	240f0 <policydb_user_cache@@Base+0x37d4>
   252b4:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   252b8:	mov	r0, r7
   252bc:	mov	r1, sl
   252c0:	mov	r2, #8
   252c4:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   252c8:	cmp	r0, #0
   252cc:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   252d0:	ldr	r5, [sp, #148]	; 0x94
   252d4:	sub	r3, r5, #1
   252d8:	cmp	r3, #62	; 0x3e
   252dc:	bhi	239d8 <policydb_user_cache@@Base+0x30bc>
   252e0:	add	r0, r5, #1
   252e4:	bl	10d44 <malloc@plt>
   252e8:	cmp	r0, #0
   252ec:	str	r0, [r4]
   252f0:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   252f4:	mov	r1, sl
   252f8:	mov	r2, r5
   252fc:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25300:	cmp	r0, #0
   25304:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   25308:	ldr	r3, [r4]
   2530c:	mov	ip, #0
   25310:	add	r0, r4, #36	; 0x24
   25314:	mov	r1, fp
   25318:	mov	r2, sl
   2531c:	strb	ip, [r3, r5]
   25320:	ldr	r3, [sp, #152]	; 0x98
   25324:	strb	r3, [r4, #4]
   25328:	bl	11318 <__assert_fail@plt+0x4a8>
   2532c:	cmp	r0, #0
   25330:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   25334:	add	r9, r9, #1
   25338:	mov	r5, r4
   2533c:	b	2523c <policydb_user_cache@@Base+0x4920>
   25340:	mov	r0, r7
   25344:	mov	r1, sl
   25348:	mov	r2, #16
   2534c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25350:	cmp	r0, #0
   25354:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   25358:	ldr	r2, [sp, #156]	; 0x9c
   2535c:	movw	r1, #65535	; 0xffff
   25360:	cmp	r2, r1
   25364:	bhi	239d8 <policydb_user_cache@@Base+0x30bc>
   25368:	ldr	r3, [sp, #160]	; 0xa0
   2536c:	cmp	r3, r1
   25370:	bhi	239d8 <policydb_user_cache@@Base+0x30bc>
   25374:	ldm	r7, {r0, r1}
   25378:	strh	r2, [r4, #8]
   2537c:	mov	r2, sl
   25380:	strh	r3, [r4, #10]
   25384:	stm	r4, {r0, r1}
   25388:	add	r0, r4, #36	; 0x24
   2538c:	mov	r1, fp
   25390:	bl	11318 <__assert_fail@plt+0x4a8>
   25394:	cmp	r0, #0
   25398:	beq	25334 <policydb_user_cache@@Base+0x4a18>
   2539c:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   253a0:	mov	r0, r7
   253a4:	mov	r1, sl
   253a8:	mov	r2, #32
   253ac:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   253b0:	cmp	r0, #0
   253b4:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   253b8:	ldr	r2, [sp, #148]	; 0x94
   253bc:	add	r0, r4, #36	; 0x24
   253c0:	ldr	r3, [sp, #152]	; 0x98
   253c4:	mov	r1, fp
   253c8:	ldr	ip, [sp, #156]	; 0x9c
   253cc:	str	r2, [r4]
   253d0:	str	r3, [r4, #4]
   253d4:	ldr	r2, [sp, #160]	; 0xa0
   253d8:	ldr	r3, [sp, #164]	; 0xa4
   253dc:	str	ip, [r4, #8]
   253e0:	str	r2, [r4, #12]
   253e4:	ldr	ip, [sp, #168]	; 0xa8
   253e8:	ldr	r2, [sp, #172]	; 0xac
   253ec:	str	r3, [r4, #16]
   253f0:	ldr	r3, [sp, #176]	; 0xb0
   253f4:	str	r2, [r4, #24]
   253f8:	mov	r2, sl
   253fc:	str	ip, [r4, #20]
   25400:	str	r3, [r4, #28]
   25404:	bl	11318 <__assert_fail@plt+0x4a8>
   25408:	cmp	r0, #0
   2540c:	beq	25334 <policydb_user_cache@@Base+0x4a18>
   25410:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   25414:	mov	r0, r7
   25418:	mov	r1, sl
   2541c:	mov	r2, #8
   25420:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25424:	cmp	r0, #0
   25428:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   2542c:	ldr	r3, [sp, #148]	; 0x94
   25430:	ldr	r5, [sp, #152]	; 0x98
   25434:	str	r3, [r4, #32]
   25438:	add	r0, r5, #1
   2543c:	bl	10d44 <malloc@plt>
   25440:	cmp	r0, #0
   25444:	str	r0, [r4]
   25448:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   2544c:	mov	r1, sl
   25450:	mov	r2, r5
   25454:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25458:	cmp	r0, #0
   2545c:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   25460:	mov	r0, r4
   25464:	mov	ip, #0
   25468:	ldr	r3, [r0], #36	; 0x24
   2546c:	mov	r1, fp
   25470:	mov	r2, sl
   25474:	strb	ip, [r3, r5]
   25478:	bl	11318 <__assert_fail@plt+0x4a8>
   2547c:	cmp	r0, #0
   25480:	beq	25334 <policydb_user_cache@@Base+0x4a18>
   25484:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   25488:	mov	r0, r7
   2548c:	mov	r1, sl
   25490:	mov	r2, #8
   25494:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25498:	cmp	r0, #0
   2549c:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   254a0:	ldr	r2, [sp, #148]	; 0x94
   254a4:	add	r0, r4, #36	; 0x24
   254a8:	ldr	r3, [sp, #152]	; 0x98
   254ac:	mov	r1, fp
   254b0:	str	r2, [r4]
   254b4:	mov	r2, sl
   254b8:	str	r3, [r4, #4]
   254bc:	bl	11318 <__assert_fail@plt+0x4a8>
   254c0:	cmp	r0, #0
   254c4:	beq	25334 <policydb_user_cache@@Base+0x4a18>
   254c8:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   254cc:	mov	r0, r7
   254d0:	mov	r1, sl
   254d4:	mov	r2, #12
   254d8:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   254dc:	cmp	r0, #0
   254e0:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   254e4:	ldr	r2, [sp, #152]	; 0x98
   254e8:	add	r0, r4, #36	; 0x24
   254ec:	ldr	ip, [sp, #148]	; 0x94
   254f0:	mov	r1, fp
   254f4:	ldr	r3, [sp, #156]	; 0x9c
   254f8:	strh	r2, [r4, #2]
   254fc:	mov	r2, sl
   25500:	strb	ip, [r4]
   25504:	strh	r3, [r4, #4]
   25508:	bl	11318 <__assert_fail@plt+0x4a8>
   2550c:	cmp	r0, #0
   25510:	beq	25334 <policydb_user_cache@@Base+0x4a18>
   25514:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   25518:	mov	r0, r7
   2551c:	mov	r1, sl
   25520:	mov	r2, #4
   25524:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25528:	cmp	r0, #0
   2552c:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   25530:	ldr	r5, [sp, #148]	; 0x94
   25534:	cmp	r5, #63	; 0x3f
   25538:	bhi	239d8 <policydb_user_cache@@Base+0x30bc>
   2553c:	add	r0, r5, #1
   25540:	bl	10d44 <malloc@plt>
   25544:	cmp	r0, #0
   25548:	str	r0, [r4]
   2554c:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   25550:	mov	r1, sl
   25554:	mov	r2, r5
   25558:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   2555c:	cmp	r0, #0
   25560:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   25564:	mov	r0, r4
   25568:	mov	ip, #0
   2556c:	ldr	r3, [r0], #36	; 0x24
   25570:	mov	r1, fp
   25574:	mov	r2, sl
   25578:	strb	ip, [r3, r5]
   2557c:	bl	11318 <__assert_fail@plt+0x4a8>
   25580:	cmp	r0, #0
   25584:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   25588:	add	r0, r4, #72	; 0x48
   2558c:	mov	r1, fp
   25590:	mov	r2, sl
   25594:	bl	11318 <__assert_fail@plt+0x4a8>
   25598:	cmp	r0, #0
   2559c:	beq	25334 <policydb_user_cache@@Base+0x4a18>
   255a0:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   255a4:	mov	r0, r7
   255a8:	mov	r1, sl
   255ac:	mov	r2, #4
   255b0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   255b4:	cmp	r0, #0
   255b8:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   255bc:	ldr	r3, [sp, #148]	; 0x94
   255c0:	add	r0, r4, #36	; 0x24
   255c4:	mov	r1, fp
   255c8:	mov	r2, sl
   255cc:	str	r3, [r4, #108]	; 0x6c
   255d0:	bl	11318 <__assert_fail@plt+0x4a8>
   255d4:	cmp	r0, #0
   255d8:	beq	25334 <policydb_user_cache@@Base+0x4a18>
   255dc:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   255e0:	ldr	r3, [sl, #20]
   255e4:	ldr	r4, [sp, #40]	; 0x28
   255e8:	cmp	r3, #0
   255ec:	ldreq	r3, [pc, #-3208]	; 2496c <policydb_user_cache@@Base+0x4050>
   255f0:	ldreq	r3, [r4, r3]
   255f4:	ldr	ip, [r3, #12]
   255f8:	cmp	ip, #0
   255fc:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   25600:	ldr	r2, [pc, #-3224]	; 24970 <policydb_user_cache@@Base+0x4054>
   25604:	mov	lr, #1
   25608:	ldr	r0, [pc, #-3228]	; 24974 <policydb_user_cache@@Base+0x4058>
   2560c:	mov	r1, r3
   25610:	add	r2, pc, r2
   25614:	str	lr, [r3]
   25618:	add	r0, pc, r0
   2561c:	add	r2, r2, #276	; 0x114
   25620:	stmib	r3, {r0, r2}
   25624:	ldr	r2, [pc, #-3252]	; 24978 <policydb_user_cache@@Base+0x405c>
   25628:	ldr	r0, [r3, #16]
   2562c:	add	r2, pc, r2
   25630:	blx	ip
   25634:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   25638:	ldr	r9, [sp, #28]
   2563c:	ldr	ip, [sp, #36]	; 0x24
   25640:	add	r9, r9, #1
   25644:	str	r9, [sp, #28]
   25648:	add	ip, ip, #4
   2564c:	str	ip, [sp, #36]	; 0x24
   25650:	b	251fc <policydb_user_cache@@Base+0x48e0>
   25654:	ldr	r9, [sp, #48]	; 0x30
   25658:	ldr	r4, [sp, #40]	; 0x28
   2565c:	b	24bc4 <policydb_user_cache@@Base+0x42a8>
   25660:	mov	r0, r7
   25664:	mov	r1, sl
   25668:	mov	r2, #4
   2566c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25670:	cmp	r0, #0
   25674:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   25678:	ldr	r3, [sp, #148]	; 0x94
   2567c:	str	r3, [r5, #8]
   25680:	b	25108 <policydb_user_cache@@Base+0x47ec>
   25684:	cmp	r4, #0
   25688:	beq	256a4 <policydb_user_cache@@Base+0x4d88>
   2568c:	add	r0, r4, #16
   25690:	bl	14040 <__assert_fail@plt+0x31d0>
   25694:	add	r0, r4, #28
   25698:	bl	14040 <__assert_fail@plt+0x31d0>
   2569c:	mov	r0, r4
   256a0:	bl	10ca8 <free@plt>
   256a4:	mov	r3, #0
   256a8:	str	r3, [fp, #300]	; 0x12c
   256ac:	cmp	r9, #0
   256b0:	bne	239dc <policydb_user_cache@@Base+0x30c0>
   256b4:	ldr	r5, [fp, #52]	; 0x34
   256b8:	lsl	r5, r5, #3
   256bc:	mov	r0, r5
   256c0:	bl	10d44 <malloc@plt>
   256c4:	mov	r4, r0
   256c8:	mov	r0, r5
   256cc:	str	r4, [fp, #304]	; 0x130
   256d0:	bl	10d44 <malloc@plt>
   256d4:	cmp	r4, #0
   256d8:	str	r0, [fp, #308]	; 0x134
   256dc:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   256e0:	cmp	r0, #0
   256e4:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   256e8:	mov	r4, r9
   256ec:	b	25720 <policydb_user_cache@@Base+0x4e04>
   256f0:	ldr	r0, [fp, #304]	; 0x130
   256f4:	lsl	r5, r4, #3
   256f8:	mov	r1, #0
   256fc:	mov	r2, #8
   25700:	add	r0, r0, r5
   25704:	add	r4, r4, #1
   25708:	bl	10de0 <memset@plt>
   2570c:	ldr	r0, [fp, #308]	; 0x134
   25710:	mov	r1, #0
   25714:	mov	r2, #8
   25718:	add	r0, r0, r5
   2571c:	bl	10de0 <memset@plt>
   25720:	ldr	r3, [fp, #52]	; 0x34
   25724:	cmp	r4, r3
   25728:	bcc	256f0 <policydb_user_cache@@Base+0x4dd4>
   2572c:	mov	r4, #0
   25730:	b	2578c <policydb_user_cache@@Base+0x4e70>
   25734:	add	r0, r0, r9
   25738:	mov	r1, r4
   2573c:	mov	r2, #1
   25740:	bl	13c24 <__assert_fail@plt+0x2db4>
   25744:	cmp	r0, #0
   25748:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   2574c:	ldr	r3, [fp, #132]	; 0x84
   25750:	ldr	r3, [r3, r4, lsl #2]
   25754:	cmp	r3, #0
   25758:	beq	25784 <policydb_user_cache@@Base+0x4e68>
   2575c:	ldr	r3, [r3, #8]
   25760:	cmp	r3, #1
   25764:	beq	25784 <policydb_user_cache@@Base+0x4e68>
   25768:	ldr	r0, [fp, #308]	; 0x134
   2576c:	mov	r1, r4
   25770:	mov	r2, #1
   25774:	add	r0, r0, r9
   25778:	bl	13c24 <__assert_fail@plt+0x2db4>
   2577c:	cmp	r0, #0
   25780:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   25784:	ldr	r3, [fp, #52]	; 0x34
   25788:	add	r4, r4, #1
   2578c:	cmp	r4, r3
   25790:	bcs	239dc <policydb_user_cache@@Base+0x30c0>
   25794:	ldr	r3, [sp, #24]
   25798:	lsl	r9, r4, #3
   2579c:	ldr	r0, [fp, #304]	; 0x130
   257a0:	cmp	r3, #19
   257a4:	bls	25734 <policydb_user_cache@@Base+0x4e18>
   257a8:	mov	r1, sl
   257ac:	add	r0, r0, r9
   257b0:	bl	14484 <__assert_fail@plt+0x3614>
   257b4:	cmp	r0, #0
   257b8:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   257bc:	ldr	r0, [fp, #304]	; 0x130
   257c0:	str	r8, [sp, #28]
   257c4:	str	r9, [sp, #32]
   257c8:	ldr	r7, [r0, r4, lsl #3]
   257cc:	cmp	r7, #0
   257d0:	ldrne	r5, [r7]
   257d4:	moveq	r5, r7
   257d8:	ldr	ip, [sp, #32]
   257dc:	add	r3, r0, ip
   257e0:	ldr	r3, [r3, #4]
   257e4:	cmp	r5, r3
   257e8:	bcs	258f4 <policydb_user_cache@@Base+0x4fd8>
   257ec:	ldr	r1, [r7]
   257f0:	ldr	ip, [r7, #8]
   257f4:	rsb	r3, r1, r5
   257f8:	ldr	r8, [r7, #12]
   257fc:	rsb	lr, r3, #32
   25800:	lsr	ip, ip, r3
   25804:	str	ip, [sp, #56]	; 0x38
   25808:	ldr	r9, [sp, #56]	; 0x38
   2580c:	sub	ip, r3, #32
   25810:	orr	lr, r9, r8, lsl lr
   25814:	mov	r9, #0
   25818:	orr	ip, lr, r8, lsr ip
   2581c:	lsr	r8, r8, r3
   25820:	str	ip, [sp, #56]	; 0x38
   25824:	str	r8, [sp, #60]	; 0x3c
   25828:	mov	r8, #1
   2582c:	ldrd	r2, [sp, #56]	; 0x38
   25830:	and	r2, r2, r8
   25834:	and	r3, r3, r9
   25838:	orrs	r9, r2, r3
   2583c:	beq	2586c <policydb_user_cache@@Base+0x4f50>
   25840:	cmp	r4, r5
   25844:	beq	2586c <policydb_user_cache@@Base+0x4f50>
   25848:	ldr	r0, [fp, #308]	; 0x134
   2584c:	mov	r1, r4
   25850:	mov	r2, #1
   25854:	add	r0, r0, r5, lsl #3
   25858:	bl	13c24 <__assert_fail@plt+0x2db4>
   2585c:	cmp	r0, #0
   25860:	bne	239d8 <policydb_user_cache@@Base+0x30bc>
   25864:	ldr	r0, [fp, #304]	; 0x130
   25868:	ldr	r1, [r7]
   2586c:	add	r1, r1, #63	; 0x3f
   25870:	cmp	r5, r1
   25874:	beq	258dc <policydb_user_cache@@Base+0x4fc0>
   25878:	add	r5, r5, #1
   2587c:	b	257d8 <policydb_user_cache@@Base+0x4ebc>
   25880:	cmp	r3, #1
   25884:	bne	256ac <policydb_user_cache@@Base+0x4d90>
   25888:	ldr	r3, [fp, #328]	; 0x148
   2588c:	cmp	r3, #5
   25890:	bne	256ac <policydb_user_cache@@Base+0x4d90>
   25894:	mov	r3, #0
   25898:	str	r3, [sp, #32]
   2589c:	b	2507c <policydb_user_cache@@Base+0x4760>
   258a0:	mov	r4, r5
   258a4:	ldr	r5, [fp, #300]	; 0x12c
   258a8:	cmp	r5, #0
   258ac:	beq	25684 <policydb_user_cache@@Base+0x4d68>
   258b0:	cmp	r4, #0
   258b4:	beq	258d0 <policydb_user_cache@@Base+0x4fb4>
   258b8:	add	r0, r4, #16
   258bc:	bl	14040 <__assert_fail@plt+0x31d0>
   258c0:	add	r0, r4, #28
   258c4:	bl	14040 <__assert_fail@plt+0x31d0>
   258c8:	mov	r0, r4
   258cc:	bl	10ca8 <free@plt>
   258d0:	mov	r4, r5
   258d4:	ldr	r5, [r5, #36]	; 0x24
   258d8:	b	258a8 <policydb_user_cache@@Base+0x4f8c>
   258dc:	ldr	r3, [r7, #16]
   258e0:	cmp	r3, #0
   258e4:	beq	25878 <policydb_user_cache@@Base+0x4f5c>
   258e8:	ldr	r5, [r3]
   258ec:	mov	r7, r3
   258f0:	b	257d8 <policydb_user_cache@@Base+0x4ebc>
   258f4:	ldr	r8, [sp, #28]
   258f8:	mov	r9, ip
   258fc:	b	25734 <policydb_user_cache@@Base+0x4e18>
   25900:	mov	r0, r7
   25904:	mov	r1, sl
   25908:	mov	r2, #4
   2590c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25910:	cmp	r0, #0
   25914:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   25918:	ldr	r5, [sp, #148]	; 0x94
   2591c:	add	r0, r5, #1
   25920:	bl	10d44 <malloc@plt>
   25924:	cmp	r0, #0
   25928:	str	r0, [r4]
   2592c:	beq	239d8 <policydb_user_cache@@Base+0x30bc>
   25930:	mov	r1, sl
   25934:	mov	r2, r5
   25938:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   2593c:	cmp	r0, #0
   25940:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   25944:	mov	r0, r4
   25948:	mov	ip, #0
   2594c:	ldr	r3, [r0], #36	; 0x24
   25950:	mov	r1, fp
   25954:	mov	r2, sl
   25958:	strb	ip, [r3, r5]
   2595c:	bl	11318 <__assert_fail@plt+0x4a8>
   25960:	cmp	r0, #0
   25964:	beq	24b00 <policydb_user_cache@@Base+0x41e4>
   25968:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   2596c:	mov	r0, r7
   25970:	mov	r1, sl
   25974:	mov	r2, #4
   25978:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   2597c:	cmp	r0, #0
   25980:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   25984:	ldr	r3, [sp, #148]	; 0x94
   25988:	mov	r0, r4
   2598c:	mov	r1, fp
   25990:	mov	r2, sl
   25994:	str	r3, [r0], #36	; 0x24
   25998:	bl	11318 <__assert_fail@plt+0x4a8>
   2599c:	cmp	r0, #0
   259a0:	beq	24b00 <policydb_user_cache@@Base+0x41e4>
   259a4:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   259a8:	ldr	r3, [fp, #328]	; 0x148
   259ac:	cmp	r3, #29
   259b0:	bls	25a3c <policydb_user_cache@@Base+0x5120>
   259b4:	add	r0, sp, #112	; 0x70
   259b8:	mov	r1, sl
   259bc:	mov	r2, #16
   259c0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   259c4:	cmp	r0, #0
   259c8:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   259cc:	ldrd	r2, [sp, #112]	; 0x70
   259d0:	ldrd	r0, [sp, #120]	; 0x78
   259d4:	strd	r2, [r4]
   259d8:	strd	r0, [r4, #8]
   259dc:	add	r0, r4, #36	; 0x24
   259e0:	mov	r1, fp
   259e4:	mov	r2, sl
   259e8:	bl	11318 <__assert_fail@plt+0x4a8>
   259ec:	cmp	r0, #0
   259f0:	beq	24b00 <policydb_user_cache@@Base+0x41e4>
   259f4:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   259f8:	mov	r0, r7
   259fc:	mov	r1, sl
   25a00:	mov	r2, #8
   25a04:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25a08:	cmp	r0, #0
   25a0c:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   25a10:	ldr	r2, [sp, #148]	; 0x94
   25a14:	add	r0, r4, #36	; 0x24
   25a18:	ldr	r3, [sp, #152]	; 0x98
   25a1c:	mov	r1, fp
   25a20:	str	r2, [r4]
   25a24:	mov	r2, sl
   25a28:	str	r3, [r4, #4]
   25a2c:	bl	11318 <__assert_fail@plt+0x4a8>
   25a30:	cmp	r0, #0
   25a34:	beq	24b00 <policydb_user_cache@@Base+0x41e4>
   25a38:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   25a3c:	mov	r0, r7
   25a40:	mov	r1, sl
   25a44:	mov	r2, #8
   25a48:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25a4c:	cmp	r0, #0
   25a50:	blt	239d8 <policydb_user_cache@@Base+0x30bc>
   25a54:	ldr	r2, [sp, #148]	; 0x94
   25a58:	mov	ip, #0
   25a5c:	ldr	r3, [sp, #152]	; 0x98
   25a60:	str	ip, [r4, #4]
   25a64:	str	ip, [r4, #12]
   25a68:	str	r2, [r4]
   25a6c:	str	r3, [r4, #8]
   25a70:	b	259dc <policydb_user_cache@@Base+0x50c0>
   25a74:	ldr	r6, [sp, #28]
   25a78:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   25a7c:	ldr	r9, [sp, #84]	; 0x54
   25a80:	add	ip, sp, #148	; 0x94
   25a84:	ldr	r8, [sp, #88]	; 0x58
   25a88:	ldr	r4, [sp, #92]	; 0x5c
   25a8c:	ldr	r5, [sp, #96]	; 0x60
   25a90:	ldr	r3, [pc, #608]	; 25cf8 <policydb_user_cache@@Base+0x53dc>
   25a94:	str	fp, [sp, #40]	; 0x28
   25a98:	add	r3, pc, r3
   25a9c:	str	ip, [sp, #44]	; 0x2c
   25aa0:	str	r3, [sp, #48]	; 0x30
   25aa4:	str	r9, [sp, #52]	; 0x34
   25aa8:	str	r8, [sp, #64]	; 0x40
   25aac:	str	r4, [sp, #68]	; 0x44
   25ab0:	ldr	ip, [sp, #32]
   25ab4:	ldr	r8, [sp, #36]	; 0x24
   25ab8:	ldr	r3, [ip, #8]
   25abc:	cmp	r8, r3
   25ac0:	bcs	25c9c <policydb_user_cache@@Base+0x5380>
   25ac4:	mov	r0, r5
   25ac8:	mov	r1, sl
   25acc:	mov	r2, #4
   25ad0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25ad4:	cmp	r0, #0
   25ad8:	blt	25c88 <policydb_user_cache@@Base+0x536c>
   25adc:	ldr	r6, [sp, #128]	; 0x80
   25ae0:	cmp	r6, #0
   25ae4:	beq	25c20 <policydb_user_cache@@Base+0x5304>
   25ae8:	mov	r8, #0
   25aec:	b	25bf0 <policydb_user_cache@@Base+0x52d4>
   25af0:	ldr	r7, [sp, #148]	; 0x94
   25af4:	add	r0, r7, #1
   25af8:	bl	10d44 <malloc@plt>
   25afc:	subs	r4, r0, #0
   25b00:	beq	25c10 <policydb_user_cache@@Base+0x52f4>
   25b04:	mov	r1, sl
   25b08:	mov	r2, r7
   25b0c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25b10:	cmp	r0, #0
   25b14:	blt	25c90 <policydb_user_cache@@Base+0x5374>
   25b18:	ldr	r3, [sp, #40]	; 0x28
   25b1c:	mov	r1, #0
   25b20:	strb	r1, [r4, r7]
   25b24:	mov	r1, r4
   25b28:	ldr	r0, [r3, #24]
   25b2c:	bl	14a90 <__assert_fail@plt+0x3c20>
   25b30:	cmp	r0, #0
   25b34:	beq	25c58 <policydb_user_cache@@Base+0x533c>
   25b38:	mov	r0, #1
   25b3c:	mov	r1, #12
   25b40:	bl	10c84 <calloc@plt>
   25b44:	subs	r7, r0, #0
   25b48:	beq	25c3c <policydb_user_cache@@Base+0x5320>
   25b4c:	add	r0, sp, #148	; 0x94
   25b50:	mov	r1, sl
   25b54:	mov	r2, #8
   25b58:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25b5c:	cmp	r0, #0
   25b60:	blt	25c3c <policydb_user_cache@@Base+0x5320>
   25b64:	ldr	r3, [sp, #152]	; 0x98
   25b68:	ldr	r2, [sp, #148]	; 0x94
   25b6c:	cmp	r3, #0
   25b70:	str	r3, [r7, #8]
   25b74:	str	r2, [r7]
   25b78:	beq	25c64 <policydb_user_cache@@Base+0x5348>
   25b7c:	lsl	r2, r3, #2
   25b80:	str	r2, [sp, #20]
   25b84:	mov	r0, r2
   25b88:	bl	10d44 <malloc@plt>
   25b8c:	ldr	r2, [sp, #20]
   25b90:	cmp	r0, #0
   25b94:	str	r0, [r7, #4]
   25b98:	beq	25c3c <policydb_user_cache@@Base+0x5320>
   25b9c:	mov	r1, sl
   25ba0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25ba4:	cmp	r0, #0
   25ba8:	blt	25c3c <policydb_user_cache@@Base+0x5320>
   25bac:	mov	r0, r4
   25bb0:	ldr	r1, [sp, #48]	; 0x30
   25bb4:	bl	10c90 <strcmp@plt>
   25bb8:	cmp	r0, #0
   25bbc:	bne	25bcc <policydb_user_cache@@Base+0x52b0>
   25bc0:	ldr	r3, [fp, #152]	; 0x98
   25bc4:	cmp	r9, r3
   25bc8:	beq	25cb0 <policydb_user_cache@@Base+0x5394>
   25bcc:	mov	r0, r9
   25bd0:	mov	r1, r4
   25bd4:	mov	r2, r7
   25bd8:	bl	147d0 <__assert_fail@plt+0x3960>
   25bdc:	cmp	r0, #0
   25be0:	bne	25c3c <policydb_user_cache@@Base+0x5320>
   25be4:	add	r8, r8, #1
   25be8:	cmp	r8, r6
   25bec:	beq	25c20 <policydb_user_cache@@Base+0x5304>
   25bf0:	ldr	ip, [sp, #40]	; 0x28
   25bf4:	add	r0, sp, #148	; 0x94
   25bf8:	mov	r1, sl
   25bfc:	mov	r2, #4
   25c00:	ldr	r9, [ip, #136]	; 0x88
   25c04:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   25c08:	cmp	r0, #0
   25c0c:	bge	25af0 <policydb_user_cache@@Base+0x51d4>
   25c10:	mov	r4, #0
   25c14:	ldr	r6, [sp, #28]
   25c18:	mov	r7, r4
   25c1c:	b	25c40 <policydb_user_cache@@Base+0x5324>
   25c20:	ldr	r8, [sp, #36]	; 0x24
   25c24:	ldr	r9, [sp, #40]	; 0x28
   25c28:	add	r8, r8, #1
   25c2c:	str	r8, [sp, #36]	; 0x24
   25c30:	add	r9, r9, #8
   25c34:	str	r9, [sp, #40]	; 0x28
   25c38:	b	25ab0 <policydb_user_cache@@Base+0x5194>
   25c3c:	ldr	r6, [sp, #28]
   25c40:	mov	r0, r4
   25c44:	mov	r1, r7
   25c48:	mov	r2, #0
   25c4c:	mvn	r8, #0
   25c50:	bl	1f4b8 <scope_destroy@@Base>
   25c54:	b	239dc <policydb_user_cache@@Base+0x30c0>
   25c58:	ldr	r6, [sp, #28]
   25c5c:	mov	r7, r0
   25c60:	b	25c40 <policydb_user_cache@@Base+0x5324>
   25c64:	ldr	r3, [pc, #144]	; 25cfc <policydb_user_cache@@Base+0x53e0>
   25c68:	movw	r2, #3722	; 0xe8a
   25c6c:	ldr	r0, [pc, #140]	; 25d00 <policydb_user_cache@@Base+0x53e4>
   25c70:	ldr	r1, [pc, #140]	; 25d04 <policydb_user_cache@@Base+0x53e8>
   25c74:	add	r3, pc, r3
   25c78:	add	r0, pc, r0
   25c7c:	add	r3, r3, #264	; 0x108
   25c80:	add	r1, pc, r1
   25c84:	bl	10e70 <__assert_fail@plt>
   25c88:	ldr	r6, [sp, #28]
   25c8c:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   25c90:	ldr	r6, [sp, #28]
   25c94:	mov	r7, #0
   25c98:	b	25c40 <policydb_user_cache@@Base+0x5324>
   25c9c:	ldr	r9, [sp, #52]	; 0x34
   25ca0:	ldr	r8, [sp, #64]	; 0x40
   25ca4:	ldr	r4, [sp, #68]	; 0x44
   25ca8:	ldr	r6, [sp, #28]
   25cac:	b	240f0 <policydb_user_cache@@Base+0x37d4>
   25cb0:	mov	r0, r4
   25cb4:	mov	r1, r7
   25cb8:	mov	r2, #0
   25cbc:	bl	1f4b8 <scope_destroy@@Base>
   25cc0:	b	25be4 <policydb_user_cache@@Base+0x52c8>
   25cc4:	mov	r0, r5
   25cc8:	ldr	r6, [sp, #28]
   25ccc:	bl	10ca8 <free@plt>
   25cd0:	b	239d8 <policydb_user_cache@@Base+0x30bc>
   25cd4:	ldr	r3, [pc, #44]	; 25d08 <policydb_user_cache@@Base+0x53ec>
   25cd8:	movw	r2, #3676	; 0xe5c
   25cdc:	ldr	r0, [pc, #40]	; 25d0c <policydb_user_cache@@Base+0x53f0>
   25ce0:	ldr	r1, [pc, #40]	; 25d10 <policydb_user_cache@@Base+0x53f4>
   25ce4:	add	r3, pc, r3
   25ce8:	add	r0, pc, r0
   25cec:	add	r3, r3, #244	; 0xf4
   25cf0:	add	r1, pc, r1
   25cf4:	bl	10e70 <__assert_fail@plt>
   25cf8:	andeq	lr, r1, r8, lsr r2
   25cfc:	andeq	pc, r1, r0, lsl #3
   25d00:	andeq	pc, r1, r8, lsl r8	; <UNPREDICTABLE>
   25d04:	ldrdeq	pc, [r1], -ip
   25d08:	andeq	pc, r1, r0, lsl r1	; <UNPREDICTABLE>
   25d0c:	muleq	r1, ip, r7
   25d10:	andeq	pc, r1, ip, ror #8
   25d14:	push	{r4, lr}
   25d18:	mov	r1, #24
   25d1c:	mov	r4, r0
   25d20:	mov	r0, #1
   25d24:	bl	10c84 <calloc@plt>
   25d28:	str	r0, [r4]
   25d2c:	cmp	r0, #0
   25d30:	movne	r0, #0
   25d34:	mvneq	r0, #0
   25d38:	pop	{r4, pc}
   25d3c:	cmp	r2, #0
   25d40:	strne	r1, [r0, #4]
   25d44:	strne	r2, [r0, #8]
   25d48:	moveq	r3, #2
   25d4c:	movne	r3, #0
   25d50:	strne	r2, [r0, #12]
   25d54:	str	r3, [r0]
   25d58:	bx	lr
   25d5c:	mov	r3, #1
   25d60:	str	r1, [r0, #16]
   25d64:	str	r3, [r0]
   25d68:	bx	lr
   25d6c:	ldr	r3, [r0]
   25d70:	cmp	r3, #2
   25d74:	ldreq	r3, [r0, #8]
   25d78:	moveq	r0, #0
   25d7c:	mvnne	r0, #0
   25d80:	streq	r3, [r1]
   25d84:	bx	lr
   25d88:	str	r1, [r0, #20]
   25d8c:	bx	lr
   25d90:	b	10ca8 <free@plt>
   25d94:	push	{r4, lr}
   25d98:	mov	r4, r0
   25d9c:	mov	r0, #336	; 0x150
   25da0:	bl	10d44 <malloc@plt>
   25da4:	cmp	r0, #0
   25da8:	str	r0, [r4]
   25dac:	beq	25dcc <policydb_user_cache@@Base+0x54b0>
   25db0:	bl	22c48 <policydb_user_cache@@Base+0x232c>
   25db4:	cmp	r0, #0
   25db8:	popeq	{r4, pc}
   25dbc:	ldr	r0, [r4]
   25dc0:	bl	10ca8 <free@plt>
   25dc4:	mvn	r0, #0
   25dc8:	pop	{r4, pc}
   25dcc:	mvn	r0, #0
   25dd0:	pop	{r4, pc}
   25dd4:	push	{r4, lr}
   25dd8:	subs	r4, r0, #0
   25ddc:	popeq	{r4, pc}
   25de0:	bl	224c4 <policydb_user_cache@@Base+0x1ba8>
   25de4:	mov	r0, r4
   25de8:	pop	{r4, lr}
   25dec:	b	10ca8 <free@plt>
   25df0:	mov	r0, #15
   25df4:	bx	lr
   25df8:	mov	r0, #31
   25dfc:	bx	lr
   25e00:	cmp	r1, #0
   25e04:	beq	25e2c <policydb_user_cache@@Base+0x5510>
   25e08:	cmp	r1, #2
   25e0c:	bhi	25e24 <policydb_user_cache@@Base+0x5508>
   25e10:	mov	r3, #19
   25e14:	str	r3, [r0, #328]	; 0x148
   25e18:	str	r1, [r0]
   25e1c:	mov	r0, #0
   25e20:	bx	lr
   25e24:	mvn	r0, #0
   25e28:	bx	lr
   25e2c:	mov	r3, #31
   25e30:	str	r3, [r0, #328]	; 0x148
   25e34:	b	25e18 <policydb_user_cache@@Base+0x54fc>
   25e38:	ldr	r3, [r0]
   25e3c:	cmp	r3, #0
   25e40:	beq	25e64 <policydb_user_cache@@Base+0x5548>
   25e44:	cmp	r3, #2
   25e48:	bhi	25e70 <policydb_user_cache@@Base+0x5554>
   25e4c:	sub	r3, r1, #4
   25e50:	cmp	r3, #15
   25e54:	bhi	25e70 <policydb_user_cache@@Base+0x5554>
   25e58:	str	r1, [r0, #328]	; 0x148
   25e5c:	mov	r0, #0
   25e60:	bx	lr
   25e64:	sub	r3, r1, #15
   25e68:	cmp	r3, #16
   25e6c:	bls	25e58 <policydb_user_cache@@Base+0x553c>
   25e70:	mvn	r0, #0
   25e74:	bx	lr
   25e78:	cmp	r1, #4
   25e7c:	bhi	25e9c <policydb_user_cache@@Base+0x5580>
   25e80:	mov	r3, #1
   25e84:	lsl	r3, r3, r1
   25e88:	tst	r3, #21
   25e8c:	beq	25e9c <policydb_user_cache@@Base+0x5580>
   25e90:	str	r1, [r0, #332]	; 0x14c
   25e94:	mov	r0, #0
   25e98:	bx	lr
   25e9c:	mvn	r0, #0
   25ea0:	bx	lr
   25ea4:	cmp	r1, #1
   25ea8:	strls	r1, [r0, #12]
   25eac:	movls	r0, #0
   25eb0:	mvnhi	r0, #0
   25eb4:	bx	lr
   25eb8:	mov	r2, #0
   25ebc:	b	2390c <policydb_user_cache@@Base+0x2ff0>
   25ec0:	b	2e670 <policydb_user_cache@@Base+0xdd54>
   25ec4:	b	40970 <sepol_msg_default_handler@@Base+0xbc34>
   25ec8:	b	40a80 <sepol_msg_default_handler@@Base+0xbd44>
   25ecc:	ldr	r0, [r0, #20]
   25ed0:	bx	lr
   25ed4:	ldr	r1, [pc, #24]	; 25ef4 <policydb_user_cache@@Base+0x55d8>
   25ed8:	push	{r3, lr}
   25edc:	add	r1, pc, r1
   25ee0:	ldr	r0, [r0, #32]
   25ee4:	bl	14a90 <__assert_fail@plt+0x3c20>
   25ee8:	rsbs	r0, r0, #1
   25eec:	movcc	r0, #0
   25ef0:	pop	{r3, pc}
   25ef4:	andeq	pc, r1, r4, asr r6	; <UNPREDICTABLE>
   25ef8:	push	{r3, r4, r5, r6, r7, lr}
   25efc:	mov	r5, r0
   25f00:	mov	r6, r1
   25f04:	ldr	r0, [r2, #32]
   25f08:	mov	r1, r5
   25f0c:	ldr	r4, [pc, #540]	; 26130 <policydb_user_cache@@Base+0x5814>
   25f10:	bl	14a90 <__assert_fail@plt+0x3c20>
   25f14:	add	r4, pc, r4
   25f18:	subs	r7, r0, #0
   25f1c:	beq	260dc <policydb_user_cache@@Base+0x57c0>
   25f20:	ldr	r2, [r6]
   25f24:	ldr	r3, [r7]
   25f28:	cmp	r2, r3
   25f2c:	beq	26000 <policydb_user_cache@@Base+0x56e4>
   25f30:	ldr	r3, [pc, #508]	; 26134 <policydb_user_cache@@Base+0x5818>
   25f34:	ldr	r2, [r4, r3]
   25f38:	ldr	ip, [r2, #12]
   25f3c:	cmp	ip, #0
   25f40:	beq	25ff8 <policydb_user_cache@@Base+0x56dc>
   25f44:	ldr	r6, [pc, #492]	; 26138 <policydb_user_cache@@Base+0x581c>
   25f48:	mov	r3, r5
   25f4c:	ldr	r4, [pc, #488]	; 2613c <policydb_user_cache@@Base+0x5820>
   25f50:	mov	lr, #1
   25f54:	add	r6, pc, r6
   25f58:	ldr	r0, [r2, #16]
   25f5c:	mov	r1, r2
   25f60:	str	lr, [r2]
   25f64:	add	r4, pc, r4
   25f68:	mov	r5, r6
   25f6c:	stmib	r2, {r4, r5}
   25f70:	ldr	r2, [pc, #456]	; 26140 <policydb_user_cache@@Base+0x5824>
   25f74:	add	r2, pc, r2
   25f78:	blx	ip
   25f7c:	mvn	r0, #0
   25f80:	pop	{r3, r4, r5, r6, r7, pc}
   25f84:	ldr	r3, [r7, #8]
   25f88:	cmp	r3, #0
   25f8c:	bne	26088 <policydb_user_cache@@Base+0x576c>
   25f90:	ldr	r1, [pc, #428]	; 26144 <policydb_user_cache@@Base+0x5828>
   25f94:	ldr	r0, [r6, #12]
   25f98:	ldr	r2, [r7, #12]
   25f9c:	add	r1, pc, r1
   25fa0:	bl	14b94 <__assert_fail@plt+0x3d24>
   25fa4:	cmp	r0, #0
   25fa8:	popeq	{r3, r4, r5, r6, r7, pc}
   25fac:	ldr	r3, [pc, #384]	; 26134 <policydb_user_cache@@Base+0x5818>
   25fb0:	ldr	r2, [r4, r3]
   25fb4:	ldr	ip, [r2, #12]
   25fb8:	cmp	ip, #0
   25fbc:	beq	25ff8 <policydb_user_cache@@Base+0x56dc>
   25fc0:	ldr	r6, [pc, #384]	; 26148 <policydb_user_cache@@Base+0x582c>
   25fc4:	mov	r3, r5
   25fc8:	ldr	r4, [pc, #380]	; 2614c <policydb_user_cache@@Base+0x5830>
   25fcc:	mov	lr, #1
   25fd0:	add	r6, pc, r6
   25fd4:	ldr	r0, [r2, #16]
   25fd8:	add	r4, pc, r4
   25fdc:	mov	r1, r2
   25fe0:	mov	r5, r6
   25fe4:	str	lr, [r2]
   25fe8:	stmib	r2, {r4, r5}
   25fec:	ldr	r2, [pc, #348]	; 26150 <policydb_user_cache@@Base+0x5834>
   25ff0:	add	r2, pc, r2
   25ff4:	blx	ip
   25ff8:	mvn	r0, #0
   25ffc:	pop	{r3, r4, r5, r6, r7, pc}
   26000:	ldr	r3, [r6, #8]
   26004:	cmp	r3, #0
   26008:	beq	25f84 <policydb_user_cache@@Base+0x5668>
   2600c:	ldr	r2, [r7, #8]
   26010:	cmp	r2, #0
   26014:	beq	26088 <policydb_user_cache@@Base+0x576c>
   26018:	ldr	r1, [pc, #308]	; 26154 <policydb_user_cache@@Base+0x5838>
   2601c:	ldr	r0, [r3, #4]
   26020:	ldr	r2, [r2, #4]
   26024:	add	r1, pc, r1
   26028:	bl	14b94 <__assert_fail@plt+0x3d24>
   2602c:	cmp	r0, #0
   26030:	beq	25f90 <policydb_user_cache@@Base+0x5674>
   26034:	ldr	r3, [pc, #248]	; 26134 <policydb_user_cache@@Base+0x5818>
   26038:	ldr	r2, [r4, r3]
   2603c:	ldr	ip, [r2, #12]
   26040:	cmp	ip, #0
   26044:	beq	25ff8 <policydb_user_cache@@Base+0x56dc>
   26048:	ldr	r6, [pc, #264]	; 26158 <policydb_user_cache@@Base+0x583c>
   2604c:	mov	r3, r5
   26050:	ldr	r4, [pc, #260]	; 2615c <policydb_user_cache@@Base+0x5840>
   26054:	mov	lr, #1
   26058:	add	r6, pc, r6
   2605c:	ldr	r0, [r2, #16]
   26060:	mov	r1, r2
   26064:	str	lr, [r2]
   26068:	add	r4, pc, r4
   2606c:	mov	r5, r6
   26070:	stmib	r2, {r4, r5}
   26074:	ldr	r2, [pc, #228]	; 26160 <policydb_user_cache@@Base+0x5844>
   26078:	add	r2, pc, r2
   2607c:	blx	ip
   26080:	mvn	r0, #0
   26084:	pop	{r3, r4, r5, r6, r7, pc}
   26088:	ldr	r3, [pc, #164]	; 26134 <policydb_user_cache@@Base+0x5818>
   2608c:	ldr	r2, [r4, r3]
   26090:	ldr	ip, [r2, #12]
   26094:	cmp	ip, #0
   26098:	beq	25ff8 <policydb_user_cache@@Base+0x56dc>
   2609c:	ldr	r6, [pc, #192]	; 26164 <policydb_user_cache@@Base+0x5848>
   260a0:	mov	r3, r5
   260a4:	ldr	r4, [pc, #188]	; 26168 <policydb_user_cache@@Base+0x584c>
   260a8:	mov	lr, #1
   260ac:	add	r6, pc, r6
   260b0:	ldr	r0, [r2, #16]
   260b4:	mov	r1, r2
   260b8:	str	lr, [r2]
   260bc:	add	r4, pc, r4
   260c0:	mov	r5, r6
   260c4:	stmib	r2, {r4, r5}
   260c8:	ldr	r2, [pc, #156]	; 2616c <policydb_user_cache@@Base+0x5850>
   260cc:	add	r2, pc, r2
   260d0:	blx	ip
   260d4:	mvn	r0, #0
   260d8:	pop	{r3, r4, r5, r6, r7, pc}
   260dc:	ldr	r3, [pc, #80]	; 26134 <policydb_user_cache@@Base+0x5818>
   260e0:	ldr	r2, [r4, r3]
   260e4:	ldr	ip, [r2, #12]
   260e8:	cmp	ip, #0
   260ec:	beq	25ff8 <policydb_user_cache@@Base+0x56dc>
   260f0:	ldr	r6, [pc, #120]	; 26170 <policydb_user_cache@@Base+0x5854>
   260f4:	mov	r3, r5
   260f8:	ldr	r4, [pc, #116]	; 26174 <policydb_user_cache@@Base+0x5858>
   260fc:	mov	lr, #1
   26100:	add	r6, pc, r6
   26104:	ldr	r0, [r2, #16]
   26108:	mov	r1, r2
   2610c:	str	lr, [r2]
   26110:	add	r4, pc, r4
   26114:	mov	r5, r6
   26118:	stmib	r2, {r4, r5}
   2611c:	ldr	r2, [pc, #84]	; 26178 <policydb_user_cache@@Base+0x585c>
   26120:	add	r2, pc, r2
   26124:	blx	ip
   26128:	mvn	r0, #0
   2612c:	pop	{r3, r4, r5, r6, r7, pc}
   26130:	andeq	r3, r3, r4, ror #1
   26134:	andeq	r0, r0, ip, asr #1
   26138:	andeq	pc, r1, r4, ror #11
   2613c:	andeq	sp, r1, r8, lsl #4
   26140:	andeq	pc, r1, ip, lsl #15
   26144:	andeq	r0, r0, r4, lsl r9
   26148:	andeq	pc, r1, r8, ror #10
   2614c:	muleq	r1, r4, r1
   26150:	andeq	pc, r1, ip, lsr #15
   26154:	andeq	r0, r0, ip, lsl #17
   26158:	andeq	pc, r1, r0, ror #9
   2615c:	andeq	sp, r1, r4, lsl #2
   26160:	strdeq	pc, [r1], -r4
   26164:	andeq	pc, r1, ip, lsl #9
   26168:	strheq	sp, [r1], -r0
   2616c:	andeq	pc, r1, r4, asr r6	; <UNPREDICTABLE>
   26170:	andeq	pc, r1, r8, lsr r4	; <UNPREDICTABLE>
   26174:	andeq	sp, r1, ip, asr r0
   26178:	andeq	pc, r1, r8, asr #11
   2617c:	mov	ip, r0
   26180:	mov	r3, r1
   26184:	mov	r0, r2
   26188:	mov	r1, ip
   2618c:	mov	r2, r3
   26190:	b	2b214 <policydb_user_cache@@Base+0xa8f8>
   26194:	ldr	r3, [pc, #140]	; 26228 <policydb_user_cache@@Base+0x590c>
   26198:	ldr	r1, [pc, #140]	; 2622c <policydb_user_cache@@Base+0x5910>
   2619c:	add	r3, pc, r3
   261a0:	push	{r4, lr}
   261a4:	add	r1, pc, r1
   261a8:	ldr	r2, [r3]
   261ac:	sub	r2, r2, #1
   261b0:	str	r2, [r3]
   261b4:	cmp	r2, #0
   261b8:	blt	261c8 <policydb_user_cache@@Base+0x58ac>
   261bc:	ldr	r3, [r3, #4]
   261c0:	ldr	r0, [r3, r2, lsl #2]
   261c4:	pop	{r4, pc}
   261c8:	ldr	r2, [pc, #96]	; 26230 <policydb_user_cache@@Base+0x5914>
   261cc:	mov	r4, #0
   261d0:	str	r4, [r3]
   261d4:	ldr	r3, [r1, r2]
   261d8:	ldr	ip, [r3, #12]
   261dc:	cmp	ip, r4
   261e0:	beq	26220 <policydb_user_cache@@Base+0x5904>
   261e4:	ldr	r2, [pc, #72]	; 26234 <policydb_user_cache@@Base+0x5918>
   261e8:	mov	lr, #1
   261ec:	ldr	r0, [pc, #68]	; 26238 <policydb_user_cache@@Base+0x591c>
   261f0:	mov	r1, r3
   261f4:	add	r2, pc, r2
   261f8:	str	lr, [r3]
   261fc:	add	r0, pc, r0
   26200:	add	r2, r2, #16
   26204:	stmib	r3, {r0, r2}
   26208:	ldr	r2, [pc, #44]	; 2623c <policydb_user_cache@@Base+0x5920>
   2620c:	ldr	r0, [r3, #16]
   26210:	add	r2, pc, r2
   26214:	blx	ip
   26218:	mov	r0, r4
   2621c:	pop	{r4, pc}
   26220:	mov	r0, ip
   26224:	pop	{r4, pc}
   26228:	andeq	r3, r3, ip, ror #9
   2622c:	andeq	r2, r3, r4, asr lr
   26230:	andeq	r0, r0, ip, asr #1
   26234:	andeq	pc, r1, r4, asr #6
   26238:	andeq	ip, r1, r0, ror pc
   2623c:			; <UNDEFINED> instruction: 0x0001f5b8
   26240:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26244:	mov	r8, r1
   26248:	ldr	r6, [pc, #220]	; 2632c <policydb_user_cache@@Base+0x5a10>
   2624c:	mov	r4, r0
   26250:	ldr	r9, [pc, #216]	; 26330 <policydb_user_cache@@Base+0x5a14>
   26254:	add	r6, pc, r6
   26258:	ldr	r7, [pc, #212]	; 26334 <policydb_user_cache@@Base+0x5a18>
   2625c:	ldr	sl, [pc, #212]	; 26338 <policydb_user_cache@@Base+0x5a1c>
   26260:	add	r9, pc, r9
   26264:	add	r7, pc, r7
   26268:	ldr	r1, [r6, #8]
   2626c:	add	sl, pc, sl
   26270:	b	26284 <policydb_user_cache@@Base+0x5968>
   26274:	ldr	r2, [r7, #20]
   26278:	ldr	r3, [r7, #16]
   2627c:	str	r5, [r7, #8]
   26280:	str	r4, [r3, r2, lsl #2]
   26284:	ldr	r0, [r6, #12]
   26288:	mov	r2, r9
   2628c:	mov	r3, r8
   26290:	rsb	r1, r0, r1
   26294:	add	r0, r4, r0
   26298:	bl	10dc8 <snprintf@plt>
   2629c:	ldr	r5, [r6, #8]
   262a0:	cmp	r0, #0
   262a4:	blt	262b8 <policydb_user_cache@@Base+0x599c>
   262a8:	ldr	r3, [r6, #12]
   262ac:	rsb	r2, r3, r5
   262b0:	cmp	r2, r0
   262b4:	bgt	26320 <policydb_user_cache@@Base+0x5a04>
   262b8:	add	r5, r5, #1024	; 0x400
   262bc:	mov	r0, r4
   262c0:	mov	r1, r5
   262c4:	bl	10cf0 <realloc@plt>
   262c8:	mov	r1, r5
   262cc:	subs	r4, r0, #0
   262d0:	bne	26274 <policydb_user_cache@@Base+0x5958>
   262d4:	ldr	r3, [pc, #96]	; 2633c <policydb_user_cache@@Base+0x5a20>
   262d8:	ldr	r3, [sl, r3]
   262dc:	ldr	ip, [r3, #12]
   262e0:	cmp	ip, #0
   262e4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   262e8:	ldr	r2, [pc, #80]	; 26340 <policydb_user_cache@@Base+0x5a24>
   262ec:	mov	lr, #1
   262f0:	ldr	r0, [pc, #76]	; 26344 <policydb_user_cache@@Base+0x5a28>
   262f4:	mov	r1, r3
   262f8:	add	r2, pc, r2
   262fc:	str	lr, [r3]
   26300:	add	r0, pc, r0
   26304:	add	r2, r2, #20
   26308:	stmib	r3, {r0, r2}
   2630c:	ldr	r2, [pc, #52]	; 26348 <policydb_user_cache@@Base+0x5a2c>
   26310:	ldr	r0, [r3, #16]
   26314:	add	r2, pc, r2
   26318:	blx	ip
   2631c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26320:	add	r3, r3, r0
   26324:	str	r3, [r6, #12]
   26328:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2632c:	andeq	r3, r3, r4, lsr r4
   26330:	andeq	sp, r1, r0, lsl #27
   26334:	andeq	r3, r3, r4, lsr #8
   26338:	andeq	r2, r3, ip, lsl #27
   2633c:	andeq	r0, r0, ip, asr #1
   26340:	andeq	pc, r1, r0, asr #4
   26344:	andeq	ip, r1, ip, ror #28
   26348:	ldrdeq	pc, [r1], -r8
   2634c:	ldr	ip, [pc, #152]	; 263ec <policydb_user_cache@@Base+0x5ad0>
   26350:	cmp	r3, #0
   26354:	push	{r4, r5, lr}
   26358:	add	ip, pc, ip
   2635c:	ldr	r4, [pc, #140]	; 263f0 <policydb_user_cache@@Base+0x5ad4>
   26360:	sub	sp, sp, #156	; 0x9c
   26364:	mov	r3, ip
   26368:	mov	lr, r1
   2636c:	ldr	r4, [ip, r4]
   26370:	ldr	r3, [r4]
   26374:	str	r3, [sp, #148]	; 0x94
   26378:	bne	263dc <policydb_user_cache@@Base+0x5ac0>
   2637c:	ldr	ip, [pc, #112]	; 263f4 <policydb_user_cache@@Base+0x5ad8>
   26380:	add	ip, pc, ip
   26384:	add	r5, sp, #20
   26388:	mov	r1, #128	; 0x80
   2638c:	stmib	sp, {r0, r2}
   26390:	mov	r3, r1
   26394:	str	lr, [sp, #12]
   26398:	mov	r2, #1
   2639c:	str	ip, [sp]
   263a0:	mov	r0, r5
   263a4:	bl	10e64 <__snprintf_chk@plt>
   263a8:	ldr	r3, [pc, #72]	; 263f8 <policydb_user_cache@@Base+0x5adc>
   263ac:	mov	r1, r5
   263b0:	add	r3, pc, r3
   263b4:	ldr	r2, [r3, #20]
   263b8:	ldr	r3, [r3, #16]
   263bc:	ldr	r0, [r3, r2, lsl #2]
   263c0:	bl	26240 <policydb_user_cache@@Base+0x5924>
   263c4:	ldr	r2, [sp, #148]	; 0x94
   263c8:	ldr	r3, [r4]
   263cc:	cmp	r2, r3
   263d0:	bne	263e8 <policydb_user_cache@@Base+0x5acc>
   263d4:	add	sp, sp, #156	; 0x9c
   263d8:	pop	{r4, r5, pc}
   263dc:	ldr	ip, [pc, #24]	; 263fc <policydb_user_cache@@Base+0x5ae0>
   263e0:	add	ip, pc, ip
   263e4:	b	26384 <policydb_user_cache@@Base+0x5a68>
   263e8:	bl	10cd8 <__stack_chk_fail@plt>
   263ec:	andeq	r2, r3, r0, lsr #25
   263f0:	strheq	r0, [r0], -ip
   263f4:	andeq	pc, r1, r0, lsr #9
   263f8:	ldrdeq	r3, [r3], -r8
   263fc:	andeq	pc, r1, ip, lsr #8
   26400:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26404:	mov	r7, r1
   26408:	ldr	lr, [pc, #868]	; 26774 <policydb_user_cache@@Base+0x5e58>
   2640c:	sub	sp, sp, #180	; 0xb4
   26410:	ldr	r1, [pc, #864]	; 26778 <policydb_user_cache@@Base+0x5e5c>
   26414:	mov	r9, r2
   26418:	add	lr, pc, lr
   2641c:	ldr	ip, [pc, #856]	; 2677c <policydb_user_cache@@Base+0x5e60>
   26420:	mov	r5, r3
   26424:	ldr	r1, [lr, r1]
   26428:	add	ip, pc, ip
   2642c:	mov	r3, lr
   26430:	ldr	r2, [ip]
   26434:	str	r1, [sp, #20]
   26438:	ldr	ip, [sp, #20]
   2643c:	ldr	r1, [r2]
   26440:	ldr	r3, [ip]
   26444:	cmp	r1, #0
   26448:	str	r3, [sp, #172]	; 0xac
   2644c:	bne	2645c <policydb_user_cache@@Base+0x5b40>
   26450:	ldr	r3, [r2, #328]	; 0x148
   26454:	cmp	r3, #28
   26458:	bhi	266d0 <policydb_user_cache@@Base+0x5db4>
   2645c:	add	r4, r0, #12
   26460:	ldr	r8, [r4]
   26464:	ldr	r3, [r4, #4]
   26468:	cmp	r8, #0
   2646c:	ldrne	r8, [r8]
   26470:	cmp	r8, r3
   26474:	bcs	26704 <policydb_user_cache@@Base+0x5de8>
   26478:	mov	r6, #0
   2647c:	mov	r1, r8
   26480:	mov	r0, r4
   26484:	bl	13b38 <__assert_fail@plt+0x2cc8>
   26488:	ldr	r3, [r4, #4]
   2648c:	add	r8, r8, #1
   26490:	cmp	r0, #0
   26494:	addne	r6, r6, #1
   26498:	cmp	r3, r8
   2649c:	bhi	2647c <policydb_user_cache@@Base+0x5b60>
   264a0:	ldr	sl, [pc, #728]	; 26780 <policydb_user_cache@@Base+0x5e64>
   264a4:	add	r8, sp, #44	; 0x2c
   264a8:	ldr	r2, [pc, #724]	; 26784 <policydb_user_cache@@Base+0x5e68>
   264ac:	mov	r1, #128	; 0x80
   264b0:	add	sl, pc, sl
   264b4:	mov	r3, r1
   264b8:	add	r2, pc, r2
   264bc:	str	r9, [sp, #4]
   264c0:	str	r2, [sp]
   264c4:	mov	r0, r8
   264c8:	mov	r2, #1
   264cc:	str	r5, [sp, #8]
   264d0:	bl	10e64 <__snprintf_chk@plt>
   264d4:	ldr	r2, [sl, #20]
   264d8:	ldr	r3, [sl, #16]
   264dc:	mov	r1, r8
   264e0:	ldr	r0, [r3, r2, lsl #2]
   264e4:	bl	26240 <policydb_user_cache@@Base+0x5924>
   264e8:	cmp	r6, #0
   264ec:	beq	2674c <policydb_user_cache@@Base+0x5e30>
   264f0:	cmp	r6, #1
   264f4:	beq	26510 <policydb_user_cache@@Base+0x5bf4>
   264f8:	ldr	r2, [sl, #20]
   264fc:	ldr	r3, [sl, #16]
   26500:	ldr	r1, [pc, #640]	; 26788 <policydb_user_cache@@Base+0x5e6c>
   26504:	ldr	r0, [r3, r2, lsl #2]
   26508:	add	r1, pc, r1
   2650c:	bl	26240 <policydb_user_cache@@Base+0x5924>
   26510:	ldr	ip, [r4]
   26514:	ldr	r3, [r4, #4]
   26518:	cmp	ip, #0
   2651c:	ldrne	sl, [ip]
   26520:	moveq	sl, ip
   26524:	cmp	sl, r3
   26528:	bcs	26660 <policydb_user_cache@@Base+0x5d44>
   2652c:	ldr	ip, [pc, #600]	; 2678c <policydb_user_cache@@Base+0x5e70>
   26530:	lsl	r5, sl, #2
   26534:	ldr	r9, [pc, #596]	; 26790 <policydb_user_cache@@Base+0x5e74>
   26538:	add	ip, pc, ip
   2653c:	str	ip, [sp, #24]
   26540:	ldr	ip, [pc, #588]	; 26794 <policydb_user_cache@@Base+0x5e78>
   26544:	add	r9, pc, r9
   26548:	ldr	fp, [pc, #584]	; 26798 <policydb_user_cache@@Base+0x5e7c>
   2654c:	add	ip, pc, ip
   26550:	str	ip, [sp, #28]
   26554:	ldr	ip, [pc, #576]	; 2679c <policydb_user_cache@@Base+0x5e80>
   26558:	add	fp, pc, fp
   2655c:	add	ip, pc, ip
   26560:	str	ip, [sp, #32]
   26564:	ldr	ip, [pc, #564]	; 267a0 <policydb_user_cache@@Base+0x5e84>
   26568:	add	ip, pc, ip
   2656c:	str	ip, [sp, #36]	; 0x24
   26570:	b	265e0 <policydb_user_cache@@Base+0x5cc4>
   26574:	cmp	r7, #4
   26578:	beq	2662c <policydb_user_cache@@Base+0x5d10>
   2657c:	cmp	r7, #1
   26580:	bne	265b8 <policydb_user_cache@@Base+0x5c9c>
   26584:	ldr	lr, [pc, #536]	; 267a4 <policydb_user_cache@@Base+0x5e88>
   26588:	mov	r1, #128	; 0x80
   2658c:	ldr	ip, [sp, #36]	; 0x24
   26590:	mov	r3, r1
   26594:	add	lr, pc, lr
   26598:	mov	r0, r8
   2659c:	mov	r2, r7
   265a0:	str	ip, [sp]
   265a4:	ldr	lr, [lr]
   265a8:	ldr	lr, [lr, #104]	; 0x68
   265ac:	ldr	lr, [lr, r5]
   265b0:	str	lr, [sp, #4]
   265b4:	bl	10e64 <__snprintf_chk@plt>
   265b8:	ldr	r2, [r9, #20]
   265bc:	mov	r1, r8
   265c0:	ldr	r3, [r9, #16]
   265c4:	ldr	r0, [r3, r2, lsl #2]
   265c8:	bl	26240 <policydb_user_cache@@Base+0x5924>
   265cc:	ldr	r3, [r4, #4]
   265d0:	add	sl, sl, #1
   265d4:	add	r5, r5, #4
   265d8:	cmp	r3, sl
   265dc:	bls	26660 <policydb_user_cache@@Base+0x5d44>
   265e0:	mov	r0, r4
   265e4:	mov	r1, sl
   265e8:	bl	13b38 <__assert_fail@plt+0x2cc8>
   265ec:	cmp	r0, #0
   265f0:	beq	265cc <policydb_user_cache@@Base+0x5cb0>
   265f4:	cmp	r7, #2
   265f8:	bne	26574 <policydb_user_cache@@Base+0x5c58>
   265fc:	ldr	ip, [sp, #24]
   26600:	mov	r1, #128	; 0x80
   26604:	mov	r3, r1
   26608:	mov	r0, r8
   2660c:	mov	r2, #1
   26610:	str	ip, [sp]
   26614:	ldr	lr, [fp]
   26618:	ldr	lr, [lr, #96]	; 0x60
   2661c:	ldr	lr, [lr, r5]
   26620:	str	lr, [sp, #4]
   26624:	bl	10e64 <__snprintf_chk@plt>
   26628:	b	265b8 <policydb_user_cache@@Base+0x5c9c>
   2662c:	ldr	ip, [sp, #28]
   26630:	mov	r1, #128	; 0x80
   26634:	mov	r3, r1
   26638:	mov	r0, r8
   2663c:	mov	r2, #1
   26640:	str	ip, [sp]
   26644:	ldr	ip, [sp, #32]
   26648:	ldr	lr, [ip]
   2664c:	ldr	lr, [lr, #100]	; 0x64
   26650:	ldr	lr, [lr, r5]
   26654:	str	lr, [sp, #4]
   26658:	bl	10e64 <__snprintf_chk@plt>
   2665c:	b	265b8 <policydb_user_cache@@Base+0x5c9c>
   26660:	cmp	r6, #1
   26664:	beq	26688 <policydb_user_cache@@Base+0x5d6c>
   26668:	ldr	r3, [pc, #312]	; 267a8 <policydb_user_cache@@Base+0x5e8c>
   2666c:	ldr	r1, [pc, #312]	; 267ac <policydb_user_cache@@Base+0x5e90>
   26670:	add	r3, pc, r3
   26674:	add	r1, pc, r1
   26678:	ldr	r2, [r3, #20]
   2667c:	ldr	r3, [r3, #16]
   26680:	ldr	r0, [r3, r2, lsl #2]
   26684:	bl	26240 <policydb_user_cache@@Base+0x5924>
   26688:	ldr	ip, [sp, #216]	; 0xd8
   2668c:	cmp	ip, #0
   26690:	bne	266e0 <policydb_user_cache@@Base+0x5dc4>
   26694:	ldr	r3, [pc, #276]	; 267b0 <policydb_user_cache@@Base+0x5e94>
   26698:	ldr	r1, [pc, #276]	; 267b4 <policydb_user_cache@@Base+0x5e98>
   2669c:	add	r3, pc, r3
   266a0:	add	r1, pc, r1
   266a4:	ldr	r2, [r3, #20]
   266a8:	ldr	r3, [r3, #16]
   266ac:	ldr	r0, [r3, r2, lsl #2]
   266b0:	bl	26240 <policydb_user_cache@@Base+0x5924>
   266b4:	ldr	ip, [sp, #20]
   266b8:	ldr	r2, [sp, #172]	; 0xac
   266bc:	ldr	r3, [ip]
   266c0:	cmp	r2, r3
   266c4:	bne	26770 <policydb_user_cache@@Base+0x5e54>
   266c8:	add	sp, sp, #180	; 0xb4
   266cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   266d0:	cmp	r7, #4
   266d4:	ldreq	r4, [r0, #20]
   266d8:	bne	2645c <policydb_user_cache@@Base+0x5b40>
   266dc:	b	26460 <policydb_user_cache@@Base+0x5b44>
   266e0:	ldr	r3, [pc, #208]	; 267b8 <policydb_user_cache@@Base+0x5e9c>
   266e4:	ldr	r1, [pc, #208]	; 267bc <policydb_user_cache@@Base+0x5ea0>
   266e8:	add	r3, pc, r3
   266ec:	add	r1, pc, r1
   266f0:	ldr	r2, [r3, #20]
   266f4:	ldr	r3, [r3, #16]
   266f8:	ldr	r0, [r3, r2, lsl #2]
   266fc:	bl	26240 <policydb_user_cache@@Base+0x5924>
   26700:	b	266b4 <policydb_user_cache@@Base+0x5d98>
   26704:	add	r4, sp, #44	; 0x2c
   26708:	ldr	r3, [pc, #176]	; 267c0 <policydb_user_cache@@Base+0x5ea4>
   2670c:	mov	r1, #128	; 0x80
   26710:	mov	r2, #1
   26714:	add	r3, pc, r3
   26718:	str	r9, [sp, #4]
   2671c:	str	r3, [sp]
   26720:	mov	r0, r4
   26724:	mov	r3, r1
   26728:	str	r5, [sp, #8]
   2672c:	bl	10e64 <__snprintf_chk@plt>
   26730:	ldr	r3, [pc, #140]	; 267c4 <policydb_user_cache@@Base+0x5ea8>
   26734:	mov	r1, r4
   26738:	add	r3, pc, r3
   2673c:	ldr	r2, [r3, #20]
   26740:	ldr	r3, [r3, #16]
   26744:	ldr	r0, [r3, r2, lsl #2]
   26748:	bl	26240 <policydb_user_cache@@Base+0x5924>
   2674c:	ldr	r3, [pc, #116]	; 267c8 <policydb_user_cache@@Base+0x5eac>
   26750:	ldr	r1, [pc, #116]	; 267cc <policydb_user_cache@@Base+0x5eb0>
   26754:	add	r3, pc, r3
   26758:	add	r1, pc, r1
   2675c:	ldr	r2, [r3, #20]
   26760:	ldr	r3, [r3, #16]
   26764:	ldr	r0, [r3, r2, lsl #2]
   26768:	bl	26240 <policydb_user_cache@@Base+0x5924>
   2676c:	b	26688 <policydb_user_cache@@Base+0x5d6c>
   26770:	bl	10cd8 <__stack_chk_fail@plt>
   26774:	andeq	r2, r3, r0, ror #23
   26778:	strheq	r0, [r0], -ip
   2677c:	ldrdeq	r3, [r3], -r0
   26780:	ldrdeq	r3, [r3], -r8
   26784:	andeq	pc, r1, r4, ror r3	; <UNPREDICTABLE>
   26788:			; <UNDEFINED> instruction: 0x0001c4bc
   2678c:	andeq	r0, r2, r8, lsr sl
   26790:	andeq	r3, r3, r4, asr #2
   26794:	andeq	r0, r2, r4, lsr #20
   26798:	andeq	r2, r3, r0, lsr #31
   2679c:	muleq	r3, ip, pc	; <UNPREDICTABLE>
   267a0:	andeq	r0, r2, r8, lsl #20
   267a4:	andeq	r2, r3, r4, ror #30
   267a8:	andeq	r3, r3, r8, lsl r0
   267ac:	andeq	ip, r1, r8, lsl r1
   267b0:	andeq	r2, r3, ip, ror #31
   267b4:	andeq	pc, r1, ip, ror r1	; <UNPREDICTABLE>
   267b8:	andeq	r2, r3, r0, lsr #31
   267bc:	andeq	pc, r1, r8, asr r1	; <UNPREDICTABLE>
   267c0:	andeq	pc, r1, r8, lsl r1	; <UNPREDICTABLE>
   267c4:	andeq	r2, r3, r0, asr pc
   267c8:	andeq	r2, r3, r4, lsr pc
   267cc:	ldrdeq	pc, [r1], -ip
   267d0:	ldr	r3, [pc, #192]	; 26898 <policydb_user_cache@@Base+0x5f7c>
   267d4:	push	{r4, r5, r6, r7, r8, lr}
   267d8:	add	r3, pc, r3
   267dc:	ldr	r5, [pc, #184]	; 2689c <policydb_user_cache@@Base+0x5f80>
   267e0:	mov	r6, r0
   267e4:	ldr	r4, [r3]
   267e8:	ldr	r1, [r3, #24]
   267ec:	add	r5, pc, r5
   267f0:	cmp	r4, r1
   267f4:	bge	26814 <policydb_user_cache@@Base+0x5ef8>
   267f8:	ldr	r1, [r3, #4]
   267fc:	ldr	r3, [pc, #156]	; 268a0 <policydb_user_cache@@Base+0x5f84>
   26800:	add	r2, r4, #1
   26804:	str	r6, [r1, r4, lsl #2]
   26808:	add	r3, pc, r3
   2680c:	str	r2, [r3]
   26810:	pop	{r4, r5, r6, r7, r8, pc}
   26814:	ldr	r7, [pc, #136]	; 268a4 <policydb_user_cache@@Base+0x5f88>
   26818:	cmp	r1, #0
   2681c:	lslne	r8, r1, #1
   26820:	lslne	r1, r1, #3
   26824:	add	r7, pc, r7
   26828:	moveq	r1, #128	; 0x80
   2682c:	moveq	r8, #32
   26830:	ldr	r0, [r7, #4]
   26834:	bl	10cf0 <realloc@plt>
   26838:	cmp	r0, #0
   2683c:	strne	r8, [r7, #24]
   26840:	strne	r0, [r7, #4]
   26844:	movne	r1, r0
   26848:	bne	267fc <policydb_user_cache@@Base+0x5ee0>
   2684c:	ldr	r3, [pc, #84]	; 268a8 <policydb_user_cache@@Base+0x5f8c>
   26850:	ldr	r3, [r5, r3]
   26854:	ldr	ip, [r3, #12]
   26858:	cmp	ip, #0
   2685c:	popeq	{r4, r5, r6, r7, r8, pc}
   26860:	ldr	r2, [pc, #68]	; 268ac <policydb_user_cache@@Base+0x5f90>
   26864:	mov	lr, #1
   26868:	ldr	r0, [pc, #64]	; 268b0 <policydb_user_cache@@Base+0x5f94>
   2686c:	mov	r1, r3
   26870:	add	r2, pc, r2
   26874:	str	lr, [r3]
   26878:	add	r0, pc, r0
   2687c:	add	r2, r2, #36	; 0x24
   26880:	stmib	r3, {r0, r2}
   26884:	ldr	r2, [pc, #40]	; 268b4 <policydb_user_cache@@Base+0x5f98>
   26888:	ldr	r0, [r3, #16]
   2688c:	add	r2, pc, r2
   26890:	blx	ip
   26894:	pop	{r4, r5, r6, r7, r8, pc}
   26898:			; <UNDEFINED> instruction: 0x00032eb0
   2689c:	andeq	r2, r3, ip, lsl #16
   268a0:	andeq	r2, r3, r0, lsl #29
   268a4:	andeq	r2, r3, r4, ror #28
   268a8:	andeq	r0, r0, ip, asr #1
   268ac:	andeq	lr, r1, r8, asr #25
   268b0:	strdeq	ip, [r1], -r4
   268b4:	andeq	lr, r1, r4, asr #31
   268b8:	push	{r3, r4, r5, lr}
   268bc:	mov	r4, r0
   268c0:	mov	r5, r1
   268c4:	mov	r0, r2
   268c8:	mov	r1, r4
   268cc:	bl	14a90 <__assert_fail@plt+0x3c20>
   268d0:	ldr	r2, [pc, #216]	; 269b0 <policydb_user_cache@@Base+0x6094>
   268d4:	add	r2, pc, r2
   268d8:	cmp	r0, #0
   268dc:	beq	26958 <policydb_user_cache@@Base+0x603c>
   268e0:	ldr	r1, [r5]
   268e4:	ldr	r3, [r0]
   268e8:	cmp	r1, r3
   268ec:	beq	26950 <policydb_user_cache@@Base+0x6034>
   268f0:	ldr	r3, [pc, #188]	; 269b4 <policydb_user_cache@@Base+0x6098>
   268f4:	ldr	r2, [r2, r3]
   268f8:	ldr	ip, [r2, #12]
   268fc:	cmp	ip, #0
   26900:	beq	26948 <policydb_user_cache@@Base+0x602c>
   26904:	mov	r3, r4
   26908:	ldr	r4, [pc, #168]	; 269b8 <policydb_user_cache@@Base+0x609c>
   2690c:	ldr	r5, [pc, #168]	; 269bc <policydb_user_cache@@Base+0x60a0>
   26910:	mov	lr, #1
   26914:	add	r4, pc, r4
   26918:	ldr	r0, [r2, #16]
   2691c:	mov	r1, r2
   26920:	str	lr, [r2]
   26924:	add	r5, pc, r5
   26928:	add	r4, r4, #44	; 0x2c
   2692c:	str	r5, [r2, #4]
   26930:	str	r4, [r2, #8]
   26934:	ldr	r2, [pc, #132]	; 269c0 <policydb_user_cache@@Base+0x60a4>
   26938:	add	r2, pc, r2
   2693c:	blx	ip
   26940:	mvn	r0, #0
   26944:	pop	{r3, r4, r5, pc}
   26948:	mvn	r0, #0
   2694c:	pop	{r3, r4, r5, pc}
   26950:	mov	r0, #0
   26954:	pop	{r3, r4, r5, pc}
   26958:	ldr	r3, [pc, #84]	; 269b4 <policydb_user_cache@@Base+0x6098>
   2695c:	ldr	r2, [r2, r3]
   26960:	ldr	ip, [r2, #12]
   26964:	cmp	ip, #0
   26968:	beq	26948 <policydb_user_cache@@Base+0x602c>
   2696c:	mov	r3, r4
   26970:	ldr	r4, [pc, #76]	; 269c4 <policydb_user_cache@@Base+0x60a8>
   26974:	ldr	r5, [pc, #76]	; 269c8 <policydb_user_cache@@Base+0x60ac>
   26978:	mov	lr, #1
   2697c:	add	r4, pc, r4
   26980:	ldr	r0, [r2, #16]
   26984:	mov	r1, r2
   26988:	str	lr, [r2]
   2698c:	add	r5, pc, r5
   26990:	add	r4, r4, #44	; 0x2c
   26994:	str	r5, [r2, #4]
   26998:	str	r4, [r2, #8]
   2699c:	ldr	r2, [pc, #40]	; 269cc <policydb_user_cache@@Base+0x60b0>
   269a0:	add	r2, pc, r2
   269a4:	blx	ip
   269a8:	mvn	r0, #0
   269ac:	pop	{r3, r4, r5, pc}
   269b0:	andeq	r2, r3, r4, lsr #14
   269b4:	andeq	r0, r0, ip, asr #1
   269b8:	andeq	lr, r1, r4, lsr #24
   269bc:	andeq	ip, r1, r8, asr #16
   269c0:	andeq	lr, r1, r4, asr pc
   269c4:			; <UNDEFINED> instruction: 0x0001ebbc
   269c8:	andeq	ip, r1, r0, ror #15
   269cc:	ldrdeq	lr, [r1], -r0
   269d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   269d4:	mov	r6, r0
   269d8:	ldr	r5, [pc, #828]	; 26d1c <policydb_user_cache@@Base+0x6400>
   269dc:	sub	sp, sp, #68	; 0x44
   269e0:	ldr	r0, [pc, #824]	; 26d20 <policydb_user_cache@@Base+0x6404>
   269e4:	mov	r7, r2
   269e8:	add	r5, pc, r5
   269ec:	ldr	sl, [pc, #816]	; 26d24 <policydb_user_cache@@Base+0x6408>
   269f0:	mov	r4, r3
   269f4:	mov	fp, r1
   269f8:	ldr	r0, [r5, r0]
   269fc:	add	sl, pc, sl
   26a00:	mov	r1, r6
   26a04:	ldr	r8, [sp, #104]	; 0x68
   26a08:	str	r0, [sp, #12]
   26a0c:	ldr	r2, [sp, #12]
   26a10:	ldr	r0, [sl, #4]
   26a14:	ldr	r3, [r2]
   26a18:	str	r3, [sp, #60]	; 0x3c
   26a1c:	bl	2b4bc <policydb_user_cache@@Base+0xaba0>
   26a20:	subs	r9, r0, #0
   26a24:	beq	26bc8 <policydb_user_cache@@Base+0x62ac>
   26a28:	ldr	r0, [sl, #4]
   26a2c:	mov	r1, fp
   26a30:	bl	2b4bc <policydb_user_cache@@Base+0xaba0>
   26a34:	subs	sl, r0, #0
   26a38:	beq	26b70 <policydb_user_cache@@Base+0x6254>
   26a3c:	cmp	r4, #32
   26a40:	mov	ip, #0
   26a44:	str	ip, [sp, #24]
   26a48:	str	ip, [sp, #28]
   26a4c:	str	ip, [sp, #32]
   26a50:	str	ip, [sp, #36]	; 0x24
   26a54:	str	ip, [sp, #40]	; 0x28
   26a58:	str	ip, [sp, #44]	; 0x2c
   26a5c:	str	ip, [sp, #48]	; 0x30
   26a60:	str	ip, [sp, #52]	; 0x34
   26a64:	str	ip, [sp, #56]	; 0x38
   26a68:	beq	26ccc <policydb_user_cache@@Base+0x63b0>
   26a6c:	cmp	r4, #64	; 0x40
   26a70:	beq	26c88 <policydb_user_cache@@Base+0x636c>
   26a74:	cmp	r4, #16
   26a78:	beq	26c88 <policydb_user_cache@@Base+0x636c>
   26a7c:	cmp	r7, #2
   26a80:	ldr	fp, [pc, #672]	; 26d28 <policydb_user_cache@@Base+0x640c>
   26a84:	add	r5, sp, #16
   26a88:	ldmibeq	r9, {r2, r3}
   26a8c:	add	fp, pc, fp
   26a90:	ldrne	r3, [sl, #8]
   26a94:	movne	r2, #1
   26a98:	ldr	r0, [fp]
   26a9c:	mov	r1, r5
   26aa0:	str	r2, [sp, #28]
   26aa4:	str	r3, [sp, #32]
   26aa8:	add	r0, r0, #208	; 0xd0
   26aac:	ldr	r2, [r9, #8]
   26ab0:	ldr	r3, [sl, #8]
   26ab4:	strh	r7, [sp, #20]
   26ab8:	strh	r4, [sp, #22]
   26abc:	strh	r2, [sp, #16]
   26ac0:	strh	r3, [sp, #18]
   26ac4:	bl	30ce0 <policydb_user_cache@@Base+0x103c4>
   26ac8:	cmp	r0, #0
   26acc:	beq	26cd8 <policydb_user_cache@@Base+0x63bc>
   26ad0:	ldr	r3, [r0]
   26ad4:	str	r3, [sp, #32]
   26ad8:	cmp	r7, #2
   26adc:	beq	26c1c <policydb_user_cache@@Base+0x6300>
   26ae0:	ldr	r3, [pc, #580]	; 26d2c <policydb_user_cache@@Base+0x6410>
   26ae4:	ldr	r0, [pc, r3]
   26ae8:	str	r4, [sp]
   26aec:	mov	r1, r9
   26af0:	mov	r2, sl
   26af4:	mov	r3, r7
   26af8:	add	r4, sp, #24
   26afc:	str	r4, [sp, #4]
   26b00:	bl	1c2a0 <__assert_fail@plt+0xb430>
   26b04:	subs	r5, r0, #0
   26b08:	beq	26c94 <policydb_user_cache@@Base+0x6378>
   26b0c:	add	r0, sp, #40	; 0x28
   26b10:	mov	r4, #0
   26b14:	str	r4, [sp, #32]
   26b18:	str	r4, [sp, #28]
   26b1c:	str	r4, [sp, #24]
   26b20:	bl	14040 <__assert_fail@plt+0x31d0>
   26b24:	add	r0, sp, #52	; 0x34
   26b28:	str	r4, [sp, #36]	; 0x24
   26b2c:	str	r4, [sp, #40]	; 0x28
   26b30:	str	r4, [sp, #44]	; 0x2c
   26b34:	bl	14040 <__assert_fail@plt+0x31d0>
   26b38:	ldr	r1, [sp, #12]
   26b3c:	mov	r0, r5
   26b40:	ldr	r2, [sp, #60]	; 0x3c
   26b44:	str	r4, [sp, #36]	; 0x24
   26b48:	ldr	r3, [r1]
   26b4c:	str	r4, [sp, #40]	; 0x28
   26b50:	cmp	r2, r3
   26b54:	str	r4, [sp, #44]	; 0x2c
   26b58:	str	r4, [sp, #48]	; 0x30
   26b5c:	str	r4, [sp, #52]	; 0x34
   26b60:	str	r4, [sp, #56]	; 0x38
   26b64:	bne	26d18 <policydb_user_cache@@Base+0x63fc>
   26b68:	add	sp, sp, #68	; 0x44
   26b6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26b70:	ldr	r3, [pc, #440]	; 26d30 <policydb_user_cache@@Base+0x6414>
   26b74:	ldr	r2, [r5, r3]
   26b78:	ldr	ip, [r2, #12]
   26b7c:	cmp	ip, #0
   26b80:	beq	26c80 <policydb_user_cache@@Base+0x6364>
   26b84:	ldr	r4, [pc, #424]	; 26d34 <policydb_user_cache@@Base+0x6418>
   26b88:	mov	lr, #1
   26b8c:	ldr	r5, [pc, #420]	; 26d38 <policydb_user_cache@@Base+0x641c>
   26b90:	mov	r1, r2
   26b94:	add	r4, pc, r4
   26b98:	ldr	r0, [r2, #16]
   26b9c:	add	r5, pc, r5
   26ba0:	add	r4, r4, #60	; 0x3c
   26ba4:	str	r5, [r2, #4]
   26ba8:	mov	r3, fp
   26bac:	str	r4, [r2, #8]
   26bb0:	mvn	r5, #21
   26bb4:	str	lr, [r2]
   26bb8:	ldr	r2, [pc, #380]	; 26d3c <policydb_user_cache@@Base+0x6420>
   26bbc:	add	r2, pc, r2
   26bc0:	blx	ip
   26bc4:	b	26b0c <policydb_user_cache@@Base+0x61f0>
   26bc8:	ldr	r3, [pc, #352]	; 26d30 <policydb_user_cache@@Base+0x6414>
   26bcc:	ldr	r2, [r5, r3]
   26bd0:	ldr	r4, [r2, #12]
   26bd4:	cmp	r4, #0
   26bd8:	beq	26c80 <policydb_user_cache@@Base+0x6364>
   26bdc:	ldr	lr, [pc, #348]	; 26d40 <policydb_user_cache@@Base+0x6424>
   26be0:	mov	ip, #1
   26be4:	ldr	r5, [pc, #344]	; 26d44 <policydb_user_cache@@Base+0x6428>
   26be8:	mov	r1, r2
   26bec:	add	lr, pc, lr
   26bf0:	ldr	r0, [r2, #16]
   26bf4:	add	r5, pc, r5
   26bf8:	add	lr, lr, #60	; 0x3c
   26bfc:	str	ip, [r2]
   26c00:	mov	r3, r6
   26c04:	stmib	r2, {r5, lr}
   26c08:	mvn	r5, #21
   26c0c:	ldr	r2, [pc, #308]	; 26d48 <policydb_user_cache@@Base+0x642c>
   26c10:	add	r2, pc, r2
   26c14:	blx	r4
   26c18:	b	26b0c <policydb_user_cache@@Base+0x61f0>
   26c1c:	tst	r4, #16
   26c20:	beq	26c74 <policydb_user_cache@@Base+0x6358>
   26c24:	ldr	r3, [pc, #288]	; 26d4c <policydb_user_cache@@Base+0x6430>
   26c28:	ldr	r0, [pc, r3]
   26c2c:	ldr	ip, [r0, #248]	; 0xf8
   26c30:	cmp	ip, #0
   26c34:	beq	26ae8 <policydb_user_cache@@Base+0x61cc>
   26c38:	ldr	r3, [r9, #4]
   26c3c:	b	26c4c <policydb_user_cache@@Base+0x6330>
   26c40:	ldr	ip, [ip, #16]
   26c44:	cmp	ip, #0
   26c48:	beq	26ae8 <policydb_user_cache@@Base+0x61cc>
   26c4c:	ldr	lr, [ip]
   26c50:	cmp	lr, r3
   26c54:	bne	26c40 <policydb_user_cache@@Base+0x6324>
   26c58:	ldr	r1, [ip, #4]
   26c5c:	ldr	r2, [sl, #8]
   26c60:	cmp	r1, r2
   26c64:	bne	26c40 <policydb_user_cache@@Base+0x6324>
   26c68:	ldr	r3, [ip, #12]
   26c6c:	str	r3, [sp, #28]
   26c70:	b	26ae8 <policydb_user_cache@@Base+0x61cc>
   26c74:	ldr	r3, [pc, #212]	; 26d50 <policydb_user_cache@@Base+0x6434>
   26c78:	ldr	r0, [pc, r3]
   26c7c:	b	26ae8 <policydb_user_cache@@Base+0x61cc>
   26c80:	mvn	r5, #21
   26c84:	b	26b0c <policydb_user_cache@@Base+0x61f0>
   26c88:	ldr	r3, [r9]
   26c8c:	str	r3, [sp, #24]
   26c90:	b	26a7c <policydb_user_cache@@Base+0x6160>
   26c94:	ldr	r5, [pc, #184]	; 26d54 <policydb_user_cache@@Base+0x6438>
   26c98:	mov	r1, r4
   26c9c:	add	r5, pc, r5
   26ca0:	ldr	r0, [r5]
   26ca4:	bl	334a0 <cond_index_bool@@Base+0x768>
   26ca8:	cmp	r0, #0
   26cac:	mvneq	r5, #12
   26cb0:	beq	26b0c <policydb_user_cache@@Base+0x61f0>
   26cb4:	ldr	r0, [r5, #4]
   26cb8:	mov	r1, r4
   26cbc:	mov	r2, r8
   26cc0:	bl	2b718 <policydb_user_cache@@Base+0xadfc>
   26cc4:	mov	r5, r0
   26cc8:	b	26b0c <policydb_user_cache@@Base+0x61f0>
   26ccc:	ldr	r3, [sl]
   26cd0:	str	r3, [sp, #24]
   26cd4:	b	26a7c <policydb_user_cache@@Base+0x6160>
   26cd8:	ldr	r0, [fp]
   26cdc:	mov	r1, r5
   26ce0:	add	r0, r0, #228	; 0xe4
   26ce4:	bl	30e28 <policydb_user_cache@@Base+0x1050c>
   26ce8:	cmp	r0, #0
   26cec:	bne	26d04 <policydb_user_cache@@Base+0x63e8>
   26cf0:	b	26ad8 <policydb_user_cache@@Base+0x61bc>
   26cf4:	mov	r1, r4
   26cf8:	bl	30f6c <policydb_user_cache@@Base+0x10650>
   26cfc:	cmp	r0, #0
   26d00:	beq	26ad8 <policydb_user_cache@@Base+0x61bc>
   26d04:	ldrsh	r3, [r0, #6]
   26d08:	cmp	r3, #0
   26d0c:	bge	26cf4 <policydb_user_cache@@Base+0x63d8>
   26d10:	add	r0, r0, #8
   26d14:	b	26ad0 <policydb_user_cache@@Base+0x61b4>
   26d18:	bl	10cd8 <__stack_chk_fail@plt>
   26d1c:	andeq	r2, r3, r0, lsl r6
   26d20:	strheq	r0, [r0], -ip
   26d24:	strdeq	r2, [r3], -ip
   26d28:	andeq	r2, r3, ip, ror #20
   26d2c:	andeq	r2, r3, r4, lsl sl
   26d30:	andeq	r0, r0, ip, asr #1
   26d34:	andeq	lr, r1, r4, lsr #19
   26d38:	ldrdeq	ip, [r1], -r0
   26d3c:	strdeq	lr, [r1], -r4
   26d40:	andeq	lr, r1, ip, asr #18
   26d44:	andeq	ip, r1, r8, ror r5
   26d48:	andeq	lr, r1, r0, lsr #25
   26d4c:	ldrdeq	r2, [r3], -r0
   26d50:	andeq	r2, r3, r0, lsl #17
   26d54:	andeq	r2, r3, ip, asr r8
   26d58:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26d5c:	mov	r4, r1
   26d60:	ldr	r6, [pc, #624]	; 26fd8 <policydb_user_cache@@Base+0x66bc>
   26d64:	sub	sp, sp, #56	; 0x38
   26d68:	ldr	lr, [pc, #620]	; 26fdc <policydb_user_cache@@Base+0x66c0>
   26d6c:	add	r7, sp, #32
   26d70:	add	r6, pc, r6
   26d74:	ldr	ip, [r1]
   26d78:	ldr	r3, [r4, #4]
   26d7c:	mov	r5, r2
   26d80:	ldr	r8, [r6, lr]
   26d84:	add	r1, r1, #16
   26d88:	ldr	lr, [r4, #8]
   26d8c:	mov	r0, r7
   26d90:	ldr	r2, [r4, #12]
   26d94:	ldr	r9, [r8]
   26d98:	str	ip, [sp, #16]
   26d9c:	str	r3, [sp, #20]
   26da0:	str	r9, [sp, #52]	; 0x34
   26da4:	str	lr, [sp, #24]
   26da8:	str	r2, [sp, #28]
   26dac:	bl	143b8 <__assert_fail@plt+0x3548>
   26db0:	cmp	r0, #0
   26db4:	blt	26f84 <policydb_user_cache@@Base+0x6668>
   26db8:	ldr	r3, [r4, #24]
   26dbc:	add	sl, sp, #44	; 0x2c
   26dc0:	add	r1, r4, #28
   26dc4:	mov	r0, sl
   26dc8:	str	r3, [sp, #40]	; 0x28
   26dcc:	bl	143b8 <__assert_fail@plt+0x3548>
   26dd0:	cmp	r0, #0
   26dd4:	blt	26f6c <policydb_user_cache@@Base+0x6650>
   26dd8:	ldr	r3, [r5]
   26ddc:	ldr	r2, [r4]
   26de0:	ldr	r1, [r5, #4]
   26de4:	ldr	r3, [r3, #104]	; 0x68
   26de8:	sub	r2, r2, #-1073741823	; 0xc0000001
   26dec:	ldr	r0, [r1, #56]	; 0x38
   26df0:	ldr	r1, [r3, r2, lsl #2]
   26df4:	bl	14a90 <__assert_fail@plt+0x3c20>
   26df8:	cmp	r0, #0
   26dfc:	beq	26e90 <policydb_user_cache@@Base+0x6574>
   26e00:	ldr	r3, [r5]
   26e04:	ldr	r1, [r4, #4]
   26e08:	ldr	r0, [r0]
   26e0c:	ldr	r2, [r3, #96]	; 0x60
   26e10:	sub	r1, r1, #-1073741823	; 0xc0000001
   26e14:	ldr	r3, [r5, #4]
   26e18:	str	r0, [r4]
   26e1c:	ldr	r1, [r2, r1, lsl #2]
   26e20:	ldr	r0, [r3, #40]	; 0x28
   26e24:	bl	14a90 <__assert_fail@plt+0x3c20>
   26e28:	cmp	r0, #0
   26e2c:	beq	26e90 <policydb_user_cache@@Base+0x6574>
   26e30:	ldr	r3, [r5]
   26e34:	ldr	r1, [r4, #8]
   26e38:	ldr	r0, [r0]
   26e3c:	ldr	r2, [r3, #100]	; 0x64
   26e40:	sub	r1, r1, #-1073741823	; 0xc0000001
   26e44:	ldr	r3, [r5, #4]
   26e48:	str	r0, [r4, #4]
   26e4c:	ldr	r1, [r2, r1, lsl #2]
   26e50:	ldr	r0, [r3, #48]	; 0x30
   26e54:	bl	14a90 <__assert_fail@plt+0x3c20>
   26e58:	cmp	r0, #0
   26e5c:	beq	26e90 <policydb_user_cache@@Base+0x6574>
   26e60:	ldr	r3, [r0]
   26e64:	mov	r2, r4
   26e68:	ldm	r5, {r0, r1}
   26e6c:	str	r3, [r4, #8]
   26e70:	bl	1c100 <__assert_fail@plt+0xb290>
   26e74:	subs	r9, r0, #0
   26e78:	bne	26e94 <policydb_user_cache@@Base+0x6578>
   26e7c:	ldr	r0, [r5, #4]
   26e80:	mov	r1, r4
   26e84:	bl	334a0 <cond_index_bool@@Base+0x768>
   26e88:	cmp	r0, #0
   26e8c:	bne	26f8c <policydb_user_cache@@Base+0x6670>
   26e90:	mvn	r9, #21
   26e94:	ldr	r1, [pc, #324]	; 26fe0 <policydb_user_cache@@Base+0x66c4>
   26e98:	add	r2, sp, #16
   26e9c:	mov	r0, #0
   26ea0:	add	r3, sp, #12
   26ea4:	add	r1, pc, r1
   26ea8:	str	r3, [sp]
   26eac:	add	r3, sp, #8
   26eb0:	mov	r4, r0
   26eb4:	ldr	r1, [r1]
   26eb8:	bl	334a4 <cond_index_bool@@Base+0x76c>
   26ebc:	mov	r0, r7
   26ec0:	str	r4, [sp, #24]
   26ec4:	str	r4, [sp, #20]
   26ec8:	str	r4, [sp, #16]
   26ecc:	bl	14040 <__assert_fail@plt+0x31d0>
   26ed0:	mov	r0, sl
   26ed4:	str	r4, [sp, #28]
   26ed8:	str	r4, [sp, #32]
   26edc:	str	r4, [sp, #36]	; 0x24
   26ee0:	bl	14040 <__assert_fail@plt+0x31d0>
   26ee4:	ldr	r3, [pc, #248]	; 26fe4 <policydb_user_cache@@Base+0x66c8>
   26ee8:	str	r4, [sp, #28]
   26eec:	str	r4, [sp, #32]
   26ef0:	str	r4, [sp, #36]	; 0x24
   26ef4:	str	r4, [sp, #40]	; 0x28
   26ef8:	str	r4, [sp, #44]	; 0x2c
   26efc:	str	r4, [sp, #48]	; 0x30
   26f00:	ldr	r3, [r6, r3]
   26f04:	ldr	ip, [r3, #12]
   26f08:	cmp	ip, r4
   26f0c:	beq	26f48 <policydb_user_cache@@Base+0x662c>
   26f10:	ldr	r2, [pc, #208]	; 26fe8 <policydb_user_cache@@Base+0x66cc>
   26f14:	mov	lr, #1
   26f18:	ldr	r0, [pc, #204]	; 26fec <policydb_user_cache@@Base+0x66d0>
   26f1c:	mov	r1, r3
   26f20:	add	r2, pc, r2
   26f24:	str	lr, [r3]
   26f28:	add	r0, pc, r0
   26f2c:	add	r2, r2, #80	; 0x50
   26f30:	stmib	r3, {r0, r2}
   26f34:	ldr	r2, [pc, #180]	; 26ff0 <policydb_user_cache@@Base+0x66d4>
   26f38:	ldr	r0, [r3, #16]
   26f3c:	add	r2, pc, r2
   26f40:	ldr	r3, [sp, #8]
   26f44:	blx	ip
   26f48:	ldr	r0, [sp, #8]
   26f4c:	bl	10ca8 <free@plt>
   26f50:	mov	r0, r9
   26f54:	ldr	r2, [sp, #52]	; 0x34
   26f58:	ldr	r3, [r8]
   26f5c:	cmp	r2, r3
   26f60:	bne	26fd4 <policydb_user_cache@@Base+0x66b8>
   26f64:	add	sp, sp, #56	; 0x38
   26f68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26f6c:	mov	r0, r7
   26f70:	bl	14040 <__assert_fail@plt+0x31d0>
   26f74:	mov	r3, #0
   26f78:	str	r3, [sp, #28]
   26f7c:	str	r3, [r7]
   26f80:	str	r3, [sp, #36]	; 0x24
   26f84:	mvn	r0, #11
   26f88:	b	26f54 <policydb_user_cache@@Base+0x6638>
   26f8c:	mov	r0, r7
   26f90:	str	r9, [sp, #24]
   26f94:	str	r9, [sp, #20]
   26f98:	str	r9, [sp, #16]
   26f9c:	bl	14040 <__assert_fail@plt+0x31d0>
   26fa0:	mov	r0, sl
   26fa4:	str	r9, [sp, #28]
   26fa8:	str	r9, [r7]
   26fac:	str	r9, [sp, #36]	; 0x24
   26fb0:	bl	14040 <__assert_fail@plt+0x31d0>
   26fb4:	str	r9, [sp, #28]
   26fb8:	mov	r0, r9
   26fbc:	str	r9, [r7]
   26fc0:	str	r9, [sp, #36]	; 0x24
   26fc4:	str	r9, [sp, #40]	; 0x28
   26fc8:	str	r9, [sl]
   26fcc:	str	r9, [sp, #48]	; 0x30
   26fd0:	b	26f54 <policydb_user_cache@@Base+0x6638>
   26fd4:	bl	10cd8 <__stack_chk_fail@plt>
   26fd8:	andeq	r2, r3, r8, lsl #5
   26fdc:	strheq	r0, [r0], -ip
   26fe0:	andeq	r2, r3, r4, asr r6
   26fe4:	andeq	r0, r0, ip, asr #1
   26fe8:	andeq	lr, r1, r8, lsl r6
   26fec:	andeq	ip, r1, r4, asr #4
   26ff0:	andeq	lr, r1, r8, lsl #19
   26ff4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26ff8:	sub	sp, sp, #268	; 0x10c
   26ffc:	ldr	r4, [pc, #4032]	; 27fc4 <policydb_user_cache@@Base+0x76a8>
   27000:	str	r0, [sp, #68]	; 0x44
   27004:	ldr	ip, [sp, #304]	; 0x130
   27008:	add	r4, pc, r4
   2700c:	ldr	r0, [pc, #4020]	; 27fc8 <policydb_user_cache@@Base+0x76ac>
   27010:	str	r4, [sp, #36]	; 0x24
   27014:	str	r3, [sp, #44]	; 0x2c
   27018:	str	r1, [sp, #60]	; 0x3c
   2701c:	str	ip, [sp, #40]	; 0x28
   27020:	str	r2, [sp, #56]	; 0x38
   27024:	ldr	r0, [r4, r0]
   27028:	ldr	r9, [ip, #4]
   2702c:	ldr	r4, [sp, #308]	; 0x134
   27030:	ldr	r3, [r0]
   27034:	cmp	r9, #0
   27038:	str	r0, [sp, #48]	; 0x30
   2703c:	str	r4, [sp, #72]	; 0x48
   27040:	str	r3, [sp, #260]	; 0x104
   27044:	beq	27070 <policydb_user_cache@@Base+0x6754>
   27048:	ldr	r3, [r9, #4]
   2704c:	cmp	r3, #31
   27050:	bls	27064 <policydb_user_cache@@Base+0x6748>
   27054:	b	282bc <policydb_user_cache@@Base+0x79a0>
   27058:	ldr	r3, [r9, #4]
   2705c:	cmp	r3, #31
   27060:	bhi	274b0 <policydb_user_cache@@Base+0x6b94>
   27064:	ldr	r9, [r9, #24]
   27068:	cmp	r9, #0
   2706c:	bne	27058 <policydb_user_cache@@Base+0x673c>
   27070:	str	r9, [sp, #28]
   27074:	ldr	lr, [pc, #3920]	; 27fcc <policydb_user_cache@@Base+0x76b0>
   27078:	add	ip, sp, #112	; 0x70
   2707c:	ldr	r4, [sp, #56]	; 0x38
   27080:	mov	fp, #0
   27084:	add	lr, pc, lr
   27088:	str	ip, [sp, #64]	; 0x40
   2708c:	cmp	r4, #0
   27090:	ldr	r4, [sp, #44]	; 0x2c
   27094:	ldm	lr!, {r0, r1, r2, r3}
   27098:	ldr	r7, [pc, #3888]	; 27fd0 <policydb_user_cache@@Base+0x76b4>
   2709c:	ldr	sl, [pc, #3888]	; 27fd4 <policydb_user_cache@@Base+0x76b8>
   270a0:	add	r7, pc, r7
   270a4:	ldr	lr, [lr]
   270a8:	add	sl, pc, sl
   270ac:	stmia	ip!, {r0, r1, r2, r3}
   270b0:	sub	r3, r4, #-1073741823	; 0xc0000001
   270b4:	str	lr, [ip]
   270b8:	add	lr, sp, #264	; 0x108
   270bc:	ldrne	ip, [sp, #28]
   270c0:	lsl	r9, r3, #2
   270c4:	ldr	r4, [pc, #3852]	; 27fd8 <policydb_user_cache@@Base+0x76bc>
   270c8:	addne	ip, ip, #2
   270cc:	strne	ip, [sp, #28]
   270d0:	add	r4, pc, r4
   270d4:	ldr	ip, [pc, #3840]	; 27fdc <policydb_user_cache@@Base+0x76c0>
   270d8:	str	r4, [sp, #52]	; 0x34
   270dc:	mov	r4, fp
   270e0:	add	ip, pc, ip
   270e4:	str	ip, [sp, #32]
   270e8:	ldr	ip, [sp, #28]
   270ec:	add	r6, lr, ip, lsl #2
   270f0:	add	r4, r4, #1024	; 0x400
   270f4:	mov	r0, fp
   270f8:	mov	r1, r4
   270fc:	bl	10cf0 <realloc@plt>
   27100:	subs	fp, r0, #0
   27104:	beq	272a8 <policydb_user_cache@@Base+0x698c>
   27108:	mov	r1, r4
   2710c:	mov	r2, r7
   27110:	ldr	r3, [r6, #-152]	; 0xffffff68
   27114:	bl	10dc8 <snprintf@plt>
   27118:	subs	r5, r0, #0
   2711c:	blt	270f0 <policydb_user_cache@@Base+0x67d4>
   27120:	cmp	r4, r5
   27124:	ble	270f0 <policydb_user_cache@@Base+0x67d4>
   27128:	ldr	ip, [sp, #32]
   2712c:	rsb	r8, r5, r4
   27130:	mov	r2, #1
   27134:	mvn	r3, #0
   27138:	mov	r1, r8
   2713c:	str	ip, [sp]
   27140:	add	ip, fp, r5
   27144:	ldr	lr, [sl]
   27148:	mov	r0, ip
   2714c:	ldr	lr, [lr, #92]	; 0x5c
   27150:	ldr	lr, [lr, r9]
   27154:	str	ip, [sp, #24]
   27158:	str	lr, [sp, #4]
   2715c:	bl	10e64 <__snprintf_chk@plt>
   27160:	ldr	ip, [sp, #24]
   27164:	cmp	r0, #0
   27168:	blt	270f0 <policydb_user_cache@@Base+0x67d4>
   2716c:	cmp	r8, r0
   27170:	ble	270f0 <policydb_user_cache@@Base+0x67d4>
   27174:	ldr	lr, [sp, #28]
   27178:	add	r8, ip, r0
   2717c:	add	r5, r5, r0
   27180:	cmp	lr, #1
   27184:	ble	27590 <policydb_user_cache@@Base+0x6c74>
   27188:	rsb	r5, r5, r4
   2718c:	mov	r0, r8
   27190:	ldr	r2, [sp, #52]	; 0x34
   27194:	mov	r1, r5
   27198:	bl	10dc8 <snprintf@plt>
   2719c:	cmp	r0, #0
   271a0:	blt	270f0 <policydb_user_cache@@Base+0x67d4>
   271a4:	cmp	r0, r5
   271a8:	bge	270f0 <policydb_user_cache@@Base+0x67d4>
   271ac:	ldr	r4, [sp, #40]	; 0x28
   271b0:	mov	r5, #0
   271b4:	ldr	r3, [pc, #3620]	; 27fe0 <policydb_user_cache@@Base+0x76c4>
   271b8:	ldr	r7, [r4, #4]
   271bc:	add	r3, pc, r3
   271c0:	cmp	r7, r5
   271c4:	str	r5, [r3, #20]
   271c8:	str	r5, [r3, #16]
   271cc:	beq	28730 <policydb_user_cache@@Base+0x7e14>
   271d0:	ldr	r1, [pc, #3596]	; 27fe4 <policydb_user_cache@@Base+0x76c8>
   271d4:	mov	r4, r5
   271d8:	ldr	r2, [pc, #3592]	; 27fe8 <policydb_user_cache@@Base+0x76cc>
   271dc:	mov	r8, r5
   271e0:	ldr	r3, [pc, #3588]	; 27fec <policydb_user_cache@@Base+0x76d0>
   271e4:	add	r1, pc, r1
   271e8:	add	r2, pc, r2
   271ec:	mvn	r9, #0
   271f0:	add	r3, pc, r3
   271f4:	mov	r6, r5
   271f8:	add	r1, r1, #96	; 0x60
   271fc:	add	r2, r2, #96	; 0x60
   27200:	add	r3, r3, #96	; 0x60
   27204:	str	r5, [sp, #32]
   27208:	str	r5, [sp, #28]
   2720c:	str	r1, [sp, #40]	; 0x28
   27210:	str	r2, [sp, #44]	; 0x2c
   27214:	str	r3, [sp, #52]	; 0x34
   27218:	cmp	r4, r8
   2721c:	blt	27254 <policydb_user_cache@@Base+0x6938>
   27220:	cmp	r8, #0
   27224:	mov	r0, r5
   27228:	lslne	r8, r8, #1
   2722c:	moveq	r1, #128	; 0x80
   27230:	moveq	r8, #32
   27234:	lslne	r1, r8, #2
   27238:	bl	10cf0 <realloc@plt>
   2723c:	cmp	r0, #0
   27240:	beq	283b4 <policydb_user_cache@@Base+0x7a98>
   27244:	ldr	r3, [pc, #3492]	; 27ff0 <policydb_user_cache@@Base+0x76d4>
   27248:	mov	r5, r0
   2724c:	add	r3, pc, r3
   27250:	str	r0, [r3, #16]
   27254:	ldr	sl, [pc, #3480]	; 27ff4 <policydb_user_cache@@Base+0x76d8>
   27258:	mov	r3, #1024	; 0x400
   2725c:	mov	r0, r3
   27260:	add	sl, pc, sl
   27264:	str	r3, [sl, #8]
   27268:	bl	10d44 <malloc@plt>
   2726c:	cmp	r0, #0
   27270:	str	r0, [r5, r4, lsl #2]
   27274:	beq	27b20 <policydb_user_cache@@Base+0x7204>
   27278:	ldr	r3, [r7]
   2727c:	mov	r2, #0
   27280:	str	r2, [sl, #12]
   27284:	sub	r3, r3, #1
   27288:	cmp	r3, #4
   2728c:	addls	pc, pc, r3, lsl #2
   27290:	b	274bc <policydb_user_cache@@Base+0x6ba0>
   27294:	b	27480 <policydb_user_cache@@Base+0x6b64>
   27298:	b	27444 <policydb_user_cache@@Base+0x6b28>
   2729c:	b	273dc <policydb_user_cache@@Base+0x6ac0>
   272a0:	b	27340 <policydb_user_cache@@Base+0x6a24>
   272a4:	b	27318 <policydb_user_cache@@Base+0x69fc>
   272a8:	ldr	ip, [sp, #36]	; 0x24
   272ac:	ldr	r3, [pc, #3912]	; 281fc <policydb_user_cache@@Base+0x78e0>
   272b0:	ldr	r3, [ip, r3]
   272b4:	ldr	ip, [r3, #12]
   272b8:	cmp	ip, #0
   272bc:	mvneq	r0, #11
   272c0:	beq	272fc <policydb_user_cache@@Base+0x69e0>
   272c4:	ldr	r2, [pc, #3372]	; 27ff8 <policydb_user_cache@@Base+0x76dc>
   272c8:	mov	lr, #1
   272cc:	ldr	r0, [pc, #3368]	; 27ffc <policydb_user_cache@@Base+0x76e0>
   272d0:	mov	r1, r3
   272d4:	add	r2, pc, r2
   272d8:	str	lr, [r3]
   272dc:	add	r0, pc, r0
   272e0:	add	r2, r2, #96	; 0x60
   272e4:	stmib	r3, {r0, r2}
   272e8:	ldr	r2, [pc, #3344]	; 28000 <policydb_user_cache@@Base+0x76e4>
   272ec:	ldr	r0, [r3, #16]
   272f0:	add	r2, pc, r2
   272f4:	blx	ip
   272f8:	mvn	r0, #11
   272fc:	ldr	r4, [sp, #48]	; 0x30
   27300:	ldr	r2, [sp, #260]	; 0x104
   27304:	ldr	r3, [r4]
   27308:	cmp	r2, r3
   2730c:	bne	28d64 <policydb_user_cache@@Base+0x8448>
   27310:	add	sp, sp, #268	; 0x10c
   27314:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27318:	cmp	r9, #4
   2731c:	beq	2880c <policydb_user_cache@@Base+0x7ef0>
   27320:	ldr	r2, [r7, #4]
   27324:	tst	r2, #8
   27328:	bne	275d0 <policydb_user_cache@@Base+0x6cb4>
   2732c:	tst	r2, #16
   27330:	beq	2779c <policydb_user_cache@@Base+0x6e80>
   27334:	ldr	ip, [sp, #56]	; 0x38
   27338:	mov	r3, #3
   2733c:	b	275d8 <policydb_user_cache@@Base+0x6cbc>
   27340:	cmp	r9, #4
   27344:	beq	2880c <policydb_user_cache@@Base+0x7ef0>
   27348:	ldr	r3, [r7, #4]
   2734c:	cmp	r3, #64	; 0x40
   27350:	beq	28330 <policydb_user_cache@@Base+0x7a14>
   27354:	bls	276d0 <policydb_user_cache@@Base+0x6db4>
   27358:	cmp	r3, #256	; 0x100
   2735c:	beq	27dd4 <policydb_user_cache@@Base+0x74b8>
   27360:	bls	27a7c <policydb_user_cache@@Base+0x7160>
   27364:	cmp	r3, #512	; 0x200
   27368:	beq	282c8 <policydb_user_cache@@Base+0x79ac>
   2736c:	cmp	r3, #1024	; 0x400
   27370:	bne	27d54 <policydb_user_cache@@Base+0x7438>
   27374:	ldr	ip, [sp, #60]	; 0x3c
   27378:	mov	r0, r6
   2737c:	add	r4, ip, #12
   27380:	bl	10ca8 <free@plt>
   27384:	mov	r0, #3
   27388:	bl	10d44 <malloc@plt>
   2738c:	ldr	ip, [sp, #60]	; 0x3c
   27390:	add	r5, ip, #24
   27394:	subs	r6, r0, #0
   27398:	beq	273b4 <policydb_user_cache@@Base+0x6a98>
   2739c:	ldr	r3, [pc, #3168]	; 28004 <policydb_user_cache@@Base+0x76e8>
   273a0:	add	r3, pc, r3
   273a4:	ldr	r3, [r3]
   273a8:	strh	r3, [r6]
   273ac:	lsr	r3, r3, #16
   273b0:	strb	r3, [r6, #2]
   273b4:	ldr	r0, [sp, #32]
   273b8:	bl	10ca8 <free@plt>
   273bc:	mov	r0, #3
   273c0:	bl	10d44 <malloc@plt>
   273c4:	cmp	r0, #0
   273c8:	str	r0, [sp, #32]
   273cc:	beq	27af8 <policydb_user_cache@@Base+0x71dc>
   273d0:	ldr	r3, [pc, #3120]	; 28008 <policydb_user_cache@@Base+0x76ec>
   273d4:	add	r3, pc, r3
   273d8:	b	27ae8 <policydb_user_cache@@Base+0x71cc>
   273dc:	cmp	r9, #0
   273e0:	ble	278b0 <policydb_user_cache@@Base+0x6f94>
   273e4:	sub	r2, r9, #1
   273e8:	add	ip, sp, #264	; 0x108
   273ec:	add	r9, ip, r9, lsl #2
   273f0:	ldr	r1, [pc, #3092]	; 2800c <policydb_user_cache@@Base+0x76f0>
   273f4:	add	r3, ip, r2, lsl #2
   273f8:	ldr	ip, [r9, #-172]	; 0xffffff54
   273fc:	mov	r9, r2
   27400:	ldr	r2, [r3, #-172]	; 0xffffff54
   27404:	add	r1, pc, r1
   27408:	orr	r2, r2, ip
   2740c:	str	r2, [r3, #-172]	; 0xffffff54
   27410:	bl	26240 <policydb_user_cache@@Base+0x5924>
   27414:	ldr	r3, [pc, #3060]	; 28010 <policydb_user_cache@@Base+0x76f4>
   27418:	add	r3, pc, r3
   2741c:	ldr	r4, [r3, #20]
   27420:	add	r4, r4, #1
   27424:	str	r4, [r3, #20]
   27428:	ldr	r7, [r7, #24]
   2742c:	cmp	r7, #0
   27430:	beq	28424 <policydb_user_cache@@Base+0x7b08>
   27434:	ldr	r3, [pc, #3032]	; 28014 <policydb_user_cache@@Base+0x76f8>
   27438:	add	r3, pc, r3
   2743c:	ldr	r5, [r3, #16]
   27440:	b	27218 <policydb_user_cache@@Base+0x68fc>
   27444:	cmp	r9, #0
   27448:	ble	2791c <policydb_user_cache@@Base+0x7000>
   2744c:	sub	r2, r9, #1
   27450:	add	ip, sp, #264	; 0x108
   27454:	add	r9, ip, r9, lsl #2
   27458:	ldr	r1, [pc, #3000]	; 28018 <policydb_user_cache@@Base+0x76fc>
   2745c:	add	r3, ip, r2, lsl #2
   27460:	ldr	ip, [r9, #-172]	; 0xffffff54
   27464:	mov	r9, r2
   27468:	ldr	r2, [r3, #-172]	; 0xffffff54
   2746c:	add	r1, pc, r1
   27470:	and	r2, r2, ip
   27474:	str	r2, [r3, #-172]	; 0xffffff54
   27478:	bl	26240 <policydb_user_cache@@Base+0x5924>
   2747c:	b	27414 <policydb_user_cache@@Base+0x6af8>
   27480:	cmp	r9, #0
   27484:	blt	27844 <policydb_user_cache@@Base+0x6f28>
   27488:	add	ip, sp, #264	; 0x108
   2748c:	ldr	r1, [pc, #2952]	; 2801c <policydb_user_cache@@Base+0x7700>
   27490:	add	r3, ip, r9, lsl #2
   27494:	add	r1, pc, r1
   27498:	ldr	r2, [r3, #-172]	; 0xffffff54
   2749c:	rsbs	r2, r2, #1
   274a0:	movcc	r2, #0
   274a4:	str	r2, [r3, #-172]	; 0xffffff54
   274a8:	bl	26240 <policydb_user_cache@@Base+0x5924>
   274ac:	b	27414 <policydb_user_cache@@Base+0x6af8>
   274b0:	mov	r4, #1
   274b4:	str	r4, [sp, #28]
   274b8:	b	27074 <policydb_user_cache@@Base+0x6758>
   274bc:	ldr	ip, [sp, #36]	; 0x24
   274c0:	ldr	r3, [pc, #3380]	; 281fc <policydb_user_cache@@Base+0x78e0>
   274c4:	str	r6, [sp, #28]
   274c8:	ldr	r3, [ip, r3]
   274cc:	ldr	ip, [r3, #12]
   274d0:	cmp	ip, #0
   274d4:	beq	277a8 <policydb_user_cache@@Base+0x6e8c>
   274d8:	ldr	r4, [pc, #2880]	; 28020 <policydb_user_cache@@Base+0x7704>
   274dc:	mov	lr, #1
   274e0:	ldr	r5, [pc, #2876]	; 28024 <policydb_user_cache@@Base+0x7708>
   274e4:	mov	r1, r3
   274e8:	add	r4, pc, r4
   274ec:	ldr	r0, [r3, #16]
   274f0:	str	lr, [r3]
   274f4:	add	r5, pc, r5
   274f8:	movw	r2, #675	; 0x2a3
   274fc:	str	r5, [r3, #4]
   27500:	add	r4, r4, #96	; 0x60
   27504:	str	r4, [r3, #8]
   27508:	str	r2, [sp]
   2750c:	mov	r6, #0
   27510:	ldr	r2, [pc, #2832]	; 28028 <policydb_user_cache@@Base+0x770c>
   27514:	mov	r7, r6
   27518:	ldr	r3, [pc, #2828]	; 2802c <policydb_user_cache@@Base+0x7710>
   2751c:	add	r2, pc, r2
   27520:	add	r3, pc, r3
   27524:	blx	ip
   27528:	ldr	r3, [pc, #2816]	; 28030 <policydb_user_cache@@Base+0x7714>
   2752c:	add	r3, pc, r3
   27530:	ldr	r5, [r3, #16]
   27534:	ldr	r4, [r3, #20]
   27538:	mov	r0, fp
   2753c:	bl	10ca8 <free@plt>
   27540:	ldr	r0, [sp, #28]
   27544:	bl	10ca8 <free@plt>
   27548:	ldr	r0, [sp, #32]
   2754c:	bl	10ca8 <free@plt>
   27550:	cmp	r4, #0
   27554:	beq	27578 <policydb_user_cache@@Base+0x6c5c>
   27558:	ldr	r0, [r5]
   2755c:	cmp	r0, #0
   27560:	beq	27578 <policydb_user_cache@@Base+0x6c5c>
   27564:	mov	r4, r5
   27568:	bl	10ca8 <free@plt>
   2756c:	ldr	r0, [r4, #4]!
   27570:	cmp	r0, #0
   27574:	bne	27568 <policydb_user_cache@@Base+0x6c4c>
   27578:	mov	r0, r6
   2757c:	bl	10ca8 <free@plt>
   27580:	mov	r0, r5
   27584:	bl	10ca8 <free@plt>
   27588:	mov	r0, r7
   2758c:	b	272fc <policydb_user_cache@@Base+0x69e0>
   27590:	ldr	ip, [sp, #40]	; 0x28
   27594:	rsb	r5, r5, r4
   27598:	ldr	r1, [sp, #44]	; 0x2c
   2759c:	ldr	r0, [sl]
   275a0:	ldr	r2, [ip]
   275a4:	bl	2bc4c <policydb_user_cache@@Base+0xb330>
   275a8:	ldr	r3, [pc, #2692]	; 28034 <policydb_user_cache@@Base+0x7718>
   275ac:	mov	r1, r5
   275b0:	mov	r2, #1
   275b4:	add	r3, pc, r3
   275b8:	str	r3, [sp]
   275bc:	mvn	r3, #0
   275c0:	str	r0, [sp, #4]
   275c4:	mov	r0, r8
   275c8:	bl	10e64 <__snprintf_chk@plt>
   275cc:	b	2719c <policydb_user_cache@@Base+0x6880>
   275d0:	ldr	ip, [sp, #60]	; 0x3c
   275d4:	mov	r3, #2
   275d8:	cmp	ip, #0
   275dc:	beq	289f4 <policydb_user_cache@@Base+0x80d8>
   275e0:	tst	r2, #1
   275e4:	bne	277fc <policydb_user_cache@@Base+0x6ee0>
   275e8:	tst	r2, #2
   275ec:	bne	27988 <policydb_user_cache@@Base+0x706c>
   275f0:	ands	r2, r2, #4
   275f4:	beq	28b8c <policydb_user_cache@@Base+0x8270>
   275f8:	ldr	r2, [pc, #2616]	; 28038 <policydb_user_cache@@Base+0x771c>
   275fc:	add	sl, sp, #132	; 0x84
   27600:	mov	r1, #128	; 0x80
   27604:	ldr	r5, [ip, #8]
   27608:	add	r2, pc, r2
   2760c:	str	r3, [sp, #4]
   27610:	str	r2, [sp]
   27614:	mov	r0, sl
   27618:	mov	r3, r1
   2761c:	mov	r2, #1
   27620:	mov	r4, #4
   27624:	bl	10e64 <__snprintf_chk@plt>
   27628:	mov	r0, r6
   2762c:	bl	10ca8 <free@plt>
   27630:	mov	r0, sl
   27634:	bl	10dd4 <__strdup@plt>
   27638:	mov	r6, r0
   2763c:	ldr	r3, [r7, #8]
   27640:	cmp	r3, #1
   27644:	beq	277b4 <policydb_user_cache@@Base+0x6e98>
   27648:	cmp	r3, #2
   2764c:	beq	27754 <policydb_user_cache@@Base+0x6e38>
   27650:	ldr	r3, [pc, #2980]	; 281fc <policydb_user_cache@@Base+0x78e0>
   27654:	ldr	r4, [sp, #36]	; 0x24
   27658:	str	r6, [sp, #28]
   2765c:	ldr	r3, [r4, r3]
   27660:	ldr	ip, [r3, #12]
   27664:	cmp	ip, #0
   27668:	beq	28398 <policydb_user_cache@@Base+0x7a7c>
   2766c:	ldr	r4, [pc, #2504]	; 2803c <policydb_user_cache@@Base+0x7720>
   27670:	mov	lr, #1
   27674:	ldr	r5, [pc, #2500]	; 28040 <policydb_user_cache@@Base+0x7724>
   27678:	mov	r1, r3
   2767c:	add	r4, pc, r4
   27680:	ldr	r0, [r3, #16]
   27684:	str	lr, [r3]
   27688:	add	r5, pc, r5
   2768c:	movw	r2, #670	; 0x29e
   27690:	str	r5, [r3, #4]
   27694:	add	r4, r4, #96	; 0x60
   27698:	str	r4, [r3, #8]
   2769c:	str	r2, [sp]
   276a0:	mov	r6, #0
   276a4:	ldr	r2, [pc, #2456]	; 28044 <policydb_user_cache@@Base+0x7728>
   276a8:	mov	r7, r6
   276ac:	ldr	r3, [pc, #2452]	; 28048 <policydb_user_cache@@Base+0x772c>
   276b0:	add	r2, pc, r2
   276b4:	add	r3, pc, r3
   276b8:	blx	ip
   276bc:	ldr	r3, [pc, #2440]	; 2804c <policydb_user_cache@@Base+0x7730>
   276c0:	add	r3, pc, r3
   276c4:	ldr	r5, [r3, #16]
   276c8:	ldr	r4, [r3, #20]
   276cc:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   276d0:	cmp	r3, #2
   276d4:	beq	27ebc <policydb_user_cache@@Base+0x75a0>
   276d8:	bls	279b8 <policydb_user_cache@@Base+0x709c>
   276dc:	cmp	r3, #4
   276e0:	beq	27e3c <policydb_user_cache@@Base+0x7520>
   276e4:	cmp	r3, #32
   276e8:	bne	27d54 <policydb_user_cache@@Base+0x7438>
   276ec:	ldr	ip, [sp, #68]	; 0x44
   276f0:	mov	r0, r6
   276f4:	add	r4, ip, #12
   276f8:	bl	10ca8 <free@plt>
   276fc:	mov	r0, #3
   27700:	bl	10d44 <malloc@plt>
   27704:	ldr	ip, [sp, #60]	; 0x3c
   27708:	add	r5, ip, #12
   2770c:	subs	r6, r0, #0
   27710:	beq	2772c <policydb_user_cache@@Base+0x6e10>
   27714:	ldr	r3, [pc, #2356]	; 28050 <policydb_user_cache@@Base+0x7734>
   27718:	add	r3, pc, r3
   2771c:	ldr	r3, [r3]
   27720:	strh	r3, [r6]
   27724:	lsr	r3, r3, #16
   27728:	strb	r3, [r6, #2]
   2772c:	ldr	r0, [sp, #32]
   27730:	bl	10ca8 <free@plt>
   27734:	mov	r0, #3
   27738:	bl	10d44 <malloc@plt>
   2773c:	cmp	r0, #0
   27740:	str	r0, [sp, #32]
   27744:	beq	27af8 <policydb_user_cache@@Base+0x71dc>
   27748:	ldr	r3, [pc, #2308]	; 28054 <policydb_user_cache@@Base+0x7738>
   2774c:	add	r3, pc, r3
   27750:	b	27ae8 <policydb_user_cache@@Base+0x71cc>
   27754:	sub	r1, r5, #1
   27758:	add	r0, r7, #12
   2775c:	bl	13b38 <__assert_fail@plt+0x2cc8>
   27760:	add	r9, r9, #1
   27764:	add	r3, sp, #264	; 0x108
   27768:	mov	r1, r4
   2776c:	add	ip, r3, r9, lsl #2
   27770:	ldr	r3, [pc, #2272]	; 28058 <policydb_user_cache@@Base+0x773c>
   27774:	mov	r2, r6
   27778:	add	r3, pc, r3
   2777c:	rsbs	r0, r0, #1
   27780:	movcc	r0, #0
   27784:	str	r0, [ip, #-172]	; 0xffffff54
   27788:	eor	r0, r0, #1
   2778c:	str	r0, [sp]
   27790:	mov	r0, r7
   27794:	bl	26400 <policydb_user_cache@@Base+0x5ae4>
   27798:	b	27414 <policydb_user_cache@@Base+0x6af8>
   2779c:	ldr	ip, [sp, #68]	; 0x44
   277a0:	mov	r3, #1
   277a4:	b	275d8 <policydb_user_cache@@Base+0x6cbc>
   277a8:	mov	r6, ip
   277ac:	mov	r7, r6
   277b0:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   277b4:	sub	r1, r5, #1
   277b8:	add	r0, r7, #12
   277bc:	bl	13b38 <__assert_fail@plt+0x2cc8>
   277c0:	add	r9, r9, #1
   277c4:	add	lr, sp, #264	; 0x108
   277c8:	mov	r1, r4
   277cc:	add	ip, lr, r9, lsl #2
   277d0:	rsbs	r2, r0, #1
   277d4:	mov	r3, r0
   277d8:	mov	r0, r7
   277dc:	movcc	r2, #0
   277e0:	str	r2, [sp]
   277e4:	str	r3, [ip, #-172]	; 0xffffff54
   277e8:	mov	r2, r6
   277ec:	ldr	r3, [pc, #2152]	; 2805c <policydb_user_cache@@Base+0x7740>
   277f0:	add	r3, pc, r3
   277f4:	bl	26400 <policydb_user_cache@@Base+0x5ae4>
   277f8:	b	27414 <policydb_user_cache@@Base+0x6af8>
   277fc:	add	r4, sp, #132	; 0x84
   27800:	ldr	r2, [pc, #2136]	; 28060 <policydb_user_cache@@Base+0x7744>
   27804:	mov	r1, #128	; 0x80
   27808:	str	r3, [sp, #4]
   2780c:	add	r2, pc, r2
   27810:	mov	r3, r1
   27814:	str	r2, [sp]
   27818:	mov	r0, r4
   2781c:	mov	r2, #1
   27820:	ldr	r5, [ip]
   27824:	bl	10e64 <__snprintf_chk@plt>
   27828:	mov	r0, r6
   2782c:	bl	10ca8 <free@plt>
   27830:	mov	r0, r4
   27834:	bl	10dd4 <__strdup@plt>
   27838:	mov	r4, #1
   2783c:	mov	r6, r0
   27840:	b	2763c <policydb_user_cache@@Base+0x6d20>
   27844:	ldr	r3, [pc, #2480]	; 281fc <policydb_user_cache@@Base+0x78e0>
   27848:	ldr	r4, [sp, #36]	; 0x24
   2784c:	ldr	r3, [r4, r3]
   27850:	ldr	ip, [r3, #12]
   27854:	cmp	ip, #0
   27858:	beq	27488 <policydb_user_cache@@Base+0x6b6c>
   2785c:	ldr	r4, [sp, #52]	; 0x34
   27860:	mov	lr, #1
   27864:	ldr	r2, [pc, #2040]	; 28064 <policydb_user_cache@@Base+0x7748>
   27868:	mov	r1, r3
   2786c:	ldr	r0, [r3, #16]
   27870:	str	lr, [r3]
   27874:	add	r2, pc, r2
   27878:	stmib	r3, {r2, r4}
   2787c:	movw	r2, #475	; 0x1db
   27880:	ldr	r3, [pc, #2016]	; 28068 <policydb_user_cache@@Base+0x774c>
   27884:	str	r2, [sp]
   27888:	ldr	r2, [pc, #2012]	; 2806c <policydb_user_cache@@Base+0x7750>
   2788c:	add	r3, pc, r3
   27890:	add	r2, pc, r2
   27894:	blx	ip
   27898:	ldr	r3, [pc, #2000]	; 28070 <policydb_user_cache@@Base+0x7754>
   2789c:	add	r3, pc, r3
   278a0:	ldr	r2, [r3, #20]
   278a4:	ldr	r3, [r3, #16]
   278a8:	ldr	r0, [r3, r2, lsl #2]
   278ac:	b	27488 <policydb_user_cache@@Base+0x6b6c>
   278b0:	ldr	r3, [pc, #2372]	; 281fc <policydb_user_cache@@Base+0x78e0>
   278b4:	ldr	r4, [sp, #36]	; 0x24
   278b8:	ldr	r3, [r4, r3]
   278bc:	ldr	ip, [r3, #12]
   278c0:	cmp	ip, #0
   278c4:	beq	273e4 <policydb_user_cache@@Base+0x6ac8>
   278c8:	ldr	r4, [sp, #40]	; 0x28
   278cc:	mov	lr, #1
   278d0:	ldr	r2, [pc, #1948]	; 28074 <policydb_user_cache@@Base+0x7758>
   278d4:	mov	r1, r3
   278d8:	ldr	r0, [r3, #16]
   278dc:	str	lr, [r3]
   278e0:	add	r2, pc, r2
   278e4:	stmib	r3, {r2, r4}
   278e8:	movw	r2, #486	; 0x1e6
   278ec:	ldr	r3, [pc, #1924]	; 28078 <policydb_user_cache@@Base+0x775c>
   278f0:	str	r2, [sp]
   278f4:	ldr	r2, [pc, #1920]	; 2807c <policydb_user_cache@@Base+0x7760>
   278f8:	add	r3, pc, r3
   278fc:	add	r2, pc, r2
   27900:	blx	ip
   27904:	ldr	r3, [pc, #1908]	; 28080 <policydb_user_cache@@Base+0x7764>
   27908:	add	r3, pc, r3
   2790c:	ldr	r2, [r3, #20]
   27910:	ldr	r3, [r3, #16]
   27914:	ldr	r0, [r3, r2, lsl #2]
   27918:	b	273e4 <policydb_user_cache@@Base+0x6ac8>
   2791c:	ldr	r3, [pc, #2264]	; 281fc <policydb_user_cache@@Base+0x78e0>
   27920:	ldr	r4, [sp, #36]	; 0x24
   27924:	ldr	r3, [r4, r3]
   27928:	ldr	ip, [r3, #12]
   2792c:	cmp	ip, #0
   27930:	beq	2744c <policydb_user_cache@@Base+0x6b30>
   27934:	ldr	r4, [sp, #44]	; 0x2c
   27938:	mov	lr, #1
   2793c:	ldr	r2, [pc, #1856]	; 28084 <policydb_user_cache@@Base+0x7768>
   27940:	mov	r1, r3
   27944:	ldr	r0, [r3, #16]
   27948:	str	lr, [r3]
   2794c:	add	r2, pc, r2
   27950:	stmib	r3, {r2, r4}
   27954:	mov	r2, #480	; 0x1e0
   27958:	ldr	r3, [pc, #1832]	; 28088 <policydb_user_cache@@Base+0x776c>
   2795c:	str	r2, [sp]
   27960:	ldr	r2, [pc, #1828]	; 2808c <policydb_user_cache@@Base+0x7770>
   27964:	add	r3, pc, r3
   27968:	add	r2, pc, r2
   2796c:	blx	ip
   27970:	ldr	r3, [pc, #1816]	; 28090 <policydb_user_cache@@Base+0x7774>
   27974:	add	r3, pc, r3
   27978:	ldr	r2, [r3, #20]
   2797c:	ldr	r3, [r3, #16]
   27980:	ldr	r0, [r3, r2, lsl #2]
   27984:	b	2744c <policydb_user_cache@@Base+0x6b30>
   27988:	ldr	r2, [pc, #1796]	; 28094 <policydb_user_cache@@Base+0x7778>
   2798c:	add	sl, sp, #132	; 0x84
   27990:	mov	r1, #128	; 0x80
   27994:	ldr	r5, [ip, #4]
   27998:	add	r2, pc, r2
   2799c:	str	r3, [sp, #4]
   279a0:	str	r2, [sp]
   279a4:	mov	r0, sl
   279a8:	mov	r3, r1
   279ac:	mov	r2, #1
   279b0:	mov	r4, #2
   279b4:	b	27624 <policydb_user_cache@@Base+0x6d08>
   279b8:	cmp	r3, #1
   279bc:	bne	27d54 <policydb_user_cache@@Base+0x7438>
   279c0:	ldr	r4, [sp, #68]	; 0x44
   279c4:	mov	r0, r6
   279c8:	ldr	ip, [sp, #60]	; 0x3c
   279cc:	ldr	r5, [r4]
   279d0:	ldr	r4, [ip]
   279d4:	bl	10ca8 <free@plt>
   279d8:	mov	r0, #3
   279dc:	bl	10d44 <malloc@plt>
   279e0:	subs	r6, r0, #0
   279e4:	beq	27a00 <policydb_user_cache@@Base+0x70e4>
   279e8:	ldr	r3, [pc, #1704]	; 28098 <policydb_user_cache@@Base+0x777c>
   279ec:	add	r3, pc, r3
   279f0:	ldr	r3, [r3]
   279f4:	strh	r3, [r6]
   279f8:	lsr	r3, r3, #16
   279fc:	strb	r3, [r6, #2]
   27a00:	ldr	r0, [sp, #32]
   27a04:	bl	10ca8 <free@plt>
   27a08:	mov	r0, #3
   27a0c:	bl	10d44 <malloc@plt>
   27a10:	cmp	r0, #0
   27a14:	str	r0, [sp, #32]
   27a18:	beq	28804 <policydb_user_cache@@Base+0x7ee8>
   27a1c:	ldr	r3, [pc, #1656]	; 2809c <policydb_user_cache@@Base+0x7780>
   27a20:	add	r3, pc, r3
   27a24:	ldr	r3, [r3]
   27a28:	strh	r3, [r0]
   27a2c:	lsr	r3, r3, #16
   27a30:	strb	r3, [r0, #2]
   27a34:	ldr	r3, [r7, #8]
   27a38:	cmp	r3, #1
   27a3c:	beq	286f8 <policydb_user_cache@@Base+0x7ddc>
   27a40:	cmp	r3, #2
   27a44:	bne	28678 <policydb_user_cache@@Base+0x7d5c>
   27a48:	add	r9, r9, #1
   27a4c:	subs	r4, r5, r4
   27a50:	add	r1, sp, #264	; 0x108
   27a54:	ldr	r2, [pc, #1604]	; 280a0 <policydb_user_cache@@Base+0x7784>
   27a58:	add	ip, r1, r9, lsl #2
   27a5c:	movne	r4, #1
   27a60:	mov	r0, r6
   27a64:	eor	r3, r4, #1
   27a68:	ldr	r1, [sp, #32]
   27a6c:	add	r2, pc, r2
   27a70:	str	r4, [ip, #-172]	; 0xffffff54
   27a74:	bl	2634c <policydb_user_cache@@Base+0x5a30>
   27a78:	b	27414 <policydb_user_cache@@Base+0x6af8>
   27a7c:	cmp	r3, #128	; 0x80
   27a80:	bne	27d54 <policydb_user_cache@@Base+0x7438>
   27a84:	ldr	ip, [sp, #68]	; 0x44
   27a88:	mov	r0, r6
   27a8c:	add	r4, ip, #24
   27a90:	bl	10ca8 <free@plt>
   27a94:	mov	r0, #3
   27a98:	bl	10d44 <malloc@plt>
   27a9c:	ldr	ip, [sp, #60]	; 0x3c
   27aa0:	add	r5, ip, #12
   27aa4:	subs	r6, r0, #0
   27aa8:	beq	27ac4 <policydb_user_cache@@Base+0x71a8>
   27aac:	ldr	r3, [pc, #1520]	; 280a4 <policydb_user_cache@@Base+0x7788>
   27ab0:	add	r3, pc, r3
   27ab4:	ldr	r3, [r3]
   27ab8:	strh	r3, [r6]
   27abc:	lsr	r3, r3, #16
   27ac0:	strb	r3, [r6, #2]
   27ac4:	ldr	r0, [sp, #32]
   27ac8:	bl	10ca8 <free@plt>
   27acc:	mov	r0, #3
   27ad0:	bl	10d44 <malloc@plt>
   27ad4:	cmp	r0, #0
   27ad8:	str	r0, [sp, #32]
   27adc:	beq	27af8 <policydb_user_cache@@Base+0x71dc>
   27ae0:	ldr	r3, [pc, #1472]	; 280a8 <policydb_user_cache@@Base+0x778c>
   27ae4:	add	r3, pc, r3
   27ae8:	ldr	r3, [r3]
   27aec:	strh	r3, [r0]
   27af0:	lsr	r3, r3, #16
   27af4:	strb	r3, [r0, #2]
   27af8:	ldr	r3, [r7, #8]
   27afc:	sub	r3, r3, #1
   27b00:	cmp	r3, #4
   27b04:	addls	pc, pc, r3, lsl #2
   27b08:	b	2823c <policydb_user_cache@@Base+0x7920>
   27b0c:	b	27ca0 <policydb_user_cache@@Base+0x7384>
   27b10:	b	27cf4 <policydb_user_cache@@Base+0x73d8>
   27b14:	b	27c4c <policydb_user_cache@@Base+0x7330>
   27b18:	b	27bf8 <policydb_user_cache@@Base+0x72dc>
   27b1c:	b	27b88 <policydb_user_cache@@Base+0x726c>
   27b20:	ldr	r3, [pc, #1748]	; 281fc <policydb_user_cache@@Base+0x78e0>
   27b24:	ldr	ip, [sp, #36]	; 0x24
   27b28:	str	r6, [sp, #28]
   27b2c:	ldr	r2, [ip, r3]
   27b30:	ldr	r3, [r2, #12]
   27b34:	cmp	r3, #0
   27b38:	beq	27d48 <policydb_user_cache@@Base+0x742c>
   27b3c:	ldr	lr, [pc, #1384]	; 280ac <policydb_user_cache@@Base+0x7790>
   27b40:	mov	r4, #1
   27b44:	ldr	ip, [pc, #1380]	; 280b0 <policydb_user_cache@@Base+0x7794>
   27b48:	mov	r1, r2
   27b4c:	add	lr, pc, lr
   27b50:	str	r4, [r2]
   27b54:	add	ip, pc, ip
   27b58:	mov	r6, r0
   27b5c:	str	ip, [r2, #4]
   27b60:	add	r0, lr, #96	; 0x60
   27b64:	str	r0, [r2, #8]
   27b68:	mvn	r7, #11
   27b6c:	ldr	r0, [r2, #16]
   27b70:	ldr	r2, [pc, #1340]	; 280b4 <policydb_user_cache@@Base+0x7798>
   27b74:	add	r2, pc, r2
   27b78:	blx	r3
   27b7c:	ldr	r5, [sl, #16]
   27b80:	ldr	r4, [sl, #20]
   27b84:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   27b88:	ldr	r2, [r5]
   27b8c:	add	r9, r9, #1
   27b90:	ldr	r3, [r4]
   27b94:	cmp	r2, r3
   27b98:	bcs	288c4 <policydb_user_cache@@Base+0x7fa8>
   27b9c:	add	r2, r4, #4
   27ba0:	add	sl, r5, #4
   27ba4:	mov	r0, r2
   27ba8:	mov	r1, sl
   27bac:	bl	13a44 <__assert_fail@plt+0x2bd4>
   27bb0:	rsbs	r0, r0, #1
   27bb4:	movcc	r0, #0
   27bb8:	eor	r3, r0, #1
   27bbc:	mov	r2, r0
   27bc0:	add	lr, sp, #264	; 0x108
   27bc4:	mov	r0, r6
   27bc8:	add	ip, lr, r9, lsl #2
   27bcc:	ldr	r1, [sp, #32]
   27bd0:	str	r2, [ip, #-172]	; 0xffffff54
   27bd4:	ldr	r2, [pc, #1244]	; 280b8 <policydb_user_cache@@Base+0x779c>
   27bd8:	add	r2, pc, r2
   27bdc:	bl	2634c <policydb_user_cache@@Base+0x5a30>
   27be0:	ldr	r3, [pc, #1236]	; 280bc <policydb_user_cache@@Base+0x77a0>
   27be4:	add	r3, pc, r3
   27be8:	ldr	r4, [r3, #20]
   27bec:	add	r4, r4, #1
   27bf0:	str	r4, [r3, #20]
   27bf4:	b	27428 <policydb_user_cache@@Base+0x6b0c>
   27bf8:	ldr	r2, [r5]
   27bfc:	add	r9, r9, #1
   27c00:	ldr	r3, [r4]
   27c04:	cmp	r2, r3
   27c08:	movcc	r3, #1
   27c0c:	movcc	r2, #0
   27c10:	bcs	28908 <policydb_user_cache@@Base+0x7fec>
   27c14:	add	r4, sp, #264	; 0x108
   27c18:	mov	r0, r6
   27c1c:	add	ip, r4, r9, lsl #2
   27c20:	ldr	r1, [sp, #32]
   27c24:	str	r2, [ip, #-172]	; 0xffffff54
   27c28:	ldr	r2, [pc, #1168]	; 280c0 <policydb_user_cache@@Base+0x77a4>
   27c2c:	add	r2, pc, r2
   27c30:	bl	2634c <policydb_user_cache@@Base+0x5a30>
   27c34:	ldr	r3, [pc, #1160]	; 280c4 <policydb_user_cache@@Base+0x77a8>
   27c38:	add	r3, pc, r3
   27c3c:	ldr	r4, [r3, #20]
   27c40:	add	r4, r4, #1
   27c44:	str	r4, [r3, #20]
   27c48:	b	27428 <policydb_user_cache@@Base+0x6b0c>
   27c4c:	ldr	r2, [r4]
   27c50:	add	r9, r9, #1
   27c54:	ldr	r3, [r5]
   27c58:	cmp	r2, r3
   27c5c:	movcc	r3, #1
   27c60:	movcc	r2, #0
   27c64:	bcs	28888 <policydb_user_cache@@Base+0x7f6c>
   27c68:	add	lr, sp, #264	; 0x108
   27c6c:	mov	r0, r6
   27c70:	add	ip, lr, r9, lsl #2
   27c74:	ldr	r1, [sp, #32]
   27c78:	str	r2, [ip, #-172]	; 0xffffff54
   27c7c:	ldr	r2, [pc, #1092]	; 280c8 <policydb_user_cache@@Base+0x77ac>
   27c80:	add	r2, pc, r2
   27c84:	bl	2634c <policydb_user_cache@@Base+0x5a30>
   27c88:	ldr	r3, [pc, #1084]	; 280cc <policydb_user_cache@@Base+0x77b0>
   27c8c:	add	r3, pc, r3
   27c90:	ldr	r4, [r3, #20]
   27c94:	add	r4, r4, #1
   27c98:	str	r4, [r3, #20]
   27c9c:	b	27428 <policydb_user_cache@@Base+0x6b0c>
   27ca0:	ldr	r2, [r4]
   27ca4:	add	r9, r9, #1
   27ca8:	ldr	r3, [r5]
   27cac:	cmp	r2, r3
   27cb0:	movne	r3, #1
   27cb4:	movne	r2, #0
   27cb8:	beq	28b04 <policydb_user_cache@@Base+0x81e8>
   27cbc:	add	lr, sp, #264	; 0x108
   27cc0:	mov	r0, r6
   27cc4:	add	ip, lr, r9, lsl #2
   27cc8:	ldr	r1, [sp, #32]
   27ccc:	str	r2, [ip, #-172]	; 0xffffff54
   27cd0:	ldr	r2, [pc, #1016]	; 280d0 <policydb_user_cache@@Base+0x77b4>
   27cd4:	add	r2, pc, r2
   27cd8:	bl	2634c <policydb_user_cache@@Base+0x5a30>
   27cdc:	ldr	r3, [pc, #1008]	; 280d4 <policydb_user_cache@@Base+0x77b8>
   27ce0:	add	r3, pc, r3
   27ce4:	ldr	r4, [r3, #20]
   27ce8:	add	r4, r4, #1
   27cec:	str	r4, [r3, #20]
   27cf0:	b	27428 <policydb_user_cache@@Base+0x6b0c>
   27cf4:	ldr	r2, [r4]
   27cf8:	add	r9, r9, #1
   27cfc:	ldr	r3, [r5]
   27d00:	cmp	r2, r3
   27d04:	movne	r3, #0
   27d08:	movne	r2, #1
   27d0c:	beq	28ae4 <policydb_user_cache@@Base+0x81c8>
   27d10:	add	r4, sp, #264	; 0x108
   27d14:	mov	r0, r6
   27d18:	add	ip, r4, r9, lsl #2
   27d1c:	ldr	r1, [sp, #32]
   27d20:	str	r2, [ip, #-172]	; 0xffffff54
   27d24:	ldr	r2, [pc, #940]	; 280d8 <policydb_user_cache@@Base+0x77bc>
   27d28:	add	r2, pc, r2
   27d2c:	bl	2634c <policydb_user_cache@@Base+0x5a30>
   27d30:	ldr	r3, [pc, #932]	; 280dc <policydb_user_cache@@Base+0x77c0>
   27d34:	add	r3, pc, r3
   27d38:	ldr	r4, [r3, #20]
   27d3c:	add	r4, r4, #1
   27d40:	str	r4, [r3, #20]
   27d44:	b	27428 <policydb_user_cache@@Base+0x6b0c>
   27d48:	mov	r6, r3
   27d4c:	mvn	r7, #11
   27d50:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   27d54:	ldr	ip, [sp, #36]	; 0x24
   27d58:	ldr	r3, [pc, #1180]	; 281fc <policydb_user_cache@@Base+0x78e0>
   27d5c:	str	r6, [sp, #28]
   27d60:	ldr	r3, [ip, r3]
   27d64:	ldr	ip, [r3, #12]
   27d68:	cmp	ip, #0
   27d6c:	beq	277a8 <policydb_user_cache@@Base+0x6e8c>
   27d70:	ldr	r4, [pc, #872]	; 280e0 <policydb_user_cache@@Base+0x77c4>
   27d74:	mov	lr, #1
   27d78:	ldr	r5, [pc, #868]	; 280e4 <policydb_user_cache@@Base+0x77c8>
   27d7c:	mov	r1, r3
   27d80:	add	r4, pc, r4
   27d84:	ldr	r0, [r3, #16]
   27d88:	str	lr, [r3]
   27d8c:	add	r5, pc, r5
   27d90:	movw	r2, #605	; 0x25d
   27d94:	str	r5, [r3, #4]
   27d98:	add	r4, r4, #96	; 0x60
   27d9c:	str	r4, [r3, #8]
   27da0:	str	r2, [sp]
   27da4:	mov	r6, #0
   27da8:	ldr	r2, [pc, #824]	; 280e8 <policydb_user_cache@@Base+0x77cc>
   27dac:	mov	r7, r6
   27db0:	ldr	r3, [pc, #820]	; 280ec <policydb_user_cache@@Base+0x77d0>
   27db4:	add	r2, pc, r2
   27db8:	add	r3, pc, r3
   27dbc:	blx	ip
   27dc0:	ldr	r3, [pc, #808]	; 280f0 <policydb_user_cache@@Base+0x77d4>
   27dc4:	add	r3, pc, r3
   27dc8:	ldr	r5, [r3, #16]
   27dcc:	ldr	r4, [r3, #20]
   27dd0:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   27dd4:	ldr	ip, [sp, #68]	; 0x44
   27dd8:	mov	r0, r6
   27ddc:	add	r4, ip, #24
   27de0:	bl	10ca8 <free@plt>
   27de4:	mov	r0, #3
   27de8:	bl	10d44 <malloc@plt>
   27dec:	ldr	ip, [sp, #60]	; 0x3c
   27df0:	add	r5, ip, #24
   27df4:	subs	r6, r0, #0
   27df8:	beq	27e14 <policydb_user_cache@@Base+0x74f8>
   27dfc:	ldr	r3, [pc, #752]	; 280f4 <policydb_user_cache@@Base+0x77d8>
   27e00:	add	r3, pc, r3
   27e04:	ldr	r3, [r3]
   27e08:	strh	r3, [r6]
   27e0c:	lsr	r3, r3, #16
   27e10:	strb	r3, [r6, #2]
   27e14:	ldr	r0, [sp, #32]
   27e18:	bl	10ca8 <free@plt>
   27e1c:	mov	r0, #3
   27e20:	bl	10d44 <malloc@plt>
   27e24:	cmp	r0, #0
   27e28:	str	r0, [sp, #32]
   27e2c:	beq	27af8 <policydb_user_cache@@Base+0x71dc>
   27e30:	ldr	r3, [pc, #704]	; 280f8 <policydb_user_cache@@Base+0x77dc>
   27e34:	add	r3, pc, r3
   27e38:	b	27ae8 <policydb_user_cache@@Base+0x71cc>
   27e3c:	ldr	r4, [sp, #68]	; 0x44
   27e40:	mov	r0, r6
   27e44:	ldr	ip, [sp, #60]	; 0x3c
   27e48:	ldr	r5, [r4, #8]
   27e4c:	ldr	r4, [ip, #8]
   27e50:	bl	10ca8 <free@plt>
   27e54:	mov	r0, #3
   27e58:	bl	10d44 <malloc@plt>
   27e5c:	subs	r6, r0, #0
   27e60:	beq	27e7c <policydb_user_cache@@Base+0x7560>
   27e64:	ldr	r3, [pc, #656]	; 280fc <policydb_user_cache@@Base+0x77e0>
   27e68:	add	r3, pc, r3
   27e6c:	ldr	r3, [r3]
   27e70:	strh	r3, [r6]
   27e74:	lsr	r3, r3, #16
   27e78:	strb	r3, [r6, #2]
   27e7c:	ldr	r0, [sp, #32]
   27e80:	bl	10ca8 <free@plt>
   27e84:	mov	r0, #3
   27e88:	bl	10d44 <malloc@plt>
   27e8c:	cmp	r0, #0
   27e90:	str	r0, [sp, #32]
   27e94:	beq	28804 <policydb_user_cache@@Base+0x7ee8>
   27e98:	ldr	r3, [pc, #608]	; 28100 <policydb_user_cache@@Base+0x77e4>
   27e9c:	ldr	ip, [sp, #32]
   27ea0:	add	r3, pc, r3
   27ea4:	ldr	r3, [r3]
   27ea8:	strh	r3, [ip]
   27eac:	lsr	r3, r3, #16
   27eb0:	strb	r3, [ip, #2]
   27eb4:	ldr	r3, [r7, #8]
   27eb8:	b	27a38 <policydb_user_cache@@Base+0x711c>
   27ebc:	ldr	r3, [pc, #576]	; 28104 <policydb_user_cache@@Base+0x77e8>
   27ec0:	mov	r0, r6
   27ec4:	ldr	r4, [sp, #68]	; 0x44
   27ec8:	add	r3, pc, r3
   27ecc:	ldr	ip, [sp, #60]	; 0x3c
   27ed0:	ldr	r3, [r3]
   27ed4:	ldr	r5, [r4, #4]
   27ed8:	ldr	r4, [ip, #4]
   27edc:	ldr	r3, [r3, #124]	; 0x7c
   27ee0:	sub	r1, r5, #-1073741823	; 0xc0000001
   27ee4:	sub	r2, r4, #-1073741823	; 0xc0000001
   27ee8:	ldr	r2, [r3, r2, lsl #2]
   27eec:	ldr	sl, [r3, r1, lsl #2]
   27ef0:	str	r2, [sp, #28]
   27ef4:	bl	10ca8 <free@plt>
   27ef8:	mov	r0, #3
   27efc:	bl	10d44 <malloc@plt>
   27f00:	subs	r6, r0, #0
   27f04:	beq	27f20 <policydb_user_cache@@Base+0x7604>
   27f08:	ldr	r3, [pc, #504]	; 28108 <policydb_user_cache@@Base+0x77ec>
   27f0c:	add	r3, pc, r3
   27f10:	ldr	r3, [r3]
   27f14:	strh	r3, [r6]
   27f18:	lsr	r3, r3, #16
   27f1c:	strb	r3, [r6, #2]
   27f20:	ldr	r0, [sp, #32]
   27f24:	bl	10ca8 <free@plt>
   27f28:	mov	r0, #3
   27f2c:	bl	10d44 <malloc@plt>
   27f30:	cmp	r0, #0
   27f34:	str	r0, [sp, #32]
   27f38:	beq	27f54 <policydb_user_cache@@Base+0x7638>
   27f3c:	ldr	r3, [pc, #456]	; 2810c <policydb_user_cache@@Base+0x77f0>
   27f40:	add	r3, pc, r3
   27f44:	ldr	r3, [r3]
   27f48:	strh	r3, [r0]
   27f4c:	lsr	r3, r3, #16
   27f50:	strb	r3, [r0, #2]
   27f54:	ldr	r3, [r7, #8]
   27f58:	cmp	r3, #4
   27f5c:	beq	28980 <policydb_user_cache@@Base+0x8064>
   27f60:	cmp	r3, #5
   27f64:	beq	28928 <policydb_user_cache@@Base+0x800c>
   27f68:	cmp	r3, #3
   27f6c:	bne	27a38 <policydb_user_cache@@Base+0x711c>
   27f70:	sub	r1, r4, #1
   27f74:	add	r0, sl, #4
   27f78:	bl	13b38 <__assert_fail@plt+0x2cc8>
   27f7c:	add	r9, r9, #1
   27f80:	add	lr, sp, #264	; 0x108
   27f84:	ldr	r1, [sp, #32]
   27f88:	add	ip, lr, r9, lsl #2
   27f8c:	rsbs	r3, r0, #1
   27f90:	mov	r2, r0
   27f94:	str	r2, [ip, #-172]	; 0xffffff54
   27f98:	mov	r0, r6
   27f9c:	ldr	r2, [pc, #364]	; 28110 <policydb_user_cache@@Base+0x77f4>
   27fa0:	movcc	r3, #0
   27fa4:	add	r2, pc, r2
   27fa8:	bl	2634c <policydb_user_cache@@Base+0x5a30>
   27fac:	ldr	r3, [pc, #352]	; 28114 <policydb_user_cache@@Base+0x77f8>
   27fb0:	add	r3, pc, r3
   27fb4:	ldr	r4, [r3, #20]
   27fb8:	add	r4, r4, #1
   27fbc:	str	r4, [r3, #20]
   27fc0:	b	27428 <policydb_user_cache@@Base+0x6b0c>
   27fc4:	strdeq	r1, [r3], -r0
   27fc8:	strheq	r0, [r0], -ip
   27fcc:	andeq	r2, r3, r0, ror #8
   27fd0:	andeq	ip, r1, r0, asr #30
   27fd4:	andeq	r2, r3, r0, asr r4
   27fd8:	andeq	lr, r1, r0, lsr r8
   27fdc:			; <UNDEFINED> instruction: 0x0001b8b4
   27fe0:	andeq	r2, r3, ip, asr #9
   27fe4:	andeq	lr, r1, r4, asr r3
   27fe8:	andeq	lr, r1, r0, asr r3
   27fec:	andeq	lr, r1, r8, asr #6
   27ff0:	andeq	r2, r3, ip, lsr r4
   27ff4:	andeq	r2, r3, r8, lsr #8
   27ff8:	andeq	lr, r1, r4, ror #4
   27ffc:	muleq	r1, r0, lr
   28000:	andeq	lr, r1, r4, lsl r6
   28004:	andeq	lr, r1, r4, lsr #12
   28008:	strdeq	lr, [r1], -r4
   2800c:	andeq	lr, r1, ip, lsl #11
   28010:	andeq	r2, r3, r0, ror r2
   28014:	andeq	r2, r3, r0, asr r2
   28018:	andeq	pc, r1, r8, lsr #24
   2801c:	strdeq	lr, [r1], -r8
   28020:	andeq	lr, r1, r0, asr r0
   28024:	andeq	fp, r1, r8, ror ip
   28028:	andeq	lr, r1, r0, asr r4
   2802c:	andeq	lr, r1, r0, ror #8
   28030:	andeq	r2, r3, ip, asr r1
   28034:	andeq	lr, r1, r4, asr #6
   28038:	andeq	lr, r1, r4, ror #7
   2803c:			; <UNDEFINED> instruction: 0x0001debc
   28040:	andeq	fp, r1, r4, ror #21
   28044:			; <UNDEFINED> instruction: 0x0001e2bc
   28048:	andeq	lr, r1, ip, asr #5
   2804c:	andeq	r1, r3, r8, asr #31
   28050:	andeq	lr, r1, r8, lsr #5
   28054:	andeq	lr, r1, r8, ror r2
   28058:	andeq	lr, r1, ip, asr r2
   2805c:	andeq	lr, r1, r8, ror #3
   28060:	ldrdeq	lr, [r1], -r0
   28064:	strdeq	fp, [r1], -r8
   28068:	strdeq	lr, [r1], -r4
   2806c:	ldrdeq	lr, [r1], -ip
   28070:	andeq	r1, r3, ip, ror #27
   28074:	andeq	fp, r1, ip, lsl #17
   28078:	andeq	lr, r1, r8, lsl #1
   2807c:	andeq	lr, r1, r0, ror r0
   28080:	andeq	r1, r3, r0, lsl #27
   28084:	andeq	fp, r1, r0, lsr #16
   28088:	andeq	lr, r1, ip, lsl r0
   2808c:	andeq	lr, r1, r4
   28090:	andeq	r1, r3, r4, lsl sp
   28094:	andeq	lr, r1, ip, asr #32
   28098:	andeq	sp, r1, r8, lsr #31
   2809c:	andeq	sp, r1, r8, ror pc
   280a0:	andeq	sp, r1, r8, ror #30
   280a4:	andeq	sp, r1, ip, lsl pc
   280a8:	andeq	sp, r1, r0, ror #29
   280ac:	andeq	sp, r1, ip, ror #19
   280b0:	andeq	fp, r1, r8, lsl r6
   280b4:	ldrdeq	sp, [r1], -r8
   280b8:	andeq	sp, r1, r0, ror #27
   280bc:	andeq	r1, r3, r4, lsr #21
   280c0:	andeq	sp, r1, r4, lsl #27
   280c4:	andeq	r1, r3, r0, asr sl
   280c8:	andeq	sp, r1, ip, lsr #26
   280cc:	strdeq	r1, [r3], -ip
   280d0:	strdeq	sp, [r1], -ip
   280d4:	andeq	r1, r3, r8, lsr #19
   280d8:	andeq	sp, r1, ip, lsr #25
   280dc:	andeq	r1, r3, r4, asr r9
   280e0:			; <UNDEFINED> instruction: 0x0001d7b8
   280e4:	andeq	fp, r1, r0, ror #7
   280e8:			; <UNDEFINED> instruction: 0x0001dbb8
   280ec:	andeq	sp, r1, r8, asr #23
   280f0:	andeq	r1, r3, r4, asr #17
   280f4:	andeq	sp, r1, ip, asr #23
   280f8:	muleq	r1, r4, fp
   280fc:	andeq	sp, r1, r4, lsr fp
   28100:	andeq	sp, r1, r0, lsl #22
   28104:	andeq	r1, r3, r0, lsr r6
   28108:	muleq	r1, r8, sl
   2810c:	andeq	sp, r1, r8, ror #20
   28110:	andeq	sp, r1, r8, lsl #20
   28114:	ldrdeq	r1, [r3], -r8
   28118:	ldrdeq	sp, [r1], -r0
   2811c:	strdeq	sl, [r1], -r8
   28120:	ldrdeq	sp, [r1], -r0
   28124:	andeq	sp, r1, r0, ror #13
   28128:	ldrdeq	r1, [r3], -ip
   2812c:	andeq	sp, r1, ip, asr #13
   28130:	andeq	sp, r1, r4, lsr #13
   28134:	andeq	sp, r1, r4, ror #12
   28138:	andeq	sp, r1, r8, lsr r6
   2813c:	andeq	r1, r3, r4, ror #5
   28140:	andeq	sp, r1, r8, asr r1
   28144:	andeq	sl, r1, r4, lsl #27
   28148:	andeq	sp, r1, ip, lsl r5
   2814c:	andeq	r1, r3, r4, ror r2
   28150:	andeq	r1, r3, r8, asr r2
   28154:	andeq	lr, r1, r0, asr #24
   28158:	andeq	r1, r3, r8, lsr #4
   2815c:	andeq	sp, r1, ip, asr #11
   28160:	andeq	sp, r1, r4, lsl r5
   28164:	andeq	sp, r1, r0, lsl #10
   28168:	andeq	sp, r1, r8, lsl r5
   2816c:	andeq	r1, r3, r8, lsr r1
   28170:	andeq	sp, r1, r4, ror #7
   28174:	muleq	r1, r4, lr
   28178:			; <UNDEFINED> instruction: 0x0001aabc
   2817c:	muleq	r1, r4, r2
   28180:	andeq	sp, r1, r4, lsr #5
   28184:	andeq	r0, r3, r0, lsr #31
   28188:			; <UNDEFINED> instruction: 0x0001d2b8
   2818c:	muleq	r1, r0, r1
   28190:	andeq	sp, r1, r4, ror r1
   28194:	andeq	sp, r1, ip, asr #5
   28198:			; <UNDEFINED> instruction: 0x0001d2b8
   2819c:	andeq	sp, r1, r4, lsr #5
   281a0:	andeq	r0, r3, r0, lsr #29
   281a4:	andeq	ip, r1, ip, ror #25
   281a8:	andeq	sl, r1, r8, lsl r9
   281ac:	andeq	sp, r1, r8, lsr #3
   281b0:	andeq	r0, r3, r0, lsl lr
   281b4:	ldrdeq	r0, [r3], -r4
   281b8:	andeq	sp, r1, r8, asr r0
   281bc:	andeq	r0, r3, ip, lsl sp
   281c0:	strdeq	ip, [r1], -r8
   281c4:	andeq	r0, r3, r4, asr #25
   281c8:	andeq	r0, r3, r4, lsr #25
   281cc:	andeq	ip, r1, r4, lsl fp
   281d0:	andeq	sl, r1, ip, lsr r7
   281d4:	andeq	ip, r1, r8, lsl pc
   281d8:	andeq	ip, r1, r8, lsr #30
   281dc:	andeq	r0, r3, r4, lsr #24
   281e0:	muleq	r1, r4, sl
   281e4:	andeq	sl, r1, r0, asr #13
   281e8:	andeq	ip, r1, ip, lsr #30
   281ec:			; <UNDEFINED> instruction: 0x00030bb4
   281f0:	andeq	ip, r1, r4, ror #19
   281f4:	andeq	sl, r1, r0, lsl r6
   281f8:	andeq	ip, r1, r0, lsr #29
   281fc:	andeq	r0, r0, ip, asr #1
   28200:	andeq	ip, r1, r0, lsl #19
   28204:	andeq	sl, r1, r8, lsr #11
   28208:	andeq	ip, r1, r0, lsl #27
   2820c:	muleq	r1, r0, sp
   28210:	andeq	r0, r3, ip, lsl #21
   28214:	andeq	r0, r3, r4, ror sl
   28218:	andeq	r0, r3, r4, lsr #20
   2821c:	andeq	fp, r1, r0, ror r3
   28220:	andeq	r0, r3, ip, lsl #20
   28224:	andeq	r0, r3, r4, lsl #20
   28228:	andeq	r0, r3, r8, ror #19
   2822c:	andeq	r0, r3, r4, asr #18
   28230:	ldrdeq	ip, [r1], -r4
   28234:			; <UNDEFINED> instruction: 0x0001ccb4
   28238:	andeq	ip, r1, r4, lsr #25
   2823c:	ldr	r3, [pc, #-72]	; 281fc <policydb_user_cache@@Base+0x78e0>
   28240:	ldr	r4, [sp, #36]	; 0x24
   28244:	str	r6, [sp, #28]
   28248:	ldr	r3, [r4, r3]
   2824c:	ldr	ip, [r3, #12]
   28250:	cmp	ip, #0
   28254:	beq	288a8 <policydb_user_cache@@Base+0x7f8c>
   28258:	ldr	r4, [pc, #-328]	; 28118 <policydb_user_cache@@Base+0x77fc>
   2825c:	mov	lr, #1
   28260:	ldr	r5, [pc, #-332]	; 2811c <policydb_user_cache@@Base+0x7800>
   28264:	mov	r1, r3
   28268:	add	r4, pc, r4
   2826c:	ldr	r0, [r3, #16]
   28270:	str	lr, [r3]
   28274:	add	r5, pc, r5
   28278:	mov	r2, #600	; 0x258
   2827c:	str	r5, [r3, #4]
   28280:	add	r4, r4, #96	; 0x60
   28284:	str	r4, [r3, #8]
   28288:	str	r2, [sp]
   2828c:	mov	r6, #0
   28290:	ldr	r2, [pc, #-376]	; 28120 <policydb_user_cache@@Base+0x7804>
   28294:	mov	r7, r6
   28298:	ldr	r3, [pc, #-380]	; 28124 <policydb_user_cache@@Base+0x7808>
   2829c:	add	r2, pc, r2
   282a0:	add	r3, pc, r3
   282a4:	blx	ip
   282a8:	ldr	r3, [pc, #-392]	; 28128 <policydb_user_cache@@Base+0x780c>
   282ac:	add	r3, pc, r3
   282b0:	ldr	r5, [r3, #16]
   282b4:	ldr	r4, [r3, #20]
   282b8:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   282bc:	mov	ip, #1
   282c0:	str	ip, [sp, #28]
   282c4:	b	27074 <policydb_user_cache@@Base+0x6758>
   282c8:	ldr	ip, [sp, #68]	; 0x44
   282cc:	mov	r0, r6
   282d0:	add	r4, ip, #12
   282d4:	bl	10ca8 <free@plt>
   282d8:	mov	r0, #3
   282dc:	bl	10d44 <malloc@plt>
   282e0:	ldr	ip, [sp, #68]	; 0x44
   282e4:	add	r5, ip, #24
   282e8:	subs	r6, r0, #0
   282ec:	beq	28308 <policydb_user_cache@@Base+0x79ec>
   282f0:	ldr	r3, [pc, #-460]	; 2812c <policydb_user_cache@@Base+0x7810>
   282f4:	add	r3, pc, r3
   282f8:	ldr	r3, [r3]
   282fc:	strh	r3, [r6]
   28300:	lsr	r3, r3, #16
   28304:	strb	r3, [r6, #2]
   28308:	ldr	r0, [sp, #32]
   2830c:	bl	10ca8 <free@plt>
   28310:	mov	r0, #3
   28314:	bl	10d44 <malloc@plt>
   28318:	cmp	r0, #0
   2831c:	str	r0, [sp, #32]
   28320:	beq	27af8 <policydb_user_cache@@Base+0x71dc>
   28324:	ldr	r3, [pc, #-508]	; 28130 <policydb_user_cache@@Base+0x7814>
   28328:	add	r3, pc, r3
   2832c:	b	27ae8 <policydb_user_cache@@Base+0x71cc>
   28330:	ldr	ip, [sp, #68]	; 0x44
   28334:	mov	r0, r6
   28338:	add	r4, ip, #12
   2833c:	bl	10ca8 <free@plt>
   28340:	mov	r0, #3
   28344:	bl	10d44 <malloc@plt>
   28348:	ldr	ip, [sp, #60]	; 0x3c
   2834c:	add	r5, ip, #24
   28350:	subs	r6, r0, #0
   28354:	beq	28370 <policydb_user_cache@@Base+0x7a54>
   28358:	ldr	r3, [pc, #-556]	; 28134 <policydb_user_cache@@Base+0x7818>
   2835c:	add	r3, pc, r3
   28360:	ldr	r3, [r3]
   28364:	strh	r3, [r6]
   28368:	lsr	r3, r3, #16
   2836c:	strb	r3, [r6, #2]
   28370:	ldr	r0, [sp, #32]
   28374:	bl	10ca8 <free@plt>
   28378:	mov	r0, #3
   2837c:	bl	10d44 <malloc@plt>
   28380:	cmp	r0, #0
   28384:	str	r0, [sp, #32]
   28388:	beq	27af8 <policydb_user_cache@@Base+0x71dc>
   2838c:	ldr	r3, [pc, #-604]	; 28138 <policydb_user_cache@@Base+0x781c>
   28390:	add	r3, pc, r3
   28394:	b	27ae8 <policydb_user_cache@@Base+0x71cc>
   28398:	ldr	r3, [pc, #-612]	; 2813c <policydb_user_cache@@Base+0x7820>
   2839c:	mov	r6, ip
   283a0:	mov	r7, ip
   283a4:	add	r3, pc, r3
   283a8:	ldr	r5, [r3, #16]
   283ac:	ldr	r4, [r3, #20]
   283b0:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   283b4:	ldr	r3, [pc, #-448]	; 281fc <policydb_user_cache@@Base+0x78e0>
   283b8:	ldr	ip, [sp, #36]	; 0x24
   283bc:	str	r6, [sp, #28]
   283c0:	ldr	r2, [ip, r3]
   283c4:	ldr	r3, [r2, #12]
   283c8:	cmp	r3, #0
   283cc:	beq	27d48 <policydb_user_cache@@Base+0x742c>
   283d0:	ldr	lr, [pc, #-664]	; 28140 <policydb_user_cache@@Base+0x7824>
   283d4:	mov	r4, #1
   283d8:	ldr	ip, [pc, #-668]	; 28144 <policydb_user_cache@@Base+0x7828>
   283dc:	mov	r1, r2
   283e0:	add	lr, pc, lr
   283e4:	str	r4, [r2]
   283e8:	add	ip, pc, ip
   283ec:	mov	r6, r0
   283f0:	str	ip, [r2, #4]
   283f4:	add	r0, lr, #96	; 0x60
   283f8:	str	r0, [r2, #8]
   283fc:	mvn	r7, #11
   28400:	ldr	r0, [r2, #16]
   28404:	ldr	r2, [pc, #-708]	; 28148 <policydb_user_cache@@Base+0x782c>
   28408:	add	r2, pc, r2
   2840c:	blx	r3
   28410:	ldr	r3, [pc, #-716]	; 2814c <policydb_user_cache@@Base+0x7830>
   28414:	add	r3, pc, r3
   28418:	ldr	r5, [r3, #16]
   2841c:	ldr	r4, [r3, #20]
   28420:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   28424:	ldr	r5, [pc, #-732]	; 28150 <policydb_user_cache@@Base+0x7834>
   28428:	lsl	r0, r4, #2
   2842c:	str	r6, [sp, #28]
   28430:	add	r5, pc, r5
   28434:	str	r7, [r5, #20]
   28438:	bl	10d44 <malloc@plt>
   2843c:	subs	r6, r0, #0
   28440:	beq	28a7c <policydb_user_cache@@Base+0x8160>
   28444:	cmp	r4, #0
   28448:	beq	2874c <policydb_user_cache@@Base+0x7e30>
   2844c:	ldr	ip, [pc, #-768]	; 28154 <policydb_user_cache@@Base+0x7838>
   28450:	ldr	sl, [pc, #-768]	; 28158 <policydb_user_cache@@Base+0x783c>
   28454:	add	ip, pc, ip
   28458:	str	ip, [sp, #40]	; 0x28
   2845c:	ldr	ip, [pc, #-776]	; 2815c <policydb_user_cache@@Base+0x7840>
   28460:	add	sl, pc, sl
   28464:	str	r5, [sp, #80]	; 0x50
   28468:	mov	r5, r7
   2846c:	add	ip, pc, ip
   28470:	str	ip, [sp, #68]	; 0x44
   28474:	ldr	ip, [pc, #-796]	; 28160 <policydb_user_cache@@Base+0x7844>
   28478:	str	fp, [sp, #84]	; 0x54
   2847c:	add	ip, pc, ip
   28480:	str	ip, [sp, #60]	; 0x3c
   28484:	ldr	ip, [pc, #-808]	; 28164 <policydb_user_cache@@Base+0x7848>
   28488:	str	r4, [sp, #44]	; 0x2c
   2848c:	add	ip, pc, ip
   28490:	str	r6, [sp, #52]	; 0x34
   28494:	str	ip, [sp, #76]	; 0x4c
   28498:	ldr	fp, [sp, #80]	; 0x50
   2849c:	b	28570 <policydb_user_cache@@Base+0x7c54>
   284a0:	ldr	r1, [sp, #76]	; 0x4c
   284a4:	mov	r0, r8
   284a8:	mov	r2, #3
   284ac:	bl	10e4c <strncmp@plt>
   284b0:	subs	r1, r0, #0
   284b4:	bne	28650 <policydb_user_cache@@Base+0x7d34>
   284b8:	str	r1, [sp, #24]
   284bc:	bl	26194 <policydb_user_cache@@Base+0x5878>
   284c0:	mov	r8, r0
   284c4:	bl	10d98 <strlen@plt>
   284c8:	add	r2, r0, #8
   284cc:	str	r2, [sp, #20]
   284d0:	mov	r0, r2
   284d4:	bl	10d44 <malloc@plt>
   284d8:	ldr	ip, [sp, #52]	; 0x34
   284dc:	ldr	r1, [sp, #24]
   284e0:	ldr	r2, [sp, #20]
   284e4:	cmp	r0, #0
   284e8:	mov	r9, r0
   284ec:	str	r0, [ip, r7, lsl #2]
   284f0:	beq	28b24 <policydb_user_cache@@Base+0x8208>
   284f4:	bl	10de0 <memset@plt>
   284f8:	ldr	r1, [sp, #76]	; 0x4c
   284fc:	mov	r2, #3
   28500:	mov	r0, r8
   28504:	bl	10e4c <strncmp@plt>
   28508:	ldr	ip, [fp, #16]
   2850c:	mov	r1, #1
   28510:	mvn	r2, #0
   28514:	cmp	r0, #0
   28518:	mov	r0, r9
   2851c:	bne	2865c <policydb_user_cache@@Base+0x7d40>
   28520:	ldr	ip, [ip, r6]
   28524:	ldr	r3, [pc, #-964]	; 28168 <policydb_user_cache@@Base+0x784c>
   28528:	str	r8, [sp, #4]
   2852c:	add	r3, pc, r3
   28530:	str	ip, [sp]
   28534:	bl	10dbc <__sprintf_chk@plt>
   28538:	mov	r0, r9
   2853c:	add	r7, r7, #1
   28540:	bl	267d0 <policydb_user_cache@@Base+0x5eb4>
   28544:	mov	r0, r8
   28548:	bl	10ca8 <free@plt>
   2854c:	ldr	r3, [pc, #-1000]	; 2816c <policydb_user_cache@@Base+0x7850>
   28550:	add	r3, pc, r3
   28554:	ldr	r3, [r3, #16]
   28558:	ldr	r0, [r3, r6]
   2855c:	bl	10ca8 <free@plt>
   28560:	ldr	ip, [sp, #44]	; 0x2c
   28564:	add	r5, r5, #1
   28568:	cmp	r5, ip
   2856c:	beq	287f8 <policydb_user_cache@@Base+0x7edc>
   28570:	ldr	r3, [fp, #16]
   28574:	mov	r2, #3
   28578:	ldr	r1, [sp, #40]	; 0x28
   2857c:	lsl	r6, r5, #2
   28580:	ldr	r8, [r3, r5, lsl #2]
   28584:	mov	r0, r8
   28588:	bl	10e4c <strncmp@plt>
   2858c:	cmp	r0, #0
   28590:	beq	285ac <policydb_user_cache@@Base+0x7c90>
   28594:	mov	r0, r8
   28598:	ldr	r1, [sp, #60]	; 0x3c
   2859c:	mov	r2, #2
   285a0:	bl	10e4c <strncmp@plt>
   285a4:	cmp	r0, #0
   285a8:	bne	284a0 <policydb_user_cache@@Base+0x7b84>
   285ac:	bl	26194 <policydb_user_cache@@Base+0x5878>
   285b0:	mov	r8, r0
   285b4:	bl	10d98 <strlen@plt>
   285b8:	mov	r4, r0
   285bc:	bl	26194 <policydb_user_cache@@Base+0x5878>
   285c0:	mov	r9, r0
   285c4:	bl	10d98 <strlen@plt>
   285c8:	add	r0, r0, r4
   285cc:	add	r2, r0, #8
   285d0:	str	r2, [sp, #20]
   285d4:	mov	r0, r2
   285d8:	bl	10d44 <malloc@plt>
   285dc:	ldr	ip, [sp, #52]	; 0x34
   285e0:	ldr	r2, [sp, #20]
   285e4:	cmp	r0, #0
   285e8:	mov	r4, r0
   285ec:	str	r0, [ip, r7, lsl #2]
   285f0:	beq	2881c <policydb_user_cache@@Base+0x7f00>
   285f4:	mov	r1, #0
   285f8:	bl	10de0 <memset@plt>
   285fc:	str	r9, [sp]
   28600:	ldr	lr, [sl, #16]
   28604:	mov	r1, #1
   28608:	ldr	r3, [sp, #68]	; 0x44
   2860c:	mvn	r2, #0
   28610:	mov	r0, r4
   28614:	add	r7, r7, r1
   28618:	ldr	lr, [lr, r6]
   2861c:	str	r8, [sp, #8]
   28620:	str	lr, [sp, #4]
   28624:	bl	10dbc <__sprintf_chk@plt>
   28628:	mov	r0, r4
   2862c:	bl	267d0 <policydb_user_cache@@Base+0x5eb4>
   28630:	mov	r0, r9
   28634:	bl	10ca8 <free@plt>
   28638:	mov	r0, r8
   2863c:	bl	10ca8 <free@plt>
   28640:	ldr	r3, [sl, #16]
   28644:	ldr	r0, [r3, r6]
   28648:	bl	10ca8 <free@plt>
   2864c:	b	28560 <policydb_user_cache@@Base+0x7c44>
   28650:	mov	r0, r8
   28654:	bl	267d0 <policydb_user_cache@@Base+0x5eb4>
   28658:	b	28560 <policydb_user_cache@@Base+0x7c44>
   2865c:	ldr	ip, [ip, r6]
   28660:	ldr	r3, [pc, #-1272]	; 28170 <policydb_user_cache@@Base+0x7854>
   28664:	str	r8, [sp, #4]
   28668:	add	r3, pc, r3
   2866c:	str	ip, [sp]
   28670:	bl	10dbc <__sprintf_chk@plt>
   28674:	b	28538 <policydb_user_cache@@Base+0x7c1c>
   28678:	ldr	r3, [pc, #-1156]	; 281fc <policydb_user_cache@@Base+0x78e0>
   2867c:	ldr	r4, [sp, #36]	; 0x24
   28680:	str	r6, [sp, #28]
   28684:	ldr	r3, [r4, r3]
   28688:	ldr	ip, [r3, #12]
   2868c:	cmp	ip, #0
   28690:	beq	289d8 <policydb_user_cache@@Base+0x80bc>
   28694:	ldr	r4, [pc, #-1320]	; 28174 <policydb_user_cache@@Base+0x7858>
   28698:	mov	lr, #1
   2869c:	ldr	r5, [pc, #-1324]	; 28178 <policydb_user_cache@@Base+0x785c>
   286a0:	mov	r1, r3
   286a4:	add	r4, pc, r4
   286a8:	ldr	r0, [r3, #16]
   286ac:	str	lr, [r3]
   286b0:	add	r5, pc, r5
   286b4:	movw	r2, #619	; 0x26b
   286b8:	str	r5, [r3, #4]
   286bc:	add	r4, r4, #96	; 0x60
   286c0:	str	r4, [r3, #8]
   286c4:	str	r2, [sp]
   286c8:	mov	r6, #0
   286cc:	ldr	r2, [pc, #-1368]	; 2817c <policydb_user_cache@@Base+0x7860>
   286d0:	mov	r7, r6
   286d4:	ldr	r3, [pc, #-1372]	; 28180 <policydb_user_cache@@Base+0x7864>
   286d8:	add	r2, pc, r2
   286dc:	add	r3, pc, r3
   286e0:	blx	ip
   286e4:	ldr	r3, [pc, #-1384]	; 28184 <policydb_user_cache@@Base+0x7868>
   286e8:	add	r3, pc, r3
   286ec:	ldr	r5, [r3, #16]
   286f0:	ldr	r4, [r3, #20]
   286f4:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   286f8:	subs	r3, r5, r4
   286fc:	add	r9, r9, #1
   28700:	rsbs	r4, r3, #0
   28704:	add	lr, sp, #264	; 0x108
   28708:	ldr	r2, [pc, #-1416]	; 28188 <policydb_user_cache@@Base+0x786c>
   2870c:	adcs	r4, r4, r3
   28710:	add	ip, lr, r9, lsl #2
   28714:	eor	r3, r4, #1
   28718:	mov	r0, r6
   2871c:	ldr	r1, [sp, #32]
   28720:	add	r2, pc, r2
   28724:	str	r4, [ip, #-172]	; 0xffffff54
   28728:	bl	2634c <policydb_user_cache@@Base+0x5a30>
   2872c:	b	27414 <policydb_user_cache@@Base+0x6af8>
   28730:	mov	r0, r7
   28734:	str	r7, [r3, #20]
   28738:	bl	10d44 <malloc@plt>
   2873c:	subs	r6, r0, #0
   28740:	beq	28a74 <policydb_user_cache@@Base+0x8158>
   28744:	str	r7, [sp, #32]
   28748:	str	r7, [sp, #28]
   2874c:	bl	26194 <policydb_user_cache@@Base+0x5878>
   28750:	ldr	r4, [sp, #56]	; 0x38
   28754:	ldr	r3, [pc, #-1488]	; 2818c <policydb_user_cache@@Base+0x7870>
   28758:	cmp	r4, #0
   2875c:	add	r3, pc, r3
   28760:	str	r0, [sp, #36]	; 0x24
   28764:	ldrne	r3, [pc, #-1500]	; 28190 <policydb_user_cache@@Base+0x7874>
   28768:	addne	r3, pc, r3
   2876c:	ldr	r7, [sp, #92]	; 0x5c
   28770:	cmp	r7, #0
   28774:	beq	28d7c <policydb_user_cache@@Base+0x8460>
   28778:	add	r4, sp, #132	; 0x84
   2877c:	str	r3, [sp]
   28780:	ldr	ip, [pc, #-1524]	; 28194 <policydb_user_cache@@Base+0x7878>
   28784:	mov	r2, #128	; 0x80
   28788:	ldr	r3, [pc, #-1528]	; 28198 <policydb_user_cache@@Base+0x787c>
   2878c:	mov	r0, r4
   28790:	add	ip, pc, ip
   28794:	mov	r1, #1
   28798:	str	ip, [sp, #4]
   2879c:	add	r3, pc, r3
   287a0:	bl	10dbc <__sprintf_chk@plt>
   287a4:	ldr	ip, [sp, #72]	; 0x48
   287a8:	str	r4, [sp, #124]	; 0x7c
   287ac:	mov	r3, #0
   287b0:	ldr	r4, [sp, #36]	; 0x24
   287b4:	cmp	ip, #0
   287b8:	ldr	r2, [pc, #-1572]	; 2819c <policydb_user_cache@@Base+0x7880>
   287bc:	str	fp, [sp, #112]	; 0x70
   287c0:	add	r2, pc, r2
   287c4:	str	r4, [sp, #116]	; 0x74
   287c8:	str	r2, [sp, #120]	; 0x78
   287cc:	str	r3, [sp, #128]	; 0x80
   287d0:	beq	287dc <policydb_user_cache@@Base+0x7ec0>
   287d4:	cmp	r7, #1
   287d8:	beq	28c48 <policydb_user_cache@@Base+0x832c>
   287dc:	ldr	r0, [sp, #36]	; 0x24
   287e0:	bl	10ca8 <free@plt>
   287e4:	ldr	r3, [pc, #-1612]	; 281a0 <policydb_user_cache@@Base+0x7884>
   287e8:	add	r3, pc, r3
   287ec:	ldr	r5, [r3, #16]
   287f0:	ldr	r4, [r3, #20]
   287f4:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   287f8:	ldr	r6, [sp, #52]	; 0x34
   287fc:	ldr	fp, [sp, #84]	; 0x54
   28800:	b	2874c <policydb_user_cache@@Base+0x7e30>
   28804:	ldr	r3, [r7, #8]
   28808:	b	27a38 <policydb_user_cache@@Base+0x711c>
   2880c:	str	r6, [sp, #28]
   28810:	mov	r6, #0
   28814:	mov	r7, r6
   28818:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   2881c:	ldr	r3, [pc, #-1576]	; 281fc <policydb_user_cache@@Base+0x78e0>
   28820:	mov	r6, ip
   28824:	ldr	r4, [sp, #36]	; 0x24
   28828:	ldr	fp, [sp, #84]	; 0x54
   2882c:	ldr	r3, [r4, r3]
   28830:	ldr	ip, [r3, #12]
   28834:	cmp	ip, #0
   28838:	beq	28c0c <policydb_user_cache@@Base+0x82f0>
   2883c:	ldr	r2, [pc, #-1696]	; 281a4 <policydb_user_cache@@Base+0x7888>
   28840:	mov	lr, #1
   28844:	ldr	r0, [pc, #-1700]	; 281a8 <policydb_user_cache@@Base+0x788c>
   28848:	mov	r1, r3
   2884c:	add	r2, pc, r2
   28850:	str	lr, [r3]
   28854:	add	r0, pc, r0
   28858:	add	r2, r2, #96	; 0x60
   2885c:	stmib	r3, {r0, r2}
   28860:	mvn	r7, #11
   28864:	ldr	r2, [pc, #-1728]	; 281ac <policydb_user_cache@@Base+0x7890>
   28868:	ldr	r0, [r3, #16]
   2886c:	add	r2, pc, r2
   28870:	blx	ip
   28874:	ldr	r3, [pc, #-1740]	; 281b0 <policydb_user_cache@@Base+0x7894>
   28878:	add	r3, pc, r3
   2887c:	ldr	r5, [r3, #16]
   28880:	ldr	r4, [r3, #20]
   28884:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   28888:	add	r0, r4, #4
   2888c:	add	r1, r5, #4
   28890:	bl	13a44 <__assert_fail@plt+0x2bd4>
   28894:	adds	r0, r0, #0
   28898:	movne	r0, #1
   2889c:	eor	r3, r0, #1
   288a0:	mov	r2, r0
   288a4:	b	27c68 <policydb_user_cache@@Base+0x734c>
   288a8:	ldr	r3, [pc, #-1788]	; 281b4 <policydb_user_cache@@Base+0x7898>
   288ac:	mov	r6, ip
   288b0:	mov	r7, ip
   288b4:	add	r3, pc, r3
   288b8:	ldr	r5, [r3, #16]
   288bc:	ldr	r4, [r3, #20]
   288c0:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   288c4:	add	r2, r4, #4
   288c8:	add	sl, r5, #4
   288cc:	str	r2, [sp, #20]
   288d0:	mov	r1, r2
   288d4:	mov	r0, sl
   288d8:	bl	13a44 <__assert_fail@plt+0x2bd4>
   288dc:	ldr	r2, [sp, #20]
   288e0:	subs	r3, r0, #0
   288e4:	movne	r3, #1
   288e8:	movne	r2, #0
   288ec:	bne	27bc0 <policydb_user_cache@@Base+0x72a4>
   288f0:	ldr	r0, [r4]
   288f4:	ldr	r1, [r5]
   288f8:	cmp	r0, r1
   288fc:	movcc	r2, #1
   28900:	bcc	27bc0 <policydb_user_cache@@Base+0x72a4>
   28904:	b	27ba4 <policydb_user_cache@@Base+0x7288>
   28908:	add	r0, r5, #4
   2890c:	add	r1, r4, #4
   28910:	bl	13a44 <__assert_fail@plt+0x2bd4>
   28914:	adds	r0, r0, #0
   28918:	movne	r0, #1
   2891c:	eor	r3, r0, #1
   28920:	mov	r2, r0
   28924:	b	27c14 <policydb_user_cache@@Base+0x72f8>
   28928:	add	r0, sl, #4
   2892c:	sub	r1, r4, #1
   28930:	bl	13b38 <__assert_fail@plt+0x2cc8>
   28934:	add	r9, r9, #1
   28938:	cmp	r0, #0
   2893c:	movne	r3, #1
   28940:	movne	r2, #0
   28944:	beq	28c24 <policydb_user_cache@@Base+0x8308>
   28948:	add	lr, sp, #264	; 0x108
   2894c:	mov	r0, r6
   28950:	add	ip, lr, r9, lsl #2
   28954:	ldr	r1, [sp, #32]
   28958:	str	r2, [ip, #-172]	; 0xffffff54
   2895c:	ldr	r2, [pc, #-1964]	; 281b8 <policydb_user_cache@@Base+0x789c>
   28960:	add	r2, pc, r2
   28964:	bl	2634c <policydb_user_cache@@Base+0x5a30>
   28968:	ldr	r3, [pc, #-1972]	; 281bc <policydb_user_cache@@Base+0x78a0>
   2896c:	add	r3, pc, r3
   28970:	ldr	r4, [r3, #20]
   28974:	add	r4, r4, #1
   28978:	str	r4, [r3, #20]
   2897c:	b	27428 <policydb_user_cache@@Base+0x6b0c>
   28980:	ldr	r2, [sp, #28]
   28984:	sub	r1, r5, #1
   28988:	add	r9, r9, #1
   2898c:	add	r0, r2, #4
   28990:	bl	13b38 <__assert_fail@plt+0x2cc8>
   28994:	add	r3, sp, #264	; 0x108
   28998:	add	ip, r3, r9, lsl #2
   2899c:	ldr	r1, [sp, #32]
   289a0:	rsbs	r3, r0, #1
   289a4:	mov	r2, r0
   289a8:	str	r2, [ip, #-172]	; 0xffffff54
   289ac:	mov	r0, r6
   289b0:	ldr	r2, [pc, #-2040]	; 281c0 <policydb_user_cache@@Base+0x78a4>
   289b4:	movcc	r3, #0
   289b8:	add	r2, pc, r2
   289bc:	bl	2634c <policydb_user_cache@@Base+0x5a30>
   289c0:	ldr	r3, [pc, #-2052]	; 281c4 <policydb_user_cache@@Base+0x78a8>
   289c4:	add	r3, pc, r3
   289c8:	ldr	r4, [r3, #20]
   289cc:	add	r4, r4, #1
   289d0:	str	r4, [r3, #20]
   289d4:	b	27428 <policydb_user_cache@@Base+0x6b0c>
   289d8:	ldr	r3, [pc, #-2072]	; 281c8 <policydb_user_cache@@Base+0x78ac>
   289dc:	mov	r6, ip
   289e0:	mov	r7, ip
   289e4:	add	r3, pc, r3
   289e8:	ldr	r5, [r3, #16]
   289ec:	ldr	r4, [r3, #20]
   289f0:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   289f4:	str	r6, [sp, #28]
   289f8:	mov	r6, ip
   289fc:	ldr	r3, [pc, #-2056]	; 281fc <policydb_user_cache@@Base+0x78e0>
   28a00:	ldr	ip, [sp, #36]	; 0x24
   28a04:	ldr	r3, [ip, r3]
   28a08:	ldr	ip, [r3, #12]
   28a0c:	cmp	ip, #0
   28a10:	beq	277ac <policydb_user_cache@@Base+0x6e90>
   28a14:	ldr	r4, [pc, #-2128]	; 281cc <policydb_user_cache@@Base+0x78b0>
   28a18:	mov	lr, #1
   28a1c:	ldr	r5, [pc, #-2132]	; 281d0 <policydb_user_cache@@Base+0x78b4>
   28a20:	mov	r1, r3
   28a24:	add	r4, pc, r4
   28a28:	ldr	r0, [r3, #16]
   28a2c:	str	lr, [r3]
   28a30:	add	r5, pc, r5
   28a34:	mov	r2, #636	; 0x27c
   28a38:	str	r5, [r3, #4]
   28a3c:	add	r4, r4, #96	; 0x60
   28a40:	str	r4, [r3, #8]
   28a44:	str	r2, [sp]
   28a48:	mov	r7, r6
   28a4c:	ldr	r2, [pc, #-2176]	; 281d4 <policydb_user_cache@@Base+0x78b8>
   28a50:	ldr	r3, [pc, #-2176]	; 281d8 <policydb_user_cache@@Base+0x78bc>
   28a54:	add	r2, pc, r2
   28a58:	add	r3, pc, r3
   28a5c:	blx	ip
   28a60:	ldr	r3, [pc, #-2188]	; 281dc <policydb_user_cache@@Base+0x78c0>
   28a64:	add	r3, pc, r3
   28a68:	ldr	r5, [r3, #16]
   28a6c:	ldr	r4, [r3, #20]
   28a70:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   28a74:	str	r6, [sp, #32]
   28a78:	str	r6, [sp, #28]
   28a7c:	ldr	ip, [sp, #36]	; 0x24
   28a80:	ldr	r3, [pc, #-2188]	; 281fc <policydb_user_cache@@Base+0x78e0>
   28a84:	ldr	r3, [ip, r3]
   28a88:	ldr	ip, [r3, #12]
   28a8c:	cmp	ip, #0
   28a90:	beq	28d34 <policydb_user_cache@@Base+0x8418>
   28a94:	ldr	r2, [pc, #-2236]	; 281e0 <policydb_user_cache@@Base+0x78c4>
   28a98:	mov	lr, #1
   28a9c:	ldr	r0, [pc, #-2240]	; 281e4 <policydb_user_cache@@Base+0x78c8>
   28aa0:	mov	r1, r3
   28aa4:	add	r2, pc, r2
   28aa8:	str	lr, [r3]
   28aac:	add	r0, pc, r0
   28ab0:	add	r2, r2, #96	; 0x60
   28ab4:	stmib	r3, {r0, r2}
   28ab8:	mov	r6, #0
   28abc:	ldr	r2, [pc, #-2268]	; 281e8 <policydb_user_cache@@Base+0x78cc>
   28ac0:	mvn	r7, #11
   28ac4:	ldr	r0, [r3, #16]
   28ac8:	add	r2, pc, r2
   28acc:	blx	ip
   28ad0:	ldr	r3, [pc, #-2284]	; 281ec <policydb_user_cache@@Base+0x78d0>
   28ad4:	add	r3, pc, r3
   28ad8:	ldr	r5, [r3, #16]
   28adc:	ldr	r4, [r3, #20]
   28ae0:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   28ae4:	add	r0, r4, #4
   28ae8:	add	r1, r5, #4
   28aec:	bl	139c4 <__assert_fail@plt+0x2b54>
   28af0:	adds	r0, r0, #0
   28af4:	movne	r0, #1
   28af8:	eor	r2, r0, #1
   28afc:	mov	r3, r0
   28b00:	b	27d10 <policydb_user_cache@@Base+0x73f4>
   28b04:	add	r0, r4, #4
   28b08:	add	r1, r5, #4
   28b0c:	bl	139c4 <__assert_fail@plt+0x2b54>
   28b10:	adds	r0, r0, #0
   28b14:	movne	r0, #1
   28b18:	eor	r3, r0, #1
   28b1c:	mov	r2, r0
   28b20:	b	27cbc <policydb_user_cache@@Base+0x73a0>
   28b24:	ldr	r3, [pc, #-2352]	; 281fc <policydb_user_cache@@Base+0x78e0>
   28b28:	mov	r6, ip
   28b2c:	ldr	r4, [sp, #36]	; 0x24
   28b30:	ldr	fp, [sp, #84]	; 0x54
   28b34:	ldr	r3, [r4, r3]
   28b38:	ldr	ip, [r3, #12]
   28b3c:	cmp	ip, #0
   28b40:	beq	28d68 <policydb_user_cache@@Base+0x844c>
   28b44:	ldr	r2, [pc, #-2396]	; 281f0 <policydb_user_cache@@Base+0x78d4>
   28b48:	mov	lr, #1
   28b4c:	ldr	r0, [pc, #-2400]	; 281f4 <policydb_user_cache@@Base+0x78d8>
   28b50:	mov	r1, r3
   28b54:	add	r2, pc, r2
   28b58:	str	lr, [r3]
   28b5c:	add	r0, pc, r0
   28b60:	add	r2, r2, #96	; 0x60
   28b64:	stmib	r3, {r0, r2}
   28b68:	mvn	r7, #11
   28b6c:	ldr	r2, [pc, #-2428]	; 281f8 <policydb_user_cache@@Base+0x78dc>
   28b70:	ldr	r0, [r3, #16]
   28b74:	add	r2, pc, r2
   28b78:	blx	ip
   28b7c:	ldr	r4, [sp, #80]	; 0x50
   28b80:	ldr	r5, [r4, #16]
   28b84:	ldr	r4, [r4, #20]
   28b88:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   28b8c:	ldr	ip, [sp, #36]	; 0x24
   28b90:	ldr	r3, [pc, #-2460]	; 281fc <policydb_user_cache@@Base+0x78e0>
   28b94:	str	r6, [sp, #28]
   28b98:	ldr	r3, [ip, r3]
   28b9c:	ldr	ip, [r3, #12]
   28ba0:	cmp	ip, #0
   28ba4:	beq	277a8 <policydb_user_cache@@Base+0x6e8c>
   28ba8:	ldr	r5, [pc, #-2480]	; 28200 <policydb_user_cache@@Base+0x78e4>
   28bac:	mov	r4, #1
   28bb0:	ldr	r6, [pc, #-2484]	; 28204 <policydb_user_cache@@Base+0x78e8>
   28bb4:	mov	r1, r3
   28bb8:	add	r5, pc, r5
   28bbc:	str	r4, [r3]
   28bc0:	ldr	r0, [r3, #16]
   28bc4:	add	r6, pc, r6
   28bc8:	str	r6, [r3, #4]
   28bcc:	mov	r6, r2
   28bd0:	add	r2, r5, #96	; 0x60
   28bd4:	str	r2, [r3, #8]
   28bd8:	ldr	r2, [pc, #-2520]	; 28208 <policydb_user_cache@@Base+0x78ec>
   28bdc:	movw	lr, #655	; 0x28f
   28be0:	ldr	r3, [pc, #-2524]	; 2820c <policydb_user_cache@@Base+0x78f0>
   28be4:	mov	r7, r6
   28be8:	str	lr, [sp]
   28bec:	add	r2, pc, r2
   28bf0:	add	r3, pc, r3
   28bf4:	blx	ip
   28bf8:	ldr	r3, [pc, #-2544]	; 28210 <policydb_user_cache@@Base+0x78f4>
   28bfc:	add	r3, pc, r3
   28c00:	ldr	r5, [r3, #16]
   28c04:	ldr	r4, [r3, #20]
   28c08:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   28c0c:	ldr	r3, [pc, #-2560]	; 28214 <policydb_user_cache@@Base+0x78f8>
   28c10:	mvn	r7, #11
   28c14:	add	r3, pc, r3
   28c18:	ldr	r5, [r3, #16]
   28c1c:	ldr	r4, [r3, #20]
   28c20:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   28c24:	ldr	r4, [sp, #28]
   28c28:	sub	r1, r5, #1
   28c2c:	add	r0, r4, #4
   28c30:	bl	13b38 <__assert_fail@plt+0x2cc8>
   28c34:	rsbs	r0, r0, #1
   28c38:	movcc	r0, #0
   28c3c:	eor	r3, r0, #1
   28c40:	mov	r2, r0
   28c44:	b	28948 <policydb_user_cache@@Base+0x802c>
   28c48:	ldr	lr, [sp, #312]	; 0x138
   28c4c:	tst	lr, #1
   28c50:	beq	287dc <policydb_user_cache@@Base+0x7ec0>
   28c54:	ldr	r3, [pc, #-2628]	; 28218 <policydb_user_cache@@Base+0x78fc>
   28c58:	add	r4, sp, #112	; 0x70
   28c5c:	ldr	r2, [pc, #-2632]	; 2821c <policydb_user_cache@@Base+0x7900>
   28c60:	mov	r5, fp
   28c64:	add	r3, pc, r3
   28c68:	str	r4, [sp, #64]	; 0x40
   28c6c:	ldr	r9, [pc, #-2644]	; 28220 <policydb_user_cache@@Base+0x7904>
   28c70:	add	r2, pc, r2
   28c74:	ldr	r4, [pc, #-2648]	; 28224 <policydb_user_cache@@Base+0x7908>
   28c78:	ldr	sl, [r3, #28]
   28c7c:	add	r9, pc, r9
   28c80:	ldr	r1, [r3, #32]
   28c84:	add	r4, pc, r4
   28c88:	ldr	r8, [sp, #72]	; 0x48
   28c8c:	ldr	ip, [pc, #-2668]	; 28228 <policydb_user_cache@@Base+0x790c>
   28c90:	str	r7, [sp, #44]	; 0x2c
   28c94:	mov	r7, sl
   28c98:	str	r6, [sp, #56]	; 0x38
   28c9c:	mov	r6, r2
   28ca0:	add	ip, pc, ip
   28ca4:	str	ip, [sp, #40]	; 0x28
   28ca8:	ldr	r0, [r8]
   28cac:	b	28ce0 <policydb_user_cache@@Base+0x83c4>
   28cb0:	ldr	r3, [r4, #32]
   28cb4:	ldr	r7, [r4, #28]
   28cb8:	rsb	r2, r7, r3
   28cbc:	cmp	r2, r0
   28cc0:	bgt	28d0c <policydb_user_cache@@Base+0x83f0>
   28cc4:	add	sl, r3, #2048	; 0x800
   28cc8:	ldr	r0, [r8]
   28ccc:	mov	r1, sl
   28cd0:	bl	10cf0 <realloc@plt>
   28cd4:	mov	r1, sl
   28cd8:	str	sl, [r9, #32]
   28cdc:	str	r0, [r8]
   28ce0:	add	r0, r0, r7
   28ce4:	rsb	r1, r7, r1
   28ce8:	mov	r2, r6
   28cec:	mov	r3, r5
   28cf0:	bl	10dc8 <snprintf@plt>
   28cf4:	cmp	r0, #0
   28cf8:	bge	28cb0 <policydb_user_cache@@Base+0x8394>
   28cfc:	ldr	ip, [sp, #40]	; 0x28
   28d00:	ldr	r7, [ip, #28]
   28d04:	ldr	r3, [ip, #32]
   28d08:	b	28cc4 <policydb_user_cache@@Base+0x83a8>
   28d0c:	ldr	ip, [sp, #64]	; 0x40
   28d10:	add	r2, r7, r0
   28d14:	str	r2, [r4, #28]
   28d18:	ldr	r5, [ip, #4]!
   28d1c:	cmp	r5, #0
   28d20:	str	ip, [sp, #64]	; 0x40
   28d24:	beq	28dd8 <policydb_user_cache@@Base+0x84bc>
   28d28:	mov	r7, r2
   28d2c:	mov	r1, r3
   28d30:	b	28ca8 <policydb_user_cache@@Base+0x838c>
   28d34:	ldr	r3, [pc, #-2832]	; 2822c <policydb_user_cache@@Base+0x7910>
   28d38:	mov	r0, fp
   28d3c:	mov	r6, ip
   28d40:	mvn	r7, #11
   28d44:	add	r3, pc, r3
   28d48:	ldr	r5, [r3, #16]
   28d4c:	bl	10ca8 <free@plt>
   28d50:	ldr	r0, [sp, #28]
   28d54:	bl	10ca8 <free@plt>
   28d58:	ldr	r0, [sp, #32]
   28d5c:	bl	10ca8 <free@plt>
   28d60:	b	27578 <policydb_user_cache@@Base+0x6c5c>
   28d64:	bl	10cd8 <__stack_chk_fail@plt>
   28d68:	ldr	ip, [sp, #80]	; 0x50
   28d6c:	mvn	r7, #11
   28d70:	ldr	r5, [ip, #16]
   28d74:	ldr	r4, [ip, #20]
   28d78:	b	27538 <policydb_user_cache@@Base+0x6c1c>
   28d7c:	add	r4, sp, #132	; 0x84
   28d80:	str	r3, [sp]
   28d84:	ldr	ip, [pc, #-2908]	; 28230 <policydb_user_cache@@Base+0x7914>
   28d88:	mov	r1, #1
   28d8c:	ldr	r3, [pc, #-2912]	; 28234 <policydb_user_cache@@Base+0x7918>
   28d90:	mov	r0, r4
   28d94:	add	ip, pc, ip
   28d98:	mov	r2, #128	; 0x80
   28d9c:	str	ip, [sp, #4]
   28da0:	add	r3, pc, r3
   28da4:	bl	10dbc <__sprintf_chk@plt>
   28da8:	ldr	ip, [sp, #72]	; 0x48
   28dac:	str	r4, [sp, #124]	; 0x7c
   28db0:	ldr	r4, [sp, #36]	; 0x24
   28db4:	cmp	ip, #0
   28db8:	ldr	r3, [pc, #-2952]	; 28238 <policydb_user_cache@@Base+0x791c>
   28dbc:	str	fp, [sp, #112]	; 0x70
   28dc0:	add	r3, pc, r3
   28dc4:	str	r4, [sp, #116]	; 0x74
   28dc8:	str	r7, [sp, #128]	; 0x80
   28dcc:	str	r3, [sp, #120]	; 0x78
   28dd0:	bne	28c54 <policydb_user_cache@@Base+0x8338>
   28dd4:	b	287dc <policydb_user_cache@@Base+0x7ec0>
   28dd8:	ldr	r7, [sp, #44]	; 0x2c
   28ddc:	ldr	r6, [sp, #56]	; 0x38
   28de0:	b	287dc <policydb_user_cache@@Base+0x7ec0>
   28de4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28de8:	sub	sp, sp, #108	; 0x6c
   28dec:	ldr	ip, [pc, #1296]	; 29304 <policydb_user_cache@@Base+0x89e8>
   28df0:	cmp	r2, #0
   28df4:	str	r2, [sp, #56]	; 0x38
   28df8:	ldr	r2, [pc, #1288]	; 29308 <policydb_user_cache@@Base+0x89ec>
   28dfc:	add	ip, pc, ip
   28e00:	str	r3, [sp, #60]	; 0x3c
   28e04:	str	r0, [sp, #72]	; 0x48
   28e08:	str	r1, [sp, #76]	; 0x4c
   28e0c:	ldr	r2, [ip, r2]
   28e10:	ldr	r6, [sp, #148]	; 0x94
   28e14:	ldr	r8, [sp, #152]	; 0x98
   28e18:	ldr	r3, [r2]
   28e1c:	str	r2, [sp, #52]	; 0x34
   28e20:	ldr	r7, [sp, #144]	; 0x90
   28e24:	str	r6, [sp, #64]	; 0x40
   28e28:	str	r8, [sp, #80]	; 0x50
   28e2c:	str	r3, [sp, #100]	; 0x64
   28e30:	beq	291a4 <policydb_user_cache@@Base+0x8888>
   28e34:	ldr	r3, [pc, #1232]	; 2930c <policydb_user_cache@@Base+0x89f0>
   28e38:	ldr	r6, [sp, #56]	; 0x38
   28e3c:	add	r3, pc, r3
   28e40:	ldr	r3, [r3]
   28e44:	ldr	r2, [r3, #36]	; 0x24
   28e48:	cmp	r6, r2
   28e4c:	bhi	291a4 <policydb_user_cache@@Base+0x8888>
   28e50:	ldr	r8, [sp, #56]	; 0x38
   28e54:	mov	r2, #0
   28e58:	ldr	r0, [r3, #120]	; 0x78
   28e5c:	mvn	r1, #0
   28e60:	sub	ip, r8, #-1073741823	; 0xc0000001
   28e64:	ldr	r8, [sp, #72]	; 0x48
   28e68:	ldr	r3, [r3, #304]	; 0x130
   28e6c:	mov	r6, #7
   28e70:	ldr	r0, [r0, ip, lsl #2]
   28e74:	ldr	ip, [sp, #64]	; 0x40
   28e78:	str	r2, [r7]
   28e7c:	str	r2, [r7, #8]
   28e80:	str	r2, [r7, #16]
   28e84:	str	r1, [r7, #4]
   28e88:	str	r1, [r7, #12]
   28e8c:	str	r2, [ip]
   28e90:	ldr	r2, [r8, #8]
   28e94:	ldr	ip, [sp, #76]	; 0x4c
   28e98:	sub	r2, r2, #-536870911	; 0xe0000001
   28e9c:	ldr	r8, [sp, #56]	; 0x38
   28ea0:	str	r0, [sp, #84]	; 0x54
   28ea4:	ldr	r9, [r3, r2, lsl #3]
   28ea8:	add	r2, r3, r2, lsl #3
   28eac:	str	r2, [sp, #68]	; 0x44
   28eb0:	ldr	r1, [ip, #8]
   28eb4:	cmp	r9, #0
   28eb8:	ldr	ip, [sp, #68]	; 0x44
   28ebc:	sub	r1, r1, #-536870911	; 0xe0000001
   28ec0:	ldrne	sl, [r9]
   28ec4:	strh	r8, [sp, #96]	; 0x60
   28ec8:	moveq	sl, r9
   28ecc:	ldr	r0, [ip, #4]
   28ed0:	add	r1, r3, r1, lsl #3
   28ed4:	ldr	r8, [pc, #1076]	; 29310 <policydb_user_cache@@Base+0x89f4>
   28ed8:	ldr	r3, [pc, #1076]	; 29314 <policydb_user_cache@@Base+0x89f8>
   28edc:	strh	r6, [sp, #98]	; 0x62
   28ee0:	add	r8, pc, r8
   28ee4:	add	r3, pc, r3
   28ee8:	add	r6, sp, #92	; 0x5c
   28eec:	str	r1, [sp, #40]	; 0x28
   28ef0:	str	r3, [sp, #44]	; 0x2c
   28ef4:	str	r6, [sp, #32]
   28ef8:	str	r8, [sp, #48]	; 0x30
   28efc:	strd	r4, [sp, #16]
   28f00:	cmp	sl, r0
   28f04:	bcs	290b8 <policydb_user_cache@@Base+0x879c>
   28f08:	ldr	r1, [r9]
   28f0c:	mov	r5, #0
   28f10:	ldr	ip, [r9, #8]
   28f14:	rsb	r3, r1, sl
   28f18:	ldr	r2, [r9, #12]
   28f1c:	rsb	r6, r3, #32
   28f20:	lsr	ip, ip, r3
   28f24:	str	ip, [sp, #24]
   28f28:	ldr	r4, [sp, #24]
   28f2c:	sub	ip, r3, #32
   28f30:	orr	r6, r4, r2, lsl r6
   28f34:	mov	r4, #1
   28f38:	orr	ip, r6, r2, lsr ip
   28f3c:	lsr	r2, r2, r3
   28f40:	str	ip, [sp, #24]
   28f44:	str	r2, [sp, #28]
   28f48:	ldrd	r2, [sp, #24]
   28f4c:	and	r2, r2, r4
   28f50:	and	r3, r3, r5
   28f54:	orrs	r5, r2, r3
   28f58:	beq	290a0 <policydb_user_cache@@Base+0x8784>
   28f5c:	ldr	ip, [sp, #40]	; 0x28
   28f60:	ldr	r8, [ip]
   28f64:	cmp	r8, #0
   28f68:	moveq	r6, r8
   28f6c:	ldrne	r6, [r8]
   28f70:	ldr	ip, [sp, #40]	; 0x28
   28f74:	add	r3, sl, #1
   28f78:	ldrd	r4, [sp, #16]
   28f7c:	str	r3, [sp, #36]	; 0x24
   28f80:	ldr	r0, [ip, #4]
   28f84:	cmp	r6, r0
   28f88:	bcs	29090 <policydb_user_cache@@Base+0x8774>
   28f8c:	ldr	ip, [r8, #8]
   28f90:	ldr	r1, [r8]
   28f94:	ldr	r2, [r8, #12]
   28f98:	rsb	r3, r1, r6
   28f9c:	lsr	r4, ip, r3
   28fa0:	rsb	fp, r3, #32
   28fa4:	sub	ip, r3, #32
   28fa8:	orr	r4, r4, r2, lsl fp
   28fac:	orr	r4, r4, r2, lsr ip
   28fb0:	lsr	r5, r2, r3
   28fb4:	mov	r2, #1
   28fb8:	mov	r3, #0
   28fbc:	and	r2, r2, r4
   28fc0:	and	r3, r3, r5
   28fc4:	orrs	ip, r2, r3
   28fc8:	beq	29078 <policydb_user_cache@@Base+0x875c>
   28fcc:	ldr	r3, [sp, #44]	; 0x2c
   28fd0:	add	r1, sp, #92	; 0x5c
   28fd4:	ldr	ip, [sp, #36]	; 0x24
   28fd8:	ldr	r0, [r3]
   28fdc:	add	r3, r6, #1
   28fe0:	strh	ip, [sp, #92]	; 0x5c
   28fe4:	add	r0, r0, #208	; 0xd0
   28fe8:	strh	r3, [sp, #94]	; 0x5e
   28fec:	bl	30e28 <policydb_user_cache@@Base+0x1050c>
   28ff0:	cmp	r0, #0
   28ff4:	bne	29028 <policydb_user_cache@@Base+0x870c>
   28ff8:	b	29054 <policydb_user_cache@@Base+0x8738>
   28ffc:	cmp	r3, #2
   29000:	beq	29218 <policydb_user_cache@@Base+0x88fc>
   29004:	cmp	r3, #4
   29008:	ldreq	r3, [r0, #8]
   2900c:	ldreq	r2, [r7, #12]
   29010:	andeq	r3, r2, r3
   29014:	streq	r3, [r7, #12]
   29018:	ldrh	r1, [sp, #98]	; 0x62
   2901c:	bl	30f6c <policydb_user_cache@@Base+0x10650>
   29020:	cmp	r0, #0
   29024:	beq	29054 <policydb_user_cache@@Base+0x8738>
   29028:	ldrh	r3, [r0, #6]
   2902c:	cmp	r3, #1
   29030:	bne	28ffc <policydb_user_cache@@Base+0x86e0>
   29034:	ldr	r2, [r7]
   29038:	ldr	r3, [r0, #8]
   2903c:	ldrh	r1, [sp, #98]	; 0x62
   29040:	orr	r3, r2, r3
   29044:	str	r3, [r7]
   29048:	bl	30f6c <policydb_user_cache@@Base+0x10650>
   2904c:	cmp	r0, #0
   29050:	bne	29028 <policydb_user_cache@@Base+0x870c>
   29054:	ldr	r3, [sp, #48]	; 0x30
   29058:	add	r1, sp, #92	; 0x5c
   2905c:	mov	r2, r7
   29060:	ldr	r0, [r3]
   29064:	add	r0, r0, #228	; 0xe4
   29068:	bl	331bc <cond_index_bool@@Base+0x484>
   2906c:	ldr	ip, [sp, #40]	; 0x28
   29070:	ldr	r1, [r8]
   29074:	ldr	r0, [ip, #4]
   29078:	add	r1, r1, #63	; 0x3f
   2907c:	cmp	r6, r1
   29080:	beq	2922c <policydb_user_cache@@Base+0x8910>
   29084:	add	r6, r6, #1
   29088:	cmp	r6, r0
   2908c:	bcc	28f8c <policydb_user_cache@@Base+0x8670>
   29090:	ldr	r3, [sp, #68]	; 0x44
   29094:	ldr	r1, [r9]
   29098:	strd	r4, [sp, #16]
   2909c:	ldr	r0, [r3, #4]
   290a0:	add	r1, r1, #63	; 0x3f
   290a4:	cmp	sl, r1
   290a8:	beq	29244 <policydb_user_cache@@Base+0x8928>
   290ac:	add	sl, sl, #1
   290b0:	cmp	sl, r0
   290b4:	bcc	28f08 <policydb_user_cache@@Base+0x85ec>
   290b8:	ldr	r2, [r7]
   290bc:	ldr	r4, [sp, #60]	; 0x3c
   290c0:	bics	r4, r4, r2
   290c4:	bne	2925c <policydb_user_cache@@Base+0x8940>
   290c8:	ldr	r8, [sp, #84]	; 0x54
   290cc:	ldr	r4, [r8, #20]
   290d0:	cmp	r4, #0
   290d4:	beq	2914c <policydb_user_cache@@Base+0x8830>
   290d8:	ldr	r5, [sp, #72]	; 0x48
   290dc:	ldr	r6, [sp, #76]	; 0x4c
   290e0:	ldr	r8, [sp, #56]	; 0x38
   290e4:	ldr	r9, [sp, #80]	; 0x50
   290e8:	b	290f8 <policydb_user_cache@@Base+0x87dc>
   290ec:	ldr	r4, [r4, #8]
   290f0:	cmp	r4, #0
   290f4:	beq	2914c <policydb_user_cache@@Base+0x8830>
   290f8:	ldr	ip, [r4]
   290fc:	tst	r2, ip
   29100:	beq	290ec <policydb_user_cache@@Base+0x87d0>
   29104:	ldr	ip, [sp, #156]	; 0x9c
   29108:	mov	r2, #0
   2910c:	mov	r3, r8
   29110:	str	r4, [sp]
   29114:	mov	r0, r5
   29118:	str	r9, [sp, #4]
   2911c:	mov	r1, r6
   29120:	str	ip, [sp, #8]
   29124:	bl	26ff4 <policydb_user_cache@@Base+0x66d8>
   29128:	cmp	r0, #0
   2912c:	ldreq	r2, [r4]
   29130:	ldreq	r3, [r7]
   29134:	ldr	r4, [r4, #8]
   29138:	biceq	r2, r3, r2
   2913c:	ldrne	r2, [r7]
   29140:	streq	r2, [r7]
   29144:	cmp	r4, #0
   29148:	bne	290f8 <policydb_user_cache@@Base+0x87dc>
   2914c:	ldr	r4, [sp, #60]	; 0x3c
   29150:	bics	r4, r4, r2
   29154:	beq	29178 <policydb_user_cache@@Base+0x885c>
   29158:	ldr	r5, [sp, #64]	; 0x40
   2915c:	ldr	r6, [sp, #60]	; 0x3c
   29160:	ldr	r3, [r5]
   29164:	orr	r3, r3, #2
   29168:	str	r3, [r5]
   2916c:	ldr	r2, [r7]
   29170:	and	r6, r6, r2
   29174:	str	r6, [sp, #60]	; 0x3c
   29178:	ldr	r8, [sp, #56]	; 0x38
   2917c:	cmp	r8, #2
   29180:	beq	29280 <policydb_user_cache@@Base+0x8964>
   29184:	ldr	r5, [sp, #60]	; 0x3c
   29188:	bics	r0, r5, r2
   2918c:	ldrne	r6, [sp, #64]	; 0x40
   29190:	movne	r0, #0
   29194:	ldrne	r3, [r6]
   29198:	orrne	r3, r3, #4
   2919c:	strne	r3, [r6]
   291a0:	b	291fc <policydb_user_cache@@Base+0x88e0>
   291a4:	ldr	r3, [pc, #364]	; 29318 <policydb_user_cache@@Base+0x89fc>
   291a8:	ldr	r2, [ip, r3]
   291ac:	ldr	ip, [r2, #12]
   291b0:	cmp	ip, #0
   291b4:	mvneq	r0, #21
   291b8:	beq	291fc <policydb_user_cache@@Base+0x88e0>
   291bc:	ldr	r4, [pc, #344]	; 2931c <policydb_user_cache@@Base+0x8a00>
   291c0:	mov	lr, #1
   291c4:	ldr	r5, [pc, #340]	; 29320 <policydb_user_cache@@Base+0x8a04>
   291c8:	mov	r1, r2
   291cc:	add	r4, pc, r4
   291d0:	ldr	r0, [r2, #16]
   291d4:	str	lr, [r2]
   291d8:	add	r5, pc, r5
   291dc:	add	r4, r4, #124	; 0x7c
   291e0:	str	r5, [r2, #4]
   291e4:	str	r4, [r2, #8]
   291e8:	ldr	r2, [pc, #308]	; 29324 <policydb_user_cache@@Base+0x8a08>
   291ec:	ldr	r3, [sp, #56]	; 0x38
   291f0:	add	r2, pc, r2
   291f4:	blx	ip
   291f8:	mvn	r0, #21
   291fc:	ldr	r8, [sp, #52]	; 0x34
   29200:	ldr	r1, [sp, #100]	; 0x64
   29204:	ldr	r3, [r8]
   29208:	cmp	r1, r3
   2920c:	bne	29300 <policydb_user_cache@@Base+0x89e4>
   29210:	add	sp, sp, #108	; 0x6c
   29214:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29218:	ldr	r2, [r7, #8]
   2921c:	ldr	r3, [r0, #8]
   29220:	orr	r3, r2, r3
   29224:	str	r3, [r7, #8]
   29228:	b	29018 <policydb_user_cache@@Base+0x86fc>
   2922c:	ldr	r3, [r8, #16]
   29230:	cmp	r3, #0
   29234:	beq	29084 <policydb_user_cache@@Base+0x8768>
   29238:	ldr	r6, [r3]
   2923c:	mov	r8, r3
   29240:	b	28f84 <policydb_user_cache@@Base+0x8668>
   29244:	ldr	r3, [r9, #16]
   29248:	cmp	r3, #0
   2924c:	beq	290ac <policydb_user_cache@@Base+0x8790>
   29250:	ldr	sl, [r3]
   29254:	mov	r9, r3
   29258:	b	28f00 <policydb_user_cache@@Base+0x85e4>
   2925c:	ldr	r5, [sp, #64]	; 0x40
   29260:	ldr	r6, [sp, #60]	; 0x3c
   29264:	ldr	r3, [r5]
   29268:	orr	r3, r3, #1
   2926c:	str	r3, [r5]
   29270:	ldr	r2, [r7]
   29274:	and	r6, r6, r2
   29278:	str	r6, [sp, #60]	; 0x3c
   2927c:	b	290c8 <policydb_user_cache@@Base+0x87ac>
   29280:	mov	r3, #2
   29284:	movt	r3, #128	; 0x80
   29288:	and	r3, r2, r3
   2928c:	cmp	r3, #0
   29290:	beq	29184 <policydb_user_cache@@Base+0x8868>
   29294:	ldr	ip, [sp, #72]	; 0x48
   29298:	ldr	r4, [sp, #76]	; 0x4c
   2929c:	ldr	r0, [ip, #4]
   292a0:	ldr	ip, [r4, #4]
   292a4:	cmp	r0, ip
   292a8:	beq	29184 <policydb_user_cache@@Base+0x8868>
   292ac:	ldr	r3, [pc, #116]	; 29328 <policydb_user_cache@@Base+0x8a0c>
   292b0:	add	r3, pc, r3
   292b4:	ldr	r3, [r3]
   292b8:	ldr	r3, [r3, #256]	; 0x100
   292bc:	cmp	r3, #0
   292c0:	bne	292d4 <policydb_user_cache@@Base+0x89b8>
   292c4:	b	292f0 <policydb_user_cache@@Base+0x89d4>
   292c8:	ldr	r3, [r3, #8]
   292cc:	cmp	r3, #0
   292d0:	beq	292f0 <policydb_user_cache@@Base+0x89d4>
   292d4:	ldr	r1, [r3]
   292d8:	cmp	r0, r1
   292dc:	bne	292c8 <policydb_user_cache@@Base+0x89ac>
   292e0:	ldr	r1, [r3, #4]
   292e4:	cmp	ip, r1
   292e8:	bne	292c8 <policydb_user_cache@@Base+0x89ac>
   292ec:	b	29184 <policydb_user_cache@@Base+0x8868>
   292f0:	bic	r2, r2, #8388608	; 0x800000
   292f4:	bic	r2, r2, #2
   292f8:	str	r2, [r7]
   292fc:	b	29184 <policydb_user_cache@@Base+0x8868>
   29300:	bl	10cd8 <__stack_chk_fail@plt>
   29304:	strdeq	r0, [r3], -ip
   29308:	strheq	r0, [r0], -ip
   2930c:			; <UNDEFINED> instruction: 0x000306bc
   29310:	andeq	r0, r3, r8, lsl r6
   29314:	andeq	r0, r3, r4, lsl r6
   29318:	andeq	r0, r0, ip, asr #1
   2931c:	andeq	ip, r1, ip, ror #6
   29320:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   29324:	andeq	ip, r1, r0, lsl #17
   29328:	andeq	r0, r3, r8, asr #4
   2932c:	ldr	r3, [pc, #12]	; 29340 <policydb_user_cache@@Base+0x8a24>
   29330:	add	r3, pc, r3
   29334:	str	r0, [r3, #4]
   29338:	mov	r0, #0
   2933c:	bx	lr
   29340:	andeq	r0, r3, r8, asr #3
   29344:	ldr	r3, [pc, #12]	; 29358 <policydb_user_cache@@Base+0x8a3c>
   29348:	add	r3, pc, r3
   2934c:	str	r0, [r3]
   29350:	mov	r0, #0
   29354:	bx	lr
   29358:			; <UNDEFINED> instruction: 0x000301b0
   2935c:	push	{r4, r5, r6, r7, lr}
   29360:	sub	sp, sp, #36	; 0x24
   29364:	ldr	r4, [pc, #360]	; 294d4 <policydb_user_cache@@Base+0x8bb8>
   29368:	add	r7, sp, #4
   2936c:	ldr	r3, [pc, #356]	; 294d8 <policydb_user_cache@@Base+0x8bbc>
   29370:	mov	r6, r0
   29374:	add	r4, pc, r4
   29378:	mov	r0, r7
   2937c:	ldr	r5, [r4, r3]
   29380:	ldr	r3, [r5]
   29384:	str	r3, [sp, #28]
   29388:	bl	238dc <policydb_user_cache@@Base+0x2fc0>
   2938c:	ldr	r0, [pc, #328]	; 294dc <policydb_user_cache@@Base+0x8bc0>
   29390:	mov	r2, #1
   29394:	str	r2, [sp, #4]
   29398:	add	r0, pc, r0
   2939c:	str	r6, [sp, #20]
   293a0:	ldr	r2, [r0, #36]	; 0x24
   293a4:	cmp	r2, #0
   293a8:	bne	294ac <policydb_user_cache@@Base+0x8b90>
   293ac:	ldr	r6, [pc, #300]	; 294e0 <policydb_user_cache@@Base+0x8bc4>
   293b0:	add	r6, pc, r6
   293b4:	add	r6, r6, #36	; 0x24
   293b8:	mov	r0, r6
   293bc:	bl	22c48 <policydb_user_cache@@Base+0x232c>
   293c0:	subs	r2, r0, #0
   293c4:	beq	2942c <policydb_user_cache@@Base+0x8b10>
   293c8:	ldr	r3, [pc, #276]	; 294e4 <policydb_user_cache@@Base+0x8bc8>
   293cc:	ldr	r3, [r4, r3]
   293d0:	ldr	ip, [r3, #12]
   293d4:	cmp	ip, #0
   293d8:	beq	29410 <policydb_user_cache@@Base+0x8af4>
   293dc:	ldr	r2, [pc, #260]	; 294e8 <policydb_user_cache@@Base+0x8bcc>
   293e0:	mov	lr, #1
   293e4:	ldr	r0, [pc, #256]	; 294ec <policydb_user_cache@@Base+0x8bd0>
   293e8:	mov	r1, r3
   293ec:	add	r2, pc, r2
   293f0:	str	lr, [r3]
   293f4:	add	r0, pc, r0
   293f8:	add	r2, r2, #152	; 0x98
   293fc:	stmib	r3, {r0, r2}
   29400:	ldr	r2, [pc, #232]	; 294f0 <policydb_user_cache@@Base+0x8bd4>
   29404:	ldr	r0, [r3, #16]
   29408:	add	r2, pc, r2
   2940c:	blx	ip
   29410:	mvn	r0, #0
   29414:	ldr	r2, [sp, #28]
   29418:	ldr	r3, [r5]
   2941c:	cmp	r2, r3
   29420:	bne	294d0 <policydb_user_cache@@Base+0x8bb4>
   29424:	add	sp, sp, #36	; 0x24
   29428:	pop	{r4, r5, r6, r7, pc}
   2942c:	mov	r1, r7
   29430:	mov	r0, r6
   29434:	bl	2390c <policydb_user_cache@@Base+0x2ff0>
   29438:	cmp	r0, #0
   2943c:	beq	294b8 <policydb_user_cache@@Base+0x8b9c>
   29440:	mov	r0, r6
   29444:	bl	224c4 <policydb_user_cache@@Base+0x1ba8>
   29448:	ldr	r3, [pc, #148]	; 294e4 <policydb_user_cache@@Base+0x8bc8>
   2944c:	ldr	r4, [r4, r3]
   29450:	ldr	r6, [r4, #12]
   29454:	cmp	r6, #0
   29458:	beq	29410 <policydb_user_cache@@Base+0x8af4>
   2945c:	ldr	r3, [pc, #144]	; 294f4 <policydb_user_cache@@Base+0x8bd8>
   29460:	mov	r1, #1
   29464:	ldr	r2, [pc, #140]	; 294f8 <policydb_user_cache@@Base+0x8bdc>
   29468:	add	r3, pc, r3
   2946c:	str	r1, [r4]
   29470:	add	r2, pc, r2
   29474:	add	r3, r3, #152	; 0x98
   29478:	stmib	r4, {r2, r3}
   2947c:	bl	10db0 <__errno_location@plt>
   29480:	ldr	r7, [r4, #16]
   29484:	ldr	r0, [r0]
   29488:	bl	10d5c <strerror@plt>
   2948c:	ldr	r2, [pc, #104]	; 294fc <policydb_user_cache@@Base+0x8be0>
   29490:	mov	r1, r4
   29494:	add	r2, pc, r2
   29498:	mov	r3, r0
   2949c:	mov	r0, r7
   294a0:	blx	r6
   294a4:	mvn	r0, #0
   294a8:	b	29414 <policydb_user_cache@@Base+0x8af8>
   294ac:	add	r0, r0, #36	; 0x24
   294b0:	bl	224c4 <policydb_user_cache@@Base+0x1ba8>
   294b4:	b	293ac <policydb_user_cache@@Base+0x8a90>
   294b8:	ldr	r3, [pc, #64]	; 29500 <policydb_user_cache@@Base+0x8be4>
   294bc:	add	r3, pc, r3
   294c0:	ldr	r0, [r3, #4]
   294c4:	str	r6, [r3]
   294c8:	bl	2b1b0 <policydb_user_cache@@Base+0xa894>
   294cc:	b	29414 <policydb_user_cache@@Base+0x8af8>
   294d0:	bl	10cd8 <__stack_chk_fail@plt>
   294d4:	andeq	pc, r2, r4, lsl #25
   294d8:	strheq	r0, [r0], -ip
   294dc:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   294e0:	ldrdeq	r0, [r3], -r8
   294e4:	andeq	r0, r0, ip, asr #1
   294e8:	andeq	ip, r1, ip, asr #2
   294ec:	andeq	r9, r1, r8, ror sp
   294f0:	ldrdeq	sl, [r1], -r4
   294f4:	ldrdeq	ip, [r1], -r0
   294f8:	strdeq	r9, [r1], -ip
   294fc:	strdeq	ip, [r1], -r4
   29500:	andeq	r0, r3, ip, lsr r0
   29504:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   29508:	cmp	r3, #0
   2950c:	ldr	r4, [pc, #556]	; 29740 <policydb_user_cache@@Base+0x8e24>
   29510:	sub	sp, sp, #16
   29514:	mov	r6, r0
   29518:	mov	r7, r1
   2951c:	mov	r8, r2
   29520:	add	r4, pc, r4
   29524:	beq	29540 <policydb_user_cache@@Base+0x8c24>
   29528:	ldr	r5, [pc, #532]	; 29744 <policydb_user_cache@@Base+0x8e28>
   2952c:	add	r5, pc, r5
   29530:	ldr	r0, [r5]
   29534:	ldr	r2, [r0, #36]	; 0x24
   29538:	cmp	r3, r2
   2953c:	bls	29598 <policydb_user_cache@@Base+0x8c7c>
   29540:	ldr	r2, [pc, #512]	; 29748 <policydb_user_cache@@Base+0x8e2c>
   29544:	ldr	r2, [r4, r2]
   29548:	ldr	ip, [r2, #12]
   2954c:	cmp	ip, #0
   29550:	beq	2958c <policydb_user_cache@@Base+0x8c70>
   29554:	ldr	r4, [pc, #496]	; 2974c <policydb_user_cache@@Base+0x8e30>
   29558:	mov	lr, #1
   2955c:	ldr	r5, [pc, #492]	; 29750 <policydb_user_cache@@Base+0x8e34>
   29560:	mov	r1, r2
   29564:	add	r4, pc, r4
   29568:	ldr	r0, [r2, #16]
   2956c:	add	r5, pc, r5
   29570:	add	r4, r4, #184	; 0xb8
   29574:	str	r5, [r2, #4]
   29578:	str	r4, [r2, #8]
   2957c:	str	lr, [r2]
   29580:	ldr	r2, [pc, #460]	; 29754 <policydb_user_cache@@Base+0x8e38>
   29584:	add	r2, pc, r2
   29588:	blx	ip
   2958c:	mvn	r0, #21
   29590:	add	sp, sp, #16
   29594:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   29598:	ldr	r2, [r0, #120]	; 0x78
   2959c:	sub	r3, r3, #-1073741823	; 0xc0000001
   295a0:	ldr	r0, [r5, #4]
   295a4:	mov	r1, r6
   295a8:	ldr	sl, [r2, r3, lsl #2]
   295ac:	bl	2b4bc <policydb_user_cache@@Base+0xaba0>
   295b0:	subs	r9, r0, #0
   295b4:	beq	29630 <policydb_user_cache@@Base+0x8d14>
   295b8:	ldr	r0, [r5, #4]
   295bc:	mov	r1, r7
   295c0:	bl	2b4bc <policydb_user_cache@@Base+0xaba0>
   295c4:	subs	r6, r0, #0
   295c8:	beq	29690 <policydb_user_cache@@Base+0x8d74>
   295cc:	ldr	r0, [r5, #4]
   295d0:	mov	r1, r8
   295d4:	bl	2b4bc <policydb_user_cache@@Base+0xaba0>
   295d8:	subs	r7, r0, #0
   295dc:	beq	296e8 <policydb_user_cache@@Base+0x8dcc>
   295e0:	ldr	r4, [sl, #24]
   295e4:	cmp	r4, #0
   295e8:	movne	r5, #0
   295ec:	bne	29600 <policydb_user_cache@@Base+0x8ce4>
   295f0:	b	29688 <policydb_user_cache@@Base+0x8d6c>
   295f4:	ldr	r4, [r4, #8]
   295f8:	cmp	r4, #0
   295fc:	beq	29688 <policydb_user_cache@@Base+0x8d6c>
   29600:	str	r4, [sp]
   29604:	mov	r0, r9
   29608:	str	r5, [sp, #4]
   2960c:	mov	r1, r6
   29610:	str	r5, [sp, #8]
   29614:	mov	r2, r7
   29618:	mov	r3, #0
   2961c:	bl	26ff4 <policydb_user_cache@@Base+0x66d8>
   29620:	cmp	r0, #0
   29624:	bne	295f4 <policydb_user_cache@@Base+0x8cd8>
   29628:	mvn	r0, #0
   2962c:	b	29590 <policydb_user_cache@@Base+0x8c74>
   29630:	ldr	r3, [pc, #272]	; 29748 <policydb_user_cache@@Base+0x8e2c>
   29634:	ldr	r2, [r4, r3]
   29638:	ldr	ip, [r2, #12]
   2963c:	cmp	ip, #0
   29640:	beq	2958c <policydb_user_cache@@Base+0x8c70>
   29644:	ldr	r4, [pc, #268]	; 29758 <policydb_user_cache@@Base+0x8e3c>
   29648:	mov	lr, #1
   2964c:	ldr	r5, [pc, #264]	; 2975c <policydb_user_cache@@Base+0x8e40>
   29650:	mov	r1, r2
   29654:	add	r4, pc, r4
   29658:	ldr	r0, [r2, #16]
   2965c:	str	lr, [r2]
   29660:	add	r5, pc, r5
   29664:	add	r4, r4, #184	; 0xb8
   29668:	str	r5, [r2, #4]
   2966c:	str	r4, [r2, #8]
   29670:	mov	r3, r6
   29674:	ldr	r2, [pc, #228]	; 29760 <policydb_user_cache@@Base+0x8e44>
   29678:	add	r2, pc, r2
   2967c:	blx	ip
   29680:	mvn	r0, #21
   29684:	b	29590 <policydb_user_cache@@Base+0x8c74>
   29688:	mov	r0, #0
   2968c:	b	29590 <policydb_user_cache@@Base+0x8c74>
   29690:	ldr	r3, [pc, #176]	; 29748 <policydb_user_cache@@Base+0x8e2c>
   29694:	ldr	r2, [r4, r3]
   29698:	ldr	ip, [r2, #12]
   2969c:	cmp	ip, #0
   296a0:	beq	2958c <policydb_user_cache@@Base+0x8c70>
   296a4:	ldr	r4, [pc, #184]	; 29764 <policydb_user_cache@@Base+0x8e48>
   296a8:	mov	lr, #1
   296ac:	ldr	r5, [pc, #180]	; 29768 <policydb_user_cache@@Base+0x8e4c>
   296b0:	mov	r1, r2
   296b4:	add	r4, pc, r4
   296b8:	ldr	r0, [r2, #16]
   296bc:	str	lr, [r2]
   296c0:	add	r5, pc, r5
   296c4:	add	r4, r4, #184	; 0xb8
   296c8:	str	r5, [r2, #4]
   296cc:	str	r4, [r2, #8]
   296d0:	mov	r3, r7
   296d4:	ldr	r2, [pc, #144]	; 2976c <policydb_user_cache@@Base+0x8e50>
   296d8:	add	r2, pc, r2
   296dc:	blx	ip
   296e0:	mvn	r0, #21
   296e4:	b	29590 <policydb_user_cache@@Base+0x8c74>
   296e8:	ldr	r3, [pc, #88]	; 29748 <policydb_user_cache@@Base+0x8e2c>
   296ec:	ldr	r2, [r4, r3]
   296f0:	ldr	ip, [r2, #12]
   296f4:	cmp	ip, #0
   296f8:	beq	2958c <policydb_user_cache@@Base+0x8c70>
   296fc:	ldr	r4, [pc, #108]	; 29770 <policydb_user_cache@@Base+0x8e54>
   29700:	mov	lr, #1
   29704:	ldr	r5, [pc, #104]	; 29774 <policydb_user_cache@@Base+0x8e58>
   29708:	mov	r1, r2
   2970c:	add	r4, pc, r4
   29710:	ldr	r0, [r2, #16]
   29714:	str	lr, [r2]
   29718:	add	r5, pc, r5
   2971c:	add	r4, r4, #184	; 0xb8
   29720:	str	r5, [r2, #4]
   29724:	str	r4, [r2, #8]
   29728:	mov	r3, r8
   2972c:	ldr	r2, [pc, #68]	; 29778 <policydb_user_cache@@Base+0x8e5c>
   29730:	add	r2, pc, r2
   29734:	blx	ip
   29738:	mvn	r0, #21
   2973c:	b	29590 <policydb_user_cache@@Base+0x8c74>
   29740:	ldrdeq	pc, [r2], -r8
   29744:	andeq	pc, r2, ip, asr #31
   29748:	andeq	r0, r0, ip, asr #1
   2974c:	ldrdeq	fp, [r1], -r4
   29750:	andeq	r9, r1, r0, lsl #24
   29754:	andeq	ip, r1, ip, ror #9
   29758:	andeq	fp, r1, r4, ror #29
   2975c:	andeq	r9, r1, ip, lsl #22
   29760:	andeq	ip, r1, r8, lsr r2
   29764:	andeq	fp, r1, r4, lsl #29
   29768:	andeq	r9, r1, ip, lsr #21
   2976c:	ldrdeq	ip, [r1], -r8
   29770:	andeq	fp, r1, ip, lsr #28
   29774:	andeq	r9, r1, r4, asr sl
   29778:	andeq	ip, r1, r0, lsl #3
   2977c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29780:	subs	r5, r3, #0
   29784:	ldr	r4, [pc, #592]	; 299dc <policydb_user_cache@@Base+0x90c0>
   29788:	sub	sp, sp, #20
   2978c:	mov	r7, r0
   29790:	mov	r8, r1
   29794:	mov	fp, r2
   29798:	add	r4, pc, r4
   2979c:	beq	297b8 <policydb_user_cache@@Base+0x8e9c>
   297a0:	ldr	r6, [pc, #568]	; 299e0 <policydb_user_cache@@Base+0x90c4>
   297a4:	add	r6, pc, r6
   297a8:	ldr	r0, [r6]
   297ac:	ldr	r3, [r0, #36]	; 0x24
   297b0:	cmp	r5, r3
   297b4:	bls	29814 <policydb_user_cache@@Base+0x8ef8>
   297b8:	ldr	r3, [pc, #548]	; 299e4 <policydb_user_cache@@Base+0x90c8>
   297bc:	ldr	r2, [r4, r3]
   297c0:	ldr	ip, [r2, #12]
   297c4:	cmp	ip, #0
   297c8:	beq	29808 <policydb_user_cache@@Base+0x8eec>
   297cc:	ldr	r4, [pc, #532]	; 299e8 <policydb_user_cache@@Base+0x90cc>
   297d0:	mov	lr, #1
   297d4:	ldr	r6, [pc, #528]	; 299ec <policydb_user_cache@@Base+0x90d0>
   297d8:	mov	r1, r2
   297dc:	add	r4, pc, r4
   297e0:	ldr	r0, [r2, #16]
   297e4:	add	r6, pc, r6
   297e8:	add	r4, r4, #212	; 0xd4
   297ec:	str	r6, [r2, #4]
   297f0:	mov	r3, r5
   297f4:	str	r4, [r2, #8]
   297f8:	str	lr, [r2]
   297fc:	ldr	r2, [pc, #492]	; 299f0 <policydb_user_cache@@Base+0x90d4>
   29800:	add	r2, pc, r2
   29804:	blx	ip
   29808:	mvn	r0, #21
   2980c:	add	sp, sp, #20
   29810:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29814:	ldr	r3, [r0, #120]	; 0x78
   29818:	sub	r2, r5, #-1073741823	; 0xc0000001
   2981c:	ldr	r0, [r6, #4]
   29820:	mov	r1, r7
   29824:	ldr	sl, [r3, r2, lsl #2]
   29828:	bl	2b4bc <policydb_user_cache@@Base+0xaba0>
   2982c:	subs	r9, r0, #0
   29830:	beq	298cc <policydb_user_cache@@Base+0x8fb0>
   29834:	ldr	r0, [r6, #4]
   29838:	mov	r1, r8
   2983c:	bl	2b4bc <policydb_user_cache@@Base+0xaba0>
   29840:	subs	r7, r0, #0
   29844:	beq	2992c <policydb_user_cache@@Base+0x9010>
   29848:	ldr	r0, [r6, #4]
   2984c:	mov	r1, fp
   29850:	bl	2b4bc <policydb_user_cache@@Base+0xaba0>
   29854:	subs	r6, r0, #0
   29858:	beq	29984 <policydb_user_cache@@Base+0x9068>
   2985c:	ldr	r2, [sp, #56]	; 0x38
   29860:	mov	r3, #0
   29864:	str	r3, [r2]
   29868:	ldr	r2, [pc, #388]	; 299f4 <policydb_user_cache@@Base+0x90d8>
   2986c:	ldr	r4, [sl, #24]
   29870:	add	r2, pc, r2
   29874:	cmp	r4, r3
   29878:	str	r3, [r2, #28]
   2987c:	str	r3, [r2, #32]
   29880:	bne	29894 <policydb_user_cache@@Base+0x8f78>
   29884:	b	29924 <policydb_user_cache@@Base+0x9008>
   29888:	ldr	r4, [r4, #8]
   2988c:	cmp	r4, #0
   29890:	beq	29924 <policydb_user_cache@@Base+0x9008>
   29894:	ldr	r3, [sp, #56]	; 0x38
   29898:	mov	r0, r9
   2989c:	ldr	r2, [sp, #60]	; 0x3c
   298a0:	mov	r1, r7
   298a4:	str	r4, [sp]
   298a8:	str	r3, [sp, #4]
   298ac:	mov	r3, r5
   298b0:	str	r2, [sp, #8]
   298b4:	mov	r2, r6
   298b8:	bl	26ff4 <policydb_user_cache@@Base+0x66d8>
   298bc:	cmp	r0, #0
   298c0:	bne	29888 <policydb_user_cache@@Base+0x8f6c>
   298c4:	mvn	r0, #0
   298c8:	b	2980c <policydb_user_cache@@Base+0x8ef0>
   298cc:	ldr	r3, [pc, #272]	; 299e4 <policydb_user_cache@@Base+0x90c8>
   298d0:	ldr	r2, [r4, r3]
   298d4:	ldr	ip, [r2, #12]
   298d8:	cmp	ip, #0
   298dc:	beq	29808 <policydb_user_cache@@Base+0x8eec>
   298e0:	ldr	r4, [pc, #272]	; 299f8 <policydb_user_cache@@Base+0x90dc>
   298e4:	mov	lr, #1
   298e8:	ldr	r5, [pc, #268]	; 299fc <policydb_user_cache@@Base+0x90e0>
   298ec:	mov	r1, r2
   298f0:	add	r4, pc, r4
   298f4:	ldr	r0, [r2, #16]
   298f8:	str	lr, [r2]
   298fc:	add	r5, pc, r5
   29900:	add	r4, r4, #212	; 0xd4
   29904:	str	r5, [r2, #4]
   29908:	str	r4, [r2, #8]
   2990c:	mov	r3, r7
   29910:	ldr	r2, [pc, #232]	; 29a00 <policydb_user_cache@@Base+0x90e4>
   29914:	add	r2, pc, r2
   29918:	blx	ip
   2991c:	mvn	r0, #21
   29920:	b	2980c <policydb_user_cache@@Base+0x8ef0>
   29924:	mov	r0, #0
   29928:	b	2980c <policydb_user_cache@@Base+0x8ef0>
   2992c:	ldr	r3, [pc, #176]	; 299e4 <policydb_user_cache@@Base+0x90c8>
   29930:	ldr	r2, [r4, r3]
   29934:	ldr	ip, [r2, #12]
   29938:	cmp	ip, #0
   2993c:	beq	29808 <policydb_user_cache@@Base+0x8eec>
   29940:	ldr	r4, [pc, #188]	; 29a04 <policydb_user_cache@@Base+0x90e8>
   29944:	mov	lr, #1
   29948:	ldr	r5, [pc, #184]	; 29a08 <policydb_user_cache@@Base+0x90ec>
   2994c:	mov	r1, r2
   29950:	add	r4, pc, r4
   29954:	ldr	r0, [r2, #16]
   29958:	str	lr, [r2]
   2995c:	add	r5, pc, r5
   29960:	add	r4, r4, #212	; 0xd4
   29964:	str	r5, [r2, #4]
   29968:	str	r4, [r2, #8]
   2996c:	mov	r3, r8
   29970:	ldr	r2, [pc, #148]	; 29a0c <policydb_user_cache@@Base+0x90f0>
   29974:	add	r2, pc, r2
   29978:	blx	ip
   2997c:	mvn	r0, #21
   29980:	b	2980c <policydb_user_cache@@Base+0x8ef0>
   29984:	ldr	r3, [pc, #88]	; 299e4 <policydb_user_cache@@Base+0x90c8>
   29988:	ldr	r2, [r4, r3]
   2998c:	ldr	ip, [r2, #12]
   29990:	cmp	ip, #0
   29994:	beq	29808 <policydb_user_cache@@Base+0x8eec>
   29998:	ldr	r4, [pc, #112]	; 29a10 <policydb_user_cache@@Base+0x90f4>
   2999c:	mov	lr, #1
   299a0:	ldr	r5, [pc, #108]	; 29a14 <policydb_user_cache@@Base+0x90f8>
   299a4:	mov	r1, r2
   299a8:	add	r4, pc, r4
   299ac:	ldr	r0, [r2, #16]
   299b0:	str	lr, [r2]
   299b4:	add	r5, pc, r5
   299b8:	add	r4, r4, #212	; 0xd4
   299bc:	str	r5, [r2, #4]
   299c0:	str	r4, [r2, #8]
   299c4:	mov	r3, fp
   299c8:	ldr	r2, [pc, #72]	; 29a18 <policydb_user_cache@@Base+0x90fc>
   299cc:	add	r2, pc, r2
   299d0:	blx	ip
   299d4:	mvn	r0, #21
   299d8:	b	2980c <policydb_user_cache@@Base+0x8ef0>
   299dc:	andeq	pc, r2, r0, ror #16
   299e0:	andeq	pc, r2, r4, asr sp	; <UNPREDICTABLE>
   299e4:	andeq	r0, r0, ip, asr #1
   299e8:	andeq	fp, r1, ip, asr sp
   299ec:	andeq	r9, r1, r8, lsl #19
   299f0:	andeq	ip, r1, r0, ror r2
   299f4:	andeq	pc, r2, r8, lsl lr	; <UNPREDICTABLE>
   299f8:	andeq	fp, r1, r8, asr #24
   299fc:	andeq	r9, r1, r0, ror r8
   29a00:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   29a04:	andeq	fp, r1, r8, ror #23
   29a08:	andeq	r9, r1, r0, lsl r8
   29a0c:	andeq	fp, r1, ip, lsr pc
   29a10:	muleq	r1, r0, fp
   29a14:			; <UNDEFINED> instruction: 0x000197b8
   29a18:	andeq	fp, r1, r4, ror #29
   29a1c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   29a20:	mov	r6, r0
   29a24:	ldr	r4, [pc, #300]	; 29b58 <policydb_user_cache@@Base+0x923c>
   29a28:	sub	sp, sp, #16
   29a2c:	mov	r7, r1
   29a30:	mov	r1, r0
   29a34:	add	r4, pc, r4
   29a38:	mov	r9, r2
   29a3c:	mov	r8, r3
   29a40:	ldr	r5, [pc, #276]	; 29b5c <policydb_user_cache@@Base+0x9240>
   29a44:	ldr	r0, [r4, #4]
   29a48:	bl	2b4bc <policydb_user_cache@@Base+0xaba0>
   29a4c:	add	r5, pc, r5
   29a50:	subs	sl, r0, #0
   29a54:	beq	29afc <policydb_user_cache@@Base+0x91e0>
   29a58:	mov	r1, r7
   29a5c:	ldr	r0, [r4, #4]
   29a60:	bl	2b4bc <policydb_user_cache@@Base+0xaba0>
   29a64:	subs	r1, r0, #0
   29a68:	beq	29aa0 <policydb_user_cache@@Base+0x9184>
   29a6c:	ldr	r3, [sp, #48]	; 0x30
   29a70:	mov	ip, #0
   29a74:	mov	r0, sl
   29a78:	mov	r2, r9
   29a7c:	str	ip, [sp, #8]
   29a80:	str	r3, [sp]
   29a84:	ldr	r3, [sp, #52]	; 0x34
   29a88:	str	ip, [sp, #12]
   29a8c:	str	r3, [sp, #4]
   29a90:	mov	r3, r8
   29a94:	bl	28de4 <policydb_user_cache@@Base+0x84c8>
   29a98:	add	sp, sp, #16
   29a9c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   29aa0:	ldr	r3, [pc, #184]	; 29b60 <policydb_user_cache@@Base+0x9244>
   29aa4:	ldr	r2, [r5, r3]
   29aa8:	ldr	ip, [r2, #12]
   29aac:	cmp	ip, #0
   29ab0:	beq	29b4c <policydb_user_cache@@Base+0x9230>
   29ab4:	ldr	r4, [pc, #168]	; 29b64 <policydb_user_cache@@Base+0x9248>
   29ab8:	mov	lr, #1
   29abc:	ldr	r5, [pc, #164]	; 29b68 <policydb_user_cache@@Base+0x924c>
   29ac0:	mov	r1, r2
   29ac4:	add	r4, pc, r4
   29ac8:	ldr	r0, [r2, #16]
   29acc:	str	lr, [r2]
   29ad0:	add	r5, pc, r5
   29ad4:	add	r4, r4, #252	; 0xfc
   29ad8:	str	r5, [r2, #4]
   29adc:	str	r4, [r2, #8]
   29ae0:	mov	r3, r7
   29ae4:	ldr	r2, [pc, #128]	; 29b6c <policydb_user_cache@@Base+0x9250>
   29ae8:	add	r2, pc, r2
   29aec:	blx	ip
   29af0:	mvn	r0, #21
   29af4:	add	sp, sp, #16
   29af8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   29afc:	ldr	r3, [pc, #92]	; 29b60 <policydb_user_cache@@Base+0x9244>
   29b00:	ldr	r2, [r5, r3]
   29b04:	ldr	ip, [r2, #12]
   29b08:	cmp	ip, #0
   29b0c:	beq	29b4c <policydb_user_cache@@Base+0x9230>
   29b10:	ldr	r4, [pc, #88]	; 29b70 <policydb_user_cache@@Base+0x9254>
   29b14:	mov	lr, #1
   29b18:	ldr	r5, [pc, #84]	; 29b74 <policydb_user_cache@@Base+0x9258>
   29b1c:	mov	r1, r2
   29b20:	add	r4, pc, r4
   29b24:	ldr	r0, [r2, #16]
   29b28:	add	r5, pc, r5
   29b2c:	add	r4, r4, #252	; 0xfc
   29b30:	str	r5, [r2, #4]
   29b34:	mov	r3, r6
   29b38:	str	r4, [r2, #8]
   29b3c:	str	lr, [r2]
   29b40:	ldr	r2, [pc, #48]	; 29b78 <policydb_user_cache@@Base+0x925c>
   29b44:	add	r2, pc, r2
   29b48:	blx	ip
   29b4c:	mvn	r0, #21
   29b50:	add	sp, sp, #16
   29b54:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   29b58:	andeq	pc, r2, r4, asr #21
   29b5c:	andeq	pc, r2, ip, lsr #11
   29b60:	andeq	r0, r0, ip, asr #1
   29b64:	andeq	fp, r1, r4, ror sl
   29b68:	muleq	r1, ip, r6
   29b6c:	andeq	fp, r1, r8, asr #27
   29b70:	andeq	fp, r1, r8, lsl sl
   29b74:	andeq	r9, r1, r4, asr #12
   29b78:	andeq	fp, r1, ip, ror #26
   29b7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29b80:	sub	sp, sp, #20
   29b84:	ldr	r4, [pc, #348]	; 29ce8 <policydb_user_cache@@Base+0x93cc>
   29b88:	mov	r7, r0
   29b8c:	ldr	ip, [sp, #68]	; 0x44
   29b90:	mov	r6, r1
   29b94:	add	r4, pc, r4
   29b98:	mov	r1, r0
   29b9c:	mov	r9, r2
   29ba0:	mov	r8, r3
   29ba4:	ldr	r0, [r4, #4]
   29ba8:	ldr	fp, [sp, #56]	; 0x38
   29bac:	ldr	sl, [sp, #60]	; 0x3c
   29bb0:	ldr	r5, [sp, #64]	; 0x40
   29bb4:	str	ip, [sp, #12]
   29bb8:	bl	2b4bc <policydb_user_cache@@Base+0xaba0>
   29bbc:	ldr	r3, [pc, #296]	; 29cec <policydb_user_cache@@Base+0x93d0>
   29bc0:	add	r3, pc, r3
   29bc4:	subs	r2, r0, #0
   29bc8:	beq	29c90 <policydb_user_cache@@Base+0x9374>
   29bcc:	ldr	r0, [r4, #4]
   29bd0:	mov	r1, r6
   29bd4:	str	r2, [sp, #8]
   29bd8:	str	r3, [sp, #4]
   29bdc:	bl	2b4bc <policydb_user_cache@@Base+0xaba0>
   29be0:	ldr	r2, [sp, #8]
   29be4:	ldr	r3, [sp, #4]
   29be8:	subs	r1, r0, #0
   29bec:	beq	29c34 <policydb_user_cache@@Base+0x9318>
   29bf0:	ldr	r4, [pc, #248]	; 29cf0 <policydb_user_cache@@Base+0x93d4>
   29bf4:	mov	r0, r2
   29bf8:	ldr	ip, [sp, #12]
   29bfc:	mov	r2, r9
   29c00:	add	r4, pc, r4
   29c04:	str	fp, [sp, #56]	; 0x38
   29c08:	str	sl, [sp, #60]	; 0x3c
   29c0c:	mov	r3, r8
   29c10:	str	ip, [sp, #68]	; 0x44
   29c14:	mov	ip, #0
   29c18:	str	r5, [sp, #64]	; 0x40
   29c1c:	str	ip, [r5]
   29c20:	str	ip, [r4, #28]
   29c24:	str	ip, [r4, #32]
   29c28:	add	sp, sp, #20
   29c2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29c30:	b	28de4 <policydb_user_cache@@Base+0x84c8>
   29c34:	ldr	r2, [pc, #184]	; 29cf4 <policydb_user_cache@@Base+0x93d8>
   29c38:	ldr	r2, [r3, r2]
   29c3c:	ldr	ip, [r2, #12]
   29c40:	cmp	ip, #0
   29c44:	beq	29c84 <policydb_user_cache@@Base+0x9368>
   29c48:	ldr	r4, [pc, #168]	; 29cf8 <policydb_user_cache@@Base+0x93dc>
   29c4c:	mov	lr, #1
   29c50:	ldr	r5, [pc, #164]	; 29cfc <policydb_user_cache@@Base+0x93e0>
   29c54:	mov	r1, r2
   29c58:	add	r4, pc, r4
   29c5c:	ldr	r0, [r2, #16]
   29c60:	add	r5, pc, r5
   29c64:	add	r4, r4, #276	; 0x114
   29c68:	str	r5, [r2, #4]
   29c6c:	mov	r3, r6
   29c70:	str	r4, [r2, #8]
   29c74:	str	lr, [r2]
   29c78:	ldr	r2, [pc, #128]	; 29d00 <policydb_user_cache@@Base+0x93e4>
   29c7c:	add	r2, pc, r2
   29c80:	blx	ip
   29c84:	mvn	r0, #21
   29c88:	add	sp, sp, #20
   29c8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29c90:	ldr	r2, [pc, #92]	; 29cf4 <policydb_user_cache@@Base+0x93d8>
   29c94:	ldr	r2, [r3, r2]
   29c98:	ldr	r4, [r2, #12]
   29c9c:	cmp	r4, #0
   29ca0:	beq	29c84 <policydb_user_cache@@Base+0x9368>
   29ca4:	ldr	lr, [pc, #88]	; 29d04 <policydb_user_cache@@Base+0x93e8>
   29ca8:	mov	ip, #1
   29cac:	ldr	r5, [pc, #84]	; 29d08 <policydb_user_cache@@Base+0x93ec>
   29cb0:	mov	r1, r2
   29cb4:	add	lr, pc, lr
   29cb8:	ldr	r0, [r2, #16]
   29cbc:	add	lr, lr, #276	; 0x114
   29cc0:	str	ip, [r2]
   29cc4:	add	r5, pc, r5
   29cc8:	stmib	r2, {r5, lr}
   29ccc:	ldr	r2, [pc, #56]	; 29d0c <policydb_user_cache@@Base+0x93f0>
   29cd0:	mov	r3, r7
   29cd4:	add	r2, pc, r2
   29cd8:	blx	r4
   29cdc:	mvn	r0, #21
   29ce0:	add	sp, sp, #20
   29ce4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29ce8:	andeq	pc, r2, r4, ror #18
   29cec:	andeq	pc, r2, r8, lsr r4	; <UNPREDICTABLE>
   29cf0:	andeq	pc, r2, r8, lsl #21
   29cf4:	andeq	r0, r0, ip, asr #1
   29cf8:	andeq	fp, r1, r0, ror #17
   29cfc:	andeq	r9, r1, ip, lsl #10
   29d00:	andeq	fp, r1, r4, lsr ip
   29d04:	andeq	fp, r1, r4, lsl #17
   29d08:	andeq	r9, r1, r8, lsr #9
   29d0c:	ldrdeq	fp, [r1], -ip
   29d10:	push	{r4, r5, r6, lr}
   29d14:	sub	sp, sp, #16
   29d18:	ldr	lr, [pc, #72]	; 29d68 <policydb_user_cache@@Base+0x944c>
   29d1c:	add	ip, sp, #16
   29d20:	ldr	r4, [pc, #68]	; 29d6c <policydb_user_cache@@Base+0x9450>
   29d24:	mov	r6, #0
   29d28:	add	lr, pc, lr
   29d2c:	ldr	r5, [sp, #32]
   29d30:	ldr	r4, [lr, r4]
   29d34:	str	r6, [ip, #-8]!
   29d38:	str	r5, [sp]
   29d3c:	ldr	lr, [r4]
   29d40:	str	ip, [sp, #4]
   29d44:	str	lr, [sp, #12]
   29d48:	bl	29a1c <policydb_user_cache@@Base+0x9100>
   29d4c:	ldr	r2, [sp, #12]
   29d50:	ldr	r3, [r4]
   29d54:	cmp	r2, r3
   29d58:	bne	29d64 <policydb_user_cache@@Base+0x9448>
   29d5c:	add	sp, sp, #16
   29d60:	pop	{r4, r5, r6, pc}
   29d64:	bl	10cd8 <__stack_chk_fail@plt>
   29d68:	ldrdeq	pc, [r2], -r0
   29d6c:	strheq	r0, [r0], -ip
   29d70:	ldr	r3, [pc, #160]	; 29e18 <policydb_user_cache@@Base+0x94fc>
   29d74:	push	{r4, r5, r6, lr}
   29d78:	add	r3, pc, r3
   29d7c:	mov	r5, r0
   29d80:	mov	r6, r1
   29d84:	ldr	r3, [r3]
   29d88:	mov	r1, r0
   29d8c:	ldr	r4, [pc, #136]	; 29e1c <policydb_user_cache@@Base+0x9500>
   29d90:	ldr	r0, [r3, #32]
   29d94:	add	r4, pc, r4
   29d98:	bl	14a90 <__assert_fail@plt+0x3c20>
   29d9c:	cmp	r0, #0
   29da0:	beq	29db4 <policydb_user_cache@@Base+0x9498>
   29da4:	ldr	r3, [r0]
   29da8:	mov	r0, #0
   29dac:	strh	r3, [r6]
   29db0:	pop	{r4, r5, r6, pc}
   29db4:	ldr	r3, [pc, #100]	; 29e20 <policydb_user_cache@@Base+0x9504>
   29db8:	ldr	r2, [r4, r3]
   29dbc:	ldr	ip, [r2, #12]
   29dc0:	cmp	ip, #0
   29dc4:	beq	29e10 <policydb_user_cache@@Base+0x94f4>
   29dc8:	ldr	r4, [pc, #84]	; 29e24 <policydb_user_cache@@Base+0x9508>
   29dcc:	mov	lr, #1
   29dd0:	ldr	r6, [pc, #80]	; 29e28 <policydb_user_cache@@Base+0x950c>
   29dd4:	mov	r1, r2
   29dd8:	add	r4, pc, r4
   29ddc:	ldr	r0, [r2, #16]
   29de0:	add	r6, pc, r6
   29de4:	str	lr, [r2]
   29de8:	str	r6, [r2, #4]
   29dec:	add	r4, r4, #308	; 0x134
   29df0:	str	r4, [r2, #8]
   29df4:	mov	r3, r5
   29df8:	ldr	r2, [pc, #44]	; 29e2c <policydb_user_cache@@Base+0x9510>
   29dfc:	mov	r5, r6
   29e00:	add	r2, pc, r2
   29e04:	blx	ip
   29e08:	mvn	r0, #0
   29e0c:	pop	{r4, r5, r6, pc}
   29e10:	mvn	r0, #0
   29e14:	pop	{r4, r5, r6, pc}
   29e18:	andeq	pc, r2, r0, lsl #15
   29e1c:	andeq	pc, r2, r4, ror #4
   29e20:	andeq	r0, r0, ip, asr #1
   29e24:	andeq	fp, r1, r0, ror #14
   29e28:	andeq	r9, r1, ip, lsl #7
   29e2c:	andeq	fp, r1, r8, lsr #25
   29e30:	push	{r4, r5, r6, r7, lr}
   29e34:	subs	r3, r0, #0
   29e38:	ldr	r4, [pc, #332]	; 29f8c <policydb_user_cache@@Base+0x9670>
   29e3c:	sub	sp, sp, #12
   29e40:	mov	r5, r1
   29e44:	add	r4, pc, r4
   29e48:	beq	29e64 <policydb_user_cache@@Base+0x9548>
   29e4c:	ldr	r0, [pc, #316]	; 29f90 <policydb_user_cache@@Base+0x9674>
   29e50:	add	r0, pc, r0
   29e54:	ldr	r0, [r0]
   29e58:	ldr	ip, [r0, #36]	; 0x24
   29e5c:	cmp	r3, ip
   29e60:	bls	29ec0 <policydb_user_cache@@Base+0x95a4>
   29e64:	ldr	r2, [pc, #296]	; 29f94 <policydb_user_cache@@Base+0x9678>
   29e68:	ldr	r2, [r4, r2]
   29e6c:	ldr	ip, [r2, #12]
   29e70:	cmp	ip, #0
   29e74:	mvneq	r0, #21
   29e78:	beq	29eb8 <policydb_user_cache@@Base+0x959c>
   29e7c:	ldr	r4, [pc, #276]	; 29f98 <policydb_user_cache@@Base+0x967c>
   29e80:	mov	lr, #1
   29e84:	ldr	r5, [pc, #272]	; 29f9c <policydb_user_cache@@Base+0x9680>
   29e88:	mov	r1, r2
   29e8c:	add	r4, pc, r4
   29e90:	ldr	r0, [r2, #16]
   29e94:	str	lr, [r2]
   29e98:	add	r5, pc, r5
   29e9c:	add	r4, r4, #340	; 0x154
   29ea0:	str	r5, [r2, #4]
   29ea4:	str	r4, [r2, #8]
   29ea8:	ldr	r2, [pc, #240]	; 29fa0 <policydb_user_cache@@Base+0x9684>
   29eac:	add	r2, pc, r2
   29eb0:	blx	ip
   29eb4:	mvn	r0, #21
   29eb8:	add	sp, sp, #12
   29ebc:	pop	{r4, r5, r6, r7, pc}
   29ec0:	ldr	r0, [r0, #120]	; 0x78
   29ec4:	sub	r3, r3, #-1073741823	; 0xc0000001
   29ec8:	ldr	r6, [r0, r3, lsl #2]
   29ecc:	ldr	r0, [r6, #12]
   29ed0:	str	r2, [sp, #4]
   29ed4:	bl	14a90 <__assert_fail@plt+0x3c20>
   29ed8:	ldr	r2, [sp, #4]
   29edc:	subs	r7, r0, #0
   29ee0:	beq	29f04 <policydb_user_cache@@Base+0x95e8>
   29ee4:	ldr	r3, [r7]
   29ee8:	mov	r1, #1
   29eec:	sub	r3, r3, #1
   29ef0:	mov	r0, #0
   29ef4:	lsl	r3, r1, r3
   29ef8:	str	r3, [r2]
   29efc:	add	sp, sp, #12
   29f00:	pop	{r4, r5, r6, r7, pc}
   29f04:	ldr	r3, [r6, #8]
   29f08:	cmp	r3, #0
   29f0c:	beq	29f30 <policydb_user_cache@@Base+0x9614>
   29f10:	ldr	r0, [r3, #4]
   29f14:	mov	r1, r5
   29f18:	str	r2, [sp, #4]
   29f1c:	bl	14a90 <__assert_fail@plt+0x3c20>
   29f20:	ldr	r2, [sp, #4]
   29f24:	cmp	r0, #0
   29f28:	ldrne	r3, [r0]
   29f2c:	bne	29ee8 <policydb_user_cache@@Base+0x95cc>
   29f30:	ldr	r3, [pc, #92]	; 29f94 <policydb_user_cache@@Base+0x9678>
   29f34:	ldr	r2, [r4, r3]
   29f38:	ldr	ip, [r2, #12]
   29f3c:	cmp	ip, #0
   29f40:	mvneq	r0, #0
   29f44:	beq	29eb8 <policydb_user_cache@@Base+0x959c>
   29f48:	ldr	r4, [pc, #84]	; 29fa4 <policydb_user_cache@@Base+0x9688>
   29f4c:	mov	lr, #1
   29f50:	ldr	r6, [pc, #80]	; 29fa8 <policydb_user_cache@@Base+0x968c>
   29f54:	mov	r1, r2
   29f58:	add	r4, pc, r4
   29f5c:	ldr	r0, [r2, #16]
   29f60:	str	lr, [r2]
   29f64:	add	r6, pc, r6
   29f68:	add	r4, r4, #340	; 0x154
   29f6c:	str	r6, [r2, #4]
   29f70:	str	r4, [r2, #8]
   29f74:	mov	r3, r5
   29f78:	ldr	r2, [pc, #44]	; 29fac <policydb_user_cache@@Base+0x9690>
   29f7c:	add	r2, pc, r2
   29f80:	blx	ip
   29f84:	mvn	r0, #0
   29f88:	b	29eb8 <policydb_user_cache@@Base+0x959c>
   29f8c:			; <UNDEFINED> instruction: 0x0002f1b4
   29f90:	andeq	pc, r2, r8, lsr #13
   29f94:	andeq	r0, r0, ip, asr #1
   29f98:	andeq	fp, r1, ip, lsr #13
   29f9c:	ldrdeq	r9, [r1], -r4
   29fa0:	andeq	fp, r1, r4, asr #23
   29fa4:	andeq	fp, r1, r0, ror #11
   29fa8:	andeq	r9, r1, r8, lsl #4
   29fac:	andeq	fp, r1, r4, asr #22
   29fb0:	push	{r4, r5, r6, r7, r8, lr}
   29fb4:	mov	r6, r0
   29fb8:	ldr	r4, [pc, #164]	; 2a064 <policydb_user_cache@@Base+0x9748>
   29fbc:	sub	sp, sp, #8
   29fc0:	mov	r7, r1
   29fc4:	mov	r1, r0
   29fc8:	add	r4, pc, r4
   29fcc:	mov	r8, r2
   29fd0:	ldr	r5, [pc, #144]	; 2a068 <policydb_user_cache@@Base+0x974c>
   29fd4:	ldr	r0, [r4, #4]
   29fd8:	bl	2b4bc <policydb_user_cache@@Base+0xaba0>
   29fdc:	add	r5, pc, r5
   29fe0:	subs	r2, r0, #0
   29fe4:	beq	2a004 <policydb_user_cache@@Base+0x96e8>
   29fe8:	ldr	r1, [r4]
   29fec:	mov	r3, r7
   29ff0:	str	r8, [sp]
   29ff4:	mov	r0, #0
   29ff8:	bl	334a4 <cond_index_bool@@Base+0x76c>
   29ffc:	add	sp, sp, #8
   2a000:	pop	{r4, r5, r6, r7, r8, pc}
   2a004:	ldr	r3, [pc, #96]	; 2a06c <policydb_user_cache@@Base+0x9750>
   2a008:	ldr	r2, [r5, r3]
   2a00c:	ldr	ip, [r2, #12]
   2a010:	cmp	ip, #0
   2a014:	mvneq	r0, #21
   2a018:	beq	29ffc <policydb_user_cache@@Base+0x96e0>
   2a01c:	ldr	r4, [pc, #76]	; 2a070 <policydb_user_cache@@Base+0x9754>
   2a020:	mov	lr, #1
   2a024:	ldr	r5, [pc, #72]	; 2a074 <policydb_user_cache@@Base+0x9758>
   2a028:	mov	r1, r2
   2a02c:	add	r4, pc, r4
   2a030:	ldr	r0, [r2, #16]
   2a034:	str	lr, [r2]
   2a038:	add	r5, pc, r5
   2a03c:	add	r4, r4, #364	; 0x16c
   2a040:	str	r5, [r2, #4]
   2a044:	str	r4, [r2, #8]
   2a048:	mov	r3, r6
   2a04c:	ldr	r2, [pc, #36]	; 2a078 <policydb_user_cache@@Base+0x975c>
   2a050:	add	r2, pc, r2
   2a054:	blx	ip
   2a058:	mvn	r0, #21
   2a05c:	add	sp, sp, #8
   2a060:	pop	{r4, r5, r6, r7, r8, pc}
   2a064:	andeq	pc, r2, r0, lsr r5	; <UNPREDICTABLE>
   2a068:	andeq	pc, r2, ip, lsl r0	; <UNPREDICTABLE>
   2a06c:	andeq	r0, r0, ip, asr #1
   2a070:	andeq	fp, r1, ip, lsl #10
   2a074:	andeq	r9, r1, r4, lsr r1
   2a078:	andeq	fp, r1, r0, ror #16
   2a07c:	push	{r4, r5, r6, r7, r8, r9, lr}
   2a080:	sub	sp, sp, #20
   2a084:	ldr	r6, [pc, #636]	; 2a308 <policydb_user_cache@@Base+0x99ec>
   2a088:	mov	r5, r2
   2a08c:	ldr	r3, [pc, #632]	; 2a30c <policydb_user_cache@@Base+0x99f0>
   2a090:	add	ip, sp, #16
   2a094:	add	r6, pc, r6
   2a098:	ldr	r4, [pc, #624]	; 2a310 <policydb_user_cache@@Base+0x99f4>
   2a09c:	mov	lr, #0
   2a0a0:	mov	r8, r0
   2a0a4:	ldr	r7, [r6, r3]
   2a0a8:	add	r4, pc, r4
   2a0ac:	mov	r0, lr
   2a0b0:	mov	r3, r8
   2a0b4:	ldr	r2, [r4]
   2a0b8:	str	r1, [sp]
   2a0bc:	ldr	r9, [r7]
   2a0c0:	mov	r1, r2
   2a0c4:	str	lr, [ip, #-8]!
   2a0c8:	mov	r2, ip
   2a0cc:	str	r9, [sp, #12]
   2a0d0:	bl	33e70 <cond_index_bool@@Base+0x1138>
   2a0d4:	cmp	r0, #0
   2a0d8:	blt	2a1dc <policydb_user_cache@@Base+0x98c0>
   2a0dc:	cmp	r5, #0
   2a0e0:	beq	2a0fc <policydb_user_cache@@Base+0x97e0>
   2a0e4:	ldr	r0, [r4, #4]
   2a0e8:	mov	r2, r5
   2a0ec:	ldr	r1, [sp, #8]
   2a0f0:	bl	2b718 <policydb_user_cache@@Base+0xadfc>
   2a0f4:	cmp	r0, #0
   2a0f8:	blt	2a1dc <policydb_user_cache@@Base+0x98c0>
   2a0fc:	ldr	r4, [sp, #8]
   2a100:	cmp	r4, #0
   2a104:	beq	2a2fc <policydb_user_cache@@Base+0x99e0>
   2a108:	mov	r0, r4
   2a10c:	mov	r5, #0
   2a110:	str	r5, [r4, #8]
   2a114:	str	r5, [r4, #4]
   2a118:	str	r5, [r0], #16
   2a11c:	bl	14040 <__assert_fail@plt+0x31d0>
   2a120:	add	r0, r4, #28
   2a124:	strb	r5, [r4, #12]
   2a128:	strb	r5, [r4, #13]
   2a12c:	strb	r5, [r4, #14]
   2a130:	strb	r5, [r4, #15]
   2a134:	strb	r5, [r4, #16]
   2a138:	strb	r5, [r4, #17]
   2a13c:	strb	r5, [r4, #18]
   2a140:	strb	r5, [r4, #19]
   2a144:	strb	r5, [r4, #20]
   2a148:	strb	r5, [r4, #21]
   2a14c:	strb	r5, [r4, #22]
   2a150:	strb	r5, [r4, #23]
   2a154:	bl	14040 <__assert_fail@plt+0x31d0>
   2a158:	strb	r5, [r4, #12]
   2a15c:	strb	r5, [r4, #13]
   2a160:	strb	r5, [r4, #14]
   2a164:	strb	r5, [r4, #15]
   2a168:	strb	r5, [r4, #24]
   2a16c:	strb	r5, [r4, #25]
   2a170:	strb	r5, [r4, #26]
   2a174:	strb	r5, [r4, #27]
   2a178:	ldr	r0, [sp, #8]
   2a17c:	strb	r5, [r4, #16]
   2a180:	strb	r5, [r4, #17]
   2a184:	strb	r5, [r4, #18]
   2a188:	strb	r5, [r4, #19]
   2a18c:	strb	r5, [r4, #20]
   2a190:	strb	r5, [r4, #21]
   2a194:	strb	r5, [r4, #22]
   2a198:	strb	r5, [r4, #23]
   2a19c:	strb	r5, [r4, #28]
   2a1a0:	strb	r5, [r4, #29]
   2a1a4:	strb	r5, [r4, #30]
   2a1a8:	strb	r5, [r4, #31]
   2a1ac:	strb	r5, [r4, #32]
   2a1b0:	strb	r5, [r4, #33]	; 0x21
   2a1b4:	strb	r5, [r4, #34]	; 0x22
   2a1b8:	strb	r5, [r4, #35]	; 0x23
   2a1bc:	bl	10ca8 <free@plt>
   2a1c0:	mov	r0, #0
   2a1c4:	ldr	r2, [sp, #12]
   2a1c8:	ldr	r3, [r7]
   2a1cc:	cmp	r2, r3
   2a1d0:	bne	2a304 <policydb_user_cache@@Base+0x99e8>
   2a1d4:	add	sp, sp, #20
   2a1d8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2a1dc:	ldr	r4, [sp, #8]
   2a1e0:	cmp	r4, #0
   2a1e4:	beq	2a2a0 <policydb_user_cache@@Base+0x9984>
   2a1e8:	mov	r0, r4
   2a1ec:	mov	r5, #0
   2a1f0:	str	r5, [r4, #8]
   2a1f4:	str	r5, [r4, #4]
   2a1f8:	str	r5, [r0], #16
   2a1fc:	bl	14040 <__assert_fail@plt+0x31d0>
   2a200:	add	r0, r4, #28
   2a204:	strb	r5, [r4, #12]
   2a208:	strb	r5, [r4, #13]
   2a20c:	strb	r5, [r4, #14]
   2a210:	strb	r5, [r4, #15]
   2a214:	strb	r5, [r4, #16]
   2a218:	strb	r5, [r4, #17]
   2a21c:	strb	r5, [r4, #18]
   2a220:	strb	r5, [r4, #19]
   2a224:	strb	r5, [r4, #20]
   2a228:	strb	r5, [r4, #21]
   2a22c:	strb	r5, [r4, #22]
   2a230:	strb	r5, [r4, #23]
   2a234:	bl	14040 <__assert_fail@plt+0x31d0>
   2a238:	strb	r5, [r4, #12]
   2a23c:	strb	r5, [r4, #13]
   2a240:	strb	r5, [r4, #14]
   2a244:	strb	r5, [r4, #15]
   2a248:	strb	r5, [r4, #24]
   2a24c:	strb	r5, [r4, #25]
   2a250:	strb	r5, [r4, #26]
   2a254:	strb	r5, [r4, #27]
   2a258:	strb	r5, [r4, #16]
   2a25c:	strb	r5, [r4, #17]
   2a260:	strb	r5, [r4, #18]
   2a264:	strb	r5, [r4, #19]
   2a268:	strb	r5, [r4, #20]
   2a26c:	strb	r5, [r4, #21]
   2a270:	strb	r5, [r4, #22]
   2a274:	strb	r5, [r4, #23]
   2a278:	strb	r5, [r4, #28]
   2a27c:	strb	r5, [r4, #29]
   2a280:	strb	r5, [r4, #30]
   2a284:	strb	r5, [r4, #31]
   2a288:	strb	r5, [r4, #32]
   2a28c:	strb	r5, [r4, #33]	; 0x21
   2a290:	strb	r5, [r4, #34]	; 0x22
   2a294:	strb	r5, [r4, #35]	; 0x23
   2a298:	ldr	r0, [sp, #8]
   2a29c:	bl	10ca8 <free@plt>
   2a2a0:	ldr	r3, [pc, #108]	; 2a314 <policydb_user_cache@@Base+0x99f8>
   2a2a4:	ldr	r2, [r6, r3]
   2a2a8:	ldr	ip, [r2, #12]
   2a2ac:	cmp	ip, #0
   2a2b0:	mvneq	r0, #0
   2a2b4:	beq	2a1c4 <policydb_user_cache@@Base+0x98a8>
   2a2b8:	ldr	r4, [pc, #88]	; 2a318 <policydb_user_cache@@Base+0x99fc>
   2a2bc:	mov	lr, #1
   2a2c0:	ldr	r5, [pc, #84]	; 2a31c <policydb_user_cache@@Base+0x9a00>
   2a2c4:	mov	r1, r2
   2a2c8:	add	r4, pc, r4
   2a2cc:	ldr	r0, [r2, #16]
   2a2d0:	str	lr, [r2]
   2a2d4:	add	r5, pc, r5
   2a2d8:	add	r4, r4, #388	; 0x184
   2a2dc:	str	r5, [r2, #4]
   2a2e0:	str	r4, [r2, #8]
   2a2e4:	mov	r3, r8
   2a2e8:	ldr	r2, [pc, #48]	; 2a320 <policydb_user_cache@@Base+0x9a04>
   2a2ec:	add	r2, pc, r2
   2a2f0:	blx	ip
   2a2f4:	mvn	r0, #0
   2a2f8:	b	2a1c4 <policydb_user_cache@@Base+0x98a8>
   2a2fc:	mov	r0, r4
   2a300:	b	2a1bc <policydb_user_cache@@Base+0x98a0>
   2a304:	bl	10cd8 <__stack_chk_fail@plt>
   2a308:	andeq	lr, r2, r4, ror #30
   2a30c:	strheq	r0, [r0], -ip
   2a310:	andeq	pc, r2, r0, asr r4	; <UNPREDICTABLE>
   2a314:	andeq	r0, r0, ip, asr #1
   2a318:	andeq	fp, r1, r0, ror r2
   2a31c:	muleq	r1, r8, lr
   2a320:	strdeq	fp, [r1], -r4
   2a324:	push	{lr}		; (str lr, [sp, #-4]!)
   2a328:	sub	sp, sp, #12
   2a32c:	str	r3, [sp]
   2a330:	mov	r3, #16
   2a334:	bl	269d0 <policydb_user_cache@@Base+0x60b4>
   2a338:	add	sp, sp, #12
   2a33c:	pop	{pc}		; (ldr pc, [sp], #4)
   2a340:	push	{lr}		; (str lr, [sp, #-4]!)
   2a344:	sub	sp, sp, #12
   2a348:	str	r3, [sp]
   2a34c:	mov	r3, #32
   2a350:	bl	269d0 <policydb_user_cache@@Base+0x60b4>
   2a354:	add	sp, sp, #12
   2a358:	pop	{pc}		; (ldr pc, [sp], #4)
   2a35c:	push	{lr}		; (str lr, [sp, #-4]!)
   2a360:	sub	sp, sp, #12
   2a364:	str	r3, [sp]
   2a368:	mov	r3, #64	; 0x40
   2a36c:	bl	269d0 <policydb_user_cache@@Base+0x60b4>
   2a370:	add	sp, sp, #12
   2a374:	pop	{pc}		; (ldr pc, [sp], #4)
   2a378:	push	{r4, r5, r6, lr}
   2a37c:	mov	r4, r1
   2a380:	ldr	r5, [r1]
   2a384:	mov	r6, r2
   2a388:	cmp	r5, #0
   2a38c:	beq	2a3bc <policydb_user_cache@@Base+0x9aa0>
   2a390:	cmp	r5, #1
   2a394:	bne	2a3b4 <policydb_user_cache@@Base+0x9a98>
   2a398:	mov	r1, r2
   2a39c:	ldr	r3, [r4, #16]
   2a3a0:	mov	r2, r5
   2a3a4:	bl	10d2c <fread@plt>
   2a3a8:	subs	r0, r0, #1
   2a3ac:	mvnne	r0, #0
   2a3b0:	pop	{r4, r5, r6, pc}
   2a3b4:	mvn	r0, #0
   2a3b8:	pop	{r4, r5, r6, pc}
   2a3bc:	ldr	r3, [r1, #8]
   2a3c0:	cmp	r2, r3
   2a3c4:	bhi	2a3b4 <policydb_user_cache@@Base+0x9a98>
   2a3c8:	ldr	r1, [r1, #4]
   2a3cc:	bl	10cc0 <memcpy@plt>
   2a3d0:	ldmib	r4, {r2, r3}
   2a3d4:	mov	r0, r5
   2a3d8:	add	r2, r2, r6
   2a3dc:	rsb	r6, r6, r3
   2a3e0:	str	r2, [r4, #4]
   2a3e4:	str	r6, [r4, #8]
   2a3e8:	pop	{r4, r5, r6, pc}
   2a3ec:	ldr	ip, [r3]
   2a3f0:	push	{r4, r5, r6, lr}
   2a3f4:	cmp	ip, #1
   2a3f8:	sub	sp, sp, #8
   2a3fc:	mov	r4, r2
   2a400:	mul	r5, r2, r1
   2a404:	beq	2a464 <policydb_user_cache@@Base+0x9b48>
   2a408:	bcc	2a43c <policydb_user_cache@@Base+0x9b20>
   2a40c:	cmp	ip, #2
   2a410:	beq	2a424 <policydb_user_cache@@Base+0x9b08>
   2a414:	mov	r4, #0
   2a418:	mov	r0, r4
   2a41c:	add	sp, sp, #8
   2a420:	pop	{r4, r5, r6, pc}
   2a424:	ldr	r2, [r3, #8]
   2a428:	mov	r0, r4
   2a42c:	add	r5, r2, r5
   2a430:	str	r5, [r3, #8]
   2a434:	add	sp, sp, #8
   2a438:	pop	{r4, r5, r6, pc}
   2a43c:	ldr	r2, [r3, #8]
   2a440:	cmp	r5, r2
   2a444:	bls	2a474 <policydb_user_cache@@Base+0x9b58>
   2a448:	bl	10db0 <__errno_location@plt>
   2a44c:	mov	r4, #0
   2a450:	mov	r3, #28
   2a454:	str	r3, [r0]
   2a458:	mov	r0, r4
   2a45c:	add	sp, sp, #8
   2a460:	pop	{r4, r5, r6, pc}
   2a464:	ldr	r3, [r3, #16]
   2a468:	add	sp, sp, #8
   2a46c:	pop	{r4, r5, r6, lr}
   2a470:	b	10d14 <fwrite@plt>
   2a474:	mov	r1, r0
   2a478:	mov	r2, r5
   2a47c:	ldr	r0, [r3, #4]
   2a480:	str	r3, [sp, #4]
   2a484:	bl	10cc0 <memcpy@plt>
   2a488:	ldr	r3, [sp, #4]
   2a48c:	ldmib	r3, {r1, r2}
   2a490:	add	r1, r1, r5
   2a494:	rsb	r5, r5, r2
   2a498:	str	r1, [r3, #4]
   2a49c:	str	r5, [r3, #8]
   2a4a0:	b	2a418 <policydb_user_cache@@Base+0x9afc>
   2a4a4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2a4a8:	sub	sp, sp, #744	; 0x2e8
   2a4ac:	ldr	r5, [pc, #460]	; 2a680 <policydb_user_cache@@Base+0x9d64>
   2a4b0:	add	r7, sp, #44	; 0x2c
   2a4b4:	ldr	r3, [pc, #456]	; 2a684 <policydb_user_cache@@Base+0x9d68>
   2a4b8:	add	r4, sp, #404	; 0x194
   2a4bc:	add	r5, pc, r5
   2a4c0:	mov	r8, r0
   2a4c4:	mov	r0, r7
   2a4c8:	mov	r9, r1
   2a4cc:	ldr	r6, [r5, r3]
   2a4d0:	ldr	r3, [r6]
   2a4d4:	str	r3, [sp, #740]	; 0x2e4
   2a4d8:	bl	238dc <policydb_user_cache@@Base+0x2fc0>
   2a4dc:	mov	r0, r4
   2a4e0:	mov	r3, #0
   2a4e4:	str	r8, [sp, #48]	; 0x30
   2a4e8:	str	r9, [sp, #52]	; 0x34
   2a4ec:	str	r3, [sp, #44]	; 0x2c
   2a4f0:	bl	22c48 <policydb_user_cache@@Base+0x232c>
   2a4f4:	cmp	r0, #0
   2a4f8:	bne	2a65c <policydb_user_cache@@Base+0x9d40>
   2a4fc:	mov	r1, r7
   2a500:	mov	r0, r4
   2a504:	mov	r2, #1
   2a508:	bl	2390c <policydb_user_cache@@Base+0x2ff0>
   2a50c:	cmp	r0, #0
   2a510:	bne	2a664 <policydb_user_cache@@Base+0x9d48>
   2a514:	ldr	r8, [pc, #364]	; 2a688 <policydb_user_cache@@Base+0x9d6c>
   2a518:	add	r7, sp, #28
   2a51c:	add	r8, pc, r8
   2a520:	mov	r0, r7
   2a524:	bl	2b1b0 <policydb_user_cache@@Base+0xa894>
   2a528:	ldr	r1, [pc, #348]	; 2a68c <policydb_user_cache@@Base+0x9d70>
   2a52c:	ldr	r3, [r8]
   2a530:	mov	r2, r4
   2a534:	add	r1, pc, r1
   2a538:	ldr	r0, [r3, #32]
   2a53c:	bl	14b94 <__assert_fail@plt+0x3d24>
   2a540:	cmp	r0, #0
   2a544:	beq	2a5c4 <policydb_user_cache@@Base+0x9ca8>
   2a548:	ldr	r3, [pc, #320]	; 2a690 <policydb_user_cache@@Base+0x9d74>
   2a54c:	ldr	r3, [r5, r3]
   2a550:	ldr	ip, [r3, #12]
   2a554:	cmp	ip, #0
   2a558:	mvneq	r5, #21
   2a55c:	beq	2a598 <policydb_user_cache@@Base+0x9c7c>
   2a560:	ldr	r2, [pc, #300]	; 2a694 <policydb_user_cache@@Base+0x9d78>
   2a564:	mov	lr, #1
   2a568:	ldr	r0, [pc, #296]	; 2a698 <policydb_user_cache@@Base+0x9d7c>
   2a56c:	mov	r1, r3
   2a570:	add	r2, pc, r2
   2a574:	str	lr, [r3]
   2a578:	add	r0, pc, r0
   2a57c:	add	r2, r2, #412	; 0x19c
   2a580:	stmib	r3, {r0, r2}
   2a584:	mvn	r5, #21
   2a588:	ldr	r2, [pc, #268]	; 2a69c <policydb_user_cache@@Base+0x9d80>
   2a58c:	ldr	r0, [r3, #16]
   2a590:	add	r2, pc, r2
   2a594:	blx	ip
   2a598:	mov	r0, r7
   2a59c:	bl	2b994 <policydb_user_cache@@Base+0xb078>
   2a5a0:	mov	r0, r4
   2a5a4:	bl	224c4 <policydb_user_cache@@Base+0x1ba8>
   2a5a8:	ldr	r2, [sp, #740]	; 0x2e4
   2a5ac:	mov	r0, r5
   2a5b0:	ldr	r3, [r6]
   2a5b4:	cmp	r2, r3
   2a5b8:	bne	2a67c <policydb_user_cache@@Base+0x9d60>
   2a5bc:	add	sp, sp, #744	; 0x2e8
   2a5c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a5c4:	ldr	r0, [r8, #4]
   2a5c8:	bl	2baec <policydb_user_cache@@Base+0xb1d0>
   2a5cc:	ldr	r1, [pc, #204]	; 2a6a0 <policydb_user_cache@@Base+0x9d84>
   2a5d0:	ldr	r0, [r8, #4]
   2a5d4:	mov	r2, r7
   2a5d8:	add	r1, pc, r1
   2a5dc:	bl	2b54c <policydb_user_cache@@Base+0xac30>
   2a5e0:	subs	r5, r0, #0
   2a5e4:	mvnne	r5, #11
   2a5e8:	bne	2a598 <policydb_user_cache@@Base+0x9c7c>
   2a5ec:	ldr	r3, [r8]
   2a5f0:	add	sl, sp, #68	; 0x44
   2a5f4:	ldr	r1, [pc, #168]	; 2a6a4 <policydb_user_cache@@Base+0x9d88>
   2a5f8:	mov	r0, r7
   2a5fc:	add	r2, sp, #4
   2a600:	add	r9, sp, #12
   2a604:	add	r1, pc, r1
   2a608:	stmib	sp, {r3, r4}
   2a60c:	bl	2b5b8 <policydb_user_cache@@Base+0xac9c>
   2a610:	ldr	r1, [r8]
   2a614:	mov	r2, #336	; 0x150
   2a618:	mov	r0, sl
   2a61c:	bl	10cc0 <memcpy@plt>
   2a620:	mov	r0, r9
   2a624:	ldr	r1, [r8, #4]
   2a628:	bl	2bac4 <policydb_user_cache@@Base+0xb1a8>
   2a62c:	mov	r2, #336	; 0x150
   2a630:	mov	r1, r4
   2a634:	ldr	r0, [r8]
   2a638:	bl	10cc0 <memcpy@plt>
   2a63c:	ldr	r0, [r8, #4]
   2a640:	mov	r1, r7
   2a644:	bl	2bac4 <policydb_user_cache@@Base+0xb1a8>
   2a648:	mov	r0, sl
   2a64c:	bl	224c4 <policydb_user_cache@@Base+0x1ba8>
   2a650:	mov	r0, r9
   2a654:	bl	2b994 <policydb_user_cache@@Base+0xb078>
   2a658:	b	2a5a8 <policydb_user_cache@@Base+0x9c8c>
   2a65c:	mvn	r5, #11
   2a660:	b	2a5a8 <policydb_user_cache@@Base+0x9c8c>
   2a664:	ldr	r0, [pc, #60]	; 2a6a8 <policydb_user_cache@@Base+0x9d8c>
   2a668:	mvn	r5, #21
   2a66c:	add	r0, pc, r0
   2a670:	add	r0, r0, #36	; 0x24
   2a674:	bl	224c4 <policydb_user_cache@@Base+0x1ba8>
   2a678:	b	2a5a8 <policydb_user_cache@@Base+0x9c8c>
   2a67c:	bl	10cd8 <__stack_chk_fail@plt>
   2a680:	andeq	lr, r2, ip, lsr fp
   2a684:	strheq	r0, [r0], -ip
   2a688:	ldrdeq	lr, [r2], -ip
   2a68c:			; <UNDEFINED> instruction: 0xffffb9bc
   2a690:	andeq	r0, r0, ip, asr #1
   2a694:	andeq	sl, r1, r8, asr #31
   2a698:	strdeq	r8, [r1], -r4
   2a69c:	andeq	fp, r1, ip, ror #10
   2a6a0:			; <UNDEFINED> instruction: 0xffffbb9c
   2a6a4:			; <UNDEFINED> instruction: 0xffffc74c
   2a6a8:	andeq	pc, r2, ip, lsl r0	; <UNPREDICTABLE>
   2a6ac:	push	{r3, r4, r5, r6, r7, lr}
   2a6b0:	mov	r5, r0
   2a6b4:	ldr	r3, [pc, #188]	; 2a778 <policydb_user_cache@@Base+0x9e5c>
   2a6b8:	mov	r7, r1
   2a6bc:	mov	r6, r2
   2a6c0:	add	r3, pc, r3
   2a6c4:	ldr	r3, [r3]
   2a6c8:	ldr	r4, [r3, #264]	; 0x108
   2a6cc:	cmp	r4, #0
   2a6d0:	bne	2a6e4 <policydb_user_cache@@Base+0x9dc8>
   2a6d4:	b	2a760 <policydb_user_cache@@Base+0x9e44>
   2a6d8:	ldr	r4, [r4, #116]	; 0x74
   2a6dc:	cmp	r4, #0
   2a6e0:	beq	2a760 <policydb_user_cache@@Base+0x9e44>
   2a6e4:	ldr	r0, [r4]
   2a6e8:	mov	r1, r5
   2a6ec:	bl	10c90 <strcmp@plt>
   2a6f0:	cmp	r0, #0
   2a6f4:	bne	2a6d8 <policydb_user_cache@@Base+0x9dbc>
   2a6f8:	ldr	r3, [r4, #108]	; 0x6c
   2a6fc:	cmp	r3, #0
   2a700:	beq	2a710 <policydb_user_cache@@Base+0x9df4>
   2a704:	ldr	r2, [r4, #112]	; 0x70
   2a708:	cmp	r2, #0
   2a70c:	bne	2a74c <policydb_user_cache@@Base+0x9e30>
   2a710:	ldr	r5, [pc, #100]	; 2a77c <policydb_user_cache@@Base+0x9e60>
   2a714:	add	r1, r4, #36	; 0x24
   2a718:	add	r2, r4, #108	; 0x6c
   2a71c:	add	r5, pc, r5
   2a720:	ldr	r0, [r5, #4]
   2a724:	bl	2b718 <policydb_user_cache@@Base+0xadfc>
   2a728:	cmp	r0, #0
   2a72c:	popne	{r3, r4, r5, r6, r7, pc}
   2a730:	ldr	r0, [r5, #4]
   2a734:	add	r1, r4, #72	; 0x48
   2a738:	add	r2, r4, #112	; 0x70
   2a73c:	bl	2b718 <policydb_user_cache@@Base+0xadfc>
   2a740:	cmp	r0, #0
   2a744:	popne	{r3, r4, r5, r6, r7, pc}
   2a748:	ldr	r3, [r4, #108]	; 0x6c
   2a74c:	str	r3, [r7]
   2a750:	mov	r0, #0
   2a754:	ldr	r3, [r4, #112]	; 0x70
   2a758:	str	r3, [r6]
   2a75c:	pop	{r3, r4, r5, r6, r7, pc}
   2a760:	mov	r2, #4
   2a764:	mov	r3, #5
   2a768:	str	r2, [r7]
   2a76c:	mov	r0, #0
   2a770:	str	r3, [r6]
   2a774:	pop	{r3, r4, r5, r6, r7, pc}
   2a778:	andeq	lr, r2, r8, lsr lr
   2a77c:	ldrdeq	lr, [r2], -ip
   2a780:	ldr	ip, [pc, #156]	; 2a824 <policydb_user_cache@@Base+0x9f08>
   2a784:	push	{r3, r4, r5, r6, r7, lr}
   2a788:	add	ip, pc, ip
   2a78c:	mov	r7, r3
   2a790:	ldr	r3, [ip]
   2a794:	ldr	r6, [r3, #288]	; 0x120
   2a798:	cmp	r6, #0
   2a79c:	beq	2a7d4 <policydb_user_cache@@Base+0x9eb8>
   2a7a0:	ldrh	ip, [r6, #8]
   2a7a4:	cmp	ip, r2
   2a7a8:	bhi	2a7c8 <policydb_user_cache@@Base+0x9eac>
   2a7ac:	ldrh	ip, [r6, #10]
   2a7b0:	cmp	ip, r2
   2a7b4:	bcc	2a7c8 <policydb_user_cache@@Base+0x9eac>
   2a7b8:	ldrd	r4, [r6]
   2a7bc:	cmp	r5, r1
   2a7c0:	cmpeq	r4, r0
   2a7c4:	beq	2a7e4 <policydb_user_cache@@Base+0x9ec8>
   2a7c8:	ldr	r6, [r6, #116]	; 0x74
   2a7cc:	cmp	r6, #0
   2a7d0:	bne	2a7a0 <policydb_user_cache@@Base+0x9e84>
   2a7d4:	mov	r3, #3
   2a7d8:	mov	r0, #0
   2a7dc:	str	r3, [r7]
   2a7e0:	pop	{r3, r4, r5, r6, r7, pc}
   2a7e4:	ldr	r3, [r6, #108]	; 0x6c
   2a7e8:	cmp	r3, #0
   2a7ec:	beq	2a7fc <policydb_user_cache@@Base+0x9ee0>
   2a7f0:	str	r3, [r7]
   2a7f4:	mov	r0, #0
   2a7f8:	pop	{r3, r4, r5, r6, r7, pc}
   2a7fc:	ldr	r3, [pc, #36]	; 2a828 <policydb_user_cache@@Base+0x9f0c>
   2a800:	add	r1, r6, #36	; 0x24
   2a804:	add	r2, r6, #108	; 0x6c
   2a808:	add	r3, pc, r3
   2a80c:	ldr	r0, [r3, #4]
   2a810:	bl	2b718 <policydb_user_cache@@Base+0xadfc>
   2a814:	cmp	r0, #0
   2a818:	popne	{r3, r4, r5, r6, r7, pc}
   2a81c:	ldr	r3, [r6, #108]	; 0x6c
   2a820:	b	2a7f0 <policydb_user_cache@@Base+0x9ed4>
   2a824:	andeq	lr, r2, r0, ror sp
   2a828:	strdeq	lr, [r2], -r0
   2a82c:	push	{r3, r4, r5, r6, r7, lr}
   2a830:	mov	r6, r0
   2a834:	ldr	r3, [pc, #152]	; 2a8d4 <policydb_user_cache@@Base+0x9fb8>
   2a838:	mov	r5, r1
   2a83c:	mov	r7, r2
   2a840:	add	r3, pc, r3
   2a844:	ldr	r3, [r3]
   2a848:	ldr	r4, [r3, #292]	; 0x124
   2a84c:	cmp	r4, #0
   2a850:	bne	2a864 <policydb_user_cache@@Base+0x9f48>
   2a854:	b	2a89c <policydb_user_cache@@Base+0x9f80>
   2a858:	ldr	r4, [r4, #116]	; 0x74
   2a85c:	cmp	r4, #0
   2a860:	beq	2a89c <policydb_user_cache@@Base+0x9f80>
   2a864:	ldrb	r3, [r4, #4]
   2a868:	cmp	r3, r5
   2a86c:	bne	2a858 <policydb_user_cache@@Base+0x9f3c>
   2a870:	mov	r0, r6
   2a874:	ldr	r1, [r4]
   2a878:	bl	10c90 <strcmp@plt>
   2a87c:	cmp	r0, #0
   2a880:	bne	2a858 <policydb_user_cache@@Base+0x9f3c>
   2a884:	ldr	r3, [r4, #108]	; 0x6c
   2a888:	cmp	r3, #0
   2a88c:	beq	2a8ac <policydb_user_cache@@Base+0x9f90>
   2a890:	str	r3, [r7]
   2a894:	mov	r0, #0
   2a898:	pop	{r3, r4, r5, r6, r7, pc}
   2a89c:	mov	r3, #3
   2a8a0:	mov	r0, #0
   2a8a4:	str	r3, [r7]
   2a8a8:	pop	{r3, r4, r5, r6, r7, pc}
   2a8ac:	ldr	r3, [pc, #36]	; 2a8d8 <policydb_user_cache@@Base+0x9fbc>
   2a8b0:	add	r1, r4, #36	; 0x24
   2a8b4:	add	r2, r4, #108	; 0x6c
   2a8b8:	add	r3, pc, r3
   2a8bc:	ldr	r0, [r3, #4]
   2a8c0:	bl	2b718 <policydb_user_cache@@Base+0xadfc>
   2a8c4:	cmp	r0, #0
   2a8c8:	popne	{r3, r4, r5, r6, r7, pc}
   2a8cc:	ldr	r3, [r4, #108]	; 0x6c
   2a8d0:	b	2a890 <policydb_user_cache@@Base+0x9f74>
   2a8d4:			; <UNDEFINED> instruction: 0x0002ecb8
   2a8d8:	andeq	lr, r2, r0, asr #24
   2a8dc:	ldr	r1, [pc, #156]	; 2a980 <policydb_user_cache@@Base+0xa064>
   2a8e0:	push	{r3, r4, r5, lr}
   2a8e4:	add	r1, pc, r1
   2a8e8:	ldr	r5, [sp, #16]
   2a8ec:	ldr	r1, [r1]
   2a8f0:	ldr	r4, [r1, #268]	; 0x10c
   2a8f4:	cmp	r4, #0
   2a8f8:	bne	2a90c <policydb_user_cache@@Base+0x9ff0>
   2a8fc:	b	2a948 <policydb_user_cache@@Base+0xa02c>
   2a900:	ldr	r4, [r4, #116]	; 0x74
   2a904:	cmp	r4, #0
   2a908:	beq	2a948 <policydb_user_cache@@Base+0xa02c>
   2a90c:	ldrb	r1, [r4]
   2a910:	cmp	r1, r2
   2a914:	bne	2a900 <policydb_user_cache@@Base+0x9fe4>
   2a918:	ldrh	r1, [r4, #2]
   2a91c:	cmp	r1, r3
   2a920:	bhi	2a900 <policydb_user_cache@@Base+0x9fe4>
   2a924:	ldrh	r1, [r4, #4]
   2a928:	cmp	r1, r3
   2a92c:	bcc	2a900 <policydb_user_cache@@Base+0x9fe4>
   2a930:	ldr	r3, [r4, #108]	; 0x6c
   2a934:	cmp	r3, #0
   2a938:	beq	2a958 <policydb_user_cache@@Base+0xa03c>
   2a93c:	str	r3, [r5]
   2a940:	mov	r0, #0
   2a944:	pop	{r3, r4, r5, pc}
   2a948:	mov	r3, #9
   2a94c:	mov	r0, #0
   2a950:	str	r3, [r5]
   2a954:	pop	{r3, r4, r5, pc}
   2a958:	ldr	r3, [pc, #36]	; 2a984 <policydb_user_cache@@Base+0xa068>
   2a95c:	add	r1, r4, #36	; 0x24
   2a960:	add	r2, r4, #108	; 0x6c
   2a964:	add	r3, pc, r3
   2a968:	ldr	r0, [r3, #4]
   2a96c:	bl	2b718 <policydb_user_cache@@Base+0xadfc>
   2a970:	cmp	r0, #0
   2a974:	popne	{r3, r4, r5, pc}
   2a978:	ldr	r3, [r4, #108]	; 0x6c
   2a97c:	b	2a93c <policydb_user_cache@@Base+0xa020>
   2a980:	andeq	lr, r2, r4, lsl ip
   2a984:	muleq	r2, r4, fp
   2a988:	push	{r3, r4, r5, r6, r7, lr}
   2a98c:	mov	r5, r0
   2a990:	ldr	r3, [pc, #188]	; 2aa54 <policydb_user_cache@@Base+0xa138>
   2a994:	mov	r7, r1
   2a998:	mov	r6, r2
   2a99c:	add	r3, pc, r3
   2a9a0:	ldr	r3, [r3]
   2a9a4:	ldr	r4, [r3, #272]	; 0x110
   2a9a8:	cmp	r4, #0
   2a9ac:	bne	2a9c0 <policydb_user_cache@@Base+0xa0a4>
   2a9b0:	b	2aa3c <policydb_user_cache@@Base+0xa120>
   2a9b4:	ldr	r4, [r4, #116]	; 0x74
   2a9b8:	cmp	r4, #0
   2a9bc:	beq	2aa3c <policydb_user_cache@@Base+0xa120>
   2a9c0:	mov	r0, r5
   2a9c4:	ldr	r1, [r4]
   2a9c8:	bl	10c90 <strcmp@plt>
   2a9cc:	cmp	r0, #0
   2a9d0:	bne	2a9b4 <policydb_user_cache@@Base+0xa098>
   2a9d4:	ldr	r3, [r4, #108]	; 0x6c
   2a9d8:	cmp	r3, #0
   2a9dc:	beq	2a9ec <policydb_user_cache@@Base+0xa0d0>
   2a9e0:	ldr	r2, [r4, #112]	; 0x70
   2a9e4:	cmp	r2, #0
   2a9e8:	bne	2aa28 <policydb_user_cache@@Base+0xa10c>
   2a9ec:	ldr	r5, [pc, #100]	; 2aa58 <policydb_user_cache@@Base+0xa13c>
   2a9f0:	add	r1, r4, #36	; 0x24
   2a9f4:	add	r2, r4, #108	; 0x6c
   2a9f8:	add	r5, pc, r5
   2a9fc:	ldr	r0, [r5, #4]
   2aa00:	bl	2b718 <policydb_user_cache@@Base+0xadfc>
   2aa04:	cmp	r0, #0
   2aa08:	popne	{r3, r4, r5, r6, r7, pc}
   2aa0c:	ldr	r0, [r5, #4]
   2aa10:	add	r1, r4, #72	; 0x48
   2aa14:	add	r2, r4, #112	; 0x70
   2aa18:	bl	2b718 <policydb_user_cache@@Base+0xadfc>
   2aa1c:	cmp	r0, #0
   2aa20:	popne	{r3, r4, r5, r6, r7, pc}
   2aa24:	ldr	r3, [r4, #108]	; 0x6c
   2aa28:	str	r3, [r7]
   2aa2c:	mov	r0, #0
   2aa30:	ldr	r3, [r4, #112]	; 0x70
   2aa34:	str	r3, [r6]
   2aa38:	pop	{r3, r4, r5, r6, r7, pc}
   2aa3c:	mov	r2, #10
   2aa40:	mov	r3, #11
   2aa44:	str	r2, [r7]
   2aa48:	mov	r0, #0
   2aa4c:	str	r3, [r6]
   2aa50:	pop	{r3, r4, r5, r6, r7, pc}
   2aa54:	andeq	lr, r2, ip, asr fp
   2aa58:	andeq	lr, r2, r0, lsl #22
   2aa5c:	cmp	r0, #2
   2aa60:	push	{r4, r5, r6, lr}
   2aa64:	sub	sp, sp, #8
   2aa68:	beq	2aafc <policydb_user_cache@@Base+0xa1e0>
   2aa6c:	cmp	r0, #10
   2aa70:	bne	2aae8 <policydb_user_cache@@Base+0xa1cc>
   2aa74:	cmp	r2, #16
   2aa78:	bne	2ab7c <policydb_user_cache@@Base+0xa260>
   2aa7c:	ldr	r2, [pc, #256]	; 2ab84 <policydb_user_cache@@Base+0xa268>
   2aa80:	add	r2, pc, r2
   2aa84:	ldr	r2, [r2]
   2aa88:	ldr	r4, [r2, #284]	; 0x11c
   2aa8c:	cmp	r4, #0
   2aa90:	beq	2aae8 <policydb_user_cache@@Base+0xa1cc>
   2aa94:	add	r6, r4, #16
   2aa98:	mov	r2, #0
   2aa9c:	ldr	r5, [r6, r2]
   2aaa0:	ldr	r0, [r1, r2]
   2aaa4:	ldr	ip, [r4, r2]
   2aaa8:	add	r2, r2, #4
   2aaac:	and	r0, r5, r0
   2aab0:	cmp	ip, r0
   2aab4:	bne	2aadc <policydb_user_cache@@Base+0xa1c0>
   2aab8:	cmp	r2, #16
   2aabc:	bne	2aa9c <policydb_user_cache@@Base+0xa180>
   2aac0:	ldr	r2, [r4, #108]	; 0x6c
   2aac4:	cmp	r2, #0
   2aac8:	beq	2ab4c <policydb_user_cache@@Base+0xa230>
   2aacc:	mov	r0, #0
   2aad0:	str	r2, [r3]
   2aad4:	add	sp, sp, #8
   2aad8:	pop	{r4, r5, r6, pc}
   2aadc:	ldr	r4, [r4, #116]	; 0x74
   2aae0:	cmp	r4, #0
   2aae4:	bne	2aa94 <policydb_user_cache@@Base+0xa178>
   2aae8:	mov	r0, #0
   2aaec:	mov	r2, #12
   2aaf0:	str	r2, [r3]
   2aaf4:	add	sp, sp, #8
   2aaf8:	pop	{r4, r5, r6, pc}
   2aafc:	cmp	r2, #4
   2ab00:	bne	2ab7c <policydb_user_cache@@Base+0xa260>
   2ab04:	ldr	r2, [pc, #124]	; 2ab88 <policydb_user_cache@@Base+0xa26c>
   2ab08:	ldr	r0, [r1]
   2ab0c:	add	r2, pc, r2
   2ab10:	ldr	r2, [r2]
   2ab14:	ldr	r4, [r2, #276]	; 0x114
   2ab18:	cmp	r4, #0
   2ab1c:	bne	2ab30 <policydb_user_cache@@Base+0xa214>
   2ab20:	b	2aae8 <policydb_user_cache@@Base+0xa1cc>
   2ab24:	ldr	r4, [r4, #116]	; 0x74
   2ab28:	cmp	r4, #0
   2ab2c:	beq	2aae8 <policydb_user_cache@@Base+0xa1cc>
   2ab30:	ldm	r4, {r1, r2}
   2ab34:	and	r2, r0, r2
   2ab38:	cmp	r1, r2
   2ab3c:	bne	2ab24 <policydb_user_cache@@Base+0xa208>
   2ab40:	ldr	r2, [r4, #108]	; 0x6c
   2ab44:	cmp	r2, #0
   2ab48:	bne	2aacc <policydb_user_cache@@Base+0xa1b0>
   2ab4c:	ldr	r0, [pc, #56]	; 2ab8c <policydb_user_cache@@Base+0xa270>
   2ab50:	add	r1, r4, #36	; 0x24
   2ab54:	add	r2, r4, #108	; 0x6c
   2ab58:	add	r0, pc, r0
   2ab5c:	ldr	r0, [r0, #4]
   2ab60:	str	r3, [sp, #4]
   2ab64:	bl	2b718 <policydb_user_cache@@Base+0xadfc>
   2ab68:	ldr	r3, [sp, #4]
   2ab6c:	cmp	r0, #0
   2ab70:	bne	2aaf4 <policydb_user_cache@@Base+0xa1d8>
   2ab74:	ldr	r2, [r4, #108]	; 0x6c
   2ab78:	b	2aacc <policydb_user_cache@@Base+0xa1b0>
   2ab7c:	mvn	r0, #21
   2ab80:	b	2aaf4 <policydb_user_cache@@Base+0xa1d8>
   2ab84:	andeq	lr, r2, r8, ror sl
   2ab88:	andeq	lr, r2, ip, ror #19
   2ab8c:	andeq	lr, r2, r0, lsr #19
   2ab90:	ldr	ip, [pc, #1064]	; 2afc0 <policydb_user_cache@@Base+0xa6a4>
   2ab94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ab98:	add	ip, pc, ip
   2ab9c:	ldr	lr, [pc, #1056]	; 2afc4 <policydb_user_cache@@Base+0xa6a8>
   2aba0:	sub	sp, sp, #172	; 0xac
   2aba4:	ldr	r6, [pc, #1052]	; 2afc8 <policydb_user_cache@@Base+0xa6ac>
   2aba8:	mov	r7, r1
   2abac:	str	r3, [sp, #92]	; 0x5c
   2abb0:	mov	r3, ip
   2abb4:	str	r2, [sp, #88]	; 0x58
   2abb8:	add	r6, pc, r6
   2abbc:	ldr	lr, [ip, lr]
   2abc0:	mov	r1, r0
   2abc4:	ldr	r0, [r6, #4]
   2abc8:	ldr	r3, [lr]
   2abcc:	str	lr, [sp, #84]	; 0x54
   2abd0:	str	r3, [sp, #164]	; 0xa4
   2abd4:	bl	2b4bc <policydb_user_cache@@Base+0xaba0>
   2abd8:	subs	sl, r0, #0
   2abdc:	beq	2afb4 <policydb_user_cache@@Base+0xa698>
   2abe0:	ldr	r3, [r6]
   2abe4:	mov	r1, r7
   2abe8:	ldr	r0, [r3, #56]	; 0x38
   2abec:	bl	14a90 <__assert_fail@plt+0x3c20>
   2abf0:	cmp	r0, #0
   2abf4:	str	r0, [sp, #44]	; 0x2c
   2abf8:	beq	2afb4 <policydb_user_cache@@Base+0xa698>
   2abfc:	ldr	r3, [r0]
   2ac00:	mov	r0, #100	; 0x64
   2ac04:	str	r3, [sp, #128]	; 0x80
   2ac08:	bl	10d44 <malloc@plt>
   2ac0c:	subs	r7, r0, #0
   2ac10:	str	r7, [sp, #76]	; 0x4c
   2ac14:	beq	2afa8 <policydb_user_cache@@Base+0xa68c>
   2ac18:	mov	r1, #0
   2ac1c:	mov	r2, #100	; 0x64
   2ac20:	bl	10de0 <memset@plt>
   2ac24:	ldr	ip, [sp, #44]	; 0x2c
   2ac28:	mov	r8, #1
   2ac2c:	mov	r9, #0
   2ac30:	ldr	ip, [ip, #4]
   2ac34:	cmp	ip, #0
   2ac38:	str	ip, [sp, #52]	; 0x34
   2ac3c:	ldrne	r6, [ip]
   2ac40:	mov	ip, #0
   2ac44:	ldreq	r7, [sp, #52]	; 0x34
   2ac48:	str	ip, [sp, #60]	; 0x3c
   2ac4c:	strne	r6, [sp, #32]
   2ac50:	ldr	r6, [sp, #44]	; 0x2c
   2ac54:	streq	r7, [sp, #32]
   2ac58:	mov	r7, #25
   2ac5c:	str	ip, [sp, #68]	; 0x44
   2ac60:	str	r7, [sp, #80]	; 0x50
   2ac64:	ldr	ip, [pc, #864]	; 2afcc <policydb_user_cache@@Base+0xa6b0>
   2ac68:	ldr	r7, [pc, #864]	; 2afd0 <policydb_user_cache@@Base+0xa6b4>
   2ac6c:	add	ip, pc, ip
   2ac70:	ldr	r0, [r6, #8]
   2ac74:	str	ip, [sp, #72]	; 0x48
   2ac78:	add	r6, sp, #128	; 0x80
   2ac7c:	add	r7, pc, r7
   2ac80:	add	ip, sp, #108	; 0x6c
   2ac84:	str	r6, [sp, #40]	; 0x28
   2ac88:	str	r7, [sp, #48]	; 0x30
   2ac8c:	str	ip, [sp, #64]	; 0x40
   2ac90:	ldr	r6, [sp, #32]
   2ac94:	cmp	r6, r0
   2ac98:	bcs	2ae04 <policydb_user_cache@@Base+0xa4e8>
   2ac9c:	ldr	r6, [sp, #52]	; 0x34
   2aca0:	ldr	r7, [sp, #32]
   2aca4:	ldr	r1, [r6]
   2aca8:	ldr	ip, [r6, #8]
   2acac:	rsb	r3, r1, r7
   2acb0:	ldr	r2, [r6, #12]
   2acb4:	rsb	r6, r3, #32
   2acb8:	lsr	ip, ip, r3
   2acbc:	str	ip, [sp, #24]
   2acc0:	ldr	r7, [sp, #24]
   2acc4:	sub	ip, r3, #32
   2acc8:	orr	r6, r7, r2, lsl r6
   2accc:	orr	ip, r6, r2, lsr ip
   2acd0:	lsr	r2, r2, r3
   2acd4:	str	ip, [sp, #24]
   2acd8:	str	r2, [sp, #28]
   2acdc:	ldrd	r2, [sp, #24]
   2ace0:	and	r2, r2, r8
   2ace4:	and	r3, r3, r9
   2ace8:	orrs	ip, r2, r3
   2acec:	beq	2addc <policydb_user_cache@@Base+0xa4c0>
   2acf0:	ldr	r7, [sp, #72]	; 0x48
   2acf4:	ldr	ip, [sp, #32]
   2acf8:	ldr	r2, [r7]
   2acfc:	add	r3, ip, #1
   2ad00:	ldr	r2, [r2, #124]	; 0x7c
   2ad04:	ldr	r2, [r2, ip, lsl #2]
   2ad08:	str	r3, [sp, #132]	; 0x84
   2ad0c:	ldr	r7, [r2, #12]
   2ad10:	str	r2, [sp, #36]	; 0x24
   2ad14:	cmp	r7, #0
   2ad18:	moveq	r6, r7
   2ad1c:	ldrne	r6, [r7]
   2ad20:	ldr	ip, [sp, #36]	; 0x24
   2ad24:	ldr	r0, [ip, #16]
   2ad28:	add	ip, sp, #104	; 0x68
   2ad2c:	str	ip, [sp, #56]	; 0x38
   2ad30:	cmp	r6, r0
   2ad34:	bcs	2adcc <policydb_user_cache@@Base+0xa4b0>
   2ad38:	ldr	ip, [r7, #8]
   2ad3c:	ldr	r1, [r7]
   2ad40:	ldr	r2, [r7, #12]
   2ad44:	rsb	r3, r1, r6
   2ad48:	lsr	r4, ip, r3
   2ad4c:	rsb	fp, r3, #32
   2ad50:	sub	ip, r3, #32
   2ad54:	orr	r4, r4, r2, lsl fp
   2ad58:	orr	r4, r4, r2, lsr ip
   2ad5c:	lsr	r5, r2, r3
   2ad60:	and	r3, r5, r9
   2ad64:	and	r2, r4, r8
   2ad68:	orrs	ip, r2, r3
   2ad6c:	beq	2adb4 <policydb_user_cache@@Base+0xa498>
   2ad70:	add	r3, r6, #1
   2ad74:	str	r3, [sp, #136]	; 0x88
   2ad78:	ldr	r2, [sl, #8]
   2ad7c:	cmp	r3, r2
   2ad80:	beq	2adb4 <policydb_user_cache@@Base+0xa498>
   2ad84:	ldr	ip, [sp, #48]	; 0x30
   2ad88:	mov	r0, sl
   2ad8c:	ldr	r1, [sp, #44]	; 0x2c
   2ad90:	add	r2, sp, #128	; 0x80
   2ad94:	ldr	r3, [ip]
   2ad98:	ldr	r3, [r3, #20]
   2ad9c:	bl	1bf1c <__assert_fail@plt+0xb0ac>
   2ada0:	subs	r1, r0, #0
   2ada4:	beq	2ae54 <policydb_user_cache@@Base+0xa538>
   2ada8:	ldr	ip, [sp, #36]	; 0x24
   2adac:	ldr	r1, [r7]
   2adb0:	ldr	r0, [ip, #16]
   2adb4:	add	r1, r1, #63	; 0x3f
   2adb8:	cmp	r6, r1
   2adbc:	beq	2ae3c <policydb_user_cache@@Base+0xa520>
   2adc0:	add	r6, r6, #1
   2adc4:	cmp	r6, r0
   2adc8:	bcc	2ad38 <policydb_user_cache@@Base+0xa41c>
   2adcc:	ldr	r6, [sp, #52]	; 0x34
   2add0:	ldr	r7, [sp, #44]	; 0x2c
   2add4:	ldr	r1, [r6]
   2add8:	ldr	r0, [r7, #8]
   2addc:	ldr	ip, [sp, #32]
   2ade0:	add	r1, r1, #63	; 0x3f
   2ade4:	cmp	ip, r1
   2ade8:	beq	2aeec <policydb_user_cache@@Base+0xa5d0>
   2adec:	ldr	ip, [sp, #32]
   2adf0:	add	ip, ip, #1
   2adf4:	str	ip, [sp, #32]
   2adf8:	ldr	r6, [sp, #32]
   2adfc:	cmp	r6, r0
   2ae00:	bcc	2ac9c <policydb_user_cache@@Base+0xa380>
   2ae04:	ldr	r7, [sp, #76]	; 0x4c
   2ae08:	ldr	ip, [sp, #88]	; 0x58
   2ae0c:	ldr	r6, [sp, #68]	; 0x44
   2ae10:	str	r7, [ip]
   2ae14:	ldr	r7, [sp, #92]	; 0x5c
   2ae18:	str	r6, [r7]
   2ae1c:	ldr	r6, [sp, #84]	; 0x54
   2ae20:	ldr	r2, [sp, #164]	; 0xa4
   2ae24:	ldr	r0, [sp, #60]	; 0x3c
   2ae28:	ldr	r3, [r6]
   2ae2c:	cmp	r2, r3
   2ae30:	bne	2afa4 <policydb_user_cache@@Base+0xa688>
   2ae34:	add	sp, sp, #172	; 0xac
   2ae38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ae3c:	ldr	r3, [r7, #16]
   2ae40:	cmp	r3, #0
   2ae44:	beq	2adc0 <policydb_user_cache@@Base+0xa4a4>
   2ae48:	ldr	r6, [r3]
   2ae4c:	mov	r7, r3
   2ae50:	b	2ad30 <policydb_user_cache@@Base+0xa414>
   2ae54:	mov	r2, #2
   2ae58:	add	r3, sp, #108	; 0x6c
   2ae5c:	add	ip, sp, #104	; 0x68
   2ae60:	str	r3, [sp]
   2ae64:	str	r1, [sp, #8]
   2ae68:	mov	r3, r2
   2ae6c:	str	r1, [sp, #12]
   2ae70:	mov	r0, sl
   2ae74:	str	ip, [sp, #4]
   2ae78:	add	r1, sp, #128	; 0x80
   2ae7c:	bl	28de4 <policydb_user_cache@@Base+0x84c8>
   2ae80:	cmp	r0, #0
   2ae84:	str	r0, [sp, #60]	; 0x3c
   2ae88:	bne	2ada8 <policydb_user_cache@@Base+0xa48c>
   2ae8c:	ldr	r3, [sp, #108]	; 0x6c
   2ae90:	tst	r3, #2
   2ae94:	beq	2ada8 <policydb_user_cache@@Base+0xa48c>
   2ae98:	ldr	ip, [sp, #48]	; 0x30
   2ae9c:	add	r1, sp, #128	; 0x80
   2aea0:	add	r2, sp, #100	; 0x64
   2aea4:	ldr	r0, [ip, #4]
   2aea8:	bl	2b718 <policydb_user_cache@@Base+0xadfc>
   2aeac:	cmp	r0, #0
   2aeb0:	str	r0, [sp, #60]	; 0x3c
   2aeb4:	bne	2af84 <policydb_user_cache@@Base+0xa668>
   2aeb8:	ldr	ip, [sp, #68]	; 0x44
   2aebc:	ldr	r1, [sp, #80]	; 0x50
   2aec0:	cmp	ip, r1
   2aec4:	bcs	2af0c <policydb_user_cache@@Base+0xa5f0>
   2aec8:	ldr	r3, [sp, #100]	; 0x64
   2aecc:	ldr	r2, [sp, #76]	; 0x4c
   2aed0:	str	r3, [r2, ip, lsl #2]
   2aed4:	add	ip, ip, #1
   2aed8:	str	ip, [sp, #68]	; 0x44
   2aedc:	ldr	ip, [sp, #36]	; 0x24
   2aee0:	ldr	r1, [r7]
   2aee4:	ldr	r0, [ip, #16]
   2aee8:	b	2adb4 <policydb_user_cache@@Base+0xa498>
   2aeec:	ldr	r6, [sp, #52]	; 0x34
   2aef0:	ldr	r3, [r6, #16]
   2aef4:	cmp	r3, #0
   2aef8:	beq	2adec <policydb_user_cache@@Base+0xa4d0>
   2aefc:	ldr	r7, [r3]
   2af00:	str	r3, [sp, #52]	; 0x34
   2af04:	str	r7, [sp, #32]
   2af08:	b	2ac90 <policydb_user_cache@@Base+0xa374>
   2af0c:	ldr	ip, [sp, #80]	; 0x50
   2af10:	add	ip, ip, #25
   2af14:	str	ip, [sp, #80]	; 0x50
   2af18:	lsl	r2, ip, #2
   2af1c:	str	r2, [sp, #20]
   2af20:	mov	r0, r2
   2af24:	bl	10d44 <malloc@plt>
   2af28:	ldr	r2, [sp, #20]
   2af2c:	subs	fp, r0, #0
   2af30:	beq	2af90 <policydb_user_cache@@Base+0xa674>
   2af34:	ldr	ip, [sp, #68]	; 0x44
   2af38:	ldr	r1, [sp, #60]	; 0x3c
   2af3c:	lsl	r3, ip, #2
   2af40:	str	r3, [sp, #20]
   2af44:	bl	10de0 <memset@plt>
   2af48:	ldr	r3, [sp, #20]
   2af4c:	ldr	ip, [sp, #68]	; 0x44
   2af50:	mov	r0, fp
   2af54:	ldr	r1, [sp, #76]	; 0x4c
   2af58:	mov	r2, r3
   2af5c:	add	ip, ip, #1
   2af60:	str	ip, [sp, #68]	; 0x44
   2af64:	bl	10cc0 <memcpy@plt>
   2af68:	ldr	r0, [sp, #76]	; 0x4c
   2af6c:	bl	10ca8 <free@plt>
   2af70:	ldr	r2, [sp, #100]	; 0x64
   2af74:	ldr	r3, [sp, #20]
   2af78:	str	fp, [sp, #76]	; 0x4c
   2af7c:	str	r2, [fp, r3]
   2af80:	b	2ada8 <policydb_user_cache@@Base+0xa48c>
   2af84:	ldr	r0, [sp, #76]	; 0x4c
   2af88:	bl	10ca8 <free@plt>
   2af8c:	b	2ae1c <policydb_user_cache@@Base+0xa500>
   2af90:	ldr	r0, [sp, #76]	; 0x4c
   2af94:	mvn	r6, #11
   2af98:	str	r6, [sp, #60]	; 0x3c
   2af9c:	bl	10ca8 <free@plt>
   2afa0:	b	2ae1c <policydb_user_cache@@Base+0xa500>
   2afa4:	bl	10cd8 <__stack_chk_fail@plt>
   2afa8:	mvn	ip, #11
   2afac:	str	ip, [sp, #60]	; 0x3c
   2afb0:	b	2ae1c <policydb_user_cache@@Base+0xa500>
   2afb4:	mvn	r6, #21
   2afb8:	str	r6, [sp, #60]	; 0x3c
   2afbc:	b	2ae1c <policydb_user_cache@@Base+0xa500>
   2afc0:	andeq	lr, r2, r0, ror #8
   2afc4:	strheq	r0, [r0], -ip
   2afc8:	andeq	lr, r2, r0, asr #18
   2afcc:	andeq	lr, r2, ip, lsl #17
   2afd0:	andeq	lr, r2, ip, ror r8
   2afd4:	ldr	ip, [pc, #240]	; 2b0cc <policydb_user_cache@@Base+0xa7b0>
   2afd8:	push	{r4, r5, r6, r7, r8, lr}
   2afdc:	add	ip, pc, ip
   2afe0:	mov	r8, r3
   2afe4:	mov	r5, r0
   2afe8:	ldr	r3, [ip]
   2afec:	mov	r6, r1
   2aff0:	mov	r7, r2
   2aff4:	ldr	r4, [r3, #296]	; 0x128
   2aff8:	cmp	r4, #0
   2affc:	bne	2b010 <policydb_user_cache@@Base+0xa6f4>
   2b000:	b	2b094 <policydb_user_cache@@Base+0xa778>
   2b004:	ldr	r4, [r4, #8]
   2b008:	cmp	r4, #0
   2b00c:	beq	2b094 <policydb_user_cache@@Base+0xa778>
   2b010:	mov	r0, r5
   2b014:	ldr	r1, [r4]
   2b018:	bl	10c90 <strcmp@plt>
   2b01c:	cmp	r0, #0
   2b020:	bgt	2b004 <policydb_user_cache@@Base+0xa6e8>
   2b024:	bne	2b094 <policydb_user_cache@@Base+0xa778>
   2b028:	ldr	r4, [r4, #4]
   2b02c:	cmp	r4, #0
   2b030:	bne	2b04c <policydb_user_cache@@Base+0xa730>
   2b034:	b	2b094 <policydb_user_cache@@Base+0xa778>
   2b038:	cmp	ip, r7
   2b03c:	beq	2b070 <policydb_user_cache@@Base+0xa754>
   2b040:	ldr	r4, [r4, #116]	; 0x74
   2b044:	cmp	r4, #0
   2b048:	beq	2b094 <policydb_user_cache@@Base+0xa778>
   2b04c:	ldr	r5, [r4]
   2b050:	mov	r0, r5
   2b054:	bl	10d98 <strlen@plt>
   2b058:	ldr	ip, [r4, #32]
   2b05c:	mov	r1, r6
   2b060:	cmp	ip, #0
   2b064:	mov	r2, r0
   2b068:	mov	r0, r5
   2b06c:	bne	2b038 <policydb_user_cache@@Base+0xa71c>
   2b070:	bl	10e4c <strncmp@plt>
   2b074:	cmp	r0, #0
   2b078:	bne	2b040 <policydb_user_cache@@Base+0xa724>
   2b07c:	ldr	r3, [r4, #108]	; 0x6c
   2b080:	cmp	r3, #0
   2b084:	beq	2b0a4 <policydb_user_cache@@Base+0xa788>
   2b088:	str	r3, [r8]
   2b08c:	mov	r0, #0
   2b090:	pop	{r4, r5, r6, r7, r8, pc}
   2b094:	mov	r3, #3
   2b098:	mvn	r0, #1
   2b09c:	str	r3, [r8]
   2b0a0:	pop	{r4, r5, r6, r7, r8, pc}
   2b0a4:	ldr	r3, [pc, #36]	; 2b0d0 <policydb_user_cache@@Base+0xa7b4>
   2b0a8:	add	r1, r4, #36	; 0x24
   2b0ac:	add	r2, r4, #108	; 0x6c
   2b0b0:	add	r3, pc, r3
   2b0b4:	ldr	r0, [r3, #4]
   2b0b8:	bl	2b718 <policydb_user_cache@@Base+0xadfc>
   2b0bc:	cmp	r0, #0
   2b0c0:	popne	{r4, r5, r6, r7, r8, pc}
   2b0c4:	ldr	r3, [r4, #108]	; 0x6c
   2b0c8:	b	2b088 <policydb_user_cache@@Base+0xa76c>
   2b0cc:	andeq	lr, r2, ip, lsl r5
   2b0d0:	andeq	lr, r2, r8, asr #8
   2b0d4:	push	{r3, r4, r5, r6, r7, lr}
   2b0d8:	mov	r5, r0
   2b0dc:	ldr	r3, [pc, #192]	; 2b1a4 <policydb_user_cache@@Base+0xa888>
   2b0e0:	mov	r7, r1
   2b0e4:	mov	r6, r2
   2b0e8:	add	r3, pc, r3
   2b0ec:	ldr	r3, [r3]
   2b0f0:	ldr	r4, [r3, #280]	; 0x118
   2b0f4:	cmp	r4, #0
   2b0f8:	bne	2b10c <policydb_user_cache@@Base+0xa7f0>
   2b0fc:	b	2b140 <policydb_user_cache@@Base+0xa824>
   2b100:	ldr	r4, [r4, #116]	; 0x74
   2b104:	cmp	r4, #0
   2b108:	beq	2b140 <policydb_user_cache@@Base+0xa824>
   2b10c:	mov	r0, r5
   2b110:	ldr	r1, [r4]
   2b114:	bl	10c90 <strcmp@plt>
   2b118:	cmp	r0, #0
   2b11c:	bne	2b100 <policydb_user_cache@@Base+0xa7e4>
   2b120:	ldr	r3, [r4, #32]
   2b124:	str	r3, [r7]
   2b128:	ldr	r3, [r4, #108]	; 0x6c
   2b12c:	cmp	r3, #0
   2b130:	beq	2b16c <policydb_user_cache@@Base+0xa850>
   2b134:	str	r3, [r6]
   2b138:	mov	r0, #0
   2b13c:	pop	{r3, r4, r5, r6, r7, pc}
   2b140:	ldr	r1, [pc, #96]	; 2b1a8 <policydb_user_cache@@Base+0xa88c>
   2b144:	mov	r0, r5
   2b148:	mov	r3, r6
   2b14c:	mov	r2, #7
   2b150:	add	r1, pc, r1
   2b154:	bl	2afd4 <policydb_user_cache@@Base+0xa6b8>
   2b158:	cmp	r0, #0
   2b15c:	bne	2b194 <policydb_user_cache@@Base+0xa878>
   2b160:	mov	r3, #4
   2b164:	str	r3, [r7]
   2b168:	pop	{r3, r4, r5, r6, r7, pc}
   2b16c:	ldr	r3, [pc, #56]	; 2b1ac <policydb_user_cache@@Base+0xa890>
   2b170:	add	r1, r4, #36	; 0x24
   2b174:	add	r2, r4, #108	; 0x6c
   2b178:	add	r3, pc, r3
   2b17c:	ldr	r0, [r3, #4]
   2b180:	bl	2b718 <policydb_user_cache@@Base+0xadfc>
   2b184:	cmp	r0, #0
   2b188:	popne	{r3, r4, r5, r6, r7, pc}
   2b18c:	ldr	r3, [r4, #108]	; 0x6c
   2b190:	b	2b134 <policydb_user_cache@@Base+0xa818>
   2b194:	mov	r3, #5
   2b198:	mov	r0, #0
   2b19c:	str	r3, [r7]
   2b1a0:	pop	{r3, r4, r5, r6, r7, pc}
   2b1a4:	andeq	lr, r2, r0, lsl r4
   2b1a8:	ldrdeq	sl, [r1], -r8
   2b1ac:	andeq	lr, r2, r0, lsl #7
   2b1b0:	push	{r4, lr}
   2b1b4:	mov	r4, r0
   2b1b8:	mov	r0, #512	; 0x200
   2b1bc:	bl	10d44 <malloc@plt>
   2b1c0:	cmp	r0, #0
   2b1c4:	str	r0, [r4]
   2b1c8:	beq	2b20c <policydb_user_cache@@Base+0xa8f0>
   2b1cc:	mov	r3, #0
   2b1d0:	mov	r2, r0
   2b1d4:	mov	r1, r3
   2b1d8:	b	2b1e0 <policydb_user_cache@@Base+0xa8c4>
   2b1dc:	ldr	r2, [r4]
   2b1e0:	str	r1, [r2, r3]
   2b1e4:	add	r3, r3, #4
   2b1e8:	cmp	r3, #512	; 0x200
   2b1ec:	mov	r2, #0
   2b1f0:	bne	2b1dc <policydb_user_cache@@Base+0xa8c0>
   2b1f4:	mov	r3, #1
   2b1f8:	str	r2, [r4, #4]
   2b1fc:	mov	r0, r2
   2b200:	strb	r2, [r4, #12]
   2b204:	str	r3, [r4, #8]
   2b208:	pop	{r4, pc}
   2b20c:	mvn	r0, #11
   2b210:	pop	{r4, pc}
   2b214:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2b218:	subs	r8, r0, #0
   2b21c:	mov	r5, r1
   2b220:	mov	r7, r2
   2b224:	beq	2b354 <policydb_user_cache@@Base+0xaa38>
   2b228:	ldr	r3, [r8]
   2b22c:	cmp	r3, #0
   2b230:	beq	2b354 <policydb_user_cache@@Base+0xaa38>
   2b234:	and	r9, r1, #127	; 0x7f
   2b238:	ldr	r4, [r3, r9, lsl #2]
   2b23c:	cmp	r4, #0
   2b240:	beq	2b270 <policydb_user_cache@@Base+0xa954>
   2b244:	ldr	ip, [r4]
   2b248:	cmp	r1, ip
   2b24c:	bhi	2b264 <policydb_user_cache@@Base+0xa948>
   2b250:	b	2b314 <policydb_user_cache@@Base+0xa9f8>
   2b254:	ldr	ip, [r3]
   2b258:	cmp	r5, ip
   2b25c:	bls	2b318 <policydb_user_cache@@Base+0xa9fc>
   2b260:	mov	r4, r3
   2b264:	ldr	r3, [r4, #40]	; 0x28
   2b268:	cmp	r3, #0
   2b26c:	bne	2b254 <policydb_user_cache@@Base+0xa938>
   2b270:	mov	r0, #44	; 0x2c
   2b274:	bl	10d44 <malloc@plt>
   2b278:	subs	r6, r0, #0
   2b27c:	beq	2b354 <policydb_user_cache@@Base+0xaa38>
   2b280:	ldr	lr, [r7]
   2b284:	add	sl, r6, #20
   2b288:	ldr	ip, [r7, #4]
   2b28c:	add	r1, r7, #16
   2b290:	ldr	r2, [r7, #8]
   2b294:	mov	r0, sl
   2b298:	ldr	r3, [r7, #12]
   2b29c:	stm	r6, {r5, lr}
   2b2a0:	str	ip, [r6, #8]
   2b2a4:	str	r2, [r6, #12]
   2b2a8:	str	r3, [r6, #16]
   2b2ac:	bl	143b8 <__assert_fail@plt+0x3548>
   2b2b0:	cmp	r0, #0
   2b2b4:	blt	2b34c <policydb_user_cache@@Base+0xaa30>
   2b2b8:	ldr	r3, [r7, #24]
   2b2bc:	add	r1, r7, #28
   2b2c0:	add	r0, r6, #32
   2b2c4:	str	r3, [r6, #28]
   2b2c8:	bl	143b8 <__assert_fail@plt+0x3548>
   2b2cc:	cmp	r0, #0
   2b2d0:	blt	2b334 <policydb_user_cache@@Base+0xaa18>
   2b2d4:	cmp	r4, #0
   2b2d8:	beq	2b360 <policydb_user_cache@@Base+0xaa44>
   2b2dc:	ldr	r3, [r4, #40]	; 0x28
   2b2e0:	str	r3, [r6, #40]	; 0x28
   2b2e4:	str	r6, [r4, #40]	; 0x28
   2b2e8:	ldr	r2, [r8, #8]
   2b2ec:	ldr	r3, [r8, #4]
   2b2f0:	cmp	r5, r2
   2b2f4:	add	r3, r3, #1
   2b2f8:	str	r3, [r8, #4]
   2b2fc:	movcs	r3, #0
   2b300:	movcc	r3, #0
   2b304:	addcs	r5, r5, #1
   2b308:	strcs	r5, [r8, #8]
   2b30c:	mov	r0, r3
   2b310:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2b314:	mov	r4, #0
   2b318:	cmp	r5, ip
   2b31c:	bne	2b270 <policydb_user_cache@@Base+0xa954>
   2b320:	bl	10db0 <__errno_location@plt>
   2b324:	mov	r2, #17
   2b328:	mvn	r3, #16
   2b32c:	str	r2, [r0]
   2b330:	b	2b30c <policydb_user_cache@@Base+0xa9f0>
   2b334:	mov	r0, sl
   2b338:	bl	14040 <__assert_fail@plt+0x31d0>
   2b33c:	mov	r3, #0
   2b340:	str	r3, [r6, #16]
   2b344:	str	r3, [r6, #20]
   2b348:	str	r3, [r6, #24]
   2b34c:	mov	r0, r6
   2b350:	bl	10ca8 <free@plt>
   2b354:	mvn	r3, #11
   2b358:	mov	r0, r3
   2b35c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2b360:	ldr	r3, [r8]
   2b364:	ldr	r2, [r3, r9, lsl #2]
   2b368:	str	r2, [r6, #40]	; 0x28
   2b36c:	str	r6, [r3, r9, lsl #2]
   2b370:	b	2b2e8 <policydb_user_cache@@Base+0xa9cc>
   2b374:	push	{r4, r5, r6, lr}
   2b378:	subs	r6, r0, #0
   2b37c:	beq	2b3c8 <policydb_user_cache@@Base+0xaaac>
   2b380:	ldr	r2, [r6]
   2b384:	cmp	r2, #0
   2b388:	beq	2b3c8 <policydb_user_cache@@Base+0xaaac>
   2b38c:	and	r0, r1, #127	; 0x7f
   2b390:	ldr	r3, [r2, r0, lsl #2]
   2b394:	cmp	r3, #0
   2b398:	beq	2b3c8 <policydb_user_cache@@Base+0xaaac>
   2b39c:	ldr	ip, [r3]
   2b3a0:	cmp	r1, ip
   2b3a4:	bhi	2b3bc <policydb_user_cache@@Base+0xaaa0>
   2b3a8:	b	2b4a8 <policydb_user_cache@@Base+0xab8c>
   2b3ac:	ldr	r2, [r4]
   2b3b0:	cmp	r1, r2
   2b3b4:	bls	2b3d0 <policydb_user_cache@@Base+0xaab4>
   2b3b8:	mov	r3, r4
   2b3bc:	ldr	r4, [r3, #40]	; 0x28
   2b3c0:	cmp	r4, #0
   2b3c4:	bne	2b3ac <policydb_user_cache@@Base+0xaa90>
   2b3c8:	mvn	r0, #1
   2b3cc:	pop	{r4, r5, r6, pc}
   2b3d0:	ldreq	r2, [r4, #40]	; 0x28
   2b3d4:	streq	r2, [r3, #40]	; 0x28
   2b3d8:	bne	2b3c8 <policydb_user_cache@@Base+0xaaac>
   2b3dc:	mov	r5, #0
   2b3e0:	add	r0, r4, #20
   2b3e4:	str	r5, [r4, #12]
   2b3e8:	str	r5, [r4, #8]
   2b3ec:	str	r5, [r4, #4]
   2b3f0:	bl	14040 <__assert_fail@plt+0x31d0>
   2b3f4:	add	r0, r4, #32
   2b3f8:	strb	r5, [r4, #16]
   2b3fc:	strb	r5, [r4, #17]
   2b400:	strb	r5, [r4, #18]
   2b404:	strb	r5, [r4, #19]
   2b408:	strb	r5, [r4, #20]
   2b40c:	strb	r5, [r4, #21]
   2b410:	strb	r5, [r4, #22]
   2b414:	strb	r5, [r4, #23]
   2b418:	strb	r5, [r4, #24]
   2b41c:	strb	r5, [r4, #25]
   2b420:	strb	r5, [r4, #26]
   2b424:	strb	r5, [r4, #27]
   2b428:	bl	14040 <__assert_fail@plt+0x31d0>
   2b42c:	mov	r0, r4
   2b430:	strb	r5, [r4, #16]
   2b434:	strb	r5, [r4, #17]
   2b438:	strb	r5, [r4, #18]
   2b43c:	strb	r5, [r4, #19]
   2b440:	strb	r5, [r4, #20]
   2b444:	strb	r5, [r4, #21]
   2b448:	strb	r5, [r4, #22]
   2b44c:	strb	r5, [r4, #23]
   2b450:	strb	r5, [r4, #24]
   2b454:	strb	r5, [r4, #25]
   2b458:	strb	r5, [r4, #26]
   2b45c:	strb	r5, [r4, #27]
   2b460:	strb	r5, [r4, #28]
   2b464:	strb	r5, [r4, #29]
   2b468:	strb	r5, [r4, #30]
   2b46c:	strb	r5, [r4, #31]
   2b470:	strb	r5, [r4, #32]
   2b474:	strb	r5, [r4, #33]	; 0x21
   2b478:	strb	r5, [r4, #34]	; 0x22
   2b47c:	strb	r5, [r4, #35]	; 0x23
   2b480:	strb	r5, [r4, #36]	; 0x24
   2b484:	strb	r5, [r4, #37]	; 0x25
   2b488:	strb	r5, [r4, #38]	; 0x26
   2b48c:	strb	r5, [r4, #39]	; 0x27
   2b490:	bl	10ca8 <free@plt>
   2b494:	ldr	r3, [r6, #4]
   2b498:	mov	r0, r5
   2b49c:	sub	r3, r3, #1
   2b4a0:	str	r3, [r6, #4]
   2b4a4:	pop	{r4, r5, r6, pc}
   2b4a8:	bne	2b3c8 <policydb_user_cache@@Base+0xaaac>
   2b4ac:	ldr	r1, [r3, #40]	; 0x28
   2b4b0:	mov	r4, r3
   2b4b4:	str	r1, [r2, r0, lsl #2]
   2b4b8:	b	2b3dc <policydb_user_cache@@Base+0xaac0>
   2b4bc:	cmp	r0, #0
   2b4c0:	bxeq	lr
   2b4c4:	ldr	r2, [r0]
   2b4c8:	cmp	r2, #0
   2b4cc:	beq	2b544 <policydb_user_cache@@Base+0xac28>
   2b4d0:	and	r3, r1, #127	; 0x7f
   2b4d4:	ldr	r0, [r2, r3, lsl #2]
   2b4d8:	cmp	r0, #0
   2b4dc:	bne	2b4f0 <policydb_user_cache@@Base+0xabd4>
   2b4e0:	b	2b504 <policydb_user_cache@@Base+0xabe8>
   2b4e4:	ldr	r0, [r0, #40]	; 0x28
   2b4e8:	cmp	r0, #0
   2b4ec:	beq	2b504 <policydb_user_cache@@Base+0xabe8>
   2b4f0:	ldr	r3, [r0]
   2b4f4:	cmp	r1, r3
   2b4f8:	bhi	2b4e4 <policydb_user_cache@@Base+0xabc8>
   2b4fc:	cmp	r1, r3
   2b500:	beq	2b534 <policydb_user_cache@@Base+0xac18>
   2b504:	ldr	r0, [r2, #12]
   2b508:	cmp	r0, #0
   2b50c:	bne	2b520 <policydb_user_cache@@Base+0xac04>
   2b510:	bx	lr
   2b514:	ldr	r0, [r0, #40]	; 0x28
   2b518:	cmp	r0, #0
   2b51c:	bxeq	lr
   2b520:	ldr	r3, [r0]
   2b524:	cmp	r3, #2
   2b528:	bls	2b514 <policydb_user_cache@@Base+0xabf8>
   2b52c:	cmp	r3, #3
   2b530:	bne	2b53c <policydb_user_cache@@Base+0xac20>
   2b534:	add	r0, r0, #4
   2b538:	bx	lr
   2b53c:	mov	r0, #0
   2b540:	bx	lr
   2b544:	mov	r0, r2
   2b548:	bx	lr
   2b54c:	push	{r4, r5, r6, r7, r8, lr}
   2b550:	subs	r8, r0, #0
   2b554:	mov	r5, r1
   2b558:	mov	r6, r2
   2b55c:	beq	2b5b0 <policydb_user_cache@@Base+0xac94>
   2b560:	ldr	r3, [r8]
   2b564:	cmp	r3, #0
   2b568:	beq	2b5b0 <policydb_user_cache@@Base+0xac94>
   2b56c:	mov	r7, #0
   2b570:	ldr	r4, [r3, r7]
   2b574:	cmp	r4, #0
   2b578:	beq	2b5a0 <policydb_user_cache@@Base+0xac84>
   2b57c:	mov	r1, r4
   2b580:	mov	r2, r6
   2b584:	ldr	r0, [r1], #4
   2b588:	blx	r5
   2b58c:	cmp	r0, #0
   2b590:	popne	{r4, r5, r6, r7, r8, pc}
   2b594:	ldr	r4, [r4, #40]	; 0x28
   2b598:	cmp	r4, #0
   2b59c:	bne	2b57c <policydb_user_cache@@Base+0xac60>
   2b5a0:	add	r7, r7, #4
   2b5a4:	cmp	r7, #512	; 0x200
   2b5a8:	ldrne	r3, [r8]
   2b5ac:	bne	2b570 <policydb_user_cache@@Base+0xac54>
   2b5b0:	mov	r0, #0
   2b5b4:	pop	{r4, r5, r6, r7, r8, pc}
   2b5b8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b5bc:	subs	r7, r0, #0
   2b5c0:	mov	r8, r1
   2b5c4:	mov	r9, r2
   2b5c8:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b5cc:	ldr	r3, [r7]
   2b5d0:	cmp	r3, #0
   2b5d4:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b5d8:	mov	sl, #0
   2b5dc:	mov	r5, sl
   2b5e0:	ldr	r4, [r3, sl]
   2b5e4:	cmp	r4, #0
   2b5e8:	movne	r6, #0
   2b5ec:	bne	2b6dc <policydb_user_cache@@Base+0xadc0>
   2b5f0:	b	2b704 <policydb_user_cache@@Base+0xade8>
   2b5f4:	cmp	r6, #0
   2b5f8:	add	r0, r4, #20
   2b5fc:	ldreq	r3, [r7]
   2b600:	ldrne	r3, [r4, #40]	; 0x28
   2b604:	ldreq	r2, [r4, #40]	; 0x28
   2b608:	strne	r3, [r6, #40]	; 0x28
   2b60c:	streq	r2, [r3, sl]
   2b610:	str	r5, [r4, #12]
   2b614:	str	r5, [r4, #8]
   2b618:	str	r5, [r4, #4]
   2b61c:	ldr	fp, [r4, #40]	; 0x28
   2b620:	bl	14040 <__assert_fail@plt+0x31d0>
   2b624:	add	r0, r4, #32
   2b628:	strb	r5, [r4, #16]
   2b62c:	strb	r5, [r4, #17]
   2b630:	strb	r5, [r4, #18]
   2b634:	strb	r5, [r4, #19]
   2b638:	strb	r5, [r4, #20]
   2b63c:	strb	r5, [r4, #21]
   2b640:	strb	r5, [r4, #22]
   2b644:	strb	r5, [r4, #23]
   2b648:	strb	r5, [r4, #24]
   2b64c:	strb	r5, [r4, #25]
   2b650:	strb	r5, [r4, #26]
   2b654:	strb	r5, [r4, #27]
   2b658:	bl	14040 <__assert_fail@plt+0x31d0>
   2b65c:	strb	r5, [r4, #16]
   2b660:	strb	r5, [r4, #17]
   2b664:	mov	r0, r4
   2b668:	strb	r5, [r4, #18]
   2b66c:	strb	r5, [r4, #19]
   2b670:	strb	r5, [r4, #20]
   2b674:	strb	r5, [r4, #21]
   2b678:	strb	r5, [r4, #22]
   2b67c:	strb	r5, [r4, #23]
   2b680:	strb	r5, [r4, #24]
   2b684:	strb	r5, [r4, #25]
   2b688:	strb	r5, [r4, #26]
   2b68c:	strb	r5, [r4, #27]
   2b690:	strb	r5, [r4, #28]
   2b694:	strb	r5, [r4, #29]
   2b698:	strb	r5, [r4, #30]
   2b69c:	strb	r5, [r4, #31]
   2b6a0:	strb	r5, [r4, #32]
   2b6a4:	strb	r5, [r4, #33]	; 0x21
   2b6a8:	strb	r5, [r4, #34]	; 0x22
   2b6ac:	strb	r5, [r4, #35]	; 0x23
   2b6b0:	strb	r5, [r4, #36]	; 0x24
   2b6b4:	strb	r5, [r4, #37]	; 0x25
   2b6b8:	strb	r5, [r4, #38]	; 0x26
   2b6bc:	strb	r5, [r4, #39]	; 0x27
   2b6c0:	mov	r4, fp
   2b6c4:	bl	10ca8 <free@plt>
   2b6c8:	ldr	r3, [r7, #4]
   2b6cc:	cmp	r4, #0
   2b6d0:	sub	r3, r3, #1
   2b6d4:	str	r3, [r7, #4]
   2b6d8:	beq	2b704 <policydb_user_cache@@Base+0xade8>
   2b6dc:	mov	r1, r4
   2b6e0:	mov	r2, r9
   2b6e4:	ldr	r0, [r1], #4
   2b6e8:	blx	r8
   2b6ec:	cmp	r0, #0
   2b6f0:	bne	2b5f4 <policydb_user_cache@@Base+0xacd8>
   2b6f4:	mov	r6, r4
   2b6f8:	ldr	r4, [r4, #40]	; 0x28
   2b6fc:	cmp	r4, #0
   2b700:	bne	2b6dc <policydb_user_cache@@Base+0xadc0>
   2b704:	add	sl, sl, #4
   2b708:	cmp	sl, #512	; 0x200
   2b70c:	ldrne	r3, [r7]
   2b710:	bne	2b5e0 <policydb_user_cache@@Base+0xacc4>
   2b714:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b718:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2b71c:	mov	r5, r1
   2b720:	add	r8, r1, #16
   2b724:	add	r9, r1, #28
   2b728:	mov	r1, #0
   2b72c:	mov	r6, r0
   2b730:	mov	r7, r2
   2b734:	mov	sl, r1
   2b738:	ldr	r3, [r0]
   2b73c:	str	r1, [r2]
   2b740:	ldr	r4, [r3, sl]
   2b744:	cmp	r4, #0
   2b748:	bne	2b75c <policydb_user_cache@@Base+0xae40>
   2b74c:	b	2b7f4 <policydb_user_cache@@Base+0xaed8>
   2b750:	ldr	r4, [r4, #40]	; 0x28
   2b754:	cmp	r4, #0
   2b758:	beq	2b7f0 <policydb_user_cache@@Base+0xaed4>
   2b75c:	ldr	ip, [r4, #4]
   2b760:	ldr	r3, [r5]
   2b764:	cmp	ip, r3
   2b768:	bne	2b750 <policydb_user_cache@@Base+0xae34>
   2b76c:	ldr	ip, [r4, #8]
   2b770:	ldr	r3, [r5, #4]
   2b774:	cmp	ip, r3
   2b778:	bne	2b750 <policydb_user_cache@@Base+0xae34>
   2b77c:	ldr	r2, [r4, #12]
   2b780:	ldr	r3, [r5, #8]
   2b784:	cmp	r2, r3
   2b788:	bne	2b750 <policydb_user_cache@@Base+0xae34>
   2b78c:	ldr	r2, [r4, #16]
   2b790:	ldr	r3, [r5, #12]
   2b794:	cmp	r2, r3
   2b798:	bne	2b750 <policydb_user_cache@@Base+0xae34>
   2b79c:	add	r0, r4, #20
   2b7a0:	mov	r1, r8
   2b7a4:	bl	139c4 <__assert_fail@plt+0x2b54>
   2b7a8:	cmp	r0, #0
   2b7ac:	beq	2b750 <policydb_user_cache@@Base+0xae34>
   2b7b0:	ldr	r2, [r4, #28]
   2b7b4:	ldr	r3, [r5, #24]
   2b7b8:	cmp	r2, r3
   2b7bc:	bne	2b750 <policydb_user_cache@@Base+0xae34>
   2b7c0:	add	r0, r4, #32
   2b7c4:	mov	r1, r9
   2b7c8:	bl	139c4 <__assert_fail@plt+0x2b54>
   2b7cc:	cmp	r0, #0
   2b7d0:	beq	2b750 <policydb_user_cache@@Base+0xae34>
   2b7d4:	ldr	r4, [r4]
   2b7d8:	cmp	r4, #0
   2b7dc:	ldreq	r3, [r6]
   2b7e0:	beq	2b800 <policydb_user_cache@@Base+0xaee4>
   2b7e4:	str	r4, [r7]
   2b7e8:	mov	r0, #0
   2b7ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2b7f0:	ldr	r3, [r6]
   2b7f4:	add	sl, sl, #4
   2b7f8:	cmp	sl, #512	; 0x200
   2b7fc:	bne	2b740 <policydb_user_cache@@Base+0xae24>
   2b800:	add	sl, r5, #16
   2b804:	add	r9, r5, #28
   2b808:	mov	r8, #0
   2b80c:	ldr	r4, [r3, r8]
   2b810:	cmp	r4, #0
   2b814:	bne	2b828 <policydb_user_cache@@Base+0xaf0c>
   2b818:	b	2b8cc <policydb_user_cache@@Base+0xafb0>
   2b81c:	ldr	r4, [r4, #40]	; 0x28
   2b820:	cmp	r4, #0
   2b824:	beq	2b8cc <policydb_user_cache@@Base+0xafb0>
   2b828:	ldr	r2, [r4, #4]
   2b82c:	ldr	r3, [r5]
   2b830:	cmp	r2, r3
   2b834:	bne	2b81c <policydb_user_cache@@Base+0xaf00>
   2b838:	ldr	r2, [r4, #8]
   2b83c:	ldr	r3, [r5, #4]
   2b840:	cmp	r2, r3
   2b844:	bne	2b81c <policydb_user_cache@@Base+0xaf00>
   2b848:	ldr	r2, [r4, #12]
   2b84c:	ldr	r3, [r5, #8]
   2b850:	cmp	r2, r3
   2b854:	bne	2b81c <policydb_user_cache@@Base+0xaf00>
   2b858:	ldr	r2, [r4, #16]
   2b85c:	ldr	r3, [r5, #12]
   2b860:	cmp	r2, r3
   2b864:	bne	2b81c <policydb_user_cache@@Base+0xaf00>
   2b868:	add	r0, r4, #20
   2b86c:	mov	r1, sl
   2b870:	bl	139c4 <__assert_fail@plt+0x2b54>
   2b874:	cmp	r0, #0
   2b878:	beq	2b81c <policydb_user_cache@@Base+0xaf00>
   2b87c:	ldr	r2, [r4, #28]
   2b880:	ldr	r3, [r5, #24]
   2b884:	cmp	r2, r3
   2b888:	bne	2b81c <policydb_user_cache@@Base+0xaf00>
   2b88c:	add	r0, r4, #32
   2b890:	mov	r1, r9
   2b894:	bl	139c4 <__assert_fail@plt+0x2b54>
   2b898:	cmp	r0, #0
   2b89c:	beq	2b81c <policydb_user_cache@@Base+0xaf00>
   2b8a0:	ldr	r4, [r4]
   2b8a4:	cmp	r4, #0
   2b8a8:	bne	2b7e4 <policydb_user_cache@@Base+0xaec8>
   2b8ac:	ldr	r4, [r6, #8]
   2b8b0:	cmn	r4, #1
   2b8b4:	beq	2b8c4 <policydb_user_cache@@Base+0xafa8>
   2b8b8:	ldrb	r3, [r6, #12]
   2b8bc:	cmp	r3, #0
   2b8c0:	beq	2b8e0 <policydb_user_cache@@Base+0xafc4>
   2b8c4:	mvn	r0, #11
   2b8c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2b8cc:	add	r8, r8, #4
   2b8d0:	cmp	r8, #512	; 0x200
   2b8d4:	beq	2b8ac <policydb_user_cache@@Base+0xaf90>
   2b8d8:	ldr	r3, [r6]
   2b8dc:	b	2b80c <policydb_user_cache@@Base+0xaef0>
   2b8e0:	add	r3, r4, #1
   2b8e4:	mov	r2, r5
   2b8e8:	mov	r0, r6
   2b8ec:	str	r3, [r6, #8]
   2b8f0:	mov	r1, r4
   2b8f4:	bl	2b214 <policydb_user_cache@@Base+0xa8f8>
   2b8f8:	cmp	r0, #0
   2b8fc:	beq	2b7e4 <policydb_user_cache@@Base+0xaec8>
   2b900:	ldr	r3, [r6, #8]
   2b904:	sub	r3, r3, #1
   2b908:	str	r3, [r6, #8]
   2b90c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2b910:	push	{r4, r5, r6, lr}
   2b914:	mov	lr, #0
   2b918:	ldr	r6, [r0]
   2b91c:	sub	sp, sp, #16
   2b920:	mov	r2, r1
   2b924:	mov	r4, lr
   2b928:	mov	r5, lr
   2b92c:	ldr	r3, [r6, lr]
   2b930:	cmp	r3, #0
   2b934:	beq	2b958 <policydb_user_cache@@Base+0xb03c>
   2b938:	add	r5, r5, #1
   2b93c:	mov	ip, #0
   2b940:	ldr	r3, [r3, #40]	; 0x28
   2b944:	add	ip, ip, #1
   2b948:	cmp	r3, #0
   2b94c:	bne	2b940 <policydb_user_cache@@Base+0xb024>
   2b950:	cmp	r4, ip
   2b954:	movlt	r4, ip
   2b958:	add	lr, lr, #4
   2b95c:	cmp	lr, #512	; 0x200
   2b960:	bne	2b92c <policydb_user_cache@@Base+0xb010>
   2b964:	ldr	r3, [r0, #4]
   2b968:	mov	r1, #128	; 0x80
   2b96c:	str	r1, [sp, #4]
   2b970:	mov	r0, #1
   2b974:	ldr	r1, [pc, #20]	; 2b990 <policydb_user_cache@@Base+0xb074>
   2b978:	str	r5, [sp]
   2b97c:	str	r4, [sp, #8]
   2b980:	add	r1, pc, r1
   2b984:	bl	10df8 <__printf_chk@plt>
   2b988:	add	sp, sp, #16
   2b98c:	pop	{r4, r5, r6, pc}
   2b990:	andeq	r7, r1, r0, lsl #20
   2b994:	push	{r4, r5, r6, r7, r8, lr}
   2b998:	subs	r8, r0, #0
   2b99c:	popeq	{r4, r5, r6, r7, r8, pc}
   2b9a0:	ldr	r3, [r8]
   2b9a4:	cmp	r3, #0
   2b9a8:	popeq	{r4, r5, r6, r7, r8, pc}
   2b9ac:	mov	r7, #0
   2b9b0:	mov	r5, r7
   2b9b4:	ldr	r4, [r3, r7]
   2b9b8:	add	r3, r3, r7
   2b9bc:	cmp	r4, #0
   2b9c0:	beq	2ba90 <policydb_user_cache@@Base+0xb174>
   2b9c4:	add	r0, r4, #20
   2b9c8:	str	r5, [r4, #12]
   2b9cc:	str	r5, [r4, #8]
   2b9d0:	str	r5, [r4, #4]
   2b9d4:	ldr	r6, [r4, #40]	; 0x28
   2b9d8:	bl	14040 <__assert_fail@plt+0x31d0>
   2b9dc:	add	r0, r4, #32
   2b9e0:	strb	r5, [r4, #16]
   2b9e4:	strb	r5, [r4, #17]
   2b9e8:	strb	r5, [r4, #18]
   2b9ec:	strb	r5, [r4, #19]
   2b9f0:	strb	r5, [r4, #20]
   2b9f4:	strb	r5, [r4, #21]
   2b9f8:	strb	r5, [r4, #22]
   2b9fc:	strb	r5, [r4, #23]
   2ba00:	strb	r5, [r4, #24]
   2ba04:	strb	r5, [r4, #25]
   2ba08:	strb	r5, [r4, #26]
   2ba0c:	strb	r5, [r4, #27]
   2ba10:	bl	14040 <__assert_fail@plt+0x31d0>
   2ba14:	strb	r5, [r4, #16]
   2ba18:	strb	r5, [r4, #17]
   2ba1c:	mov	r0, r4
   2ba20:	strb	r5, [r4, #18]
   2ba24:	strb	r5, [r4, #19]
   2ba28:	strb	r5, [r4, #20]
   2ba2c:	strb	r5, [r4, #21]
   2ba30:	strb	r5, [r4, #22]
   2ba34:	strb	r5, [r4, #23]
   2ba38:	strb	r5, [r4, #24]
   2ba3c:	strb	r5, [r4, #25]
   2ba40:	strb	r5, [r4, #26]
   2ba44:	strb	r5, [r4, #27]
   2ba48:	strb	r5, [r4, #28]
   2ba4c:	strb	r5, [r4, #29]
   2ba50:	strb	r5, [r4, #30]
   2ba54:	strb	r5, [r4, #31]
   2ba58:	strb	r5, [r4, #32]
   2ba5c:	strb	r5, [r4, #33]	; 0x21
   2ba60:	strb	r5, [r4, #34]	; 0x22
   2ba64:	strb	r5, [r4, #35]	; 0x23
   2ba68:	strb	r5, [r4, #36]	; 0x24
   2ba6c:	strb	r5, [r4, #37]	; 0x25
   2ba70:	strb	r5, [r4, #38]	; 0x26
   2ba74:	strb	r5, [r4, #39]	; 0x27
   2ba78:	mov	r4, r6
   2ba7c:	bl	10ca8 <free@plt>
   2ba80:	cmp	r6, #0
   2ba84:	bne	2b9c4 <policydb_user_cache@@Base+0xb0a8>
   2ba88:	ldr	r3, [r8]
   2ba8c:	add	r3, r3, r7
   2ba90:	add	r7, r7, #4
   2ba94:	str	r5, [r3]
   2ba98:	cmp	r7, #512	; 0x200
   2ba9c:	mov	r4, #0
   2baa0:	ldrne	r3, [r8]
   2baa4:	bne	2b9b4 <policydb_user_cache@@Base+0xb098>
   2baa8:	ldr	r0, [r8]
   2baac:	bl	10ca8 <free@plt>
   2bab0:	mov	r3, #1
   2bab4:	str	r4, [r8]
   2bab8:	str	r4, [r8, #4]
   2babc:	str	r3, [r8, #8]
   2bac0:	pop	{r4, r5, r6, r7, r8, pc}
   2bac4:	push	{r4}		; (str r4, [sp, #-4]!)
   2bac8:	mov	r3, #0
   2bacc:	ldr	r4, [r1]
   2bad0:	ldr	ip, [r1, #4]
   2bad4:	ldr	r2, [r1, #8]
   2bad8:	strb	r3, [r0, #12]
   2badc:	stm	r0, {r4, ip}
   2bae0:	str	r2, [r0, #8]
   2bae4:	pop	{r4}		; (ldr r4, [sp], #4)
   2bae8:	bx	lr
   2baec:	mov	r3, #1
   2baf0:	strb	r3, [r0, #12]
   2baf4:	bx	lr
   2baf8:	mov	r0, r1
   2bafc:	mov	r1, r2
   2bb00:	b	10c90 <strcmp@plt>
   2bb04:	push	{r4, r5, r6, lr}
   2bb08:	mov	r6, r0
   2bb0c:	mov	r0, r1
   2bb10:	mov	r4, r1
   2bb14:	bl	10d98 <strlen@plt>
   2bb18:	mov	r5, r4
   2bb1c:	cmp	r0, #0
   2bb20:	beq	2bb4c <policydb_user_cache@@Base+0xb230>
   2bb24:	mov	r3, #0
   2bb28:	ldrb	r1, [r4], #1
   2bb2c:	rsb	r2, r5, r4
   2bb30:	eor	r3, r1, r3, ror #28
   2bb34:	cmp	r0, r2
   2bb38:	bhi	2bb28 <policydb_user_cache@@Base+0xb20c>
   2bb3c:	ldr	r0, [r6, #4]
   2bb40:	sub	r0, r0, #1
   2bb44:	and	r0, r3, r0
   2bb48:	pop	{r4, r5, r6, pc}
   2bb4c:	mov	r3, r0
   2bb50:	b	2bb3c <policydb_user_cache@@Base+0xb220>
   2bb54:	push	{r4, lr}
   2bb58:	mov	r2, r1
   2bb5c:	mov	r4, r0
   2bb60:	ldr	r1, [pc, #36]	; 2bb8c <policydb_user_cache@@Base+0xb270>
   2bb64:	ldr	r0, [pc, #36]	; 2bb90 <policydb_user_cache@@Base+0xb274>
   2bb68:	add	r1, pc, r1
   2bb6c:	add	r0, pc, r0
   2bb70:	bl	14738 <__assert_fail@plt+0x38c8>
   2bb74:	cmp	r0, #0
   2bb78:	str	r0, [r4]
   2bb7c:	movne	r0, #0
   2bb80:	strne	r0, [r4, #4]
   2bb84:	mvneq	r0, #0
   2bb88:	pop	{r4, pc}
   2bb8c:			; <UNDEFINED> instruction: 0xffffff88
   2bb90:			; <UNDEFINED> instruction: 0xffffff90
   2bb94:	cmp	r0, #0
   2bb98:	bxeq	lr
   2bb9c:	ldr	r0, [r0]
   2bba0:	cmp	r0, #0
   2bba4:	bxeq	lr
   2bba8:	b	14b10 <__assert_fail@plt+0x3ca0>
   2bbac:	ldr	r3, [r1]
   2bbb0:	ldr	r1, [r2]
   2bbb4:	cmp	r1, r3
   2bbb8:	streq	r0, [r2, #4]
   2bbbc:	moveq	r0, #1
   2bbc0:	movne	r0, #0
   2bbc4:	bx	lr
   2bbc8:	cmp	r2, #0
   2bbcc:	cmpne	r1, #0
   2bbd0:	push	{r4, r5, r6, lr}
   2bbd4:	mov	r4, r1
   2bbd8:	mov	r5, r2
   2bbdc:	mov	r6, r0
   2bbe0:	beq	2bc44 <policydb_user_cache@@Base+0xb328>
   2bbe4:	ldr	r0, [r2]
   2bbe8:	cmp	r0, #0
   2bbec:	beq	2bc2c <policydb_user_cache@@Base+0xb310>
   2bbf0:	ldr	r1, [r1]
   2bbf4:	add	r1, r1, #1
   2bbf8:	lsl	r1, r1, #2
   2bbfc:	bl	10cf0 <realloc@plt>
   2bc00:	mov	r3, r0
   2bc04:	str	r0, [r5]
   2bc08:	cmp	r3, #0
   2bc0c:	beq	2bc44 <policydb_user_cache@@Base+0xb328>
   2bc10:	ldr	r1, [r4]
   2bc14:	mov	r0, #0
   2bc18:	str	r6, [r3, r1, lsl #2]
   2bc1c:	ldr	r3, [r4]
   2bc20:	add	r3, r3, #1
   2bc24:	str	r3, [r4]
   2bc28:	pop	{r4, r5, r6, pc}
   2bc2c:	str	r0, [r1]
   2bc30:	mov	r0, #4
   2bc34:	bl	10d44 <malloc@plt>
   2bc38:	mov	r3, r0
   2bc3c:	str	r0, [r5]
   2bc40:	b	2bc08 <policydb_user_cache@@Base+0xb2ec>
   2bc44:	mvn	r0, #0
   2bc48:	pop	{r4, r5, r6, pc}
   2bc4c:	ldr	r3, [pc, #352]	; 2bdb4 <policydb_user_cache@@Base+0xb498>
   2bc50:	sub	r1, r1, #-1073741823	; 0xc0000001
   2bc54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bc58:	mov	r5, r2
   2bc5c:	ldr	r2, [pc, #340]	; 2bdb8 <policydb_user_cache@@Base+0xb49c>
   2bc60:	add	r3, pc, r3
   2bc64:	ldr	r0, [r0, #120]	; 0x78
   2bc68:	sub	sp, sp, #44	; 0x2c
   2bc6c:	ldr	r2, [r3, r2]
   2bc70:	ldr	r7, [r0, r1, lsl #2]
   2bc74:	str	r2, [sp, #20]
   2bc78:	ldr	r1, [sp, #20]
   2bc7c:	ldr	r2, [r7, #16]
   2bc80:	ldr	r3, [r1]
   2bc84:	cmp	r2, #0
   2bc88:	str	r3, [sp, #36]	; 0x24
   2bc8c:	beq	2bd5c <policydb_user_cache@@Base+0xb440>
   2bc90:	ldr	sl, [pc, #292]	; 2bdbc <policydb_user_cache@@Base+0xb4a0>
   2bc94:	mov	r4, #1
   2bc98:	ldr	r3, [pc, #288]	; 2bdc0 <policydb_user_cache@@Base+0xb4a4>
   2bc9c:	mov	r9, #0
   2bca0:	ldr	r1, [pc, #284]	; 2bdc4 <policydb_user_cache@@Base+0xb4a8>
   2bca4:	add	sl, pc, sl
   2bca8:	add	r3, pc, r3
   2bcac:	add	fp, sp, #28
   2bcb0:	add	r1, pc, r1
   2bcb4:	str	r3, [sp, #12]
   2bcb8:	str	r1, [sp, #16]
   2bcbc:	mov	r6, r4
   2bcc0:	mov	r8, r9
   2bcc4:	b	2bcd4 <policydb_user_cache@@Base+0xb3b8>
   2bcc8:	cmp	r2, r4
   2bccc:	add	r4, r4, #1
   2bcd0:	bls	2bd5c <policydb_user_cache@@Base+0xb440>
   2bcd4:	sub	r3, r4, #1
   2bcd8:	ands	r3, r5, r6, lsl r3
   2bcdc:	beq	2bcc8 <policydb_user_cache@@Base+0xb3ac>
   2bce0:	ldr	r0, [r7, #12]
   2bce4:	mov	r2, fp
   2bce8:	ldr	r1, [sp, #12]
   2bcec:	str	r4, [sp, #28]
   2bcf0:	bl	14b94 <__assert_fail@plt+0x3d24>
   2bcf4:	cmp	r0, #0
   2bcf8:	beq	2bd80 <policydb_user_cache@@Base+0xb464>
   2bcfc:	ldr	r8, [sp, #32]
   2bd00:	cmp	r8, #0
   2bd04:	ldreq	r2, [r7, #16]
   2bd08:	beq	2bcc8 <policydb_user_cache@@Base+0xb3ac>
   2bd0c:	ldr	r3, [sp, #16]
   2bd10:	rsb	ip, r9, #1024	; 0x400
   2bd14:	mov	r0, sl
   2bd18:	mov	r2, #1
   2bd1c:	mov	r1, ip
   2bd20:	str	ip, [sp, #8]
   2bd24:	stm	sp, {r3, r8}
   2bd28:	mvn	r3, #0
   2bd2c:	bl	10e64 <__snprintf_chk@plt>
   2bd30:	ldr	ip, [sp, #8]
   2bd34:	cmp	r0, #0
   2bd38:	blt	2bda8 <policydb_user_cache@@Base+0xb48c>
   2bd3c:	cmp	ip, r0
   2bd40:	bls	2bda8 <policydb_user_cache@@Base+0xb48c>
   2bd44:	ldr	r2, [r7, #16]
   2bd48:	add	sl, sl, r0
   2bd4c:	add	r9, r9, r0
   2bd50:	cmp	r2, r4
   2bd54:	add	r4, r4, #1
   2bd58:	bhi	2bcd4 <policydb_user_cache@@Base+0xb3b8>
   2bd5c:	ldr	r0, [pc, #100]	; 2bdc8 <policydb_user_cache@@Base+0xb4ac>
   2bd60:	add	r0, pc, r0
   2bd64:	ldr	r1, [sp, #20]
   2bd68:	ldr	r2, [sp, #36]	; 0x24
   2bd6c:	ldr	r3, [r1]
   2bd70:	cmp	r2, r3
   2bd74:	bne	2bdb0 <policydb_user_cache@@Base+0xb494>
   2bd78:	add	sp, sp, #44	; 0x2c
   2bd7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bd80:	ldr	r3, [r7, #8]
   2bd84:	cmp	r3, #0
   2bd88:	beq	2bd00 <policydb_user_cache@@Base+0xb3e4>
   2bd8c:	ldr	r0, [r3, #4]
   2bd90:	mov	r2, fp
   2bd94:	ldr	r1, [sp, #12]
   2bd98:	bl	14b94 <__assert_fail@plt+0x3d24>
   2bd9c:	cmp	r0, #0
   2bda0:	beq	2bd00 <policydb_user_cache@@Base+0xb3e4>
   2bda4:	b	2bcfc <policydb_user_cache@@Base+0xb3e0>
   2bda8:	mov	r0, #0
   2bdac:	b	2bd64 <policydb_user_cache@@Base+0xb448>
   2bdb0:	bl	10cd8 <__stack_chk_fail@plt>
   2bdb4:	muleq	r2, r8, r3
   2bdb8:	strheq	r0, [r0], -ip
   2bdbc:	andeq	sp, r2, r8, ror #22
   2bdc0:			; <UNDEFINED> instruction: 0xfffffefc
   2bdc4:	andeq	fp, r1, r0, asr #5
   2bdc8:	andeq	sp, r2, ip, lsr #21
   2bdcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bdd0:	mov	r3, #0
   2bdd4:	ldr	sl, [pc, #572]	; 2c018 <policydb_user_cache@@Base+0xb6fc>
   2bdd8:	sub	sp, sp, #28
   2bddc:	mov	r5, r0
   2bde0:	add	sl, pc, sl
   2bde4:	strb	r3, [sl, #1024]	; 0x400
   2bde8:	ldrb	r2, [r0]
   2bdec:	sub	r2, r2, #1
   2bdf0:	cmp	r2, #1
   2bdf4:	bhi	2bfa4 <policydb_user_cache@@Base+0xb688>
   2bdf8:	ldr	r2, [pc, #540]	; 2c01c <policydb_user_cache@@Base+0xb700>
   2bdfc:	add	sl, sl, #1024	; 0x400
   2be00:	ldr	r8, [pc, #536]	; 2c020 <policydb_user_cache@@Base+0xb704>
   2be04:	mov	r6, #8
   2be08:	add	r2, pc, r2
   2be0c:	ldr	r9, [pc, #528]	; 2c024 <policydb_user_cache@@Base+0xb708>
   2be10:	add	r8, pc, r8
   2be14:	str	r8, [sp, #16]
   2be18:	ldm	r2, {r0, r1, r2}
   2be1c:	mov	fp, sl
   2be20:	ldr	r8, [pc, #512]	; 2c028 <policydb_user_cache@@Base+0xb70c>
   2be24:	add	sl, sl, r6
   2be28:	mov	r4, #1
   2be2c:	add	r9, pc, r9
   2be30:	add	r8, pc, r8
   2be34:	str	r8, [sp, #20]
   2be38:	ldr	r8, [pc, #492]	; 2c02c <policydb_user_cache@@Base+0xb710>
   2be3c:	mov	ip, r3
   2be40:	stmia	fp!, {r0, r1}
   2be44:	mov	r0, r6
   2be48:	strb	r2, [fp]
   2be4c:	add	r8, pc, r8
   2be50:	ldr	r1, [r5, #4]
   2be54:	ldr	fp, [sp, #20]
   2be58:	b	2bf04 <policydb_user_cache@@Base+0xb5e8>
   2be5c:	cmp	r4, #256	; 0x100
   2be60:	beq	2be80 <policydb_user_cache@@Base+0xb564>
   2be64:	lsr	r1, r4, #5
   2be68:	and	r3, r4, #31
   2be6c:	add	r1, r5, r1, lsl #2
   2be70:	ldr	r1, [r1, #4]
   2be74:	lsr	r3, r1, r3
   2be78:	tst	r3, #1
   2be7c:	bne	2bf48 <policydb_user_cache@@Base+0xb62c>
   2be80:	ldrb	r3, [r5]
   2be84:	tst	r3, #1
   2be88:	beq	2bf50 <policydb_user_cache@@Base+0xb634>
   2be8c:	ldrb	r3, [r5, #1]
   2be90:	cmp	ip, #0
   2be94:	lsl	r3, r3, #8
   2be98:	orr	r2, r3, r2
   2be9c:	uxth	r2, r2
   2bea0:	beq	2bf80 <policydb_user_cache@@Base+0xb664>
   2bea4:	orr	r3, r3, r7
   2bea8:	mov	r0, sl
   2beac:	str	r8, [sp]
   2beb0:	str	r2, [sp, #8]
   2beb4:	uxth	r3, r3
   2beb8:	rsb	r1, r6, #2048	; 0x800
   2bebc:	str	r3, [sp, #4]
   2bec0:	mov	r2, #1
   2bec4:	mvn	r3, #0
   2bec8:	bl	10e64 <__snprintf_chk@plt>
   2becc:	cmp	r0, #0
   2bed0:	blt	2bfa4 <policydb_user_cache@@Base+0xb688>
   2bed4:	rsb	r3, r6, #2048	; 0x800
   2bed8:	cmp	r0, r3
   2bedc:	bcs	2bfa4 <policydb_user_cache@@Base+0xb688>
   2bee0:	add	sl, sl, r0
   2bee4:	add	r6, r6, r0
   2bee8:	mov	ip, #0
   2beec:	cmp	r4, #256	; 0x100
   2bef0:	beq	2bfdc <policydb_user_cache@@Base+0xb6c0>
   2bef4:	lsr	r3, r4, #5
   2bef8:	add	r3, r5, r3, lsl #2
   2befc:	ldr	r1, [r3, #4]
   2bf00:	add	r4, r4, #1
   2bf04:	sub	r2, r4, #1
   2bf08:	and	r3, r2, #31
   2bf0c:	lsr	r1, r1, r3
   2bf10:	tst	r1, #1
   2bf14:	beq	2beec <policydb_user_cache@@Base+0xb5d0>
   2bf18:	cmp	ip, #0
   2bf1c:	bne	2be5c <policydb_user_cache@@Base+0xb540>
   2bf20:	cmp	r4, #256	; 0x100
   2bf24:	beq	2be80 <policydb_user_cache@@Base+0xb564>
   2bf28:	lsr	r1, r4, #5
   2bf2c:	and	r3, r4, #31
   2bf30:	add	r1, r5, r1, lsl #2
   2bf34:	ldr	r1, [r1, #4]
   2bf38:	lsr	r3, r1, r3
   2bf3c:	tst	r3, #1
   2bf40:	uxthne	r7, r2
   2bf44:	beq	2be80 <policydb_user_cache@@Base+0xb564>
   2bf48:	mov	ip, #1
   2bf4c:	b	2bf00 <policydb_user_cache@@Base+0xb5e4>
   2bf50:	tst	r3, #2
   2bf54:	beq	2becc <policydb_user_cache@@Base+0xb5b0>
   2bf58:	lsl	r2, r2, #8
   2bf5c:	cmp	ip, #0
   2bf60:	uxth	r2, r2
   2bf64:	beq	2bfb0 <policydb_user_cache@@Base+0xb694>
   2bf68:	orr	r2, r2, #255	; 0xff
   2bf6c:	lsl	r3, r7, #8
   2bf70:	str	fp, [sp]
   2bf74:	mov	r0, sl
   2bf78:	str	r2, [sp, #8]
   2bf7c:	b	2beb4 <policydb_user_cache@@Base+0xb598>
   2bf80:	str	r2, [sp, #4]
   2bf84:	mov	r0, sl
   2bf88:	str	r9, [sp]
   2bf8c:	rsb	r1, r6, #2048	; 0x800
   2bf90:	mov	r2, #1
   2bf94:	mvn	r3, #0
   2bf98:	bl	10e64 <__snprintf_chk@plt>
   2bf9c:	cmp	r0, #0
   2bfa0:	bge	2bed4 <policydb_user_cache@@Base+0xb5b8>
   2bfa4:	mov	r0, #0
   2bfa8:	add	sp, sp, #28
   2bfac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bfb0:	ldr	r3, [sp, #16]
   2bfb4:	mov	r0, sl
   2bfb8:	str	r2, [sp, #4]
   2bfbc:	rsb	r1, r6, #2048	; 0x800
   2bfc0:	str	r3, [sp]
   2bfc4:	orr	r3, r2, #255	; 0xff
   2bfc8:	mov	r2, #1
   2bfcc:	str	r3, [sp, #8]
   2bfd0:	mvn	r3, #0
   2bfd4:	bl	10e64 <__snprintf_chk@plt>
   2bfd8:	b	2becc <policydb_user_cache@@Base+0xb5b0>
   2bfdc:	rsb	r6, r6, #2048	; 0x800
   2bfe0:	ldr	r2, [pc, #72]	; 2c030 <policydb_user_cache@@Base+0xb714>
   2bfe4:	mov	r0, sl
   2bfe8:	add	r2, pc, r2
   2bfec:	mov	r1, r6
   2bff0:	bl	10dc8 <snprintf@plt>
   2bff4:	cmp	r0, #0
   2bff8:	blt	2bfa4 <policydb_user_cache@@Base+0xb688>
   2bffc:	cmp	r6, r0
   2c000:	bls	2bfa4 <policydb_user_cache@@Base+0xb688>
   2c004:	ldr	r0, [pc, #40]	; 2c034 <policydb_user_cache@@Base+0xb718>
   2c008:	add	r0, pc, r0
   2c00c:	add	r0, r0, #1024	; 0x400
   2c010:	add	sp, sp, #28
   2c014:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c018:	andeq	sp, r2, ip, lsr #20
   2c01c:	andeq	r9, r1, r4, ror #26
   2c020:	andeq	r9, r1, r8, ror #26
   2c024:	andeq	r9, r1, ip, asr sp
   2c028:	andeq	r9, r1, r8, asr #26
   2c02c:	andeq	r9, r1, ip, lsr #26
   2c030:	andeq	fp, r1, r4, lsr r3
   2c034:	andeq	sp, r2, r4, lsl #16
   2c038:	push	{r2, r3}
   2c03c:	ldr	r3, [pc, #456]	; 2c20c <policydb_user_cache@@Base+0xb8f0>
   2c040:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c044:	mov	r8, r0
   2c048:	ldr	r0, [pc, #448]	; 2c210 <policydb_user_cache@@Base+0xb8f4>
   2c04c:	add	r3, pc, r3
   2c050:	sub	sp, sp, #20
   2c054:	mov	fp, r1
   2c058:	add	r1, sp, #60	; 0x3c
   2c05c:	ldr	r0, [r3, r0]
   2c060:	ldr	r2, [sp, #56]	; 0x38
   2c064:	str	r1, [sp, #8]
   2c068:	ldr	r3, [r0]
   2c06c:	cmp	r2, #0
   2c070:	str	r0, [sp, #4]
   2c074:	str	r3, [sp, #12]
   2c078:	ble	2c1e8 <policydb_user_cache@@Base+0xb8cc>
   2c07c:	ldrb	r5, [r8]
   2c080:	cmp	r5, #0
   2c084:	beq	2c1ac <policydb_user_cache@@Base+0xb890>
   2c088:	ldr	r3, [sp, #56]	; 0x38
   2c08c:	lsl	r7, fp, #1
   2c090:	mov	r5, #0
   2c094:	sub	sl, r3, #1
   2c098:	ldr	r3, [sp, #8]
   2c09c:	cmp	sl, r5
   2c0a0:	add	r1, r3, #4
   2c0a4:	str	r1, [sp, #8]
   2c0a8:	ldr	r6, [r3]
   2c0ac:	beq	2c1f0 <policydb_user_cache@@Base+0xb8d4>
   2c0b0:	mov	r1, #0
   2c0b4:	str	r1, [r6]
   2c0b8:	ldrb	r4, [r8]
   2c0bc:	cmp	r4, r1
   2c0c0:	beq	2c1dc <policydb_user_cache@@Base+0xb8c0>
   2c0c4:	bl	10d80 <__ctype_b_loc@plt>
   2c0c8:	mov	r3, r8
   2c0cc:	ldr	r0, [r0]
   2c0d0:	ldrh	r1, [r0, r7]
   2c0d4:	and	r1, r1, #8192	; 0x2000
   2c0d8:	uxth	r1, r1
   2c0dc:	b	2c108 <policydb_user_cache@@Base+0xb7ec>
   2c0e0:	lsl	r4, r4, #1
   2c0e4:	ldrh	lr, [r0, r4]
   2c0e8:	tst	lr, #8192	; 0x2000
   2c0ec:	bne	2c118 <policydb_user_cache@@Base+0xb7fc>
   2c0f0:	ldrb	r4, [r3, #1]
   2c0f4:	add	lr, r3, #1
   2c0f8:	cmp	r4, #0
   2c0fc:	mov	r9, lr
   2c100:	beq	2c11c <policydb_user_cache@@Base+0xb800>
   2c104:	mov	r3, lr
   2c108:	cmp	r1, #0
   2c10c:	bne	2c0e0 <policydb_user_cache@@Base+0xb7c4>
   2c110:	cmp	fp, r4
   2c114:	bne	2c0f0 <policydb_user_cache@@Base+0xb7d4>
   2c118:	add	r9, r3, #1
   2c11c:	ldrb	r0, [r9]
   2c120:	rsb	r1, r8, r9
   2c124:	cmp	r0, #0
   2c128:	subne	r1, r1, #1
   2c12c:	mov	r0, r8
   2c130:	bl	10d08 <__strndup@plt>
   2c134:	cmp	r0, #0
   2c138:	str	r0, [r6]
   2c13c:	beq	2c1ac <policydb_user_cache@@Base+0xb890>
   2c140:	ldrb	r4, [r9]
   2c144:	cmp	r4, #0
   2c148:	beq	2c1d4 <policydb_user_cache@@Base+0xb8b8>
   2c14c:	bl	10d80 <__ctype_b_loc@plt>
   2c150:	mov	r1, r9
   2c154:	ldr	r0, [r0]
   2c158:	ldrh	r2, [r0, r7]
   2c15c:	tst	r2, #8192	; 0x2000
   2c160:	movne	r8, r9
   2c164:	bne	2c180 <policydb_user_cache@@Base+0xb864>
   2c168:	b	2c1d4 <policydb_user_cache@@Base+0xb8b8>
   2c16c:	ldrb	r4, [r1, #1]
   2c170:	add	r8, r1, #1
   2c174:	cmp	r4, #0
   2c178:	beq	2c190 <policydb_user_cache@@Base+0xb874>
   2c17c:	mov	r1, r8
   2c180:	lsl	r4, r4, #1
   2c184:	ldrh	r3, [r0, r4]
   2c188:	tst	r3, #8192	; 0x2000
   2c18c:	bne	2c16c <policydb_user_cache@@Base+0xb850>
   2c190:	ldr	r2, [sp, #56]	; 0x38
   2c194:	add	r5, r5, #1
   2c198:	cmp	r5, r2
   2c19c:	beq	2c1ac <policydb_user_cache@@Base+0xb890>
   2c1a0:	ldrb	r3, [r8]
   2c1a4:	cmp	r3, #0
   2c1a8:	bne	2c098 <policydb_user_cache@@Base+0xb77c>
   2c1ac:	ldr	r1, [sp, #4]
   2c1b0:	mov	r0, r5
   2c1b4:	ldr	r2, [sp, #12]
   2c1b8:	ldr	r3, [r1]
   2c1bc:	cmp	r2, r3
   2c1c0:	bne	2c208 <policydb_user_cache@@Base+0xb8ec>
   2c1c4:	add	sp, sp, #20
   2c1c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c1cc:	add	sp, sp, #8
   2c1d0:	bx	lr
   2c1d4:	mov	r8, r9
   2c1d8:	b	2c190 <policydb_user_cache@@Base+0xb874>
   2c1dc:	mov	r1, r4
   2c1e0:	mov	r9, r8
   2c1e4:	b	2c12c <policydb_user_cache@@Base+0xb810>
   2c1e8:	mov	r5, #0
   2c1ec:	b	2c1ac <policydb_user_cache@@Base+0xb890>
   2c1f0:	mov	r0, r8
   2c1f4:	bl	10dd4 <__strdup@plt>
   2c1f8:	cmp	r0, #0
   2c1fc:	str	r0, [r6]
   2c200:	bne	2c190 <policydb_user_cache@@Base+0xb874>
   2c204:	b	2c1ac <policydb_user_cache@@Base+0xb890>
   2c208:	bl	10cd8 <__stack_chk_fail@plt>
   2c20c:	andeq	ip, r2, ip, lsr #31
   2c210:	strheq	r0, [r0], -ip
   2c214:	push	{r4, r5, r6, r7, r8, r9, sl}
   2c218:	mov	r4, #1
   2c21c:	ldr	r6, [r0]
   2c220:	mov	r5, #0
   2c224:	ldr	r9, [r0, #4]
   2c228:	cmp	r6, #0
   2c22c:	ldrne	ip, [r6]
   2c230:	moveq	ip, r6
   2c234:	cmp	ip, r9
   2c238:	bcs	2c2a4 <policydb_user_cache@@Base+0xb988>
   2c23c:	ldr	r7, [r6]
   2c240:	ldr	r8, [r6, #8]
   2c244:	ldr	r0, [r6, #12]
   2c248:	rsb	r1, r7, ip
   2c24c:	rsb	sl, r1, #32
   2c250:	add	r7, r7, #63	; 0x3f
   2c254:	lsr	r2, r8, r1
   2c258:	sub	r8, r1, #32
   2c25c:	orr	r2, r2, r0, lsl sl
   2c260:	lsr	r3, r0, r1
   2c264:	orr	r2, r2, r0, lsr r8
   2c268:	and	r1, r3, r5
   2c26c:	and	r0, r2, r4
   2c270:	orrs	r8, r0, r1
   2c274:	beq	2c280 <policydb_user_cache@@Base+0xb964>
   2c278:	cmp	ip, #1
   2c27c:	bne	2c2b0 <policydb_user_cache@@Base+0xb994>
   2c280:	cmp	ip, r7
   2c284:	add	ip, ip, #1
   2c288:	bne	2c234 <policydb_user_cache@@Base+0xb918>
   2c28c:	ldr	r1, [r6, #16]
   2c290:	cmp	r1, #0
   2c294:	ldrne	ip, [r1]
   2c298:	movne	r6, r1
   2c29c:	cmp	ip, r9
   2c2a0:	bcc	2c23c <policydb_user_cache@@Base+0xb920>
   2c2a4:	mov	r0, #1
   2c2a8:	pop	{r4, r5, r6, r7, r8, r9, sl}
   2c2ac:	bx	lr
   2c2b0:	mov	r0, #0
   2c2b4:	pop	{r4, r5, r6, r7, r8, r9, sl}
   2c2b8:	bx	lr
   2c2bc:	ldr	r3, [r1, #8]
   2c2c0:	mov	r0, #0
   2c2c4:	cmp	r3, #1
   2c2c8:	ldreq	r3, [r2]
   2c2cc:	subeq	r3, r3, #1
   2c2d0:	streq	r3, [r2]
   2c2d4:	bx	lr
   2c2d8:	ldr	r3, [r1, #44]	; 0x2c
   2c2dc:	mov	r0, #0
   2c2e0:	cmp	r3, #1
   2c2e4:	ldreq	r3, [r2]
   2c2e8:	subeq	r3, r3, #1
   2c2ec:	streq	r3, [r2]
   2c2f0:	bx	lr
   2c2f4:	ldr	r3, [pc, #152]	; 2c394 <policydb_user_cache@@Base+0xba78>
   2c2f8:	ldr	ip, [pc, #152]	; 2c398 <policydb_user_cache@@Base+0xba7c>
   2c2fc:	add	r3, pc, r3
   2c300:	push	{r4, r5, r6, r7, r8, lr}
   2c304:	mov	r6, r1
   2c308:	ldr	r5, [r3, ip]
   2c30c:	mov	r1, r3
   2c310:	sub	sp, sp, #136	; 0x88
   2c314:	ldr	r7, [r2]
   2c318:	mov	r8, r0
   2c31c:	ldr	r3, [r5]
   2c320:	str	r3, [sp, #132]	; 0x84
   2c324:	bl	10d98 <strlen@plt>
   2c328:	ldr	lr, [r6]
   2c32c:	mov	r3, r7
   2c330:	ldrb	ip, [r6, #4]
   2c334:	mov	r1, #4
   2c338:	mov	r2, #3
   2c33c:	str	ip, [sp, #12]
   2c340:	mov	r4, r0
   2c344:	add	r0, sp, #4
   2c348:	stmib	sp, {r4, lr}
   2c34c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c350:	cmp	r0, #3
   2c354:	mvnne	r0, #0
   2c358:	bne	2c378 <policydb_user_cache@@Base+0xba5c>
   2c35c:	mov	r0, r8
   2c360:	mov	r3, r7
   2c364:	mov	r1, #1
   2c368:	mov	r2, r4
   2c36c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c370:	subs	r0, r4, r0
   2c374:	mvnne	r0, #0
   2c378:	ldr	r2, [sp, #132]	; 0x84
   2c37c:	ldr	r3, [r5]
   2c380:	cmp	r2, r3
   2c384:	bne	2c390 <policydb_user_cache@@Base+0xba74>
   2c388:	add	sp, sp, #136	; 0x88
   2c38c:	pop	{r4, r5, r6, r7, r8, pc}
   2c390:	bl	10cd8 <__stack_chk_fail@plt>
   2c394:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   2c398:	strheq	r0, [r0], -ip
   2c39c:	ldr	r3, [pc, #232]	; 2c48c <policydb_user_cache@@Base+0xbb70>
   2c3a0:	ldr	ip, [pc, #232]	; 2c490 <policydb_user_cache@@Base+0xbb74>
   2c3a4:	add	r3, pc, r3
   2c3a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2c3ac:	mov	r5, r1
   2c3b0:	ldr	r6, [r3, ip]
   2c3b4:	mov	r1, r3
   2c3b8:	sub	sp, sp, #16
   2c3bc:	ldr	r7, [r2]
   2c3c0:	ldr	sl, [r2, #4]
   2c3c4:	mov	r9, r0
   2c3c8:	ldr	r3, [r6]
   2c3cc:	str	r3, [sp, #12]
   2c3d0:	bl	10d98 <strlen@plt>
   2c3d4:	ldr	lr, [r5]
   2c3d8:	mov	r3, r7
   2c3dc:	ldr	ip, [r5, #4]
   2c3e0:	mov	r1, #4
   2c3e4:	mov	r2, #3
   2c3e8:	str	lr, [sp]
   2c3ec:	str	ip, [sp, #4]
   2c3f0:	mov	r4, r0
   2c3f4:	mov	r0, sp
   2c3f8:	str	r4, [sp, #8]
   2c3fc:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c400:	cmp	r0, #3
   2c404:	bne	2c458 <policydb_user_cache@@Base+0xbb3c>
   2c408:	mov	r0, r9
   2c40c:	mov	r1, #1
   2c410:	mov	r2, r4
   2c414:	mov	r3, r7
   2c418:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c41c:	cmp	r4, r0
   2c420:	bne	2c458 <policydb_user_cache@@Base+0xbb3c>
   2c424:	ldr	r0, [sl]
   2c428:	cmp	r0, #0
   2c42c:	beq	2c440 <policydb_user_cache@@Base+0xbb24>
   2c430:	ldr	r3, [sl, #328]	; 0x148
   2c434:	cmp	r3, #13
   2c438:	movls	r0, #0
   2c43c:	bhi	2c460 <policydb_user_cache@@Base+0xbb44>
   2c440:	ldr	r2, [sp, #12]
   2c444:	ldr	r3, [r6]
   2c448:	cmp	r2, r3
   2c44c:	bne	2c488 <policydb_user_cache@@Base+0xbb6c>
   2c450:	add	sp, sp, #16
   2c454:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2c458:	mvn	r0, #0
   2c45c:	b	2c440 <policydb_user_cache@@Base+0xbb24>
   2c460:	ldr	ip, [r5, #8]
   2c464:	mov	r0, sp
   2c468:	mov	r3, r7
   2c46c:	mov	r1, #4
   2c470:	mov	r2, #1
   2c474:	str	ip, [sp]
   2c478:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c47c:	subs	r0, r0, #1
   2c480:	mvnne	r0, #0
   2c484:	b	2c440 <policydb_user_cache@@Base+0xbb24>
   2c488:	bl	10cd8 <__stack_chk_fail@plt>
   2c48c:	andeq	ip, r2, r4, asr ip
   2c490:	strheq	r0, [r0], -ip
   2c494:	ldr	r3, [pc, #228]	; 2c580 <policydb_user_cache@@Base+0xbc64>
   2c498:	push	{r4, r5, r6, r7, lr}
   2c49c:	mov	r4, r0
   2c4a0:	ldr	r0, [pc, #220]	; 2c584 <policydb_user_cache@@Base+0xbc68>
   2c4a4:	add	r3, pc, r3
   2c4a8:	ldr	r2, [r4, #4]
   2c4ac:	sub	sp, sp, #20
   2c4b0:	mov	r5, r1
   2c4b4:	ldr	r7, [r3, r0]
   2c4b8:	cmp	r2, #0
   2c4bc:	ldr	r3, [r7]
   2c4c0:	str	r3, [sp, #12]
   2c4c4:	beq	2c574 <policydb_user_cache@@Base+0xbc58>
   2c4c8:	mov	ip, #0
   2c4cc:	ldr	r2, [r2, #8]
   2c4d0:	add	ip, ip, #1
   2c4d4:	cmp	r2, #0
   2c4d8:	bne	2c4cc <policydb_user_cache@@Base+0xbbb0>
   2c4dc:	ldr	lr, [r4]
   2c4e0:	add	r6, sp, #4
   2c4e4:	mov	r1, #4
   2c4e8:	mov	r2, #2
   2c4ec:	mov	r0, r6
   2c4f0:	mov	r3, r5
   2c4f4:	str	ip, [sp, #8]
   2c4f8:	str	lr, [sp, #4]
   2c4fc:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c500:	cmp	r0, #2
   2c504:	bne	2c550 <policydb_user_cache@@Base+0xbc34>
   2c508:	ldr	r4, [r4, #4]
   2c50c:	cmp	r4, #0
   2c510:	bne	2c524 <policydb_user_cache@@Base+0xbc08>
   2c514:	b	2c56c <policydb_user_cache@@Base+0xbc50>
   2c518:	ldr	r4, [r4, #8]
   2c51c:	cmp	r4, #0
   2c520:	beq	2c56c <policydb_user_cache@@Base+0xbc50>
   2c524:	ldr	lr, [r4]
   2c528:	mov	r0, r6
   2c52c:	ldr	ip, [r4, #4]
   2c530:	mov	r1, #4
   2c534:	mov	r2, #2
   2c538:	mov	r3, r5
   2c53c:	str	lr, [sp, #4]
   2c540:	str	ip, [sp, #8]
   2c544:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c548:	cmp	r0, #2
   2c54c:	beq	2c518 <policydb_user_cache@@Base+0xbbfc>
   2c550:	mvn	r0, #0
   2c554:	ldr	r2, [sp, #12]
   2c558:	ldr	r3, [r7]
   2c55c:	cmp	r2, r3
   2c560:	bne	2c57c <policydb_user_cache@@Base+0xbc60>
   2c564:	add	sp, sp, #20
   2c568:	pop	{r4, r5, r6, r7, pc}
   2c56c:	mov	r0, #0
   2c570:	b	2c554 <policydb_user_cache@@Base+0xbc38>
   2c574:	mov	ip, r2
   2c578:	b	2c4dc <policydb_user_cache@@Base+0xbbc0>
   2c57c:	bl	10cd8 <__stack_chk_fail@plt>
   2c580:	andeq	ip, r2, r4, asr fp
   2c584:	strheq	r0, [r0], -ip
   2c588:	ldr	ip, [pc, #140]	; 2c61c <policydb_user_cache@@Base+0xbd00>
   2c58c:	ldr	r3, [pc, #140]	; 2c620 <policydb_user_cache@@Base+0xbd04>
   2c590:	add	ip, pc, ip
   2c594:	push	{r4, r5, r6, r7, r8, lr}
   2c598:	sub	sp, sp, #136	; 0x88
   2c59c:	ldr	r5, [ip, r3]
   2c5a0:	mov	r7, r1
   2c5a4:	ldr	r6, [r2]
   2c5a8:	mov	r8, r0
   2c5ac:	ldr	r3, [r5]
   2c5b0:	str	r3, [sp, #132]	; 0x84
   2c5b4:	bl	10d98 <strlen@plt>
   2c5b8:	ldr	ip, [r7]
   2c5bc:	mov	r3, r6
   2c5c0:	mov	r1, #4
   2c5c4:	mov	r2, #2
   2c5c8:	mov	r4, r0
   2c5cc:	add	r0, sp, #4
   2c5d0:	stmib	sp, {r4, ip}
   2c5d4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c5d8:	cmp	r0, #2
   2c5dc:	mvnne	r0, #0
   2c5e0:	bne	2c600 <policydb_user_cache@@Base+0xbce4>
   2c5e4:	mov	r0, r8
   2c5e8:	mov	r3, r6
   2c5ec:	mov	r1, #1
   2c5f0:	mov	r2, r4
   2c5f4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c5f8:	subs	r0, r4, r0
   2c5fc:	mvnne	r0, #0
   2c600:	ldr	r2, [sp, #132]	; 0x84
   2c604:	ldr	r3, [r5]
   2c608:	cmp	r2, r3
   2c60c:	bne	2c618 <policydb_user_cache@@Base+0xbcfc>
   2c610:	add	sp, sp, #136	; 0x88
   2c614:	pop	{r4, r5, r6, r7, r8, pc}
   2c618:	bl	10cd8 <__stack_chk_fail@plt>
   2c61c:	andeq	ip, r2, r8, ror #20
   2c620:	strheq	r0, [r0], -ip
   2c624:	ldr	r3, [pc, #268]	; 2c738 <policydb_user_cache@@Base+0xbe1c>
   2c628:	mov	ip, #64	; 0x40
   2c62c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2c630:	mov	r4, r0
   2c634:	ldr	r0, [pc, #256]	; 2c73c <policydb_user_cache@@Base+0xbe20>
   2c638:	add	r3, pc, r3
   2c63c:	ldr	r2, [r4]
   2c640:	mov	r7, r1
   2c644:	ldr	r1, [r4, #4]
   2c648:	sub	sp, sp, #152	; 0x98
   2c64c:	ldr	r8, [r3, r0]
   2c650:	cmp	r2, #0
   2c654:	str	ip, [sp, #20]
   2c658:	str	r1, [sp, #24]
   2c65c:	ldr	r3, [r8]
   2c660:	str	r3, [sp, #148]	; 0x94
   2c664:	beq	2c72c <policydb_user_cache@@Base+0xbe10>
   2c668:	mov	ip, #0
   2c66c:	ldr	r2, [r2, #16]
   2c670:	add	ip, ip, #1
   2c674:	cmp	r2, #0
   2c678:	bne	2c66c <policydb_user_cache@@Base+0xbd50>
   2c67c:	add	r0, sp, #20
   2c680:	mov	r1, #4
   2c684:	mov	r2, #3
   2c688:	mov	r3, r7
   2c68c:	str	ip, [sp, #28]
   2c690:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c694:	cmp	r0, #3
   2c698:	bne	2c708 <policydb_user_cache@@Base+0xbdec>
   2c69c:	ldr	r6, [r4]
   2c6a0:	cmp	r6, #0
   2c6a4:	addne	r9, sp, #4
   2c6a8:	addne	sl, sp, #8
   2c6ac:	bne	2c6e4 <policydb_user_cache@@Base+0xbdc8>
   2c6b0:	b	2c724 <policydb_user_cache@@Base+0xbe08>
   2c6b4:	ldrd	r4, [r6, #8]
   2c6b8:	mov	r2, r0
   2c6bc:	mov	r1, #8
   2c6c0:	mov	r0, sl
   2c6c4:	mov	r3, r7
   2c6c8:	strd	r4, [sp, #8]
   2c6cc:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c6d0:	cmp	r0, #1
   2c6d4:	bne	2c708 <policydb_user_cache@@Base+0xbdec>
   2c6d8:	ldr	r6, [r6, #16]
   2c6dc:	cmp	r6, #0
   2c6e0:	beq	2c724 <policydb_user_cache@@Base+0xbe08>
   2c6e4:	ldr	ip, [r6]
   2c6e8:	mov	r0, r9
   2c6ec:	mov	r1, #4
   2c6f0:	mov	r2, #1
   2c6f4:	mov	r3, r7
   2c6f8:	str	ip, [sp, #4]
   2c6fc:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c700:	cmp	r0, #1
   2c704:	beq	2c6b4 <policydb_user_cache@@Base+0xbd98>
   2c708:	mvn	r0, #0
   2c70c:	ldr	r2, [sp, #148]	; 0x94
   2c710:	ldr	r3, [r8]
   2c714:	cmp	r2, r3
   2c718:	bne	2c734 <policydb_user_cache@@Base+0xbe18>
   2c71c:	add	sp, sp, #152	; 0x98
   2c720:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2c724:	mov	r0, #0
   2c728:	b	2c70c <policydb_user_cache@@Base+0xbdf0>
   2c72c:	mov	ip, r2
   2c730:	b	2c67c <policydb_user_cache@@Base+0xbd60>
   2c734:	bl	10cd8 <__stack_chk_fail@plt>
   2c738:	andeq	ip, r2, r0, asr #19
   2c73c:	strheq	r0, [r0], -ip
   2c740:	push	{r4, r5, r6, lr}
   2c744:	sub	sp, sp, #8
   2c748:	ldr	lr, [pc, #116]	; 2c7c4 <policydb_user_cache@@Base+0xbea8>
   2c74c:	mov	r6, r0
   2c750:	ldr	r2, [pc, #112]	; 2c7c8 <policydb_user_cache@@Base+0xbeac>
   2c754:	mov	r3, r1
   2c758:	add	lr, pc, lr
   2c75c:	ldr	ip, [r0]
   2c760:	add	r0, sp, #8
   2c764:	mov	r5, r1
   2c768:	ldr	r4, [lr, r2]
   2c76c:	mov	r1, #4
   2c770:	str	ip, [r0, #-8]!
   2c774:	mov	r2, #1
   2c778:	mov	r0, sp
   2c77c:	ldr	ip, [r4]
   2c780:	str	ip, [sp, #4]
   2c784:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c788:	cmp	r0, #1
   2c78c:	mvnne	r0, #0
   2c790:	bne	2c7a8 <policydb_user_cache@@Base+0xbe8c>
   2c794:	add	r0, r6, #4
   2c798:	mov	r1, r5
   2c79c:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2c7a0:	subs	r0, r0, #0
   2c7a4:	mvnne	r0, #0
   2c7a8:	ldr	r2, [sp, #4]
   2c7ac:	ldr	r3, [r4]
   2c7b0:	cmp	r2, r3
   2c7b4:	bne	2c7c0 <policydb_user_cache@@Base+0xbea4>
   2c7b8:	add	sp, sp, #8
   2c7bc:	pop	{r4, r5, r6, pc}
   2c7c0:	bl	10cd8 <__stack_chk_fail@plt>
   2c7c4:	andeq	ip, r2, r0, lsr #17
   2c7c8:	strheq	r0, [r0], -ip
   2c7cc:	ldr	r3, [pc, #164]	; 2c878 <policydb_user_cache@@Base+0xbf5c>
   2c7d0:	push	{r4, r5, r6, r7, r8, lr}
   2c7d4:	mov	r7, r1
   2c7d8:	ldr	r1, [pc, #156]	; 2c87c <policydb_user_cache@@Base+0xbf60>
   2c7dc:	add	r3, pc, r3
   2c7e0:	sub	sp, sp, #136	; 0x88
   2c7e4:	ldr	r5, [r2]
   2c7e8:	mov	r8, r0
   2c7ec:	ldr	r6, [r3, r1]
   2c7f0:	ldr	r3, [r6]
   2c7f4:	str	r3, [sp, #132]	; 0x84
   2c7f8:	bl	10d98 <strlen@plt>
   2c7fc:	ldrb	ip, [r7, #4]
   2c800:	mov	r3, r5
   2c804:	mov	r1, #4
   2c808:	mov	r2, #2
   2c80c:	mov	r4, r0
   2c810:	add	r0, sp, #4
   2c814:	stmib	sp, {r4, ip}
   2c818:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c81c:	cmp	r0, #2
   2c820:	bne	2c86c <policydb_user_cache@@Base+0xbf50>
   2c824:	mov	r0, r8
   2c828:	mov	r1, #1
   2c82c:	mov	r2, r4
   2c830:	mov	r3, r5
   2c834:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c838:	cmp	r4, r0
   2c83c:	bne	2c86c <policydb_user_cache@@Base+0xbf50>
   2c840:	ldr	r0, [r7]
   2c844:	mov	r1, r5
   2c848:	bl	2c740 <policydb_user_cache@@Base+0xbe24>
   2c84c:	subs	r0, r0, #0
   2c850:	mvnne	r0, #0
   2c854:	ldr	r2, [sp, #132]	; 0x84
   2c858:	ldr	r3, [r6]
   2c85c:	cmp	r2, r3
   2c860:	bne	2c874 <policydb_user_cache@@Base+0xbf58>
   2c864:	add	sp, sp, #136	; 0x88
   2c868:	pop	{r4, r5, r6, r7, r8, pc}
   2c86c:	mvn	r0, #0
   2c870:	b	2c854 <policydb_user_cache@@Base+0xbf38>
   2c874:	bl	10cd8 <__stack_chk_fail@plt>
   2c878:	andeq	ip, r2, ip, lsl r8
   2c87c:	strheq	r0, [r0], -ip
   2c880:	ldr	r2, [pc, #120]	; 2c900 <policydb_user_cache@@Base+0xbfe4>
   2c884:	ldr	ip, [pc, #120]	; 2c904 <policydb_user_cache@@Base+0xbfe8>
   2c888:	add	r2, pc, r2
   2c88c:	push	{r4, r5, r6, lr}
   2c890:	sub	sp, sp, #8
   2c894:	ldr	r4, [r2, ip]
   2c898:	mov	r5, r0
   2c89c:	mov	r6, r1
   2c8a0:	ldr	r2, [r4]
   2c8a4:	str	r2, [sp, #4]
   2c8a8:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2c8ac:	cmp	r0, #0
   2c8b0:	bne	2c8f4 <policydb_user_cache@@Base+0xbfd8>
   2c8b4:	ldr	ip, [r5, #8]
   2c8b8:	add	r0, sp, #8
   2c8bc:	mov	r3, r6
   2c8c0:	mov	r1, #4
   2c8c4:	mov	r2, #1
   2c8c8:	str	ip, [r0, #-8]!
   2c8cc:	mov	r0, sp
   2c8d0:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c8d4:	subs	r0, r0, #1
   2c8d8:	mvnne	r0, #0
   2c8dc:	ldr	r2, [sp, #4]
   2c8e0:	ldr	r3, [r4]
   2c8e4:	cmp	r2, r3
   2c8e8:	bne	2c8fc <policydb_user_cache@@Base+0xbfe0>
   2c8ec:	add	sp, sp, #8
   2c8f0:	pop	{r4, r5, r6, pc}
   2c8f4:	mvn	r0, #0
   2c8f8:	b	2c8dc <policydb_user_cache@@Base+0xbfc0>
   2c8fc:	bl	10cd8 <__stack_chk_fail@plt>
   2c900:	andeq	ip, r2, r0, ror r7
   2c904:	strheq	r0, [r0], -ip
   2c908:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c90c:	sub	sp, sp, #140	; 0x8c
   2c910:	ldr	r8, [pc, #608]	; 2cb78 <policydb_user_cache@@Base+0xc25c>
   2c914:	mov	r4, r1
   2c918:	ldr	r3, [pc, #604]	; 2cb7c <policydb_user_cache@@Base+0xc260>
   2c91c:	mov	sl, r0
   2c920:	add	r8, pc, r8
   2c924:	ldr	r5, [r2, #4]
   2c928:	ldr	r7, [r2]
   2c92c:	ldr	r9, [r8, r3]
   2c930:	ldr	fp, [r5]
   2c934:	ldr	r3, [r9]
   2c938:	cmp	fp, #0
   2c93c:	str	r3, [sp, #132]	; 0x84
   2c940:	bne	2c9ec <policydb_user_cache@@Base+0xc0d0>
   2c944:	ldr	r3, [r5, #328]	; 0x148
   2c948:	cmp	r3, #23
   2c94c:	bhi	2ca2c <policydb_user_cache@@Base+0xc110>
   2c950:	ldr	r3, [r1, #8]
   2c954:	cmp	r3, #1
   2c958:	beq	2cb60 <policydb_user_cache@@Base+0xc244>
   2c95c:	bl	10d98 <strlen@plt>
   2c960:	ldr	r2, [r4]
   2c964:	ldr	r3, [r4, #4]
   2c968:	mov	r8, #3
   2c96c:	str	r2, [sp, #8]
   2c970:	str	r3, [sp, #12]
   2c974:	mov	r6, r0
   2c978:	str	r0, [sp, #4]
   2c97c:	add	r0, sp, #4
   2c980:	mov	r1, #4
   2c984:	mov	r2, r8
   2c988:	mov	r3, r7
   2c98c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c990:	cmp	r8, r0
   2c994:	bne	2cb3c <policydb_user_cache@@Base+0xc220>
   2c998:	ldr	r3, [r5]
   2c99c:	cmp	r3, #0
   2c9a0:	beq	2c9b8 <policydb_user_cache@@Base+0xc09c>
   2c9a4:	add	r0, r4, #12
   2c9a8:	mov	r1, r7
   2c9ac:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2c9b0:	cmp	r0, #0
   2c9b4:	bne	2cb3c <policydb_user_cache@@Base+0xc220>
   2c9b8:	mov	r0, sl
   2c9bc:	mov	r3, r7
   2c9c0:	mov	r1, #1
   2c9c4:	mov	r2, r6
   2c9c8:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2c9cc:	subs	r0, r0, r6
   2c9d0:	mvnne	r0, #0
   2c9d4:	ldr	r2, [sp, #132]	; 0x84
   2c9d8:	ldr	r3, [r9]
   2c9dc:	cmp	r2, r3
   2c9e0:	bne	2cb74 <policydb_user_cache@@Base+0xc258>
   2c9e4:	add	sp, sp, #140	; 0x8c
   2c9e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c9ec:	bl	10d98 <strlen@plt>
   2c9f0:	ldr	r3, [r5, #328]	; 0x148
   2c9f4:	ldr	r2, [r4]
   2c9f8:	cmp	r3, #8
   2c9fc:	str	r2, [sp, #8]
   2ca00:	mov	r6, r0
   2ca04:	str	r0, [sp, #4]
   2ca08:	bhi	2caa4 <policydb_user_cache@@Base+0xc188>
   2ca0c:	ldmib	r4, {r1, r2}
   2ca10:	str	r1, [sp, #12]
   2ca14:	str	r2, [sp, #16]
   2ca18:	bne	2cad4 <policydb_user_cache@@Base+0xc1b8>
   2ca1c:	ldr	r3, [r4, #20]
   2ca20:	mov	r8, #5
   2ca24:	str	r3, [sp, #20]
   2ca28:	b	2c97c <policydb_user_cache@@Base+0xc060>
   2ca2c:	bl	10d98 <strlen@plt>
   2ca30:	ldr	r2, [r4]
   2ca34:	ldr	r3, [r4, #4]
   2ca38:	mov	r8, #4
   2ca3c:	mov	r1, #2
   2ca40:	str	r2, [sp, #8]
   2ca44:	mov	r6, r0
   2ca48:	str	r0, [sp, #4]
   2ca4c:	mov	r0, #3
   2ca50:	adds	r3, r3, #0
   2ca54:	ldr	r2, [r4, #8]
   2ca58:	movne	r3, #1
   2ca5c:	cmp	r2, #1
   2ca60:	orreq	r3, r3, #2
   2ca64:	beq	2ca70 <policydb_user_cache@@Base+0xc154>
   2ca68:	cmp	r2, #2
   2ca6c:	beq	2cb44 <policydb_user_cache@@Base+0xc228>
   2ca70:	ldr	r2, [r4, #20]
   2ca74:	tst	r2, #1
   2ca78:	beq	2ca88 <policydb_user_cache@@Base+0xc16c>
   2ca7c:	cmp	fp, #0
   2ca80:	beq	2ca88 <policydb_user_cache@@Base+0xc16c>
   2ca84:	orr	r3, r3, #8
   2ca88:	add	ip, sp, #136	; 0x88
   2ca8c:	ldr	r2, [r4, #24]
   2ca90:	add	r1, ip, r1, lsl #2
   2ca94:	add	r0, ip, r0, lsl #2
   2ca98:	str	r3, [r1, #-132]	; 0xffffff7c
   2ca9c:	str	r2, [r0, #-132]	; 0xffffff7c
   2caa0:	b	2c97c <policydb_user_cache@@Base+0xc060>
   2caa4:	cmp	r3, #9
   2caa8:	ldrne	r2, [r4, #4]
   2caac:	moveq	r8, #4
   2cab0:	ldreq	r3, [r4, #4]
   2cab4:	moveq	r0, #3
   2cab8:	moveq	r1, #2
   2cabc:	movne	r8, #5
   2cac0:	movne	r0, #4
   2cac4:	movne	r1, #3
   2cac8:	movne	r3, r2
   2cacc:	strne	r2, [sp, #12]
   2cad0:	b	2ca50 <policydb_user_cache@@Base+0xc134>
   2cad4:	ldr	r2, [r4, #20]
   2cad8:	tst	r2, #1
   2cadc:	beq	2cb34 <policydb_user_cache@@Base+0xc218>
   2cae0:	ldr	r2, [r7, #20]
   2cae4:	cmp	r2, #0
   2cae8:	beq	2cb68 <policydb_user_cache@@Base+0xc24c>
   2caec:	ldr	ip, [r2, #12]
   2caf0:	cmp	ip, #0
   2caf4:	beq	2cb34 <policydb_user_cache@@Base+0xc218>
   2caf8:	ldr	r8, [pc, #128]	; 2cb80 <policydb_user_cache@@Base+0xc264>
   2cafc:	mov	lr, #2
   2cb00:	ldr	fp, [pc, #124]	; 2cb84 <policydb_user_cache@@Base+0xc268>
   2cb04:	mov	r1, r2
   2cb08:	add	r8, pc, r8
   2cb0c:	ldr	r0, [r2, #16]
   2cb10:	add	fp, pc, fp
   2cb14:	str	r8, [r2, #8]
   2cb18:	str	fp, [r2, #4]
   2cb1c:	mov	r8, #4
   2cb20:	str	lr, [r2]
   2cb24:	ldr	r2, [pc, #92]	; 2cb88 <policydb_user_cache@@Base+0xc26c>
   2cb28:	add	r2, pc, r2
   2cb2c:	blx	ip
   2cb30:	b	2c97c <policydb_user_cache@@Base+0xc060>
   2cb34:	mov	r8, #4
   2cb38:	b	2c97c <policydb_user_cache@@Base+0xc060>
   2cb3c:	mvn	r0, #0
   2cb40:	b	2c9d4 <policydb_user_cache@@Base+0xc0b8>
   2cb44:	cmp	fp, #0
   2cb48:	beq	2ca88 <policydb_user_cache@@Base+0xc16c>
   2cb4c:	ldr	r2, [r4, #20]
   2cb50:	orr	r3, r3, #4
   2cb54:	tst	r2, #1
   2cb58:	bne	2ca84 <policydb_user_cache@@Base+0xc168>
   2cb5c:	b	2ca88 <policydb_user_cache@@Base+0xc16c>
   2cb60:	mov	r0, fp
   2cb64:	b	2c9d4 <policydb_user_cache@@Base+0xc0b8>
   2cb68:	ldr	r2, [pc, #28]	; 2cb8c <policydb_user_cache@@Base+0xc270>
   2cb6c:	ldr	r2, [r8, r2]
   2cb70:	b	2caec <policydb_user_cache@@Base+0xc1d0>
   2cb74:	bl	10cd8 <__stack_chk_fail@plt>
   2cb78:	ldrdeq	ip, [r2], -r8
   2cb7c:	strheq	r0, [r0], -ip
   2cb80:	andeq	r9, r1, r8, lsl #1
   2cb84:	andeq	r6, r1, ip, asr r6
   2cb88:	andeq	r9, r1, r0, lsl #2
   2cb8c:	andeq	r0, r0, ip, asr #1
   2cb90:	ldr	r2, [pc, #140]	; 2cc24 <policydb_user_cache@@Base+0xc308>
   2cb94:	ldr	r3, [pc, #140]	; 2cc28 <policydb_user_cache@@Base+0xc30c>
   2cb98:	add	r2, pc, r2
   2cb9c:	push	{r4, r5, r6, lr}
   2cba0:	sub	sp, sp, #8
   2cba4:	ldr	r4, [r2, r3]
   2cba8:	mov	r6, r0
   2cbac:	mov	r5, r1
   2cbb0:	ldr	r3, [r4]
   2cbb4:	str	r3, [sp, #4]
   2cbb8:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2cbbc:	cmp	r0, #0
   2cbc0:	bne	2cc18 <policydb_user_cache@@Base+0xc2fc>
   2cbc4:	add	r0, r6, #8
   2cbc8:	mov	r1, r5
   2cbcc:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2cbd0:	cmp	r0, #0
   2cbd4:	bne	2cc18 <policydb_user_cache@@Base+0xc2fc>
   2cbd8:	ldr	ip, [r6, #16]
   2cbdc:	add	r0, sp, #8
   2cbe0:	mov	r3, r5
   2cbe4:	mov	r1, #4
   2cbe8:	mov	r2, #1
   2cbec:	str	ip, [r0, #-8]!
   2cbf0:	mov	r0, sp
   2cbf4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2cbf8:	subs	r0, r0, #1
   2cbfc:	mvnne	r0, #0
   2cc00:	ldr	r2, [sp, #4]
   2cc04:	ldr	r3, [r4]
   2cc08:	cmp	r2, r3
   2cc0c:	bne	2cc20 <policydb_user_cache@@Base+0xc304>
   2cc10:	add	sp, sp, #8
   2cc14:	pop	{r4, r5, r6, pc}
   2cc18:	mvn	r0, #0
   2cc1c:	b	2cc00 <policydb_user_cache@@Base+0xc2e4>
   2cc20:	bl	10cd8 <__stack_chk_fail@plt>
   2cc24:	andeq	ip, r2, r0, ror #8
   2cc28:	strheq	r0, [r0], -ip
   2cc2c:	ldr	r3, [pc, #420]	; 2cdd8 <policydb_user_cache@@Base+0xc4bc>
   2cc30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cc34:	mov	r4, r1
   2cc38:	ldr	r1, [pc, #412]	; 2cddc <policydb_user_cache@@Base+0xc4c0>
   2cc3c:	add	r3, pc, r3
   2cc40:	ldr	ip, [r4, #44]	; 0x2c
   2cc44:	sub	sp, sp, #140	; 0x8c
   2cc48:	mov	r9, r0
   2cc4c:	ldr	r6, [r2]
   2cc50:	ldr	r7, [r3, r1]
   2cc54:	cmp	ip, #1
   2cc58:	ldr	r5, [r2, #4]
   2cc5c:	ldr	r3, [r7]
   2cc60:	str	r3, [sp, #132]	; 0x84
   2cc64:	beq	2cd68 <policydb_user_cache@@Base+0xc44c>
   2cc68:	bl	10d98 <strlen@plt>
   2cc6c:	ldr	sl, [r5]
   2cc70:	ldr	r2, [r4]
   2cc74:	cmp	sl, #0
   2cc78:	ldr	r3, [r5, #328]	; 0x148
   2cc7c:	str	r2, [sp, #8]
   2cc80:	mov	r8, r0
   2cc84:	str	r0, [sp, #4]
   2cc88:	bne	2cd44 <policydb_user_cache@@Base+0xc428>
   2cc8c:	cmp	r3, #23
   2cc90:	bls	2cd4c <policydb_user_cache@@Base+0xc430>
   2cc94:	ldr	r3, [r4, #40]	; 0x28
   2cc98:	mov	sl, #3
   2cc9c:	str	r3, [sp, #12]
   2cca0:	add	fp, sp, #4
   2cca4:	mov	r1, #4
   2cca8:	mov	r2, sl
   2ccac:	mov	r3, r6
   2ccb0:	mov	r0, fp
   2ccb4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2ccb8:	cmp	sl, r0
   2ccbc:	bne	2cd60 <policydb_user_cache@@Base+0xc444>
   2ccc0:	mov	r0, r9
   2ccc4:	mov	r1, #1
   2ccc8:	mov	r2, r8
   2cccc:	mov	r3, r6
   2ccd0:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2ccd4:	cmp	r8, r0
   2ccd8:	bne	2cd60 <policydb_user_cache@@Base+0xc444>
   2ccdc:	add	r0, r4, #4
   2cce0:	mov	r1, r6
   2cce4:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2cce8:	cmp	r0, #0
   2ccec:	bne	2cd60 <policydb_user_cache@@Base+0xc444>
   2ccf0:	ldr	r3, [r5]
   2ccf4:	add	r0, r4, #12
   2ccf8:	mov	r1, r6
   2ccfc:	cmp	r3, #0
   2cd00:	bne	2cd54 <policydb_user_cache@@Base+0xc438>
   2cd04:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2cd08:	cmp	r0, #0
   2cd0c:	bne	2cd60 <policydb_user_cache@@Base+0xc444>
   2cd10:	ldr	r3, [r5]
   2cd14:	cmp	r3, #0
   2cd18:	beq	2cd28 <policydb_user_cache@@Base+0xc40c>
   2cd1c:	ldr	r3, [r5, #328]	; 0x148
   2cd20:	cmp	r3, #12
   2cd24:	bhi	2cd98 <policydb_user_cache@@Base+0xc47c>
   2cd28:	mov	r0, #0
   2cd2c:	ldr	r2, [sp, #132]	; 0x84
   2cd30:	ldr	r3, [r7]
   2cd34:	cmp	r2, r3
   2cd38:	bne	2cdd4 <policydb_user_cache@@Base+0xc4b8>
   2cd3c:	add	sp, sp, #140	; 0x8c
   2cd40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cd44:	cmp	r3, #8
   2cd48:	bhi	2cc94 <policydb_user_cache@@Base+0xc378>
   2cd4c:	mov	sl, #2
   2cd50:	b	2cca0 <policydb_user_cache@@Base+0xc384>
   2cd54:	bl	2cb90 <policydb_user_cache@@Base+0xc274>
   2cd58:	cmp	r0, #0
   2cd5c:	beq	2cd10 <policydb_user_cache@@Base+0xc3f4>
   2cd60:	mvn	r0, #0
   2cd64:	b	2cd2c <policydb_user_cache@@Base+0xc410>
   2cd68:	ldr	r3, [r5]
   2cd6c:	cmp	r3, #0
   2cd70:	beq	2cd28 <policydb_user_cache@@Base+0xc40c>
   2cd74:	ldr	r3, [r5, #328]	; 0x148
   2cd78:	cmp	r3, #12
   2cd7c:	bls	2cd28 <policydb_user_cache@@Base+0xc40c>
   2cd80:	bl	10d98 <strlen@plt>
   2cd84:	ldr	r3, [r4]
   2cd88:	str	r3, [sp, #8]
   2cd8c:	mov	r8, r0
   2cd90:	str	r0, [sp, #4]
   2cd94:	b	2cc94 <policydb_user_cache@@Base+0xc378>
   2cd98:	ldr	ip, [r4, #44]	; 0x2c
   2cd9c:	mov	r0, fp
   2cda0:	mov	r1, #4
   2cda4:	mov	r2, #1
   2cda8:	mov	r3, r6
   2cdac:	str	ip, [sp, #4]
   2cdb0:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2cdb4:	cmp	r0, #1
   2cdb8:	bne	2cd60 <policydb_user_cache@@Base+0xc444>
   2cdbc:	add	r0, r4, #48	; 0x30
   2cdc0:	mov	r1, r6
   2cdc4:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2cdc8:	subs	r0, r0, #0
   2cdcc:	mvnne	r0, #0
   2cdd0:	b	2cd2c <policydb_user_cache@@Base+0xc410>
   2cdd4:	bl	10cd8 <__stack_chk_fail@plt>
   2cdd8:			; <UNDEFINED> instruction: 0x0002c3bc
   2cddc:	strheq	r0, [r0], -ip
   2cde0:	ldr	r3, [pc, #296]	; 2cf10 <policydb_user_cache@@Base+0xc5f4>
   2cde4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cde8:	mov	r5, r1
   2cdec:	ldr	r1, [pc, #288]	; 2cf14 <policydb_user_cache@@Base+0xc5f8>
   2cdf0:	add	r3, pc, r3
   2cdf4:	sub	sp, sp, #140	; 0x8c
   2cdf8:	mov	fp, r0
   2cdfc:	ldr	r7, [r2]
   2ce00:	ldr	r8, [r3, r1]
   2ce04:	ldr	r3, [r8]
   2ce08:	str	r3, [sp, #132]	; 0x84
   2ce0c:	bl	10d98 <strlen@plt>
   2ce10:	ldr	r6, [r5, #8]
   2ce14:	add	r6, r6, #2
   2ce18:	cmp	r6, #31
   2ce1c:	mov	r4, r0
   2ce20:	bls	2ce3c <policydb_user_cache@@Base+0xc520>
   2ce24:	lsl	r0, r6, #2
   2ce28:	bl	10d44 <malloc@plt>
   2ce2c:	subs	r9, r0, #0
   2ce30:	beq	2cf04 <policydb_user_cache@@Base+0xc5e8>
   2ce34:	mov	sl, r9
   2ce38:	b	2ce44 <policydb_user_cache@@Base+0xc528>
   2ce3c:	add	sl, sp, #4
   2ce40:	mov	r9, #0
   2ce44:	mov	r1, #4
   2ce48:	str	r4, [sl]
   2ce4c:	mov	r0, sl
   2ce50:	mov	r2, #1
   2ce54:	mov	r3, r7
   2ce58:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2ce5c:	cmp	r0, #1
   2ce60:	mov	r1, r0
   2ce64:	bne	2cf04 <policydb_user_cache@@Base+0xc5e8>
   2ce68:	mov	r0, fp
   2ce6c:	mov	r2, r4
   2ce70:	mov	r3, r7
   2ce74:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2ce78:	cmp	r4, r0
   2ce7c:	bne	2cf04 <policydb_user_cache@@Base+0xc5e8>
   2ce80:	ldr	r3, [r5]
   2ce84:	str	r3, [sl]
   2ce88:	ldr	r3, [r5, #8]
   2ce8c:	str	r3, [sl, #4]
   2ce90:	ldr	r3, [r5, #8]
   2ce94:	cmp	r3, #0
   2ce98:	beq	2cec4 <policydb_user_cache@@Base+0xc5a8>
   2ce9c:	ldr	lr, [r5, #4]
   2cea0:	add	r4, sl, #4
   2cea4:	mov	ip, #0
   2cea8:	sub	lr, lr, #4
   2ceac:	ldr	r3, [lr, #4]!
   2ceb0:	add	ip, ip, #1
   2ceb4:	str	r3, [r4, #4]!
   2ceb8:	ldr	r3, [r5, #8]
   2cebc:	cmp	r3, ip
   2cec0:	bhi	2ceac <policydb_user_cache@@Base+0xc590>
   2cec4:	mov	r2, r6
   2cec8:	mov	r0, sl
   2cecc:	mov	r3, r7
   2ced0:	mov	r1, #4
   2ced4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2ced8:	subs	r6, r6, r0
   2cedc:	mvnne	r6, #0
   2cee0:	mov	r0, r9
   2cee4:	bl	10ca8 <free@plt>
   2cee8:	ldr	r2, [sp, #132]	; 0x84
   2ceec:	ldr	r3, [r8]
   2cef0:	mov	r0, r6
   2cef4:	cmp	r2, r3
   2cef8:	bne	2cf0c <policydb_user_cache@@Base+0xc5f0>
   2cefc:	add	sp, sp, #140	; 0x8c
   2cf00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cf04:	mvn	r6, #0
   2cf08:	b	2cee0 <policydb_user_cache@@Base+0xc5c4>
   2cf0c:	bl	10cd8 <__stack_chk_fail@plt>
   2cf10:	andeq	ip, r2, r8, lsl #4
   2cf14:	strheq	r0, [r0], -ip
   2cf18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cf1c:	mov	r4, r0
   2cf20:	ldr	r7, [pc, #1444]	; 2d4cc <policydb_user_cache@@Base+0xcbb0>
   2cf24:	mov	r5, r1
   2cf28:	ldr	r0, [pc, #1440]	; 2d4d0 <policydb_user_cache@@Base+0xcbb4>
   2cf2c:	mov	sl, r3
   2cf30:	add	r7, pc, r7
   2cf34:	ldr	r1, [r4]
   2cf38:	sub	sp, sp, #76	; 0x4c
   2cf3c:	mov	r9, r2
   2cf40:	ldr	r0, [r7, r0]
   2cf44:	cmp	r1, #0
   2cf48:	ldr	fp, [sp, #116]	; 0x74
   2cf4c:	ldr	r3, [r0]
   2cf50:	str	r0, [sp, #12]
   2cf54:	str	r3, [sp, #68]	; 0x44
   2cf58:	bne	2cf68 <policydb_user_cache@@Base+0xc64c>
   2cf5c:	ldr	r3, [r4, #328]	; 0x148
   2cf60:	cmp	r3, #19
   2cf64:	bls	2d02c <policydb_user_cache@@Base+0xc710>
   2cf68:	ldrh	sl, [r5]
   2cf6c:	add	r0, sp, #20
   2cf70:	ldrh	r6, [r5, #2]
   2cf74:	mov	r1, #2
   2cf78:	ldrh	lr, [r5, #4]
   2cf7c:	mov	r2, #4
   2cf80:	ldrh	ip, [r5, #6]
   2cf84:	mov	r3, r9
   2cf88:	strh	sl, [sp, #20]
   2cf8c:	strh	r6, [sp, #22]
   2cf90:	strh	lr, [sp, #24]
   2cf94:	strh	ip, [sp, #26]
   2cf98:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2cf9c:	cmp	r0, #4
   2cfa0:	bne	2d00c <policydb_user_cache@@Base+0xc6f0>
   2cfa4:	ldr	r3, [r4, #328]	; 0x148
   2cfa8:	cmp	r3, #29
   2cfac:	bhi	2d210 <policydb_user_cache@@Base+0xc8f4>
   2cfb0:	ldrh	r2, [r5, #6]
   2cfb4:	tst	r2, #1792	; 0x700
   2cfb8:	beq	2d304 <policydb_user_cache@@Base+0xc9e8>
   2cfbc:	ldr	r2, [r9, #20]
   2cfc0:	cmp	r2, #0
   2cfc4:	beq	2d4a4 <policydb_user_cache@@Base+0xcb88>
   2cfc8:	ldr	ip, [r2, #12]
   2cfcc:	cmp	ip, #0
   2cfd0:	beq	2d00c <policydb_user_cache@@Base+0xc6f0>
   2cfd4:	ldr	r4, [pc, #1272]	; 2d4d4 <policydb_user_cache@@Base+0xcbb8>
   2cfd8:	mov	lr, #1
   2cfdc:	ldr	r5, [pc, #1268]	; 2d4d8 <policydb_user_cache@@Base+0xcbbc>
   2cfe0:	mov	r1, r2
   2cfe4:	add	r4, pc, r4
   2cfe8:	ldr	r0, [r2, #16]
   2cfec:	add	r5, pc, r5
   2cff0:	add	r4, r4, #12
   2cff4:	str	r5, [r2, #4]
   2cff8:	str	r4, [r2, #8]
   2cffc:	str	lr, [r2]
   2d000:	ldr	r2, [pc, #1236]	; 2d4dc <policydb_user_cache@@Base+0xcbc0>
   2d004:	add	r2, pc, r2
   2d008:	blx	ip
   2d00c:	mvn	r0, #0
   2d010:	ldr	r1, [sp, #12]
   2d014:	ldr	r2, [sp, #68]	; 0x44
   2d018:	ldr	r3, [r1]
   2d01c:	cmp	r2, r3
   2d020:	bne	2d4c8 <policydb_user_cache@@Base+0xcbac>
   2d024:	add	sp, sp, #76	; 0x4c
   2d028:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d02c:	cmp	sl, #0
   2d030:	bne	2d114 <policydb_user_cache@@Base+0xc7f8>
   2d034:	ldrh	r4, [r5, #6]
   2d038:	ldrh	r1, [r5]
   2d03c:	tst	r4, #32768	; 0x8000
   2d040:	ldrh	r2, [r5, #2]
   2d044:	ldrh	r3, [r5, #4]
   2d048:	bic	r4, r4, #32768	; 0x8000
   2d04c:	orrne	r4, r4, #-2147483648	; 0x80000000
   2d050:	cmp	sl, #0
   2d054:	str	r1, [sp, #32]
   2d058:	str	r2, [sp, #36]	; 0x24
   2d05c:	str	r3, [sp, #40]	; 0x28
   2d060:	beq	2d128 <policydb_user_cache@@Base+0xc80c>
   2d064:	tst	r4, #7
   2d068:	bne	2d3fc <policydb_user_cache@@Base+0xcae0>
   2d06c:	tst	r4, #112	; 0x70
   2d070:	movne	r6, #112	; 0x70
   2d074:	beq	2d00c <policydb_user_cache@@Base+0xc6f0>
   2d078:	mov	r0, r5
   2d07c:	mov	r1, r6
   2d080:	bl	30f6c <policydb_user_cache@@Base+0x10650>
   2d084:	mov	r8, #1
   2d088:	cmp	r0, #0
   2d08c:	beq	2d0b8 <policydb_user_cache@@Base+0xc79c>
   2d090:	ldrh	r3, [r0, #6]
   2d094:	mov	r1, r6
   2d098:	add	r8, r8, #1
   2d09c:	tst	r3, #32768	; 0x8000
   2d0a0:	bic	r3, r3, #32768	; 0x8000
   2d0a4:	orr	r4, r4, r3
   2d0a8:	orrne	r4, r4, #-2147483648	; 0x80000000
   2d0ac:	bl	30f6c <policydb_user_cache@@Base+0x10650>
   2d0b0:	cmp	r0, #0
   2d0b4:	bne	2d090 <policydb_user_cache@@Base+0xc774>
   2d0b8:	tst	r4, #119	; 0x77
   2d0bc:	bne	2d134 <policydb_user_cache@@Base+0xc818>
   2d0c0:	ldr	r3, [r9, #20]
   2d0c4:	cmp	r3, #0
   2d0c8:	beq	2d480 <policydb_user_cache@@Base+0xcb64>
   2d0cc:	ldr	ip, [r3, #12]
   2d0d0:	cmp	ip, #0
   2d0d4:	beq	2d00c <policydb_user_cache@@Base+0xc6f0>
   2d0d8:	ldr	r2, [pc, #1024]	; 2d4e0 <policydb_user_cache@@Base+0xcbc4>
   2d0dc:	mov	lr, #1
   2d0e0:	ldr	r0, [pc, #1020]	; 2d4e4 <policydb_user_cache@@Base+0xcbc8>
   2d0e4:	mov	r1, r3
   2d0e8:	add	r2, pc, r2
   2d0ec:	str	lr, [r3]
   2d0f0:	add	r0, pc, r0
   2d0f4:	add	r2, r2, #12
   2d0f8:	stmib	r3, {r0, r2}
   2d0fc:	ldr	r2, [pc, #996]	; 2d4e8 <policydb_user_cache@@Base+0xcbcc>
   2d100:	ldr	r0, [r3, #16]
   2d104:	add	r2, pc, r2
   2d108:	blx	ip
   2d10c:	mvn	r0, #0
   2d110:	b	2d010 <policydb_user_cache@@Base+0xc6f4>
   2d114:	ldr	r3, [r5, #24]
   2d118:	cmp	r3, #0
   2d11c:	beq	2d034 <policydb_user_cache@@Base+0xc718>
   2d120:	mov	r0, #0
   2d124:	b	2d010 <policydb_user_cache@@Base+0xc6f4>
   2d128:	tst	r4, #119	; 0x77
   2d12c:	mov	r8, #1
   2d130:	beq	2d0c0 <policydb_user_cache@@Base+0xc7a4>
   2d134:	tst	r4, #7
   2d138:	beq	2d198 <policydb_user_cache@@Base+0xc87c>
   2d13c:	tst	r4, #112	; 0x70
   2d140:	beq	2d198 <policydb_user_cache@@Base+0xc87c>
   2d144:	ldr	r3, [r9, #20]
   2d148:	cmp	r3, #0
   2d14c:	beq	2d498 <policydb_user_cache@@Base+0xcb7c>
   2d150:	ldr	ip, [r3, #12]
   2d154:	cmp	ip, #0
   2d158:	beq	2d00c <policydb_user_cache@@Base+0xc6f0>
   2d15c:	ldr	r2, [pc, #904]	; 2d4ec <policydb_user_cache@@Base+0xcbd0>
   2d160:	mov	lr, #1
   2d164:	ldr	r0, [pc, #900]	; 2d4f0 <policydb_user_cache@@Base+0xcbd4>
   2d168:	mov	r1, r3
   2d16c:	add	r2, pc, r2
   2d170:	str	lr, [r3]
   2d174:	add	r0, pc, r0
   2d178:	add	r2, r2, #12
   2d17c:	stmib	r3, {r0, r2}
   2d180:	ldr	r2, [pc, #876]	; 2d4f4 <policydb_user_cache@@Base+0xcbd8>
   2d184:	ldr	r0, [r3, #16]
   2d188:	add	r2, pc, r2
   2d18c:	blx	ip
   2d190:	mvn	r0, #0
   2d194:	b	2d010 <policydb_user_cache@@Base+0xc6f4>
   2d198:	cmp	sl, #0
   2d19c:	str	r4, [sp, #44]	; 0x2c
   2d1a0:	beq	2d290 <policydb_user_cache@@Base+0xc974>
   2d1a4:	ldr	r2, [pc, #844]	; 2d4f8 <policydb_user_cache@@Base+0xcbdc>
   2d1a8:	mov	r3, r7
   2d1ac:	mov	sl, #5
   2d1b0:	mov	r7, fp
   2d1b4:	add	r2, pc, r2
   2d1b8:	mov	ip, #1
   2d1bc:	add	r6, r2, #30
   2d1c0:	add	r2, r2, #42	; 0x2a
   2d1c4:	mov	fp, r2
   2d1c8:	ldrh	r1, [r6, #2]!
   2d1cc:	tst	r4, r1
   2d1d0:	beq	2d200 <policydb_user_cache@@Base+0xc8e4>
   2d1d4:	ldrh	r2, [r5, #6]
   2d1d8:	mov	r0, r5
   2d1dc:	tst	r1, r2
   2d1e0:	beq	2d404 <policydb_user_cache@@Base+0xcae8>
   2d1e4:	add	r1, sp, #72	; 0x48
   2d1e8:	sub	r8, r8, #1
   2d1ec:	add	r2, r1, sl, lsl #2
   2d1f0:	ldr	r1, [r0, #8]
   2d1f4:	add	sl, sl, #1
   2d1f8:	str	r1, [r2, #-44]	; 0xffffffd4
   2d1fc:	str	ip, [r0, #24]
   2d200:	cmp	r6, fp
   2d204:	bne	2d1c8 <policydb_user_cache@@Base+0xc8ac>
   2d208:	mov	r7, r3
   2d20c:	b	2d2a8 <policydb_user_cache@@Base+0xc98c>
   2d210:	ldr	r4, [r4, #12]
   2d214:	ldrh	r3, [r5, #6]
   2d218:	cmp	r4, #0
   2d21c:	and	r3, r3, #1792	; 0x700
   2d220:	beq	2d360 <policydb_user_cache@@Base+0xca44>
   2d224:	cmp	r3, #0
   2d228:	beq	2d304 <policydb_user_cache@@Base+0xc9e8>
   2d22c:	ldr	r3, [r9, #20]
   2d230:	cmp	r3, #0
   2d234:	beq	2d4b0 <policydb_user_cache@@Base+0xcb94>
   2d238:	ldr	ip, [r3, #12]
   2d23c:	cmp	ip, #0
   2d240:	beq	2d00c <policydb_user_cache@@Base+0xc6f0>
   2d244:	ldr	r2, [pc, #688]	; 2d4fc <policydb_user_cache@@Base+0xcbe0>
   2d248:	mov	lr, #1
   2d24c:	ldr	r0, [pc, #684]	; 2d500 <policydb_user_cache@@Base+0xcbe4>
   2d250:	mov	r1, r3
   2d254:	ldr	r5, [pc, #680]	; 2d504 <policydb_user_cache@@Base+0xcbe8>
   2d258:	add	r0, pc, r0
   2d25c:	str	lr, [r3]
   2d260:	add	r0, r0, #12
   2d264:	add	r5, pc, r5
   2d268:	str	r0, [r3, #8]
   2d26c:	str	r5, [r3, #4]
   2d270:	ldr	lr, [r7, r2]
   2d274:	ldr	r2, [pc, #652]	; 2d508 <policydb_user_cache@@Base+0xcbec>
   2d278:	ldr	r0, [r3, #16]
   2d27c:	add	r2, pc, r2
   2d280:	ldr	r3, [lr, r4, lsl #2]
   2d284:	blx	ip
   2d288:	mvn	r0, #0
   2d28c:	b	2d010 <policydb_user_cache@@Base+0xc6f4>
   2d290:	ldr	r2, [r5, #8]
   2d294:	sub	r8, r8, #1
   2d298:	mov	sl, #6
   2d29c:	mov	r1, #1
   2d2a0:	str	r1, [r5, #24]
   2d2a4:	str	r2, [sp, #48]	; 0x30
   2d2a8:	cmp	r8, #0
   2d2ac:	beq	2d32c <policydb_user_cache@@Base+0xca10>
   2d2b0:	ldr	r3, [r9, #20]
   2d2b4:	cmp	r3, #0
   2d2b8:	beq	2d48c <policydb_user_cache@@Base+0xcb70>
   2d2bc:	ldr	ip, [r3, #12]
   2d2c0:	cmp	ip, #0
   2d2c4:	beq	2d00c <policydb_user_cache@@Base+0xc6f0>
   2d2c8:	ldr	r2, [pc, #572]	; 2d50c <policydb_user_cache@@Base+0xcbf0>
   2d2cc:	mov	lr, #1
   2d2d0:	ldr	r0, [pc, #568]	; 2d510 <policydb_user_cache@@Base+0xcbf4>
   2d2d4:	mov	r1, r3
   2d2d8:	add	r2, pc, r2
   2d2dc:	str	lr, [r3]
   2d2e0:	add	r0, pc, r0
   2d2e4:	add	r2, r2, #12
   2d2e8:	stmib	r3, {r0, r2}
   2d2ec:	ldr	r2, [pc, #544]	; 2d514 <policydb_user_cache@@Base+0xcbf8>
   2d2f0:	ldr	r0, [r3, #16]
   2d2f4:	add	r2, pc, r2
   2d2f8:	blx	ip
   2d2fc:	mvn	r0, #0
   2d300:	b	2d010 <policydb_user_cache@@Base+0xc6f4>
   2d304:	ldr	ip, [r5, #8]
   2d308:	add	r0, sp, #72	; 0x48
   2d30c:	mov	r3, r9
   2d310:	mov	r1, #4
   2d314:	mov	r2, #1
   2d318:	str	ip, [r0, #-44]!	; 0xffffffd4
   2d31c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2d320:	subs	r0, r0, #1
   2d324:	mvnne	r0, #0
   2d328:	b	2d010 <policydb_user_cache@@Base+0xc6f4>
   2d32c:	ldr	r2, [sp, #112]	; 0x70
   2d330:	sub	r3, sl, #1
   2d334:	str	r3, [sp, #28]
   2d338:	cmp	r2, #0
   2d33c:	beq	2d120 <policydb_user_cache@@Base+0xc804>
   2d340:	mov	r3, r9
   2d344:	add	r0, sp, #28
   2d348:	mov	r1, #4
   2d34c:	mov	r2, sl
   2d350:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2d354:	subs	r0, sl, r0
   2d358:	mvnne	r0, #0
   2d35c:	b	2d010 <policydb_user_cache@@Base+0xc6f4>
   2d360:	cmp	r3, #0
   2d364:	beq	2d304 <policydb_user_cache@@Base+0xc9e8>
   2d368:	ldr	r0, [r5, #12]
   2d36c:	add	r6, sp, #72	; 0x48
   2d370:	mov	r1, #1
   2d374:	mov	r3, r9
   2d378:	mov	r2, r1
   2d37c:	ldrb	r0, [r0]
   2d380:	strb	r0, [r6, #-53]!	; 0xffffffcb
   2d384:	mov	r0, r6
   2d388:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2d38c:	cmp	r0, #1
   2d390:	bne	2d00c <policydb_user_cache@@Base+0xc6f0>
   2d394:	ldr	ip, [r5, #12]
   2d398:	mov	r1, r0
   2d39c:	mov	r2, r1
   2d3a0:	mov	r0, r6
   2d3a4:	mov	r3, r9
   2d3a8:	ldrb	ip, [ip, #1]
   2d3ac:	strb	ip, [sp, #19]
   2d3b0:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2d3b4:	cmp	r0, #1
   2d3b8:	bne	2d00c <policydb_user_cache@@Base+0xc6f0>
   2d3bc:	ldr	r1, [r5, #12]
   2d3c0:	add	r0, sp, #28
   2d3c4:	mov	r3, r4
   2d3c8:	add	r2, r1, r3
   2d3cc:	ldr	r2, [r2, #4]
   2d3d0:	str	r2, [r0, r3]
   2d3d4:	add	r3, r3, #4
   2d3d8:	cmp	r3, #32
   2d3dc:	bne	2d3c8 <policydb_user_cache@@Base+0xcaac>
   2d3e0:	mov	r3, r9
   2d3e4:	mov	r1, #4
   2d3e8:	mov	r2, #8
   2d3ec:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2d3f0:	subs	r0, r0, #8
   2d3f4:	mvnne	r0, #0
   2d3f8:	b	2d010 <policydb_user_cache@@Base+0xc6f4>
   2d3fc:	mov	r6, #7
   2d400:	b	2d078 <policydb_user_cache@@Base+0xc75c>
   2d404:	stmib	sp, {r3, ip}
   2d408:	bl	30f6c <policydb_user_cache@@Base+0x10650>
   2d40c:	cmp	r7, #0
   2d410:	ldmib	sp, {r3, ip}
   2d414:	ldrne	r2, [r7]
   2d418:	subne	r2, r2, #1
   2d41c:	strne	r2, [r7]
   2d420:	cmp	r0, #0
   2d424:	bne	2d1e4 <policydb_user_cache@@Base+0xc8c8>
   2d428:	mov	r7, r3
   2d42c:	ldr	r3, [r9, #20]
   2d430:	cmp	r3, #0
   2d434:	beq	2d4bc <policydb_user_cache@@Base+0xcba0>
   2d438:	ldr	ip, [r3, #12]
   2d43c:	cmp	ip, #0
   2d440:	beq	2d00c <policydb_user_cache@@Base+0xc6f0>
   2d444:	ldr	r2, [pc, #204]	; 2d518 <policydb_user_cache@@Base+0xcbfc>
   2d448:	mov	lr, #1
   2d44c:	ldr	r0, [pc, #200]	; 2d51c <policydb_user_cache@@Base+0xcc00>
   2d450:	mov	r1, r3
   2d454:	add	r2, pc, r2
   2d458:	str	lr, [r3]
   2d45c:	add	r0, pc, r0
   2d460:	add	r2, r2, #12
   2d464:	stmib	r3, {r0, r2}
   2d468:	ldr	r2, [pc, #176]	; 2d520 <policydb_user_cache@@Base+0xcc04>
   2d46c:	ldr	r0, [r3, #16]
   2d470:	add	r2, pc, r2
   2d474:	blx	ip
   2d478:	mvn	r0, #0
   2d47c:	b	2d010 <policydb_user_cache@@Base+0xc6f4>
   2d480:	ldr	r3, [pc, #156]	; 2d524 <policydb_user_cache@@Base+0xcc08>
   2d484:	ldr	r3, [r7, r3]
   2d488:	b	2d0cc <policydb_user_cache@@Base+0xc7b0>
   2d48c:	ldr	r3, [pc, #144]	; 2d524 <policydb_user_cache@@Base+0xcc08>
   2d490:	ldr	r3, [r7, r3]
   2d494:	b	2d2bc <policydb_user_cache@@Base+0xc9a0>
   2d498:	ldr	r3, [pc, #132]	; 2d524 <policydb_user_cache@@Base+0xcc08>
   2d49c:	ldr	r3, [r7, r3]
   2d4a0:	b	2d150 <policydb_user_cache@@Base+0xc834>
   2d4a4:	ldr	r2, [pc, #120]	; 2d524 <policydb_user_cache@@Base+0xcc08>
   2d4a8:	ldr	r2, [r7, r2]
   2d4ac:	b	2cfc8 <policydb_user_cache@@Base+0xc6ac>
   2d4b0:	ldr	r3, [pc, #108]	; 2d524 <policydb_user_cache@@Base+0xcc08>
   2d4b4:	ldr	r3, [r7, r3]
   2d4b8:	b	2d238 <policydb_user_cache@@Base+0xc91c>
   2d4bc:	ldr	r3, [pc, #96]	; 2d524 <policydb_user_cache@@Base+0xcc08>
   2d4c0:	ldr	r3, [r7, r3]
   2d4c4:	b	2d438 <policydb_user_cache@@Base+0xcb1c>
   2d4c8:	bl	10cd8 <__stack_chk_fail@plt>
   2d4cc:	andeq	ip, r2, r8, asr #1
   2d4d0:	strheq	r0, [r0], -ip
   2d4d4:	andeq	r8, r1, ip, lsr #23
   2d4d8:	andeq	r6, r1, r0, lsl #3
   2d4dc:	ldrdeq	r8, [r1], -r4
   2d4e0:	andeq	r8, r1, r8, lsr #21
   2d4e4:	andeq	r6, r1, ip, ror r0
   2d4e8:	andeq	r8, r1, ip, ror fp
   2d4ec:	andeq	r8, r1, r4, lsr #20
   2d4f0:	strdeq	r5, [r1], -r8
   2d4f4:	andeq	r8, r1, r4, lsl #22
   2d4f8:	ldrdeq	r8, [r1], -ip
   2d4fc:	strheq	r0, [r0], -r4
   2d500:	andeq	r8, r1, r8, lsr r9
   2d504:	andeq	r5, r1, r8, lsl #30
   2d508:	andeq	r7, r1, r0, asr pc
   2d50c:			; <UNDEFINED> instruction: 0x000188b8
   2d510:	andeq	r5, r1, ip, lsl #29
   2d514:	ldrdeq	r8, [r1], -r0
   2d518:	andeq	r8, r1, ip, lsr r7
   2d51c:	andeq	r5, r1, r0, lsl sp
   2d520:	andeq	r8, r1, r4, asr #16
   2d524:	andeq	r0, r0, ip, asr #1
   2d528:	ldr	r3, [pc, #408]	; 2d6c8 <policydb_user_cache@@Base+0xcdac>
   2d52c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2d530:	mov	r6, r0
   2d534:	ldr	r0, [pc, #400]	; 2d6cc <policydb_user_cache@@Base+0xcdb0>
   2d538:	add	r3, pc, r3
   2d53c:	mov	sl, r1
   2d540:	ldr	r1, [r6]
   2d544:	sub	sp, sp, #48	; 0x30
   2d548:	mov	r9, #0
   2d54c:	ldr	r7, [r3, r0]
   2d550:	cmp	r1, r9
   2d554:	mov	r8, r2
   2d558:	str	r9, [sp, #8]
   2d55c:	ldr	r3, [r7]
   2d560:	str	r3, [sp, #44]	; 0x2c
   2d564:	bne	2d578 <policydb_user_cache@@Base+0xcc5c>
   2d568:	ldr	r3, [r6, #328]	; 0x148
   2d56c:	cmp	r3, #19
   2d570:	movhi	r9, r1
   2d574:	bls	2d5f0 <policydb_user_cache@@Base+0xccd4>
   2d578:	cmp	sl, #0
   2d57c:	beq	2d6a4 <policydb_user_cache@@Base+0xcd88>
   2d580:	mov	r4, sl
   2d584:	mov	r5, #0
   2d588:	ldr	ip, [r4]
   2d58c:	ldr	r4, [r4, #4]
   2d590:	ldr	ip, [ip, #20]
   2d594:	cmp	ip, #0
   2d598:	addne	r5, r5, #1
   2d59c:	cmp	r4, #0
   2d5a0:	bne	2d588 <policydb_user_cache@@Base+0xcc6c>
   2d5a4:	add	r0, sp, #48	; 0x30
   2d5a8:	mov	r1, #4
   2d5ac:	mov	r2, #1
   2d5b0:	mov	r3, r8
   2d5b4:	str	r5, [r0, #-36]!	; 0xffffffdc
   2d5b8:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2d5bc:	cmp	r0, #1
   2d5c0:	beq	2d63c <policydb_user_cache@@Base+0xcd20>
   2d5c4:	mvn	r4, #0
   2d5c8:	cmp	r9, #0
   2d5cc:	addne	r5, sp, #28
   2d5d0:	bne	2d624 <policydb_user_cache@@Base+0xcd08>
   2d5d4:	mov	r0, r4
   2d5d8:	ldr	r2, [sp, #44]	; 0x2c
   2d5dc:	ldr	r3, [r7]
   2d5e0:	cmp	r2, r3
   2d5e4:	bne	2d6a0 <policydb_user_cache@@Base+0xcd84>
   2d5e8:	add	sp, sp, #48	; 0x30
   2d5ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2d5f0:	add	r5, sp, #28
   2d5f4:	mov	r0, r5
   2d5f8:	bl	3113c <policydb_user_cache@@Base+0x10820>
   2d5fc:	cmp	r0, #0
   2d600:	bne	2d698 <policydb_user_cache@@Base+0xcd7c>
   2d604:	mov	r1, sl
   2d608:	mov	r0, r6
   2d60c:	add	r2, sp, #8
   2d610:	mov	r3, r5
   2d614:	bl	3ed2c <sepol_msg_default_handler@@Base+0x9ff0>
   2d618:	cmp	r0, #0
   2d61c:	beq	2d68c <policydb_user_cache@@Base+0xcd70>
   2d620:	mvn	r4, #0
   2d624:	ldr	r0, [sp, #8]
   2d628:	bl	32a94 <policydb_user_cache@@Base+0x12178>
   2d62c:	mov	r0, r5
   2d630:	bl	31020 <policydb_user_cache@@Base+0x10704>
   2d634:	mov	r0, r4
   2d638:	b	2d5d8 <policydb_user_cache@@Base+0xccbc>
   2d63c:	cmp	r5, #0
   2d640:	beq	2d684 <policydb_user_cache@@Base+0xcd68>
   2d644:	mov	r5, r0
   2d648:	ldr	r1, [sl]
   2d64c:	ldr	r3, [r1, #20]
   2d650:	cmp	r3, #0
   2d654:	beq	2d678 <policydb_user_cache@@Base+0xcd5c>
   2d658:	str	r5, [sp]
   2d65c:	mov	r0, r6
   2d660:	str	r4, [sp, #4]
   2d664:	mov	r2, r8
   2d668:	mov	r3, #0
   2d66c:	bl	2cf18 <policydb_user_cache@@Base+0xc5fc>
   2d670:	cmp	r0, #0
   2d674:	bne	2d5c4 <policydb_user_cache@@Base+0xcca8>
   2d678:	ldr	sl, [sl, #4]
   2d67c:	cmp	sl, #0
   2d680:	bne	2d648 <policydb_user_cache@@Base+0xcd2c>
   2d684:	mov	r4, #0
   2d688:	b	2d5c8 <policydb_user_cache@@Base+0xccac>
   2d68c:	ldr	sl, [sp, #8]
   2d690:	mov	r9, #1
   2d694:	b	2d578 <policydb_user_cache@@Base+0xcc5c>
   2d698:	mvn	r0, #0
   2d69c:	b	2d5d8 <policydb_user_cache@@Base+0xccbc>
   2d6a0:	bl	10cd8 <__stack_chk_fail@plt>
   2d6a4:	add	r0, sp, #48	; 0x30
   2d6a8:	mov	r3, r8
   2d6ac:	mov	r1, #4
   2d6b0:	mov	r2, #1
   2d6b4:	str	sl, [r0, #-36]!	; 0xffffffdc
   2d6b8:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2d6bc:	cmp	r0, #1
   2d6c0:	bne	2d5c4 <policydb_user_cache@@Base+0xcca8>
   2d6c4:	b	2d684 <policydb_user_cache@@Base+0xcd68>
   2d6c8:	andeq	fp, r2, r0, asr #21
   2d6cc:	strheq	r0, [r0], -ip
   2d6d0:	ldr	ip, [pc, #404]	; 2d86c <policydb_user_cache@@Base+0xcf50>
   2d6d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d6d8:	subs	sl, r2, #0
   2d6dc:	ldr	r2, [pc, #396]	; 2d870 <policydb_user_cache@@Base+0xcf54>
   2d6e0:	add	ip, pc, ip
   2d6e4:	mov	r8, r3
   2d6e8:	sub	sp, sp, #20
   2d6ec:	mov	r3, ip
   2d6f0:	mov	r7, r0
   2d6f4:	ldr	fp, [ip, r2]
   2d6f8:	mov	r9, r1
   2d6fc:	ldr	r5, [sp, #56]	; 0x38
   2d700:	ldr	r3, [fp]
   2d704:	str	r3, [sp, #12]
   2d708:	beq	2d828 <policydb_user_cache@@Base+0xcf0c>
   2d70c:	ldr	r3, [sl, #4]
   2d710:	cmp	r3, #0
   2d714:	beq	2d860 <policydb_user_cache@@Base+0xcf44>
   2d718:	mov	ip, #0
   2d71c:	ldr	r3, [r3, #24]
   2d720:	add	ip, ip, #1
   2d724:	cmp	r3, #0
   2d728:	bne	2d71c <policydb_user_cache@@Base+0xce00>
   2d72c:	ldr	lr, [sl]
   2d730:	mov	r0, sp
   2d734:	mov	r1, #4
   2d738:	mov	r2, #2
   2d73c:	mov	r3, r5
   2d740:	str	ip, [sp, #4]
   2d744:	str	lr, [sp]
   2d748:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2d74c:	cmp	r0, #2
   2d750:	bne	2d844 <policydb_user_cache@@Base+0xcf28>
   2d754:	ldr	r4, [sl, #4]
   2d758:	cmp	r4, #0
   2d75c:	bne	2d77c <policydb_user_cache@@Base+0xce60>
   2d760:	b	2d81c <policydb_user_cache@@Base+0xcf00>
   2d764:	ldr	r3, [r9]
   2d768:	cmp	r3, #28
   2d76c:	bhi	2d830 <policydb_user_cache@@Base+0xcf14>
   2d770:	ldr	r4, [r4, #24]
   2d774:	cmp	r4, #0
   2d778:	beq	2d81c <policydb_user_cache@@Base+0xcf00>
   2d77c:	ldr	r3, [r4, #8]
   2d780:	mov	r0, sp
   2d784:	ldr	lr, [r4]
   2d788:	mov	r1, #4
   2d78c:	ldr	ip, [r4, #4]
   2d790:	mov	r2, #3
   2d794:	str	r3, [sp, #8]
   2d798:	mov	r3, r5
   2d79c:	str	lr, [sp]
   2d7a0:	str	ip, [sp, #4]
   2d7a4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2d7a8:	cmp	r0, #3
   2d7ac:	bne	2d844 <policydb_user_cache@@Base+0xcf28>
   2d7b0:	ldr	r3, [r4]
   2d7b4:	cmp	r3, #5
   2d7b8:	bne	2d770 <policydb_user_cache@@Base+0xce54>
   2d7bc:	cmp	r8, #0
   2d7c0:	bne	2d7d0 <policydb_user_cache@@Base+0xceb4>
   2d7c4:	ldr	r3, [r4, #4]
   2d7c8:	tst	r3, #16
   2d7cc:	bne	2d844 <policydb_user_cache@@Base+0xcf28>
   2d7d0:	add	r0, r4, #12
   2d7d4:	mov	r1, r5
   2d7d8:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2d7dc:	cmp	r0, #0
   2d7e0:	bne	2d844 <policydb_user_cache@@Base+0xcf28>
   2d7e4:	ldr	r3, [r7]
   2d7e8:	cmp	r3, #0
   2d7ec:	beq	2d764 <policydb_user_cache@@Base+0xce48>
   2d7f0:	ldr	r0, [r4, #20]
   2d7f4:	mov	r1, r5
   2d7f8:	bl	2cb90 <policydb_user_cache@@Base+0xc274>
   2d7fc:	cmp	r0, #0
   2d800:	bne	2d844 <policydb_user_cache@@Base+0xcf28>
   2d804:	ldr	r3, [r7]
   2d808:	cmp	r3, #0
   2d80c:	beq	2d764 <policydb_user_cache@@Base+0xce48>
   2d810:	ldr	r4, [r4, #24]
   2d814:	cmp	r4, #0
   2d818:	bne	2d77c <policydb_user_cache@@Base+0xce60>
   2d81c:	ldr	sl, [sl, #8]
   2d820:	cmp	sl, #0
   2d824:	bne	2d70c <policydb_user_cache@@Base+0xcdf0>
   2d828:	mov	r0, #0
   2d82c:	b	2d848 <policydb_user_cache@@Base+0xcf2c>
   2d830:	ldr	r0, [r4, #20]
   2d834:	mov	r1, r5
   2d838:	bl	2cb90 <policydb_user_cache@@Base+0xc274>
   2d83c:	cmp	r0, #0
   2d840:	beq	2d770 <policydb_user_cache@@Base+0xce54>
   2d844:	mvn	r0, #0
   2d848:	ldr	r2, [sp, #12]
   2d84c:	ldr	r3, [fp]
   2d850:	cmp	r2, r3
   2d854:	bne	2d868 <policydb_user_cache@@Base+0xcf4c>
   2d858:	add	sp, sp, #20
   2d85c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d860:	mov	ip, r3
   2d864:	b	2d72c <policydb_user_cache@@Base+0xce10>
   2d868:	bl	10cd8 <__stack_chk_fail@plt>
   2d86c:	andeq	fp, r2, r8, lsl r9
   2d870:	strheq	r0, [r0], -ip
   2d874:	ldr	r3, [pc, #696]	; 2db34 <policydb_user_cache@@Base+0xd218>
   2d878:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d87c:	mov	r4, r1
   2d880:	ldr	r1, [pc, #688]	; 2db38 <policydb_user_cache@@Base+0xd21c>
   2d884:	add	r3, pc, r3
   2d888:	sub	sp, sp, #156	; 0x9c
   2d88c:	mov	r7, r2
   2d890:	mov	fp, r0
   2d894:	ldm	r2, {r5, r6}
   2d898:	ldr	r1, [r3, r1]
   2d89c:	ldr	r3, [r1]
   2d8a0:	str	r1, [sp, #12]
   2d8a4:	str	r3, [sp, #148]	; 0x94
   2d8a8:	bl	10d98 <strlen@plt>
   2d8ac:	mov	r8, r0
   2d8b0:	ldr	r0, [r4, #4]
   2d8b4:	cmp	r0, #0
   2d8b8:	moveq	r9, r0
   2d8bc:	beq	2d8c8 <policydb_user_cache@@Base+0xcfac>
   2d8c0:	bl	10d98 <strlen@plt>
   2d8c4:	mov	r9, r0
   2d8c8:	ldr	r3, [r4, #20]
   2d8cc:	cmp	r3, #0
   2d8d0:	beq	2db20 <policydb_user_cache@@Base+0xd204>
   2d8d4:	mov	ip, #0
   2d8d8:	ldr	r3, [r3, #8]
   2d8dc:	add	ip, ip, #1
   2d8e0:	cmp	r3, #0
   2d8e4:	bne	2d8d8 <policydb_user_cache@@Base+0xcfbc>
   2d8e8:	ldr	r3, [r4, #12]
   2d8ec:	add	sl, sp, #20
   2d8f0:	ldr	r1, [r4]
   2d8f4:	ldr	r2, [r4, #16]
   2d8f8:	cmp	r3, #0
   2d8fc:	str	r8, [sp, #20]
   2d900:	mov	r0, sl
   2d904:	str	r1, [sp, #28]
   2d908:	mov	r1, #4
   2d90c:	str	r2, [sp, #32]
   2d910:	mov	r2, #6
   2d914:	str	r9, [sp, #24]
   2d918:	ldrne	r3, [r3, #8]
   2d91c:	str	ip, [sp, #40]	; 0x28
   2d920:	str	r3, [sp, #36]	; 0x24
   2d924:	mov	r3, r5
   2d928:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2d92c:	cmp	r0, #6
   2d930:	bne	2daf8 <policydb_user_cache@@Base+0xd1dc>
   2d934:	mov	r0, fp
   2d938:	mov	r1, #1
   2d93c:	mov	r2, r8
   2d940:	mov	r3, r5
   2d944:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2d948:	cmp	r8, r0
   2d94c:	bne	2daf8 <policydb_user_cache@@Base+0xd1dc>
   2d950:	ldr	r0, [r4, #4]
   2d954:	cmp	r0, #0
   2d958:	beq	2d974 <policydb_user_cache@@Base+0xd058>
   2d95c:	mov	r1, #1
   2d960:	mov	r2, r9
   2d964:	mov	r3, r5
   2d968:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2d96c:	cmp	r9, r0
   2d970:	bne	2daf8 <policydb_user_cache@@Base+0xd1dc>
   2d974:	ldr	r1, [pc, #448]	; 2db3c <policydb_user_cache@@Base+0xd220>
   2d978:	mov	r2, r7
   2d97c:	ldr	r0, [r4, #12]
   2d980:	add	r1, pc, r1
   2d984:	bl	14b94 <__assert_fail@plt+0x3d24>
   2d988:	subs	r3, r0, #0
   2d98c:	bne	2daf8 <policydb_user_cache@@Base+0xd1dc>
   2d990:	add	r7, r6, #328	; 0x148
   2d994:	ldr	r2, [r4, #20]
   2d998:	mov	r0, r6
   2d99c:	str	r5, [sp]
   2d9a0:	mov	r1, r7
   2d9a4:	bl	2d6d0 <policydb_user_cache@@Base+0xcdb4>
   2d9a8:	subs	r8, r0, #0
   2d9ac:	bne	2daf8 <policydb_user_cache@@Base+0xd1dc>
   2d9b0:	ldr	r3, [r6]
   2d9b4:	cmp	r3, #0
   2d9b8:	bne	2d9e8 <policydb_user_cache@@Base+0xd0cc>
   2d9bc:	ldr	r3, [r6, #328]	; 0x148
   2d9c0:	cmp	r3, #18
   2d9c4:	bhi	2d9fc <policydb_user_cache@@Base+0xd0e0>
   2d9c8:	ldr	r1, [sp, #12]
   2d9cc:	mov	r0, r8
   2d9d0:	ldr	r2, [sp, #148]	; 0x94
   2d9d4:	ldr	r3, [r1]
   2d9d8:	cmp	r2, r3
   2d9dc:	bne	2db30 <policydb_user_cache@@Base+0xd214>
   2d9e0:	add	sp, sp, #156	; 0x9c
   2d9e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d9e8:	cmp	r3, #1
   2d9ec:	bne	2d9c8 <policydb_user_cache@@Base+0xd0ac>
   2d9f0:	ldr	r3, [r6, #328]	; 0x148
   2d9f4:	cmp	r3, #4
   2d9f8:	bls	2d9c8 <policydb_user_cache@@Base+0xd0ac>
   2d9fc:	ldr	r3, [r4, #24]
   2da00:	cmp	r3, #0
   2da04:	beq	2db28 <policydb_user_cache@@Base+0xd20c>
   2da08:	mov	ip, #0
   2da0c:	ldr	r3, [r3, #8]
   2da10:	add	ip, ip, #1
   2da14:	cmp	r3, #0
   2da18:	bne	2da0c <policydb_user_cache@@Base+0xd0f0>
   2da1c:	mov	r0, sl
   2da20:	mov	r1, #4
   2da24:	mov	r2, #1
   2da28:	mov	r3, r5
   2da2c:	str	ip, [sp, #20]
   2da30:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2da34:	cmp	r0, #1
   2da38:	bne	2daf8 <policydb_user_cache@@Base+0xd1dc>
   2da3c:	ldr	r2, [r4, #24]
   2da40:	mov	r3, r0
   2da44:	mov	r1, r7
   2da48:	str	r5, [sp]
   2da4c:	mov	r0, r6
   2da50:	bl	2d6d0 <policydb_user_cache@@Base+0xcdb4>
   2da54:	cmp	r0, #0
   2da58:	bne	2daf8 <policydb_user_cache@@Base+0xd1dc>
   2da5c:	ldr	r3, [r6]
   2da60:	cmp	r3, #0
   2da64:	beq	2db10 <policydb_user_cache@@Base+0xd1f4>
   2da68:	cmp	r3, #1
   2da6c:	bne	2d9c8 <policydb_user_cache@@Base+0xd0ac>
   2da70:	ldr	r3, [r6, #328]	; 0x148
   2da74:	cmp	r3, #14
   2da78:	bls	2d9c8 <policydb_user_cache@@Base+0xd0ac>
   2da7c:	ldrb	r7, [r4, #28]
   2da80:	mov	r0, sl
   2da84:	ldrb	lr, [r4, #29]
   2da88:	mov	r1, #4
   2da8c:	ldrb	ip, [r4, #31]
   2da90:	mov	r2, #3
   2da94:	mov	r3, r5
   2da98:	str	r7, [sp, #20]
   2da9c:	str	lr, [sp, #24]
   2daa0:	str	ip, [sp, #28]
   2daa4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2daa8:	cmp	r0, #3
   2daac:	bne	2daf8 <policydb_user_cache@@Base+0xd1dc>
   2dab0:	ldr	r3, [r6]
   2dab4:	cmp	r3, #0
   2dab8:	beq	2db00 <policydb_user_cache@@Base+0xd1e4>
   2dabc:	cmp	r3, #1
   2dac0:	bne	2d9c8 <policydb_user_cache@@Base+0xd0ac>
   2dac4:	ldr	r3, [r6, #328]	; 0x148
   2dac8:	cmp	r3, #15
   2dacc:	bls	2d9c8 <policydb_user_cache@@Base+0xd0ac>
   2dad0:	ldrb	ip, [r4, #30]
   2dad4:	mov	r0, sl
   2dad8:	mov	r3, r5
   2dadc:	mov	r1, #4
   2dae0:	mov	r2, #1
   2dae4:	str	ip, [sp, #20]
   2dae8:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2daec:	subs	r8, r0, #1
   2daf0:	mvnne	r8, #0
   2daf4:	b	2d9c8 <policydb_user_cache@@Base+0xd0ac>
   2daf8:	mvn	r8, #0
   2dafc:	b	2d9c8 <policydb_user_cache@@Base+0xd0ac>
   2db00:	ldr	r3, [r6, #328]	; 0x148
   2db04:	cmp	r3, #27
   2db08:	bhi	2dad0 <policydb_user_cache@@Base+0xd1b4>
   2db0c:	b	2d9c8 <policydb_user_cache@@Base+0xd0ac>
   2db10:	ldr	r3, [r6, #328]	; 0x148
   2db14:	cmp	r3, #26
   2db18:	bhi	2da7c <policydb_user_cache@@Base+0xd160>
   2db1c:	b	2d9c8 <policydb_user_cache@@Base+0xd0ac>
   2db20:	mov	ip, r3
   2db24:	b	2d8e8 <policydb_user_cache@@Base+0xcfcc>
   2db28:	mov	ip, r3
   2db2c:	b	2da1c <policydb_user_cache@@Base+0xd100>
   2db30:	bl	10cd8 <__stack_chk_fail@plt>
   2db34:	andeq	fp, r2, r4, ror r7
   2db38:	strheq	r0, [r0], -ip
   2db3c:			; <UNDEFINED> instruction: 0xffffec00
   2db40:	ldr	r3, [pc, #224]	; 2dc28 <policydb_user_cache@@Base+0xd30c>
   2db44:	push	{r4, r5, r6, r7, r8, r9, lr}
   2db48:	subs	r8, r1, #0
   2db4c:	ldr	r1, [pc, #216]	; 2dc2c <policydb_user_cache@@Base+0xd310>
   2db50:	add	r3, pc, r3
   2db54:	sub	sp, sp, #12
   2db58:	mov	r7, r0
   2db5c:	mov	r6, r2
   2db60:	movne	r4, r0
   2db64:	ldr	r9, [r3, r1]
   2db68:	movne	r5, #0
   2db6c:	ldr	r3, [r9]
   2db70:	str	r3, [sp, #4]
   2db74:	bne	2db8c <policydb_user_cache@@Base+0xd270>
   2db78:	b	2dbbc <policydb_user_cache@@Base+0xd2a0>
   2db7c:	add	r5, r5, #1
   2db80:	add	r4, r4, #8
   2db84:	cmp	r5, r8
   2db88:	beq	2dbbc <policydb_user_cache@@Base+0xd2a0>
   2db8c:	mov	r0, r4
   2db90:	mov	r1, r6
   2db94:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2db98:	cmn	r0, #1
   2db9c:	bne	2db7c <policydb_user_cache@@Base+0xd260>
   2dba0:	mvn	r0, #0
   2dba4:	ldr	r2, [sp, #4]
   2dba8:	ldr	r3, [r9]
   2dbac:	cmp	r2, r3
   2dbb0:	bne	2dc24 <policydb_user_cache@@Base+0xd308>
   2dbb4:	add	sp, sp, #12
   2dbb8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2dbbc:	ldr	ip, [r7, #68]	; 0x44
   2dbc0:	add	r0, sp, #8
   2dbc4:	mov	r1, #4
   2dbc8:	mov	r2, #1
   2dbcc:	mov	r3, r6
   2dbd0:	str	ip, [r0, #-8]!
   2dbd4:	mov	r0, sp
   2dbd8:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2dbdc:	cmp	r0, #1
   2dbe0:	bne	2dba0 <policydb_user_cache@@Base+0xd284>
   2dbe4:	ldr	r3, [r7, #68]	; 0x44
   2dbe8:	cmp	r3, #0
   2dbec:	movne	r4, #0
   2dbf0:	beq	2dc1c <policydb_user_cache@@Base+0xd300>
   2dbf4:	ldr	r0, [r7, #64]	; 0x40
   2dbf8:	mov	r1, r6
   2dbfc:	add	r0, r0, r4, lsl #3
   2dc00:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2dc04:	cmn	r0, #1
   2dc08:	beq	2dba4 <policydb_user_cache@@Base+0xd288>
   2dc0c:	ldr	r3, [r7, #68]	; 0x44
   2dc10:	add	r4, r4, #1
   2dc14:	cmp	r4, r3
   2dc18:	bcc	2dbf4 <policydb_user_cache@@Base+0xd2d8>
   2dc1c:	mov	r0, #0
   2dc20:	b	2dba4 <policydb_user_cache@@Base+0xd288>
   2dc24:	bl	10cd8 <__stack_chk_fail@plt>
   2dc28:	andeq	fp, r2, r8, lsr #9
   2dc2c:	strheq	r0, [r0], -ip
   2dc30:	ldr	r3, [pc, #204]	; 2dd04 <policydb_user_cache@@Base+0xd3e8>
   2dc34:	ldr	ip, [pc, #204]	; 2dd08 <policydb_user_cache@@Base+0xd3ec>
   2dc38:	add	r3, pc, r3
   2dc3c:	push	{r4, r5, r6, r7, r8, r9, lr}
   2dc40:	mov	r4, r1
   2dc44:	ldr	r6, [r3, ip]
   2dc48:	mov	r1, r3
   2dc4c:	sub	sp, sp, #140	; 0x8c
   2dc50:	ldr	r7, [r2]
   2dc54:	mov	r8, r2
   2dc58:	mov	r9, r0
   2dc5c:	ldr	r3, [r6]
   2dc60:	str	r3, [sp, #132]	; 0x84
   2dc64:	bl	10d98 <strlen@plt>
   2dc68:	ldr	lr, [r4, #8]
   2dc6c:	mov	r1, #4
   2dc70:	ldr	ip, [r4, #4]
   2dc74:	mov	r3, r7
   2dc78:	mov	r2, r1
   2dc7c:	str	lr, [sp, #12]
   2dc80:	str	r0, [sp, #4]
   2dc84:	mov	r5, r0
   2dc88:	ldr	r0, [r4]
   2dc8c:	str	r0, [sp, #8]
   2dc90:	add	r0, sp, r1
   2dc94:	ldr	ip, [ip, #8]
   2dc98:	str	ip, [sp, #16]
   2dc9c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2dca0:	cmp	r0, #4
   2dca4:	bne	2dcf8 <policydb_user_cache@@Base+0xd3dc>
   2dca8:	mov	r0, r9
   2dcac:	mov	r3, r7
   2dcb0:	mov	r1, #1
   2dcb4:	mov	r2, r5
   2dcb8:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2dcbc:	cmp	r5, r0
   2dcc0:	bne	2dcf8 <policydb_user_cache@@Base+0xd3dc>
   2dcc4:	ldr	r1, [pc, #64]	; 2dd0c <policydb_user_cache@@Base+0xd3f0>
   2dcc8:	mov	r2, r8
   2dccc:	ldr	r0, [r4, #4]
   2dcd0:	add	r1, pc, r1
   2dcd4:	bl	14b94 <__assert_fail@plt+0x3d24>
   2dcd8:	subs	r0, r0, #0
   2dcdc:	mvnne	r0, #0
   2dce0:	ldr	r2, [sp, #132]	; 0x84
   2dce4:	ldr	r3, [r6]
   2dce8:	cmp	r2, r3
   2dcec:	bne	2dd00 <policydb_user_cache@@Base+0xd3e4>
   2dcf0:	add	sp, sp, #140	; 0x8c
   2dcf4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2dcf8:	mvn	r0, #0
   2dcfc:	b	2dce0 <policydb_user_cache@@Base+0xd3c4>
   2dd00:	bl	10cd8 <__stack_chk_fail@plt>
   2dd04:	andeq	fp, r2, r0, asr #7
   2dd08:	strheq	r0, [r0], -ip
   2dd0c:			; <UNDEFINED> instruction: 0xffffe8b0
   2dd10:	ldr	r3, [pc, #244]	; 2de0c <policydb_user_cache@@Base+0xd4f0>
   2dd14:	push	{r4, r5, r6, r7, r8, lr}
   2dd18:	mov	r4, r0
   2dd1c:	ldr	r0, [pc, #236]	; 2de10 <policydb_user_cache@@Base+0xd4f4>
   2dd20:	add	r3, pc, r3
   2dd24:	mov	r5, r1
   2dd28:	ldr	r2, [r4, #12]
   2dd2c:	ldr	r1, [r4]
   2dd30:	sub	sp, sp, #16
   2dd34:	ldr	r6, [r3, r0]
   2dd38:	cmp	r2, r1
   2dd3c:	ldr	r3, [r6]
   2dd40:	str	r3, [sp, #12]
   2dd44:	beq	2ddd4 <policydb_user_cache@@Base+0xd4b8>
   2dd48:	mov	r3, #2
   2dd4c:	mov	r8, #0
   2dd50:	mov	r7, #3
   2dd54:	str	r1, [sp, #4]
   2dd58:	str	r2, [sp, #8]
   2dd5c:	add	r0, sp, #16
   2dd60:	mov	r1, #4
   2dd64:	mov	r2, r7
   2dd68:	str	r3, [r0, #-16]!
   2dd6c:	mov	r0, sp
   2dd70:	mov	r3, r5
   2dd74:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2dd78:	cmp	r7, r0
   2dd7c:	bne	2ddcc <policydb_user_cache@@Base+0xd4b0>
   2dd80:	add	r0, r4, #4
   2dd84:	mov	r1, r5
   2dd88:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2dd8c:	cmp	r0, #0
   2dd90:	bne	2ddcc <policydb_user_cache@@Base+0xd4b0>
   2dd94:	cmp	r8, #0
   2dd98:	beq	2ddb4 <policydb_user_cache@@Base+0xd498>
   2dd9c:	ldr	r2, [sp, #12]
   2dda0:	ldr	r3, [r6]
   2dda4:	cmp	r2, r3
   2dda8:	bne	2de08 <policydb_user_cache@@Base+0xd4ec>
   2ddac:	add	sp, sp, #16
   2ddb0:	pop	{r4, r5, r6, r7, r8, pc}
   2ddb4:	add	r0, r4, #16
   2ddb8:	mov	r1, r5
   2ddbc:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2ddc0:	subs	r0, r0, #0
   2ddc4:	mvnne	r0, #0
   2ddc8:	b	2dd9c <policydb_user_cache@@Base+0xd480>
   2ddcc:	mvn	r0, #0
   2ddd0:	b	2dd9c <policydb_user_cache@@Base+0xd480>
   2ddd4:	add	r0, r4, #16
   2ddd8:	add	r1, r4, #4
   2dddc:	bl	139c4 <__assert_fail@plt+0x2b54>
   2dde0:	cmp	r0, #0
   2dde4:	ldreq	r2, [r4, #12]
   2dde8:	ldreq	r1, [r4]
   2ddec:	beq	2dd48 <policydb_user_cache@@Base+0xd42c>
   2ddf0:	ldr	r2, [r4]
   2ddf4:	mov	r3, #1
   2ddf8:	mov	r8, r3
   2ddfc:	mov	r7, #2
   2de00:	str	r2, [sp, #4]
   2de04:	b	2dd5c <policydb_user_cache@@Base+0xd440>
   2de08:	bl	10cd8 <__stack_chk_fail@plt>
   2de0c:	ldrdeq	fp, [r2], -r8
   2de10:	strheq	r0, [r0], -ip
   2de14:	ldr	r3, [pc, #436]	; 2dfd0 <policydb_user_cache@@Base+0xd6b4>
   2de18:	ldr	ip, [pc, #436]	; 2dfd4 <policydb_user_cache@@Base+0xd6b8>
   2de1c:	add	r3, pc, r3
   2de20:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2de24:	sub	sp, sp, #136	; 0x88
   2de28:	ldr	r8, [r3, ip]
   2de2c:	mov	r6, r1
   2de30:	ldr	r4, [r2, #4]
   2de34:	mov	r9, r0
   2de38:	ldr	r5, [r2]
   2de3c:	ldr	r3, [r8]
   2de40:	str	r3, [sp, #132]	; 0x84
   2de44:	bl	10d98 <strlen@plt>
   2de48:	ldr	r2, [r4]
   2de4c:	ldr	r3, [r6]
   2de50:	cmp	r2, #0
   2de54:	str	r3, [sp, #8]
   2de58:	ldr	r3, [r4, #328]	; 0x148
   2de5c:	mov	r7, r0
   2de60:	str	r0, [sp, #4]
   2de64:	beq	2df0c <policydb_user_cache@@Base+0xd5f0>
   2de68:	cmp	r3, #8
   2de6c:	bhi	2df14 <policydb_user_cache@@Base+0xd5f8>
   2de70:	mov	sl, #2
   2de74:	add	r0, sp, #4
   2de78:	mov	r1, #4
   2de7c:	mov	r2, sl
   2de80:	mov	r3, r5
   2de84:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2de88:	cmp	sl, r0
   2de8c:	bne	2df7c <policydb_user_cache@@Base+0xd660>
   2de90:	mov	r0, r9
   2de94:	mov	r1, #1
   2de98:	mov	r2, r7
   2de9c:	mov	r3, r5
   2dea0:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2dea4:	cmp	r7, r0
   2dea8:	bne	2df7c <policydb_user_cache@@Base+0xd660>
   2deac:	ldr	r3, [r4]
   2deb0:	add	r0, r6, #4
   2deb4:	mov	r1, r5
   2deb8:	cmp	r3, #0
   2debc:	bne	2df84 <policydb_user_cache@@Base+0xd668>
   2dec0:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2dec4:	cmp	r0, #0
   2dec8:	bne	2df7c <policydb_user_cache@@Base+0xd660>
   2decc:	ldr	r3, [r4, #328]	; 0x148
   2ded0:	cmp	r3, #18
   2ded4:	bls	2df24 <policydb_user_cache@@Base+0xd608>
   2ded8:	ldr	r3, [r4]
   2dedc:	cmp	r3, #0
   2dee0:	beq	2df3c <policydb_user_cache@@Base+0xd620>
   2dee4:	sub	r3, r3, #1
   2dee8:	cmp	r3, #1
   2deec:	bls	2df68 <policydb_user_cache@@Base+0xd64c>
   2def0:	mov	r0, #0
   2def4:	ldr	r2, [sp, #132]	; 0x84
   2def8:	ldr	r3, [r8]
   2defc:	cmp	r2, r3
   2df00:	bne	2dfcc <policydb_user_cache@@Base+0xd6b0>
   2df04:	add	sp, sp, #136	; 0x88
   2df08:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2df0c:	cmp	r3, #23
   2df10:	bls	2de70 <policydb_user_cache@@Base+0xd554>
   2df14:	ldr	r3, [r6, #84]	; 0x54
   2df18:	mov	sl, #3
   2df1c:	str	r3, [sp, #12]
   2df20:	b	2de74 <policydb_user_cache@@Base+0xd558>
   2df24:	cmp	r3, #5
   2df28:	bne	2df94 <policydb_user_cache@@Base+0xd678>
   2df2c:	ldr	r3, [r4]
   2df30:	sub	r3, r3, #1
   2df34:	cmp	r3, #1
   2df38:	bhi	2def0 <policydb_user_cache@@Base+0xd5d4>
   2df3c:	add	r0, r6, #48	; 0x30
   2df40:	mov	r1, r5
   2df44:	bl	2dd10 <policydb_user_cache@@Base+0xd3f4>
   2df48:	cmp	r0, #0
   2df4c:	bne	2df7c <policydb_user_cache@@Base+0xd660>
   2df50:	add	r0, r6, #72	; 0x48
   2df54:	mov	r1, r5
   2df58:	bl	2c740 <policydb_user_cache@@Base+0xbe24>
   2df5c:	subs	r0, r0, #0
   2df60:	mvnne	r0, #0
   2df64:	b	2def4 <policydb_user_cache@@Base+0xd5d8>
   2df68:	add	r0, r6, #16
   2df6c:	mov	r1, r5
   2df70:	bl	2c494 <policydb_user_cache@@Base+0xbb78>
   2df74:	cmp	r0, #0
   2df78:	beq	2dfa0 <policydb_user_cache@@Base+0xd684>
   2df7c:	mvn	r0, #0
   2df80:	b	2def4 <policydb_user_cache@@Base+0xd5d8>
   2df84:	bl	2c880 <policydb_user_cache@@Base+0xbf64>
   2df88:	cmp	r0, #0
   2df8c:	beq	2decc <policydb_user_cache@@Base+0xd5b0>
   2df90:	b	2df7c <policydb_user_cache@@Base+0xd660>
   2df94:	bls	2def0 <policydb_user_cache@@Base+0xd5d4>
   2df98:	ldr	r3, [r4]
   2df9c:	b	2dee4 <policydb_user_cache@@Base+0xd5c8>
   2dfa0:	add	r0, r6, #24
   2dfa4:	mov	r1, r5
   2dfa8:	bl	2c494 <policydb_user_cache@@Base+0xbb78>
   2dfac:	cmp	r0, #0
   2dfb0:	bne	2df7c <policydb_user_cache@@Base+0xd660>
   2dfb4:	add	r0, r6, #32
   2dfb8:	mov	r1, r5
   2dfbc:	bl	2c494 <policydb_user_cache@@Base+0xbb78>
   2dfc0:	subs	r0, r0, #0
   2dfc4:	mvnne	r0, #0
   2dfc8:	b	2def4 <policydb_user_cache@@Base+0xd5d8>
   2dfcc:	bl	10cd8 <__stack_chk_fail@plt>
   2dfd0:	ldrdeq	fp, [r2], -ip
   2dfd4:	strheq	r0, [r0], -ip
   2dfd8:	ldr	ip, [pc, #200]	; 2e0a8 <policydb_user_cache@@Base+0xd78c>
   2dfdc:	push	{r4, r5, r6, r7, r8, r9, lr}
   2dfe0:	mov	r4, r2
   2dfe4:	ldr	r2, [pc, #192]	; 2e0ac <policydb_user_cache@@Base+0xd790>
   2dfe8:	add	ip, pc, ip
   2dfec:	ldr	r8, [r4]
   2dff0:	sub	sp, sp, #140	; 0x8c
   2dff4:	ldr	r9, [r4, #4]
   2dff8:	mov	r7, r0
   2dffc:	ldr	r5, [ip, r2]
   2e000:	mov	r6, r1
   2e004:	ldr	lr, [r4, #8]
   2e008:	add	r0, sp, #4
   2e00c:	mov	r1, #4
   2e010:	mov	r2, #3
   2e014:	ldr	ip, [r5]
   2e018:	str	r8, [sp, #4]
   2e01c:	mov	r8, r3
   2e020:	str	r9, [sp, #8]
   2e024:	str	lr, [sp, #12]
   2e028:	str	ip, [sp, #132]	; 0x84
   2e02c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e030:	cmp	r0, #3
   2e034:	bne	2e09c <policydb_user_cache@@Base+0xd780>
   2e038:	ldr	r2, [r6]
   2e03c:	cmp	r2, #18
   2e040:	bhi	2e068 <policydb_user_cache@@Base+0xd74c>
   2e044:	cmp	r2, #4
   2e048:	bhi	2e08c <policydb_user_cache@@Base+0xd770>
   2e04c:	mov	r0, #0
   2e050:	ldr	r2, [sp, #132]	; 0x84
   2e054:	ldr	r3, [r5]
   2e058:	cmp	r2, r3
   2e05c:	bne	2e0a4 <policydb_user_cache@@Base+0xd788>
   2e060:	add	sp, sp, #140	; 0x8c
   2e064:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2e068:	ldr	r3, [r7]
   2e06c:	cmp	r3, #0
   2e070:	bne	2e090 <policydb_user_cache@@Base+0xd774>
   2e074:	add	r0, r4, #12
   2e078:	mov	r1, r8
   2e07c:	bl	2dd10 <policydb_user_cache@@Base+0xd3f4>
   2e080:	subs	r0, r0, #0
   2e084:	mvnne	r0, #0
   2e088:	b	2e050 <policydb_user_cache@@Base+0xd734>
   2e08c:	ldr	r3, [r7]
   2e090:	cmp	r3, #1
   2e094:	bne	2e04c <policydb_user_cache@@Base+0xd730>
   2e098:	b	2e074 <policydb_user_cache@@Base+0xd758>
   2e09c:	mvn	r0, #0
   2e0a0:	b	2e050 <policydb_user_cache@@Base+0xd734>
   2e0a4:	bl	10cd8 <__stack_chk_fail@plt>
   2e0a8:	andeq	fp, r2, r0, lsl r0
   2e0ac:	strheq	r0, [r0], -ip
   2e0b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e0b4:	add	fp, sp, #32
   2e0b8:	ldr	r3, [pc, #848]	; 2e410 <policydb_user_cache@@Base+0xdaf4>
   2e0bc:	sub	sp, sp, #284	; 0x11c
   2e0c0:	mov	r8, r0
   2e0c4:	add	r3, pc, r3
   2e0c8:	str	r3, [fp, #-304]	; 0xfffffed0
   2e0cc:	ldr	r0, [fp, #-304]	; 0xfffffed0
   2e0d0:	subs	r6, r1, #0
   2e0d4:	ldr	r3, [pc, #824]	; 2e414 <policydb_user_cache@@Base+0xdaf8>
   2e0d8:	mov	r4, r2
   2e0dc:	ldr	r3, [r0, r3]
   2e0e0:	str	r3, [fp, #-308]	; 0xfffffecc
   2e0e4:	ldr	r3, [r3]
   2e0e8:	str	r3, [fp, #-40]	; 0xffffffd8
   2e0ec:	beq	2e3e8 <policydb_user_cache@@Base+0xdacc>
   2e0f0:	mov	r3, r6
   2e0f4:	mov	r2, #0
   2e0f8:	ldr	r3, [r3, #68]	; 0x44
   2e0fc:	add	r2, r2, #1
   2e100:	cmp	r3, #0
   2e104:	bne	2e0f8 <policydb_user_cache@@Base+0xd7dc>
   2e108:	sub	r7, fp, #36	; 0x24
   2e10c:	mov	r1, #4
   2e110:	mov	r3, r4
   2e114:	str	r2, [r7, #-260]!	; 0xfffffefc
   2e118:	mov	r2, #1
   2e11c:	mov	r0, r7
   2e120:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e124:	cmp	r0, #1
   2e128:	subeq	r7, r7, #1
   2e12c:	subeq	r5, fp, #168	; 0xa8
   2e130:	bne	2e210 <policydb_user_cache@@Base+0xd8f4>
   2e134:	ldr	ip, [r6]
   2e138:	mov	r0, r5
   2e13c:	mov	r1, #4
   2e140:	mov	r2, #2
   2e144:	mov	r3, r4
   2e148:	str	ip, [fp, #-168]	; 0xffffff58
   2e14c:	ldr	ip, [r6, #4]
   2e150:	str	ip, [fp, #-164]	; 0xffffff5c
   2e154:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e158:	cmp	r0, #2
   2e15c:	bne	2e210 <policydb_user_cache@@Base+0xd8f4>
   2e160:	add	r0, r6, #8
   2e164:	mov	r1, r4
   2e168:	bl	2cb90 <policydb_user_cache@@Base+0xc274>
   2e16c:	cmp	r0, #0
   2e170:	bne	2e210 <policydb_user_cache@@Base+0xd8f4>
   2e174:	add	r0, r6, #28
   2e178:	mov	r1, r4
   2e17c:	bl	2cb90 <policydb_user_cache@@Base+0xc274>
   2e180:	cmp	r0, #0
   2e184:	bne	2e210 <policydb_user_cache@@Base+0xd8f4>
   2e188:	ldr	r2, [r6, #48]	; 0x30
   2e18c:	cmp	r2, #0
   2e190:	beq	2e35c <policydb_user_cache@@Base+0xda40>
   2e194:	mov	ip, r0
   2e198:	ldr	r2, [r2, #8]
   2e19c:	add	ip, ip, #1
   2e1a0:	cmp	r2, #0
   2e1a4:	bne	2e198 <policydb_user_cache@@Base+0xd87c>
   2e1a8:	mov	r0, r5
   2e1ac:	mov	r1, #4
   2e1b0:	mov	r2, #1
   2e1b4:	mov	r3, r4
   2e1b8:	str	ip, [fp, #-168]	; 0xffffff58
   2e1bc:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e1c0:	cmp	r0, #1
   2e1c4:	bne	2e210 <policydb_user_cache@@Base+0xd8f4>
   2e1c8:	ldr	r9, [r6, #48]	; 0x30
   2e1cc:	cmp	r9, #0
   2e1d0:	bne	2e1e4 <policydb_user_cache@@Base+0xd8c8>
   2e1d4:	b	2e230 <policydb_user_cache@@Base+0xd914>
   2e1d8:	ldr	r9, [r9, #8]
   2e1dc:	cmp	r9, #0
   2e1e0:	beq	2e230 <policydb_user_cache@@Base+0xd914>
   2e1e4:	ldr	ip, [r9]
   2e1e8:	mov	r0, r5
   2e1ec:	mov	r1, #4
   2e1f0:	mov	r2, #2
   2e1f4:	mov	r3, r4
   2e1f8:	str	ip, [fp, #-168]	; 0xffffff58
   2e1fc:	ldr	ip, [r9, #4]
   2e200:	str	ip, [fp, #-164]	; 0xffffff5c
   2e204:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e208:	cmp	r0, #2
   2e20c:	beq	2e1d8 <policydb_user_cache@@Base+0xd8bc>
   2e210:	mvn	r0, #0
   2e214:	ldr	r1, [fp, #-308]	; 0xfffffecc
   2e218:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2e21c:	ldr	r3, [r1]
   2e220:	cmp	r2, r3
   2e224:	bne	2e40c <policydb_user_cache@@Base+0xdaf0>
   2e228:	sub	sp, fp, #32
   2e22c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e230:	ldr	r3, [r6]
   2e234:	tst	r3, #3840	; 0xf00
   2e238:	bne	2e250 <policydb_user_cache@@Base+0xd934>
   2e23c:	ldr	r6, [r6, #68]	; 0x44
   2e240:	cmp	r6, #0
   2e244:	bne	2e134 <policydb_user_cache@@Base+0xd818>
   2e248:	mov	r0, #0
   2e24c:	b	2e214 <policydb_user_cache@@Base+0xd8f8>
   2e250:	ldr	r3, [r8, #328]	; 0x148
   2e254:	str	sp, [fp, #-312]	; 0xfffffec8
   2e258:	sub	sp, sp, #40	; 0x28
   2e25c:	cmp	r3, #17
   2e260:	mov	r9, sp
   2e264:	bls	2e304 <policydb_user_cache@@Base+0xd9e8>
   2e268:	ldr	sl, [r8, #12]
   2e26c:	cmp	sl, #0
   2e270:	bne	2e364 <policydb_user_cache@@Base+0xda48>
   2e274:	ldr	lr, [r6, #52]	; 0x34
   2e278:	mov	r1, #1
   2e27c:	mov	r2, r1
   2e280:	mov	r0, r7
   2e284:	mov	r3, r4
   2e288:	ldrb	lr, [lr]
   2e28c:	strb	lr, [fp, #-297]	; 0xfffffed7
   2e290:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e294:	cmp	r0, #1
   2e298:	bne	2e354 <policydb_user_cache@@Base+0xda38>
   2e29c:	ldr	lr, [r6, #52]	; 0x34
   2e2a0:	mov	r1, r0
   2e2a4:	mov	r2, r0
   2e2a8:	mov	r3, r4
   2e2ac:	mov	r0, r7
   2e2b0:	ldrb	lr, [lr, #1]
   2e2b4:	strb	lr, [fp, #-297]	; 0xfffffed7
   2e2b8:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e2bc:	cmp	r0, #1
   2e2c0:	bne	2e354 <policydb_user_cache@@Base+0xda38>
   2e2c4:	ldr	r2, [r6, #52]	; 0x34
   2e2c8:	add	r3, r2, sl
   2e2cc:	ldr	r3, [r3, #4]
   2e2d0:	str	r3, [r9, sl]
   2e2d4:	add	sl, sl, #4
   2e2d8:	cmp	sl, #32
   2e2dc:	bne	2e2c8 <policydb_user_cache@@Base+0xd9ac>
   2e2e0:	mov	r0, r9
   2e2e4:	mov	r1, #4
   2e2e8:	mov	r2, #8
   2e2ec:	mov	r3, r4
   2e2f0:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e2f4:	cmp	r0, #8
   2e2f8:	bne	2e354 <policydb_user_cache@@Base+0xda38>
   2e2fc:	ldr	sp, [fp, #-312]	; 0xfffffec8
   2e300:	b	2e23c <policydb_user_cache@@Base+0xd920>
   2e304:	ldr	r2, [r4, #20]
   2e308:	cmp	r2, #0
   2e30c:	beq	2e3d8 <policydb_user_cache@@Base+0xdabc>
   2e310:	ldr	ip, [r2, #12]
   2e314:	cmp	ip, #0
   2e318:	beq	2e354 <policydb_user_cache@@Base+0xda38>
   2e31c:	ldr	r4, [pc, #244]	; 2e418 <policydb_user_cache@@Base+0xdafc>
   2e320:	mov	lr, #1
   2e324:	ldr	r5, [pc, #240]	; 2e41c <policydb_user_cache@@Base+0xdb00>
   2e328:	mov	r1, r2
   2e32c:	add	r4, pc, r4
   2e330:	ldr	r0, [r2, #16]
   2e334:	add	r5, pc, r5
   2e338:	add	r4, r4, #44	; 0x2c
   2e33c:	str	r5, [r2, #4]
   2e340:	str	r4, [r2, #8]
   2e344:	str	lr, [r2]
   2e348:	ldr	r2, [pc, #208]	; 2e420 <policydb_user_cache@@Base+0xdb04>
   2e34c:	add	r2, pc, r2
   2e350:	blx	ip
   2e354:	ldr	sp, [fp, #-312]	; 0xfffffec8
   2e358:	b	2e210 <policydb_user_cache@@Base+0xd8f4>
   2e35c:	mov	ip, r2
   2e360:	b	2e1a8 <policydb_user_cache@@Base+0xd88c>
   2e364:	ldr	r3, [r4, #20]
   2e368:	cmp	r3, #0
   2e36c:	beq	2e3c8 <policydb_user_cache@@Base+0xdaac>
   2e370:	ldr	ip, [r3, #12]
   2e374:	cmp	ip, #0
   2e378:	beq	2e354 <policydb_user_cache@@Base+0xda38>
   2e37c:	ldr	r0, [pc, #160]	; 2e424 <policydb_user_cache@@Base+0xdb08>
   2e380:	mov	lr, #1
   2e384:	ldr	r2, [pc, #156]	; 2e428 <policydb_user_cache@@Base+0xdb0c>
   2e388:	mov	r1, r3
   2e38c:	add	r0, pc, r0
   2e390:	ldr	r4, [pc, #148]	; 2e42c <policydb_user_cache@@Base+0xdb10>
   2e394:	add	r0, r0, #44	; 0x2c
   2e398:	str	r0, [r3, #8]
   2e39c:	ldr	r0, [fp, #-304]	; 0xfffffed0
   2e3a0:	add	r4, pc, r4
   2e3a4:	str	lr, [r3]
   2e3a8:	str	r4, [r3, #4]
   2e3ac:	ldr	lr, [r0, r2]
   2e3b0:	ldr	r2, [pc, #120]	; 2e430 <policydb_user_cache@@Base+0xdb14>
   2e3b4:	ldr	r0, [r3, #16]
   2e3b8:	add	r2, pc, r2
   2e3bc:	ldr	r3, [lr, sl, lsl #2]
   2e3c0:	blx	ip
   2e3c4:	b	2e354 <policydb_user_cache@@Base+0xda38>
   2e3c8:	ldr	r3, [pc, #100]	; 2e434 <policydb_user_cache@@Base+0xdb18>
   2e3cc:	ldr	r2, [fp, #-304]	; 0xfffffed0
   2e3d0:	ldr	r3, [r2, r3]
   2e3d4:	b	2e370 <policydb_user_cache@@Base+0xda54>
   2e3d8:	ldr	r2, [pc, #84]	; 2e434 <policydb_user_cache@@Base+0xdb18>
   2e3dc:	ldr	r1, [fp, #-304]	; 0xfffffed0
   2e3e0:	ldr	r2, [r1, r2]
   2e3e4:	b	2e310 <policydb_user_cache@@Base+0xd9f4>
   2e3e8:	sub	r0, fp, #36	; 0x24
   2e3ec:	mov	r3, r2
   2e3f0:	mov	r1, #4
   2e3f4:	mov	r2, #1
   2e3f8:	str	r6, [r0, #-260]!	; 0xfffffefc
   2e3fc:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e400:	cmp	r0, #1
   2e404:	beq	2e248 <policydb_user_cache@@Base+0xd92c>
   2e408:	b	2e210 <policydb_user_cache@@Base+0xd8f4>
   2e40c:	bl	10cd8 <__stack_chk_fail@plt>
   2e410:	andeq	sl, r2, r4, lsr pc
   2e414:	strheq	r0, [r0], -ip
   2e418:	andeq	r7, r1, r4, ror #16
   2e41c:	andeq	r4, r1, r8, lsr lr
   2e420:	andeq	r6, r1, ip, lsl lr
   2e424:	andeq	r7, r1, r4, lsl #16
   2e428:	strheq	r0, [r0], -r4
   2e42c:	andeq	r4, r1, ip, asr #27
   2e430:	andeq	r6, r1, r4, lsl lr
   2e434:	andeq	r0, r0, ip, asr #1
   2e438:	ldr	r3, [pc, #552]	; 2e668 <policydb_user_cache@@Base+0xdd4c>
   2e43c:	push	{r4, r5, r6, r7, r8, r9, lr}
   2e440:	subs	r7, r1, #0
   2e444:	ldr	r1, [pc, #544]	; 2e66c <policydb_user_cache@@Base+0xdd50>
   2e448:	add	r3, pc, r3
   2e44c:	sub	sp, sp, #20
   2e450:	mov	r8, r0
   2e454:	mov	r5, r2
   2e458:	ldr	r9, [r3, r1]
   2e45c:	ldr	r3, [r9]
   2e460:	str	r3, [sp, #12]
   2e464:	beq	2e63c <policydb_user_cache@@Base+0xdd20>
   2e468:	mov	r3, r7
   2e46c:	mov	r2, #0
   2e470:	ldr	r3, [r3, #52]	; 0x34
   2e474:	add	r2, r2, #1
   2e478:	cmp	r3, #0
   2e47c:	bne	2e470 <policydb_user_cache@@Base+0xdb54>
   2e480:	add	r0, sp, #16
   2e484:	mov	r1, #4
   2e488:	mov	r3, r5
   2e48c:	str	r2, [r0, #-16]!
   2e490:	mov	r2, #1
   2e494:	mov	r0, sp
   2e498:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e49c:	cmp	r0, #1
   2e4a0:	addeq	r6, sp, #4
   2e4a4:	bne	2e554 <policydb_user_cache@@Base+0xdc38>
   2e4a8:	ldr	ip, [r7]
   2e4ac:	mov	r0, r6
   2e4b0:	mov	r1, #4
   2e4b4:	mov	r2, #1
   2e4b8:	mov	r3, r5
   2e4bc:	str	ip, [sp, #4]
   2e4c0:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e4c4:	cmp	r0, #1
   2e4c8:	bne	2e554 <policydb_user_cache@@Base+0xdc38>
   2e4cc:	ldr	ip, [r7, #4]
   2e4d0:	cmp	ip, #0
   2e4d4:	beq	2e634 <policydb_user_cache@@Base+0xdd18>
   2e4d8:	mov	lr, #0
   2e4dc:	ldr	ip, [ip, #8]
   2e4e0:	add	lr, lr, #1
   2e4e4:	cmp	ip, #0
   2e4e8:	bne	2e4dc <policydb_user_cache@@Base+0xdbc0>
   2e4ec:	mov	r0, r6
   2e4f0:	mov	r1, #4
   2e4f4:	mov	r2, #1
   2e4f8:	mov	r3, r5
   2e4fc:	str	lr, [sp, #4]
   2e500:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e504:	cmp	r0, #1
   2e508:	bne	2e554 <policydb_user_cache@@Base+0xdc38>
   2e50c:	ldr	r4, [r7, #4]
   2e510:	cmp	r4, #0
   2e514:	bne	2e528 <policydb_user_cache@@Base+0xdc0c>
   2e518:	b	2e570 <policydb_user_cache@@Base+0xdc54>
   2e51c:	ldr	r4, [r4, #8]
   2e520:	cmp	r4, #0
   2e524:	beq	2e570 <policydb_user_cache@@Base+0xdc54>
   2e528:	ldr	lr, [r4]
   2e52c:	mov	r0, r6
   2e530:	ldr	ip, [r4, #4]
   2e534:	mov	r1, #4
   2e538:	mov	r2, #2
   2e53c:	mov	r3, r5
   2e540:	str	lr, [sp, #4]
   2e544:	str	ip, [sp, #8]
   2e548:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e54c:	cmp	r0, #2
   2e550:	beq	2e51c <policydb_user_cache@@Base+0xdc00>
   2e554:	mvn	r0, #0
   2e558:	ldr	r2, [sp, #12]
   2e55c:	ldr	r3, [r9]
   2e560:	cmp	r2, r3
   2e564:	bne	2e664 <policydb_user_cache@@Base+0xdd48>
   2e568:	add	sp, sp, #20
   2e56c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2e570:	ldr	r3, [r8]
   2e574:	cmp	r3, #0
   2e578:	bne	2e5d8 <policydb_user_cache@@Base+0xdcbc>
   2e57c:	mov	r0, r8
   2e580:	ldr	r1, [r7, #8]
   2e584:	mov	r2, r5
   2e588:	bl	2d528 <policydb_user_cache@@Base+0xcc0c>
   2e58c:	cmp	r0, #0
   2e590:	bne	2e554 <policydb_user_cache@@Base+0xdc38>
   2e594:	mov	r0, r8
   2e598:	ldr	r1, [r7, #12]
   2e59c:	mov	r2, r5
   2e5a0:	bl	2d528 <policydb_user_cache@@Base+0xcc0c>
   2e5a4:	cmp	r0, #0
   2e5a8:	bne	2e554 <policydb_user_cache@@Base+0xdc38>
   2e5ac:	ldr	r3, [r8]
   2e5b0:	cmp	r3, #0
   2e5b4:	beq	2e5c4 <policydb_user_cache@@Base+0xdca8>
   2e5b8:	ldr	r3, [r8, #328]	; 0x148
   2e5bc:	cmp	r3, #13
   2e5c0:	bhi	2e60c <policydb_user_cache@@Base+0xdcf0>
   2e5c4:	ldr	r7, [r7, #52]	; 0x34
   2e5c8:	cmp	r7, #0
   2e5cc:	bne	2e4a8 <policydb_user_cache@@Base+0xdb8c>
   2e5d0:	mov	r0, #0
   2e5d4:	b	2e558 <policydb_user_cache@@Base+0xdc3c>
   2e5d8:	mov	r0, r8
   2e5dc:	ldr	r1, [r7, #16]
   2e5e0:	mov	r2, r5
   2e5e4:	bl	2e0b0 <policydb_user_cache@@Base+0xd794>
   2e5e8:	cmp	r0, #0
   2e5ec:	bne	2e554 <policydb_user_cache@@Base+0xdc38>
   2e5f0:	mov	r0, r8
   2e5f4:	ldr	r1, [r7, #20]
   2e5f8:	mov	r2, r5
   2e5fc:	bl	2e0b0 <policydb_user_cache@@Base+0xd794>
   2e600:	cmp	r0, #0
   2e604:	beq	2e5ac <policydb_user_cache@@Base+0xdc90>
   2e608:	b	2e554 <policydb_user_cache@@Base+0xdc38>
   2e60c:	ldr	ip, [r7, #56]	; 0x38
   2e610:	mov	r0, r6
   2e614:	mov	r1, #4
   2e618:	mov	r2, #1
   2e61c:	mov	r3, r5
   2e620:	str	ip, [sp, #4]
   2e624:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e628:	cmp	r0, #1
   2e62c:	beq	2e5c4 <policydb_user_cache@@Base+0xdca8>
   2e630:	b	2e554 <policydb_user_cache@@Base+0xdc38>
   2e634:	mov	lr, ip
   2e638:	b	2e4ec <policydb_user_cache@@Base+0xdbd0>
   2e63c:	add	r0, sp, #16
   2e640:	mov	r3, r2
   2e644:	mov	r1, #4
   2e648:	mov	r2, #1
   2e64c:	str	r7, [r0, #-16]!
   2e650:	mov	r0, sp
   2e654:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e658:	cmp	r0, #1
   2e65c:	beq	2e5d0 <policydb_user_cache@@Base+0xdcb4>
   2e660:	b	2e554 <policydb_user_cache@@Base+0xdc38>
   2e664:	bl	10cd8 <__stack_chk_fail@plt>
   2e668:			; <UNDEFINED> instruction: 0x0002abb0
   2e66c:	strheq	r0, [r0], -ip
   2e670:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e674:	sub	sp, sp, #380	; 0x17c
   2e678:	ldr	r4, [pc, #3808]	; 2f560 <policydb_user_cache@@Base+0xec44>
   2e67c:	mov	fp, r0
   2e680:	ldr	r5, [r0, #16]
   2e684:	add	r4, pc, r4
   2e688:	str	r4, [sp, #20]
   2e68c:	ldr	r3, [pc, #3792]	; 2f564 <policydb_user_cache@@Base+0xec48>
   2e690:	cmp	r5, #0
   2e694:	ldr	ip, [sp, #20]
   2e698:	mov	r4, r1
   2e69c:	str	r5, [sp, #12]
   2e6a0:	ldr	r3, [ip, r3]
   2e6a4:	str	r3, [sp, #24]
   2e6a8:	ldr	r3, [r3]
   2e6ac:	str	r3, [sp, #372]	; 0x174
   2e6b0:	bne	2f8e0 <policydb_user_cache@@Base+0xefc4>
   2e6b4:	ldr	r3, [r0, #20]
   2e6b8:	str	r1, [sp, #72]	; 0x48
   2e6bc:	cmp	r3, #0
   2e6c0:	str	r0, [sp, #76]	; 0x4c
   2e6c4:	bne	2e918 <policydb_user_cache@@Base+0xdffc>
   2e6c8:	ldr	r3, [sp, #12]
   2e6cc:	ldr	r2, [fp]
   2e6d0:	ldr	r9, [fp, #332]	; 0x14c
   2e6d4:	cmp	r2, #0
   2e6d8:	and	r9, r9, #6
   2e6dc:	orr	r9, r3, r9
   2e6e0:	bne	2e950 <policydb_user_cache@@Base+0xe034>
   2e6e4:	ldr	r1, [pc, #3708]	; 2f568 <policydb_user_cache@@Base+0xec4c>
   2e6e8:	movw	r3, #65420	; 0xff8c
   2e6ec:	ldr	ip, [sp, #20]
   2e6f0:	movt	r3, #63868	; 0xf97c
   2e6f4:	ldr	r2, [fp, #12]
   2e6f8:	str	r3, [sp, #116]	; 0x74
   2e6fc:	ldr	r3, [ip, r1]
   2e700:	ldr	r8, [r3, r2, lsl #2]
   2e704:	mov	r0, r8
   2e708:	bl	10d98 <strlen@plt>
   2e70c:	mov	sl, r0
   2e710:	add	r5, sp, #116	; 0x74
   2e714:	mov	r1, #4
   2e718:	mov	r2, #2
   2e71c:	mov	r3, r4
   2e720:	mov	r0, r5
   2e724:	str	r5, [sp, #28]
   2e728:	str	sl, [sp, #120]	; 0x78
   2e72c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e730:	cmp	r0, #2
   2e734:	mov	r5, r0
   2e738:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2e73c:	mov	r0, r8
   2e740:	mov	r1, #1
   2e744:	mov	r2, sl
   2e748:	mov	r3, r4
   2e74c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e750:	cmp	sl, r0
   2e754:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2e758:	ldr	r0, [fp, #328]	; 0x148
   2e75c:	ldr	r1, [fp]
   2e760:	ldr	r2, [fp, #12]
   2e764:	bl	20a80 <policydb_user_cache@@Base+0x164>
   2e768:	cmp	r0, #0
   2e76c:	str	r0, [sp, #36]	; 0x24
   2e770:	beq	2eba4 <policydb_user_cache@@Base+0xe288>
   2e774:	ldr	r2, [fp]
   2e778:	add	r0, sp, #376	; 0x178
   2e77c:	ldr	r1, [fp, #328]	; 0x148
   2e780:	cmp	r2, #0
   2e784:	strne	r2, [sp, #116]	; 0x74
   2e788:	moveq	lr, r5
   2e78c:	movne	r2, #1
   2e790:	moveq	r5, #1
   2e794:	add	r2, r0, r2, lsl #2
   2e798:	add	r3, r0, r5, lsl #2
   2e79c:	movne	lr, #3
   2e7a0:	str	r1, [r2, #-260]	; 0xfffffefc
   2e7a4:	add	lr, r0, lr, lsl #2
   2e7a8:	str	r9, [r3, #-260]	; 0xfffffefc
   2e7ac:	movne	ip, #4
   2e7b0:	ldr	r3, [sp, #36]	; 0x24
   2e7b4:	moveq	ip, #3
   2e7b8:	movne	r8, #5
   2e7bc:	moveq	r8, #4
   2e7c0:	add	ip, r0, ip, lsl #2
   2e7c4:	mov	r1, #4
   2e7c8:	ldr	r5, [r3, #8]
   2e7cc:	add	r0, sp, #116	; 0x74
   2e7d0:	mov	r2, r8
   2e7d4:	mov	r3, r4
   2e7d8:	str	r5, [lr, #-260]	; 0xfffffefc
   2e7dc:	ldr	r5, [sp, #36]	; 0x24
   2e7e0:	ldr	lr, [r5, #12]
   2e7e4:	str	lr, [ip, #-260]	; 0xfffffefc
   2e7e8:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e7ec:	cmp	r0, r8
   2e7f0:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2e7f4:	ldr	r1, [fp]
   2e7f8:	cmp	r1, #2
   2e7fc:	beq	2eec4 <policydb_user_cache@@Base+0xe5a8>
   2e800:	ldr	r5, [fp, #328]	; 0x148
   2e804:	cmp	r5, #21
   2e808:	bls	2e9d0 <policydb_user_cache@@Base+0xe0b4>
   2e80c:	cmp	r1, #0
   2e810:	beq	2ea6c <policydb_user_cache@@Base+0xe150>
   2e814:	sub	r3, r1, #1
   2e818:	cmp	r3, #1
   2e81c:	bls	2ea6c <policydb_user_cache@@Base+0xe150>
   2e820:	cmp	r5, #22
   2e824:	bls	2e9d8 <policydb_user_cache@@Base+0xe0bc>
   2e828:	cmp	r1, #0
   2e82c:	beq	2f8c8 <policydb_user_cache@@Base+0xefac>
   2e830:	ldr	r6, [sp, #36]	; 0x24
   2e834:	ldr	r8, [r6, #8]
   2e838:	cmp	r8, #0
   2e83c:	beq	2ea8c <policydb_user_cache@@Base+0xe170>
   2e840:	ldr	r6, [pc, #3364]	; 2f56c <policydb_user_cache@@Base+0xec50>
   2e844:	add	r7, sp, #72	; 0x48
   2e848:	ldr	ip, [pc, #3360]	; 2f570 <policydb_user_cache@@Base+0xec54>
   2e84c:	mov	r9, #0
   2e850:	ldr	r5, [pc, #3356]	; 2f574 <policydb_user_cache@@Base+0xec58>
   2e854:	add	r6, pc, r6
   2e858:	add	sl, sp, #120	; 0x78
   2e85c:	add	ip, pc, ip
   2e860:	add	r5, pc, r5
   2e864:	str	sl, [sp, #16]
   2e868:	str	r5, [sp, #40]	; 0x28
   2e86c:	mov	sl, r9
   2e870:	str	ip, [sp, #32]
   2e874:	mov	r9, r7
   2e878:	sub	r6, r6, #4
   2e87c:	mov	r5, fp
   2e880:	add	r7, sp, #116	; 0x74
   2e884:	b	2e8b0 <policydb_user_cache@@Base+0xdf94>
   2e888:	ldr	r0, [r5, #24]
   2e88c:	mov	r2, r9
   2e890:	ldr	r1, [r6, #4]!
   2e894:	bl	14b94 <__assert_fail@plt+0x3d24>
   2e898:	cmp	r0, #0
   2e89c:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2e8a0:	add	sl, sl, #1
   2e8a4:	add	r5, r5, #8
   2e8a8:	cmp	sl, r8
   2e8ac:	beq	2ea8c <policydb_user_cache@@Base+0xe170>
   2e8b0:	ldr	r3, [r5, #28]
   2e8b4:	cmp	sl, #3
   2e8b8:	ldr	r0, [r5, #24]
   2e8bc:	str	r3, [sp, #116]	; 0x74
   2e8c0:	ldr	r3, [r0, #8]
   2e8c4:	str	r3, [sp, #120]	; 0x78
   2e8c8:	beq	3006c <policydb_user_cache@@Base+0xf750>
   2e8cc:	cmp	sl, #2
   2e8d0:	beq	30040 <policydb_user_cache@@Base+0xf724>
   2e8d4:	mov	r0, r7
   2e8d8:	mov	r1, #4
   2e8dc:	mov	r2, #2
   2e8e0:	mov	r3, r4
   2e8e4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2e8e8:	cmp	r0, #2
   2e8ec:	beq	2e888 <policydb_user_cache@@Base+0xdf6c>
   2e8f0:	mvn	r5, #0
   2e8f4:	str	r5, [sp, #12]
   2e8f8:	ldr	r4, [sp, #24]
   2e8fc:	ldr	r2, [sp, #372]	; 0x174
   2e900:	ldr	r0, [sp, #12]
   2e904:	ldr	r3, [r4]
   2e908:	cmp	r2, r3
   2e90c:	bne	3003c <policydb_user_cache@@Base+0xf720>
   2e910:	add	sp, sp, #380	; 0x17c
   2e914:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e918:	ldr	r3, [r0, #328]	; 0x148
   2e91c:	cmp	r3, #18
   2e920:	bhi	2e9c8 <policydb_user_cache@@Base+0xe0ac>
   2e924:	ldr	r2, [r0]
   2e928:	cmp	r2, #0
   2e92c:	beq	2e96c <policydb_user_cache@@Base+0xe050>
   2e930:	cmp	r3, #4
   2e934:	bhi	2e944 <policydb_user_cache@@Base+0xe028>
   2e938:	sub	r2, r2, #1
   2e93c:	cmp	r2, #1
   2e940:	bls	2e96c <policydb_user_cache@@Base+0xe050>
   2e944:	ldr	r9, [fp, #332]	; 0x14c
   2e948:	and	r9, r9, #6
   2e94c:	orr	r9, r9, #1
   2e950:	ldr	r8, [pc, #3104]	; 2f578 <policydb_user_cache@@Base+0xec5c>
   2e954:	movw	r3, #65421	; 0xff8d
   2e958:	mov	sl, #15
   2e95c:	movt	r3, #63868	; 0xf97c
   2e960:	add	r8, pc, r8
   2e964:	str	r3, [sp, #116]	; 0x74
   2e968:	b	2e710 <policydb_user_cache@@Base+0xddf4>
   2e96c:	ldr	r2, [r4, #20]
   2e970:	cmp	r2, #0
   2e974:	beq	2ef60 <policydb_user_cache@@Base+0xe644>
   2e978:	ldr	ip, [r2, #12]
   2e97c:	cmp	ip, #0
   2e980:	beq	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2e984:	ldr	r4, [pc, #3056]	; 2f57c <policydb_user_cache@@Base+0xec60>
   2e988:	mov	lr, #1
   2e98c:	ldr	r5, [pc, #3052]	; 2f580 <policydb_user_cache@@Base+0xec64>
   2e990:	mov	r1, r2
   2e994:	add	r4, pc, r4
   2e998:	ldr	r0, [r2, #16]
   2e99c:	add	r5, pc, r5
   2e9a0:	add	r4, r4, #60	; 0x3c
   2e9a4:	str	r5, [r2, #4]
   2e9a8:	mvn	r6, #0
   2e9ac:	str	r4, [r2, #8]
   2e9b0:	str	lr, [r2]
   2e9b4:	ldr	r2, [pc, #3016]	; 2f584 <policydb_user_cache@@Base+0xec68>
   2e9b8:	str	r6, [sp, #12]
   2e9bc:	add	r2, pc, r2
   2e9c0:	blx	ip
   2e9c4:	b	2e8f8 <policydb_user_cache@@Base+0xdfdc>
   2e9c8:	mov	r3, #1
   2e9cc:	b	2e6cc <policydb_user_cache@@Base+0xddb0>
   2e9d0:	cmp	r5, #6
   2e9d4:	bhi	2e814 <policydb_user_cache@@Base+0xdef8>
   2e9d8:	cmp	r1, #0
   2e9dc:	bne	2e830 <policydb_user_cache@@Base+0xdf14>
   2e9e0:	ldr	ip, [fp, #320]	; 0x140
   2e9e4:	ldr	r8, [fp, #324]	; 0x144
   2e9e8:	cmp	ip, #0
   2e9ec:	ldrne	r1, [ip]
   2e9f0:	cmp	r1, r8
   2e9f4:	bcs	2e830 <policydb_user_cache@@Base+0xdf14>
   2e9f8:	ldr	lr, [ip, #8]
   2e9fc:	ldr	r0, [ip]
   2ea00:	ldr	r2, [ip, #12]
   2ea04:	rsb	r3, r0, r1
   2ea08:	lsr	r6, lr, r3
   2ea0c:	rsb	r9, r3, #32
   2ea10:	sub	lr, r3, #32
   2ea14:	orr	r6, r6, r2, lsl r9
   2ea18:	orr	r6, r6, r2, lsr lr
   2ea1c:	lsr	r7, r2, r3
   2ea20:	mov	r2, #1
   2ea24:	mov	r3, #0
   2ea28:	and	r2, r2, r6
   2ea2c:	and	r3, r3, r7
   2ea30:	orrs	lr, r2, r3
   2ea34:	bne	2eb3c <policydb_user_cache@@Base+0xe220>
   2ea38:	add	r0, r0, #63	; 0x3f
   2ea3c:	cmp	r1, r0
   2ea40:	beq	2ea54 <policydb_user_cache@@Base+0xe138>
   2ea44:	add	r1, r1, #1
   2ea48:	cmp	r1, r8
   2ea4c:	bcc	2e9f8 <policydb_user_cache@@Base+0xe0dc>
   2ea50:	b	2e830 <policydb_user_cache@@Base+0xdf14>
   2ea54:	ldr	r3, [ip, #16]
   2ea58:	cmp	r3, #0
   2ea5c:	beq	2ea44 <policydb_user_cache@@Base+0xe128>
   2ea60:	ldr	r1, [r3]
   2ea64:	mov	ip, r3
   2ea68:	b	2e9f0 <policydb_user_cache@@Base+0xe0d4>
   2ea6c:	add	r0, fp, #312	; 0x138
   2ea70:	mov	r1, r4
   2ea74:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2ea78:	cmn	r0, #1
   2ea7c:	beq	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2ea80:	ldr	r5, [fp, #328]	; 0x148
   2ea84:	ldr	r1, [fp]
   2ea88:	b	2e820 <policydb_user_cache@@Base+0xdf04>
   2ea8c:	ldr	r9, [fp]
   2ea90:	cmp	r9, #0
   2ea94:	bne	2ebfc <policydb_user_cache@@Base+0xe2e0>
   2ea98:	ldr	r3, [fp, #328]	; 0x148
   2ea9c:	add	r7, fp, #208	; 0xd0
   2eaa0:	cmp	r3, #19
   2eaa4:	bls	2ef70 <policydb_user_cache@@Base+0xe654>
   2eaa8:	ldr	ip, [fp, #212]	; 0xd4
   2eaac:	add	r0, sp, #376	; 0x178
   2eab0:	mov	r1, #4
   2eab4:	mov	r2, #1
   2eab8:	mov	r3, r4
   2eabc:	str	ip, [r0, #-312]!	; 0xfffffec8
   2eac0:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2eac4:	cmp	r0, #1
   2eac8:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2eacc:	ldr	r3, [fp, #216]	; 0xd8
   2ead0:	cmp	r3, #0
   2ead4:	eorne	r6, r9, #1
   2ead8:	addne	r5, sp, #64	; 0x40
   2eadc:	movne	r8, #0
   2eae0:	beq	2f8fc <policydb_user_cache@@Base+0xefe0>
   2eae4:	ldr	r3, [r7]
   2eae8:	ldr	sl, [r3, r8, lsl #2]
   2eaec:	cmp	sl, #0
   2eaf0:	bne	2eb04 <policydb_user_cache@@Base+0xe1e8>
   2eaf4:	b	2f8ec <policydb_user_cache@@Base+0xefd0>
   2eaf8:	ldr	sl, [sl, #16]
   2eafc:	cmp	sl, #0
   2eb00:	beq	2f8ec <policydb_user_cache@@Base+0xefd0>
   2eb04:	str	r6, [sp]
   2eb08:	mov	r0, fp
   2eb0c:	str	r5, [sp, #4]
   2eb10:	mov	r1, sl
   2eb14:	mov	r2, r4
   2eb18:	mov	r3, #1
   2eb1c:	bl	2cf18 <policydb_user_cache@@Base+0xc5fc>
   2eb20:	cmp	r0, #0
   2eb24:	beq	2eaf8 <policydb_user_cache@@Base+0xe1dc>
   2eb28:	cmp	r9, #0
   2eb2c:	beq	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2eb30:	add	r0, sp, #100	; 0x64
   2eb34:	bl	31020 <policydb_user_cache@@Base+0x10704>
   2eb38:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2eb3c:	ldr	r2, [r4, #20]
   2eb40:	cmp	r2, #0
   2eb44:	beq	2ffd8 <policydb_user_cache@@Base+0xf6bc>
   2eb48:	ldr	ip, [r2, #12]
   2eb4c:	cmp	ip, #0
   2eb50:	beq	2e830 <policydb_user_cache@@Base+0xdf14>
   2eb54:	ldr	r0, [pc, #2604]	; 2f588 <policydb_user_cache@@Base+0xec6c>
   2eb58:	mov	r1, #2
   2eb5c:	ldr	lr, [pc, #2600]	; 2f58c <policydb_user_cache@@Base+0xec70>
   2eb60:	mov	r3, r5
   2eb64:	add	r0, pc, r0
   2eb68:	str	r1, [r2]
   2eb6c:	add	lr, pc, lr
   2eb70:	mov	r1, r2
   2eb74:	add	r0, r0, #60	; 0x3c
   2eb78:	str	lr, [r2, #4]
   2eb7c:	str	r0, [r2, #8]
   2eb80:	ldr	r0, [r2, #16]
   2eb84:	ldr	r2, [pc, #2564]	; 2f590 <policydb_user_cache@@Base+0xec74>
   2eb88:	add	r2, pc, r2
   2eb8c:	blx	ip
   2eb90:	ldr	r3, [fp, #328]	; 0x148
   2eb94:	cmp	r3, #22
   2eb98:	ldrhi	r1, [fp]
   2eb9c:	bls	2e830 <policydb_user_cache@@Base+0xdf14>
   2eba0:	b	2e828 <policydb_user_cache@@Base+0xdf0c>
   2eba4:	ldr	r2, [r4, #20]
   2eba8:	cmp	r2, #0
   2ebac:	beq	2ffe8 <policydb_user_cache@@Base+0xf6cc>
   2ebb0:	ldr	ip, [r2, #12]
   2ebb4:	cmp	ip, #0
   2ebb8:	beq	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2ebbc:	ldr	lr, [pc, #2512]	; 2f594 <policydb_user_cache@@Base+0xec78>
   2ebc0:	mov	r0, #1
   2ebc4:	ldr	r4, [pc, #2508]	; 2f598 <policydb_user_cache@@Base+0xec7c>
   2ebc8:	mov	r1, r2
   2ebcc:	add	lr, pc, lr
   2ebd0:	ldr	r3, [fp, #328]	; 0x148
   2ebd4:	add	r4, pc, r4
   2ebd8:	add	lr, lr, #60	; 0x3c
   2ebdc:	stm	r2, {r0, r4, lr}
   2ebe0:	mvn	r7, #0
   2ebe4:	ldr	r0, [r2, #16]
   2ebe8:	ldr	r2, [pc, #2476]	; 2f59c <policydb_user_cache@@Base+0xec80>
   2ebec:	str	r7, [sp, #12]
   2ebf0:	add	r2, pc, r2
   2ebf4:	blx	ip
   2ebf8:	b	2e8f8 <policydb_user_cache@@Base+0xdfdc>
   2ebfc:	ldr	r6, [fp, #200]	; 0xc8
   2ec00:	cmp	r6, #0
   2ec04:	str	r6, [sp, #56]	; 0x38
   2ec08:	beq	303fc <policydb_user_cache@@Base+0xfae0>
   2ec0c:	mov	r3, r6
   2ec10:	mov	r2, #0
   2ec14:	ldr	r3, [r3, #12]
   2ec18:	add	r2, r2, #1
   2ec1c:	cmp	r3, #0
   2ec20:	bne	2ec14 <policydb_user_cache@@Base+0xe2f8>
   2ec24:	add	r7, sp, #376	; 0x178
   2ec28:	mov	r1, #4
   2ec2c:	mov	r3, r4
   2ec30:	str	r2, [r7, #-308]!	; 0xfffffecc
   2ec34:	mov	r2, #1
   2ec38:	mov	r0, r7
   2ec3c:	str	r7, [sp, #60]	; 0x3c
   2ec40:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2ec44:	cmp	r0, #1
   2ec48:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2ec4c:	ldr	r3, [pc, #2380]	; 2f5a0 <policydb_user_cache@@Base+0xec84>
   2ec50:	ldr	r7, [pc, #2380]	; 2f5a4 <policydb_user_cache@@Base+0xec88>
   2ec54:	ldr	ip, [pc, #2380]	; 2f5a8 <policydb_user_cache@@Base+0xec8c>
   2ec58:	add	r3, pc, r3
   2ec5c:	ldr	r5, [pc, #2376]	; 2f5ac <policydb_user_cache@@Base+0xec90>
   2ec60:	add	r7, pc, r7
   2ec64:	add	ip, pc, ip
   2ec68:	add	r3, r3, #96	; 0x60
   2ec6c:	add	r5, pc, r5
   2ec70:	str	r7, [sp, #44]	; 0x2c
   2ec74:	str	ip, [sp, #48]	; 0x30
   2ec78:	str	r3, [sp, #40]	; 0x28
   2ec7c:	str	r5, [sp, #52]	; 0x34
   2ec80:	str	fp, [sp, #16]
   2ec84:	ldr	r6, [sp, #56]	; 0x38
   2ec88:	ldr	r3, [r6]
   2ec8c:	cmp	r3, #0
   2ec90:	beq	2fff8 <policydb_user_cache@@Base+0xf6dc>
   2ec94:	mov	ip, #0
   2ec98:	ldr	r3, [r3, #244]	; 0xf4
   2ec9c:	add	ip, ip, #1
   2eca0:	cmp	r3, #0
   2eca4:	bne	2ec98 <policydb_user_cache@@Base+0xe37c>
   2eca8:	ldr	r0, [sp, #60]	; 0x3c
   2ecac:	mov	r1, #4
   2ecb0:	mov	r2, #1
   2ecb4:	mov	r3, r4
   2ecb8:	str	ip, [sp, #68]	; 0x44
   2ecbc:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2ecc0:	cmp	r0, #1
   2ecc4:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2ecc8:	ldr	r7, [sp, #56]	; 0x38
   2eccc:	ldr	fp, [r7]
   2ecd0:	cmp	fp, #0
   2ecd4:	beq	2f27c <policydb_user_cache@@Base+0xe960>
   2ecd8:	add	sl, sp, #80	; 0x50
   2ecdc:	add	r9, sp, #244	; 0xf4
   2ece0:	ldr	ip, [fp]
   2ece4:	mov	r0, sl
   2ece8:	mov	r1, #4
   2ecec:	mov	r2, #2
   2ecf0:	mov	r3, r4
   2ecf4:	str	ip, [sp, #80]	; 0x50
   2ecf8:	ldr	ip, [fp, #4]
   2ecfc:	str	ip, [sp, #84]	; 0x54
   2ed00:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2ed04:	cmp	r0, #2
   2ed08:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2ed0c:	ldr	r0, [sp, #16]
   2ed10:	mov	r2, r4
   2ed14:	ldr	r1, [fp, #8]
   2ed18:	bl	2e438 <policydb_user_cache@@Base+0xdb1c>
   2ed1c:	cmn	r0, #1
   2ed20:	beq	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2ed24:	ldr	r0, [sp, #16]
   2ed28:	mov	r2, r4
   2ed2c:	ldr	r1, [fp, #12]
   2ed30:	bl	2e0b0 <policydb_user_cache@@Base+0xd794>
   2ed34:	cmn	r0, #1
   2ed38:	beq	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2ed3c:	ldr	ip, [sp, #16]
   2ed40:	ldr	r5, [fp, #16]
   2ed44:	ldr	r7, [ip, #328]	; 0x148
   2ed48:	cmp	r7, #11
   2ed4c:	movls	r7, #0
   2ed50:	movhi	r7, #1
   2ed54:	cmp	r5, #0
   2ed58:	beq	304f8 <policydb_user_cache@@Base+0xfbdc>
   2ed5c:	mov	ip, #0
   2ed60:	mov	r6, r5
   2ed64:	str	r5, [sp, #32]
   2ed68:	mov	r5, r7
   2ed6c:	mov	r7, r4
   2ed70:	mov	r4, ip
   2ed74:	b	2ed88 <policydb_user_cache@@Base+0xe46c>
   2ed78:	ldr	r6, [r6, #44]	; 0x2c
   2ed7c:	add	r4, r4, #1
   2ed80:	cmp	r6, #0
   2ed84:	beq	2edac <policydb_user_cache@@Base+0xe490>
   2ed88:	cmp	r5, #0
   2ed8c:	bne	2ed78 <policydb_user_cache@@Base+0xe45c>
   2ed90:	add	r0, r6, #32
   2ed94:	bl	2c214 <policydb_user_cache@@Base+0xb8f8>
   2ed98:	cmp	r0, #0
   2ed9c:	bne	2ed78 <policydb_user_cache@@Base+0xe45c>
   2eda0:	ldr	r6, [r6, #44]	; 0x2c
   2eda4:	cmp	r6, #0
   2eda8:	bne	2ed88 <policydb_user_cache@@Base+0xe46c>
   2edac:	mov	ip, r4
   2edb0:	mov	r4, r7
   2edb4:	mov	r0, r9
   2edb8:	mov	r1, #4
   2edbc:	mov	r2, #1
   2edc0:	mov	r3, r4
   2edc4:	mov	r7, r5
   2edc8:	str	ip, [sp, #244]	; 0xf4
   2edcc:	ldr	r5, [sp, #32]
   2edd0:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2edd4:	cmp	r0, #1
   2edd8:	beq	2ee48 <policydb_user_cache@@Base+0xe52c>
   2eddc:	b	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2ede0:	add	r0, r5, #32
   2ede4:	bl	2c214 <policydb_user_cache@@Base+0xb8f8>
   2ede8:	cmp	r0, #0
   2edec:	bne	2ee50 <policydb_user_cache@@Base+0xe534>
   2edf0:	cmp	r6, #0
   2edf4:	bne	2eff0 <policydb_user_cache@@Base+0xe6d4>
   2edf8:	ldr	r3, [r4, #20]
   2edfc:	cmp	r3, #0
   2ee00:	beq	2f400 <policydb_user_cache@@Base+0xeae4>
   2ee04:	ldr	ip, [r3, #12]
   2ee08:	cmp	ip, #0
   2ee0c:	beq	2eff0 <policydb_user_cache@@Base+0xe6d4>
   2ee10:	ldr	r6, [sp, #40]	; 0x28
   2ee14:	mov	r2, #2
   2ee18:	mov	r1, r3
   2ee1c:	str	r2, [r3]
   2ee20:	ldr	r0, [r3, #16]
   2ee24:	str	r6, [r3, #8]
   2ee28:	ldr	r6, [sp, #44]	; 0x2c
   2ee2c:	ldr	r2, [sp, #48]	; 0x30
   2ee30:	str	r6, [r3, #4]
   2ee34:	mov	r6, #1
   2ee38:	blx	ip
   2ee3c:	ldr	r5, [r5, #44]	; 0x2c
   2ee40:	cmp	r5, #0
   2ee44:	beq	2f000 <policydb_user_cache@@Base+0xe6e4>
   2ee48:	cmp	r7, #0
   2ee4c:	beq	2ede0 <policydb_user_cache@@Base+0xe4c4>
   2ee50:	mov	r0, r5
   2ee54:	mov	r1, r4
   2ee58:	bl	2c880 <policydb_user_cache@@Base+0xbf64>
   2ee5c:	cmp	r0, #0
   2ee60:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2ee64:	add	r0, r5, #12
   2ee68:	mov	r1, r4
   2ee6c:	bl	2cb90 <policydb_user_cache@@Base+0xc274>
   2ee70:	cmp	r0, #0
   2ee74:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2ee78:	cmp	r7, #0
   2ee7c:	beq	2ee94 <policydb_user_cache@@Base+0xe578>
   2ee80:	add	r0, r5, #32
   2ee84:	mov	r1, r4
   2ee88:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2ee8c:	cmp	r0, #0
   2ee90:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2ee94:	ldr	ip, [r5, #40]	; 0x28
   2ee98:	mov	r0, r9
   2ee9c:	mov	r1, #4
   2eea0:	mov	r2, #1
   2eea4:	mov	r3, r4
   2eea8:	str	ip, [sp, #244]	; 0xf4
   2eeac:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2eeb0:	cmp	r0, #1
   2eeb4:	beq	2ee3c <policydb_user_cache@@Base+0xe520>
   2eeb8:	mvn	r7, #0
   2eebc:	str	r7, [sp, #12]
   2eec0:	b	2e8f8 <policydb_user_cache@@Base+0xdfdc>
   2eec4:	ldr	r0, [fp, #4]
   2eec8:	bl	10d98 <strlen@plt>
   2eecc:	mov	r1, #4
   2eed0:	mov	r2, #1
   2eed4:	mov	r3, r4
   2eed8:	mov	r5, r0
   2eedc:	add	r0, sp, #116	; 0x74
   2eee0:	str	r5, [sp, #116]	; 0x74
   2eee4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2eee8:	cmp	r0, #1
   2eeec:	mov	r8, r0
   2eef0:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2eef4:	ldr	r0, [fp, #4]
   2eef8:	mov	r1, r8
   2eefc:	mov	r2, r5
   2ef00:	mov	r3, r4
   2ef04:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2ef08:	cmp	r5, r0
   2ef0c:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2ef10:	ldr	r0, [fp, #8]
   2ef14:	bl	10d98 <strlen@plt>
   2ef18:	mov	r2, r8
   2ef1c:	mov	r1, #4
   2ef20:	mov	r3, r4
   2ef24:	mov	r5, r0
   2ef28:	add	r0, sp, #116	; 0x74
   2ef2c:	str	r5, [sp, #116]	; 0x74
   2ef30:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2ef34:	cmp	r0, #1
   2ef38:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2ef3c:	mov	r1, r0
   2ef40:	mov	r2, r5
   2ef44:	ldr	r0, [fp, #8]
   2ef48:	mov	r3, r4
   2ef4c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2ef50:	cmp	r5, r0
   2ef54:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2ef58:	ldr	r1, [fp]
   2ef5c:	b	2e800 <policydb_user_cache@@Base+0xdee4>
   2ef60:	ldr	r2, [pc, #1672]	; 2f5f0 <policydb_user_cache@@Base+0xecd4>
   2ef64:	ldr	r4, [sp, #20]
   2ef68:	ldr	r2, [r4, r2]
   2ef6c:	b	2e978 <policydb_user_cache@@Base+0xe05c>
   2ef70:	add	r5, sp, #100	; 0x64
   2ef74:	mov	r0, r5
   2ef78:	bl	3113c <policydb_user_cache@@Base+0x10820>
   2ef7c:	cmp	r0, #0
   2ef80:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2ef84:	mov	r1, r7
   2ef88:	mov	r0, fp
   2ef8c:	mov	r2, r5
   2ef90:	bl	3e7b0 <sepol_msg_default_handler@@Base+0x9a74>
   2ef94:	cmp	r0, #0
   2ef98:	bne	2fd94 <policydb_user_cache@@Base+0xf478>
   2ef9c:	ldr	lr, [sp, #108]	; 0x6c
   2efa0:	ldr	r2, [sp, #100]	; 0x64
   2efa4:	cmp	lr, #0
   2efa8:	addne	ip, r2, lr, lsl #2
   2efac:	movne	r1, r0
   2efb0:	beq	2efd8 <policydb_user_cache@@Base+0xe6bc>
   2efb4:	ldr	r3, [r2], #4
   2efb8:	cmp	r3, #0
   2efbc:	beq	2efd0 <policydb_user_cache@@Base+0xe6b4>
   2efc0:	str	r1, [r3, #24]
   2efc4:	ldr	r3, [r3, #16]
   2efc8:	cmp	r3, #0
   2efcc:	bne	2efc0 <policydb_user_cache@@Base+0xe6a4>
   2efd0:	cmp	r2, ip
   2efd4:	bne	2efb4 <policydb_user_cache@@Base+0xe698>
   2efd8:	ldr	r2, [sp, #104]	; 0x68
   2efdc:	mov	r3, lr
   2efe0:	mov	r7, r5
   2efe4:	mov	r9, #1
   2efe8:	str	r2, [sp, #64]	; 0x40
   2efec:	b	2ead0 <policydb_user_cache@@Base+0xe1b4>
   2eff0:	ldr	r5, [r5, #44]	; 0x2c
   2eff4:	mov	r6, #1
   2eff8:	cmp	r5, #0
   2effc:	bne	2ee48 <policydb_user_cache@@Base+0xe52c>
   2f000:	ldr	r5, [fp, #20]
   2f004:	cmp	r5, #0
   2f008:	beq	2f088 <policydb_user_cache@@Base+0xe76c>
   2f00c:	mov	r3, r5
   2f010:	mov	ip, #0
   2f014:	ldr	r3, [r3, #24]
   2f018:	add	ip, ip, #1
   2f01c:	cmp	r3, #0
   2f020:	bne	2f014 <policydb_user_cache@@Base+0xe6f8>
   2f024:	mov	r0, r9
   2f028:	mov	r1, #4
   2f02c:	mov	r2, #1
   2f030:	mov	r3, r4
   2f034:	str	ip, [sp, #244]	; 0xf4
   2f038:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f03c:	cmp	r0, #1
   2f040:	beq	2f068 <policydb_user_cache@@Base+0xe74c>
   2f044:	b	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f048:	add	r0, r5, #12
   2f04c:	mov	r1, r4
   2f050:	bl	2c880 <policydb_user_cache@@Base+0xbf64>
   2f054:	cmp	r0, #0
   2f058:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f05c:	ldr	r5, [r5, #24]
   2f060:	cmp	r5, #0
   2f064:	beq	2f0a8 <policydb_user_cache@@Base+0xe78c>
   2f068:	mov	r0, r5
   2f06c:	mov	r1, r4
   2f070:	bl	2c880 <policydb_user_cache@@Base+0xbf64>
   2f074:	cmp	r0, #0
   2f078:	beq	2f048 <policydb_user_cache@@Base+0xe72c>
   2f07c:	mvn	r7, #0
   2f080:	str	r7, [sp, #12]
   2f084:	b	2e8f8 <policydb_user_cache@@Base+0xdfdc>
   2f088:	mov	r0, r9
   2f08c:	mov	r1, #4
   2f090:	mov	r2, #1
   2f094:	mov	r3, r4
   2f098:	str	r5, [sp, #244]	; 0xf4
   2f09c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f0a0:	cmp	r0, #1
   2f0a4:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f0a8:	ldr	r5, [sp, #16]
   2f0ac:	ldr	r3, [r5, #328]	; 0x148
   2f0b0:	cmp	r3, #10
   2f0b4:	bhi	2f30c <policydb_user_cache@@Base+0xe9f0>
   2f0b8:	cmp	r3, #5
   2f0bc:	bls	2f1a4 <policydb_user_cache@@Base+0xe888>
   2f0c0:	ldr	r5, [fp, #24]
   2f0c4:	cmp	r5, #0
   2f0c8:	beq	2f184 <policydb_user_cache@@Base+0xe868>
   2f0cc:	mov	r3, r5
   2f0d0:	mov	ip, #0
   2f0d4:	ldr	r3, [r3, #64]	; 0x40
   2f0d8:	add	ip, ip, #1
   2f0dc:	cmp	r3, #0
   2f0e0:	bne	2f0d4 <policydb_user_cache@@Base+0xe7b8>
   2f0e4:	mov	r0, r9
   2f0e8:	mov	r1, #4
   2f0ec:	mov	r2, #1
   2f0f0:	mov	r3, r4
   2f0f4:	str	ip, [sp, #244]	; 0xf4
   2f0f8:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f0fc:	cmp	r0, #1
   2f100:	beq	2f128 <policydb_user_cache@@Base+0xe80c>
   2f104:	b	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f108:	add	r0, r5, #56	; 0x38
   2f10c:	mov	r1, r4
   2f110:	bl	2c494 <policydb_user_cache@@Base+0xbb78>
   2f114:	cmp	r0, #0
   2f118:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f11c:	ldr	r5, [r5, #64]	; 0x40
   2f120:	cmp	r5, #0
   2f124:	beq	2f1a4 <policydb_user_cache@@Base+0xe888>
   2f128:	mov	r0, r5
   2f12c:	mov	r1, r4
   2f130:	bl	2cb90 <policydb_user_cache@@Base+0xc274>
   2f134:	cmp	r0, #0
   2f138:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f13c:	add	r0, r5, #20
   2f140:	mov	r1, r4
   2f144:	bl	2cb90 <policydb_user_cache@@Base+0xc274>
   2f148:	cmp	r0, #0
   2f14c:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f150:	add	r0, r5, #40	; 0x28
   2f154:	mov	r1, r4
   2f158:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2f15c:	cmp	r0, #0
   2f160:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f164:	add	r0, r5, #48	; 0x30
   2f168:	mov	r1, r4
   2f16c:	bl	2c494 <policydb_user_cache@@Base+0xbb78>
   2f170:	cmp	r0, #0
   2f174:	beq	2f108 <policydb_user_cache@@Base+0xe7ec>
   2f178:	mvn	r7, #0
   2f17c:	str	r7, [sp, #12]
   2f180:	b	2e8f8 <policydb_user_cache@@Base+0xdfdc>
   2f184:	mov	r0, r9
   2f188:	mov	r1, #4
   2f18c:	mov	r2, #1
   2f190:	mov	r3, r4
   2f194:	str	r5, [sp, #244]	; 0xf4
   2f198:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f19c:	cmp	r0, #1
   2f1a0:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f1a4:	add	r0, fp, #28
   2f1a8:	mov	r1, r8
   2f1ac:	mov	r2, r4
   2f1b0:	bl	2db40 <policydb_user_cache@@Base+0xd224>
   2f1b4:	cmn	r0, #1
   2f1b8:	beq	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f1bc:	add	r0, fp, #100	; 0x64
   2f1c0:	mov	r1, r8
   2f1c4:	mov	r2, r4
   2f1c8:	bl	2db40 <policydb_user_cache@@Base+0xd224>
   2f1cc:	cmn	r0, #1
   2f1d0:	beq	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f1d4:	ldr	r7, [sp, #16]
   2f1d8:	cmp	r8, #0
   2f1dc:	str	r4, [sp, #100]	; 0x64
   2f1e0:	str	r7, [sp, #104]	; 0x68
   2f1e4:	ble	2f270 <policydb_user_cache@@Base+0xe954>
   2f1e8:	ldr	ip, [sp, #52]	; 0x34
   2f1ec:	mov	r5, #0
   2f1f0:	str	r9, [sp, #32]
   2f1f4:	mov	r9, fp
   2f1f8:	sub	r6, ip, #4
   2f1fc:	add	ip, sp, #100	; 0x64
   2f200:	mov	r7, ip
   2f204:	b	2f230 <policydb_user_cache@@Base+0xe914>
   2f208:	ldr	r0, [r9, #176]	; 0xb0
   2f20c:	mov	r2, r7
   2f210:	ldr	r1, [r6, #4]!
   2f214:	bl	14b94 <__assert_fail@plt+0x3d24>
   2f218:	cmp	r0, #0
   2f21c:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f220:	add	r5, r5, #1
   2f224:	add	r9, r9, #8
   2f228:	cmp	r8, r5
   2f22c:	beq	2f26c <policydb_user_cache@@Base+0xe950>
   2f230:	ldr	lr, [r9, #180]	; 0xb4
   2f234:	mov	r0, sl
   2f238:	mov	r1, #4
   2f23c:	mov	r2, #2
   2f240:	mov	r3, r4
   2f244:	str	lr, [sp, #80]	; 0x50
   2f248:	ldr	lr, [r9, #176]	; 0xb0
   2f24c:	ldr	lr, [lr, #8]
   2f250:	str	lr, [sp, #84]	; 0x54
   2f254:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f258:	cmp	r0, #2
   2f25c:	beq	2f208 <policydb_user_cache@@Base+0xe8ec>
   2f260:	mvn	r7, #0
   2f264:	str	r7, [sp, #12]
   2f268:	b	2e8f8 <policydb_user_cache@@Base+0xdfdc>
   2f26c:	ldr	r9, [sp, #32]
   2f270:	ldr	fp, [fp, #244]	; 0xf4
   2f274:	cmp	fp, #0
   2f278:	bne	2ece0 <policydb_user_cache@@Base+0xe3c4>
   2f27c:	ldr	r5, [sp, #56]	; 0x38
   2f280:	ldr	r5, [r5, #12]
   2f284:	cmp	r5, #0
   2f288:	str	r5, [sp, #56]	; 0x38
   2f28c:	bne	2ec84 <policydb_user_cache@@Base+0xe368>
   2f290:	ldr	fp, [sp, #16]
   2f294:	cmp	r8, #0
   2f298:	beq	2f494 <policydb_user_cache@@Base+0xeb78>
   2f29c:	ldr	r7, [pc, #780]	; 2f5b0 <policydb_user_cache@@Base+0xec94>
   2f2a0:	mov	r9, fp
   2f2a4:	mov	r5, #0
   2f2a8:	add	r6, sp, #72	; 0x48
   2f2ac:	add	r7, pc, r7
   2f2b0:	add	sl, sp, #116	; 0x74
   2f2b4:	b	2f2e0 <policydb_user_cache@@Base+0xe9c4>
   2f2b8:	ldr	r0, [r9, #136]	; 0x88
   2f2bc:	mov	r1, r7
   2f2c0:	mov	r2, r6
   2f2c4:	bl	14b94 <__assert_fail@plt+0x3d24>
   2f2c8:	cmp	r0, #0
   2f2cc:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2f2d0:	add	r5, r5, #1
   2f2d4:	add	r9, r9, #8
   2f2d8:	cmp	r5, r8
   2f2dc:	beq	2f494 <policydb_user_cache@@Base+0xeb78>
   2f2e0:	ldr	ip, [r9, #136]	; 0x88
   2f2e4:	mov	r0, sl
   2f2e8:	mov	r1, #4
   2f2ec:	mov	r2, #1
   2f2f0:	mov	r3, r4
   2f2f4:	ldr	ip, [ip, #8]
   2f2f8:	str	ip, [sp, #116]	; 0x74
   2f2fc:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f300:	cmp	r0, #1
   2f304:	beq	2f2b8 <policydb_user_cache@@Base+0xe99c>
   2f308:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2f30c:	ldr	r5, [fp, #172]	; 0xac
   2f310:	cmp	r5, #0
   2f314:	beq	2f9c8 <policydb_user_cache@@Base+0xf0ac>
   2f318:	mov	r3, r5
   2f31c:	mov	ip, #0
   2f320:	ldr	r3, [r3, #52]	; 0x34
   2f324:	add	ip, ip, #1
   2f328:	cmp	r3, #0
   2f32c:	bne	2f320 <policydb_user_cache@@Base+0xea04>
   2f330:	mov	r0, r9
   2f334:	mov	r1, #4
   2f338:	mov	r2, #1
   2f33c:	mov	r3, r4
   2f340:	str	ip, [sp, #244]	; 0xf4
   2f344:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f348:	cmp	r0, #1
   2f34c:	beq	2f3d0 <policydb_user_cache@@Base+0xeab4>
   2f350:	b	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f354:	mov	r1, r0
   2f358:	mov	r2, r6
   2f35c:	ldr	r0, [r5, #44]	; 0x2c
   2f360:	mov	r3, r4
   2f364:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f368:	cmp	r6, r0
   2f36c:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f370:	mov	r0, r5
   2f374:	mov	r1, r4
   2f378:	bl	2cb90 <policydb_user_cache@@Base+0xc274>
   2f37c:	cmp	r0, #0
   2f380:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f384:	add	r0, r5, #20
   2f388:	mov	r1, r4
   2f38c:	bl	2cb90 <policydb_user_cache@@Base+0xc274>
   2f390:	cmp	r0, #0
   2f394:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f398:	ldr	ip, [r5, #40]	; 0x28
   2f39c:	mov	r0, r9
   2f3a0:	mov	r1, #4
   2f3a4:	mov	r2, #2
   2f3a8:	mov	r3, r4
   2f3ac:	str	ip, [sp, #244]	; 0xf4
   2f3b0:	ldr	ip, [r5, #48]	; 0x30
   2f3b4:	str	ip, [sp, #248]	; 0xf8
   2f3b8:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f3bc:	cmp	r0, #2
   2f3c0:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f3c4:	ldr	r5, [r5, #52]	; 0x34
   2f3c8:	cmp	r5, #0
   2f3cc:	beq	2f9e8 <policydb_user_cache@@Base+0xf0cc>
   2f3d0:	ldr	r0, [r5, #44]	; 0x2c
   2f3d4:	bl	10d98 <strlen@plt>
   2f3d8:	mov	r1, #4
   2f3dc:	mov	r2, #1
   2f3e0:	mov	r3, r4
   2f3e4:	mov	r6, r0
   2f3e8:	mov	r0, r9
   2f3ec:	str	r6, [sp, #244]	; 0xf4
   2f3f0:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f3f4:	cmp	r0, #1
   2f3f8:	beq	2f354 <policydb_user_cache@@Base+0xea38>
   2f3fc:	b	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f400:	ldr	r3, [pc, #488]	; 2f5f0 <policydb_user_cache@@Base+0xecd4>
   2f404:	ldr	r6, [sp, #20]
   2f408:	ldr	r3, [r6, r3]
   2f40c:	b	2ee04 <policydb_user_cache@@Base+0xe4e8>
   2f410:	mov	r0, r8
   2f414:	mov	r1, #4
   2f418:	mov	r2, #1
   2f41c:	mov	r3, r4
   2f420:	str	r5, [sp, #244]	; 0xf4
   2f424:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f428:	cmp	r0, #1
   2f42c:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f430:	ldr	r3, [fp, #328]	; 0x148
   2f434:	cmp	r3, #24
   2f438:	bhi	302a4 <policydb_user_cache@@Base+0xf988>
   2f43c:	ldr	r3, [fp, #252]	; 0xfc
   2f440:	cmp	r3, #0
   2f444:	beq	2f494 <policydb_user_cache@@Base+0xeb78>
   2f448:	ldr	r3, [r4, #20]
   2f44c:	cmp	r3, #0
   2f450:	beq	30380 <policydb_user_cache@@Base+0xfa64>
   2f454:	ldr	ip, [r3, #12]
   2f458:	cmp	ip, #0
   2f45c:	beq	2f494 <policydb_user_cache@@Base+0xeb78>
   2f460:	ldr	r2, [pc, #332]	; 2f5b4 <policydb_user_cache@@Base+0xec98>
   2f464:	mov	lr, #2
   2f468:	ldr	r0, [pc, #328]	; 2f5b8 <policydb_user_cache@@Base+0xec9c>
   2f46c:	mov	r1, r3
   2f470:	add	r2, pc, r2
   2f474:	str	lr, [r3]
   2f478:	add	r0, pc, r0
   2f47c:	add	r2, r2, #60	; 0x3c
   2f480:	stmib	r3, {r0, r2}
   2f484:	ldr	r2, [pc, #304]	; 2f5bc <policydb_user_cache@@Base+0xeca0>
   2f488:	ldr	r0, [r3, #16]
   2f48c:	add	r2, pc, r2
   2f490:	blx	ip
   2f494:	ldr	r3, [fp, #12]
   2f498:	cmp	r3, #0
   2f49c:	beq	2f9f4 <policydb_user_cache@@Base+0xf0d8>
   2f4a0:	cmp	r3, #1
   2f4a4:	bne	2f804 <policydb_user_cache@@Base+0xeee8>
   2f4a8:	ldr	r6, [sp, #36]	; 0x24
   2f4ac:	ldr	r3, [r6, #12]
   2f4b0:	cmp	r3, #0
   2f4b4:	addeq	r8, sp, #244	; 0xf4
   2f4b8:	beq	2f684 <policydb_user_cache@@Base+0xed68>
   2f4bc:	movw	r7, #65240	; 0xfed8
   2f4c0:	movt	r7, #65535	; 0xffff
   2f4c4:	str	r7, [sp, #28]
   2f4c8:	add	r7, fp, #328	; 0x148
   2f4cc:	add	r8, sp, #244	; 0xf4
   2f4d0:	mov	sl, #0
   2f4d4:	mov	r9, r7
   2f4d8:	movw	r6, #65248	; 0xfee0
   2f4dc:	str	fp, [sp, #16]
   2f4e0:	movt	r6, #65535	; 0xffff
   2f4e4:	str	r6, [sp, #32]
   2f4e8:	ldr	ip, [sp, #16]
   2f4ec:	ldr	r3, [ip, #260]	; 0x104
   2f4f0:	cmp	r3, #0
   2f4f4:	beq	30024 <policydb_user_cache@@Base+0xf708>
   2f4f8:	mov	ip, #0
   2f4fc:	ldr	r3, [r3, #116]	; 0x74
   2f500:	add	ip, ip, #1
   2f504:	cmp	r3, #0
   2f508:	bne	2f4fc <policydb_user_cache@@Base+0xebe0>
   2f50c:	mov	r0, r8
   2f510:	mov	r1, #4
   2f514:	mov	r2, #1
   2f518:	mov	r3, r4
   2f51c:	str	ip, [sp, #244]	; 0xf4
   2f520:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f524:	cmp	r0, #1
   2f528:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2f52c:	ldr	r6, [sp, #16]
   2f530:	ldr	r5, [r6, #260]	; 0x104
   2f534:	cmp	r5, #0
   2f538:	beq	2f664 <policydb_user_cache@@Base+0xed48>
   2f53c:	cmp	sl, #5
   2f540:	addls	pc, pc, sl, lsl #2
   2f544:	b	2f658 <policydb_user_cache@@Base+0xed3c>
   2f548:	b	2f8b8 <policydb_user_cache@@Base+0xef9c>
   2f54c:	b	2f8c0 <policydb_user_cache@@Base+0xefa4>
   2f550:	b	2f810 <policydb_user_cache@@Base+0xeef4>
   2f554:	b	2f868 <policydb_user_cache@@Base+0xef4c>
   2f558:	b	2f840 <policydb_user_cache@@Base+0xef24>
   2f55c:	b	2f5f4 <policydb_user_cache@@Base+0xecd8>
   2f560:	andeq	sl, r2, r4, ror r9
   2f564:	strheq	r0, [r0], -ip
   2f568:	strheq	r0, [r0], -r4
   2f56c:	andeq	sl, r2, ip, lsr #12
   2f570:			; <UNDEFINED> instruction: 0xffffda74
   2f574:			; <UNDEFINED> instruction: 0xffffda54
   2f578:	andeq	r6, r1, r0, ror #19
   2f57c:	strdeq	r7, [r1], -ip
   2f580:	ldrdeq	r4, [r1], -r0
   2f584:	andeq	r7, r1, r8, ror r3
   2f588:	andeq	r7, r1, ip, lsr #32
   2f58c:	andeq	r4, r1, r0, lsl #12
   2f590:	andeq	r7, r1, r8, lsl #4
   2f594:	andeq	r6, r1, r4, asr #31
   2f598:	muleq	r1, r8, r5
   2f59c:	andeq	r7, r1, ip, ror #2
   2f5a0:	andeq	r6, r1, r8, lsr pc
   2f5a4:	andeq	r4, r1, ip, lsl #10
   2f5a8:	andeq	r7, r1, ip, lsr #3
   2f5ac:	andeq	sl, r2, r4, lsl r2
   2f5b0:			; <UNDEFINED> instruction: 0xffffdb2c
   2f5b4:	andeq	r6, r1, r0, lsr #14
   2f5b8:	strdeq	r3, [r1], -r4
   2f5bc:	ldrdeq	r6, [r1], -r0
   2f5c0:	andeq	r6, r1, ip, asr #4
   2f5c4:	andeq	r3, r1, r0, lsr #16
   2f5c8:	andeq	r6, r1, r4, lsl #9
   2f5cc:	andeq	r6, r1, r0, lsl r0
   2f5d0:	ldrdeq	r5, [r1], -r4
   2f5d4:	andeq	r3, r1, r0, lsr #5
   2f5d8:	ldrdeq	r5, [r1], -r4
   2f5dc:	andeq	r3, r1, r8, lsr #1
   2f5e0:	andeq	r5, r1, r8, lsr #27
   2f5e4:	andeq	r5, r1, r8, ror sl
   2f5e8:	andeq	r3, r1, r4, asr #32
   2f5ec:	andeq	r5, r1, r0, ror #25
   2f5f0:	andeq	r0, r0, ip, asr #1
   2f5f4:	ldr	r0, [r5]
   2f5f8:	bl	10d98 <strlen@plt>
   2f5fc:	mov	r1, #4
   2f600:	mov	r2, #1
   2f604:	mov	r3, r4
   2f608:	mov	r6, r0
   2f60c:	mov	r0, r8
   2f610:	str	r6, [sp, #244]	; 0xf4
   2f614:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f618:	cmp	r0, #1
   2f61c:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2f620:	mov	r1, r0
   2f624:	mov	r2, r6
   2f628:	ldr	r0, [r5]
   2f62c:	mov	r3, r4
   2f630:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f634:	cmp	r6, r0
   2f638:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2f63c:	mov	r0, fp
   2f640:	mov	r1, r9
   2f644:	add	r2, r5, #36	; 0x24
   2f648:	mov	r3, r4
   2f64c:	bl	2dfd8 <policydb_user_cache@@Base+0xd6bc>
   2f650:	cmp	r0, #0
   2f654:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2f658:	ldr	r5, [r5, #116]	; 0x74
   2f65c:	cmp	r5, #0
   2f660:	bne	2f53c <policydb_user_cache@@Base+0xec20>
   2f664:	ldr	r7, [sp, #36]	; 0x24
   2f668:	add	sl, sl, #1
   2f66c:	ldr	ip, [sp, #16]
   2f670:	ldr	r3, [r7, #12]
   2f674:	add	ip, ip, #4
   2f678:	str	ip, [sp, #16]
   2f67c:	cmp	sl, r3
   2f680:	bcc	2f4e8 <policydb_user_cache@@Base+0xebcc>
   2f684:	ldr	r3, [fp, #296]	; 0x128
   2f688:	cmp	r3, #0
   2f68c:	beq	3000c <policydb_user_cache@@Base+0xf6f0>
   2f690:	mov	ip, #0
   2f694:	ldr	r3, [r3, #8]
   2f698:	add	ip, ip, #1
   2f69c:	cmp	r3, #0
   2f6a0:	bne	2f694 <policydb_user_cache@@Base+0xed78>
   2f6a4:	mov	r0, r8
   2f6a8:	mov	r1, #4
   2f6ac:	mov	r2, #1
   2f6b0:	mov	r3, r4
   2f6b4:	str	ip, [sp, #244]	; 0xf4
   2f6b8:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f6bc:	cmp	r0, #1
   2f6c0:	bne	2f804 <policydb_user_cache@@Base+0xeee8>
   2f6c4:	ldr	r9, [fp, #296]	; 0x128
   2f6c8:	cmp	r9, #0
   2f6cc:	beq	2fdb8 <policydb_user_cache@@Base+0xf49c>
   2f6d0:	add	r7, fp, #328	; 0x148
   2f6d4:	ldr	r0, [r9]
   2f6d8:	bl	10d98 <strlen@plt>
   2f6dc:	mov	r1, #4
   2f6e0:	mov	r2, #1
   2f6e4:	mov	r3, r4
   2f6e8:	mov	r5, r0
   2f6ec:	mov	r0, r8
   2f6f0:	str	r5, [sp, #244]	; 0xf4
   2f6f4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f6f8:	cmp	r0, #1
   2f6fc:	mov	r1, r0
   2f700:	bne	2f804 <policydb_user_cache@@Base+0xeee8>
   2f704:	ldr	r0, [r9]
   2f708:	mov	r2, r5
   2f70c:	mov	r3, r4
   2f710:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f714:	cmp	r5, r0
   2f718:	bne	2f804 <policydb_user_cache@@Base+0xeee8>
   2f71c:	ldr	r3, [r9, #4]
   2f720:	cmp	r3, #0
   2f724:	beq	30014 <policydb_user_cache@@Base+0xf6f8>
   2f728:	mov	ip, #0
   2f72c:	ldr	r3, [r3, #116]	; 0x74
   2f730:	add	ip, ip, #1
   2f734:	cmp	r3, #0
   2f738:	bne	2f72c <policydb_user_cache@@Base+0xee10>
   2f73c:	mov	r0, r8
   2f740:	mov	r1, #4
   2f744:	mov	r2, #1
   2f748:	mov	r3, r4
   2f74c:	str	ip, [sp, #244]	; 0xf4
   2f750:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f754:	cmp	r0, #1
   2f758:	bne	2f804 <policydb_user_cache@@Base+0xeee8>
   2f75c:	ldr	r5, [r9, #4]
   2f760:	cmp	r5, #0
   2f764:	bne	2f7d4 <policydb_user_cache@@Base+0xeeb8>
   2f768:	b	2fdac <policydb_user_cache@@Base+0xf490>
   2f76c:	ldr	r0, [r5]
   2f770:	mov	r1, sl
   2f774:	mov	r2, r6
   2f778:	mov	r3, r4
   2f77c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f780:	cmp	r6, r0
   2f784:	bne	2f804 <policydb_user_cache@@Base+0xeee8>
   2f788:	ldr	ip, [r5, #32]
   2f78c:	mov	r2, sl
   2f790:	mov	r0, r8
   2f794:	mov	r1, #4
   2f798:	mov	r3, r4
   2f79c:	str	ip, [sp, #244]	; 0xf4
   2f7a0:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f7a4:	cmp	r0, #1
   2f7a8:	bne	2f804 <policydb_user_cache@@Base+0xeee8>
   2f7ac:	mov	r0, fp
   2f7b0:	mov	r1, r7
   2f7b4:	add	r2, r5, #36	; 0x24
   2f7b8:	mov	r3, r4
   2f7bc:	bl	2dfd8 <policydb_user_cache@@Base+0xd6bc>
   2f7c0:	cmp	r0, #0
   2f7c4:	bne	2f804 <policydb_user_cache@@Base+0xeee8>
   2f7c8:	ldr	r5, [r5, #116]	; 0x74
   2f7cc:	cmp	r5, #0
   2f7d0:	beq	2fdac <policydb_user_cache@@Base+0xf490>
   2f7d4:	ldr	r0, [r5]
   2f7d8:	bl	10d98 <strlen@plt>
   2f7dc:	mov	r1, #4
   2f7e0:	mov	r2, #1
   2f7e4:	mov	r3, r4
   2f7e8:	mov	r6, r0
   2f7ec:	mov	r0, r8
   2f7f0:	str	r6, [sp, #244]	; 0xf4
   2f7f4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f7f8:	cmp	r0, #1
   2f7fc:	mov	sl, r0
   2f800:	beq	2f76c <policydb_user_cache@@Base+0xee50>
   2f804:	mvn	ip, #0
   2f808:	str	ip, [sp, #12]
   2f80c:	b	2e8f8 <policydb_user_cache@@Base+0xdfdc>
   2f810:	ldr	ip, [r5]
   2f814:	mov	r0, r8
   2f818:	mov	r1, #4
   2f81c:	mov	r2, #2
   2f820:	mov	r3, r4
   2f824:	str	ip, [sp, #244]	; 0xf4
   2f828:	ldr	ip, [r5, #4]
   2f82c:	str	ip, [sp, #248]	; 0xf8
   2f830:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f834:	cmp	r0, #2
   2f838:	beq	2f63c <policydb_user_cache@@Base+0xed20>
   2f83c:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2f840:	ldr	ip, [r5]
   2f844:	mov	r0, r8
   2f848:	mov	r1, #4
   2f84c:	mov	r2, #1
   2f850:	mov	r3, r4
   2f854:	str	ip, [sp, #244]	; 0xf4
   2f858:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f85c:	cmp	r0, #1
   2f860:	beq	2f63c <policydb_user_cache@@Base+0xed20>
   2f864:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2f868:	ldr	r0, [fp, #328]	; 0x148
   2f86c:	cmp	r0, #29
   2f870:	bhi	2fd1c <policydb_user_cache@@Base+0xf400>
   2f874:	ldrd	r2, [r5, #8]
   2f878:	mvn	r6, #0
   2f87c:	mov	r7, #0
   2f880:	cmp	r3, r7
   2f884:	cmpeq	r2, r6
   2f888:	bhi	30094 <policydb_user_cache@@Base+0xf778>
   2f88c:	ldr	ip, [r5]
   2f890:	mov	r0, r8
   2f894:	str	r2, [sp, #248]	; 0xf8
   2f898:	mov	r1, #4
   2f89c:	mov	r2, #2
   2f8a0:	mov	r3, r4
   2f8a4:	str	ip, [sp, #244]	; 0xf4
   2f8a8:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f8ac:	cmp	r0, #2
   2f8b0:	beq	2f63c <policydb_user_cache@@Base+0xed20>
   2f8b4:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2f8b8:	ldr	ip, [r5, #108]	; 0x6c
   2f8bc:	b	2f844 <policydb_user_cache@@Base+0xef28>
   2f8c0:	ldrh	ip, [r5]
   2f8c4:	b	2f844 <policydb_user_cache@@Base+0xef28>
   2f8c8:	add	r0, fp, #320	; 0x140
   2f8cc:	mov	r1, r4
   2f8d0:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2f8d4:	cmn	r0, #1
   2f8d8:	bne	2e830 <policydb_user_cache@@Base+0xdf14>
   2f8dc:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2f8e0:	mvn	r7, #1
   2f8e4:	str	r7, [sp, #12]
   2f8e8:	b	2e8f8 <policydb_user_cache@@Base+0xdfdc>
   2f8ec:	ldr	r3, [r7, #8]
   2f8f0:	add	r8, r8, #1
   2f8f4:	cmp	r8, r3
   2f8f8:	bcc	2eae4 <policydb_user_cache@@Base+0xe1c8>
   2f8fc:	cmp	r9, #0
   2f900:	bne	2fd74 <policydb_user_cache@@Base+0xf458>
   2f904:	ldr	r3, [fp, #328]	; 0x148
   2f908:	cmp	r3, #15
   2f90c:	bhi	2fd58 <policydb_user_cache@@Base+0xf43c>
   2f910:	ldr	r3, [fp, #68]	; 0x44
   2f914:	cmp	r3, #0
   2f918:	beq	2f968 <policydb_user_cache@@Base+0xf04c>
   2f91c:	ldr	r3, [r4, #20]
   2f920:	cmp	r3, #0
   2f924:	beq	3002c <policydb_user_cache@@Base+0xf710>
   2f928:	ldr	ip, [r3, #12]
   2f92c:	cmp	ip, #0
   2f930:	beq	2f968 <policydb_user_cache@@Base+0xf04c>
   2f934:	ldr	r2, [pc, #-892]	; 2f5c0 <policydb_user_cache@@Base+0xeca4>
   2f938:	mov	lr, #2
   2f93c:	ldr	r0, [pc, #-896]	; 2f5c4 <policydb_user_cache@@Base+0xeca8>
   2f940:	mov	r1, r3
   2f944:	add	r2, pc, r2
   2f948:	str	lr, [r3]
   2f94c:	add	r0, pc, r0
   2f950:	add	r2, r2, #60	; 0x3c
   2f954:	stmib	r3, {r0, r2}
   2f958:	ldr	r2, [pc, #-920]	; 2f5c8 <policydb_user_cache@@Base+0xecac>
   2f95c:	ldr	r0, [r3, #16]
   2f960:	add	r2, pc, r2
   2f964:	blx	ip
   2f968:	ldr	r3, [fp]
   2f96c:	ldr	r5, [fp, #248]	; 0xf8
   2f970:	cmp	r3, #0
   2f974:	movne	r6, #0
   2f978:	bne	2f98c <policydb_user_cache@@Base+0xf070>
   2f97c:	ldr	r6, [fp, #328]	; 0x148
   2f980:	cmp	r6, #25
   2f984:	movls	r6, #0
   2f988:	movhi	r6, #1
   2f98c:	cmp	r5, #0
   2f990:	beq	3051c <policydb_user_cache@@Base+0xfc00>
   2f994:	mov	sl, r5
   2f998:	mov	r3, #0
   2f99c:	b	2f9b8 <policydb_user_cache@@Base+0xf09c>
   2f9a0:	ldr	r2, [sl, #8]
   2f9a4:	cmp	r2, #2
   2f9a8:	beq	2f9c0 <policydb_user_cache@@Base+0xf0a4>
   2f9ac:	ldr	sl, [sl, #16]
   2f9b0:	cmp	sl, #0
   2f9b4:	beq	300ec <policydb_user_cache@@Base+0xf7d0>
   2f9b8:	cmp	r6, #0
   2f9bc:	beq	2f9a0 <policydb_user_cache@@Base+0xf084>
   2f9c0:	add	r3, r3, #1
   2f9c4:	b	2f9ac <policydb_user_cache@@Base+0xf090>
   2f9c8:	mov	r0, r9
   2f9cc:	mov	r1, #4
   2f9d0:	mov	r2, #1
   2f9d4:	mov	r3, r4
   2f9d8:	str	r5, [sp, #244]	; 0xf4
   2f9dc:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2f9e0:	cmp	r0, #1
   2f9e4:	bne	2eeb8 <policydb_user_cache@@Base+0xe59c>
   2f9e8:	ldr	r6, [sp, #16]
   2f9ec:	ldr	r3, [r6, #328]	; 0x148
   2f9f0:	b	2f0b8 <policydb_user_cache@@Base+0xe79c>
   2f9f4:	ldr	r7, [sp, #36]	; 0x24
   2f9f8:	add	r8, sp, #244	; 0xf4
   2f9fc:	ldr	r2, [r7, #12]
   2fa00:	cmp	r2, #0
   2fa04:	beq	2f684 <policydb_user_cache@@Base+0xed68>
   2fa08:	add	r7, fp, #328	; 0x148
   2fa0c:	mov	sl, fp
   2fa10:	str	r3, [sp, #16]
   2fa14:	ldr	r3, [sl, #260]	; 0x104
   2fa18:	cmp	r3, #0
   2fa1c:	beq	3001c <policydb_user_cache@@Base+0xf700>
   2fa20:	mov	ip, #0
   2fa24:	ldr	r3, [r3, #116]	; 0x74
   2fa28:	add	ip, ip, #1
   2fa2c:	cmp	r3, #0
   2fa30:	bne	2fa24 <policydb_user_cache@@Base+0xf108>
   2fa34:	mov	r0, r8
   2fa38:	mov	r1, #4
   2fa3c:	mov	r2, #1
   2fa40:	mov	r3, r4
   2fa44:	str	ip, [sp, #244]	; 0xf4
   2fa48:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2fa4c:	cmp	r0, #1
   2fa50:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fa54:	ldr	r5, [sl, #260]	; 0x104
   2fa58:	cmp	r5, #0
   2fa5c:	ldrne	r6, [sp, #16]
   2fa60:	subne	r9, r6, #1
   2fa64:	beq	2faf8 <policydb_user_cache@@Base+0xf1dc>
   2fa68:	cmp	r9, #7
   2fa6c:	addls	pc, pc, r9, lsl #2
   2fa70:	b	2fcbc <policydb_user_cache@@Base+0xf3a0>
   2fa74:	b	2fc38 <policydb_user_cache@@Base+0xf31c>
   2fa78:	b	2fc00 <policydb_user_cache@@Base+0xf2e4>
   2fa7c:	b	2fc38 <policydb_user_cache@@Base+0xf31c>
   2fa80:	b	2fbd0 <policydb_user_cache@@Base+0xf2b4>
   2fa84:	b	2fb7c <policydb_user_cache@@Base+0xf260>
   2fa88:	b	2fb1c <policydb_user_cache@@Base+0xf200>
   2fa8c:	b	2fa94 <policydb_user_cache@@Base+0xf178>
   2fa90:	b	2fce4 <policydb_user_cache@@Base+0xf3c8>
   2fa94:	ldr	r0, [r5]
   2fa98:	mov	r2, r8
   2fa9c:	ldr	r1, [r5, #4]
   2faa0:	mov	r3, r4
   2faa4:	stmia	r2!, {r0, r1}
   2faa8:	mov	r1, #4
   2faac:	ldrh	ip, [r5, #8]
   2fab0:	mov	r2, r1
   2fab4:	mov	r0, r8
   2fab8:	str	ip, [sp, #252]	; 0xfc
   2fabc:	ldrh	ip, [r5, #10]
   2fac0:	str	ip, [sp, #256]	; 0x100
   2fac4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2fac8:	cmp	r0, #4
   2facc:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fad0:	mov	r0, fp
   2fad4:	mov	r1, r7
   2fad8:	add	r2, r5, #36	; 0x24
   2fadc:	mov	r3, r4
   2fae0:	bl	2dfd8 <policydb_user_cache@@Base+0xd6bc>
   2fae4:	cmp	r0, #0
   2fae8:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2faec:	ldr	r5, [r5, #116]	; 0x74
   2faf0:	cmp	r5, #0
   2faf4:	bne	2fa68 <policydb_user_cache@@Base+0xf14c>
   2faf8:	ldr	ip, [sp, #36]	; 0x24
   2fafc:	add	sl, sl, #4
   2fb00:	ldr	r5, [sp, #16]
   2fb04:	ldr	r3, [ip, #12]
   2fb08:	add	r5, r5, #1
   2fb0c:	str	r5, [sp, #16]
   2fb10:	cmp	r5, r3
   2fb14:	bcc	2fa14 <policydb_user_cache@@Base+0xf0f8>
   2fb18:	b	2f684 <policydb_user_cache@@Base+0xed68>
   2fb1c:	ldr	ip, [r5]
   2fb20:	mov	r0, r8
   2fb24:	mov	r1, #4
   2fb28:	mov	r2, #8
   2fb2c:	mov	r3, r4
   2fb30:	str	ip, [sp, #244]	; 0xf4
   2fb34:	ldr	ip, [r5, #4]
   2fb38:	str	ip, [sp, #248]	; 0xf8
   2fb3c:	ldr	ip, [r5, #8]
   2fb40:	str	ip, [sp, #252]	; 0xfc
   2fb44:	ldr	ip, [r5, #12]
   2fb48:	str	ip, [sp, #256]	; 0x100
   2fb4c:	ldr	ip, [r5, #16]
   2fb50:	str	ip, [sp, #260]	; 0x104
   2fb54:	ldr	ip, [r5, #20]
   2fb58:	str	ip, [sp, #264]	; 0x108
   2fb5c:	ldr	ip, [r5, #24]
   2fb60:	str	ip, [sp, #268]	; 0x10c
   2fb64:	ldr	ip, [r5, #28]
   2fb68:	str	ip, [sp, #272]	; 0x110
   2fb6c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2fb70:	cmp	r0, #8
   2fb74:	beq	2fad0 <policydb_user_cache@@Base+0xf1b4>
   2fb78:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fb7c:	ldr	r3, [r5, #32]
   2fb80:	str	r3, [sp, #244]	; 0xf4
   2fb84:	ldr	r0, [r5]
   2fb88:	bl	10d98 <strlen@plt>
   2fb8c:	mov	r1, #4
   2fb90:	mov	r2, #2
   2fb94:	mov	r3, r4
   2fb98:	mov	r6, r0
   2fb9c:	mov	r0, r8
   2fba0:	str	r6, [sp, #248]	; 0xf8
   2fba4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2fba8:	cmp	r0, #2
   2fbac:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fbb0:	ldr	r0, [r5]
   2fbb4:	mov	r1, #1
   2fbb8:	mov	r2, r6
   2fbbc:	mov	r3, r4
   2fbc0:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2fbc4:	cmp	r6, r0
   2fbc8:	beq	2fad0 <policydb_user_cache@@Base+0xf1b4>
   2fbcc:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fbd0:	ldr	ip, [r5]
   2fbd4:	mov	r0, r8
   2fbd8:	mov	r1, #4
   2fbdc:	mov	r2, #2
   2fbe0:	mov	r3, r4
   2fbe4:	str	ip, [sp, #244]	; 0xf4
   2fbe8:	ldr	ip, [r5, #4]
   2fbec:	str	ip, [sp, #248]	; 0xf8
   2fbf0:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2fbf4:	cmp	r0, #2
   2fbf8:	beq	2fad0 <policydb_user_cache@@Base+0xf1b4>
   2fbfc:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fc00:	ldrb	ip, [r5]
   2fc04:	mov	r0, r8
   2fc08:	mov	r1, #4
   2fc0c:	mov	r2, #3
   2fc10:	mov	r3, r4
   2fc14:	str	ip, [sp, #244]	; 0xf4
   2fc18:	ldrh	ip, [r5, #2]
   2fc1c:	str	ip, [sp, #248]	; 0xf8
   2fc20:	ldrh	ip, [r5, #4]
   2fc24:	str	ip, [sp, #252]	; 0xfc
   2fc28:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2fc2c:	cmp	r0, #3
   2fc30:	beq	2fad0 <policydb_user_cache@@Base+0xf1b4>
   2fc34:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fc38:	ldr	r0, [r5]
   2fc3c:	bl	10d98 <strlen@plt>
   2fc40:	mov	r1, #4
   2fc44:	mov	r2, #1
   2fc48:	mov	r3, r4
   2fc4c:	mov	r6, r0
   2fc50:	mov	r0, r8
   2fc54:	str	r6, [sp, #244]	; 0xf4
   2fc58:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2fc5c:	cmp	r0, #1
   2fc60:	mov	r1, r0
   2fc64:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fc68:	ldr	r0, [r5]
   2fc6c:	mov	r2, r6
   2fc70:	mov	r3, r4
   2fc74:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2fc78:	cmp	r6, r0
   2fc7c:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fc80:	mov	r0, fp
   2fc84:	mov	r1, r7
   2fc88:	add	r2, r5, #36	; 0x24
   2fc8c:	mov	r3, r4
   2fc90:	bl	2dfd8 <policydb_user_cache@@Base+0xd6bc>
   2fc94:	cmp	r0, #0
   2fc98:	bne	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fc9c:	mov	r0, fp
   2fca0:	mov	r1, r7
   2fca4:	add	r2, r5, #72	; 0x48
   2fca8:	mov	r3, r4
   2fcac:	bl	2dfd8 <policydb_user_cache@@Base+0xd6bc>
   2fcb0:	cmp	r0, #0
   2fcb4:	beq	2faec <policydb_user_cache@@Base+0xf1d0>
   2fcb8:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fcbc:	ldr	ip, [r5, #108]	; 0x6c
   2fcc0:	mov	r0, r8
   2fcc4:	mov	r1, #4
   2fcc8:	mov	r2, #1
   2fccc:	mov	r3, r4
   2fcd0:	str	ip, [sp, #244]	; 0xf4
   2fcd4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2fcd8:	cmp	r0, #1
   2fcdc:	beq	2fad0 <policydb_user_cache@@Base+0xf1b4>
   2fce0:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fce4:	ldr	r0, [r5]
   2fce8:	bl	10d98 <strlen@plt>
   2fcec:	mov	r1, #4
   2fcf0:	mov	r2, #2
   2fcf4:	mov	r3, r4
   2fcf8:	str	r0, [sp, #244]	; 0xf4
   2fcfc:	mov	r6, r0
   2fd00:	ldrb	ip, [r5, #4]
   2fd04:	mov	r0, r8
   2fd08:	str	ip, [sp, #248]	; 0xf8
   2fd0c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2fd10:	cmp	r0, #2
   2fd14:	beq	2fbb0 <policydb_user_cache@@Base+0xf294>
   2fd18:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fd1c:	ldrd	r6, [r5]
   2fd20:	add	lr, sp, #376	; 0x178
   2fd24:	ldr	ip, [sp, #28]
   2fd28:	add	r0, sp, #80	; 0x50
   2fd2c:	mov	r1, #8
   2fd30:	mov	r2, #2
   2fd34:	mov	r3, r4
   2fd38:	strd	r6, [lr, ip]
   2fd3c:	ldr	ip, [sp, #32]
   2fd40:	ldrd	r6, [r5, #8]
   2fd44:	strd	r6, [lr, ip]
   2fd48:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2fd4c:	cmp	r0, #2
   2fd50:	beq	2f63c <policydb_user_cache@@Base+0xed20>
   2fd54:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fd58:	mov	r0, fp
   2fd5c:	ldr	r1, [fp, #244]	; 0xf4
   2fd60:	mov	r2, r4
   2fd64:	bl	2e438 <policydb_user_cache@@Base+0xdb1c>
   2fd68:	cmp	r0, #0
   2fd6c:	beq	2f968 <policydb_user_cache@@Base+0xf04c>
   2fd70:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fd74:	add	r0, sp, #64	; 0x40
   2fd78:	mov	r1, #4
   2fd7c:	mov	r2, #1
   2fd80:	mov	r3, r4
   2fd84:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2fd88:	cmp	r0, #1
   2fd8c:	beq	30424 <policydb_user_cache@@Base+0xfb08>
   2fd90:	add	r5, sp, #100	; 0x64
   2fd94:	mvn	r6, #0
   2fd98:	mov	r0, r5
   2fd9c:	bl	31020 <policydb_user_cache@@Base+0x10704>
   2fda0:	cmp	r6, #0
   2fda4:	beq	2f904 <policydb_user_cache@@Base+0xefe8>
   2fda8:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fdac:	ldr	r9, [r9, #8]
   2fdb0:	cmp	r9, #0
   2fdb4:	bne	2f6d4 <policydb_user_cache@@Base+0xedb8>
   2fdb8:	ldr	r7, [fp, #328]	; 0x148
   2fdbc:	cmp	r7, #18
   2fdc0:	bls	2fe18 <policydb_user_cache@@Base+0xf4fc>
   2fdc4:	ldr	r3, [fp]
   2fdc8:	cmp	r3, #0
   2fdcc:	bne	2e8f8 <policydb_user_cache@@Base+0xdfdc>
   2fdd0:	cmp	r7, #20
   2fdd4:	movls	r7, #0
   2fdd8:	movhi	r7, #1
   2fddc:	ldr	r3, [fp, #300]	; 0x12c
   2fde0:	cmp	r3, #0
   2fde4:	beq	2fe74 <policydb_user_cache@@Base+0xf558>
   2fde8:	mov	ip, #0
   2fdec:	b	2fe08 <policydb_user_cache@@Base+0xf4ec>
   2fdf0:	ldr	r2, [r3, #8]
   2fdf4:	cmp	r2, #2
   2fdf8:	beq	2fe10 <policydb_user_cache@@Base+0xf4f4>
   2fdfc:	ldr	r3, [r3, #36]	; 0x24
   2fe00:	cmp	r3, #0
   2fe04:	beq	2fe78 <policydb_user_cache@@Base+0xf55c>
   2fe08:	cmp	r7, #0
   2fe0c:	beq	2fdf0 <policydb_user_cache@@Base+0xf4d4>
   2fe10:	add	ip, ip, #1
   2fe14:	b	2fdfc <policydb_user_cache@@Base+0xf4e0>
   2fe18:	cmp	r7, #5
   2fe1c:	ldr	r5, [fp]
   2fe20:	beq	2ffc8 <policydb_user_cache@@Base+0xf6ac>
   2fe24:	cmp	r5, #0
   2fe28:	bne	2e8f8 <policydb_user_cache@@Base+0xdfdc>
   2fe2c:	ldr	r3, [fp, #328]	; 0x148
   2fe30:	cmp	r3, #19
   2fe34:	bls	2e8f8 <policydb_user_cache@@Base+0xdfdc>
   2fe38:	ldr	r3, [fp, #52]	; 0x34
   2fe3c:	cmp	r3, #0
   2fe40:	bne	2fe58 <policydb_user_cache@@Base+0xf53c>
   2fe44:	b	2e8f8 <policydb_user_cache@@Base+0xdfdc>
   2fe48:	ldr	r3, [fp, #52]	; 0x34
   2fe4c:	add	r5, r5, #1
   2fe50:	cmp	r3, r5
   2fe54:	bls	2e8f8 <policydb_user_cache@@Base+0xdfdc>
   2fe58:	ldr	r0, [fp, #304]	; 0x130
   2fe5c:	mov	r1, r4
   2fe60:	add	r0, r0, r5, lsl #3
   2fe64:	bl	2c624 <policydb_user_cache@@Base+0xbd08>
   2fe68:	cmn	r0, #1
   2fe6c:	bne	2fe48 <policydb_user_cache@@Base+0xf52c>
   2fe70:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   2fe74:	mov	ip, r3
   2fe78:	mov	r0, r8
   2fe7c:	mov	r1, #4
   2fe80:	mov	r2, #1
   2fe84:	mov	r3, r4
   2fe88:	str	ip, [sp, #244]	; 0xf4
   2fe8c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2fe90:	cmp	r0, #1
   2fe94:	bne	2ffa4 <policydb_user_cache@@Base+0xf688>
   2fe98:	ldr	r5, [fp, #300]	; 0x12c
   2fe9c:	cmp	r5, #0
   2fea0:	beq	30004 <policydb_user_cache@@Base+0xf6e8>
   2fea4:	ldr	ip, [pc, #-2272]	; 2f5cc <policydb_user_cache@@Base+0xecb0>
   2fea8:	mov	r6, #0
   2feac:	ldr	r3, [pc, #-2276]	; 2f5d0 <policydb_user_cache@@Base+0xecb4>
   2feb0:	mov	sl, #2
   2feb4:	ldr	r9, [pc, #-2280]	; 2f5d4 <policydb_user_cache@@Base+0xecb8>
   2feb8:	add	ip, pc, ip
   2febc:	add	r3, pc, r3
   2fec0:	str	fp, [sp, #28]
   2fec4:	add	r3, r3, #140	; 0x8c
   2fec8:	mov	fp, r5
   2fecc:	add	r9, pc, r9
   2fed0:	str	r3, [sp, #16]
   2fed4:	mov	r5, ip
   2fed8:	b	2ff38 <policydb_user_cache@@Base+0xf61c>
   2fedc:	ldr	r2, [fp, #8]
   2fee0:	cmp	r2, #2
   2fee4:	beq	304cc <policydb_user_cache@@Base+0xfbb0>
   2fee8:	cmp	r6, #0
   2feec:	bne	2ffb0 <policydb_user_cache@@Base+0xf694>
   2fef0:	ldr	r0, [r4, #20]
   2fef4:	cmp	r0, #0
   2fef8:	beq	2ffb8 <policydb_user_cache@@Base+0xf69c>
   2fefc:	ldr	r3, [r0, #12]
   2ff00:	cmp	r3, #0
   2ff04:	beq	2ffb0 <policydb_user_cache@@Base+0xf694>
   2ff08:	ldr	r6, [sp, #16]
   2ff0c:	mov	r1, r0
   2ff10:	str	r9, [r0, #4]
   2ff14:	mov	r2, r5
   2ff18:	str	sl, [r0]
   2ff1c:	str	r6, [r0, #8]
   2ff20:	mov	r6, #1
   2ff24:	ldr	r0, [r0, #16]
   2ff28:	blx	r3
   2ff2c:	ldr	fp, [fp, #36]	; 0x24
   2ff30:	cmp	fp, #0
   2ff34:	beq	30000 <policydb_user_cache@@Base+0xf6e4>
   2ff38:	cmp	r7, #0
   2ff3c:	beq	2fedc <policydb_user_cache@@Base+0xf5c0>
   2ff40:	ldr	lr, [fp]
   2ff44:	mov	r0, r8
   2ff48:	mov	r1, #4
   2ff4c:	mov	r2, #2
   2ff50:	mov	r3, r4
   2ff54:	str	lr, [sp, #244]	; 0xf4
   2ff58:	ldr	lr, [fp, #4]
   2ff5c:	str	lr, [sp, #248]	; 0xf8
   2ff60:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2ff64:	cmp	r0, #2
   2ff68:	bne	2ffa4 <policydb_user_cache@@Base+0xf688>
   2ff6c:	ldr	lr, [fp, #8]
   2ff70:	mov	r0, r8
   2ff74:	mov	r1, #4
   2ff78:	mov	r2, #1
   2ff7c:	mov	r3, r4
   2ff80:	str	lr, [sp, #244]	; 0xf4
   2ff84:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   2ff88:	cmp	r0, #1
   2ff8c:	bne	2ffa4 <policydb_user_cache@@Base+0xf688>
   2ff90:	add	r0, fp, #12
   2ff94:	mov	r1, r4
   2ff98:	bl	2dd10 <policydb_user_cache@@Base+0xd3f4>
   2ff9c:	cmp	r0, #0
   2ffa0:	beq	2ff2c <policydb_user_cache@@Base+0xf610>
   2ffa4:	mvn	r4, #0
   2ffa8:	str	r4, [sp, #12]
   2ffac:	b	2e8f8 <policydb_user_cache@@Base+0xdfdc>
   2ffb0:	mov	r6, #1
   2ffb4:	b	2ff2c <policydb_user_cache@@Base+0xf610>
   2ffb8:	ldr	r3, [pc, #-2512]	; 2f5f0 <policydb_user_cache@@Base+0xecd4>
   2ffbc:	ldr	ip, [sp, #20]
   2ffc0:	ldr	r0, [ip, r3]
   2ffc4:	b	2fefc <policydb_user_cache@@Base+0xf5e0>
   2ffc8:	cmp	r5, #1
   2ffcc:	bne	2fe24 <policydb_user_cache@@Base+0xf508>
   2ffd0:	mov	r7, #0
   2ffd4:	b	2fddc <policydb_user_cache@@Base+0xf4c0>
   2ffd8:	ldr	r3, [pc, #-2544]	; 2f5f0 <policydb_user_cache@@Base+0xecd4>
   2ffdc:	ldr	r6, [sp, #20]
   2ffe0:	ldr	r2, [r6, r3]
   2ffe4:	b	2eb48 <policydb_user_cache@@Base+0xe22c>
   2ffe8:	ldr	r3, [pc, #-2560]	; 2f5f0 <policydb_user_cache@@Base+0xecd4>
   2ffec:	ldr	r6, [sp, #20]
   2fff0:	ldr	r2, [r6, r3]
   2fff4:	b	2ebb0 <policydb_user_cache@@Base+0xe294>
   2fff8:	mov	ip, r3
   2fffc:	b	2eca8 <policydb_user_cache@@Base+0xe38c>
   30000:	ldr	fp, [sp, #28]
   30004:	ldr	r5, [fp]
   30008:	b	2fe24 <policydb_user_cache@@Base+0xf508>
   3000c:	mov	ip, r3
   30010:	b	2f6a4 <policydb_user_cache@@Base+0xed88>
   30014:	mov	ip, r3
   30018:	b	2f73c <policydb_user_cache@@Base+0xee20>
   3001c:	mov	ip, r3
   30020:	b	2fa34 <policydb_user_cache@@Base+0xf118>
   30024:	mov	ip, r3
   30028:	b	2f50c <policydb_user_cache@@Base+0xebf0>
   3002c:	ldr	r3, [pc, #-2628]	; 2f5f0 <policydb_user_cache@@Base+0xecd4>
   30030:	ldr	r6, [sp, #20]
   30034:	ldr	r3, [r6, r3]
   30038:	b	2f928 <policydb_user_cache@@Base+0xf00c>
   3003c:	bl	10cd8 <__stack_chk_fail@plt>
   30040:	ldr	r3, [fp]
   30044:	cmp	r3, #0
   30048:	beq	30058 <policydb_user_cache@@Base+0xf73c>
   3004c:	ldr	r3, [fp, #328]	; 0x148
   30050:	cmp	r3, #12
   30054:	bhi	2e8d4 <policydb_user_cache@@Base+0xdfb8>
   30058:	ldr	r0, [fp, #40]	; 0x28
   3005c:	ldr	r1, [sp, #32]
   30060:	ldr	r2, [sp, #16]
   30064:	bl	14b94 <__assert_fail@plt+0x3d24>
   30068:	b	2e8d4 <policydb_user_cache@@Base+0xdfb8>
   3006c:	ldr	r3, [fp, #328]	; 0x148
   30070:	cmp	r3, #23
   30074:	bhi	2e8d4 <policydb_user_cache@@Base+0xdfb8>
   30078:	ldr	r3, [fp]
   3007c:	cmp	r3, #0
   30080:	bne	2e8d4 <policydb_user_cache@@Base+0xdfb8>
   30084:	ldr	r1, [sp, #40]	; 0x28
   30088:	ldr	r2, [sp, #16]
   3008c:	bl	14b94 <__assert_fail@plt+0x3d24>
   30090:	b	2e8d4 <policydb_user_cache@@Base+0xdfb8>
   30094:	ldr	r2, [r4, #20]
   30098:	cmp	r2, #0
   3009c:	beq	303b4 <policydb_user_cache@@Base+0xfa98>
   300a0:	ldr	ip, [r2, #12]
   300a4:	cmp	ip, #0
   300a8:	beq	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   300ac:	ldr	r4, [pc, #-2780]	; 2f5d8 <policydb_user_cache@@Base+0xecbc>
   300b0:	mov	r3, r0
   300b4:	ldr	r5, [pc, #-2784]	; 2f5dc <policydb_user_cache@@Base+0xecc0>
   300b8:	mov	lr, #1
   300bc:	add	r4, pc, r4
   300c0:	ldr	r0, [r2, #16]
   300c4:	add	r5, pc, r5
   300c8:	mov	r1, r2
   300cc:	add	r4, r4, #120	; 0x78
   300d0:	str	r5, [r2, #4]
   300d4:	str	r4, [r2, #8]
   300d8:	str	lr, [r2]
   300dc:	ldr	r2, [pc, #-2820]	; 2f5e0 <policydb_user_cache@@Base+0xecc4>
   300e0:	add	r2, pc, r2
   300e4:	blx	ip
   300e8:	b	2e8f0 <policydb_user_cache@@Base+0xdfd4>
   300ec:	add	r8, sp, #376	; 0x178
   300f0:	mov	r1, #4
   300f4:	mov	r2, #1
   300f8:	str	r3, [r8, #-132]!	; 0xffffff7c
   300fc:	mov	r3, r4
   30100:	mov	r0, r8
   30104:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   30108:	cmp	r0, #1
   3010c:	bne	301f8 <policydb_user_cache@@Base+0xf8dc>
   30110:	ldr	r3, [pc, #-2868]	; 2f5e4 <policydb_user_cache@@Base+0xecc8>
   30114:	ldr	r9, [pc, #-2868]	; 2f5e8 <policydb_user_cache@@Base+0xeccc>
   30118:	add	r3, pc, r3
   3011c:	ldr	r7, [pc, #-2872]	; 2f5ec <policydb_user_cache@@Base+0xecd0>
   30120:	add	ip, r3, #76	; 0x4c
   30124:	str	fp, [sp, #16]
   30128:	add	r9, pc, r9
   3012c:	mov	fp, r6
   30130:	add	r7, pc, r7
   30134:	mov	r6, ip
   30138:	b	30198 <policydb_user_cache@@Base+0xf87c>
   3013c:	ldr	r3, [r5, #8]
   30140:	cmp	r3, #2
   30144:	beq	303c4 <policydb_user_cache@@Base+0xfaa8>
   30148:	cmp	sl, #0
   3014c:	bne	30204 <policydb_user_cache@@Base+0xf8e8>
   30150:	ldr	r0, [r4, #20]
   30154:	cmp	r0, #0
   30158:	beq	3020c <policydb_user_cache@@Base+0xf8f0>
   3015c:	ldr	r3, [r0, #12]
   30160:	cmp	r3, #0
   30164:	beq	30204 <policydb_user_cache@@Base+0xf8e8>
   30168:	mov	r2, #2
   3016c:	str	r6, [r0, #8]
   30170:	str	r2, [r0]
   30174:	mov	r1, r0
   30178:	str	r9, [r0, #4]
   3017c:	mov	r2, r7
   30180:	ldr	r0, [r0, #16]
   30184:	mov	sl, #1
   30188:	blx	r3
   3018c:	ldr	r5, [r5, #16]
   30190:	cmp	r5, #0
   30194:	beq	3021c <policydb_user_cache@@Base+0xf900>
   30198:	cmp	fp, #0
   3019c:	beq	3013c <policydb_user_cache@@Base+0xf820>
   301a0:	ldr	lr, [r5]
   301a4:	mov	r0, r8
   301a8:	mov	r1, #4
   301ac:	mov	r2, #3
   301b0:	mov	r3, r4
   301b4:	str	lr, [sp, #244]	; 0xf4
   301b8:	ldr	lr, [r5, #4]
   301bc:	str	lr, [sp, #248]	; 0xf8
   301c0:	ldr	lr, [r5, #12]
   301c4:	str	lr, [sp, #252]	; 0xfc
   301c8:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   301cc:	cmp	r0, #3
   301d0:	bne	301f8 <policydb_user_cache@@Base+0xf8dc>
   301d4:	ldr	lr, [r5, #8]
   301d8:	mov	r0, r8
   301dc:	mov	r1, #4
   301e0:	mov	r2, #1
   301e4:	mov	r3, r4
   301e8:	str	lr, [sp, #244]	; 0xf4
   301ec:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   301f0:	cmp	r0, #1
   301f4:	beq	3018c <policydb_user_cache@@Base+0xf870>
   301f8:	mvn	r6, #0
   301fc:	str	r6, [sp, #12]
   30200:	b	2e8f8 <policydb_user_cache@@Base+0xdfdc>
   30204:	mov	sl, #1
   30208:	b	3018c <policydb_user_cache@@Base+0xf870>
   3020c:	ldr	r3, [pc, #-3108]	; 2f5f0 <policydb_user_cache@@Base+0xecd4>
   30210:	ldr	ip, [sp, #20]
   30214:	ldr	r0, [ip, r3]
   30218:	b	3015c <policydb_user_cache@@Base+0xf840>
   3021c:	ldr	fp, [sp, #16]
   30220:	ldr	r5, [fp, #256]	; 0x100
   30224:	cmp	r5, #0
   30228:	beq	2f410 <policydb_user_cache@@Base+0xeaf4>
   3022c:	mov	r3, r5
   30230:	mov	ip, #0
   30234:	ldr	r3, [r3, #8]
   30238:	add	ip, ip, #1
   3023c:	cmp	r3, #0
   30240:	bne	30234 <policydb_user_cache@@Base+0xf918>
   30244:	mov	r0, r8
   30248:	mov	r1, #4
   3024c:	mov	r2, #1
   30250:	mov	r3, r4
   30254:	str	ip, [sp, #244]	; 0xf4
   30258:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   3025c:	cmp	r0, #1
   30260:	beq	30274 <policydb_user_cache@@Base+0xf958>
   30264:	b	2eeb8 <policydb_user_cache@@Base+0xe59c>
   30268:	ldr	r5, [r5, #8]
   3026c:	cmp	r5, #0
   30270:	beq	2f430 <policydb_user_cache@@Base+0xeb14>
   30274:	ldr	ip, [r5]
   30278:	mov	r0, r8
   3027c:	mov	r1, #4
   30280:	mov	r2, #2
   30284:	mov	r3, r4
   30288:	str	ip, [sp, #244]	; 0xf4
   3028c:	ldr	ip, [r5, #4]
   30290:	str	ip, [sp, #248]	; 0xf8
   30294:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   30298:	cmp	r0, #2
   3029c:	beq	30268 <policydb_user_cache@@Base+0xf94c>
   302a0:	b	2eeb8 <policydb_user_cache@@Base+0xe59c>
   302a4:	ldr	r5, [fp, #252]	; 0xfc
   302a8:	cmp	r5, #0
   302ac:	beq	30390 <policydb_user_cache@@Base+0xfa74>
   302b0:	mov	r3, r5
   302b4:	mov	ip, #0
   302b8:	ldr	r3, [r3, #20]
   302bc:	add	ip, ip, #1
   302c0:	cmp	r3, #0
   302c4:	bne	302b8 <policydb_user_cache@@Base+0xf99c>
   302c8:	mov	r0, r8
   302cc:	mov	r1, #4
   302d0:	mov	r2, #1
   302d4:	mov	r3, r4
   302d8:	str	ip, [sp, #244]	; 0xf4
   302dc:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   302e0:	cmp	r0, #1
   302e4:	beq	3034c <policydb_user_cache@@Base+0xfa30>
   302e8:	b	2f804 <policydb_user_cache@@Base+0xeee8>
   302ec:	ldr	r0, [r5, #12]
   302f0:	mov	r2, r6
   302f4:	mov	r3, r4
   302f8:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   302fc:	cmp	r6, r0
   30300:	bne	2f804 <policydb_user_cache@@Base+0xeee8>
   30304:	ldr	ip, [r5]
   30308:	mov	r1, #4
   3030c:	mov	r2, r1
   30310:	mov	r0, r8
   30314:	mov	r3, r4
   30318:	str	ip, [sp, #244]	; 0xf4
   3031c:	ldr	ip, [r5, #4]
   30320:	str	ip, [sp, #248]	; 0xf8
   30324:	ldr	ip, [r5, #8]
   30328:	str	ip, [sp, #252]	; 0xfc
   3032c:	ldr	ip, [r5, #16]
   30330:	str	ip, [sp, #256]	; 0x100
   30334:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   30338:	cmp	r0, #4
   3033c:	bne	2f804 <policydb_user_cache@@Base+0xeee8>
   30340:	ldr	r5, [r5, #20]
   30344:	cmp	r5, #0
   30348:	beq	2f494 <policydb_user_cache@@Base+0xeb78>
   3034c:	ldr	r0, [r5, #12]
   30350:	bl	10d98 <strlen@plt>
   30354:	mov	r1, #4
   30358:	mov	r2, #1
   3035c:	mov	r3, r4
   30360:	mov	r6, r0
   30364:	mov	r0, r8
   30368:	str	r6, [sp, #244]	; 0xf4
   3036c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   30370:	cmp	r0, #1
   30374:	mov	r1, r0
   30378:	beq	302ec <policydb_user_cache@@Base+0xf9d0>
   3037c:	b	2f804 <policydb_user_cache@@Base+0xeee8>
   30380:	ldr	r3, [pc, #-3480]	; 2f5f0 <policydb_user_cache@@Base+0xecd4>
   30384:	ldr	r5, [sp, #20]
   30388:	ldr	r3, [r5, r3]
   3038c:	b	2f454 <policydb_user_cache@@Base+0xeb38>
   30390:	mov	r0, r8
   30394:	mov	r1, #4
   30398:	mov	r2, #1
   3039c:	mov	r3, r4
   303a0:	str	r5, [sp, #244]	; 0xf4
   303a4:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   303a8:	cmp	r0, #1
   303ac:	beq	2f494 <policydb_user_cache@@Base+0xeb78>
   303b0:	b	2f804 <policydb_user_cache@@Base+0xeee8>
   303b4:	ldr	r3, [pc, #-3532]	; 2f5f0 <policydb_user_cache@@Base+0xecd4>
   303b8:	ldr	r7, [sp, #20]
   303bc:	ldr	r2, [r7, r3]
   303c0:	b	300a0 <policydb_user_cache@@Base+0xf784>
   303c4:	ldr	lr, [r5]
   303c8:	mov	r0, r8
   303cc:	mov	r1, #4
   303d0:	mov	r2, #3
   303d4:	mov	r3, r4
   303d8:	str	lr, [sp, #244]	; 0xf4
   303dc:	ldr	lr, [r5, #4]
   303e0:	str	lr, [sp, #248]	; 0xf8
   303e4:	ldr	lr, [r5, #12]
   303e8:	str	lr, [sp, #252]	; 0xfc
   303ec:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   303f0:	cmp	r0, #3
   303f4:	beq	3018c <policydb_user_cache@@Base+0xf870>
   303f8:	b	301f8 <policydb_user_cache@@Base+0xf8dc>
   303fc:	ldr	r6, [sp, #56]	; 0x38
   30400:	add	r0, sp, #376	; 0x178
   30404:	mov	r1, #4
   30408:	mov	r2, #1
   3040c:	mov	r3, r4
   30410:	str	r6, [r0, #-308]!	; 0xfffffecc
   30414:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   30418:	cmp	r0, #1
   3041c:	beq	2f294 <policydb_user_cache@@Base+0xe978>
   30420:	b	2eeb8 <policydb_user_cache@@Base+0xe59c>
   30424:	ldr	r3, [r7, #8]
   30428:	ldr	r2, [r7]
   3042c:	cmp	r3, #0
   30430:	beq	304c0 <policydb_user_cache@@Base+0xfba4>
   30434:	add	ip, r2, r3, lsl #2
   30438:	mov	r0, r2
   3043c:	mov	r1, #0
   30440:	ldr	r3, [r0], #4
   30444:	cmp	r3, #0
   30448:	beq	3045c <policydb_user_cache@@Base+0xfb40>
   3044c:	str	r1, [r3, #24]
   30450:	ldr	r3, [r3, #16]
   30454:	cmp	r3, #0
   30458:	bne	3044c <policydb_user_cache@@Base+0xfb30>
   3045c:	cmp	r0, ip
   30460:	bne	30440 <policydb_user_cache@@Base+0xfb24>
   30464:	mov	r5, #0
   30468:	mov	r9, #1
   3046c:	mov	r8, r5
   30470:	ldr	r6, [r2, r5, lsl #2]
   30474:	cmp	r6, #0
   30478:	beq	304ac <policydb_user_cache@@Base+0xfb90>
   3047c:	str	r9, [sp]
   30480:	mov	r0, fp
   30484:	str	r8, [sp, #4]
   30488:	mov	r1, r6
   3048c:	mov	r2, r4
   30490:	mov	r3, #1
   30494:	bl	2cf18 <policydb_user_cache@@Base+0xc5fc>
   30498:	cmp	r0, #0
   3049c:	bne	2fd90 <policydb_user_cache@@Base+0xf474>
   304a0:	ldr	r6, [r6, #16]
   304a4:	cmp	r6, #0
   304a8:	bne	3047c <policydb_user_cache@@Base+0xfb60>
   304ac:	ldr	r3, [r7, #8]
   304b0:	add	r5, r5, #1
   304b4:	cmp	r5, r3
   304b8:	ldrcc	r2, [r7]
   304bc:	bcc	30470 <policydb_user_cache@@Base+0xfb54>
   304c0:	mov	r6, #0
   304c4:	add	r5, sp, #100	; 0x64
   304c8:	b	2fd98 <policydb_user_cache@@Base+0xf47c>
   304cc:	ldr	lr, [fp]
   304d0:	mov	r0, r8
   304d4:	mov	r1, #4
   304d8:	mov	r3, r4
   304dc:	str	lr, [sp, #244]	; 0xf4
   304e0:	ldr	lr, [fp, #4]
   304e4:	str	lr, [sp, #248]	; 0xf8
   304e8:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   304ec:	cmp	r0, #2
   304f0:	beq	2ff90 <policydb_user_cache@@Base+0xf674>
   304f4:	b	2ffa4 <policydb_user_cache@@Base+0xf688>
   304f8:	mov	r0, r9
   304fc:	mov	r1, #4
   30500:	mov	r2, #1
   30504:	mov	r3, r4
   30508:	str	r5, [sp, #244]	; 0xf4
   3050c:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   30510:	cmp	r0, #1
   30514:	beq	2f000 <policydb_user_cache@@Base+0xe6e4>
   30518:	b	2eeb8 <policydb_user_cache@@Base+0xe59c>
   3051c:	add	r8, sp, #376	; 0x178
   30520:	mov	r1, #4
   30524:	mov	r2, #1
   30528:	mov	r3, r4
   3052c:	str	r5, [r8, #-132]!	; 0xffffff7c
   30530:	mov	r0, r8
   30534:	bl	2a3ec <policydb_user_cache@@Base+0x9ad0>
   30538:	cmp	r0, #1
   3053c:	beq	30220 <policydb_user_cache@@Base+0xf904>
   30540:	b	301f8 <policydb_user_cache@@Base+0xf8dc>
   30544:	push	{r3, r4, r5, lr}
   30548:	subs	r5, r0, #0
   3054c:	popeq	{r3, r4, r5, pc}
   30550:	mov	r4, #0
   30554:	add	r0, r5, r4
   30558:	add	r4, r4, #8
   3055c:	bl	14040 <__assert_fail@plt+0x31d0>
   30560:	cmp	r4, #64	; 0x40
   30564:	bne	30554 <policydb_user_cache@@Base+0xfc38>
   30568:	ldr	r3, [r5, #68]	; 0x44
   3056c:	cmp	r3, #0
   30570:	movne	r4, #0
   30574:	beq	30594 <policydb_user_cache@@Base+0xfc78>
   30578:	ldr	r0, [r5, #64]	; 0x40
   3057c:	add	r0, r0, r4, lsl #3
   30580:	add	r4, r4, #1
   30584:	bl	14040 <__assert_fail@plt+0x31d0>
   30588:	ldr	r3, [r5, #68]	; 0x44
   3058c:	cmp	r3, r4
   30590:	bhi	30578 <policydb_user_cache@@Base+0xfc5c>
   30594:	ldr	r0, [r5, #64]	; 0x40
   30598:	pop	{r3, r4, r5, lr}
   3059c:	b	10ca8 <free@plt>
   305a0:	mov	r0, #1
   305a4:	mov	r1, #16
   305a8:	b	10c84 <calloc@plt>
   305ac:	push	{r4, lr}
   305b0:	subs	r4, r0, #0
   305b4:	popeq	{r4, pc}
   305b8:	ldr	r0, [r4, #8]
   305bc:	bl	32c80 <policydb_user_cache@@Base+0x12364>
   305c0:	ldr	r0, [r4, #12]
   305c4:	bl	21c14 <policydb_user_cache@@Base+0x12f8>
   305c8:	ldr	r0, [r4, #16]
   305cc:	bl	21a6c <policydb_user_cache@@Base+0x1150>
   305d0:	ldr	r0, [r4, #172]	; 0xac
   305d4:	bl	21ac4 <policydb_user_cache@@Base+0x11a8>
   305d8:	ldr	r0, [r4, #20]
   305dc:	bl	21b44 <policydb_user_cache@@Base+0x1228>
   305e0:	ldr	r0, [r4, #24]
   305e4:	bl	21be4 <policydb_user_cache@@Base+0x12c8>
   305e8:	add	r0, r4, #28
   305ec:	bl	30544 <policydb_user_cache@@Base+0xfc28>
   305f0:	add	r0, r4, #100	; 0x64
   305f4:	bl	30544 <policydb_user_cache@@Base+0xfc28>
   305f8:	add	r0, r4, #176	; 0xb0
   305fc:	bl	22480 <policydb_user_cache@@Base+0x1b64>
   30600:	ldr	r0, [r4, #240]	; 0xf0
   30604:	bl	10ca8 <free@plt>
   30608:	mov	r0, r4
   3060c:	pop	{r4, lr}
   30610:	b	10ca8 <free@plt>
   30614:	push	{r3, r4, r5, r6, r7, lr}
   30618:	mov	r1, #248	; 0xf8
   3061c:	mov	r5, r0
   30620:	mov	r0, #1
   30624:	bl	10c84 <calloc@plt>
   30628:	subs	r6, r0, #0
   3062c:	beq	306e4 <policydb_user_cache@@Base+0xfdc8>
   30630:	ldr	r7, [pc, #180]	; 306ec <policydb_user_cache@@Base+0xfdd0>
   30634:	mov	r4, r6
   30638:	str	r5, [r4], #176	; 0xb0
   3063c:	add	r7, pc, r7
   30640:	sub	r5, r7, #4
   30644:	add	r7, r7, #28
   30648:	mov	r0, r4
   3064c:	ldr	r1, [r5, #4]!
   30650:	bl	2bb54 <policydb_user_cache@@Base+0xb238>
   30654:	add	r4, r4, #8
   30658:	cmp	r0, #0
   3065c:	bne	306dc <policydb_user_cache@@Base+0xfdc0>
   30660:	cmp	r5, r7
   30664:	bne	30648 <policydb_user_cache@@Base+0xfd2c>
   30668:	mov	ip, r0
   3066c:	add	r5, r6, #28
   30670:	add	r0, r6, #100	; 0x64
   30674:	mov	r3, ip
   30678:	add	r2, r5, ip
   3067c:	strb	r3, [r5, ip]
   30680:	add	r1, r2, #2
   30684:	add	r4, r0, ip
   30688:	strb	r3, [r2, #1]
   3068c:	add	r2, r4, #2
   30690:	strb	r3, [r1], #1
   30694:	strb	r3, [r1], #1
   30698:	strb	r3, [r1], #1
   3069c:	strb	r3, [r1], #1
   306a0:	strb	r3, [r1], #1
   306a4:	strb	r3, [r1]
   306a8:	strb	r3, [r0, ip]
   306ac:	add	ip, ip, #8
   306b0:	cmp	ip, #64	; 0x40
   306b4:	strb	r3, [r4, #1]
   306b8:	strb	r3, [r2], #1
   306bc:	strb	r3, [r2], #1
   306c0:	strb	r3, [r2], #1
   306c4:	strb	r3, [r2], #1
   306c8:	strb	r3, [r2], #1
   306cc:	strb	r3, [r2]
   306d0:	bne	30678 <policydb_user_cache@@Base+0xfd5c>
   306d4:	mov	r0, r6
   306d8:	pop	{r3, r4, r5, r6, r7, pc}
   306dc:	mov	r0, r6
   306e0:	bl	305ac <policydb_user_cache@@Base+0xfc90>
   306e4:	mov	r0, #0
   306e8:	pop	{r3, r4, r5, r6, r7, pc}
   306ec:	ldrdeq	r5, [r1], -r8
   306f0:	push	{r3, r4, r5, lr}
   306f4:	subs	r5, r0, #0
   306f8:	popeq	{r3, r4, r5, pc}
   306fc:	ldr	r0, [r5]
   30700:	cmp	r0, #0
   30704:	beq	3071c <policydb_user_cache@@Base+0xfe00>
   30708:	ldr	r4, [r0, #244]	; 0xf4
   3070c:	bl	305ac <policydb_user_cache@@Base+0xfc90>
   30710:	cmp	r4, #0
   30714:	mov	r0, r4
   30718:	bne	30708 <policydb_user_cache@@Base+0xfdec>
   3071c:	mov	r0, r5
   30720:	pop	{r3, r4, r5, lr}
   30724:	b	10ca8 <free@plt>
   30728:	cmp	r0, #0
   3072c:	push	{r4, lr}
   30730:	popeq	{r4, pc}
   30734:	ldr	r4, [r0, #12]
   30738:	bl	306f0 <policydb_user_cache@@Base+0xfdd4>
   3073c:	cmp	r4, #0
   30740:	mov	r0, r4
   30744:	bne	30734 <policydb_user_cache@@Base+0xfe18>
   30748:	pop	{r4, pc}
   3074c:	ldr	ip, [pc, #100]	; 307b8 <policydb_user_cache@@Base+0xfe9c>
   30750:	push	{r4, r5, lr}
   30754:	add	ip, pc, ip
   30758:	ldr	lr, [pc, #92]	; 307bc <policydb_user_cache@@Base+0xfea0>
   3075c:	sub	sp, sp, #12
   30760:	mov	r4, r1
   30764:	mov	r1, r2
   30768:	mov	r3, sp
   3076c:	ldr	r2, [r4, #8]
   30770:	ldr	r5, [ip, lr]
   30774:	ldr	ip, [r5]
   30778:	str	ip, [sp, #4]
   3077c:	bl	3263c <policydb_user_cache@@Base+0x11d20>
   30780:	cmp	r0, #0
   30784:	beq	3079c <policydb_user_cache@@Base+0xfe80>
   30788:	ldr	r3, [sp]
   3078c:	cmp	r3, #0
   30790:	ldrne	r3, [r4, #8]
   30794:	strne	r3, [r0, #52]	; 0x34
   30798:	strne	r0, [r4, #8]
   3079c:	ldr	r2, [sp, #4]
   307a0:	ldr	r3, [r5]
   307a4:	cmp	r2, r3
   307a8:	bne	307b4 <policydb_user_cache@@Base+0xfe98>
   307ac:	add	sp, sp, #12
   307b0:	pop	{r4, r5, pc}
   307b4:	bl	10cd8 <__stack_chk_fail@plt>
   307b8:	andeq	r8, r2, r4, lsr #17
   307bc:	strheq	r0, [r0], -ip
   307c0:	add	r2, r2, #17
   307c4:	push	{r4, lr}
   307c8:	mov	r4, r1
   307cc:	mov	r1, r0
   307d0:	ldr	r0, [r4, r2, lsl #3]
   307d4:	bl	14a90 <__assert_fail@plt+0x3c20>
   307d8:	cmp	r0, #0
   307dc:	popeq	{r4, pc}
   307e0:	ldr	r3, [r0]
   307e4:	cmp	r3, #2
   307e8:	beq	307f4 <policydb_user_cache@@Base+0xfed8>
   307ec:	mov	r0, #0
   307f0:	pop	{r4, pc}
   307f4:	ldr	ip, [r0, #8]
   307f8:	cmp	ip, #0
   307fc:	beq	307ec <policydb_user_cache@@Base+0xfed0>
   30800:	ldr	r1, [r0, #4]
   30804:	mov	r3, #0
   30808:	ldr	r0, [r4, #204]	; 0xcc
   3080c:	sub	r1, r1, #4
   30810:	b	3081c <policydb_user_cache@@Base+0xff00>
   30814:	cmp	r3, ip
   30818:	beq	307ec <policydb_user_cache@@Base+0xfed0>
   3081c:	ldr	r2, [r1, #4]!
   30820:	add	r3, r3, #1
   30824:	sub	r2, r2, #-1073741823	; 0xc0000001
   30828:	ldr	r2, [r0, r2, lsl #2]
   3082c:	cmp	r2, #0
   30830:	beq	30814 <policydb_user_cache@@Base+0xfef8>
   30834:	ldr	r2, [r2, #4]
   30838:	cmp	r2, #0
   3083c:	beq	30814 <policydb_user_cache@@Base+0xfef8>
   30840:	mov	r0, #1
   30844:	pop	{r4, pc}
   30848:	push	{r4, r5, r6, lr}
   3084c:	mov	r4, r2
   30850:	mov	r6, r1
   30854:	mov	r2, #1
   30858:	mov	r1, r4
   3085c:	mov	r5, r0
   30860:	bl	307c0 <policydb_user_cache@@Base+0xfea4>
   30864:	cmp	r0, #0
   30868:	bne	30874 <policydb_user_cache@@Base+0xff58>
   3086c:	mov	r0, #0
   30870:	pop	{r4, r5, r6, pc}
   30874:	ldr	r0, [r4, #32]
   30878:	mov	r1, r5
   3087c:	bl	14a90 <__assert_fail@plt+0x3c20>
   30880:	subs	r4, r0, #0
   30884:	beq	3086c <policydb_user_cache@@Base+0xff50>
   30888:	ldr	r0, [r4, #12]
   3088c:	mov	r1, r6
   30890:	bl	14a90 <__assert_fail@plt+0x3c20>
   30894:	cmp	r0, #0
   30898:	beq	308a4 <policydb_user_cache@@Base+0xff88>
   3089c:	mov	r0, #1
   308a0:	pop	{r4, r5, r6, pc}
   308a4:	ldr	r3, [r4, #8]
   308a8:	cmp	r3, #0
   308ac:	beq	3086c <policydb_user_cache@@Base+0xff50>
   308b0:	ldr	r0, [r3, #4]
   308b4:	mov	r1, r6
   308b8:	bl	14a90 <__assert_fail@plt+0x3c20>
   308bc:	cmp	r0, #0
   308c0:	beq	3086c <policydb_user_cache@@Base+0xff50>
   308c4:	b	3089c <policydb_user_cache@@Base+0xff80>
   308c8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   308cc:	mov	sl, r0
   308d0:	mov	r0, #28
   308d4:	mov	fp, r1
   308d8:	mov	r9, r2
   308dc:	mov	r7, r3
   308e0:	ldr	r6, [sp, #40]	; 0x28
   308e4:	ldr	r8, [sp, #44]	; 0x2c
   308e8:	bl	10d44 <malloc@plt>
   308ec:	subs	r4, r0, #0
   308f0:	beq	309c4 <policydb_user_cache@@Base+0x100a8>
   308f4:	mov	ip, r4
   308f8:	mov	r5, #0
   308fc:	str	r5, [ip], #4
   30900:	add	ip, ip, #4
   30904:	str	r5, [r4, #4]
   30908:	mov	r3, r4
   3090c:	str	r5, [ip], #4
   30910:	str	r5, [ip], #4
   30914:	str	r5, [ip], #4
   30918:	str	r5, [ip], #4
   3091c:	str	r5, [ip]
   30920:	ldr	r0, [r6]
   30924:	ldr	r1, [r6, #4]
   30928:	stmia	r3!, {r0, r1}
   3092c:	ldrh	r3, [r6, #6]
   30930:	tst	r3, #1792	; 0x700
   30934:	bne	30978 <policydb_user_cache@@Base+0x1005c>
   30938:	ldm	r8, {r0, r1}
   3093c:	add	r3, r4, #8
   30940:	stm	r3, {r0, r1}
   30944:	cmp	r7, #0
   30948:	mov	r0, r4
   3094c:	ldreq	r3, [sl]
   30950:	ldrne	r3, [r7, #16]
   30954:	ldreq	r2, [r3, r9, lsl #2]
   30958:	strne	r3, [r4, #16]
   3095c:	strne	r4, [r7, #16]
   30960:	streq	r2, [r4, #16]
   30964:	streq	r4, [r3, r9, lsl #2]
   30968:	ldr	r3, [fp]
   3096c:	add	r3, r3, #1
   30970:	str	r3, [fp]
   30974:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30978:	mov	r0, #1
   3097c:	mov	r1, #36	; 0x24
   30980:	bl	10c84 <calloc@plt>
   30984:	subs	r6, r0, #0
   30988:	beq	309cc <policydb_user_cache@@Base+0x100b0>
   3098c:	ldr	r5, [r8, #4]
   30990:	cmp	r5, #0
   30994:	beq	309b4 <policydb_user_cache@@Base+0x10098>
   30998:	ldm	r5!, {r0, r1, r2, r3}
   3099c:	mov	ip, r6
   309a0:	stmia	ip!, {r0, r1, r2, r3}
   309a4:	ldm	r5!, {r0, r1, r2, r3}
   309a8:	stmia	ip!, {r0, r1, r2, r3}
   309ac:	ldr	r3, [r5]
   309b0:	str	r3, [ip]
   309b4:	ldr	r3, [r8]
   309b8:	str	r6, [r4, #12]
   309bc:	str	r3, [r4, #8]
   309c0:	b	30944 <policydb_user_cache@@Base+0x10028>
   309c4:	mov	r0, r4
   309c8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   309cc:	mov	r0, r4
   309d0:	bl	10ca8 <free@plt>
   309d4:	mov	r0, r6
   309d8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   309dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   309e0:	cmp	r0, #0
   309e4:	sub	sp, sp, #20
   309e8:	ldrh	r8, [r1, #6]
   309ec:	ubfx	r3, r8, #0, #15
   309f0:	str	r3, [sp, #12]
   309f4:	beq	30b60 <policydb_user_cache@@Base+0x10244>
   309f8:	ldr	r7, [r0]
   309fc:	cmp	r7, #0
   30a00:	beq	30b60 <policydb_user_cache@@Base+0x10244>
   30a04:	ldrh	r5, [r1, #4]
   30a08:	movw	r9, #11601	; 0x2d51
   30a0c:	movt	r9, #52382	; 0xcc9e
   30a10:	ldrh	r4, [r1, #2]
   30a14:	movw	r6, #13715	; 0x3593
   30a18:	movt	r6, #7047	; 0x1b87
   30a1c:	mul	fp, r9, r5
   30a20:	ldrh	ip, [r1]
   30a24:	mul	sl, r9, r4
   30a28:	movw	r3, #27492	; 0x6b64
   30a2c:	mul	r9, r9, ip
   30a30:	movt	r3, #58964	; 0xe654
   30a34:	ror	fp, fp, #17
   30a38:	mul	fp, r6, fp
   30a3c:	ror	sl, sl, #17
   30a40:	ror	r9, r9, #17
   30a44:	mul	sl, r6, sl
   30a48:	mul	r9, r6, r9
   30a4c:	ror	fp, fp, #19
   30a50:	movw	r6, #27492	; 0x6b64
   30a54:	movt	r6, #58964	; 0xe654
   30a58:	add	fp, fp, fp, lsl #2
   30a5c:	add	r3, fp, r3
   30a60:	movw	fp, #51819	; 0xca6b
   30a64:	eor	sl, r3, sl
   30a68:	movw	r3, #27492	; 0x6b64
   30a6c:	movt	r3, #58964	; 0xe654
   30a70:	movt	fp, #34283	; 0x85eb
   30a74:	ror	sl, sl, #19
   30a78:	add	sl, sl, sl, lsl #2
   30a7c:	add	r6, sl, r6
   30a80:	movw	sl, #44597	; 0xae35
   30a84:	eor	r6, r6, r9
   30a88:	movt	sl, #49842	; 0xc2b2
   30a8c:	ldr	r9, [r0, #12]
   30a90:	ror	r6, r6, #19
   30a94:	add	r6, r6, r6, lsl #2
   30a98:	add	r3, r6, r3
   30a9c:	eor	r3, r3, r3, lsr #16
   30aa0:	mul	fp, fp, r3
   30aa4:	eor	fp, fp, fp, lsr #13
   30aa8:	mul	sl, sl, fp
   30aac:	eor	sl, sl, sl, lsr #16
   30ab0:	and	r9, sl, r9
   30ab4:	ldr	r6, [r7, r9, lsl #2]
   30ab8:	cmp	r6, #0
   30abc:	beq	30b58 <policydb_user_cache@@Base+0x1023c>
   30ac0:	ldrh	r7, [r6]
   30ac4:	mov	r3, #0
   30ac8:	cmp	ip, r7
   30acc:	beq	30af4 <policydb_user_cache@@Base+0x101d8>
   30ad0:	bcc	30b14 <policydb_user_cache@@Base+0x101f8>
   30ad4:	ldr	r7, [r6, #16]
   30ad8:	mov	r3, r6
   30adc:	cmp	r7, #0
   30ae0:	beq	30b58 <policydb_user_cache@@Base+0x1023c>
   30ae4:	mov	r6, r7
   30ae8:	ldrh	r7, [r6]
   30aec:	cmp	ip, r7
   30af0:	bne	30ad0 <policydb_user_cache@@Base+0x101b4>
   30af4:	ldrh	r7, [r6, #2]
   30af8:	cmp	r4, r7
   30afc:	bne	30ad0 <policydb_user_cache@@Base+0x101b4>
   30b00:	ldrh	r7, [r6, #4]
   30b04:	cmp	r7, r5
   30b08:	beq	30b38 <policydb_user_cache@@Base+0x1021c>
   30b0c:	cmp	r7, r5
   30b10:	bls	30ad4 <policydb_user_cache@@Base+0x101b8>
   30b14:	stm	sp, {r1, r2}
   30b18:	mov	r2, r9
   30b1c:	add	r1, r0, #4
   30b20:	bl	308c8 <policydb_user_cache@@Base+0xffac>
   30b24:	cmp	r0, #0
   30b28:	beq	30b60 <policydb_user_cache@@Base+0x10244>
   30b2c:	mov	r0, #0
   30b30:	add	sp, sp, #20
   30b34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30b38:	ldrh	sl, [r6, #6]
   30b3c:	ldr	fp, [sp, #12]
   30b40:	tst	fp, sl
   30b44:	beq	30b0c <policydb_user_cache@@Base+0x101f0>
   30b48:	tst	r8, #1792	; 0x700
   30b4c:	mvneq	r0, #16
   30b50:	bne	30b14 <policydb_user_cache@@Base+0x101f8>
   30b54:	b	30b30 <policydb_user_cache@@Base+0x10214>
   30b58:	mov	r3, r6
   30b5c:	b	30b14 <policydb_user_cache@@Base+0x101f8>
   30b60:	mvn	r0, #11
   30b64:	b	30b30 <policydb_user_cache@@Base+0x10214>
   30b68:	b	309dc <policydb_user_cache@@Base+0x100c0>
   30b6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30b70:	cmp	r0, #0
   30b74:	ldrh	sl, [r1, #6]
   30b78:	sub	sp, sp, #20
   30b7c:	ubfx	sl, sl, #0, #15
   30b80:	beq	30cb8 <policydb_user_cache@@Base+0x1039c>
   30b84:	ldr	r6, [r0]
   30b88:	cmp	r6, #0
   30b8c:	beq	30cd8 <policydb_user_cache@@Base+0x103bc>
   30b90:	ldrh	r4, [r1, #4]
   30b94:	movw	fp, #11601	; 0x2d51
   30b98:	movt	fp, #52382	; 0xcc9e
   30b9c:	ldrh	lr, [r1, #2]
   30ba0:	ldrh	ip, [r1]
   30ba4:	movw	r3, #13715	; 0x3593
   30ba8:	mul	r8, fp, r4
   30bac:	movt	r3, #7047	; 0x1b87
   30bb0:	mul	r9, fp, lr
   30bb4:	movw	r7, #27492	; 0x6b64
   30bb8:	mul	fp, fp, ip
   30bbc:	movt	r7, #58964	; 0xe654
   30bc0:	ror	r8, r8, #17
   30bc4:	movw	r5, #27492	; 0x6b64
   30bc8:	movt	r5, #58964	; 0xe654
   30bcc:	mul	r8, r3, r8
   30bd0:	ror	r9, r9, #17
   30bd4:	ror	fp, fp, #17
   30bd8:	mul	r9, r3, r9
   30bdc:	mul	r3, r3, fp
   30be0:	ror	r8, r8, #19
   30be4:	ldr	fp, [r0, #12]
   30be8:	add	r8, r8, r8, lsl #2
   30bec:	add	r7, r8, r7
   30bf0:	movw	r8, #51819	; 0xca6b
   30bf4:	eor	r9, r7, r9
   30bf8:	movt	r8, #34283	; 0x85eb
   30bfc:	str	r3, [sp, #12]
   30c00:	movw	r3, #27492	; 0x6b64
   30c04:	ror	r9, r9, #19
   30c08:	movt	r3, #58964	; 0xe654
   30c0c:	movw	r7, #44597	; 0xae35
   30c10:	movt	r7, #49842	; 0xc2b2
   30c14:	add	r9, r9, r9, lsl #2
   30c18:	add	r5, r9, r5
   30c1c:	ldr	r9, [sp, #12]
   30c20:	eor	r5, r5, r9
   30c24:	ror	r5, r5, #19
   30c28:	add	r5, r5, r5, lsl #2
   30c2c:	add	r3, r5, r3
   30c30:	eor	r3, r3, r3, lsr #16
   30c34:	mul	r8, r8, r3
   30c38:	eor	r8, r8, r8, lsr #13
   30c3c:	mul	r7, r7, r8
   30c40:	eor	r7, r7, r7, lsr #16
   30c44:	and	r7, r7, fp
   30c48:	ldr	r5, [r6, r7, lsl #2]
   30c4c:	cmp	r5, #0
   30c50:	beq	30cd0 <policydb_user_cache@@Base+0x103b4>
   30c54:	ldrh	r6, [r5]
   30c58:	mov	r3, #0
   30c5c:	cmp	ip, r6
   30c60:	beq	30c88 <policydb_user_cache@@Base+0x1036c>
   30c64:	bcc	30ca8 <policydb_user_cache@@Base+0x1038c>
   30c68:	ldr	r6, [r5, #16]
   30c6c:	mov	r3, r5
   30c70:	cmp	r6, #0
   30c74:	beq	30cd0 <policydb_user_cache@@Base+0x103b4>
   30c78:	mov	r5, r6
   30c7c:	ldrh	r6, [r5]
   30c80:	cmp	ip, r6
   30c84:	bne	30c64 <policydb_user_cache@@Base+0x10348>
   30c88:	ldrh	r6, [r5, #2]
   30c8c:	cmp	lr, r6
   30c90:	bne	30c64 <policydb_user_cache@@Base+0x10348>
   30c94:	ldrh	r6, [r5, #4]
   30c98:	cmp	r6, r4
   30c9c:	beq	30cc0 <policydb_user_cache@@Base+0x103a4>
   30ca0:	cmp	r6, r4
   30ca4:	bls	30c68 <policydb_user_cache@@Base+0x1034c>
   30ca8:	stm	sp, {r1, r2}
   30cac:	mov	r2, r7
   30cb0:	add	r1, r0, #4
   30cb4:	bl	308c8 <policydb_user_cache@@Base+0xffac>
   30cb8:	add	sp, sp, #20
   30cbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30cc0:	ldrh	r8, [r5, #6]
   30cc4:	tst	sl, r8
   30cc8:	beq	30ca0 <policydb_user_cache@@Base+0x10384>
   30ccc:	b	30ca8 <policydb_user_cache@@Base+0x1038c>
   30cd0:	mov	r3, r5
   30cd4:	b	30ca8 <policydb_user_cache@@Base+0x1038c>
   30cd8:	mov	r0, r6
   30cdc:	b	30cb8 <policydb_user_cache@@Base+0x1039c>
   30ce0:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   30ce4:	cmp	r0, #0
   30ce8:	ldrh	r7, [r1, #6]
   30cec:	ubfx	r7, r7, #0, #15
   30cf0:	beq	30dd8 <policydb_user_cache@@Base+0x104bc>
   30cf4:	ldr	r8, [r0]
   30cf8:	cmp	r8, #0
   30cfc:	beq	30e20 <policydb_user_cache@@Base+0x10504>
   30d00:	ldrh	r4, [r1, #4]
   30d04:	movw	r3, #11601	; 0x2d51
   30d08:	movt	r3, #52382	; 0xcc9e
   30d0c:	ldrh	ip, [r1, #2]
   30d10:	movw	r6, #13715	; 0x3593
   30d14:	movt	r6, #7047	; 0x1b87
   30d18:	mul	r9, r3, r4
   30d1c:	ldrh	r2, [r1]
   30d20:	mul	sl, r3, ip
   30d24:	movw	r5, #27492	; 0x6b64
   30d28:	mul	r3, r3, r2
   30d2c:	movt	r5, #58964	; 0xe654
   30d30:	ror	r9, r9, #17
   30d34:	movw	r1, #27492	; 0x6b64
   30d38:	movt	r1, #58964	; 0xe654
   30d3c:	ldr	r0, [r0, #12]
   30d40:	mul	r9, r6, r9
   30d44:	ror	sl, sl, #17
   30d48:	ror	fp, r3, #17
   30d4c:	movw	r3, #27492	; 0x6b64
   30d50:	mul	sl, r6, sl
   30d54:	movt	r3, #58964	; 0xe654
   30d58:	mul	r6, r6, fp
   30d5c:	ror	r9, r9, #19
   30d60:	movw	fp, #51819	; 0xca6b
   30d64:	movt	fp, #34283	; 0x85eb
   30d68:	add	r9, r9, r9, lsl #2
   30d6c:	add	r5, r9, r5
   30d70:	movw	r9, #44597	; 0xae35
   30d74:	eor	r5, r5, sl
   30d78:	movt	r9, #49842	; 0xc2b2
   30d7c:	ror	r5, r5, #19
   30d80:	add	r5, r5, r5, lsl #2
   30d84:	add	r1, r5, r1
   30d88:	eor	r1, r1, r6
   30d8c:	ror	r1, r1, #19
   30d90:	add	r1, r1, r1, lsl #2
   30d94:	add	r3, r1, r3
   30d98:	eor	r3, r3, r3, lsr #16
   30d9c:	mul	r3, fp, r3
   30da0:	eor	r3, r3, r3, lsr #13
   30da4:	mul	r3, r9, r3
   30da8:	eor	r3, r3, r3, lsr #16
   30dac:	and	r0, r3, r0
   30db0:	ldr	r0, [r8, r0, lsl #2]
   30db4:	cmp	r0, #0
   30db8:	beq	30dd8 <policydb_user_cache@@Base+0x104bc>
   30dbc:	ldrh	r3, [r0]
   30dc0:	cmp	r2, r3
   30dc4:	beq	30de0 <policydb_user_cache@@Base+0x104c4>
   30dc8:	bcc	30e00 <policydb_user_cache@@Base+0x104e4>
   30dcc:	ldr	r0, [r0, #16]
   30dd0:	cmp	r0, #0
   30dd4:	bne	30dbc <policydb_user_cache@@Base+0x104a0>
   30dd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   30ddc:	bx	lr
   30de0:	ldrh	r3, [r0, #2]
   30de4:	cmp	ip, r3
   30de8:	bne	30dc8 <policydb_user_cache@@Base+0x104ac>
   30dec:	ldrh	r3, [r0, #4]
   30df0:	cmp	r3, r4
   30df4:	beq	30e0c <policydb_user_cache@@Base+0x104f0>
   30df8:	cmp	r3, r4
   30dfc:	bls	30dcc <policydb_user_cache@@Base+0x104b0>
   30e00:	mov	r0, #0
   30e04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   30e08:	bx	lr
   30e0c:	ldrh	r1, [r0, #6]
   30e10:	tst	r7, r1
   30e14:	beq	30df8 <policydb_user_cache@@Base+0x104dc>
   30e18:	add	r0, r0, #8
   30e1c:	b	30dd8 <policydb_user_cache@@Base+0x104bc>
   30e20:	mov	r0, r8
   30e24:	b	30dd8 <policydb_user_cache@@Base+0x104bc>
   30e28:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   30e2c:	cmp	r0, #0
   30e30:	ldrh	r7, [r1, #6]
   30e34:	ubfx	r7, r7, #0, #15
   30e38:	beq	30f20 <policydb_user_cache@@Base+0x10604>
   30e3c:	ldr	r8, [r0]
   30e40:	cmp	r8, #0
   30e44:	beq	30f64 <policydb_user_cache@@Base+0x10648>
   30e48:	ldrh	r4, [r1, #4]
   30e4c:	movw	r3, #11601	; 0x2d51
   30e50:	movt	r3, #52382	; 0xcc9e
   30e54:	ldrh	ip, [r1, #2]
   30e58:	movw	r6, #13715	; 0x3593
   30e5c:	movt	r6, #7047	; 0x1b87
   30e60:	mul	r9, r3, r4
   30e64:	ldrh	r2, [r1]
   30e68:	mul	sl, r3, ip
   30e6c:	movw	r5, #27492	; 0x6b64
   30e70:	mul	r3, r3, r2
   30e74:	movt	r5, #58964	; 0xe654
   30e78:	ror	r9, r9, #17
   30e7c:	movw	r1, #27492	; 0x6b64
   30e80:	movt	r1, #58964	; 0xe654
   30e84:	ldr	r0, [r0, #12]
   30e88:	mul	r9, r6, r9
   30e8c:	ror	sl, sl, #17
   30e90:	ror	fp, r3, #17
   30e94:	movw	r3, #27492	; 0x6b64
   30e98:	mul	sl, r6, sl
   30e9c:	movt	r3, #58964	; 0xe654
   30ea0:	mul	r6, r6, fp
   30ea4:	ror	r9, r9, #19
   30ea8:	movw	fp, #51819	; 0xca6b
   30eac:	movt	fp, #34283	; 0x85eb
   30eb0:	add	r9, r9, r9, lsl #2
   30eb4:	add	r5, r9, r5
   30eb8:	movw	r9, #44597	; 0xae35
   30ebc:	eor	r5, r5, sl
   30ec0:	movt	r9, #49842	; 0xc2b2
   30ec4:	ror	r5, r5, #19
   30ec8:	add	r5, r5, r5, lsl #2
   30ecc:	add	r1, r5, r1
   30ed0:	eor	r1, r1, r6
   30ed4:	ror	r1, r1, #19
   30ed8:	add	r1, r1, r1, lsl #2
   30edc:	add	r3, r1, r3
   30ee0:	eor	r3, r3, r3, lsr #16
   30ee4:	mul	r3, fp, r3
   30ee8:	eor	r3, r3, r3, lsr #13
   30eec:	mul	r3, r9, r3
   30ef0:	eor	r3, r3, r3, lsr #16
   30ef4:	and	r0, r3, r0
   30ef8:	ldr	r0, [r8, r0, lsl #2]
   30efc:	cmp	r0, #0
   30f00:	beq	30f20 <policydb_user_cache@@Base+0x10604>
   30f04:	ldrh	r3, [r0]
   30f08:	cmp	r2, r3
   30f0c:	beq	30f28 <policydb_user_cache@@Base+0x1060c>
   30f10:	bcc	30f48 <policydb_user_cache@@Base+0x1062c>
   30f14:	ldr	r0, [r0, #16]
   30f18:	cmp	r0, #0
   30f1c:	bne	30f04 <policydb_user_cache@@Base+0x105e8>
   30f20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   30f24:	bx	lr
   30f28:	ldrh	r3, [r0, #2]
   30f2c:	cmp	ip, r3
   30f30:	bne	30f10 <policydb_user_cache@@Base+0x105f4>
   30f34:	ldrh	r3, [r0, #4]
   30f38:	cmp	r3, r4
   30f3c:	beq	30f54 <policydb_user_cache@@Base+0x10638>
   30f40:	cmp	r3, r4
   30f44:	bls	30f14 <policydb_user_cache@@Base+0x105f8>
   30f48:	mov	r0, #0
   30f4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   30f50:	bx	lr
   30f54:	ldrh	r1, [r0, #6]
   30f58:	tst	r7, r1
   30f5c:	beq	30f40 <policydb_user_cache@@Base+0x10624>
   30f60:	b	30f20 <policydb_user_cache@@Base+0x10604>
   30f64:	mov	r0, r8
   30f68:	b	30f20 <policydb_user_cache@@Base+0x10604>
   30f6c:	cmp	r0, #0
   30f70:	push	{r4, r5}
   30f74:	beq	31004 <policydb_user_cache@@Base+0x106e8>
   30f78:	ldr	r3, [r0, #16]
   30f7c:	bic	r1, r1, #-2147483648	; 0x80000000
   30f80:	bic	r5, r1, #32768	; 0x8000
   30f84:	cmp	r3, #0
   30f88:	beq	30fe4 <policydb_user_cache@@Base+0x106c8>
   30f8c:	ldr	r1, [r0]
   30f90:	b	30fbc <policydb_user_cache@@Base+0x106a0>
   30f94:	ldrh	r4, [r0]
   30f98:	ldrh	ip, [r3]
   30f9c:	cmp	r4, ip
   30fa0:	bcc	31000 <policydb_user_cache@@Base+0x106e4>
   30fa4:	beq	30ff0 <policydb_user_cache@@Base+0x106d4>
   30fa8:	cmp	r2, r1
   30fac:	beq	3100c <policydb_user_cache@@Base+0x106f0>
   30fb0:	ldr	r3, [r3, #16]
   30fb4:	cmp	r3, #0
   30fb8:	beq	30fe4 <policydb_user_cache@@Base+0x106c8>
   30fbc:	ldr	r2, [r3]
   30fc0:	cmp	r2, r1
   30fc4:	bne	30f94 <policydb_user_cache@@Base+0x10678>
   30fc8:	ldrh	r4, [r0, #4]
   30fcc:	ldrh	ip, [r3, #4]
   30fd0:	cmp	r4, ip
   30fd4:	bne	30f94 <policydb_user_cache@@Base+0x10678>
   30fd8:	ldrh	ip, [r3, #6]
   30fdc:	tst	r5, ip
   30fe0:	beq	30f94 <policydb_user_cache@@Base+0x10678>
   30fe4:	mov	r0, r3
   30fe8:	pop	{r4, r5}
   30fec:	bx	lr
   30ff0:	ldrh	r4, [r0, #2]
   30ff4:	ldrh	ip, [r3, #2]
   30ff8:	cmp	r4, ip
   30ffc:	bcs	30fa8 <policydb_user_cache@@Base+0x1068c>
   31000:	mov	r0, #0
   31004:	pop	{r4, r5}
   31008:	bx	lr
   3100c:	ldrh	ip, [r0, #4]
   31010:	ldrh	r2, [r3, #4]
   31014:	cmp	ip, r2
   31018:	bcs	30fb0 <policydb_user_cache@@Base+0x10694>
   3101c:	b	31000 <policydb_user_cache@@Base+0x106e4>
   31020:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   31024:	subs	r7, r0, #0
   31028:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   3102c:	ldr	r0, [r7]
   31030:	cmp	r0, #0
   31034:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   31038:	ldr	r3, [r7, #8]
   3103c:	cmp	r3, #0
   31040:	beq	310b4 <policydb_user_cache@@Base+0x10798>
   31044:	mov	r6, #0
   31048:	mov	r9, r6
   3104c:	ldr	r4, [r0, r6, lsl #2]
   31050:	lsl	r8, r6, #2
   31054:	add	r0, r0, r8
   31058:	cmp	r4, #0
   3105c:	bne	3107c <policydb_user_cache@@Base+0x10760>
   31060:	b	310a0 <policydb_user_cache@@Base+0x10784>
   31064:	ldr	r5, [r4, #16]
   31068:	mov	r0, r4
   3106c:	bl	10ca8 <free@plt>
   31070:	cmp	r5, #0
   31074:	mov	r4, r5
   31078:	beq	31094 <policydb_user_cache@@Base+0x10778>
   3107c:	ldrh	r3, [r4, #6]
   31080:	tst	r3, #1792	; 0x700
   31084:	beq	31064 <policydb_user_cache@@Base+0x10748>
   31088:	ldr	r0, [r4, #12]
   3108c:	bl	10ca8 <free@plt>
   31090:	b	31064 <policydb_user_cache@@Base+0x10748>
   31094:	ldr	r0, [r7]
   31098:	ldr	r3, [r7, #8]
   3109c:	add	r0, r0, r8
   310a0:	add	r6, r6, #1
   310a4:	str	r9, [r0]
   310a8:	cmp	r3, r6
   310ac:	ldr	r0, [r7]
   310b0:	bhi	3104c <policydb_user_cache@@Base+0x10730>
   310b4:	bl	10ca8 <free@plt>
   310b8:	mov	r3, #0
   310bc:	str	r3, [r7]
   310c0:	str	r3, [r7, #8]
   310c4:	str	r3, [r7, #12]
   310c8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   310cc:	push	{r4, r5, r6, r7, r8, lr}
   310d0:	subs	r8, r0, #0
   310d4:	mov	r5, r1
   310d8:	mov	r6, r2
   310dc:	beq	31134 <policydb_user_cache@@Base+0x10818>
   310e0:	ldr	r3, [r8, #8]
   310e4:	cmp	r3, #0
   310e8:	beq	31134 <policydb_user_cache@@Base+0x10818>
   310ec:	mov	r7, #0
   310f0:	ldr	r2, [r8]
   310f4:	ldr	r4, [r2, r7, lsl #2]
   310f8:	cmp	r4, #0
   310fc:	beq	31128 <policydb_user_cache@@Base+0x1080c>
   31100:	mov	r0, r4
   31104:	add	r1, r4, #8
   31108:	mov	r2, r6
   3110c:	blx	r5
   31110:	cmp	r0, #0
   31114:	popne	{r4, r5, r6, r7, r8, pc}
   31118:	ldr	r4, [r4, #16]
   3111c:	cmp	r4, #0
   31120:	bne	31100 <policydb_user_cache@@Base+0x107e4>
   31124:	ldr	r3, [r8, #8]
   31128:	add	r7, r7, #1
   3112c:	cmp	r3, r7
   31130:	bhi	310f0 <policydb_user_cache@@Base+0x107d4>
   31134:	mov	r0, #0
   31138:	pop	{r4, r5, r6, r7, r8, pc}
   3113c:	mov	r2, r0
   31140:	mov	r3, #0
   31144:	mov	r0, r3
   31148:	str	r3, [r2]
   3114c:	str	r3, [r2, #4]
   31150:	bx	lr
   31154:	cmp	r1, #0
   31158:	push	{r4, r5, r6, lr}
   3115c:	mov	r4, r0
   31160:	beq	311cc <policydb_user_cache@@Base+0x108b0>
   31164:	mov	r2, #0
   31168:	b	31170 <policydb_user_cache@@Base+0x10854>
   3116c:	mov	r2, r3
   31170:	lsrs	r1, r1, #1
   31174:	add	r3, r2, #1
   31178:	bne	3116c <policydb_user_cache@@Base+0x10850>
   3117c:	cmp	r3, #2
   31180:	mov	r5, #1
   31184:	subhi	r3, r2, #1
   31188:	mov	r1, #4
   3118c:	lsl	r3, r5, r3
   31190:	cmp	r3, #1048576	; 0x100000
   31194:	movcc	r5, r3
   31198:	movcs	r5, #1048576	; 0x100000
   3119c:	sub	r6, r5, #1
   311a0:	mov	r0, r5
   311a4:	bl	10c84 <calloc@plt>
   311a8:	cmp	r0, #0
   311ac:	str	r0, [r4]
   311b0:	beq	311d8 <policydb_user_cache@@Base+0x108bc>
   311b4:	mov	r3, #0
   311b8:	str	r5, [r4, #8]
   311bc:	str	r6, [r4, #12]
   311c0:	mov	r0, r3
   311c4:	str	r3, [r4, #4]
   311c8:	pop	{r4, r5, r6, pc}
   311cc:	mov	r5, r1
   311d0:	mov	r6, r1
   311d4:	b	311b4 <policydb_user_cache@@Base+0x10898>
   311d8:	mvn	r0, #0
   311dc:	pop	{r4, r5, r6, pc}
   311e0:	push	{r4, r5, r6, r7, lr}
   311e4:	mov	r2, r1
   311e8:	ldr	r7, [r0, #8]
   311ec:	sub	sp, sp, #20
   311f0:	cmp	r7, #0
   311f4:	beq	31264 <policydb_user_cache@@Base+0x10948>
   311f8:	ldr	lr, [r0]
   311fc:	mov	r4, #0
   31200:	mov	r5, r4
   31204:	add	r6, lr, r7, lsl #2
   31208:	ldr	r3, [lr], #4
   3120c:	cmp	r3, #0
   31210:	beq	31234 <policydb_user_cache@@Base+0x10918>
   31214:	add	r5, r5, #1
   31218:	mov	ip, #0
   3121c:	ldr	r3, [r3, #16]
   31220:	add	ip, ip, #1
   31224:	cmp	r3, #0
   31228:	bne	3121c <policydb_user_cache@@Base+0x10900>
   3122c:	cmp	r4, ip
   31230:	movcc	r4, ip
   31234:	cmp	lr, r6
   31238:	bne	31208 <policydb_user_cache@@Base+0x108ec>
   3123c:	ldr	r1, [pc, #44]	; 31270 <policydb_user_cache@@Base+0x10954>
   31240:	ldr	r3, [r0, #4]
   31244:	mov	r0, #1
   31248:	str	r5, [sp]
   3124c:	add	r1, pc, r1
   31250:	str	r7, [sp, #4]
   31254:	str	r4, [sp, #8]
   31258:	bl	10df8 <__printf_chk@plt>
   3125c:	add	sp, sp, #20
   31260:	pop	{r4, r5, r6, r7, pc}
   31264:	mov	r4, r7
   31268:	mov	r5, r7
   3126c:	b	3123c <policydb_user_cache@@Base+0x10920>
   31270:	andeq	r2, r1, r4, lsr r1
   31274:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31278:	mov	fp, r1
   3127c:	ldr	r6, [pc, #2356]	; 31bb8 <policydb_user_cache@@Base+0x1129c>
   31280:	sub	sp, sp, #148	; 0x94
   31284:	ldr	r1, [pc, #2352]	; 31bbc <policydb_user_cache@@Base+0x112a0>
   31288:	mov	r9, r3
   3128c:	add	r6, pc, r6
   31290:	ldr	ip, [sp, #184]	; 0xb8
   31294:	add	r8, sp, #56	; 0x38
   31298:	add	r7, sp, #64	; 0x40
   3129c:	ldr	r1, [r6, r1]
   312a0:	cmp	fp, #19
   312a4:	mov	r4, #0
   312a8:	mov	r5, r0
   312ac:	str	r4, [r8, #4]
   312b0:	mov	sl, r2
   312b4:	ldr	r3, [r1]
   312b8:	str	r4, [sp, #64]	; 0x40
   312bc:	str	r1, [sp, #16]
   312c0:	str	ip, [sp, #20]
   312c4:	str	r4, [sp, #56]	; 0x38
   312c8:	str	r3, [sp, #140]	; 0x8c
   312cc:	str	r4, [sp, #104]	; 0x68
   312d0:	str	r4, [sp, #108]	; 0x6c
   312d4:	str	r4, [sp, #112]	; 0x70
   312d8:	str	r4, [sp, #116]	; 0x74
   312dc:	str	r4, [sp, #120]	; 0x78
   312e0:	str	r4, [sp, #124]	; 0x7c
   312e4:	str	r4, [sp, #128]	; 0x80
   312e8:	str	r4, [sp, #132]	; 0x84
   312ec:	str	r4, [sp, #136]	; 0x88
   312f0:	str	r4, [r7, #4]
   312f4:	bhi	31378 <policydb_user_cache@@Base+0x10a5c>
   312f8:	add	fp, sp, #72	; 0x48
   312fc:	mov	r1, r0
   31300:	mov	r2, #4
   31304:	mov	r0, fp
   31308:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   3130c:	cmp	r0, r4
   31310:	blt	31434 <policydb_user_cache@@Base+0x10b18>
   31314:	ldr	r4, [sp, #72]	; 0x48
   31318:	sub	r3, r4, #5
   3131c:	cmp	r3, #3
   31320:	bls	314f4 <policydb_user_cache@@Base+0x10bd8>
   31324:	ldr	r3, [r5, #20]
   31328:	cmp	r3, #0
   3132c:	beq	316c0 <policydb_user_cache@@Base+0x10da4>
   31330:	ldr	ip, [r3, #12]
   31334:	cmp	ip, #0
   31338:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   3133c:	ldr	r2, [pc, #2172]	; 31bc0 <policydb_user_cache@@Base+0x112a4>
   31340:	mov	lr, #1
   31344:	ldr	r0, [pc, #2168]	; 31bc4 <policydb_user_cache@@Base+0x112a8>
   31348:	mov	r1, r3
   3134c:	add	r2, pc, r2
   31350:	str	r2, [r3, #4]
   31354:	ldr	r2, [pc, #2156]	; 31bc8 <policydb_user_cache@@Base+0x112ac>
   31358:	add	r0, pc, r0
   3135c:	str	lr, [r3]
   31360:	str	r0, [r3, #8]
   31364:	add	r2, pc, r2
   31368:	ldr	r0, [r3, #16]
   3136c:	blx	ip
   31370:	mvn	r0, #0
   31374:	b	31484 <policydb_user_cache@@Base+0x10b68>
   31378:	add	r0, sp, #48	; 0x30
   3137c:	mov	r1, r5
   31380:	mov	r2, #8
   31384:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   31388:	cmp	r0, #0
   3138c:	blt	314a0 <policydb_user_cache@@Base+0x10b84>
   31390:	mov	r3, r4
   31394:	ldrh	r4, [sp, #48]	; 0x30
   31398:	ldr	r2, [pc, #2092]	; 31bcc <policydb_user_cache@@Base+0x112b0>
   3139c:	ldrh	r0, [sp, #50]	; 0x32
   313a0:	add	r2, pc, r2
   313a4:	ldrh	r1, [sp, #52]	; 0x34
   313a8:	strh	r4, [sp, #56]	; 0x38
   313ac:	add	ip, r2, #14
   313b0:	ldrh	r4, [sp, #54]	; 0x36
   313b4:	add	r2, r2, #32
   313b8:	strh	r0, [sp, #58]	; 0x3a
   313bc:	strh	r1, [sp, #60]	; 0x3c
   313c0:	strh	r4, [sp, #62]	; 0x3e
   313c4:	ldrh	r1, [ip, #2]!
   313c8:	tst	r4, r1
   313cc:	addne	r3, r3, #1
   313d0:	cmp	ip, r2
   313d4:	bne	313c4 <policydb_user_cache@@Base+0x10aa8>
   313d8:	cmp	r3, #1
   313dc:	beq	31574 <policydb_user_cache@@Base+0x10c58>
   313e0:	ldr	r3, [r5, #20]
   313e4:	cmp	r3, #0
   313e8:	beq	316b4 <policydb_user_cache@@Base+0x10d98>
   313ec:	ldr	ip, [r3, #12]
   313f0:	cmp	ip, #0
   313f4:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   313f8:	ldr	r2, [pc, #2000]	; 31bd0 <policydb_user_cache@@Base+0x112b4>
   313fc:	mov	lr, #1
   31400:	ldr	r0, [pc, #1996]	; 31bd4 <policydb_user_cache@@Base+0x112b8>
   31404:	mov	r1, r3
   31408:	add	r2, pc, r2
   3140c:	str	r2, [r3, #4]
   31410:	ldr	r2, [pc, #1984]	; 31bd8 <policydb_user_cache@@Base+0x112bc>
   31414:	add	r0, pc, r0
   31418:	str	lr, [r3]
   3141c:	str	r0, [r3, #8]
   31420:	add	r2, pc, r2
   31424:	ldr	r0, [r3, #16]
   31428:	blx	ip
   3142c:	mvn	r0, #0
   31430:	b	31484 <policydb_user_cache@@Base+0x10b68>
   31434:	ldr	r3, [r5, #20]
   31438:	cmp	r3, r4
   3143c:	beq	31788 <policydb_user_cache@@Base+0x10e6c>
   31440:	ldr	ip, [r3, #12]
   31444:	cmp	ip, #0
   31448:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   3144c:	ldr	r2, [pc, #1928]	; 31bdc <policydb_user_cache@@Base+0x112c0>
   31450:	mov	lr, #1
   31454:	ldr	r0, [pc, #1924]	; 31be0 <policydb_user_cache@@Base+0x112c4>
   31458:	mov	r1, r3
   3145c:	add	r2, pc, r2
   31460:	str	r2, [r3, #4]
   31464:	ldr	r2, [pc, #1912]	; 31be4 <policydb_user_cache@@Base+0x112c8>
   31468:	add	r0, pc, r0
   3146c:	str	lr, [r3]
   31470:	str	r0, [r3, #8]
   31474:	add	r2, pc, r2
   31478:	ldr	r0, [r3, #16]
   3147c:	blx	ip
   31480:	mvn	r0, #0
   31484:	ldr	ip, [sp, #16]
   31488:	ldr	r2, [sp, #140]	; 0x8c
   3148c:	ldr	r3, [ip]
   31490:	cmp	r2, r3
   31494:	bne	31a10 <policydb_user_cache@@Base+0x110f4>
   31498:	add	sp, sp, #148	; 0x94
   3149c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   314a0:	ldr	r3, [r5, #20]
   314a4:	cmp	r3, #0
   314a8:	beq	31794 <policydb_user_cache@@Base+0x10e78>
   314ac:	ldr	ip, [r3, #12]
   314b0:	cmp	ip, #0
   314b4:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   314b8:	ldr	r2, [pc, #1832]	; 31be8 <policydb_user_cache@@Base+0x112cc>
   314bc:	mov	lr, #1
   314c0:	ldr	r0, [pc, #1828]	; 31bec <policydb_user_cache@@Base+0x112d0>
   314c4:	mov	r1, r3
   314c8:	add	r2, pc, r2
   314cc:	str	r2, [r3, #4]
   314d0:	ldr	r2, [pc, #1816]	; 31bf0 <policydb_user_cache@@Base+0x112d4>
   314d4:	add	r0, pc, r0
   314d8:	str	lr, [r3]
   314dc:	str	r0, [r3, #8]
   314e0:	add	r2, pc, r2
   314e4:	ldr	r0, [r3, #16]
   314e8:	blx	ip
   314ec:	mvn	r0, #0
   314f0:	b	31484 <policydb_user_cache@@Base+0x10b68>
   314f4:	mov	r0, fp
   314f8:	mov	r1, r5
   314fc:	lsl	r2, r4, #2
   31500:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   31504:	cmp	r0, #0
   31508:	blt	316cc <policydb_user_cache@@Base+0x10db0>
   3150c:	ldr	r3, [sp, #72]	; 0x48
   31510:	uxth	r2, r3
   31514:	strh	r3, [sp, #56]	; 0x38
   31518:	cmp	r2, r3
   3151c:	beq	31720 <policydb_user_cache@@Base+0x10e04>
   31520:	ldr	r3, [r5, #20]
   31524:	cmp	r3, #0
   31528:	beq	316a8 <policydb_user_cache@@Base+0x10d8c>
   3152c:	ldr	ip, [r3, #12]
   31530:	cmp	ip, #0
   31534:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   31538:	ldr	r2, [pc, #1716]	; 31bf4 <policydb_user_cache@@Base+0x112d8>
   3153c:	mov	lr, #1
   31540:	ldr	r0, [pc, #1712]	; 31bf8 <policydb_user_cache@@Base+0x112dc>
   31544:	mov	r1, r3
   31548:	add	r2, pc, r2
   3154c:	str	r2, [r3, #4]
   31550:	ldr	r2, [pc, #1700]	; 31bfc <policydb_user_cache@@Base+0x112e0>
   31554:	add	r0, pc, r0
   31558:	str	lr, [r3]
   3155c:	str	r0, [r3, #8]
   31560:	add	r2, pc, r2
   31564:	ldr	r0, [r3, #16]
   31568:	blx	ip
   3156c:	mvn	r0, #0
   31570:	b	31484 <policydb_user_cache@@Base+0x10b68>
   31574:	cmp	fp, #29
   31578:	bhi	315d8 <policydb_user_cache@@Base+0x10cbc>
   3157c:	tst	r4, #1792	; 0x700
   31580:	beq	31670 <policydb_user_cache@@Base+0x10d54>
   31584:	ldr	r2, [r5, #20]
   31588:	cmp	r2, #0
   3158c:	beq	31910 <policydb_user_cache@@Base+0x10ff4>
   31590:	ldr	ip, [r2, #12]
   31594:	cmp	ip, #0
   31598:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   3159c:	ldr	r5, [pc, #1628]	; 31c00 <policydb_user_cache@@Base+0x112e4>
   315a0:	mov	lr, #1
   315a4:	ldr	r4, [pc, #1624]	; 31c04 <policydb_user_cache@@Base+0x112e8>
   315a8:	mov	r1, r2
   315ac:	ldr	r0, [r2, #16]
   315b0:	add	r5, pc, r5
   315b4:	str	lr, [r2]
   315b8:	add	r4, pc, r4
   315bc:	stmib	r2, {r4, r5}
   315c0:	mov	r3, fp
   315c4:	ldr	r2, [pc, #1596]	; 31c08 <policydb_user_cache@@Base+0x112ec>
   315c8:	add	r2, pc, r2
   315cc:	blx	ip
   315d0:	mvn	r0, #0
   315d4:	b	31484 <policydb_user_cache@@Base+0x10b68>
   315d8:	tst	r4, #1792	; 0x700
   315dc:	beq	31670 <policydb_user_cache@@Base+0x10d54>
   315e0:	add	r4, sp, #47	; 0x2f
   315e4:	mov	r2, r3
   315e8:	mov	r1, r5
   315ec:	str	r3, [sp, #12]
   315f0:	mov	r0, r4
   315f4:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   315f8:	ldr	r3, [sp, #12]
   315fc:	cmp	r0, #0
   31600:	blt	317a0 <policydb_user_cache@@Base+0x10e84>
   31604:	ldrb	ip, [sp, #47]	; 0x2f
   31608:	mov	r0, r4
   3160c:	mov	r2, r3
   31610:	mov	r1, r5
   31614:	strb	ip, [sp, #104]	; 0x68
   31618:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   3161c:	cmp	r0, #0
   31620:	blt	31848 <policydb_user_cache@@Base+0x10f2c>
   31624:	ldrb	r3, [sp, #47]	; 0x2f
   31628:	add	r4, sp, #72	; 0x48
   3162c:	mov	r1, r5
   31630:	mov	r2, #32
   31634:	mov	r0, r4
   31638:	strb	r3, [sp, #105]	; 0x69
   3163c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   31640:	cmp	r0, #0
   31644:	addge	r0, sp, #104	; 0x68
   31648:	movge	r3, #0
   3164c:	blt	3191c <policydb_user_cache@@Base+0x11000>
   31650:	add	r2, r0, r3
   31654:	ldr	r1, [r4, r3]
   31658:	add	r3, r3, #4
   3165c:	cmp	r3, #32
   31660:	str	r1, [r2, #4]
   31664:	bne	31650 <policydb_user_cache@@Base+0x10d34>
   31668:	str	r0, [sp, #68]	; 0x44
   3166c:	b	31690 <policydb_user_cache@@Base+0x10d74>
   31670:	add	r0, sp, #72	; 0x48
   31674:	mov	r1, r5
   31678:	mov	r2, #4
   3167c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   31680:	cmp	r0, #0
   31684:	blt	317f4 <policydb_user_cache@@Base+0x10ed8>
   31688:	ldr	r3, [sp, #72]	; 0x48
   3168c:	str	r3, [sp, #64]	; 0x40
   31690:	mov	r0, sl
   31694:	mov	r1, r8
   31698:	mov	r2, r7
   3169c:	ldr	r3, [sp, #20]
   316a0:	blx	r9
   316a4:	b	31484 <policydb_user_cache@@Base+0x10b68>
   316a8:	ldr	r3, [pc, #1372]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   316ac:	ldr	r3, [r6, r3]
   316b0:	b	3152c <policydb_user_cache@@Base+0x10c10>
   316b4:	ldr	r3, [pc, #1360]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   316b8:	ldr	r3, [r6, r3]
   316bc:	b	313ec <policydb_user_cache@@Base+0x10ad0>
   316c0:	ldr	r3, [pc, #1348]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   316c4:	ldr	r3, [r6, r3]
   316c8:	b	31330 <policydb_user_cache@@Base+0x10a14>
   316cc:	ldr	r3, [r5, #20]
   316d0:	cmp	r3, #0
   316d4:	beq	31904 <policydb_user_cache@@Base+0x10fe8>
   316d8:	ldr	ip, [r3, #12]
   316dc:	cmp	ip, #0
   316e0:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   316e4:	ldr	r2, [pc, #1316]	; 31c10 <policydb_user_cache@@Base+0x112f4>
   316e8:	mov	lr, #1
   316ec:	ldr	r0, [pc, #1312]	; 31c14 <policydb_user_cache@@Base+0x112f8>
   316f0:	mov	r1, r3
   316f4:	add	r2, pc, r2
   316f8:	str	r2, [r3, #4]
   316fc:	ldr	r2, [pc, #1300]	; 31c18 <policydb_user_cache@@Base+0x112fc>
   31700:	add	r0, pc, r0
   31704:	str	lr, [r3]
   31708:	str	r0, [r3, #8]
   3170c:	add	r2, pc, r2
   31710:	ldr	r0, [r3, #16]
   31714:	blx	ip
   31718:	mvn	r0, #0
   3171c:	b	31484 <policydb_user_cache@@Base+0x10b68>
   31720:	ldr	r3, [sp, #76]	; 0x4c
   31724:	uxth	r2, r3
   31728:	strh	r3, [sp, #58]	; 0x3a
   3172c:	cmp	r2, r3
   31730:	beq	3189c <policydb_user_cache@@Base+0x10f80>
   31734:	ldr	r3, [r5, #20]
   31738:	cmp	r3, #0
   3173c:	beq	3197c <policydb_user_cache@@Base+0x11060>
   31740:	ldr	ip, [r3, #12]
   31744:	cmp	ip, #0
   31748:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   3174c:	ldr	r2, [pc, #1224]	; 31c1c <policydb_user_cache@@Base+0x11300>
   31750:	mov	lr, #1
   31754:	ldr	r0, [pc, #1220]	; 31c20 <policydb_user_cache@@Base+0x11304>
   31758:	mov	r1, r3
   3175c:	add	r2, pc, r2
   31760:	str	r2, [r3, #4]
   31764:	ldr	r2, [pc, #1208]	; 31c24 <policydb_user_cache@@Base+0x11308>
   31768:	add	r0, pc, r0
   3176c:	str	lr, [r3]
   31770:	str	r0, [r3, #8]
   31774:	add	r2, pc, r2
   31778:	ldr	r0, [r3, #16]
   3177c:	blx	ip
   31780:	mvn	r0, #0
   31784:	b	31484 <policydb_user_cache@@Base+0x10b68>
   31788:	ldr	r3, [pc, #1148]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   3178c:	ldr	r3, [r6, r3]
   31790:	b	31440 <policydb_user_cache@@Base+0x10b24>
   31794:	ldr	r3, [pc, #1136]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   31798:	ldr	r3, [r6, r3]
   3179c:	b	314ac <policydb_user_cache@@Base+0x10b90>
   317a0:	ldr	r3, [r5, #20]
   317a4:	cmp	r3, #0
   317a8:	beq	31970 <policydb_user_cache@@Base+0x11054>
   317ac:	ldr	ip, [r3, #12]
   317b0:	cmp	ip, #0
   317b4:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   317b8:	ldr	r2, [pc, #1128]	; 31c28 <policydb_user_cache@@Base+0x1130c>
   317bc:	mov	lr, #1
   317c0:	ldr	r0, [pc, #1124]	; 31c2c <policydb_user_cache@@Base+0x11310>
   317c4:	mov	r1, r3
   317c8:	add	r2, pc, r2
   317cc:	str	r2, [r3, #4]
   317d0:	ldr	r2, [pc, #1112]	; 31c30 <policydb_user_cache@@Base+0x11314>
   317d4:	add	r0, pc, r0
   317d8:	str	lr, [r3]
   317dc:	str	r0, [r3, #8]
   317e0:	add	r2, pc, r2
   317e4:	ldr	r0, [r3, #16]
   317e8:	blx	ip
   317ec:	mvn	r0, #0
   317f0:	b	31484 <policydb_user_cache@@Base+0x10b68>
   317f4:	ldr	r3, [r5, #20]
   317f8:	cmp	r3, #0
   317fc:	beq	31a04 <policydb_user_cache@@Base+0x110e8>
   31800:	ldr	ip, [r3, #12]
   31804:	cmp	ip, #0
   31808:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   3180c:	ldr	r2, [pc, #1056]	; 31c34 <policydb_user_cache@@Base+0x11318>
   31810:	mov	lr, #1
   31814:	ldr	r0, [pc, #1052]	; 31c38 <policydb_user_cache@@Base+0x1131c>
   31818:	mov	r1, r3
   3181c:	add	r2, pc, r2
   31820:	str	r2, [r3, #4]
   31824:	ldr	r2, [pc, #1040]	; 31c3c <policydb_user_cache@@Base+0x11320>
   31828:	add	r0, pc, r0
   3182c:	str	lr, [r3]
   31830:	str	r0, [r3, #8]
   31834:	add	r2, pc, r2
   31838:	ldr	r0, [r3, #16]
   3183c:	blx	ip
   31840:	mvn	r0, #0
   31844:	b	31484 <policydb_user_cache@@Base+0x10b68>
   31848:	ldr	r3, [r5, #20]
   3184c:	cmp	r3, #0
   31850:	beq	319f8 <policydb_user_cache@@Base+0x110dc>
   31854:	ldr	ip, [r3, #12]
   31858:	cmp	ip, #0
   3185c:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   31860:	ldr	r2, [pc, #984]	; 31c40 <policydb_user_cache@@Base+0x11324>
   31864:	mov	lr, #1
   31868:	ldr	r0, [pc, #980]	; 31c44 <policydb_user_cache@@Base+0x11328>
   3186c:	mov	r1, r3
   31870:	add	r2, pc, r2
   31874:	str	r2, [r3, #4]
   31878:	ldr	r2, [pc, #968]	; 31c48 <policydb_user_cache@@Base+0x1132c>
   3187c:	add	r0, pc, r0
   31880:	str	lr, [r3]
   31884:	str	r0, [r3, #8]
   31888:	add	r2, pc, r2
   3188c:	ldr	r0, [r3, #16]
   31890:	blx	ip
   31894:	mvn	r0, #0
   31898:	b	31484 <policydb_user_cache@@Base+0x10b68>
   3189c:	ldr	r3, [sp, #80]	; 0x50
   318a0:	uxth	r2, r3
   318a4:	strh	r3, [sp, #60]	; 0x3c
   318a8:	cmp	r2, r3
   318ac:	beq	31988 <policydb_user_cache@@Base+0x1106c>
   318b0:	ldr	r3, [r5, #20]
   318b4:	cmp	r3, #0
   318b8:	beq	31a14 <policydb_user_cache@@Base+0x110f8>
   318bc:	ldr	ip, [r3, #12]
   318c0:	cmp	ip, #0
   318c4:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   318c8:	ldr	r2, [pc, #892]	; 31c4c <policydb_user_cache@@Base+0x11330>
   318cc:	mov	lr, #1
   318d0:	ldr	r0, [pc, #888]	; 31c50 <policydb_user_cache@@Base+0x11334>
   318d4:	mov	r1, r3
   318d8:	add	r2, pc, r2
   318dc:	str	r2, [r3, #4]
   318e0:	ldr	r2, [pc, #876]	; 31c54 <policydb_user_cache@@Base+0x11338>
   318e4:	add	r0, pc, r0
   318e8:	str	lr, [r3]
   318ec:	str	r0, [r3, #8]
   318f0:	add	r2, pc, r2
   318f4:	ldr	r0, [r3, #16]
   318f8:	blx	ip
   318fc:	mvn	r0, #0
   31900:	b	31484 <policydb_user_cache@@Base+0x10b68>
   31904:	ldr	r3, [pc, #768]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   31908:	ldr	r3, [r6, r3]
   3190c:	b	316d8 <policydb_user_cache@@Base+0x10dbc>
   31910:	ldr	r3, [pc, #756]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   31914:	ldr	r2, [r6, r3]
   31918:	b	31590 <policydb_user_cache@@Base+0x10c74>
   3191c:	ldr	r3, [r5, #20]
   31920:	cmp	r3, #0
   31924:	beq	31b88 <policydb_user_cache@@Base+0x1126c>
   31928:	ldr	ip, [r3, #12]
   3192c:	cmp	ip, #0
   31930:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   31934:	ldr	r2, [pc, #796]	; 31c58 <policydb_user_cache@@Base+0x1133c>
   31938:	mov	lr, #1
   3193c:	ldr	r0, [pc, #792]	; 31c5c <policydb_user_cache@@Base+0x11340>
   31940:	mov	r1, r3
   31944:	add	r2, pc, r2
   31948:	str	r2, [r3, #4]
   3194c:	ldr	r2, [pc, #780]	; 31c60 <policydb_user_cache@@Base+0x11344>
   31950:	add	r0, pc, r0
   31954:	str	lr, [r3]
   31958:	str	r0, [r3, #8]
   3195c:	add	r2, pc, r2
   31960:	ldr	r0, [r3, #16]
   31964:	blx	ip
   31968:	mvn	r0, #0
   3196c:	b	31484 <policydb_user_cache@@Base+0x10b68>
   31970:	ldr	r3, [pc, #660]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   31974:	ldr	r3, [r6, r3]
   31978:	b	317ac <policydb_user_cache@@Base+0x10e90>
   3197c:	ldr	r3, [pc, #648]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   31980:	ldr	r3, [r6, r3]
   31984:	b	31740 <policydb_user_cache@@Base+0x10e24>
   31988:	ldr	ip, [sp, #84]	; 0x54
   3198c:	cmp	ip, #0
   31990:	movlt	r1, #32768	; 0x8000
   31994:	movge	r1, #0
   31998:	tst	ip, #119	; 0x77
   3199c:	str	r1, [sp, #28]
   319a0:	bne	31a20 <policydb_user_cache@@Base+0x11104>
   319a4:	ldr	r3, [r5, #20]
   319a8:	cmp	r3, #0
   319ac:	beq	31ba0 <policydb_user_cache@@Base+0x11284>
   319b0:	ldr	ip, [r3, #12]
   319b4:	cmp	ip, #0
   319b8:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   319bc:	ldr	r2, [pc, #672]	; 31c64 <policydb_user_cache@@Base+0x11348>
   319c0:	mov	lr, #1
   319c4:	ldr	r0, [pc, #668]	; 31c68 <policydb_user_cache@@Base+0x1134c>
   319c8:	mov	r1, r3
   319cc:	add	r2, pc, r2
   319d0:	str	r2, [r3, #4]
   319d4:	ldr	r2, [pc, #656]	; 31c6c <policydb_user_cache@@Base+0x11350>
   319d8:	add	r0, pc, r0
   319dc:	str	lr, [r3]
   319e0:	str	r0, [r3, #8]
   319e4:	add	r2, pc, r2
   319e8:	ldr	r0, [r3, #16]
   319ec:	blx	ip
   319f0:	mvn	r0, #0
   319f4:	b	31484 <policydb_user_cache@@Base+0x10b68>
   319f8:	ldr	r3, [pc, #524]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   319fc:	ldr	r3, [r6, r3]
   31a00:	b	31854 <policydb_user_cache@@Base+0x10f38>
   31a04:	ldr	r3, [pc, #512]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   31a08:	ldr	r3, [r6, r3]
   31a0c:	b	31800 <policydb_user_cache@@Base+0x10ee4>
   31a10:	bl	10cd8 <__stack_chk_fail@plt>
   31a14:	ldr	r3, [pc, #496]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   31a18:	ldr	r3, [r6, r3]
   31a1c:	b	318bc <policydb_user_cache@@Base+0x10fa0>
   31a20:	tst	ip, #7
   31a24:	beq	31a84 <policydb_user_cache@@Base+0x11168>
   31a28:	tst	ip, #112	; 0x70
   31a2c:	beq	31a84 <policydb_user_cache@@Base+0x11168>
   31a30:	ldr	r3, [r5, #20]
   31a34:	cmp	r3, #0
   31a38:	beq	31b94 <policydb_user_cache@@Base+0x11278>
   31a3c:	ldr	ip, [r3, #12]
   31a40:	cmp	ip, #0
   31a44:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   31a48:	ldr	r2, [pc, #544]	; 31c70 <policydb_user_cache@@Base+0x11354>
   31a4c:	mov	lr, #1
   31a50:	ldr	r0, [pc, #540]	; 31c74 <policydb_user_cache@@Base+0x11358>
   31a54:	mov	r1, r3
   31a58:	add	r2, pc, r2
   31a5c:	str	r2, [r3, #4]
   31a60:	ldr	r2, [pc, #528]	; 31c78 <policydb_user_cache@@Base+0x1135c>
   31a64:	add	r0, pc, r0
   31a68:	str	lr, [r3]
   31a6c:	str	r0, [r3, #8]
   31a70:	add	r2, pc, r2
   31a74:	ldr	r0, [r3, #16]
   31a78:	blx	ip
   31a7c:	mvn	r0, #0
   31a80:	b	31484 <policydb_user_cache@@Base+0x10b68>
   31a84:	ldr	r3, [pc, #496]	; 31c7c <policydb_user_cache@@Base+0x11360>
   31a88:	mov	fp, #4
   31a8c:	str	r6, [sp, #36]	; 0x24
   31a90:	mov	r6, r5
   31a94:	add	r3, pc, r3
   31a98:	mov	r5, r4
   31a9c:	add	r2, r3, #14
   31aa0:	mov	r4, ip
   31aa4:	add	r3, r3, #32
   31aa8:	str	r2, [sp, #24]
   31aac:	str	r3, [sp, #32]
   31ab0:	b	31ac4 <policydb_user_cache@@Base+0x111a8>
   31ab4:	ldr	ip, [sp, #24]
   31ab8:	ldr	r1, [sp, #32]
   31abc:	cmp	ip, r1
   31ac0:	beq	31b18 <policydb_user_cache@@Base+0x111fc>
   31ac4:	ldr	ip, [sp, #24]
   31ac8:	ldrh	r3, [ip, #2]!
   31acc:	tst	r3, r4
   31ad0:	str	ip, [sp, #24]
   31ad4:	beq	31ab4 <policydb_user_cache@@Base+0x11198>
   31ad8:	add	r1, sp, #144	; 0x90
   31adc:	ldr	ip, [sp, #28]
   31ae0:	add	r2, r1, fp, lsl #2
   31ae4:	mov	r0, sl
   31ae8:	orr	r3, ip, r3
   31aec:	mov	r1, r8
   31af0:	ldr	lr, [r2, #-72]	; 0xffffffb8
   31af4:	mov	r2, r7
   31af8:	strh	r3, [sp, #62]	; 0x3e
   31afc:	add	fp, fp, #1
   31b00:	ldr	r3, [sp, #20]
   31b04:	str	lr, [sp, #64]	; 0x40
   31b08:	blx	r9
   31b0c:	cmp	r0, #0
   31b10:	beq	31ab4 <policydb_user_cache@@Base+0x11198>
   31b14:	b	31484 <policydb_user_cache@@Base+0x10b68>
   31b18:	mov	r4, r5
   31b1c:	cmp	fp, r4
   31b20:	mov	r5, r6
   31b24:	ldr	r6, [sp, #36]	; 0x24
   31b28:	moveq	r0, #0
   31b2c:	beq	31484 <policydb_user_cache@@Base+0x10b68>
   31b30:	ldr	r0, [r5, #20]
   31b34:	cmp	r0, #0
   31b38:	beq	31bac <policydb_user_cache@@Base+0x11290>
   31b3c:	ldr	ip, [r0, #12]
   31b40:	cmp	ip, #0
   31b44:	beq	31480 <policydb_user_cache@@Base+0x10b64>
   31b48:	ldr	lr, [pc, #304]	; 31c80 <policydb_user_cache@@Base+0x11364>
   31b4c:	mov	r3, r4
   31b50:	ldr	r2, [pc, #300]	; 31c84 <policydb_user_cache@@Base+0x11368>
   31b54:	mov	r1, r0
   31b58:	add	lr, pc, lr
   31b5c:	mov	r4, #1
   31b60:	add	r2, pc, r2
   31b64:	stmib	r0, {r2, lr}
   31b68:	ldr	r2, [pc, #280]	; 31c88 <policydb_user_cache@@Base+0x1136c>
   31b6c:	str	r4, [r0]
   31b70:	add	r2, pc, r2
   31b74:	str	fp, [sp]
   31b78:	ldr	r0, [r0, #16]
   31b7c:	blx	ip
   31b80:	mvn	r0, #0
   31b84:	b	31484 <policydb_user_cache@@Base+0x10b68>
   31b88:	ldr	r3, [pc, #124]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   31b8c:	ldr	r3, [r6, r3]
   31b90:	b	31928 <policydb_user_cache@@Base+0x1100c>
   31b94:	ldr	r3, [pc, #112]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   31b98:	ldr	r3, [r6, r3]
   31b9c:	b	31a3c <policydb_user_cache@@Base+0x11120>
   31ba0:	ldr	r3, [pc, #100]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   31ba4:	ldr	r3, [r6, r3]
   31ba8:	b	319b0 <policydb_user_cache@@Base+0x11094>
   31bac:	ldr	r3, [pc, #88]	; 31c0c <policydb_user_cache@@Base+0x112f0>
   31bb0:	ldr	r0, [r6, r3]
   31bb4:	b	31b3c <policydb_user_cache@@Base+0x11220>
   31bb8:	andeq	r7, r2, ip, ror #26
   31bbc:	strheq	r0, [r0], -ip
   31bc0:	andeq	r1, r1, r0, lsr #28
   31bc4:	ldrdeq	r4, [r1], -ip
   31bc8:	andeq	r4, r1, r0, lsl #24
   31bcc:	muleq	r1, r4, fp
   31bd0:	andeq	r1, r1, r4, ror #26
   31bd4:	andeq	r4, r1, r0, lsr #22
   31bd8:	andeq	r4, r1, r8, asr #23
   31bdc:	andeq	r1, r1, r0, lsl sp
   31be0:	andeq	r4, r1, ip, asr #21
   31be4:			; <UNDEFINED> instruction: 0x00013db4
   31be8:	andeq	r1, r1, r4, lsr #25
   31bec:	andeq	r4, r1, r0, ror #20
   31bf0:	andeq	r3, r1, r8, asr #26
   31bf4:	andeq	r1, r1, r4, lsr #24
   31bf8:	andeq	r4, r1, r0, ror #19
   31bfc:	andeq	r4, r1, r8, lsl sl
   31c00:	andeq	r4, r1, r4, lsl #19
   31c04:			; <UNDEFINED> instruction: 0x00011bb4
   31c08:	andeq	r4, r1, r8, lsr sl
   31c0c:	andeq	r0, r0, ip, asr #1
   31c10:	andeq	r1, r1, r8, ror sl
   31c14:	andeq	r4, r1, r4, lsr r8
   31c18:	andeq	r3, r1, ip, lsl fp
   31c1c:	andeq	r1, r1, r0, lsl sl
   31c20:	andeq	r4, r1, ip, asr #15
   31c24:	andeq	r4, r1, ip, lsl r8
   31c28:	andeq	r1, r1, r4, lsr #19
   31c2c:	andeq	r4, r1, r0, ror #14
   31c30:	andeq	r3, r1, r8, asr #20
   31c34:	andeq	r1, r1, r0, asr r9
   31c38:	andeq	r4, r1, ip, lsl #14
   31c3c:	strdeq	r3, [r1], -r4
   31c40:	strdeq	r1, [r1], -ip
   31c44:			; <UNDEFINED> instruction: 0x000146b8
   31c48:	andeq	r3, r1, r0, lsr #19
   31c4c:	muleq	r1, r4, r8
   31c50:	andeq	r4, r1, r0, asr r6
   31c54:			; <UNDEFINED> instruction: 0x000146b8
   31c58:	andeq	r1, r1, r8, lsr #16
   31c5c:	andeq	r4, r1, r4, ror #11
   31c60:	andeq	r3, r1, ip, asr #17
   31c64:	andeq	r1, r1, r0, lsr #15
   31c68:	andeq	r4, r1, ip, asr r5
   31c6c:	muleq	r1, ip, r2
   31c70:	andeq	r1, r1, r4, lsl r7
   31c74:	ldrdeq	r4, [r1], -r0
   31c78:	andeq	r4, r1, ip, lsl r2
   31c7c:	andeq	r4, r1, r0, lsr #9
   31c80:	ldrdeq	r4, [r1], -ip
   31c84:	andeq	r1, r1, ip, lsl #12
   31c88:	andeq	r4, r1, r0, asr r4
   31c8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31c90:	sub	sp, sp, #28
   31c94:	ldr	sl, [pc, #776]	; 31fa4 <policydb_user_cache@@Base+0x11688>
   31c98:	mov	r5, r0
   31c9c:	ldr	r3, [pc, #772]	; 31fa8 <policydb_user_cache@@Base+0x1168c>
   31ca0:	mov	r7, r2
   31ca4:	add	sl, pc, sl
   31ca8:	add	r0, sp, #16
   31cac:	mov	r2, #4
   31cb0:	mov	r6, r1
   31cb4:	ldr	r3, [sl, r3]
   31cb8:	str	r3, [sp, #12]
   31cbc:	ldr	r3, [r3]
   31cc0:	str	r3, [sp, #20]
   31cc4:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   31cc8:	cmp	r0, #0
   31ccc:	blt	31f2c <policydb_user_cache@@Base+0x11610>
   31cd0:	ldr	r4, [sp, #16]
   31cd4:	cmp	r4, #0
   31cd8:	beq	31e68 <policydb_user_cache@@Base+0x1154c>
   31cdc:	mov	r0, r5
   31ce0:	mov	r1, r4
   31ce4:	bl	31154 <policydb_user_cache@@Base+0x10838>
   31ce8:	cmp	r0, #0
   31cec:	bne	31ec4 <policydb_user_cache@@Base+0x115a8>
   31cf0:	ldr	r9, [pc, #692]	; 31fac <policydb_user_cache@@Base+0x11690>
   31cf4:	mov	fp, r0
   31cf8:	mov	r8, r0
   31cfc:	add	r9, pc, r9
   31d00:	b	31d10 <policydb_user_cache@@Base+0x113f4>
   31d04:	add	fp, fp, #1
   31d08:	cmp	fp, r4
   31d0c:	beq	31da4 <policydb_user_cache@@Base+0x11488>
   31d10:	str	r8, [sp]
   31d14:	mov	r0, r6
   31d18:	mov	r1, r7
   31d1c:	mov	r2, r5
   31d20:	mov	r3, r9
   31d24:	bl	31274 <policydb_user_cache@@Base+0x10958>
   31d28:	cmp	r0, #0
   31d2c:	beq	31d04 <policydb_user_cache@@Base+0x113e8>
   31d30:	cmn	r0, #12
   31d34:	ldr	r2, [r6, #20]
   31d38:	beq	31e14 <policydb_user_cache@@Base+0x114f8>
   31d3c:	cmn	r0, #17
   31d40:	beq	31dc0 <policydb_user_cache@@Base+0x114a4>
   31d44:	cmp	r2, #0
   31d48:	beq	31eb8 <policydb_user_cache@@Base+0x1159c>
   31d4c:	ldr	r6, [r2, #12]
   31d50:	cmp	r6, #0
   31d54:	beq	31d98 <policydb_user_cache@@Base+0x1147c>
   31d58:	ldr	ip, [pc, #592]	; 31fb0 <policydb_user_cache@@Base+0x11694>
   31d5c:	mov	lr, #1
   31d60:	ldr	r7, [pc, #588]	; 31fb4 <policydb_user_cache@@Base+0x11698>
   31d64:	mov	r1, r2
   31d68:	add	ip, pc, ip
   31d6c:	ldr	r0, [r2, #16]
   31d70:	str	lr, [r2]
   31d74:	add	r7, pc, r7
   31d78:	add	ip, ip, #36	; 0x24
   31d7c:	str	r7, [r2, #4]
   31d80:	str	ip, [r2, #8]
   31d84:	mov	r3, fp
   31d88:	ldr	r2, [pc, #552]	; 31fb8 <policydb_user_cache@@Base+0x1169c>
   31d8c:	str	r4, [sp]
   31d90:	add	r2, pc, r2
   31d94:	blx	r6
   31d98:	mov	r0, r5
   31d9c:	bl	31020 <policydb_user_cache@@Base+0x10704>
   31da0:	mvn	r0, #0
   31da4:	ldr	ip, [sp, #12]
   31da8:	ldr	r2, [sp, #20]
   31dac:	ldr	r3, [ip]
   31db0:	cmp	r2, r3
   31db4:	bne	31fa0 <policydb_user_cache@@Base+0x11684>
   31db8:	add	sp, sp, #28
   31dbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31dc0:	cmp	r2, #0
   31dc4:	movne	r3, r2
   31dc8:	beq	31f20 <policydb_user_cache@@Base+0x11604>
   31dcc:	ldr	r7, [r3, #12]
   31dd0:	cmp	r7, #0
   31dd4:	beq	31d44 <policydb_user_cache@@Base+0x11428>
   31dd8:	ldr	r2, [pc, #476]	; 31fbc <policydb_user_cache@@Base+0x116a0>
   31ddc:	mov	lr, #1
   31de0:	ldr	r0, [pc, #472]	; 31fc0 <policydb_user_cache@@Base+0x116a4>
   31de4:	mov	r1, r3
   31de8:	add	r2, pc, r2
   31dec:	str	lr, [r3]
   31df0:	add	r0, pc, r0
   31df4:	add	r2, r2, #36	; 0x24
   31df8:	stmib	r3, {r0, r2}
   31dfc:	ldr	r2, [pc, #448]	; 31fc4 <policydb_user_cache@@Base+0x116a8>
   31e00:	ldr	r0, [r3, #16]
   31e04:	add	r2, pc, r2
   31e08:	blx	r7
   31e0c:	ldr	r2, [r6, #20]
   31e10:	b	31d44 <policydb_user_cache@@Base+0x11428>
   31e14:	cmp	r2, #0
   31e18:	movne	r3, r2
   31e1c:	beq	31f14 <policydb_user_cache@@Base+0x115f8>
   31e20:	ldr	r7, [r3, #12]
   31e24:	cmp	r7, #0
   31e28:	beq	31d44 <policydb_user_cache@@Base+0x11428>
   31e2c:	ldr	r2, [pc, #404]	; 31fc8 <policydb_user_cache@@Base+0x116ac>
   31e30:	mov	lr, #1
   31e34:	ldr	r0, [pc, #400]	; 31fcc <policydb_user_cache@@Base+0x116b0>
   31e38:	mov	r1, r3
   31e3c:	add	r2, pc, r2
   31e40:	str	lr, [r3]
   31e44:	add	r0, pc, r0
   31e48:	add	r2, r2, #36	; 0x24
   31e4c:	stmib	r3, {r0, r2}
   31e50:	ldr	r2, [pc, #376]	; 31fd0 <policydb_user_cache@@Base+0x116b4>
   31e54:	ldr	r0, [r3, #16]
   31e58:	add	r2, pc, r2
   31e5c:	blx	r7
   31e60:	ldr	r2, [r6, #20]
   31e64:	b	31d44 <policydb_user_cache@@Base+0x11428>
   31e68:	ldr	r3, [r6, #20]
   31e6c:	cmp	r3, #0
   31e70:	beq	31f7c <policydb_user_cache@@Base+0x11660>
   31e74:	ldr	ip, [r3, #12]
   31e78:	cmp	ip, #0
   31e7c:	beq	31d98 <policydb_user_cache@@Base+0x1147c>
   31e80:	ldr	r2, [pc, #332]	; 31fd4 <policydb_user_cache@@Base+0x116b8>
   31e84:	mov	lr, #1
   31e88:	ldr	r0, [pc, #328]	; 31fd8 <policydb_user_cache@@Base+0x116bc>
   31e8c:	mov	r1, r3
   31e90:	add	r2, pc, r2
   31e94:	str	lr, [r3]
   31e98:	add	r0, pc, r0
   31e9c:	add	r2, r2, #36	; 0x24
   31ea0:	stmib	r3, {r0, r2}
   31ea4:	ldr	r2, [pc, #304]	; 31fdc <policydb_user_cache@@Base+0x116c0>
   31ea8:	ldr	r0, [r3, #16]
   31eac:	add	r2, pc, r2
   31eb0:	blx	ip
   31eb4:	b	31d98 <policydb_user_cache@@Base+0x1147c>
   31eb8:	ldr	r3, [pc, #288]	; 31fe0 <policydb_user_cache@@Base+0x116c4>
   31ebc:	ldr	r2, [sl, r3]
   31ec0:	b	31d4c <policydb_user_cache@@Base+0x11430>
   31ec4:	ldr	r3, [r6, #20]
   31ec8:	cmp	r3, #0
   31ecc:	beq	31f88 <policydb_user_cache@@Base+0x1166c>
   31ed0:	ldr	ip, [r3, #12]
   31ed4:	cmp	ip, #0
   31ed8:	beq	31d98 <policydb_user_cache@@Base+0x1147c>
   31edc:	ldr	r2, [pc, #256]	; 31fe4 <policydb_user_cache@@Base+0x116c8>
   31ee0:	mov	lr, #1
   31ee4:	ldr	r0, [pc, #252]	; 31fe8 <policydb_user_cache@@Base+0x116cc>
   31ee8:	mov	r1, r3
   31eec:	add	r2, pc, r2
   31ef0:	str	lr, [r3]
   31ef4:	add	r0, pc, r0
   31ef8:	add	r2, r2, #36	; 0x24
   31efc:	stmib	r3, {r0, r2}
   31f00:	ldr	r2, [pc, #228]	; 31fec <policydb_user_cache@@Base+0x116d0>
   31f04:	ldr	r0, [r3, #16]
   31f08:	add	r2, pc, r2
   31f0c:	blx	ip
   31f10:	b	31d98 <policydb_user_cache@@Base+0x1147c>
   31f14:	ldr	r3, [pc, #196]	; 31fe0 <policydb_user_cache@@Base+0x116c4>
   31f18:	ldr	r3, [sl, r3]
   31f1c:	b	31e20 <policydb_user_cache@@Base+0x11504>
   31f20:	ldr	r3, [pc, #184]	; 31fe0 <policydb_user_cache@@Base+0x116c4>
   31f24:	ldr	r3, [sl, r3]
   31f28:	b	31dcc <policydb_user_cache@@Base+0x114b0>
   31f2c:	ldr	r3, [r6, #20]
   31f30:	cmp	r3, #0
   31f34:	beq	31f94 <policydb_user_cache@@Base+0x11678>
   31f38:	ldr	ip, [r3, #12]
   31f3c:	cmp	ip, #0
   31f40:	beq	31d98 <policydb_user_cache@@Base+0x1147c>
   31f44:	ldr	r2, [pc, #164]	; 31ff0 <policydb_user_cache@@Base+0x116d4>
   31f48:	mov	lr, #1
   31f4c:	ldr	r0, [pc, #160]	; 31ff4 <policydb_user_cache@@Base+0x116d8>
   31f50:	mov	r1, r3
   31f54:	add	r2, pc, r2
   31f58:	str	lr, [r3]
   31f5c:	add	r0, pc, r0
   31f60:	add	r2, r2, #36	; 0x24
   31f64:	stmib	r3, {r0, r2}
   31f68:	ldr	r2, [pc, #136]	; 31ff8 <policydb_user_cache@@Base+0x116dc>
   31f6c:	ldr	r0, [r3, #16]
   31f70:	add	r2, pc, r2
   31f74:	blx	ip
   31f78:	b	31d98 <policydb_user_cache@@Base+0x1147c>
   31f7c:	ldr	r3, [pc, #92]	; 31fe0 <policydb_user_cache@@Base+0x116c4>
   31f80:	ldr	r3, [sl, r3]
   31f84:	b	31e74 <policydb_user_cache@@Base+0x11558>
   31f88:	ldr	r3, [pc, #80]	; 31fe0 <policydb_user_cache@@Base+0x116c4>
   31f8c:	ldr	r3, [sl, r3]
   31f90:	b	31ed0 <policydb_user_cache@@Base+0x115b4>
   31f94:	ldr	r3, [pc, #68]	; 31fe0 <policydb_user_cache@@Base+0x116c4>
   31f98:	ldr	r3, [sl, r3]
   31f9c:	b	31f38 <policydb_user_cache@@Base+0x1161c>
   31fa0:	bl	10cd8 <__stack_chk_fail@plt>
   31fa4:	andeq	r7, r2, r4, asr r3
   31fa8:	strheq	r0, [r0], -ip
   31fac:			; <UNDEFINED> instruction: 0xffffee64
   31fb0:	andeq	r4, r1, ip, asr #3
   31fb4:	strdeq	r1, [r1], -r8
   31fb8:	strdeq	r4, [r1], -r8
   31fbc:	andeq	r4, r1, ip, asr #2
   31fc0:	andeq	r1, r1, ip, ror r3
   31fc4:	andeq	r4, r1, r4, ror r2
   31fc8:	strdeq	r4, [r1], -r8
   31fcc:	andeq	r1, r1, r8, lsr #6
   31fd0:	strdeq	r2, [r1], -ip
   31fd4:	andeq	r4, r1, r4, lsr #1
   31fd8:	ldrdeq	r1, [r1], -r4
   31fdc:			; <UNDEFINED> instruction: 0x000141bc
   31fe0:	andeq	r0, r0, ip, asr #1
   31fe4:	andeq	r4, r1, r8, asr #32
   31fe8:	andeq	r1, r1, r8, ror r2
   31fec:	andeq	r2, r1, ip, asr #12
   31ff0:	andeq	r3, r1, r0, ror #31
   31ff4:	andeq	r1, r1, r0, lsl r2
   31ff8:	andeq	r4, r1, r8, ror #1
   31ffc:	ldr	r1, [r0]
   32000:	cmp	r1, #0
   32004:	beq	32060 <policydb_user_cache@@Base+0x11744>
   32008:	mov	r3, r1
   3200c:	mov	ip, r1
   32010:	b	32038 <policydb_user_cache@@Base+0x1171c>
   32014:	cmp	ip, r3
   32018:	beq	32048 <policydb_user_cache@@Base+0x1172c>
   3201c:	ldr	r2, [r3, #4]
   32020:	str	r2, [r1, #4]
   32024:	str	ip, [r3, #4]
   32028:	mov	ip, r3
   3202c:	ldr	r3, [r1, #4]
   32030:	cmp	r3, #0
   32034:	beq	32058 <policydb_user_cache@@Base+0x1173c>
   32038:	ldr	r2, [r3]
   3203c:	ldrh	r2, [r2, #6]
   32040:	tst	r2, #112	; 0x70
   32044:	bne	32014 <policydb_user_cache@@Base+0x116f8>
   32048:	mov	r1, r3
   3204c:	ldr	r3, [r3, #4]
   32050:	cmp	r3, #0
   32054:	bne	32038 <policydb_user_cache@@Base+0x1171c>
   32058:	str	ip, [r0]
   3205c:	bx	lr
   32060:	mov	ip, r1
   32064:	b	32058 <policydb_user_cache@@Base+0x1173c>
   32068:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3206c:	mov	fp, r2
   32070:	ldr	lr, [pc, #228]	; 3215c <policydb_user_cache@@Base+0x11840>
   32074:	sub	sp, sp, #52	; 0x34
   32078:	ldr	r4, [pc, #224]	; 32160 <policydb_user_cache@@Base+0x11844>
   3207c:	mov	ip, #0
   32080:	add	lr, pc, lr
   32084:	mov	r5, r0
   32088:	mov	r2, #4
   3208c:	add	r0, sp, #24
   32090:	ldr	r4, [lr, r4]
   32094:	mov	r7, r1
   32098:	ldr	lr, [r4]
   3209c:	str	ip, [fp]
   320a0:	str	r4, [sp, #20]
   320a4:	str	r3, [sp, #16]
   320a8:	str	ip, [sp, #12]
   320ac:	str	lr, [sp, #44]	; 0x2c
   320b0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   320b4:	ldr	r3, [sp, #16]
   320b8:	ldr	ip, [sp, #12]
   320bc:	cmp	r0, #0
   320c0:	blt	32150 <policydb_user_cache@@Base+0x11834>
   320c4:	ldr	r6, [sp, #24]
   320c8:	cmp	r6, #0
   320cc:	moveq	r0, r6
   320d0:	beq	32128 <policydb_user_cache@@Base+0x1180c>
   320d4:	ldr	sl, [pc, #136]	; 32164 <policydb_user_cache@@Base+0x11848>
   320d8:	add	r9, r5, #228	; 0xe4
   320dc:	add	r8, sp, #28
   320e0:	mov	r4, ip
   320e4:	add	sl, pc, sl
   320e8:	str	r5, [sp, #28]
   320ec:	str	r3, [sp, #32]
   320f0:	str	ip, [sp, #36]	; 0x24
   320f4:	str	ip, [sp, #40]	; 0x28
   320f8:	b	32108 <policydb_user_cache@@Base+0x117ec>
   320fc:	add	r4, r4, #1
   32100:	cmp	r4, r6
   32104:	beq	32144 <policydb_user_cache@@Base+0x11828>
   32108:	ldr	r1, [r5, #328]	; 0x148
   3210c:	mov	r0, r7
   32110:	str	r8, [sp]
   32114:	mov	r2, r9
   32118:	mov	r3, sl
   3211c:	bl	31274 <policydb_user_cache@@Base+0x10958>
   32120:	cmp	r0, #0
   32124:	beq	320fc <policydb_user_cache@@Base+0x117e0>
   32128:	ldr	r4, [sp, #20]
   3212c:	ldr	r2, [sp, #44]	; 0x2c
   32130:	ldr	r3, [r4]
   32134:	cmp	r2, r3
   32138:	bne	32158 <policydb_user_cache@@Base+0x1183c>
   3213c:	add	sp, sp, #52	; 0x34
   32140:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32144:	ldr	r3, [sp, #36]	; 0x24
   32148:	str	r3, [fp]
   3214c:	b	32128 <policydb_user_cache@@Base+0x1180c>
   32150:	mvn	r0, #0
   32154:	b	32128 <policydb_user_cache@@Base+0x1180c>
   32158:	bl	10cd8 <__stack_chk_fail@plt>
   3215c:	andeq	r6, r2, r8, ror pc
   32160:	strheq	r0, [r0], -ip
   32164:	andeq	r0, r0, ip, asr #19
   32168:	push	{r4, lr}
   3216c:	subs	r4, r0, #0
   32170:	popeq	{r4, pc}
   32174:	add	r0, r4, #8
   32178:	bl	31ffc <policydb_user_cache@@Base+0x116e0>
   3217c:	add	r0, r4, #12
   32180:	bl	31ffc <policydb_user_cache@@Base+0x116e0>
   32184:	ldr	r4, [r4, #52]	; 0x34
   32188:	cmp	r4, #0
   3218c:	bne	32174 <policydb_user_cache@@Base+0x11858>
   32190:	pop	{r4, pc}
   32194:	cmp	r1, #0
   32198:	cmpne	r0, #0
   3219c:	push	{r4, r5, r6, r7, r8}
   321a0:	movne	r3, #0
   321a4:	moveq	r3, #1
   321a8:	beq	321bc <policydb_user_cache@@Base+0x118a0>
   321ac:	ldr	r4, [r0, #24]
   321b0:	ldr	r2, [r1, #24]
   321b4:	cmp	r4, r2
   321b8:	beq	321c8 <policydb_user_cache@@Base+0x118ac>
   321bc:	mov	r0, #0
   321c0:	pop	{r4, r5, r6, r7, r8}
   321c4:	bx	lr
   321c8:	cmp	r4, #5
   321cc:	bls	32268 <policydb_user_cache@@Base+0x1194c>
   321d0:	ldr	ip, [r0, #4]
   321d4:	ldr	r1, [r1, #4]
   321d8:	rsbs	r3, ip, #1
   321dc:	movcc	r3, #0
   321e0:	rsbs	r0, r1, #1
   321e4:	movcc	r0, #0
   321e8:	ands	r2, r0, r3
   321ec:	bne	32260 <policydb_user_cache@@Base+0x11944>
   321f0:	orrs	r0, r0, r3
   321f4:	bne	321bc <policydb_user_cache@@Base+0x118a0>
   321f8:	ldr	r4, [ip]
   321fc:	ldr	r2, [r1]
   32200:	cmp	r4, r2
   32204:	beq	32244 <policydb_user_cache@@Base+0x11928>
   32208:	b	321c0 <policydb_user_cache@@Base+0x118a4>
   3220c:	ldr	ip, [ip, #8]
   32210:	ldr	r1, [r1, #8]
   32214:	rsbs	r3, ip, #1
   32218:	movcc	r3, #0
   3221c:	rsbs	r2, r1, #1
   32220:	movcc	r2, #0
   32224:	ands	r0, r2, r3
   32228:	bne	32260 <policydb_user_cache@@Base+0x11944>
   3222c:	orrs	r3, r2, r3
   32230:	bne	321c0 <policydb_user_cache@@Base+0x118a4>
   32234:	ldr	r4, [ip]
   32238:	ldr	r5, [r1]
   3223c:	cmp	r4, r5
   32240:	bne	321bc <policydb_user_cache@@Base+0x118a0>
   32244:	cmp	r4, #1
   32248:	bne	3220c <policydb_user_cache@@Base+0x118f0>
   3224c:	ldr	r2, [ip, #4]
   32250:	ldr	r3, [r1, #4]
   32254:	cmp	r2, r3
   32258:	beq	3220c <policydb_user_cache@@Base+0x118f0>
   3225c:	b	321bc <policydb_user_cache@@Base+0x118a0>
   32260:	mov	r0, #1
   32264:	b	321c0 <policydb_user_cache@@Base+0x118a4>
   32268:	cmp	r4, #0
   3226c:	beq	322c4 <policydb_user_cache@@Base+0x119a8>
   32270:	add	r8, r1, #24
   32274:	mov	r7, r3
   32278:	mov	r6, r0
   3227c:	mov	r2, r8
   32280:	ldr	r5, [r6, #28]
   32284:	ldr	ip, [r2, #4]!
   32288:	mov	r3, #0
   3228c:	cmp	r5, ip
   32290:	beq	322ac <policydb_user_cache@@Base+0x11990>
   32294:	add	r3, r3, #1
   32298:	cmp	r3, r4
   3229c:	beq	321bc <policydb_user_cache@@Base+0x118a0>
   322a0:	ldr	ip, [r2, #4]!
   322a4:	cmp	r5, ip
   322a8:	bne	32294 <policydb_user_cache@@Base+0x11978>
   322ac:	cmp	r4, r3
   322b0:	beq	321bc <policydb_user_cache@@Base+0x118a0>
   322b4:	add	r7, r7, #1
   322b8:	add	r6, r6, #4
   322bc:	cmp	r7, r4
   322c0:	bne	3227c <policydb_user_cache@@Base+0x11960>
   322c4:	ldr	r0, [r0, #48]	; 0x30
   322c8:	ldr	r3, [r1, #48]	; 0x30
   322cc:	subs	r3, r0, r3
   322d0:	rsbs	r0, r3, #0
   322d4:	adcs	r0, r0, r3
   322d8:	b	321c0 <policydb_user_cache@@Base+0x118a4>
   322dc:	ldr	r2, [pc, #480]	; 324c4 <policydb_user_cache@@Base+0x11ba8>
   322e0:	cmp	r1, #0
   322e4:	ldr	ip, [pc, #476]	; 324c8 <policydb_user_cache@@Base+0x11bac>
   322e8:	mvn	r3, #0
   322ec:	add	r2, pc, r2
   322f0:	push	{r4, r5, r6, lr}
   322f4:	sub	sp, sp, #48	; 0x30
   322f8:	ldr	ip, [r2, ip]
   322fc:	str	r3, [sp, #4]
   32300:	ldr	r2, [ip]
   32304:	str	r2, [sp, #44]	; 0x2c
   32308:	beq	324b8 <policydb_user_cache@@Base+0x11b9c>
   3230c:	ldr	r2, [r1]
   32310:	sub	r2, r2, #1
   32314:	cmp	r2, #6
   32318:	addls	pc, pc, r2, lsl #2
   3231c:	b	324b0 <policydb_user_cache@@Base+0x11b94>
   32320:	b	32480 <policydb_user_cache@@Base+0x11b64>
   32324:	b	3245c <policydb_user_cache@@Base+0x11b40>
   32328:	b	3242c <policydb_user_cache@@Base+0x11b10>
   3232c:	b	323fc <policydb_user_cache@@Base+0x11ae0>
   32330:	b	323cc <policydb_user_cache@@Base+0x11ab0>
   32334:	b	32394 <policydb_user_cache@@Base+0x11a78>
   32338:	b	3233c <policydb_user_cache@@Base+0x11a20>
   3233c:	cmp	r3, #0
   32340:	ble	324b0 <policydb_user_cache@@Base+0x11b94>
   32344:	sub	r4, r3, #1
   32348:	add	r6, sp, #48	; 0x30
   3234c:	add	r3, r6, r3, lsl #2
   32350:	add	r2, r6, r4, lsl #2
   32354:	ldr	r5, [r3, #-44]	; 0xffffffd4
   32358:	mov	r3, r4
   3235c:	ldr	r4, [r2, #-44]	; 0xffffffd4
   32360:	subs	r4, r4, r5
   32364:	movne	r4, #1
   32368:	str	r4, [r2, #-44]	; 0xffffffd4
   3236c:	ldr	r1, [r1, #8]
   32370:	cmp	r1, #0
   32374:	bne	3230c <policydb_user_cache@@Base+0x119f0>
   32378:	ldr	r0, [sp, #4]
   3237c:	ldr	r2, [sp, #44]	; 0x2c
   32380:	ldr	r3, [ip]
   32384:	cmp	r2, r3
   32388:	bne	324c0 <policydb_user_cache@@Base+0x11ba4>
   3238c:	add	sp, sp, #48	; 0x30
   32390:	pop	{r4, r5, r6, pc}
   32394:	cmp	r3, #0
   32398:	ble	324b0 <policydb_user_cache@@Base+0x11b94>
   3239c:	sub	r4, r3, #1
   323a0:	add	r5, sp, #48	; 0x30
   323a4:	add	r3, r5, r3, lsl #2
   323a8:	add	r2, r5, r4, lsl #2
   323ac:	ldr	r5, [r3, #-44]	; 0xffffffd4
   323b0:	mov	r3, r4
   323b4:	ldr	r4, [r2, #-44]	; 0xffffffd4
   323b8:	subs	r5, r4, r5
   323bc:	rsbs	r4, r5, #0
   323c0:	adcs	r4, r4, r5
   323c4:	str	r4, [r2, #-44]	; 0xffffffd4
   323c8:	b	3236c <policydb_user_cache@@Base+0x11a50>
   323cc:	cmp	r3, #0
   323d0:	ble	324b0 <policydb_user_cache@@Base+0x11b94>
   323d4:	sub	r4, r3, #1
   323d8:	add	r2, sp, #48	; 0x30
   323dc:	add	r3, r2, r3, lsl #2
   323e0:	add	r2, r2, r4, lsl #2
   323e4:	ldr	r5, [r3, #-44]	; 0xffffffd4
   323e8:	mov	r3, r4
   323ec:	ldr	r4, [r2, #-44]	; 0xffffffd4
   323f0:	eor	r4, r4, r5
   323f4:	str	r4, [r2, #-44]	; 0xffffffd4
   323f8:	b	3236c <policydb_user_cache@@Base+0x11a50>
   323fc:	cmp	r3, #0
   32400:	ble	324b0 <policydb_user_cache@@Base+0x11b94>
   32404:	sub	r4, r3, #1
   32408:	add	r6, sp, #48	; 0x30
   3240c:	add	r3, r6, r3, lsl #2
   32410:	add	r2, r6, r4, lsl #2
   32414:	ldr	r5, [r3, #-44]	; 0xffffffd4
   32418:	mov	r3, r4
   3241c:	ldr	r4, [r2, #-44]	; 0xffffffd4
   32420:	and	r4, r4, r5
   32424:	str	r4, [r2, #-44]	; 0xffffffd4
   32428:	b	3236c <policydb_user_cache@@Base+0x11a50>
   3242c:	cmp	r3, #0
   32430:	ble	324b0 <policydb_user_cache@@Base+0x11b94>
   32434:	sub	r4, r3, #1
   32438:	add	r5, sp, #48	; 0x30
   3243c:	add	r3, r5, r3, lsl #2
   32440:	add	r2, r5, r4, lsl #2
   32444:	ldr	r5, [r3, #-44]	; 0xffffffd4
   32448:	mov	r3, r4
   3244c:	ldr	r4, [r2, #-44]	; 0xffffffd4
   32450:	orr	r4, r4, r5
   32454:	str	r4, [r2, #-44]	; 0xffffffd4
   32458:	b	3236c <policydb_user_cache@@Base+0x11a50>
   3245c:	cmn	r3, #1
   32460:	beq	324b8 <policydb_user_cache@@Base+0x11b9c>
   32464:	add	r4, sp, #48	; 0x30
   32468:	add	r2, r4, r3, lsl #2
   3246c:	ldr	r4, [r2, #-44]	; 0xffffffd4
   32470:	rsbs	r4, r4, #1
   32474:	movcc	r4, #0
   32478:	str	r4, [r2, #-44]	; 0xffffffd4
   3247c:	b	3236c <policydb_user_cache@@Base+0x11a50>
   32480:	cmp	r3, #9
   32484:	beq	324b0 <policydb_user_cache@@Base+0x11b94>
   32488:	ldr	r5, [r1, #4]
   3248c:	add	r3, r3, #1
   32490:	ldr	r4, [r0, #224]	; 0xe0
   32494:	add	r6, sp, #48	; 0x30
   32498:	sub	r5, r5, #-1073741823	; 0xc0000001
   3249c:	add	r2, r6, r3, lsl #2
   324a0:	ldr	r4, [r4, r5, lsl #2]
   324a4:	ldr	r4, [r4, #4]
   324a8:	str	r4, [r2, #-44]	; 0xffffffd4
   324ac:	b	3236c <policydb_user_cache@@Base+0x11a50>
   324b0:	mvn	r0, #0
   324b4:	b	3237c <policydb_user_cache@@Base+0x11a60>
   324b8:	mov	r0, r3
   324bc:	b	3237c <policydb_user_cache@@Base+0x11a60>
   324c0:	bl	10cd8 <__stack_chk_fail@plt>
   324c4:	andeq	r6, r2, ip, lsl #26
   324c8:	strheq	r0, [r0], -ip
   324cc:	push	{r3, r4, r5, r6, r7, lr}
   324d0:	subs	r4, r0, #0
   324d4:	movne	r6, #0
   324d8:	movne	r5, r6
   324dc:	movne	r7, r6
   324e0:	bne	3251c <policydb_user_cache@@Base+0x11c00>
   324e4:	b	32550 <policydb_user_cache@@Base+0x11c34>
   324e8:	str	r7, [r2], #4
   324ec:	cmp	r5, #0
   324f0:	str	r7, [r0, #4]
   324f4:	str	r7, [r2, #4]
   324f8:	moveq	r5, r0
   324fc:	ldm	r4, {r1, r2}
   32500:	cmp	r6, #0
   32504:	stm	r0, {r1, r2}
   32508:	strne	r0, [r6, #8]
   3250c:	mov	r6, r0
   32510:	ldr	r4, [r4, #8]
   32514:	cmp	r4, #0
   32518:	beq	32558 <policydb_user_cache@@Base+0x11c3c>
   3251c:	mov	r0, #12
   32520:	bl	10d44 <malloc@plt>
   32524:	cmp	r0, #0
   32528:	mov	r2, r0
   3252c:	bne	324e8 <policydb_user_cache@@Base+0x11bcc>
   32530:	cmp	r5, #0
   32534:	beq	32550 <policydb_user_cache@@Base+0x11c34>
   32538:	ldr	r4, [r5, #8]
   3253c:	mov	r0, r5
   32540:	bl	10ca8 <free@plt>
   32544:	cmp	r4, #0
   32548:	mov	r5, r4
   3254c:	bne	32538 <policydb_user_cache@@Base+0x11c1c>
   32550:	mov	r0, #0
   32554:	pop	{r3, r4, r5, r6, r7, pc}
   32558:	mov	r0, r5
   3255c:	pop	{r3, r4, r5, r6, r7, pc}
   32560:	push	{r4, r5, r6, lr}
   32564:	mov	r4, r0
   32568:	sub	sp, sp, #8
   3256c:	mov	r0, #60	; 0x3c
   32570:	mov	r6, r1
   32574:	bl	10d44 <malloc@plt>
   32578:	subs	r5, r0, #0
   3257c:	beq	32618 <policydb_user_cache@@Base+0x11cfc>
   32580:	mov	r1, #0
   32584:	mov	r2, #60	; 0x3c
   32588:	bl	10de0 <memset@plt>
   3258c:	cmp	r6, #0
   32590:	beq	32618 <policydb_user_cache@@Base+0x11cfc>
   32594:	ldr	r0, [r6, #4]
   32598:	bl	324cc <policydb_user_cache@@Base+0x11bb0>
   3259c:	cmp	r0, #0
   325a0:	mov	r1, r0
   325a4:	str	r0, [r5, #4]
   325a8:	beq	32624 <policydb_user_cache@@Base+0x11d08>
   325ac:	mov	r0, r4
   325b0:	bl	322dc <policydb_user_cache@@Base+0x119c0>
   325b4:	ldr	r3, [r6, #24]
   325b8:	str	r3, [r5, #24]
   325bc:	ldr	r1, [r6, #24]
   325c0:	cmp	r1, #0
   325c4:	str	r0, [r5]
   325c8:	beq	325fc <policydb_user_cache@@Base+0x11ce0>
   325cc:	cmp	r1, #5
   325d0:	movcs	r1, #5
   325d4:	mov	ip, r6
   325d8:	mov	r2, r5
   325dc:	mov	r3, #0
   325e0:	ldr	r4, [ip, #28]
   325e4:	add	r3, r3, #1
   325e8:	cmp	r3, r1
   325ec:	add	ip, ip, #4
   325f0:	add	r2, r2, #4
   325f4:	str	r4, [r2, #24]
   325f8:	bcc	325e0 <policydb_user_cache@@Base+0x11cc4>
   325fc:	ldr	r2, [r6, #48]	; 0x30
   32600:	mov	r0, r5
   32604:	ldr	r3, [r6, #56]	; 0x38
   32608:	str	r2, [r5, #48]	; 0x30
   3260c:	str	r3, [r5, #56]	; 0x38
   32610:	add	sp, sp, #8
   32614:	pop	{r4, r5, r6, pc}
   32618:	mov	r0, r5
   3261c:	add	sp, sp, #8
   32620:	pop	{r4, r5, r6, pc}
   32624:	mov	r0, r5
   32628:	str	r1, [sp, #4]
   3262c:	bl	10ca8 <free@plt>
   32630:	ldr	r1, [sp, #4]
   32634:	mov	r0, r1
   32638:	b	32610 <policydb_user_cache@@Base+0x11cf4>
   3263c:	push	{r3, r4, r5, r6, r7, lr}
   32640:	subs	r4, r2, #0
   32644:	mov	r7, r0
   32648:	mov	r5, r1
   3264c:	mov	r6, r3
   32650:	bne	32664 <policydb_user_cache@@Base+0x11d48>
   32654:	b	32688 <policydb_user_cache@@Base+0x11d6c>
   32658:	ldr	r4, [r4, #52]	; 0x34
   3265c:	cmp	r4, #0
   32660:	beq	32688 <policydb_user_cache@@Base+0x11d6c>
   32664:	mov	r0, r5
   32668:	mov	r1, r4
   3266c:	bl	32194 <policydb_user_cache@@Base+0x11878>
   32670:	cmp	r0, #0
   32674:	beq	32658 <policydb_user_cache@@Base+0x11d3c>
   32678:	mov	r3, #0
   3267c:	mov	r0, r4
   32680:	str	r3, [r6]
   32684:	pop	{r3, r4, r5, r6, r7, pc}
   32688:	mov	r3, #1
   3268c:	mov	r0, r7
   32690:	mov	r1, r5
   32694:	str	r3, [r6]
   32698:	pop	{r3, r4, r5, r6, r7, lr}
   3269c:	b	32560 <policydb_user_cache@@Base+0x11c44>
   326a0:	ldr	ip, [pc, #104]	; 32710 <policydb_user_cache@@Base+0x11df4>
   326a4:	push	{r4, r5, lr}
   326a8:	add	ip, pc, ip
   326ac:	ldr	lr, [pc, #96]	; 32714 <policydb_user_cache@@Base+0x11df8>
   326b0:	mov	r4, r1
   326b4:	mov	r1, r2
   326b8:	mov	r2, r4
   326bc:	sub	sp, sp, #12
   326c0:	mov	r5, r0
   326c4:	ldr	r4, [ip, lr]
   326c8:	mov	r3, sp
   326cc:	ldr	ip, [r4]
   326d0:	str	ip, [sp, #4]
   326d4:	bl	3263c <policydb_user_cache@@Base+0x11d20>
   326d8:	cmp	r0, #0
   326dc:	beq	326f4 <policydb_user_cache@@Base+0x11dd8>
   326e0:	ldr	r3, [sp]
   326e4:	cmp	r3, #0
   326e8:	ldrne	r3, [r5, #244]	; 0xf4
   326ec:	strne	r3, [r0, #52]	; 0x34
   326f0:	strne	r0, [r5, #244]	; 0xf4
   326f4:	ldr	r2, [sp, #4]
   326f8:	ldr	r3, [r4]
   326fc:	cmp	r2, r3
   32700:	bne	3270c <policydb_user_cache@@Base+0x11df0>
   32704:	add	sp, sp, #12
   32708:	pop	{r4, r5, pc}
   3270c:	bl	10cd8 <__stack_chk_fail@plt>
   32710:	andeq	r6, r2, r0, asr r9
   32714:	strheq	r0, [r0], -ip
   32718:	ldr	r3, [pc, #620]	; 3298c <policydb_user_cache@@Base+0x12070>
   3271c:	ldr	r2, [pc, #620]	; 32990 <policydb_user_cache@@Base+0x12074>
   32720:	add	r3, pc, r3
   32724:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   32728:	add	sl, r1, #28
   3272c:	ldr	r6, [r3, r2]
   32730:	mov	r7, r1
   32734:	mov	r4, #0
   32738:	sub	sp, sp, #24
   3273c:	mov	r1, r4
   32740:	mov	r2, #20
   32744:	ldr	r3, [r6]
   32748:	mov	r5, r0
   3274c:	str	r4, [r7, #24]
   32750:	mov	r0, sl
   32754:	str	r3, [sp, #20]
   32758:	bl	10de0 <memset@plt>
   3275c:	ldr	r1, [r7, #4]
   32760:	mov	r2, r4
   32764:	str	r4, [r7, #48]	; 0x30
   32768:	mov	r0, r1
   3276c:	b	32778 <policydb_user_cache@@Base+0x11e5c>
   32770:	mov	r2, r0
   32774:	mov	r0, r3
   32778:	ldr	r3, [r0, #8]
   3277c:	cmp	r3, #0
   32780:	bne	32770 <policydb_user_cache@@Base+0x11e54>
   32784:	ldr	ip, [r0]
   32788:	cmp	ip, #2
   3278c:	beq	3293c <policydb_user_cache@@Base+0x12020>
   32790:	cmp	r1, #0
   32794:	ldr	ip, [r7, #24]
   32798:	movne	r8, r1
   3279c:	beq	32818 <policydb_user_cache@@Base+0x11efc>
   327a0:	ldr	r3, [r8]
   327a4:	cmp	r3, #1
   327a8:	bne	3280c <policydb_user_cache@@Base+0x11ef0>
   327ac:	sub	r3, ip, #1
   327b0:	ldr	r9, [r8, #4]
   327b4:	cmp	r3, #4
   327b8:	bhi	327ec <policydb_user_cache@@Base+0x11ed0>
   327bc:	ldr	r3, [r7, #28]
   327c0:	cmp	r9, r3
   327c4:	beq	3280c <policydb_user_cache@@Base+0x11ef0>
   327c8:	mov	r2, sl
   327cc:	mov	r3, #0
   327d0:	b	327e0 <policydb_user_cache@@Base+0x11ec4>
   327d4:	ldr	r4, [r2, #4]!
   327d8:	cmp	r9, r4
   327dc:	beq	3280c <policydb_user_cache@@Base+0x11ef0>
   327e0:	add	r3, r3, #1
   327e4:	cmp	r3, ip
   327e8:	bne	327d4 <policydb_user_cache@@Base+0x11eb8>
   327ec:	cmp	ip, #4
   327f0:	addls	r3, ip, #1
   327f4:	addls	r2, r7, ip, lsl #2
   327f8:	strls	r3, [r7, #24]
   327fc:	addhi	ip, ip, #1
   32800:	movls	ip, r3
   32804:	strls	r9, [r2, #28]
   32808:	strhi	ip, [r7, #24]
   3280c:	ldr	r8, [r8, #8]
   32810:	cmp	r8, #0
   32814:	bne	327a0 <policydb_user_cache@@Base+0x11e84>
   32818:	cmp	ip, #5
   3281c:	bhi	3290c <policydb_user_cache@@Base+0x11ff0>
   32820:	cmp	ip, #0
   32824:	beq	32858 <policydb_user_cache@@Base+0x11f3c>
   32828:	ldr	r4, [r5, #224]	; 0xe0
   3282c:	sub	r2, sp, #4
   32830:	add	lr, r7, ip, lsl #2
   32834:	mov	r3, r7
   32838:	ldr	r0, [r3, #28]
   3283c:	add	r3, r3, #4
   32840:	cmp	r3, lr
   32844:	sub	r0, r0, #-1073741823	; 0xc0000001
   32848:	ldr	r0, [r4, r0, lsl #2]
   3284c:	ldr	r0, [r0, #4]
   32850:	str	r0, [r2, #4]!
   32854:	bne	32838 <policydb_user_cache@@Base+0x11f1c>
   32858:	mov	r8, #0
   3285c:	mov	r9, #1
   32860:	cmp	ip, #0
   32864:	beq	328a0 <policydb_user_cache@@Base+0x11f84>
   32868:	ldr	sl, [r5, #224]	; 0xe0
   3286c:	mov	r2, r7
   32870:	mov	r3, #0
   32874:	ldr	r0, [r2, #28]
   32878:	ands	lr, r8, r9, lsl r3
   3287c:	add	r3, r3, #1
   32880:	add	r2, r2, #4
   32884:	sub	r0, r0, #-1073741823	; 0xc0000001
   32888:	moveq	r4, #0
   3288c:	movne	r4, #1
   32890:	cmp	r3, ip
   32894:	ldr	lr, [sl, r0, lsl #2]
   32898:	str	r4, [lr, #4]
   3289c:	bne	32874 <policydb_user_cache@@Base+0x11f58>
   328a0:	mov	r0, r5
   328a4:	bl	322dc <policydb_user_cache@@Base+0x119c0>
   328a8:	cmn	r0, #1
   328ac:	mov	r4, r0
   328b0:	beq	32928 <policydb_user_cache@@Base+0x1200c>
   328b4:	cmp	r0, #0
   328b8:	ldr	ip, [r7, #24]
   328bc:	ldrne	r3, [r7, #48]	; 0x30
   328c0:	orrne	r3, r3, r9, lsl r8
   328c4:	add	r8, r8, #1
   328c8:	strne	r3, [r7, #48]	; 0x30
   328cc:	cmp	r8, r9, lsl ip
   328d0:	ldrcc	r1, [r7, #4]
   328d4:	bcc	32860 <policydb_user_cache@@Base+0x11f44>
   328d8:	cmp	ip, #0
   328dc:	beq	3290c <policydb_user_cache@@Base+0x11ff0>
   328e0:	ldr	r0, [r5, #224]	; 0xe0
   328e4:	sub	r3, sp, #4
   328e8:	add	ip, r7, ip, lsl #2
   328ec:	ldr	r2, [r7, #28]
   328f0:	add	r7, r7, #4
   328f4:	ldr	r1, [r3, #4]!
   328f8:	cmp	r7, ip
   328fc:	sub	r2, r2, #-1073741823	; 0xc0000001
   32900:	ldr	r2, [r0, r2, lsl #2]
   32904:	str	r1, [r2, #4]
   32908:	bne	328ec <policydb_user_cache@@Base+0x11fd0>
   3290c:	mov	r0, #0
   32910:	ldr	r2, [sp, #20]
   32914:	ldr	r3, [r6]
   32918:	cmp	r2, r3
   3291c:	bne	32988 <policydb_user_cache@@Base+0x1206c>
   32920:	add	sp, sp, #24
   32924:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   32928:	ldr	r0, [pc, #100]	; 32994 <policydb_user_cache@@Base+0x12078>
   3292c:	add	r0, pc, r0
   32930:	bl	10d38 <puts@plt>
   32934:	mov	r0, r4
   32938:	b	32910 <policydb_user_cache@@Base+0x11ff4>
   3293c:	cmp	r2, #0
   32940:	beq	32974 <policydb_user_cache@@Base+0x12058>
   32944:	ldr	r1, [r7, #20]
   32948:	ldr	r4, [r7, #8]
   3294c:	ldr	lr, [r7, #12]
   32950:	ldr	ip, [r7, #16]
   32954:	str	r3, [r2, #8]
   32958:	str	r1, [r7, #16]
   3295c:	str	r4, [r7, #12]
   32960:	str	lr, [r7, #8]
   32964:	str	ip, [r7, #20]
   32968:	bl	10ca8 <free@plt>
   3296c:	ldr	r1, [r7, #4]
   32970:	b	32790 <policydb_user_cache@@Base+0x11e74>
   32974:	ldr	r0, [pc, #28]	; 32998 <policydb_user_cache@@Base+0x1207c>
   32978:	add	r0, pc, r0
   3297c:	bl	10d38 <puts@plt>
   32980:	mvn	r0, #0
   32984:	b	32910 <policydb_user_cache@@Base+0x11ff4>
   32988:	bl	10cd8 <__stack_chk_fail@plt>
   3298c:	ldrdeq	r6, [r2], -r8
   32990:	strheq	r0, [r0], -ip
   32994:			; <UNDEFINED> instruction: 0x000137bc
   32998:	andeq	r3, r1, ip, lsr #14
   3299c:	push	{r3, r4, r5, r6, r7, lr}
   329a0:	mov	r5, r0
   329a4:	ldr	r7, [r0, #244]	; 0xf4
   329a8:	cmp	r7, #0
   329ac:	beq	32a54 <policydb_user_cache@@Base+0x12138>
   329b0:	ldr	r6, [pc, #176]	; 32a68 <policydb_user_cache@@Base+0x1214c>
   329b4:	add	r6, pc, r6
   329b8:	mov	r0, r5
   329bc:	ldr	r1, [r7, #4]
   329c0:	bl	322dc <policydb_user_cache@@Base+0x119c0>
   329c4:	ldr	r3, [r7]
   329c8:	cmp	r0, r3
   329cc:	mov	r4, r0
   329d0:	beq	32a48 <policydb_user_cache@@Base+0x1212c>
   329d4:	cmn	r0, #1
   329d8:	str	r0, [r7]
   329dc:	beq	32a5c <policydb_user_cache@@Base+0x12140>
   329e0:	ldr	r3, [r7, #8]
   329e4:	cmp	r3, #0
   329e8:	beq	32a14 <policydb_user_cache@@Base+0x120f8>
   329ec:	ldr	r2, [r3]
   329f0:	cmp	r4, #0
   329f4:	ldr	r3, [r3, #4]
   329f8:	ldrh	r1, [r2, #6]
   329fc:	ubfxle	r1, r1, #0, #15
   32a00:	mvngt	r1, r1, lsl #17
   32a04:	mvngt	r1, r1, lsr #17
   32a08:	cmp	r3, #0
   32a0c:	strh	r1, [r2, #6]
   32a10:	bne	329ec <policydb_user_cache@@Base+0x120d0>
   32a14:	ldr	r3, [r7, #12]
   32a18:	cmp	r3, #0
   32a1c:	beq	32a48 <policydb_user_cache@@Base+0x1212c>
   32a20:	ldr	r2, [r3]
   32a24:	cmp	r4, #0
   32a28:	ldr	r3, [r3, #4]
   32a2c:	ldrh	r1, [r2, #6]
   32a30:	ubfxne	r1, r1, #0, #15
   32a34:	mvneq	r1, r1, lsl #17
   32a38:	mvneq	r1, r1, lsr #17
   32a3c:	cmp	r3, #0
   32a40:	strh	r1, [r2, #6]
   32a44:	bne	32a20 <policydb_user_cache@@Base+0x12104>
   32a48:	ldr	r7, [r7, #52]	; 0x34
   32a4c:	cmp	r7, #0
   32a50:	bne	329b8 <policydb_user_cache@@Base+0x1209c>
   32a54:	mov	r0, #0
   32a58:	pop	{r3, r4, r5, r6, r7, pc}
   32a5c:	mov	r0, r6
   32a60:	bl	10d38 <puts@plt>
   32a64:	b	329e0 <policydb_user_cache@@Base+0x120c4>
   32a68:	andeq	r3, r1, ip, lsl #15
   32a6c:	push	{r3, lr}
   32a70:	mov	r3, r0
   32a74:	mov	r2, #0
   32a78:	add	r0, r0, #228	; 0xe4
   32a7c:	str	r2, [r3, #224]	; 0xe0
   32a80:	str	r2, [r3, #244]	; 0xf4
   32a84:	bl	3113c <policydb_user_cache@@Base+0x10820>
   32a88:	subs	r0, r0, #0
   32a8c:	mvnne	r0, #0
   32a90:	pop	{r3, pc}
   32a94:	cmp	r0, #0
   32a98:	push	{r4, lr}
   32a9c:	popeq	{r4, pc}
   32aa0:	ldr	r4, [r0, #4]
   32aa4:	bl	10ca8 <free@plt>
   32aa8:	cmp	r4, #0
   32aac:	mov	r0, r4
   32ab0:	bne	32aa0 <policydb_user_cache@@Base+0x12184>
   32ab4:	pop	{r4, pc}
   32ab8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   32abc:	mov	r5, r3
   32ac0:	ldrh	r3, [r1, #6]
   32ac4:	mov	r6, r1
   32ac8:	mov	r9, r2
   32acc:	ldr	r7, [r5]
   32ad0:	tst	r3, #112	; 0x70
   32ad4:	ldr	r4, [r5, #4]
   32ad8:	beq	32b58 <policydb_user_cache@@Base+0x1223c>
   32adc:	add	r0, r7, #208	; 0xd0
   32ae0:	bl	30ce0 <policydb_user_cache@@Base+0x103c4>
   32ae4:	cmp	r0, #0
   32ae8:	bne	32bd4 <policydb_user_cache@@Base+0x122b8>
   32aec:	add	r8, r7, #228	; 0xe4
   32af0:	cmp	r4, #0
   32af4:	mov	r1, r6
   32af8:	mov	r0, r8
   32afc:	beq	32bb8 <policydb_user_cache@@Base+0x1229c>
   32b00:	bl	30e28 <policydb_user_cache@@Base+0x1050c>
   32b04:	subs	r7, r0, #0
   32b08:	beq	32b5c <policydb_user_cache@@Base+0x12240>
   32b0c:	ldrh	r1, [r6, #6]
   32b10:	bl	30f6c <policydb_user_cache@@Base+0x10650>
   32b14:	cmp	r0, #0
   32b18:	bne	32be8 <policydb_user_cache@@Base+0x122cc>
   32b1c:	ldr	r3, [r4]
   32b20:	cmp	r7, r3
   32b24:	beq	32b5c <policydb_user_cache@@Base+0x12240>
   32b28:	ldr	r4, [r4, #4]
   32b2c:	cmp	r4, #0
   32b30:	bne	32b1c <policydb_user_cache@@Base+0x12200>
   32b34:	ldr	r0, [pc, #212]	; 32c10 <policydb_user_cache@@Base+0x122f4>
   32b38:	add	r0, pc, r0
   32b3c:	bl	10d38 <puts@plt>
   32b40:	ldr	r0, [r5, #8]
   32b44:	bl	32a94 <policydb_user_cache@@Base+0x12178>
   32b48:	mov	r3, #0
   32b4c:	mvn	r0, #0
   32b50:	str	r3, [r5, #8]
   32b54:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   32b58:	add	r8, r7, #228	; 0xe4
   32b5c:	mov	r0, r8
   32b60:	mov	r1, r6
   32b64:	mov	r2, r9
   32b68:	bl	30b6c <policydb_user_cache@@Base+0x10250>
   32b6c:	subs	r4, r0, #0
   32b70:	beq	32bfc <policydb_user_cache@@Base+0x122e0>
   32b74:	mov	r3, #1
   32b78:	mov	r0, #8
   32b7c:	str	r3, [r4, #20]
   32b80:	bl	10d44 <malloc@plt>
   32b84:	cmp	r0, #0
   32b88:	beq	32b40 <policydb_user_cache@@Base+0x12224>
   32b8c:	mov	r2, #0
   32b90:	str	r2, [r0, #4]
   32b94:	ldr	r2, [r5, #8]
   32b98:	str	r4, [r0]
   32b9c:	cmp	r2, #0
   32ba0:	streq	r0, [r5, #8]
   32ba4:	ldrne	r2, [r5, #12]
   32ba8:	strne	r0, [r2, #4]
   32bac:	str	r0, [r5, #12]
   32bb0:	mov	r0, #0
   32bb4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   32bb8:	bl	30ce0 <policydb_user_cache@@Base+0x103c4>
   32bbc:	cmp	r0, #0
   32bc0:	beq	32b5c <policydb_user_cache@@Base+0x12240>
   32bc4:	ldr	r0, [pc, #72]	; 32c14 <policydb_user_cache@@Base+0x122f8>
   32bc8:	add	r0, pc, r0
   32bcc:	bl	10d38 <puts@plt>
   32bd0:	b	32b40 <policydb_user_cache@@Base+0x12224>
   32bd4:	ldr	r1, [pc, #60]	; 32c18 <policydb_user_cache@@Base+0x122fc>
   32bd8:	mov	r0, #1
   32bdc:	add	r1, pc, r1
   32be0:	bl	10df8 <__printf_chk@plt>
   32be4:	b	32b40 <policydb_user_cache@@Base+0x12224>
   32be8:	ldr	r1, [pc, #44]	; 32c1c <policydb_user_cache@@Base+0x12300>
   32bec:	mov	r0, #1
   32bf0:	add	r1, pc, r1
   32bf4:	bl	10df8 <__printf_chk@plt>
   32bf8:	b	32b40 <policydb_user_cache@@Base+0x12224>
   32bfc:	ldr	r1, [pc, #28]	; 32c20 <policydb_user_cache@@Base+0x12304>
   32c00:	mov	r0, #1
   32c04:	add	r1, pc, r1
   32c08:	bl	10df8 <__printf_chk@plt>
   32c0c:	b	32b40 <policydb_user_cache@@Base+0x12224>
   32c10:	andeq	r3, r1, r4, lsl r7
   32c14:	andeq	r3, r1, ip, lsl r6
   32c18:	muleq	r1, ip, r5
   32c1c:	andeq	r3, r1, r8, asr #11
   32c20:	andeq	r3, r1, r4, lsr #12
   32c24:	cmp	r0, #0
   32c28:	push	{r4, lr}
   32c2c:	popeq	{r4, pc}
   32c30:	ldr	r4, [r0, #8]
   32c34:	bl	10ca8 <free@plt>
   32c38:	cmp	r4, #0
   32c3c:	mov	r0, r4
   32c40:	bne	32c30 <policydb_user_cache@@Base+0x12314>
   32c44:	pop	{r4, pc}
   32c48:	push	{r4, lr}
   32c4c:	subs	r4, r0, #0
   32c50:	popeq	{r4, pc}
   32c54:	ldr	r0, [r4, #4]
   32c58:	bl	32c24 <policydb_user_cache@@Base+0x12308>
   32c5c:	ldr	r0, [r4, #16]
   32c60:	bl	21c14 <policydb_user_cache@@Base+0x12f8>
   32c64:	ldr	r0, [r4, #20]
   32c68:	bl	21c14 <policydb_user_cache@@Base+0x12f8>
   32c6c:	ldr	r0, [r4, #8]
   32c70:	bl	32a94 <policydb_user_cache@@Base+0x12178>
   32c74:	ldr	r0, [r4, #12]
   32c78:	pop	{r4, lr}
   32c7c:	b	32a94 <policydb_user_cache@@Base+0x12178>
   32c80:	push	{r3, r4, r5, lr}
   32c84:	subs	r4, r0, #0
   32c88:	popeq	{r3, r4, r5, pc}
   32c8c:	ldr	r5, [r4, #52]	; 0x34
   32c90:	mov	r0, r4
   32c94:	bl	32c48 <policydb_user_cache@@Base+0x1232c>
   32c98:	mov	r0, r4
   32c9c:	bl	10ca8 <free@plt>
   32ca0:	cmp	r5, #0
   32ca4:	mov	r4, r5
   32ca8:	bne	32c8c <policydb_user_cache@@Base+0x12370>
   32cac:	pop	{r3, r4, r5, pc}
   32cb0:	push	{r4, lr}
   32cb4:	mov	r4, r0
   32cb8:	ldr	r0, [r0, #224]	; 0xe0
   32cbc:	cmp	r0, #0
   32cc0:	beq	32cc8 <policydb_user_cache@@Base+0x123ac>
   32cc4:	bl	10ca8 <free@plt>
   32cc8:	add	r0, r4, #228	; 0xe4
   32ccc:	bl	31020 <policydb_user_cache@@Base+0x10704>
   32cd0:	ldr	r0, [r4, #244]	; 0xf4
   32cd4:	pop	{r4, lr}
   32cd8:	b	32c80 <policydb_user_cache@@Base+0x12364>
   32cdc:	push	{r4, lr}
   32ce0:	mov	r4, r0
   32ce4:	ldr	r0, [r0, #224]	; 0xe0
   32ce8:	cmp	r0, #0
   32cec:	beq	32cf4 <policydb_user_cache@@Base+0x123d8>
   32cf0:	bl	10ca8 <free@plt>
   32cf4:	ldr	r0, [r4, #68]	; 0x44
   32cf8:	lsl	r0, r0, #2
   32cfc:	bl	10d44 <malloc@plt>
   32d00:	str	r0, [r4, #224]	; 0xe0
   32d04:	cmp	r0, #0
   32d08:	movne	r0, #0
   32d0c:	mvneq	r0, #0
   32d10:	pop	{r4, pc}
   32d14:	cmp	r0, #0
   32d18:	push	{r4, lr}
   32d1c:	mov	r4, r1
   32d20:	beq	32d28 <policydb_user_cache@@Base+0x1240c>
   32d24:	bl	10ca8 <free@plt>
   32d28:	mov	r0, r4
   32d2c:	bl	10ca8 <free@plt>
   32d30:	mov	r0, #0
   32d34:	pop	{r4, pc}

00032d38 <cond_index_bool@@Base>:
   32d38:	ldr	r3, [r1]
   32d3c:	mov	ip, r0
   32d40:	push	{r4}		; (str r4, [sp, #-4]!)
   32d44:	cmp	r3, #0
   32d48:	beq	32d78 <cond_index_bool@@Base+0x40>
   32d4c:	ldr	r0, [r2, #68]	; 0x44
   32d50:	cmp	r3, r0
   32d54:	bhi	32d78 <cond_index_bool@@Base+0x40>
   32d58:	ldr	r4, [r2, #108]	; 0x6c
   32d5c:	sub	r3, r3, #-1073741823	; 0xc0000001
   32d60:	mov	r0, #0
   32d64:	str	ip, [r4, r3, lsl #2]
   32d68:	ldr	r2, [r2, #224]	; 0xe0
   32d6c:	str	r1, [r2, r3, lsl #2]
   32d70:	pop	{r4}		; (ldr r4, [sp], #4)
   32d74:	bx	lr
   32d78:	mvn	r0, #21
   32d7c:	b	32d70 <cond_index_bool@@Base+0x38>
   32d80:	ldr	r3, [pc, #320]	; 32ec8 <cond_index_bool@@Base+0x190>
   32d84:	ldr	ip, [pc, #320]	; 32ecc <cond_index_bool@@Base+0x194>
   32d88:	add	r3, pc, r3
   32d8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32d90:	sub	sp, sp, #28
   32d94:	ldr	ip, [r3, ip]
   32d98:	mov	r8, r0
   32d9c:	mov	r0, #12
   32da0:	mov	sl, r1
   32da4:	mov	r5, r2
   32da8:	ldr	r3, [ip]
   32dac:	str	ip, [sp, #4]
   32db0:	str	r3, [sp, #20]
   32db4:	bl	10d44 <malloc@plt>
   32db8:	subs	r4, r0, #0
   32dbc:	beq	32ebc <cond_index_bool@@Base+0x184>
   32dc0:	add	r9, sp, #8
   32dc4:	mov	r3, r4
   32dc8:	mov	r6, #0
   32dcc:	mov	r1, r5
   32dd0:	str	r6, [r3], #4
   32dd4:	mov	r0, r9
   32dd8:	str	r6, [r4, #4]
   32ddc:	mov	r2, #12
   32de0:	str	r6, [r3, #4]
   32de4:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   32de8:	cmp	r0, r6
   32dec:	blt	32e04 <cond_index_bool@@Base+0xcc>
   32df0:	ldr	r3, [sp, #12]
   32df4:	ldr	r2, [sp, #8]
   32df8:	cmp	r3, #1
   32dfc:	stm	r4, {r2, r3}
   32e00:	bls	32e38 <cond_index_bool@@Base+0x100>
   32e04:	mov	r7, #0
   32e08:	mov	r0, r7
   32e0c:	mov	r1, r4
   32e10:	mov	r2, #0
   32e14:	bl	32d14 <policydb_user_cache@@Base+0x123f8>
   32e18:	mvn	r0, #0
   32e1c:	ldr	r1, [sp, #4]
   32e20:	ldr	r2, [sp, #20]
   32e24:	ldr	r3, [r1]
   32e28:	cmp	r2, r3
   32e2c:	bne	32ec4 <cond_index_bool@@Base+0x18c>
   32e30:	add	sp, sp, #28
   32e34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32e38:	ldr	fp, [sp, #16]
   32e3c:	add	r0, fp, #1
   32e40:	bl	10d44 <malloc@plt>
   32e44:	subs	r7, r0, #0
   32e48:	beq	32e04 <cond_index_bool@@Base+0xcc>
   32e4c:	mov	r1, r5
   32e50:	mov	r2, fp
   32e54:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   32e58:	cmp	r0, #0
   32e5c:	blt	32e08 <cond_index_bool@@Base+0xd0>
   32e60:	strb	r6, [r7, fp]
   32e64:	ldr	r3, [r8]
   32e68:	cmp	r3, #0
   32e6c:	beq	32e7c <cond_index_bool@@Base+0x144>
   32e70:	ldr	r3, [r8, #328]	; 0x148
   32e74:	cmp	r3, #13
   32e78:	bhi	32e98 <cond_index_bool@@Base+0x160>
   32e7c:	mov	r0, sl
   32e80:	mov	r1, r7
   32e84:	mov	r2, r4
   32e88:	bl	147d0 <__assert_fail@plt+0x3960>
   32e8c:	cmp	r0, #0
   32e90:	beq	32e1c <cond_index_bool@@Base+0xe4>
   32e94:	b	32e08 <cond_index_bool@@Base+0xd0>
   32e98:	mov	r0, r9
   32e9c:	mov	r1, r5
   32ea0:	mov	r2, #4
   32ea4:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   32ea8:	cmp	r0, #0
   32eac:	blt	32e08 <cond_index_bool@@Base+0xd0>
   32eb0:	ldr	r3, [sp, #8]
   32eb4:	str	r3, [r4, #8]
   32eb8:	b	32e7c <cond_index_bool@@Base+0x144>
   32ebc:	mvn	r0, #0
   32ec0:	b	32e1c <cond_index_bool@@Base+0xe4>
   32ec4:	bl	10cd8 <__stack_chk_fail@plt>
   32ec8:	andeq	r6, r2, r0, ror r2
   32ecc:	strheq	r0, [r0], -ip
   32ed0:	ldr	r3, [pc, #724]	; 331ac <cond_index_bool@@Base+0x474>
   32ed4:	ldr	ip, [pc, #724]	; 331b0 <cond_index_bool@@Base+0x478>
   32ed8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32edc:	add	r3, pc, r3
   32ee0:	sub	sp, sp, #44	; 0x2c
   32ee4:	mov	r6, r2
   32ee8:	mov	sl, r0
   32eec:	add	r0, sp, #24
   32ef0:	str	r1, [sp, #20]
   32ef4:	mov	r1, r2
   32ef8:	ldr	ip, [r3, ip]
   32efc:	mov	r2, #4
   32f00:	ldr	r3, [ip]
   32f04:	str	ip, [sp, #16]
   32f08:	str	r3, [sp, #36]	; 0x24
   32f0c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   32f10:	cmp	r0, #0
   32f14:	blt	3305c <cond_index_bool@@Base+0x324>
   32f18:	ldr	ip, [sp, #24]
   32f1c:	add	r0, sl, #228	; 0xe4
   32f20:	ldr	r1, [sl, #212]	; 0xd4
   32f24:	str	ip, [sp, #12]
   32f28:	bl	31154 <policydb_user_cache@@Base+0x10838>
   32f2c:	cmp	r0, #0
   32f30:	bne	3305c <cond_index_bool@@Base+0x324>
   32f34:	ldr	ip, [sp, #12]
   32f38:	cmp	ip, #0
   32f3c:	ble	33184 <cond_index_bool@@Base+0x44c>
   32f40:	add	r7, sp, #28
   32f44:	mov	r9, r0
   32f48:	mov	fp, r0
   32f4c:	str	r0, [sp, #8]
   32f50:	mov	r0, #60	; 0x3c
   32f54:	bl	10d44 <malloc@plt>
   32f58:	subs	ip, r0, #0
   32f5c:	str	ip, [sp, #4]
   32f60:	beq	3305c <cond_index_bool@@Base+0x324>
   32f64:	mov	r1, #0
   32f68:	mov	r2, #60	; 0x3c
   32f6c:	bl	10de0 <memset@plt>
   32f70:	mov	r0, r7
   32f74:	mov	r1, r6
   32f78:	mov	r2, #4
   32f7c:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   32f80:	cmp	r0, #0
   32f84:	blt	3304c <cond_index_bool@@Base+0x314>
   32f88:	ldr	r3, [sp, #28]
   32f8c:	mov	r0, r7
   32f90:	ldr	ip, [sp, #4]
   32f94:	mov	r1, r6
   32f98:	mov	r2, #4
   32f9c:	str	r3, [ip]
   32fa0:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   32fa4:	cmp	r0, #0
   32fa8:	blt	3304c <cond_index_bool@@Base+0x314>
   32fac:	ldr	r8, [sp, #28]
   32fb0:	cmp	r8, #0
   32fb4:	movgt	r5, #0
   32fb8:	movgt	r4, r5
   32fbc:	bgt	32fe0 <cond_index_bool@@Base+0x2a8>
   32fc0:	b	33090 <cond_index_bool@@Base+0x358>
   32fc4:	cmp	r4, #0
   32fc8:	strne	r0, [r5, #8]
   32fcc:	beq	3318c <cond_index_bool@@Base+0x454>
   32fd0:	add	r4, r4, #1
   32fd4:	cmp	r8, r4
   32fd8:	beq	33090 <cond_index_bool@@Base+0x358>
   32fdc:	mov	r5, r0
   32fe0:	mov	r0, r7
   32fe4:	mov	r1, r6
   32fe8:	mov	r2, #8
   32fec:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   32ff0:	cmp	r0, #0
   32ff4:	blt	3304c <cond_index_bool@@Base+0x314>
   32ff8:	mov	r0, #12
   32ffc:	bl	10d44 <malloc@plt>
   33000:	cmp	r0, #0
   33004:	beq	3304c <cond_index_bool@@Base+0x314>
   33008:	ldr	r3, [sp, #28]
   3300c:	ldr	r2, [sp, #32]
   33010:	sub	r1, r3, #1
   33014:	str	r9, [r0, #8]
   33018:	cmp	r1, #6
   3301c:	str	r3, [r0]
   33020:	str	r2, [r0, #4]
   33024:	bhi	3307c <cond_index_bool@@Base+0x344>
   33028:	ldr	r3, [sl, #68]	; 0x44
   3302c:	cmp	r2, r3
   33030:	bls	32fc4 <cond_index_bool@@Base+0x28c>
   33034:	mov	fp, r0
   33038:	ldr	r0, [pc, #372]	; 331b4 <cond_index_bool@@Base+0x47c>
   3303c:	add	r0, pc, r0
   33040:	bl	10d38 <puts@plt>
   33044:	mov	r0, fp
   33048:	bl	10ca8 <free@plt>
   3304c:	ldr	r0, [sp, #4]
   33050:	bl	32c48 <policydb_user_cache@@Base+0x1232c>
   33054:	ldr	r0, [sp, #4]
   33058:	bl	10ca8 <free@plt>
   3305c:	mvn	r0, #0
   33060:	ldr	ip, [sp, #16]
   33064:	ldr	r2, [sp, #36]	; 0x24
   33068:	ldr	r3, [ip]
   3306c:	cmp	r2, r3
   33070:	bne	33198 <cond_index_bool@@Base+0x460>
   33074:	add	sp, sp, #44	; 0x2c
   33078:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3307c:	mov	fp, r0
   33080:	ldr	r0, [pc, #304]	; 331b8 <cond_index_bool@@Base+0x480>
   33084:	add	r0, pc, r0
   33088:	bl	10d38 <puts@plt>
   3308c:	b	33044 <cond_index_bool@@Base+0x30c>
   33090:	ldr	r3, [sl]
   33094:	cmp	r3, #0
   33098:	bne	33120 <cond_index_bool@@Base+0x3e8>
   3309c:	ldr	ip, [sp, #4]
   330a0:	mov	r0, sl
   330a4:	mov	r1, r6
   330a8:	add	r2, ip, #8
   330ac:	bl	32068 <policydb_user_cache@@Base+0x1174c>
   330b0:	cmp	r0, #0
   330b4:	bne	3304c <cond_index_bool@@Base+0x314>
   330b8:	ldr	ip, [sp, #4]
   330bc:	mov	r0, sl
   330c0:	mov	r1, r6
   330c4:	add	r2, ip, #12
   330c8:	ldr	r3, [ip, #8]
   330cc:	bl	32068 <policydb_user_cache@@Base+0x1174c>
   330d0:	cmp	r0, #0
   330d4:	bne	3304c <cond_index_bool@@Base+0x314>
   330d8:	ldr	r3, [sl]
   330dc:	cmp	r3, #0
   330e0:	beq	330f0 <cond_index_bool@@Base+0x3b8>
   330e4:	ldr	r3, [sl, #328]	; 0x148
   330e8:	cmp	r3, #13
   330ec:	bhi	3315c <cond_index_bool@@Base+0x424>
   330f0:	cmp	fp, #0
   330f4:	beq	3319c <cond_index_bool@@Base+0x464>
   330f8:	ldr	ip, [sp, #4]
   330fc:	ldr	r1, [sp, #8]
   33100:	str	ip, [r1, #52]	; 0x34
   33104:	ldr	ip, [sp, #12]
   33108:	add	fp, fp, #1
   3310c:	cmp	ip, fp
   33110:	beq	33184 <cond_index_bool@@Base+0x44c>
   33114:	ldr	ip, [sp, #4]
   33118:	str	ip, [sp, #8]
   3311c:	b	32f50 <cond_index_bool@@Base+0x218>
   33120:	ldr	ip, [sp, #4]
   33124:	mov	r0, sl
   33128:	mov	r2, r6
   3312c:	add	r1, ip, #16
   33130:	bl	23330 <policydb_user_cache@@Base+0x2a14>
   33134:	cmp	r0, #0
   33138:	bne	3304c <cond_index_bool@@Base+0x314>
   3313c:	ldr	ip, [sp, #4]
   33140:	mov	r0, sl
   33144:	mov	r2, r6
   33148:	add	r1, ip, #20
   3314c:	bl	23330 <policydb_user_cache@@Base+0x2a14>
   33150:	cmp	r0, #0
   33154:	beq	330d8 <cond_index_bool@@Base+0x3a0>
   33158:	b	3304c <cond_index_bool@@Base+0x314>
   3315c:	mov	r0, r7
   33160:	mov	r1, r6
   33164:	mov	r2, #4
   33168:	bl	2a378 <policydb_user_cache@@Base+0x9a5c>
   3316c:	cmp	r0, #0
   33170:	blt	3304c <cond_index_bool@@Base+0x314>
   33174:	ldr	r3, [sp, #28]
   33178:	ldr	ip, [sp, #4]
   3317c:	str	r3, [ip, #56]	; 0x38
   33180:	b	330f0 <cond_index_bool@@Base+0x3b8>
   33184:	mov	r0, #0
   33188:	b	33060 <cond_index_bool@@Base+0x328>
   3318c:	ldr	ip, [sp, #4]
   33190:	str	r0, [ip, #4]
   33194:	b	32fd0 <cond_index_bool@@Base+0x298>
   33198:	bl	10cd8 <__stack_chk_fail@plt>
   3319c:	ldr	ip, [sp, #4]
   331a0:	ldr	r1, [sp, #20]
   331a4:	str	ip, [r1]
   331a8:	b	33104 <cond_index_bool@@Base+0x3cc>
   331ac:	andeq	r6, r2, ip, lsl r1
   331b0:	strheq	r0, [r0], -ip
   331b4:	andeq	r3, r1, r0, ror r2
   331b8:	andeq	r3, r1, ip, ror #3
   331bc:	cmp	r1, #0
   331c0:	cmpne	r0, #0
   331c4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   331c8:	mov	r9, r2
   331cc:	mov	r5, r1
   331d0:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   331d4:	cmp	r2, #0
   331d8:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   331dc:	bl	30e28 <policydb_user_cache@@Base+0x1050c>
   331e0:	subs	r1, r0, #0
   331e4:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   331e8:	movw	r8, #32769	; 0x8001
   331ec:	movw	r7, #32772	; 0x8004
   331f0:	movw	r6, #32770	; 0x8002
   331f4:	ldrh	r4, [r1, #6]
   331f8:	movw	lr, #32769	; 0x8001
   331fc:	movw	ip, #32772	; 0x8004
   33200:	movw	r3, #32770	; 0x8002
   33204:	bic	r4, r4, #32512	; 0x7f00
   33208:	mov	r0, r1
   3320c:	and	lr, r4, lr
   33210:	and	ip, r4, ip
   33214:	cmp	lr, r8
   33218:	and	r3, r4, r3
   3321c:	ldreq	r2, [r1, #8]
   33220:	ldreq	lr, [r9]
   33224:	orreq	r2, lr, r2
   33228:	streq	r2, [r9]
   3322c:	cmp	ip, r7
   33230:	ldreq	r2, [r1, #8]
   33234:	ldreq	ip, [r9, #12]
   33238:	andeq	r2, ip, r2
   3323c:	streq	r2, [r9, #12]
   33240:	cmp	r3, r6
   33244:	ldreq	r3, [r1, #8]
   33248:	ldreq	r2, [r9, #8]
   3324c:	ldrh	r1, [r5, #6]
   33250:	orreq	r3, r2, r3
   33254:	streq	r3, [r9, #8]
   33258:	bl	30f6c <policydb_user_cache@@Base+0x10650>
   3325c:	subs	r1, r0, #0
   33260:	bne	331f4 <cond_index_bool@@Base+0x4bc>
   33264:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   33268:	cmp	r1, #0
   3326c:	push	{r4}		; (str r4, [sp, #-4]!)
   33270:	beq	332c0 <cond_index_bool@@Base+0x588>
   33274:	ldrh	ip, [r0]
   33278:	b	33288 <cond_index_bool@@Base+0x550>
   3327c:	ldr	r1, [r1, #4]
   33280:	cmp	r1, #0
   33284:	beq	332c0 <cond_index_bool@@Base+0x588>
   33288:	ldr	r3, [r1]
   3328c:	ldrh	r2, [r3]
   33290:	cmp	r2, ip
   33294:	bne	3327c <cond_index_bool@@Base+0x544>
   33298:	ldrh	r4, [r3, #2]
   3329c:	ldrh	r2, [r0, #2]
   332a0:	cmp	r4, r2
   332a4:	bne	3327c <cond_index_bool@@Base+0x544>
   332a8:	ldrh	r4, [r3, #4]
   332ac:	ldrh	r2, [r0, #4]
   332b0:	cmp	r4, r2
   332b4:	bne	3327c <cond_index_bool@@Base+0x544>
   332b8:	add	r0, r3, #8
   332bc:	b	332c4 <cond_index_bool@@Base+0x58c>
   332c0:	mov	r0, r1
   332c4:	pop	{r4}		; (ldr r4, [sp], #4)
   332c8:	bx	lr
   332cc:	push	{r3, r4, r5, lr}
   332d0:	mov	r1, #0
   332d4:	mov	r4, r0
   332d8:	mov	r2, #28
   332dc:	mov	r5, r1
   332e0:	bl	10de0 <memset@plt>
   332e4:	strb	r5, [r4, #12]
   332e8:	mov	r0, #20
   332ec:	strb	r5, [r4, #13]
   332f0:	strb	r5, [r4, #14]
   332f4:	strb	r5, [r4, #15]
   332f8:	strb	r5, [r4, #16]
   332fc:	strb	r5, [r4, #17]
   33300:	strb	r5, [r4, #18]
   33304:	strb	r5, [r4, #19]
   33308:	bl	10d44 <malloc@plt>
   3330c:	cmp	r0, r5
   33310:	str	r0, [r4, #20]
   33314:	beq	33324 <cond_index_bool@@Base+0x5ec>
   33318:	bl	20af8 <policydb_user_cache@@Base+0x1dc>
   3331c:	mov	r0, r5
   33320:	pop	{r3, r4, r5, pc}
   33324:	mvn	r0, #0
   33328:	pop	{r3, r4, r5, pc}
   3332c:	push	{r4, lr}
   33330:	subs	r4, r0, #0
   33334:	popeq	{r4, pc}
   33338:	add	r0, r4, #12
   3333c:	bl	14040 <__assert_fail@plt+0x31d0>
   33340:	ldr	r0, [r4, #20]
   33344:	bl	20b5c <policydb_user_cache@@Base+0x240>
   33348:	ldr	r0, [r4, #20]
   3334c:	bl	10ca8 <free@plt>
   33350:	mov	r0, r4
   33354:	pop	{r4, lr}
   33358:	b	10ca8 <free@plt>
   3335c:	push	{r4, lr}
   33360:	mov	r4, r0
   33364:	bl	10d98 <strlen@plt>
   33368:	mov	r2, #0
   3336c:	add	r1, r0, #1
   33370:	mov	r0, r4
   33374:	pop	{r4, lr}
   33378:	b	2a07c <policydb_user_cache@@Base+0x9760>
   3337c:	ldr	r2, [pc, #276]	; 33498 <cond_index_bool@@Base+0x760>
   33380:	mov	r3, #0
   33384:	push	{r4, r5, r6, lr}
   33388:	mov	r5, r1
   3338c:	ldr	r1, [pc, #264]	; 3349c <cond_index_bool@@Base+0x764>
   33390:	add	r2, pc, r2
   33394:	ldr	ip, [r5, #4]
   33398:	sub	sp, sp, #24
   3339c:	mov	r6, r0
   333a0:	ldr	r4, [r2, r1]
   333a4:	cmp	ip, r3
   333a8:	str	r3, [sp, #8]
   333ac:	str	r3, [sp, #4]
   333b0:	ldr	r2, [r4]
   333b4:	str	r3, [sp, #12]
   333b8:	str	r3, [sp, #16]
   333bc:	str	r2, [sp, #20]
   333c0:	beq	33478 <cond_index_bool@@Base+0x740>
   333c4:	ldr	r3, [r0, #44]	; 0x2c
   333c8:	cmp	ip, r3
   333cc:	bhi	33478 <cond_index_bool@@Base+0x740>
   333d0:	ldr	r3, [r5]
   333d4:	cmp	r3, #0
   333d8:	beq	33478 <cond_index_bool@@Base+0x740>
   333dc:	ldr	r2, [r0, #60]	; 0x3c
   333e0:	cmp	r3, r2
   333e4:	bhi	33478 <cond_index_bool@@Base+0x740>
   333e8:	ldr	r1, [r5, #8]
   333ec:	cmp	r1, #0
   333f0:	beq	33478 <cond_index_bool@@Base+0x740>
   333f4:	ldr	r3, [r0, #52]	; 0x34
   333f8:	cmp	r1, r3
   333fc:	bhi	33478 <cond_index_bool@@Base+0x740>
   33400:	cmp	ip, #1
   33404:	beq	33460 <cond_index_bool@@Base+0x728>
   33408:	ldr	r3, [r0, #124]	; 0x7c
   3340c:	sub	ip, ip, #-1073741823	; 0xc0000001
   33410:	ldr	r0, [r3, ip, lsl #2]
   33414:	cmp	r0, #0
   33418:	beq	33478 <cond_index_bool@@Base+0x740>
   3341c:	add	r0, r0, #32
   33420:	sub	r1, r1, #1
   33424:	bl	13b38 <__assert_fail@plt+0x2cc8>
   33428:	cmp	r0, #0
   3342c:	beq	33478 <cond_index_bool@@Base+0x740>
   33430:	ldr	r2, [r5]
   33434:	ldr	r3, [r6, #128]	; 0x80
   33438:	sub	r2, r2, #-1073741823	; 0xc0000001
   3343c:	ldr	r0, [r3, r2, lsl #2]
   33440:	cmp	r0, #0
   33444:	beq	33478 <cond_index_bool@@Base+0x740>
   33448:	ldr	r1, [r5, #4]
   3344c:	add	r0, r0, #40	; 0x28
   33450:	sub	r1, r1, #1
   33454:	bl	13b38 <__assert_fail@plt+0x2cc8>
   33458:	cmp	r0, #0
   3345c:	beq	33478 <cond_index_bool@@Base+0x740>
   33460:	mov	r0, r6
   33464:	mov	r1, r5
   33468:	bl	1b868 <__assert_fail@plt+0xa9f8>
   3346c:	adds	r0, r0, #0
   33470:	movne	r0, #1
   33474:	b	3347c <cond_index_bool@@Base+0x744>
   33478:	mov	r0, #0
   3347c:	ldr	r2, [sp, #20]
   33480:	ldr	r3, [r4]
   33484:	cmp	r2, r3
   33488:	bne	33494 <cond_index_bool@@Base+0x75c>
   3348c:	add	sp, sp, #24
   33490:	pop	{r4, r5, r6, pc}
   33494:	bl	10cd8 <__stack_chk_fail@plt>
   33498:	andeq	r5, r2, r8, ror #24
   3349c:	strheq	r0, [r0], -ip
   334a0:	b	3337c <cond_index_bool@@Base+0x644>
   334a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   334a8:	mov	r5, r2
   334ac:	ldr	r7, [pc, #508]	; 336b0 <cond_index_bool@@Base+0x978>
   334b0:	mov	r4, r1
   334b4:	ldr	r2, [pc, #504]	; 336b4 <cond_index_bool@@Base+0x97c>
   334b8:	sub	sp, sp, #44	; 0x2c
   334bc:	add	r7, pc, r7
   334c0:	ldr	r1, [r5]
   334c4:	mov	fp, r0
   334c8:	ldr	r0, [r4, #104]	; 0x68
   334cc:	ldr	r2, [r7, r2]
   334d0:	sub	r1, r1, #-1073741823	; 0xc0000001
   334d4:	mov	sl, r3
   334d8:	ldr	r0, [r0, r1, lsl #2]
   334dc:	str	r2, [sp, #24]
   334e0:	ldr	r1, [sp, #24]
   334e4:	ldr	r2, [sp, #80]	; 0x50
   334e8:	ldr	r3, [r1]
   334ec:	str	r2, [sp, #28]
   334f0:	str	r3, [sp, #36]	; 0x24
   334f4:	bl	10d98 <strlen@plt>
   334f8:	ldr	r2, [r5, #4]
   334fc:	ldr	r3, [r4, #96]	; 0x60
   33500:	sub	r2, r2, #-1073741823	; 0xc0000001
   33504:	mov	r6, r0
   33508:	ldr	r0, [r3, r2, lsl #2]
   3350c:	bl	10d98 <strlen@plt>
   33510:	ldr	r2, [r5, #8]
   33514:	ldr	r3, [r4, #100]	; 0x64
   33518:	sub	r2, r2, #-1073741823	; 0xc0000001
   3351c:	add	r6, r6, r0
   33520:	ldr	r0, [r3, r2, lsl #2]
   33524:	bl	10d98 <strlen@plt>
   33528:	add	r6, r6, #2
   3352c:	mov	r1, r5
   33530:	add	r6, r6, r0
   33534:	mov	r0, r4
   33538:	bl	1b278 <__assert_fail@plt+0xa408>
   3353c:	add	r9, r6, r0
   33540:	add	r8, r9, #1
   33544:	mov	r0, r8
   33548:	bl	10d44 <malloc@plt>
   3354c:	subs	r6, r0, #0
   33550:	beq	33650 <cond_index_bool@@Base+0x918>
   33554:	mov	fp, #0
   33558:	strb	fp, [r6, r9]
   3355c:	ldr	lr, [r5]
   33560:	mov	r1, #1
   33564:	ldr	ip, [r4, #104]	; 0x68
   33568:	mvn	r2, #0
   3356c:	sub	lr, lr, #-1073741823	; 0xc0000001
   33570:	str	r6, [sp, #32]
   33574:	ldr	r3, [pc, #316]	; 336b8 <cond_index_bool@@Base+0x980>
   33578:	ldr	ip, [ip, lr, lsl #2]
   3357c:	add	r3, pc, r3
   33580:	str	ip, [sp]
   33584:	ldr	lr, [r5, #4]
   33588:	ldr	ip, [r4, #96]	; 0x60
   3358c:	sub	lr, lr, #-1073741823	; 0xc0000001
   33590:	ldr	ip, [ip, lr, lsl #2]
   33594:	str	ip, [sp, #4]
   33598:	ldr	lr, [r5, #8]
   3359c:	ldr	ip, [r4, #100]	; 0x64
   335a0:	sub	lr, lr, #-1073741823	; 0xc0000001
   335a4:	ldr	ip, [ip, lr, lsl #2]
   335a8:	str	ip, [sp, #8]
   335ac:	bl	10dbc <__sprintf_chk@plt>
   335b0:	ldr	r2, [r5]
   335b4:	ldr	r3, [r4, #104]	; 0x68
   335b8:	sub	r2, r2, #-1073741823	; 0xc0000001
   335bc:	ldr	r0, [r3, r2, lsl #2]
   335c0:	bl	10d98 <strlen@plt>
   335c4:	ldr	r1, [r5, #4]
   335c8:	ldr	r3, [r4, #96]	; 0x60
   335cc:	sub	r1, r1, #-1073741823	; 0xc0000001
   335d0:	mov	r2, r0
   335d4:	ldr	r0, [r3, r1, lsl #2]
   335d8:	str	r2, [sp, #20]
   335dc:	bl	10d98 <strlen@plt>
   335e0:	ldr	r1, [r4, #100]	; 0x64
   335e4:	mov	r7, r0
   335e8:	ldr	r0, [r5, #8]
   335ec:	sub	r0, r0, #-1073741823	; 0xc0000001
   335f0:	ldr	r0, [r1, r0, lsl #2]
   335f4:	bl	10d98 <strlen@plt>
   335f8:	ldr	r2, [sp, #20]
   335fc:	ldr	ip, [sp, #32]
   33600:	mov	r1, r5
   33604:	add	r3, r2, r7
   33608:	add	r2, sp, #40	; 0x28
   3360c:	add	r3, r3, #2
   33610:	add	r3, r3, r0
   33614:	mov	r0, r4
   33618:	add	r3, ip, r3
   3361c:	str	r3, [r2, #-8]!
   33620:	bl	1b464 <__assert_fail@plt+0xa5f4>
   33624:	ldr	r2, [sp, #28]
   33628:	mov	r0, fp
   3362c:	str	r6, [sl]
   33630:	str	r8, [r2]
   33634:	ldr	r1, [sp, #24]
   33638:	ldr	r2, [sp, #36]	; 0x24
   3363c:	ldr	r3, [r1]
   33640:	cmp	r2, r3
   33644:	bne	336ac <cond_index_bool@@Base+0x974>
   33648:	add	sp, sp, #44	; 0x2c
   3364c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33650:	cmp	fp, #0
   33654:	beq	336a0 <cond_index_bool@@Base+0x968>
   33658:	ldr	r3, [fp, #12]
   3365c:	cmp	r3, #0
   33660:	beq	33698 <cond_index_bool@@Base+0x960>
   33664:	ldr	r2, [pc, #80]	; 336bc <cond_index_bool@@Base+0x984>
   33668:	mov	ip, #1
   3366c:	ldr	r0, [pc, #76]	; 336c0 <cond_index_bool@@Base+0x988>
   33670:	mov	r1, fp
   33674:	add	r2, pc, r2
   33678:	str	r2, [fp, #4]
   3367c:	ldr	r2, [pc, #64]	; 336c4 <cond_index_bool@@Base+0x98c>
   33680:	add	r0, pc, r0
   33684:	str	ip, [fp]
   33688:	str	r0, [fp, #8]
   3368c:	add	r2, pc, r2
   33690:	ldr	r0, [fp, #16]
   33694:	blx	r3
   33698:	mvn	r0, #0
   3369c:	b	33634 <cond_index_bool@@Base+0x8fc>
   336a0:	ldr	r3, [pc, #32]	; 336c8 <cond_index_bool@@Base+0x990>
   336a4:	ldr	fp, [r7, r3]
   336a8:	b	33658 <cond_index_bool@@Base+0x920>
   336ac:	bl	10cd8 <__stack_chk_fail@plt>
   336b0:	andeq	r5, r2, ip, lsr fp
   336b4:	strheq	r0, [r0], -ip
   336b8:			; <UNDEFINED> instruction: 0x00012db8
   336bc:	strdeq	pc, [r0], -r8
   336c0:	andeq	r2, r1, r4, ror #24
   336c4:			; <UNDEFINED> instruction: 0x00012cb4
   336c8:	andeq	r0, r0, ip, asr #1
   336cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   336d0:	sub	sp, sp, #28
   336d4:	mov	r4, r0
   336d8:	mov	r0, r3
   336dc:	mov	sl, r3
   336e0:	mov	r9, r1
   336e4:	str	r2, [sp, #20]
   336e8:	bl	34148 <cond_index_bool@@Base+0x1410>
   336ec:	bl	10dd4 <__strdup@plt>
   336f0:	ldr	r8, [pc, #1372]	; 33c54 <cond_index_bool@@Base+0xf1c>
   336f4:	add	r8, pc, r8
   336f8:	mov	r5, r0
   336fc:	mov	r0, sl
   33700:	bl	34204 <cond_index_bool@@Base+0x14cc>
   33704:	bl	10dd4 <__strdup@plt>
   33708:	mov	r6, r0
   3370c:	mov	r0, sl
   33710:	bl	342c0 <cond_index_bool@@Base+0x1588>
   33714:	bl	10dd4 <__strdup@plt>
   33718:	mov	r7, r0
   3371c:	mov	r0, sl
   33720:	bl	3437c <cond_index_bool@@Base+0x1644>
   33724:	mov	sl, r0
   33728:	mov	r0, #36	; 0x24
   3372c:	bl	10d44 <malloc@plt>
   33730:	cmp	r6, #0
   33734:	cmpne	r5, #0
   33738:	mov	fp, r0
   3373c:	beq	33754 <cond_index_bool@@Base+0xa1c>
   33740:	cmp	r0, #0
   33744:	cmpne	r7, #0
   33748:	movne	r2, #0
   3374c:	moveq	r2, #1
   33750:	bne	33818 <cond_index_bool@@Base+0xae0>
   33754:	cmp	r4, #0
   33758:	movne	r3, r4
   3375c:	beq	33970 <cond_index_bool@@Base+0xc38>
   33760:	ldr	r9, [r3, #12]
   33764:	cmp	r9, #0
   33768:	beq	337a0 <cond_index_bool@@Base+0xa68>
   3376c:	ldr	r2, [pc, #1252]	; 33c58 <cond_index_bool@@Base+0xf20>
   33770:	mov	lr, #1
   33774:	ldr	r0, [pc, #1248]	; 33c5c <cond_index_bool@@Base+0xf24>
   33778:	mov	r1, r3
   3377c:	add	r2, pc, r2
   33780:	str	lr, [r3]
   33784:	add	r0, pc, r0
   33788:	add	r2, r2, #20
   3378c:	stmib	r3, {r0, r2}
   33790:	ldr	r2, [pc, #1224]	; 33c60 <cond_index_bool@@Base+0xf28>
   33794:	ldr	r0, [r3, #16]
   33798:	add	r2, pc, r2
   3379c:	blx	r9
   337a0:	mov	r0, fp
   337a4:	bl	10ca8 <free@plt>
   337a8:	mov	r0, r5
   337ac:	bl	10ca8 <free@plt>
   337b0:	mov	r0, r7
   337b4:	bl	10ca8 <free@plt>
   337b8:	mov	r0, r6
   337bc:	bl	10ca8 <free@plt>
   337c0:	cmp	r4, #0
   337c4:	beq	33964 <cond_index_bool@@Base+0xc2c>
   337c8:	ldr	r3, [r4, #12]
   337cc:	cmp	r3, #0
   337d0:	mvneq	r0, #0
   337d4:	beq	33810 <cond_index_bool@@Base+0xad8>
   337d8:	ldr	r2, [pc, #1156]	; 33c64 <cond_index_bool@@Base+0xf2c>
   337dc:	mov	ip, #1
   337e0:	ldr	r0, [pc, #1152]	; 33c68 <cond_index_bool@@Base+0xf30>
   337e4:	mov	r1, r4
   337e8:	add	r2, pc, r2
   337ec:	str	ip, [r4]
   337f0:	add	r0, pc, r0
   337f4:	add	r2, r2, #20
   337f8:	stmib	r4, {r0, r2}
   337fc:	ldr	r2, [pc, #1128]	; 33c6c <cond_index_bool@@Base+0xf34>
   33800:	ldr	r0, [r4, #16]
   33804:	add	r2, pc, r2
   33808:	blx	r3
   3380c:	mvn	r0, #0
   33810:	add	sp, sp, #28
   33814:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33818:	mov	r3, r0
   3381c:	mov	r1, r5
   33820:	str	r2, [r3], #4
   33824:	add	r3, r3, #4
   33828:	str	r2, [r0, #4]
   3382c:	str	r2, [r3], #4
   33830:	str	r2, [r3], #4
   33834:	str	r2, [r3], #4
   33838:	str	r2, [r3], #4
   3383c:	str	r2, [r3], #4
   33840:	str	r2, [r3], #4
   33844:	str	r2, [r3]
   33848:	ldr	r0, [r9, #56]	; 0x38
   3384c:	bl	14a90 <__assert_fail@plt+0x3c20>
   33850:	cmp	r0, #0
   33854:	beq	339d4 <cond_index_bool@@Base+0xc9c>
   33858:	ldr	r3, [r0]
   3385c:	mov	r1, r6
   33860:	ldr	r0, [r9, #40]	; 0x28
   33864:	str	r3, [fp]
   33868:	bl	14a90 <__assert_fail@plt+0x3c20>
   3386c:	cmp	r0, #0
   33870:	beq	33a2c <cond_index_bool@@Base+0xcf4>
   33874:	ldr	r3, [r0]
   33878:	mov	r1, r7
   3387c:	ldr	r0, [r9, #48]	; 0x30
   33880:	str	r3, [fp, #4]
   33884:	bl	14a90 <__assert_fail@plt+0x3c20>
   33888:	cmp	r0, #0
   3388c:	beq	3397c <cond_index_bool@@Base+0xc44>
   33890:	ldr	r3, [r0, #8]
   33894:	cmp	r3, #1
   33898:	beq	3397c <cond_index_bool@@Base+0xc44>
   3389c:	ldr	r3, [r0]
   338a0:	cmp	sl, #0
   338a4:	str	r3, [fp, #8]
   338a8:	ldr	r3, [r9, #20]
   338ac:	beq	33b34 <cond_index_bool@@Base+0xdfc>
   338b0:	cmp	r3, #0
   338b4:	bne	33a84 <cond_index_bool@@Base+0xd4c>
   338b8:	cmp	r4, #0
   338bc:	movne	r2, r4
   338c0:	beq	33bac <cond_index_bool@@Base+0xe74>
   338c4:	ldr	r9, [r2, #12]
   338c8:	cmp	r9, #0
   338cc:	beq	3390c <cond_index_bool@@Base+0xbd4>
   338d0:	mov	r3, sl
   338d4:	ldr	sl, [pc, #916]	; 33c70 <cond_index_bool@@Base+0xf38>
   338d8:	ldr	ip, [pc, #916]	; 33c74 <cond_index_bool@@Base+0xf3c>
   338dc:	mov	lr, #1
   338e0:	add	sl, pc, sl
   338e4:	ldr	r0, [r2, #16]
   338e8:	add	ip, pc, ip
   338ec:	mov	r1, r2
   338f0:	add	sl, sl, #20
   338f4:	str	ip, [r2, #4]
   338f8:	str	sl, [r2, #8]
   338fc:	str	lr, [r2]
   33900:	ldr	r2, [pc, #880]	; 33c78 <cond_index_bool@@Base+0xf40>
   33904:	add	r2, pc, r2
   33908:	blx	r9
   3390c:	bl	10db0 <__errno_location@plt>
   33910:	mov	r3, fp
   33914:	mov	r9, #0
   33918:	mov	r2, #22
   3391c:	str	r2, [r0]
   33920:	str	r9, [fp, #8]
   33924:	str	r9, [fp, #4]
   33928:	str	r9, [r3], #16
   3392c:	mov	r0, r3
   33930:	bl	14040 <__assert_fail@plt+0x31d0>
   33934:	add	r0, fp, #28
   33938:	str	r9, [fp, #12]
   3393c:	str	r9, [fp, #16]
   33940:	str	r9, [fp, #20]
   33944:	bl	14040 <__assert_fail@plt+0x31d0>
   33948:	str	r9, [fp, #12]
   3394c:	str	r9, [fp, #16]
   33950:	str	r9, [fp, #20]
   33954:	str	r9, [fp, #24]
   33958:	str	r9, [fp, #28]
   3395c:	str	r9, [fp, #32]
   33960:	b	337a0 <cond_index_bool@@Base+0xa68>
   33964:	ldr	r3, [pc, #784]	; 33c7c <cond_index_bool@@Base+0xf44>
   33968:	ldr	r4, [r8, r3]
   3396c:	b	337c8 <cond_index_bool@@Base+0xa90>
   33970:	ldr	r3, [pc, #772]	; 33c7c <cond_index_bool@@Base+0xf44>
   33974:	ldr	r3, [r8, r3]
   33978:	b	33760 <cond_index_bool@@Base+0xa28>
   3397c:	cmp	r4, #0
   33980:	movne	r2, r4
   33984:	beq	33b28 <cond_index_bool@@Base+0xdf0>
   33988:	ldr	r9, [r2, #12]
   3398c:	cmp	r9, #0
   33990:	beq	3390c <cond_index_bool@@Base+0xbd4>
   33994:	ldr	r0, [pc, #740]	; 33c80 <cond_index_bool@@Base+0xf48>
   33998:	mov	r3, #1
   3399c:	ldr	lr, [pc, #736]	; 33c84 <cond_index_bool@@Base+0xf4c>
   339a0:	mov	r1, r2
   339a4:	add	r0, pc, r0
   339a8:	str	r3, [r2]
   339ac:	add	lr, pc, lr
   339b0:	add	r0, r0, #20
   339b4:	str	lr, [r2, #4]
   339b8:	mov	r3, r7
   339bc:	str	r0, [r2, #8]
   339c0:	ldr	r0, [r2, #16]
   339c4:	ldr	r2, [pc, #700]	; 33c88 <cond_index_bool@@Base+0xf50>
   339c8:	add	r2, pc, r2
   339cc:	blx	r9
   339d0:	b	3390c <cond_index_bool@@Base+0xbd4>
   339d4:	cmp	r4, #0
   339d8:	movne	r2, r4
   339dc:	beq	33b10 <cond_index_bool@@Base+0xdd8>
   339e0:	ldr	r9, [r2, #12]
   339e4:	cmp	r9, #0
   339e8:	beq	3390c <cond_index_bool@@Base+0xbd4>
   339ec:	ldr	r0, [pc, #664]	; 33c8c <cond_index_bool@@Base+0xf54>
   339f0:	mov	r3, #1
   339f4:	ldr	lr, [pc, #660]	; 33c90 <cond_index_bool@@Base+0xf58>
   339f8:	mov	r1, r2
   339fc:	add	r0, pc, r0
   33a00:	str	r3, [r2]
   33a04:	add	lr, pc, lr
   33a08:	add	r0, r0, #20
   33a0c:	str	lr, [r2, #4]
   33a10:	mov	r3, r5
   33a14:	str	r0, [r2, #8]
   33a18:	ldr	r0, [r2, #16]
   33a1c:	ldr	r2, [pc, #624]	; 33c94 <cond_index_bool@@Base+0xf5c>
   33a20:	add	r2, pc, r2
   33a24:	blx	r9
   33a28:	b	3390c <cond_index_bool@@Base+0xbd4>
   33a2c:	cmp	r4, #0
   33a30:	movne	r2, r4
   33a34:	beq	33b1c <cond_index_bool@@Base+0xde4>
   33a38:	ldr	r9, [r2, #12]
   33a3c:	cmp	r9, #0
   33a40:	beq	3390c <cond_index_bool@@Base+0xbd4>
   33a44:	ldr	r0, [pc, #588]	; 33c98 <cond_index_bool@@Base+0xf60>
   33a48:	mov	r3, #1
   33a4c:	ldr	lr, [pc, #584]	; 33c9c <cond_index_bool@@Base+0xf64>
   33a50:	mov	r1, r2
   33a54:	add	r0, pc, r0
   33a58:	str	r3, [r2]
   33a5c:	add	lr, pc, lr
   33a60:	add	r0, r0, #20
   33a64:	str	lr, [r2, #4]
   33a68:	mov	r3, r6
   33a6c:	str	r0, [r2, #8]
   33a70:	ldr	r0, [r2, #16]
   33a74:	ldr	r2, [pc, #548]	; 33ca0 <cond_index_bool@@Base+0xf68>
   33a78:	add	r2, pc, r2
   33a7c:	blx	r9
   33a80:	b	3390c <cond_index_bool@@Base+0xbd4>
   33a84:	mov	r0, r4
   33a88:	mov	r1, r9
   33a8c:	mov	r2, sl
   33a90:	mov	r3, fp
   33a94:	bl	1bd38 <__assert_fail@plt+0xaec8>
   33a98:	cmp	r0, #0
   33a9c:	blt	3390c <cond_index_bool@@Base+0xbd4>
   33aa0:	mov	r0, r9
   33aa4:	mov	r1, fp
   33aa8:	bl	3337c <cond_index_bool@@Base+0x644>
   33aac:	cmp	r0, #0
   33ab0:	bne	33c2c <cond_index_bool@@Base+0xef4>
   33ab4:	cmp	r4, #0
   33ab8:	movne	r2, r4
   33abc:	beq	33c08 <cond_index_bool@@Base+0xed0>
   33ac0:	ldr	r9, [r2, #12]
   33ac4:	cmp	r9, #0
   33ac8:	beq	3390c <cond_index_bool@@Base+0xbd4>
   33acc:	ldr	lr, [pc, #464]	; 33ca4 <cond_index_bool@@Base+0xf6c>
   33ad0:	mov	ip, #1
   33ad4:	ldr	r3, [pc, #460]	; 33ca8 <cond_index_bool@@Base+0xf70>
   33ad8:	mov	r1, r2
   33adc:	add	lr, pc, lr
   33ae0:	ldr	r0, [r2, #16]
   33ae4:	str	ip, [r2]
   33ae8:	add	r3, pc, r3
   33aec:	add	lr, lr, #20
   33af0:	str	r3, [r2, #4]
   33af4:	str	lr, [r2, #8]
   33af8:	mov	r3, r5
   33afc:	ldr	r2, [pc, #424]	; 33cac <cond_index_bool@@Base+0xf74>
   33b00:	stm	sp, {r6, r7, sl}
   33b04:	add	r2, pc, r2
   33b08:	blx	r9
   33b0c:	b	3390c <cond_index_bool@@Base+0xbd4>
   33b10:	ldr	r3, [pc, #356]	; 33c7c <cond_index_bool@@Base+0xf44>
   33b14:	ldr	r2, [r8, r3]
   33b18:	b	339e0 <cond_index_bool@@Base+0xca8>
   33b1c:	ldr	r3, [pc, #344]	; 33c7c <cond_index_bool@@Base+0xf44>
   33b20:	ldr	r2, [r8, r3]
   33b24:	b	33a38 <cond_index_bool@@Base+0xd00>
   33b28:	ldr	r3, [pc, #332]	; 33c7c <cond_index_bool@@Base+0xf44>
   33b2c:	ldr	r2, [r8, r3]
   33b30:	b	33988 <cond_index_bool@@Base+0xc50>
   33b34:	cmp	r3, #0
   33b38:	bne	33bb8 <cond_index_bool@@Base+0xe80>
   33b3c:	mov	r0, r9
   33b40:	mov	r1, fp
   33b44:	bl	3337c <cond_index_bool@@Base+0x644>
   33b48:	cmp	r0, #0
   33b4c:	bne	33c2c <cond_index_bool@@Base+0xef4>
   33b50:	cmp	r4, #0
   33b54:	movne	r2, r4
   33b58:	beq	33c14 <cond_index_bool@@Base+0xedc>
   33b5c:	ldr	r9, [r2, #12]
   33b60:	cmp	r9, #0
   33b64:	beq	3390c <cond_index_bool@@Base+0xbd4>
   33b68:	ldr	lr, [pc, #320]	; 33cb0 <cond_index_bool@@Base+0xf78>
   33b6c:	mov	sl, #1
   33b70:	ldr	ip, [pc, #316]	; 33cb4 <cond_index_bool@@Base+0xf7c>
   33b74:	mov	r1, r2
   33b78:	add	lr, pc, lr
   33b7c:	ldr	r0, [r2, #16]
   33b80:	str	sl, [r2]
   33b84:	add	ip, pc, ip
   33b88:	add	lr, lr, #20
   33b8c:	str	ip, [r2, #4]
   33b90:	str	lr, [r2, #8]
   33b94:	mov	r3, r5
   33b98:	ldr	r2, [pc, #280]	; 33cb8 <cond_index_bool@@Base+0xf80>
   33b9c:	stm	sp, {r6, r7}
   33ba0:	add	r2, pc, r2
   33ba4:	blx	r9
   33ba8:	b	3390c <cond_index_bool@@Base+0xbd4>
   33bac:	ldr	r3, [pc, #200]	; 33c7c <cond_index_bool@@Base+0xf44>
   33bb0:	ldr	r2, [r8, r3]
   33bb4:	b	338c4 <cond_index_bool@@Base+0xb8c>
   33bb8:	cmp	r4, #0
   33bbc:	movne	r3, r4
   33bc0:	beq	33c20 <cond_index_bool@@Base+0xee8>
   33bc4:	ldr	r9, [r3, #12]
   33bc8:	cmp	r9, #0
   33bcc:	beq	3390c <cond_index_bool@@Base+0xbd4>
   33bd0:	ldr	r2, [pc, #228]	; 33cbc <cond_index_bool@@Base+0xf84>
   33bd4:	mov	lr, #1
   33bd8:	ldr	r0, [pc, #224]	; 33cc0 <cond_index_bool@@Base+0xf88>
   33bdc:	mov	r1, r3
   33be0:	add	r2, pc, r2
   33be4:	str	lr, [r3]
   33be8:	add	r0, pc, r0
   33bec:	add	r2, r2, #20
   33bf0:	stmib	r3, {r0, r2}
   33bf4:	ldr	r2, [pc, #200]	; 33cc4 <cond_index_bool@@Base+0xf8c>
   33bf8:	ldr	r0, [r3, #16]
   33bfc:	add	r2, pc, r2
   33c00:	blx	r9
   33c04:	b	3390c <cond_index_bool@@Base+0xbd4>
   33c08:	ldr	r3, [pc, #108]	; 33c7c <cond_index_bool@@Base+0xf44>
   33c0c:	ldr	r2, [r8, r3]
   33c10:	b	33ac0 <cond_index_bool@@Base+0xd88>
   33c14:	ldr	r3, [pc, #96]	; 33c7c <cond_index_bool@@Base+0xf44>
   33c18:	ldr	r2, [r8, r3]
   33c1c:	b	33b5c <cond_index_bool@@Base+0xe24>
   33c20:	ldr	r3, [pc, #84]	; 33c7c <cond_index_bool@@Base+0xf44>
   33c24:	ldr	r3, [r8, r3]
   33c28:	b	33bc4 <cond_index_bool@@Base+0xe8c>
   33c2c:	ldr	r3, [sp, #20]
   33c30:	mov	r0, r5
   33c34:	str	fp, [r3]
   33c38:	bl	10ca8 <free@plt>
   33c3c:	mov	r0, r7
   33c40:	bl	10ca8 <free@plt>
   33c44:	mov	r0, r6
   33c48:	bl	10ca8 <free@plt>
   33c4c:	mov	r0, #0
   33c50:	b	33810 <cond_index_bool@@Base+0xad8>
   33c54:	andeq	r5, r2, r4, lsl #18
   33c58:	andeq	r2, r1, r8, ror #22
   33c5c:	andeq	pc, r0, r8, ror #19
   33c60:			; <UNDEFINED> instruction: 0x00010dbc
   33c64:	strdeq	r2, [r1], -ip
   33c68:	andeq	pc, r0, ip, ror r9	; <UNPREDICTABLE>
   33c6c:	andeq	r2, r1, r0, ror #24
   33c70:	andeq	r2, r1, r4, lsl #20
   33c74:	andeq	pc, r0, r4, lsl #17
   33c78:			; <UNDEFINED> instruction: 0x00012ab8
   33c7c:	andeq	r0, r0, ip, asr #1
   33c80:	andeq	r2, r1, r0, asr #18
   33c84:	andeq	pc, r0, r0, asr #15
   33c88:	ldrdeq	r2, [r1], -ip
   33c8c:	andeq	r2, r1, r8, ror #17
   33c90:	andeq	pc, r0, r8, ror #14
   33c94:	andeq	r2, r1, r4, asr r9
   33c98:	muleq	r1, r0, r8
   33c9c:	andeq	pc, r0, r0, lsl r7	; <UNPREDICTABLE>
   33ca0:	andeq	r2, r1, r4, lsl r9
   33ca4:	andeq	r2, r1, r8, lsl #16
   33ca8:	andeq	pc, r0, r4, lsl #13
   33cac:	andeq	r2, r1, r0, lsl r9
   33cb0:	andeq	r2, r1, ip, ror #14
   33cb4:	andeq	pc, r0, r8, ror #11
   33cb8:	muleq	r1, ip, r8
   33cbc:	andeq	r2, r1, r4, lsl #14
   33cc0:	andeq	pc, r0, r4, lsl #11
   33cc4:	andeq	r2, r1, ip, ror #15
   33cc8:	push	{r4, r5, r6, r7, r8, r9, lr}
   33ccc:	mov	r9, r3
   33cd0:	ldr	r7, [pc, #384]	; 33e58 <cond_index_bool@@Base+0x1120>
   33cd4:	sub	sp, sp, #20
   33cd8:	ldr	ip, [pc, #380]	; 33e5c <cond_index_bool@@Base+0x1124>
   33cdc:	mov	r5, r1
   33ce0:	add	r7, pc, r7
   33ce4:	add	r1, sp, #4
   33ce8:	mov	r6, r2
   33cec:	mov	r4, r0
   33cf0:	ldr	r8, [r7, ip]
   33cf4:	mov	r2, #0
   33cf8:	str	r2, [sp, #4]
   33cfc:	str	r2, [sp, #8]
   33d00:	ldr	r3, [r8]
   33d04:	str	r3, [sp, #12]
   33d08:	bl	34438 <cond_index_bool@@Base+0x1700>
   33d0c:	cmp	r0, #0
   33d10:	blt	33de8 <cond_index_bool@@Base+0x10b0>
   33d14:	ldr	r2, [r6]
   33d18:	mov	r0, r4
   33d1c:	ldr	r3, [r5, #104]	; 0x68
   33d20:	sub	r2, r2, #-1073741823	; 0xc0000001
   33d24:	ldr	r1, [sp, #4]
   33d28:	ldr	r2, [r3, r2, lsl #2]
   33d2c:	bl	34150 <cond_index_bool@@Base+0x1418>
   33d30:	cmp	r0, #0
   33d34:	blt	33de8 <cond_index_bool@@Base+0x10b0>
   33d38:	ldr	r2, [r6, #4]
   33d3c:	mov	r0, r4
   33d40:	ldr	r3, [r5, #96]	; 0x60
   33d44:	sub	r2, r2, #-1073741823	; 0xc0000001
   33d48:	ldr	r1, [sp, #4]
   33d4c:	ldr	r2, [r3, r2, lsl #2]
   33d50:	bl	3420c <cond_index_bool@@Base+0x14d4>
   33d54:	cmp	r0, #0
   33d58:	blt	33de8 <cond_index_bool@@Base+0x10b0>
   33d5c:	ldr	r2, [r6, #8]
   33d60:	mov	r0, r4
   33d64:	ldr	r3, [r5, #100]	; 0x64
   33d68:	sub	r2, r2, #-1073741823	; 0xc0000001
   33d6c:	ldr	r1, [sp, #4]
   33d70:	ldr	r2, [r3, r2, lsl #2]
   33d74:	bl	342c8 <cond_index_bool@@Base+0x1590>
   33d78:	cmp	r0, #0
   33d7c:	blt	33de8 <cond_index_bool@@Base+0x10b0>
   33d80:	ldr	r3, [r5, #20]
   33d84:	cmp	r3, #0
   33d88:	beq	33dbc <cond_index_bool@@Base+0x1084>
   33d8c:	mov	r1, r5
   33d90:	mov	r2, r6
   33d94:	mov	r0, r4
   33d98:	add	r3, sp, #8
   33d9c:	bl	1b708 <__assert_fail@plt+0xa898>
   33da0:	cmp	r0, #0
   33da4:	blt	33de8 <cond_index_bool@@Base+0x10b0>
   33da8:	mov	r0, r4
   33dac:	ldmib	sp, {r1, r2}
   33db0:	bl	34384 <cond_index_bool@@Base+0x164c>
   33db4:	cmp	r0, #0
   33db8:	blt	33de8 <cond_index_bool@@Base+0x10b0>
   33dbc:	ldr	r0, [sp, #8]
   33dc0:	bl	10ca8 <free@plt>
   33dc4:	ldr	r3, [sp, #4]
   33dc8:	mov	r0, #0
   33dcc:	str	r3, [r9]
   33dd0:	ldr	r2, [sp, #12]
   33dd4:	ldr	r3, [r8]
   33dd8:	cmp	r2, r3
   33ddc:	bne	33e54 <cond_index_bool@@Base+0x111c>
   33de0:	add	sp, sp, #20
   33de4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   33de8:	cmp	r4, #0
   33dec:	beq	33e48 <cond_index_bool@@Base+0x1110>
   33df0:	ldr	r3, [r4, #12]
   33df4:	cmp	r3, #0
   33df8:	beq	33e30 <cond_index_bool@@Base+0x10f8>
   33dfc:	ldr	r2, [pc, #92]	; 33e60 <cond_index_bool@@Base+0x1128>
   33e00:	mov	ip, #1
   33e04:	ldr	r0, [pc, #88]	; 33e64 <cond_index_bool@@Base+0x112c>
   33e08:	mov	r1, r4
   33e0c:	add	r2, pc, r2
   33e10:	str	ip, [r4]
   33e14:	add	r0, pc, r0
   33e18:	add	r2, r2, #40	; 0x28
   33e1c:	stmib	r4, {r0, r2}
   33e20:	ldr	r2, [pc, #64]	; 33e68 <cond_index_bool@@Base+0x1130>
   33e24:	ldr	r0, [r4, #16]
   33e28:	add	r2, pc, r2
   33e2c:	blx	r3
   33e30:	ldr	r0, [sp, #4]
   33e34:	bl	344f4 <cond_index_bool@@Base+0x17bc>
   33e38:	ldr	r0, [sp, #8]
   33e3c:	bl	10ca8 <free@plt>
   33e40:	mvn	r0, #0
   33e44:	b	33dd0 <cond_index_bool@@Base+0x1098>
   33e48:	ldr	r3, [pc, #28]	; 33e6c <cond_index_bool@@Base+0x1134>
   33e4c:	ldr	r4, [r7, r3]
   33e50:	b	33df0 <cond_index_bool@@Base+0x10b8>
   33e54:	bl	10cd8 <__stack_chk_fail@plt>
   33e58:	andeq	r5, r2, r8, lsl r3
   33e5c:	strheq	r0, [r0], -ip
   33e60:	ldrdeq	r2, [r1], -r8
   33e64:	andeq	pc, r0, r8, asr r3	; <UNPREDICTABLE>
   33e68:	andeq	r2, r1, r0, ror #12
   33e6c:	andeq	r0, r0, ip, asr #1
   33e70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33e74:	mov	r7, r0
   33e78:	ldr	r8, [pc, #384]	; 34000 <cond_index_bool@@Base+0x12c8>
   33e7c:	sub	sp, sp, #20
   33e80:	ldr	r0, [pc, #380]	; 34004 <cond_index_bool@@Base+0x12cc>
   33e84:	mov	fp, r1
   33e88:	add	r8, pc, r8
   33e8c:	ldr	r4, [sp, #56]	; 0x38
   33e90:	mov	sl, r2
   33e94:	mov	r9, r3
   33e98:	ldr	r0, [r8, r0]
   33e9c:	mov	r6, #0
   33ea0:	str	r6, [sp, #8]
   33ea4:	str	r0, [sp, #4]
   33ea8:	add	r0, r4, #1
   33eac:	ldr	r1, [sp, #4]
   33eb0:	ldr	r2, [r1]
   33eb4:	str	r2, [sp, #12]
   33eb8:	bl	10d44 <malloc@plt>
   33ebc:	subs	r5, r0, #0
   33ec0:	beq	33f38 <cond_index_bool@@Base+0x1200>
   33ec4:	mov	r1, r9
   33ec8:	mov	r2, r4
   33ecc:	bl	10cc0 <memcpy@plt>
   33ed0:	strb	r6, [r5, r4]
   33ed4:	mov	r0, r7
   33ed8:	mov	r1, r5
   33edc:	add	r2, sp, #8
   33ee0:	bl	346ec <cond_index_bool@@Base+0x19b4>
   33ee4:	cmp	r0, r6
   33ee8:	blt	33f84 <cond_index_bool@@Base+0x124c>
   33eec:	mov	r1, fp
   33ef0:	mov	r2, sl
   33ef4:	mov	r0, r7
   33ef8:	ldr	r3, [sp, #8]
   33efc:	bl	336cc <cond_index_bool@@Base+0x994>
   33f00:	cmp	r0, r6
   33f04:	blt	33f84 <cond_index_bool@@Base+0x124c>
   33f08:	mov	r0, r5
   33f0c:	bl	10ca8 <free@plt>
   33f10:	ldr	r0, [sp, #8]
   33f14:	bl	344f4 <cond_index_bool@@Base+0x17bc>
   33f18:	mov	r0, r6
   33f1c:	ldr	r1, [sp, #4]
   33f20:	ldr	r2, [sp, #12]
   33f24:	ldr	r3, [r1]
   33f28:	cmp	r2, r3
   33f2c:	bne	33ffc <cond_index_bool@@Base+0x12c4>
   33f30:	add	sp, sp, #20
   33f34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33f38:	cmp	r7, #0
   33f3c:	movne	r3, r7
   33f40:	beq	33ff0 <cond_index_bool@@Base+0x12b8>
   33f44:	ldr	ip, [r3, #12]
   33f48:	cmp	ip, #0
   33f4c:	beq	33f84 <cond_index_bool@@Base+0x124c>
   33f50:	ldr	r2, [pc, #176]	; 34008 <cond_index_bool@@Base+0x12d0>
   33f54:	mov	lr, #1
   33f58:	ldr	r0, [pc, #172]	; 3400c <cond_index_bool@@Base+0x12d4>
   33f5c:	mov	r1, r3
   33f60:	add	r2, pc, r2
   33f64:	str	lr, [r3]
   33f68:	add	r0, pc, r0
   33f6c:	add	r2, r2, #60	; 0x3c
   33f70:	stmib	r3, {r0, r2}
   33f74:	ldr	r2, [pc, #148]	; 34010 <cond_index_bool@@Base+0x12d8>
   33f78:	ldr	r0, [r3, #16]
   33f7c:	add	r2, pc, r2
   33f80:	blx	ip
   33f84:	cmp	r7, #0
   33f88:	beq	33fe4 <cond_index_bool@@Base+0x12ac>
   33f8c:	ldr	r3, [r7, #12]
   33f90:	cmp	r3, #0
   33f94:	beq	33fcc <cond_index_bool@@Base+0x1294>
   33f98:	ldr	r2, [pc, #116]	; 34014 <cond_index_bool@@Base+0x12dc>
   33f9c:	mov	ip, #1
   33fa0:	ldr	r0, [pc, #112]	; 34018 <cond_index_bool@@Base+0x12e0>
   33fa4:	mov	r1, r7
   33fa8:	add	r2, pc, r2
   33fac:	str	ip, [r7]
   33fb0:	add	r0, pc, r0
   33fb4:	add	r2, r2, #60	; 0x3c
   33fb8:	stmib	r7, {r0, r2}
   33fbc:	ldr	r2, [pc, #88]	; 3401c <cond_index_bool@@Base+0x12e4>
   33fc0:	ldr	r0, [r7, #16]
   33fc4:	add	r2, pc, r2
   33fc8:	blx	r3
   33fcc:	mov	r0, r5
   33fd0:	bl	10ca8 <free@plt>
   33fd4:	ldr	r0, [sp, #8]
   33fd8:	bl	344f4 <cond_index_bool@@Base+0x17bc>
   33fdc:	mvn	r0, #0
   33fe0:	b	33f1c <cond_index_bool@@Base+0x11e4>
   33fe4:	ldr	r3, [pc, #52]	; 34020 <cond_index_bool@@Base+0x12e8>
   33fe8:	ldr	r7, [r8, r3]
   33fec:	b	33f8c <cond_index_bool@@Base+0x1254>
   33ff0:	ldr	r3, [pc, #40]	; 34020 <cond_index_bool@@Base+0x12e8>
   33ff4:	ldr	r3, [r8, r3]
   33ff8:	b	33f44 <cond_index_bool@@Base+0x120c>
   33ffc:	bl	10cd8 <__stack_chk_fail@plt>
   34000:	andeq	r5, r2, r0, ror r1
   34004:	strheq	r0, [r0], -ip
   34008:	andeq	r2, r1, r4, lsl #7
   3400c:	andeq	pc, r0, r4, lsl #4
   34010:	ldrdeq	r0, [r1], -r8
   34014:	andeq	r2, r1, ip, lsr r3
   34018:			; <UNDEFINED> instruction: 0x0000f1bc
   3401c:	andeq	r2, r1, r0, lsr #9
   34020:	andeq	r0, r0, ip, asr #1
   34024:	ldr	ip, [pc, #276]	; 34140 <cond_index_bool@@Base+0x1408>
   34028:	mov	r3, r2
   3402c:	push	{r4, r5, r6, r7, lr}
   34030:	add	ip, pc, ip
   34034:	ldr	lr, [pc, #264]	; 34144 <cond_index_bool@@Base+0x140c>
   34038:	sub	sp, sp, #12
   3403c:	add	r2, sp, #8
   34040:	mov	r5, #0
   34044:	ldr	r6, [ip, lr]
   34048:	str	r5, [r2, #-8]!
   3404c:	mov	r2, sp
   34050:	ldr	ip, [r6]
   34054:	str	ip, [sp, #4]
   34058:	bl	336cc <cond_index_bool@@Base+0x994>
   3405c:	ldr	r4, [sp]
   34060:	cmp	r4, r5
   34064:	mov	r7, r0
   34068:	mov	r0, r4
   3406c:	beq	3411c <cond_index_bool@@Base+0x13e4>
   34070:	str	r5, [r4, #8]
   34074:	str	r5, [r4, #4]
   34078:	str	r5, [r0], #16
   3407c:	bl	14040 <__assert_fail@plt+0x31d0>
   34080:	add	r0, r4, #28
   34084:	strb	r5, [r4, #12]
   34088:	strb	r5, [r4, #13]
   3408c:	strb	r5, [r4, #14]
   34090:	strb	r5, [r4, #15]
   34094:	strb	r5, [r4, #16]
   34098:	strb	r5, [r4, #17]
   3409c:	strb	r5, [r4, #18]
   340a0:	strb	r5, [r4, #19]
   340a4:	strb	r5, [r4, #20]
   340a8:	strb	r5, [r4, #21]
   340ac:	strb	r5, [r4, #22]
   340b0:	strb	r5, [r4, #23]
   340b4:	bl	14040 <__assert_fail@plt+0x31d0>
   340b8:	strb	r5, [r4, #12]
   340bc:	strb	r5, [r4, #13]
   340c0:	strb	r5, [r4, #14]
   340c4:	strb	r5, [r4, #15]
   340c8:	strb	r5, [r4, #24]
   340cc:	strb	r5, [r4, #25]
   340d0:	strb	r5, [r4, #26]
   340d4:	strb	r5, [r4, #27]
   340d8:	ldr	r0, [sp]
   340dc:	strb	r5, [r4, #16]
   340e0:	strb	r5, [r4, #17]
   340e4:	strb	r5, [r4, #18]
   340e8:	strb	r5, [r4, #19]
   340ec:	strb	r5, [r4, #20]
   340f0:	strb	r5, [r4, #21]
   340f4:	strb	r5, [r4, #22]
   340f8:	strb	r5, [r4, #23]
   340fc:	strb	r5, [r4, #28]
   34100:	strb	r5, [r4, #29]
   34104:	strb	r5, [r4, #30]
   34108:	strb	r5, [r4, #31]
   3410c:	strb	r5, [r4, #32]
   34110:	strb	r5, [r4, #33]	; 0x21
   34114:	strb	r5, [r4, #34]	; 0x22
   34118:	strb	r5, [r4, #35]	; 0x23
   3411c:	bl	10ca8 <free@plt>
   34120:	ldr	r2, [sp, #4]
   34124:	ldr	r3, [r6]
   34128:	mov	r0, r7
   3412c:	cmp	r2, r3
   34130:	bne	3413c <cond_index_bool@@Base+0x1404>
   34134:	add	sp, sp, #12
   34138:	pop	{r4, r5, r6, r7, pc}
   3413c:	bl	10cd8 <__stack_chk_fail@plt>
   34140:	andeq	r4, r2, r8, asr #31
   34144:	strheq	r0, [r0], -ip
   34148:	ldr	r0, [r0]
   3414c:	bx	lr
   34150:	push	{r3, r4, r5, r6, r7, lr}
   34154:	mov	r4, r0
   34158:	mov	r0, r2
   3415c:	mov	r6, r2
   34160:	mov	r5, r1
   34164:	bl	10dd4 <__strdup@plt>
   34168:	ldr	r3, [pc, #128]	; 341f0 <cond_index_bool@@Base+0x14b8>
   3416c:	add	r3, pc, r3
   34170:	subs	r7, r0, #0
   34174:	beq	3418c <cond_index_bool@@Base+0x1454>
   34178:	ldr	r0, [r5]
   3417c:	bl	10ca8 <free@plt>
   34180:	str	r7, [r5]
   34184:	mov	r0, #0
   34188:	pop	{r3, r4, r5, r6, r7, pc}
   3418c:	cmp	r4, #0
   34190:	beq	341e4 <cond_index_bool@@Base+0x14ac>
   34194:	ldr	ip, [r4, #12]
   34198:	cmp	ip, #0
   3419c:	beq	341dc <cond_index_bool@@Base+0x14a4>
   341a0:	ldr	lr, [pc, #76]	; 341f4 <cond_index_bool@@Base+0x14bc>
   341a4:	mov	r2, #1
   341a8:	ldr	r5, [pc, #72]	; 341f8 <cond_index_bool@@Base+0x14c0>
   341ac:	mov	r3, r6
   341b0:	add	lr, pc, lr
   341b4:	stm	r4, {r2, lr}
   341b8:	ldr	r2, [pc, #60]	; 341fc <cond_index_bool@@Base+0x14c4>
   341bc:	add	r5, pc, r5
   341c0:	ldr	r0, [r4, #16]
   341c4:	mov	r1, r4
   341c8:	str	r5, [r4, #8]
   341cc:	add	r2, pc, r2
   341d0:	blx	ip
   341d4:	mvn	r0, #0
   341d8:	pop	{r3, r4, r5, r6, r7, pc}
   341dc:	mvn	r0, #0
   341e0:	pop	{r3, r4, r5, r6, r7, pc}
   341e4:	ldr	r2, [pc, #20]	; 34200 <cond_index_bool@@Base+0x14c8>
   341e8:	ldr	r4, [r3, r2]
   341ec:	b	34194 <cond_index_bool@@Base+0x145c>
   341f0:	andeq	r4, r2, ip, lsl #29
   341f4:			; <UNDEFINED> instruction: 0x0000efbc
   341f8:	andeq	r2, r1, ip, ror #5
   341fc:	muleq	r1, ip, r3
   34200:	andeq	r0, r0, ip, asr #1
   34204:	ldr	r0, [r0, #4]
   34208:	bx	lr
   3420c:	push	{r3, r4, r5, r6, r7, lr}
   34210:	mov	r4, r0
   34214:	mov	r0, r2
   34218:	mov	r6, r2
   3421c:	mov	r5, r1
   34220:	bl	10dd4 <__strdup@plt>
   34224:	ldr	r3, [pc, #128]	; 342ac <cond_index_bool@@Base+0x1574>
   34228:	add	r3, pc, r3
   3422c:	subs	r7, r0, #0
   34230:	beq	34248 <cond_index_bool@@Base+0x1510>
   34234:	ldr	r0, [r5, #4]
   34238:	bl	10ca8 <free@plt>
   3423c:	str	r7, [r5, #4]
   34240:	mov	r0, #0
   34244:	pop	{r3, r4, r5, r6, r7, pc}
   34248:	cmp	r4, #0
   3424c:	beq	342a0 <cond_index_bool@@Base+0x1568>
   34250:	ldr	ip, [r4, #12]
   34254:	cmp	ip, #0
   34258:	beq	34298 <cond_index_bool@@Base+0x1560>
   3425c:	ldr	lr, [pc, #76]	; 342b0 <cond_index_bool@@Base+0x1578>
   34260:	mov	r2, #1
   34264:	ldr	r5, [pc, #72]	; 342b4 <cond_index_bool@@Base+0x157c>
   34268:	mov	r3, r6
   3426c:	add	lr, pc, lr
   34270:	ldr	r0, [r4, #16]
   34274:	add	lr, lr, #24
   34278:	add	r5, pc, r5
   3427c:	stm	r4, {r2, r5, lr}
   34280:	mov	r1, r4
   34284:	ldr	r2, [pc, #44]	; 342b8 <cond_index_bool@@Base+0x1580>
   34288:	add	r2, pc, r2
   3428c:	blx	ip
   34290:	mvn	r0, #0
   34294:	pop	{r3, r4, r5, r6, r7, pc}
   34298:	mvn	r0, #0
   3429c:	pop	{r3, r4, r5, r6, r7, pc}
   342a0:	ldr	r2, [pc, #20]	; 342bc <cond_index_bool@@Base+0x1584>
   342a4:	ldr	r4, [r3, r2]
   342a8:	b	34250 <cond_index_bool@@Base+0x1518>
   342ac:	ldrdeq	r4, [r2], -r0
   342b0:	andeq	r2, r1, ip, lsr r2
   342b4:	strdeq	lr, [r0], -r4
   342b8:	andeq	r2, r1, r0, lsl r3
   342bc:	andeq	r0, r0, ip, asr #1
   342c0:	ldr	r0, [r0, #8]
   342c4:	bx	lr
   342c8:	push	{r3, r4, r5, r6, r7, lr}
   342cc:	mov	r4, r0
   342d0:	mov	r0, r2
   342d4:	mov	r6, r2
   342d8:	mov	r5, r1
   342dc:	bl	10dd4 <__strdup@plt>
   342e0:	ldr	r3, [pc, #128]	; 34368 <cond_index_bool@@Base+0x1630>
   342e4:	add	r3, pc, r3
   342e8:	subs	r7, r0, #0
   342ec:	beq	34304 <cond_index_bool@@Base+0x15cc>
   342f0:	ldr	r0, [r5, #8]
   342f4:	bl	10ca8 <free@plt>
   342f8:	str	r7, [r5, #8]
   342fc:	mov	r0, #0
   34300:	pop	{r3, r4, r5, r6, r7, pc}
   34304:	cmp	r4, #0
   34308:	beq	3435c <cond_index_bool@@Base+0x1624>
   3430c:	ldr	ip, [r4, #12]
   34310:	cmp	ip, #0
   34314:	beq	34354 <cond_index_bool@@Base+0x161c>
   34318:	ldr	lr, [pc, #76]	; 3436c <cond_index_bool@@Base+0x1634>
   3431c:	mov	r2, #1
   34320:	ldr	r5, [pc, #72]	; 34370 <cond_index_bool@@Base+0x1638>
   34324:	mov	r3, r6
   34328:	add	lr, pc, lr
   3432c:	ldr	r0, [r4, #16]
   34330:	add	lr, lr, #48	; 0x30
   34334:	add	r5, pc, r5
   34338:	stm	r4, {r2, r5, lr}
   3433c:	mov	r1, r4
   34340:	ldr	r2, [pc, #44]	; 34374 <cond_index_bool@@Base+0x163c>
   34344:	add	r2, pc, r2
   34348:	blx	ip
   3434c:	mvn	r0, #0
   34350:	pop	{r3, r4, r5, r6, r7, pc}
   34354:	mvn	r0, #0
   34358:	pop	{r3, r4, r5, r6, r7, pc}
   3435c:	ldr	r2, [pc, #20]	; 34378 <cond_index_bool@@Base+0x1640>
   34360:	ldr	r4, [r3, r2]
   34364:	b	3430c <cond_index_bool@@Base+0x15d4>
   34368:	andeq	r4, r2, r4, lsl sp
   3436c:	andeq	r2, r1, r0, lsl #3
   34370:	andeq	lr, r0, r8, lsr lr
   34374:	andeq	r2, r1, r4, lsl #5
   34378:	andeq	r0, r0, ip, asr #1
   3437c:	ldr	r0, [r0, #12]
   34380:	bx	lr
   34384:	push	{r3, r4, r5, r6, r7, lr}
   34388:	mov	r4, r0
   3438c:	mov	r0, r2
   34390:	mov	r6, r2
   34394:	mov	r5, r1
   34398:	bl	10dd4 <__strdup@plt>
   3439c:	ldr	r3, [pc, #128]	; 34424 <cond_index_bool@@Base+0x16ec>
   343a0:	add	r3, pc, r3
   343a4:	subs	r7, r0, #0
   343a8:	beq	343c0 <cond_index_bool@@Base+0x1688>
   343ac:	ldr	r0, [r5, #12]
   343b0:	bl	10ca8 <free@plt>
   343b4:	str	r7, [r5, #12]
   343b8:	mov	r0, #0
   343bc:	pop	{r3, r4, r5, r6, r7, pc}
   343c0:	cmp	r4, #0
   343c4:	beq	34418 <cond_index_bool@@Base+0x16e0>
   343c8:	ldr	ip, [r4, #12]
   343cc:	cmp	ip, #0
   343d0:	beq	34410 <cond_index_bool@@Base+0x16d8>
   343d4:	ldr	lr, [pc, #76]	; 34428 <cond_index_bool@@Base+0x16f0>
   343d8:	mov	r2, #1
   343dc:	ldr	r5, [pc, #72]	; 3442c <cond_index_bool@@Base+0x16f4>
   343e0:	mov	r3, r6
   343e4:	add	lr, pc, lr
   343e8:	ldr	r0, [r4, #16]
   343ec:	add	lr, lr, #72	; 0x48
   343f0:	add	r5, pc, r5
   343f4:	stm	r4, {r2, r5, lr}
   343f8:	mov	r1, r4
   343fc:	ldr	r2, [pc, #44]	; 34430 <cond_index_bool@@Base+0x16f8>
   34400:	add	r2, pc, r2
   34404:	blx	ip
   34408:	mvn	r0, #0
   3440c:	pop	{r3, r4, r5, r6, r7, pc}
   34410:	mvn	r0, #0
   34414:	pop	{r3, r4, r5, r6, r7, pc}
   34418:	ldr	r2, [pc, #20]	; 34434 <cond_index_bool@@Base+0x16fc>
   3441c:	ldr	r4, [r3, r2]
   34420:	b	343c8 <cond_index_bool@@Base+0x1690>
   34424:	andeq	r4, r2, r8, asr ip
   34428:	andeq	r2, r1, r4, asr #1
   3442c:	andeq	lr, r0, ip, ror sp
   34430:	strdeq	r2, [r1], -r8
   34434:	andeq	r0, r0, ip, asr #1
   34438:	push	{r3, r4, r5, lr}
   3443c:	mov	r5, r0
   34440:	mov	r0, #16
   34444:	mov	r4, r1
   34448:	bl	10d44 <malloc@plt>
   3444c:	ldr	r2, [pc, #140]	; 344e0 <cond_index_bool@@Base+0x17a8>
   34450:	add	r2, pc, r2
   34454:	subs	r3, r0, #0
   34458:	beq	3447c <cond_index_bool@@Base+0x1744>
   3445c:	mov	r2, #0
   34460:	str	r2, [r3]
   34464:	str	r2, [r3, #4]
   34468:	mov	r0, r2
   3446c:	str	r2, [r3, #8]
   34470:	str	r2, [r3, #12]
   34474:	str	r3, [r4]
   34478:	pop	{r3, r4, r5, pc}
   3447c:	cmp	r5, #0
   34480:	beq	344d4 <cond_index_bool@@Base+0x179c>
   34484:	ldr	r3, [r5, #12]
   34488:	cmp	r3, #0
   3448c:	beq	344cc <cond_index_bool@@Base+0x1794>
   34490:	ldr	r2, [pc, #76]	; 344e4 <cond_index_bool@@Base+0x17ac>
   34494:	mov	ip, #1
   34498:	ldr	r0, [pc, #72]	; 344e8 <cond_index_bool@@Base+0x17b0>
   3449c:	mov	r1, r5
   344a0:	add	r2, pc, r2
   344a4:	str	ip, [r5]
   344a8:	add	r0, pc, r0
   344ac:	add	r2, r2, #96	; 0x60
   344b0:	stmib	r5, {r0, r2}
   344b4:	ldr	r2, [pc, #48]	; 344ec <cond_index_bool@@Base+0x17b4>
   344b8:	ldr	r0, [r5, #16]
   344bc:	add	r2, pc, r2
   344c0:	blx	r3
   344c4:	mvn	r0, #0
   344c8:	pop	{r3, r4, r5, pc}
   344cc:	mvn	r0, #0
   344d0:	pop	{r3, r4, r5, pc}
   344d4:	ldr	r3, [pc, #20]	; 344f0 <cond_index_bool@@Base+0x17b8>
   344d8:	ldr	r5, [r2, r3]
   344dc:	b	34484 <cond_index_bool@@Base+0x174c>
   344e0:	andeq	r4, r2, r8, lsr #23
   344e4:	andeq	r2, r1, r8
   344e8:	andeq	lr, r0, r4, asr #25
   344ec:	andeq	r2, r1, ip, ror #2
   344f0:	andeq	r0, r0, ip, asr #1
   344f4:	push	{r4, lr}
   344f8:	subs	r4, r0, #0
   344fc:	popeq	{r4, pc}
   34500:	ldr	r0, [r4]
   34504:	bl	10ca8 <free@plt>
   34508:	ldr	r0, [r4, #4]
   3450c:	bl	10ca8 <free@plt>
   34510:	ldr	r0, [r4, #8]
   34514:	bl	10ca8 <free@plt>
   34518:	ldr	r0, [r4, #12]
   3451c:	bl	10ca8 <free@plt>
   34520:	mov	r0, r4
   34524:	pop	{r4, lr}
   34528:	b	10ca8 <free@plt>
   3452c:	push	{r4, r5, r6, r7, r8, r9, lr}
   34530:	subs	r4, r1, #0
   34534:	ldr	r5, [pc, #396]	; 346c8 <cond_index_bool@@Base+0x1990>
   34538:	sub	sp, sp, #12
   3453c:	ldr	r3, [pc, #392]	; 346cc <cond_index_bool@@Base+0x1994>
   34540:	mov	r7, r2
   34544:	add	r5, pc, r5
   34548:	mov	r2, #0
   3454c:	mov	r8, r0
   34550:	moveq	r0, r4
   34554:	ldr	r6, [r5, r3]
   34558:	str	r2, [sp]
   3455c:	ldr	r3, [r6]
   34560:	streq	r4, [r7]
   34564:	str	r3, [sp, #4]
   34568:	beq	345f0 <cond_index_bool@@Base+0x18b8>
   3456c:	mov	r1, sp
   34570:	bl	34438 <cond_index_bool@@Base+0x1700>
   34574:	cmp	r0, #0
   34578:	blt	34654 <cond_index_bool@@Base+0x191c>
   3457c:	ldr	r0, [r4]
   34580:	ldr	r9, [sp]
   34584:	bl	10dd4 <__strdup@plt>
   34588:	cmp	r0, #0
   3458c:	str	r0, [r9]
   34590:	beq	34608 <cond_index_bool@@Base+0x18d0>
   34594:	ldr	r0, [r4, #4]
   34598:	ldr	r9, [sp]
   3459c:	bl	10dd4 <__strdup@plt>
   345a0:	cmp	r0, #0
   345a4:	str	r0, [r9, #4]
   345a8:	beq	34608 <cond_index_bool@@Base+0x18d0>
   345ac:	ldr	r0, [r4, #8]
   345b0:	ldr	r9, [sp]
   345b4:	bl	10dd4 <__strdup@plt>
   345b8:	cmp	r0, #0
   345bc:	str	r0, [r9, #8]
   345c0:	beq	34608 <cond_index_bool@@Base+0x18d0>
   345c4:	ldr	r0, [r4, #12]
   345c8:	cmp	r0, #0
   345cc:	beq	345e4 <cond_index_bool@@Base+0x18ac>
   345d0:	ldr	r4, [sp]
   345d4:	bl	10dd4 <__strdup@plt>
   345d8:	cmp	r0, #0
   345dc:	str	r0, [r4, #12]
   345e0:	beq	34608 <cond_index_bool@@Base+0x18d0>
   345e4:	ldr	r3, [sp]
   345e8:	mov	r0, #0
   345ec:	str	r3, [r7]
   345f0:	ldr	r2, [sp, #4]
   345f4:	ldr	r3, [r6]
   345f8:	cmp	r2, r3
   345fc:	bne	346c4 <cond_index_bool@@Base+0x198c>
   34600:	add	sp, sp, #12
   34604:	pop	{r4, r5, r6, r7, r8, r9, pc}
   34608:	cmp	r8, #0
   3460c:	movne	r3, r8
   34610:	beq	346b8 <cond_index_bool@@Base+0x1980>
   34614:	ldr	ip, [r3, #12]
   34618:	cmp	ip, #0
   3461c:	beq	34654 <cond_index_bool@@Base+0x191c>
   34620:	ldr	r2, [pc, #168]	; 346d0 <cond_index_bool@@Base+0x1998>
   34624:	mov	lr, #1
   34628:	ldr	r0, [pc, #164]	; 346d4 <cond_index_bool@@Base+0x199c>
   3462c:	mov	r1, r3
   34630:	add	r2, pc, r2
   34634:	str	lr, [r3]
   34638:	add	r0, pc, r0
   3463c:	add	r2, r2, #120	; 0x78
   34640:	stmib	r3, {r0, r2}
   34644:	ldr	r2, [pc, #140]	; 346d8 <cond_index_bool@@Base+0x19a0>
   34648:	ldr	r0, [r3, #16]
   3464c:	add	r2, pc, r2
   34650:	blx	ip
   34654:	cmp	r8, #0
   34658:	beq	346ac <cond_index_bool@@Base+0x1974>
   3465c:	ldr	r3, [r8, #12]
   34660:	cmp	r3, #0
   34664:	beq	3469c <cond_index_bool@@Base+0x1964>
   34668:	ldr	r2, [pc, #108]	; 346dc <cond_index_bool@@Base+0x19a4>
   3466c:	mov	ip, #1
   34670:	ldr	r0, [pc, #104]	; 346e0 <cond_index_bool@@Base+0x19a8>
   34674:	mov	r1, r8
   34678:	add	r2, pc, r2
   3467c:	str	ip, [r8]
   34680:	add	r0, pc, r0
   34684:	add	r2, r2, #120	; 0x78
   34688:	stmib	r8, {r0, r2}
   3468c:	ldr	r2, [pc, #80]	; 346e4 <cond_index_bool@@Base+0x19ac>
   34690:	ldr	r0, [r8, #16]
   34694:	add	r2, pc, r2
   34698:	blx	r3
   3469c:	ldr	r0, [sp]
   346a0:	bl	344f4 <cond_index_bool@@Base+0x17bc>
   346a4:	mvn	r0, #0
   346a8:	b	345f0 <cond_index_bool@@Base+0x18b8>
   346ac:	ldr	r3, [pc, #52]	; 346e8 <cond_index_bool@@Base+0x19b0>
   346b0:	ldr	r8, [r5, r3]
   346b4:	b	3465c <cond_index_bool@@Base+0x1924>
   346b8:	ldr	r3, [pc, #40]	; 346e8 <cond_index_bool@@Base+0x19b0>
   346bc:	ldr	r3, [r5, r3]
   346c0:	b	34614 <cond_index_bool@@Base+0x18dc>
   346c4:	bl	10cd8 <__stack_chk_fail@plt>
   346c8:			; <UNDEFINED> instruction: 0x00024ab4
   346cc:	strheq	r0, [r0], -ip
   346d0:	andeq	r1, r1, r8, ror lr
   346d4:	andeq	lr, r0, r4, lsr fp
   346d8:	andeq	pc, r0, r8, lsl #30
   346dc:	andeq	r1, r1, r0, lsr lr
   346e0:	andeq	lr, r0, ip, ror #21
   346e4:	andeq	r1, r1, r0, asr #31
   346e8:	andeq	r0, r0, ip, asr #1
   346ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   346f0:	mov	r8, r1
   346f4:	ldr	r6, [pc, #676]	; 349a0 <cond_index_bool@@Base+0x1c68>
   346f8:	sub	sp, sp, #20
   346fc:	ldr	r3, [pc, #672]	; 349a4 <cond_index_bool@@Base+0x1c6c>
   34700:	mov	r4, r0
   34704:	add	r6, pc, r6
   34708:	ldr	r1, [pc, #664]	; 349a8 <cond_index_bool@@Base+0x1c70>
   3470c:	mov	r0, r8
   34710:	mov	r9, r2
   34714:	ldr	r7, [r6, r3]
   34718:	add	r1, pc, r1
   3471c:	mov	r5, #0
   34720:	str	r5, [sp, #8]
   34724:	ldr	r3, [r7]
   34728:	str	r3, [sp, #12]
   3472c:	bl	10c90 <strcmp@plt>
   34730:	cmp	r0, #0
   34734:	streq	r0, [r9]
   34738:	bne	34754 <cond_index_bool@@Base+0x1a1c>
   3473c:	ldr	r2, [sp, #12]
   34740:	ldr	r3, [r7]
   34744:	cmp	r2, r3
   34748:	bne	34990 <cond_index_bool@@Base+0x1c58>
   3474c:	add	sp, sp, #20
   34750:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34754:	mov	r0, r4
   34758:	add	r1, sp, #8
   3475c:	bl	34438 <cond_index_bool@@Base+0x1700>
   34760:	cmp	r0, #0
   34764:	blt	3492c <cond_index_bool@@Base+0x1bf4>
   34768:	mov	r0, r8
   3476c:	bl	10dd4 <__strdup@plt>
   34770:	subs	sl, r0, #0
   34774:	beq	34934 <cond_index_bool@@Base+0x1bfc>
   34778:	mov	r1, #58	; 0x3a
   3477c:	bl	10da4 <strchr@plt>
   34780:	subs	fp, r0, #0
   34784:	beq	34844 <cond_index_bool@@Base+0x1b0c>
   34788:	strb	r5, [fp]
   3478c:	mov	r0, r4
   34790:	ldr	r1, [sp, #8]
   34794:	mov	r2, sl
   34798:	bl	34150 <cond_index_bool@@Base+0x1418>
   3479c:	cmp	r0, #0
   347a0:	blt	348a4 <cond_index_bool@@Base+0x1b6c>
   347a4:	add	fp, fp, #1
   347a8:	mov	r1, #58	; 0x3a
   347ac:	mov	r0, fp
   347b0:	bl	10da4 <strchr@plt>
   347b4:	subs	r3, r0, #0
   347b8:	beq	34844 <cond_index_bool@@Base+0x1b0c>
   347bc:	strb	r5, [r3]
   347c0:	mov	r2, fp
   347c4:	ldr	r1, [sp, #8]
   347c8:	mov	r0, r4
   347cc:	str	r3, [sp, #4]
   347d0:	bl	3420c <cond_index_bool@@Base+0x14d4>
   347d4:	ldr	r3, [sp, #4]
   347d8:	cmp	r0, #0
   347dc:	blt	348a4 <cond_index_bool@@Base+0x1b6c>
   347e0:	add	r8, r3, #1
   347e4:	mov	r1, #58	; 0x3a
   347e8:	mov	r0, r8
   347ec:	bl	10da4 <strchr@plt>
   347f0:	subs	fp, r0, #0
   347f4:	beq	34904 <cond_index_bool@@Base+0x1bcc>
   347f8:	strb	r5, [fp]
   347fc:	mov	r2, r8
   34800:	ldr	r1, [sp, #8]
   34804:	mov	r0, r4
   34808:	bl	342c8 <cond_index_bool@@Base+0x1590>
   3480c:	cmp	r0, #0
   34810:	blt	348a4 <cond_index_bool@@Base+0x1b6c>
   34814:	add	r2, fp, #1
   34818:	mov	r0, r4
   3481c:	ldr	r1, [sp, #8]
   34820:	bl	34384 <cond_index_bool@@Base+0x164c>
   34824:	cmp	r0, #0
   34828:	blt	348a4 <cond_index_bool@@Base+0x1b6c>
   3482c:	mov	r0, sl
   34830:	bl	10ca8 <free@plt>
   34834:	ldr	r3, [sp, #8]
   34838:	mov	r0, #0
   3483c:	str	r3, [r9]
   34840:	b	3473c <cond_index_bool@@Base+0x1a04>
   34844:	bl	10db0 <__errno_location@plt>
   34848:	cmp	r4, #0
   3484c:	mov	r3, #22
   34850:	movne	r2, r4
   34854:	str	r3, [r0]
   34858:	beq	34984 <cond_index_bool@@Base+0x1c4c>
   3485c:	ldr	ip, [r2, #12]
   34860:	cmp	ip, #0
   34864:	beq	348a4 <cond_index_bool@@Base+0x1b6c>
   34868:	ldr	r5, [pc, #316]	; 349ac <cond_index_bool@@Base+0x1c74>
   3486c:	mov	lr, #1
   34870:	ldr	r9, [pc, #312]	; 349b0 <cond_index_bool@@Base+0x1c78>
   34874:	mov	r1, r2
   34878:	add	r5, pc, r5
   3487c:	ldr	r0, [r2, #16]
   34880:	add	r9, pc, r9
   34884:	add	r5, r5, #140	; 0x8c
   34888:	str	r9, [r2, #4]
   3488c:	mov	r3, r8
   34890:	str	r5, [r2, #8]
   34894:	str	lr, [r2]
   34898:	ldr	r2, [pc, #276]	; 349b4 <cond_index_bool@@Base+0x1c7c>
   3489c:	add	r2, pc, r2
   348a0:	blx	ip
   348a4:	cmp	r4, #0
   348a8:	beq	34920 <cond_index_bool@@Base+0x1be8>
   348ac:	ldr	r3, [r4, #12]
   348b0:	cmp	r3, #0
   348b4:	beq	348ec <cond_index_bool@@Base+0x1bb4>
   348b8:	ldr	r2, [pc, #248]	; 349b8 <cond_index_bool@@Base+0x1c80>
   348bc:	mov	ip, #1
   348c0:	ldr	r0, [pc, #244]	; 349bc <cond_index_bool@@Base+0x1c84>
   348c4:	mov	r1, r4
   348c8:	add	r2, pc, r2
   348cc:	str	ip, [r4]
   348d0:	add	r0, pc, r0
   348d4:	add	r2, r2, #140	; 0x8c
   348d8:	stmib	r4, {r0, r2}
   348dc:	ldr	r2, [pc, #220]	; 349c0 <cond_index_bool@@Base+0x1c88>
   348e0:	ldr	r0, [r4, #16]
   348e4:	add	r2, pc, r2
   348e8:	blx	r3
   348ec:	mov	r0, sl
   348f0:	bl	10ca8 <free@plt>
   348f4:	ldr	r0, [sp, #8]
   348f8:	bl	344f4 <cond_index_bool@@Base+0x17bc>
   348fc:	mvn	r0, #0
   34900:	b	3473c <cond_index_bool@@Base+0x1a04>
   34904:	mov	r2, r8
   34908:	mov	r0, r4
   3490c:	ldr	r1, [sp, #8]
   34910:	bl	342c8 <cond_index_bool@@Base+0x1590>
   34914:	cmp	r0, #0
   34918:	bge	3482c <cond_index_bool@@Base+0x1af4>
   3491c:	b	348a4 <cond_index_bool@@Base+0x1b6c>
   34920:	ldr	r3, [pc, #156]	; 349c4 <cond_index_bool@@Base+0x1c8c>
   34924:	ldr	r4, [r6, r3]
   34928:	b	348ac <cond_index_bool@@Base+0x1b74>
   3492c:	mov	sl, #0
   34930:	b	348a4 <cond_index_bool@@Base+0x1b6c>
   34934:	cmp	r4, #0
   34938:	movne	r3, r4
   3493c:	beq	34994 <cond_index_bool@@Base+0x1c5c>
   34940:	ldr	ip, [r3, #12]
   34944:	cmp	ip, #0
   34948:	beq	3492c <cond_index_bool@@Base+0x1bf4>
   3494c:	ldr	r2, [pc, #116]	; 349c8 <cond_index_bool@@Base+0x1c90>
   34950:	mov	lr, #1
   34954:	ldr	r0, [pc, #112]	; 349cc <cond_index_bool@@Base+0x1c94>
   34958:	mov	r1, r3
   3495c:	add	r2, pc, r2
   34960:	str	lr, [r3]
   34964:	add	r0, pc, r0
   34968:	add	r2, r2, #140	; 0x8c
   3496c:	stmib	r3, {r0, r2}
   34970:	ldr	r2, [pc, #88]	; 349d0 <cond_index_bool@@Base+0x1c98>
   34974:	ldr	r0, [r3, #16]
   34978:	add	r2, pc, r2
   3497c:	blx	ip
   34980:	b	348a4 <cond_index_bool@@Base+0x1b6c>
   34984:	ldr	r3, [pc, #56]	; 349c4 <cond_index_bool@@Base+0x1c8c>
   34988:	ldr	r2, [r6, r3]
   3498c:	b	3485c <cond_index_bool@@Base+0x1b24>
   34990:	bl	10cd8 <__stack_chk_fail@plt>
   34994:	ldr	r3, [pc, #40]	; 349c4 <cond_index_bool@@Base+0x1c8c>
   34998:	ldr	r3, [r6, r3]
   3499c:	b	34940 <cond_index_bool@@Base+0x1c08>
   349a0:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   349a4:	strheq	r0, [r0], -ip
   349a8:	andeq	r1, r1, ip, asr pc
   349ac:	andeq	r1, r1, r0, lsr ip
   349b0:	andeq	lr, r0, ip, ror #17
   349b4:	andeq	r1, r1, r4, ror #27
   349b8:	andeq	r1, r1, r0, ror #23
   349bc:	muleq	r0, ip, r8
   349c0:			; <UNDEFINED> instruction: 0x00011db4
   349c4:	andeq	r0, r0, ip, asr #1
   349c8:	andeq	r1, r1, ip, asr #22
   349cc:	andeq	lr, r0, r8, lsl #16
   349d0:	ldrdeq	pc, [r0], -ip
   349d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   349d8:	sub	sp, sp, #44	; 0x2c
   349dc:	ldr	r5, [r1]
   349e0:	mov	r4, r1
   349e4:	ldr	ip, [pc, #712]	; 34cb4 <cond_index_bool@@Base+0x1f7c>
   349e8:	mov	sl, r2
   349ec:	str	r0, [sp, #36]	; 0x24
   349f0:	mov	r0, r5
   349f4:	add	ip, pc, ip
   349f8:	str	ip, [sp, #32]
   349fc:	bl	10d98 <strlen@plt>
   34a00:	ldr	r6, [r4, #4]
   34a04:	mov	r9, r0
   34a08:	mov	r0, r6
   34a0c:	bl	10d98 <strlen@plt>
   34a10:	ldr	r7, [r4, #8]
   34a14:	mov	r8, r0
   34a18:	mov	r0, r7
   34a1c:	bl	10d98 <strlen@plt>
   34a20:	ldr	ip, [r4, #12]
   34a24:	cmp	ip, #0
   34a28:	mov	fp, r0
   34a2c:	beq	34ab4 <cond_index_bool@@Base+0x1d7c>
   34a30:	mov	r0, ip
   34a34:	str	ip, [sp, #28]
   34a38:	bl	10d98 <strlen@plt>
   34a3c:	add	r8, r9, r8
   34a40:	add	r8, r8, fp
   34a44:	add	r0, r0, r8
   34a48:	add	r9, r0, #4
   34a4c:	add	r8, r0, #3
   34a50:	mov	r0, r9
   34a54:	bl	10d44 <malloc@plt>
   34a58:	ldr	ip, [sp, #28]
   34a5c:	subs	r4, r0, #0
   34a60:	beq	34c14 <cond_index_bool@@Base+0x1edc>
   34a64:	ldr	lr, [pc, #588]	; 34cb8 <cond_index_bool@@Base+0x1f80>
   34a68:	mov	r1, r9
   34a6c:	str	r5, [sp, #4]
   34a70:	mov	r2, #1
   34a74:	add	lr, pc, lr
   34a78:	str	r6, [sp, #8]
   34a7c:	mvn	r3, #0
   34a80:	str	r7, [sp, #12]
   34a84:	str	ip, [sp, #16]
   34a88:	str	lr, [sp]
   34a8c:	bl	10e64 <__snprintf_chk@plt>
   34a90:	cmp	r8, r0
   34a94:	movge	r8, #0
   34a98:	movlt	r8, #1
   34a9c:	orrs	r8, r8, r0, lsr #31
   34aa0:	bne	34bc0 <cond_index_bool@@Base+0x1e88>
   34aa4:	mov	r0, #0
   34aa8:	str	r4, [sl]
   34aac:	add	sp, sp, #44	; 0x2c
   34ab0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34ab4:	add	r8, r9, r8
   34ab8:	add	r3, r8, r0
   34abc:	add	r9, r3, #3
   34ac0:	add	r8, r3, #2
   34ac4:	mov	r0, r9
   34ac8:	bl	10d44 <malloc@plt>
   34acc:	subs	r4, r0, #0
   34ad0:	beq	34c14 <cond_index_bool@@Base+0x1edc>
   34ad4:	ldr	ip, [pc, #480]	; 34cbc <cond_index_bool@@Base+0x1f84>
   34ad8:	mov	r1, r9
   34adc:	str	r5, [sp, #4]
   34ae0:	mov	r2, #1
   34ae4:	add	ip, pc, ip
   34ae8:	str	r6, [sp, #8]
   34aec:	mvn	r3, #0
   34af0:	str	r7, [sp, #12]
   34af4:	str	ip, [sp]
   34af8:	bl	10e64 <__snprintf_chk@plt>
   34afc:	cmp	r8, r0
   34b00:	movge	r8, #0
   34b04:	movlt	r8, #1
   34b08:	orrs	r8, r8, r0, lsr #31
   34b0c:	beq	34aa4 <cond_index_bool@@Base+0x1d6c>
   34b10:	ldr	ip, [sp, #36]	; 0x24
   34b14:	cmp	ip, #0
   34b18:	ldrne	r3, [sp, #36]	; 0x24
   34b1c:	beq	34ca4 <cond_index_bool@@Base+0x1f6c>
   34b20:	ldr	ip, [r3, #12]
   34b24:	cmp	ip, #0
   34b28:	beq	34b60 <cond_index_bool@@Base+0x1e28>
   34b2c:	ldr	r2, [pc, #396]	; 34cc0 <cond_index_bool@@Base+0x1f88>
   34b30:	mov	lr, #1
   34b34:	ldr	r0, [pc, #392]	; 34cc4 <cond_index_bool@@Base+0x1f8c>
   34b38:	mov	r1, r3
   34b3c:	add	r2, pc, r2
   34b40:	str	lr, [r3]
   34b44:	add	r0, pc, r0
   34b48:	add	r2, r2, #168	; 0xa8
   34b4c:	stmib	r3, {r0, r2}
   34b50:	ldr	r2, [pc, #368]	; 34cc8 <cond_index_bool@@Base+0x1f90>
   34b54:	ldr	r0, [r3, #16]
   34b58:	add	r2, pc, r2
   34b5c:	blx	ip
   34b60:	ldr	ip, [sp, #36]	; 0x24
   34b64:	cmp	ip, #0
   34b68:	beq	34c70 <cond_index_bool@@Base+0x1f38>
   34b6c:	ldr	ip, [sp, #36]	; 0x24
   34b70:	ldr	r3, [ip, #12]
   34b74:	cmp	r3, #0
   34b78:	beq	34bb0 <cond_index_bool@@Base+0x1e78>
   34b7c:	ldr	r1, [sp, #36]	; 0x24
   34b80:	mov	ip, #1
   34b84:	ldr	r2, [pc, #320]	; 34ccc <cond_index_bool@@Base+0x1f94>
   34b88:	ldr	r0, [pc, #320]	; 34cd0 <cond_index_bool@@Base+0x1f98>
   34b8c:	add	r2, pc, r2
   34b90:	str	ip, [r1]
   34b94:	add	r0, pc, r0
   34b98:	add	r2, r2, #168	; 0xa8
   34b9c:	stmib	r1, {r0, r2}
   34ba0:	ldr	r2, [pc, #300]	; 34cd4 <cond_index_bool@@Base+0x1f9c>
   34ba4:	ldr	r0, [r1, #16]
   34ba8:	add	r2, pc, r2
   34bac:	blx	r3
   34bb0:	mov	r0, r4
   34bb4:	bl	10ca8 <free@plt>
   34bb8:	mvn	r0, #0
   34bbc:	b	34aac <cond_index_bool@@Base+0x1d74>
   34bc0:	ldr	ip, [sp, #36]	; 0x24
   34bc4:	cmp	ip, #0
   34bc8:	ldrne	r3, [sp, #36]	; 0x24
   34bcc:	beq	34c84 <cond_index_bool@@Base+0x1f4c>
   34bd0:	ldr	ip, [r3, #12]
   34bd4:	cmp	ip, #0
   34bd8:	beq	34b60 <cond_index_bool@@Base+0x1e28>
   34bdc:	ldr	r2, [pc, #244]	; 34cd8 <cond_index_bool@@Base+0x1fa0>
   34be0:	mov	lr, #1
   34be4:	ldr	r0, [pc, #240]	; 34cdc <cond_index_bool@@Base+0x1fa4>
   34be8:	mov	r1, r3
   34bec:	add	r2, pc, r2
   34bf0:	str	lr, [r3]
   34bf4:	add	r0, pc, r0
   34bf8:	add	r2, r2, #168	; 0xa8
   34bfc:	stmib	r3, {r0, r2}
   34c00:	ldr	r2, [pc, #216]	; 34ce0 <cond_index_bool@@Base+0x1fa8>
   34c04:	ldr	r0, [r3, #16]
   34c08:	add	r2, pc, r2
   34c0c:	blx	ip
   34c10:	b	34b60 <cond_index_bool@@Base+0x1e28>
   34c14:	ldr	ip, [sp, #36]	; 0x24
   34c18:	cmp	ip, #0
   34c1c:	ldrne	r3, [sp, #36]	; 0x24
   34c20:	beq	34c94 <cond_index_bool@@Base+0x1f5c>
   34c24:	ldr	ip, [r3, #12]
   34c28:	cmp	ip, #0
   34c2c:	moveq	r4, ip
   34c30:	beq	34b60 <cond_index_bool@@Base+0x1e28>
   34c34:	ldr	r2, [pc, #168]	; 34ce4 <cond_index_bool@@Base+0x1fac>
   34c38:	mov	lr, #1
   34c3c:	ldr	r0, [pc, #164]	; 34ce8 <cond_index_bool@@Base+0x1fb0>
   34c40:	mov	r1, r3
   34c44:	add	r2, pc, r2
   34c48:	str	lr, [r3]
   34c4c:	add	r0, pc, r0
   34c50:	add	r2, r2, #168	; 0xa8
   34c54:	stmib	r3, {r0, r2}
   34c58:	mov	r4, #0
   34c5c:	ldr	r2, [pc, #136]	; 34cec <cond_index_bool@@Base+0x1fb4>
   34c60:	ldr	r0, [r3, #16]
   34c64:	add	r2, pc, r2
   34c68:	blx	ip
   34c6c:	b	34b60 <cond_index_bool@@Base+0x1e28>
   34c70:	ldr	r3, [pc, #120]	; 34cf0 <cond_index_bool@@Base+0x1fb8>
   34c74:	ldr	ip, [sp, #32]
   34c78:	ldr	r3, [ip, r3]
   34c7c:	str	r3, [sp, #36]	; 0x24
   34c80:	b	34b6c <cond_index_bool@@Base+0x1e34>
   34c84:	ldr	r3, [pc, #100]	; 34cf0 <cond_index_bool@@Base+0x1fb8>
   34c88:	ldr	ip, [sp, #32]
   34c8c:	ldr	r3, [ip, r3]
   34c90:	b	34bd0 <cond_index_bool@@Base+0x1e98>
   34c94:	ldr	r3, [pc, #84]	; 34cf0 <cond_index_bool@@Base+0x1fb8>
   34c98:	ldr	ip, [sp, #32]
   34c9c:	ldr	r3, [ip, r3]
   34ca0:	b	34c24 <cond_index_bool@@Base+0x1eec>
   34ca4:	ldr	r3, [pc, #68]	; 34cf0 <cond_index_bool@@Base+0x1fb8>
   34ca8:	ldr	ip, [sp, #32]
   34cac:	ldr	r3, [ip, r3]
   34cb0:	b	34b20 <cond_index_bool@@Base+0x1de8>
   34cb4:	andeq	r4, r2, r4, lsl #12
   34cb8:	andeq	r1, r1, ip, asr #24
   34cbc:	andeq	r1, r1, r0, asr r8
   34cc0:	andeq	r1, r1, ip, ror #18
   34cc4:	andeq	lr, r0, r8, lsr #12
   34cc8:	andeq	r1, r1, r4, ror fp
   34ccc:	andeq	r1, r1, ip, lsl r9
   34cd0:	ldrdeq	lr, [r0], -r8
   34cd4:	andeq	r1, r1, r0, lsr fp
   34cd8:			; <UNDEFINED> instruction: 0x000118bc
   34cdc:	andeq	lr, r0, r8, ror r5
   34ce0:	andeq	r1, r1, r4, asr #21
   34ce4:	andeq	r1, r1, r4, ror #16
   34ce8:	andeq	lr, r0, r0, lsr #10
   34cec:	strdeq	pc, [r0], -r0
   34cf0:	andeq	r0, r0, ip, asr #1
   34cf4:	cmp	r0, #0
   34cf8:	ldr	r3, [pc, #24]	; 34d18 <cond_index_bool@@Base+0x1fe0>
   34cfc:	add	r3, pc, r3
   34d00:	ldrne	r2, [pc, #20]	; 34d1c <cond_index_bool@@Base+0x1fe4>
   34d04:	ldrne	r0, [r3, r2]
   34d08:	ldr	r2, [pc, #16]	; 34d20 <cond_index_bool@@Base+0x1fe8>
   34d0c:	ldr	r3, [r3, r2]
   34d10:	str	r0, [r3, #12]
   34d14:	bx	lr
   34d18:	strdeq	r4, [r2], -ip
   34d1c:	strheq	r0, [r0], -r8
   34d20:	andeq	r0, r0, ip, asr #1
   34d24:	ldr	r0, [r0]
   34d28:	bx	lr
   34d2c:	ldr	r0, [r0, #4]
   34d30:	bx	lr
   34d34:	ldr	r0, [r0, #8]
   34d38:	bx	lr

00034d3c <sepol_msg_default_handler@@Base>:
   34d3c:	push	{r2, r3}
   34d40:	mov	r0, r1
   34d44:	push	{r4, r5, r6, r7, r8, lr}
   34d48:	sub	sp, sp, #16
   34d4c:	ldr	r4, [pc, #192]	; 34e14 <sepol_msg_default_handler@@Base+0xd8>
   34d50:	mov	r5, r1
   34d54:	ldr	r3, [pc, #188]	; 34e18 <sepol_msg_default_handler@@Base+0xdc>
   34d58:	add	r4, pc, r4
   34d5c:	ldr	r7, [sp, #40]	; 0x28
   34d60:	ldr	r6, [r4, r3]
   34d64:	ldr	r3, [r6]
   34d68:	str	r3, [sp, #12]
   34d6c:	bl	34d24 <cond_index_bool@@Base+0x1fec>
   34d70:	sub	r0, r0, #1
   34d74:	cmp	r0, #1
   34d78:	bls	34e00 <sepol_msg_default_handler@@Base+0xc4>
   34d7c:	ldr	r3, [pc, #152]	; 34e1c <sepol_msg_default_handler@@Base+0xe0>
   34d80:	ldr	r3, [r4, r3]
   34d84:	ldr	r4, [r3]
   34d88:	mov	r0, r5
   34d8c:	bl	34d2c <cond_index_bool@@Base+0x1ff4>
   34d90:	mov	r8, r0
   34d94:	mov	r0, r5
   34d98:	bl	34d34 <cond_index_bool@@Base+0x1ffc>
   34d9c:	ldr	r2, [pc, #124]	; 34e20 <sepol_msg_default_handler@@Base+0xe4>
   34da0:	mov	r3, r8
   34da4:	mov	r1, #1
   34da8:	add	r2, pc, r2
   34dac:	str	r0, [sp]
   34db0:	mov	r0, r4
   34db4:	bl	10e04 <__fprintf_chk@plt>
   34db8:	add	ip, sp, #44	; 0x2c
   34dbc:	mov	r2, r7
   34dc0:	mov	r1, #1
   34dc4:	mov	r3, ip
   34dc8:	mov	r0, r4
   34dcc:	str	ip, [sp, #8]
   34dd0:	bl	10d68 <__vfprintf_chk@plt>
   34dd4:	mov	r1, r4
   34dd8:	mov	r0, #10
   34ddc:	bl	10e28 <fputc@plt>
   34de0:	ldr	r2, [sp, #12]
   34de4:	ldr	r3, [r6]
   34de8:	cmp	r2, r3
   34dec:	bne	34e10 <sepol_msg_default_handler@@Base+0xd4>
   34df0:	add	sp, sp, #16
   34df4:	pop	{r4, r5, r6, r7, r8, lr}
   34df8:	add	sp, sp, #8
   34dfc:	bx	lr
   34e00:	ldr	r3, [pc, #28]	; 34e24 <sepol_msg_default_handler@@Base+0xe8>
   34e04:	ldr	r3, [r4, r3]
   34e08:	ldr	r4, [r3]
   34e0c:	b	34d88 <sepol_msg_default_handler@@Base+0x4c>
   34e10:	bl	10cd8 <__stack_chk_fail@plt>
   34e14:	andeq	r4, r2, r0, lsr #5
   34e18:	strheq	r0, [r0], -ip
   34e1c:	ldrdeq	r0, [r0], -r4
   34e20:	andeq	r1, r1, r4, asr r9
   34e24:	andeq	r0, r0, r0, asr #1
   34e28:	str	r1, [r0, #12]
   34e2c:	str	r2, [r0, #16]
   34e30:	bx	lr
   34e34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34e38:	sub	sp, sp, #12
   34e3c:	mov	sl, #1
   34e40:	mov	fp, #0
   34e44:	str	r1, [sp]
   34e48:	mov	r1, #0
   34e4c:	ldr	r3, [sp]
   34e50:	mov	r6, r2
   34e54:	ldr	ip, [sp]
   34e58:	str	r0, [sp, #4]
   34e5c:	strb	r1, [r3], #1
   34e60:	add	r3, r3, #1
   34e64:	strb	r1, [ip, #1]
   34e68:	strb	r1, [r3], #1
   34e6c:	strb	r1, [r3], #1
   34e70:	strb	r1, [r3], #1
   34e74:	strb	r1, [r3], #1
   34e78:	strb	r1, [r3], #1
   34e7c:	strb	r1, [r3]
   34e80:	ldr	r9, [r0]
   34e84:	ldr	r3, [sp, #4]
   34e88:	cmp	r9, r1
   34e8c:	ldr	r1, [r3, #4]
   34e90:	moveq	r8, r9
   34e94:	ldrne	r8, [r9]
   34e98:	cmp	r8, r1
   34e9c:	bcs	34efc <sepol_msg_default_handler@@Base+0x1c0>
   34ea0:	ldr	ip, [r9, #8]
   34ea4:	ldr	r0, [r9]
   34ea8:	ldr	r2, [r9, #12]
   34eac:	rsb	r3, r0, r8
   34eb0:	lsr	r4, ip, r3
   34eb4:	rsb	r7, r3, #32
   34eb8:	sub	ip, r3, #32
   34ebc:	orr	r4, r4, r2, lsl r7
   34ec0:	orr	r4, r4, r2, lsr ip
   34ec4:	lsr	r5, r2, r3
   34ec8:	and	r3, r5, fp
   34ecc:	and	r2, r4, sl
   34ed0:	orrs	ip, r2, r3
   34ed4:	beq	34ee4 <sepol_msg_default_handler@@Base+0x1a8>
   34ed8:	ldr	r3, [r6, r8, lsl #2]
   34edc:	cmp	r3, #0
   34ee0:	bne	34f20 <sepol_msg_default_handler@@Base+0x1e4>
   34ee4:	add	r0, r0, #63	; 0x3f
   34ee8:	cmp	r8, r0
   34eec:	beq	34f08 <sepol_msg_default_handler@@Base+0x1cc>
   34ef0:	add	r8, r8, #1
   34ef4:	cmp	r8, r1
   34ef8:	bcc	34ea0 <sepol_msg_default_handler@@Base+0x164>
   34efc:	mov	r0, #0
   34f00:	add	sp, sp, #12
   34f04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34f08:	ldr	r3, [r9, #16]
   34f0c:	cmp	r3, #0
   34f10:	beq	34ef0 <sepol_msg_default_handler@@Base+0x1b4>
   34f14:	ldr	r8, [r3]
   34f18:	mov	r9, r3
   34f1c:	b	34e98 <sepol_msg_default_handler@@Base+0x15c>
   34f20:	sub	r1, r3, #1
   34f24:	ldr	r0, [sp]
   34f28:	mov	r2, #1
   34f2c:	bl	13c24 <__assert_fail@plt+0x2db4>
   34f30:	cmp	r0, #0
   34f34:	ldreq	r3, [sp, #4]
   34f38:	ldreq	r0, [r9]
   34f3c:	ldreq	r1, [r3, #4]
   34f40:	beq	34ee4 <sepol_msg_default_handler@@Base+0x1a8>
   34f44:	mvn	r0, #0
   34f48:	add	sp, sp, #12
   34f4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34f50:	push	{r3, r4, r5, r6, r7, lr}
   34f54:	mov	r4, r1
   34f58:	ldrh	r3, [r1, #6]
   34f5c:	mov	r7, r2
   34f60:	ldr	r5, [pc, #484]	; 3514c <sepol_msg_default_handler@@Base+0x410>
   34f64:	mov	r6, r0
   34f68:	tst	r3, #1792	; 0x700
   34f6c:	add	r5, pc, r5
   34f70:	beq	34fe8 <sepol_msg_default_handler@@Base+0x2ac>
   34f74:	bl	30e28 <policydb_user_cache@@Base+0x1050c>
   34f78:	cmp	r0, #0
   34f7c:	beq	34fc4 <sepol_msg_default_handler@@Base+0x288>
   34f80:	ldr	r2, [r0, #12]
   34f84:	ldr	r3, [r7, #4]
   34f88:	ldrh	r2, [r2]
   34f8c:	ldrh	r3, [r3]
   34f90:	cmp	r2, r3
   34f94:	bne	34fb4 <sepol_msg_default_handler@@Base+0x278>
   34f98:	b	34ff4 <sepol_msg_default_handler@@Base+0x2b8>
   34f9c:	ldr	ip, [r0, #12]
   34fa0:	ldr	r3, [r7, #4]
   34fa4:	ldrh	ip, [ip]
   34fa8:	ldrh	r3, [r3]
   34fac:	cmp	ip, r3
   34fb0:	beq	34ff4 <sepol_msg_default_handler@@Base+0x2b8>
   34fb4:	ldrh	r1, [r4, #6]
   34fb8:	bl	30f6c <policydb_user_cache@@Base+0x10650>
   34fbc:	cmp	r0, #0
   34fc0:	bne	34f9c <sepol_msg_default_handler@@Base+0x260>
   34fc4:	mov	r0, r6
   34fc8:	mov	r1, r4
   34fcc:	mov	r2, r7
   34fd0:	bl	30b6c <policydb_user_cache@@Base+0x10250>
   34fd4:	cmp	r0, #0
   34fd8:	beq	350fc <sepol_msg_default_handler@@Base+0x3c0>
   34fdc:	mov	r2, #0
   34fe0:	mov	r0, r2
   34fe4:	pop	{r3, r4, r5, r6, r7, pc}
   34fe8:	bl	30e28 <policydb_user_cache@@Base+0x1050c>
   34fec:	cmp	r0, #0
   34ff0:	beq	34fc4 <sepol_msg_default_handler@@Base+0x288>
   34ff4:	ldrh	r3, [r4, #6]
   34ff8:	ldrh	r2, [r0, #6]
   34ffc:	eor	r2, r3, r2
   35000:	and	r2, r2, #32768	; 0x8000
   35004:	uxth	r2, r2
   35008:	cmp	r2, #0
   3500c:	bne	34fc4 <sepol_msg_default_handler@@Base+0x288>
   35010:	bic	r3, r3, #32768	; 0x8000
   35014:	ldr	ip, [r0, #12]
   35018:	cmp	r3, #4
   3501c:	beq	350e4 <sepol_msg_default_handler@@Base+0x3a8>
   35020:	bgt	35048 <sepol_msg_default_handler@@Base+0x30c>
   35024:	sub	r3, r3, #1
   35028:	cmp	r3, #1
   3502c:	bhi	35060 <sepol_msg_default_handler@@Base+0x324>
   35030:	ldr	r1, [r0, #8]
   35034:	ldr	r3, [r7]
   35038:	orr	r3, r1, r3
   3503c:	str	r3, [r0, #8]
   35040:	mov	r0, r2
   35044:	pop	{r3, r4, r5, r6, r7, pc}
   35048:	cmp	r3, #512	; 0x200
   3504c:	beq	350b4 <sepol_msg_default_handler@@Base+0x378>
   35050:	cmp	r3, #1024	; 0x400
   35054:	beq	350b4 <sepol_msg_default_handler@@Base+0x378>
   35058:	cmp	r3, #256	; 0x100
   3505c:	beq	350b4 <sepol_msg_default_handler@@Base+0x378>
   35060:	ldr	r3, [pc, #232]	; 35150 <sepol_msg_default_handler@@Base+0x414>
   35064:	ldr	r3, [r5, r3]
   35068:	ldr	ip, [r3, #12]
   3506c:	cmp	ip, #0
   35070:	beq	350a8 <sepol_msg_default_handler@@Base+0x36c>
   35074:	ldr	r2, [pc, #216]	; 35154 <sepol_msg_default_handler@@Base+0x418>
   35078:	mov	lr, #1
   3507c:	ldr	r0, [pc, #212]	; 35158 <sepol_msg_default_handler@@Base+0x41c>
   35080:	mov	r1, r3
   35084:	add	r2, pc, r2
   35088:	str	r2, [r3, #4]
   3508c:	ldr	r2, [pc, #200]	; 3515c <sepol_msg_default_handler@@Base+0x420>
   35090:	add	r0, pc, r0
   35094:	str	lr, [r3]
   35098:	str	r0, [r3, #8]
   3509c:	add	r2, pc, r2
   350a0:	ldr	r0, [r3, #16]
   350a4:	blx	ip
   350a8:	mvn	r2, #0
   350ac:	mov	r0, r2
   350b0:	pop	{r3, r4, r5, r6, r7, pc}
   350b4:	ldr	r4, [r7, #4]
   350b8:	mov	r3, #0
   350bc:	add	r2, ip, r3
   350c0:	add	r1, r4, r3
   350c4:	add	r3, r3, #4
   350c8:	ldr	r0, [r2, #4]
   350cc:	cmp	r3, #32
   350d0:	ldr	r1, [r1, #4]
   350d4:	orr	r1, r0, r1
   350d8:	str	r1, [r2, #4]
   350dc:	bne	350bc <sepol_msg_default_handler@@Base+0x380>
   350e0:	b	34fdc <sepol_msg_default_handler@@Base+0x2a0>
   350e4:	ldr	r1, [r0, #8]
   350e8:	ldr	r3, [r7]
   350ec:	and	r3, r1, r3
   350f0:	str	r3, [r0, #8]
   350f4:	mov	r0, r2
   350f8:	pop	{r3, r4, r5, r6, r7, pc}
   350fc:	ldr	r3, [pc, #76]	; 35150 <sepol_msg_default_handler@@Base+0x414>
   35100:	ldr	r3, [r5, r3]
   35104:	ldr	ip, [r3, #12]
   35108:	cmp	ip, #0
   3510c:	beq	350a8 <sepol_msg_default_handler@@Base+0x36c>
   35110:	ldr	r2, [pc, #72]	; 35160 <sepol_msg_default_handler@@Base+0x424>
   35114:	mov	lr, #1
   35118:	ldr	r0, [pc, #68]	; 35164 <sepol_msg_default_handler@@Base+0x428>
   3511c:	mov	r1, r3
   35120:	add	r2, pc, r2
   35124:	str	r2, [r3, #4]
   35128:	ldr	r2, [pc, #56]	; 35168 <sepol_msg_default_handler@@Base+0x42c>
   3512c:	add	r0, pc, r0
   35130:	str	lr, [r3]
   35134:	str	r0, [r3, #8]
   35138:	add	r2, pc, r2
   3513c:	ldr	r0, [r3, #16]
   35140:	blx	ip
   35144:	mvn	r2, #0
   35148:	b	34fe0 <sepol_msg_default_handler@@Base+0x2a4>
   3514c:	andeq	r4, r2, ip, lsl #1
   35150:	andeq	r0, r0, ip, asr #1
   35154:	andeq	lr, r0, r8, ror #1
   35158:	andeq	r1, r1, r4, ror r6
   3515c:	andeq	r1, r1, r0, lsl #21
   35160:	andeq	lr, r0, ip, asr #32
   35164:	ldrdeq	r1, [r1], -r8
   35168:	andeq	lr, r0, r4, lsr #17
   3516c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35170:	mov	r3, r0
   35174:	ldr	sl, [r2, #4]
   35178:	sub	sp, sp, #76	; 0x4c
   3517c:	ldrh	fp, [r3, #2]
   35180:	ldrh	r0, [r0]
   35184:	ldr	ip, [sl, #132]	; 0x84
   35188:	sub	sl, fp, #-536870911	; 0xe0000001
   3518c:	str	sl, [sp, #44]	; 0x2c
   35190:	ldr	sl, [r2, #4]
   35194:	str	r0, [sp, #32]
   35198:	ldr	r0, [pc, #1088]	; 355e0 <sepol_msg_default_handler@@Base+0x8a4>
   3519c:	ldr	sl, [sl, #308]	; 0x134
   351a0:	ldr	r9, [pc, #1084]	; 355e4 <sepol_msg_default_handler@@Base+0x8a8>
   351a4:	add	r0, pc, r0
   351a8:	str	r1, [sp, #12]
   351ac:	ldr	r8, [sp, #32]
   351b0:	str	sl, [sp, #40]	; 0x28
   351b4:	ldr	r9, [r0, r9]
   351b8:	sub	r1, r8, #-1073741823	; 0xc0000001
   351bc:	sub	r8, fp, #-1073741823	; 0xc0000001
   351c0:	ldr	r2, [r2]
   351c4:	ldr	r1, [ip, r1, lsl #2]
   351c8:	str	r9, [sp, #36]	; 0x24
   351cc:	ldr	r9, [sp, #44]	; 0x2c
   351d0:	ldr	r0, [ip, r8, lsl #2]
   351d4:	adds	ip, r1, #0
   351d8:	ldr	r8, [sp, #36]	; 0x24
   351dc:	add	r9, sl, r9, lsl #3
   351e0:	str	r9, [sp, #16]
   351e4:	ldrh	r9, [r3, #4]
   351e8:	movne	ip, #1
   351ec:	ldr	sl, [r8]
   351f0:	adds	r8, r0, #0
   351f4:	str	r2, [sp, #8]
   351f8:	str	r9, [sp, #52]	; 0x34
   351fc:	movne	r8, #1
   35200:	ldrh	r9, [r3, #6]
   35204:	tst	r8, ip
   35208:	str	sl, [sp, #68]	; 0x44
   3520c:	ldr	sl, [sp, #52]	; 0x34
   35210:	strh	r9, [sp, #66]	; 0x42
   35214:	strh	sl, [sp, #64]	; 0x40
   35218:	beq	35248 <sepol_msg_default_handler@@Base+0x50c>
   3521c:	ldr	r2, [r1, #8]
   35220:	cmp	r2, #1
   35224:	beq	35354 <sepol_msg_default_handler@@Base+0x618>
   35228:	ldr	r2, [r0, #8]
   3522c:	cmp	r2, #1
   35230:	beq	3525c <sepol_msg_default_handler@@Base+0x520>
   35234:	ldr	r0, [sp, #8]
   35238:	mov	r1, r3
   3523c:	ldr	r2, [sp, #12]
   35240:	bl	34f50 <sepol_msg_default_handler@@Base+0x214>
   35244:	b	35318 <sepol_msg_default_handler@@Base+0x5dc>
   35248:	cmp	ip, #0
   3524c:	beq	35428 <sepol_msg_default_handler@@Base+0x6ec>
   35250:	ldr	r3, [r1, #8]
   35254:	cmp	r3, #1
   35258:	beq	35428 <sepol_msg_default_handler@@Base+0x6ec>
   3525c:	ldr	r0, [sp, #40]	; 0x28
   35260:	add	r9, sp, #60	; 0x3c
   35264:	ldr	ip, [sp, #44]	; 0x2c
   35268:	mov	r6, #1
   3526c:	ldr	r3, [sp, #16]
   35270:	mov	r7, #0
   35274:	ldr	r1, [sp, #32]
   35278:	ldr	sl, [r0, ip, lsl #3]
   3527c:	ldr	r0, [r3, #4]
   35280:	cmp	sl, #0
   35284:	strh	r1, [sp, #60]	; 0x3c
   35288:	ldrne	r8, [sl]
   3528c:	moveq	r8, sl
   35290:	cmp	r8, r0
   35294:	bcs	35314 <sepol_msg_default_handler@@Base+0x5d8>
   35298:	ldr	ip, [sl, #8]
   3529c:	ldr	r1, [sl]
   352a0:	ldr	r2, [sl, #12]
   352a4:	rsb	r3, r1, r8
   352a8:	lsr	r4, ip, r3
   352ac:	rsb	fp, r3, #32
   352b0:	sub	ip, r3, #32
   352b4:	orr	r4, r4, r2, lsl fp
   352b8:	orr	r4, r4, r2, lsr ip
   352bc:	lsr	r5, r2, r3
   352c0:	and	r3, r5, r7
   352c4:	and	r2, r4, r6
   352c8:	orrs	ip, r2, r3
   352cc:	beq	352fc <sepol_msg_default_handler@@Base+0x5c0>
   352d0:	ldr	r0, [sp, #8]
   352d4:	mov	r1, r9
   352d8:	ldr	r2, [sp, #12]
   352dc:	add	r3, r8, #1
   352e0:	strh	r3, [sp, #62]	; 0x3e
   352e4:	bl	34f50 <sepol_msg_default_handler@@Base+0x214>
   352e8:	cmp	r0, #0
   352ec:	bne	3534c <sepol_msg_default_handler@@Base+0x610>
   352f0:	ldr	ip, [sp, #16]
   352f4:	ldr	r1, [sl]
   352f8:	ldr	r0, [ip, #4]
   352fc:	add	r1, r1, #63	; 0x3f
   35300:	cmp	r8, r1
   35304:	beq	35334 <sepol_msg_default_handler@@Base+0x5f8>
   35308:	add	r8, r8, #1
   3530c:	cmp	r8, r0
   35310:	bcc	35298 <sepol_msg_default_handler@@Base+0x55c>
   35314:	mov	r0, #0
   35318:	ldr	r5, [sp, #36]	; 0x24
   3531c:	ldr	r2, [sp, #68]	; 0x44
   35320:	ldr	r3, [r5]
   35324:	cmp	r2, r3
   35328:	bne	355dc <sepol_msg_default_handler@@Base+0x8a0>
   3532c:	add	sp, sp, #76	; 0x4c
   35330:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35334:	ldr	r3, [sl, #16]
   35338:	cmp	r3, #0
   3533c:	beq	35308 <sepol_msg_default_handler@@Base+0x5cc>
   35340:	ldr	r8, [r3]
   35344:	mov	sl, r3
   35348:	b	35290 <sepol_msg_default_handler@@Base+0x554>
   3534c:	mvn	r0, #0
   35350:	b	35318 <sepol_msg_default_handler@@Base+0x5dc>
   35354:	ldr	r8, [sp, #32]
   35358:	ldr	r9, [sp, #40]	; 0x28
   3535c:	sub	r3, r8, #-536870911	; 0xe0000001
   35360:	add	r3, r9, r3, lsl #3
   35364:	str	r3, [sp, #32]
   35368:	ldr	r3, [r0, #8]
   3536c:	cmp	r3, #1
   35370:	beq	35444 <sepol_msg_default_handler@@Base+0x708>
   35374:	ldr	r3, [sp, #32]
   35378:	add	r9, sp, #60	; 0x3c
   3537c:	ldr	r5, [sp, #32]
   35380:	mov	r4, #1
   35384:	ldr	sl, [r3]
   35388:	ldr	r0, [r5, #4]
   3538c:	mov	r5, #0
   35390:	cmp	sl, #0
   35394:	strh	fp, [sp, #62]	; 0x3e
   35398:	ldrne	r8, [sl]
   3539c:	moveq	r8, sl
   353a0:	cmp	r8, r0
   353a4:	bcs	35314 <sepol_msg_default_handler@@Base+0x5d8>
   353a8:	ldr	ip, [sl, #8]
   353ac:	ldr	r1, [sl]
   353b0:	ldr	r2, [sl, #12]
   353b4:	rsb	r3, r1, r8
   353b8:	lsr	r6, ip, r3
   353bc:	rsb	fp, r3, #32
   353c0:	sub	ip, r3, #32
   353c4:	orr	r6, r6, r2, lsl fp
   353c8:	orr	r6, r6, r2, lsr ip
   353cc:	lsr	r7, r2, r3
   353d0:	and	r3, r7, r5
   353d4:	and	r2, r6, r4
   353d8:	orrs	ip, r2, r3
   353dc:	beq	3540c <sepol_msg_default_handler@@Base+0x6d0>
   353e0:	ldr	r0, [sp, #8]
   353e4:	mov	r1, r9
   353e8:	ldr	r2, [sp, #12]
   353ec:	add	r3, r8, #1
   353f0:	strh	r3, [sp, #60]	; 0x3c
   353f4:	bl	34f50 <sepol_msg_default_handler@@Base+0x214>
   353f8:	cmp	r0, #0
   353fc:	bne	3534c <sepol_msg_default_handler@@Base+0x610>
   35400:	ldr	r3, [sp, #32]
   35404:	ldr	r1, [sl]
   35408:	ldr	r0, [r3, #4]
   3540c:	add	r1, r1, #63	; 0x3f
   35410:	cmp	r8, r1
   35414:	beq	355ac <sepol_msg_default_handler@@Base+0x870>
   35418:	add	r8, r8, #1
   3541c:	cmp	r8, r0
   35420:	bcc	353a8 <sepol_msg_default_handler@@Base+0x66c>
   35424:	b	35314 <sepol_msg_default_handler@@Base+0x5d8>
   35428:	ldr	r1, [sp, #32]
   3542c:	cmp	r8, #0
   35430:	ldr	r2, [sp, #40]	; 0x28
   35434:	sub	r3, r1, #-536870911	; 0xe0000001
   35438:	add	r3, r2, r3, lsl #3
   3543c:	str	r3, [sp, #32]
   35440:	bne	35368 <sepol_msg_default_handler@@Base+0x62c>
   35444:	ldr	r3, [sp, #32]
   35448:	add	r6, sp, #60	; 0x3c
   3544c:	ldr	r5, [sp, #32]
   35450:	str	r6, [sp, #20]
   35454:	ldr	r8, [r3]
   35458:	ldr	r4, [r5, #4]
   3545c:	cmp	r8, #0
   35460:	ldrne	r9, [r8]
   35464:	moveq	r9, r8
   35468:	cmp	r9, r4
   3546c:	bcs	35314 <sepol_msg_default_handler@@Base+0x5d8>
   35470:	ldr	r1, [r8]
   35474:	mov	r6, #1
   35478:	ldr	r0, [r8, #8]
   3547c:	rsb	r3, r1, r9
   35480:	ldr	r2, [r8, #12]
   35484:	rsb	ip, r3, #32
   35488:	lsr	r0, r0, r3
   3548c:	str	r0, [sp, #24]
   35490:	ldr	r7, [sp, #24]
   35494:	sub	r0, r3, #32
   35498:	orr	ip, r7, r2, lsl ip
   3549c:	mov	r7, #0
   354a0:	orr	r0, ip, r2, lsr r0
   354a4:	lsr	r2, r2, r3
   354a8:	str	r0, [sp, #24]
   354ac:	str	r2, [sp, #28]
   354b0:	ldrd	r2, [sp, #24]
   354b4:	and	r2, r2, r6
   354b8:	and	r3, r3, r7
   354bc:	orrs	r7, r2, r3
   354c0:	beq	35580 <sepol_msg_default_handler@@Base+0x844>
   354c4:	ldr	r5, [sp, #16]
   354c8:	ldr	r6, [r5]
   354cc:	cmp	r6, #0
   354d0:	moveq	r4, r6
   354d4:	ldrne	r4, [r6]
   354d8:	ldr	ip, [sp, #16]
   354dc:	add	r5, r9, #1
   354e0:	ldr	r0, [ip, #4]
   354e4:	cmp	r4, r0
   354e8:	bcs	35574 <sepol_msg_default_handler@@Base+0x838>
   354ec:	ldr	ip, [r6, #8]
   354f0:	ldr	r1, [r6]
   354f4:	ldr	r2, [r6, #12]
   354f8:	rsb	r3, r1, r4
   354fc:	rsb	r7, r3, #32
   35500:	lsr	sl, ip, r3
   35504:	orr	sl, sl, r2, lsl r7
   35508:	sub	ip, r3, #32
   3550c:	lsr	fp, r2, r3
   35510:	orr	sl, sl, r2, lsr ip
   35514:	mov	r3, #0
   35518:	mov	r2, #1
   3551c:	and	r3, r3, fp
   35520:	and	r2, r2, sl
   35524:	orrs	r7, r2, r3
   35528:	beq	3555c <sepol_msg_default_handler@@Base+0x820>
   3552c:	ldr	r0, [sp, #8]
   35530:	add	r1, sp, #60	; 0x3c
   35534:	ldr	r2, [sp, #12]
   35538:	add	r3, r4, #1
   3553c:	strh	r5, [sp, #60]	; 0x3c
   35540:	strh	r3, [sp, #62]	; 0x3e
   35544:	bl	34f50 <sepol_msg_default_handler@@Base+0x214>
   35548:	cmp	r0, #0
   3554c:	bne	3534c <sepol_msg_default_handler@@Base+0x610>
   35550:	ldr	r7, [sp, #16]
   35554:	ldr	r1, [r6]
   35558:	ldr	r0, [r7, #4]
   3555c:	add	r1, r1, #63	; 0x3f
   35560:	cmp	r4, r1
   35564:	beq	35594 <sepol_msg_default_handler@@Base+0x858>
   35568:	add	r4, r4, #1
   3556c:	cmp	r4, r0
   35570:	bcc	354ec <sepol_msg_default_handler@@Base+0x7b0>
   35574:	ldr	ip, [sp, #32]
   35578:	ldr	r1, [r8]
   3557c:	ldr	r4, [ip, #4]
   35580:	add	r1, r1, #63	; 0x3f
   35584:	cmp	r9, r1
   35588:	beq	355c4 <sepol_msg_default_handler@@Base+0x888>
   3558c:	add	r9, r9, #1
   35590:	b	35468 <sepol_msg_default_handler@@Base+0x72c>
   35594:	ldr	r3, [r6, #16]
   35598:	cmp	r3, #0
   3559c:	beq	35568 <sepol_msg_default_handler@@Base+0x82c>
   355a0:	ldr	r4, [r3]
   355a4:	mov	r6, r3
   355a8:	b	354e4 <sepol_msg_default_handler@@Base+0x7a8>
   355ac:	ldr	r3, [sl, #16]
   355b0:	cmp	r3, #0
   355b4:	beq	35418 <sepol_msg_default_handler@@Base+0x6dc>
   355b8:	ldr	r8, [r3]
   355bc:	mov	sl, r3
   355c0:	b	353a0 <sepol_msg_default_handler@@Base+0x664>
   355c4:	ldr	r3, [r8, #16]
   355c8:	cmp	r3, #0
   355cc:	beq	3558c <sepol_msg_default_handler@@Base+0x850>
   355d0:	ldr	r9, [r3]
   355d4:	mov	r8, r3
   355d8:	b	35468 <sepol_msg_default_handler@@Base+0x72c>
   355dc:	bl	10cd8 <__stack_chk_fail@plt>
   355e0:	andeq	r3, r2, r4, asr lr
   355e4:	strheq	r0, [r0], -ip
   355e8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   355ec:	mov	r6, r1
   355f0:	mov	r8, r0
   355f4:	mov	r1, r2
   355f8:	mov	r0, r6
   355fc:	mov	r4, r2
   35600:	mov	r9, r3
   35604:	bl	30e28 <policydb_user_cache@@Base+0x1050c>
   35608:	ldr	r7, [pc, #432]	; 357c0 <sepol_msg_default_handler@@Base+0xa84>
   3560c:	add	r7, pc, r7
   35610:	cmp	r0, #0
   35614:	beq	35664 <sepol_msg_default_handler@@Base+0x928>
   35618:	ldrh	ip, [r4, #6]
   3561c:	ldrh	r1, [r0, #6]
   35620:	eor	r1, ip, r1
   35624:	and	r1, r1, #32768	; 0x8000
   35628:	uxth	r1, r1
   3562c:	cmp	r1, #0
   35630:	bne	35664 <sepol_msg_default_handler@@Base+0x928>
   35634:	bics	ip, ip, #32768	; 0x8000
   35638:	beq	35704 <sepol_msg_default_handler@@Base+0x9c8>
   3563c:	cmp	ip, #2
   35640:	ble	35758 <sepol_msg_default_handler@@Base+0xa1c>
   35644:	cmp	ip, #4
   35648:	bne	35704 <sepol_msg_default_handler@@Base+0x9c8>
   3564c:	ldr	r2, [r0, #8]
   35650:	ldr	r3, [r9]
   35654:	and	r3, r2, r3
   35658:	str	r3, [r0, #8]
   3565c:	mov	r0, r1
   35660:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   35664:	mov	r1, r4
   35668:	mov	r0, r6
   3566c:	mov	r2, r9
   35670:	bl	30b6c <policydb_user_cache@@Base+0x10250>
   35674:	subs	r4, r0, #0
   35678:	beq	356b0 <sepol_msg_default_handler@@Base+0x974>
   3567c:	mov	r5, #1
   35680:	mov	r0, #8
   35684:	str	r5, [r4, #20]
   35688:	bl	10d44 <malloc@plt>
   3568c:	cmp	r0, #0
   35690:	beq	35770 <sepol_msg_default_handler@@Base+0xa34>
   35694:	str	r4, [r0]
   35698:	mov	r1, #0
   3569c:	ldr	r3, [r8]
   356a0:	str	r3, [r0, #4]
   356a4:	str	r0, [r8]
   356a8:	mov	r0, r1
   356ac:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   356b0:	ldr	r3, [pc, #268]	; 357c4 <sepol_msg_default_handler@@Base+0xa88>
   356b4:	ldr	r3, [r7, r3]
   356b8:	ldr	ip, [r3, #12]
   356bc:	cmp	ip, #0
   356c0:	beq	3574c <sepol_msg_default_handler@@Base+0xa10>
   356c4:	ldr	r2, [pc, #252]	; 357c8 <sepol_msg_default_handler@@Base+0xa8c>
   356c8:	mov	lr, #1
   356cc:	ldr	r0, [pc, #248]	; 357cc <sepol_msg_default_handler@@Base+0xa90>
   356d0:	mov	r1, r3
   356d4:	add	r2, pc, r2
   356d8:	str	lr, [r3]
   356dc:	add	r0, pc, r0
   356e0:	add	r2, r2, #20
   356e4:	stmib	r3, {r0, r2}
   356e8:	ldr	r2, [pc, #224]	; 357d0 <sepol_msg_default_handler@@Base+0xa94>
   356ec:	ldr	r0, [r3, #16]
   356f0:	add	r2, pc, r2
   356f4:	blx	ip
   356f8:	mvn	r1, #0
   356fc:	mov	r0, r1
   35700:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   35704:	ldr	r3, [pc, #184]	; 357c4 <sepol_msg_default_handler@@Base+0xa88>
   35708:	ldr	r3, [r7, r3]
   3570c:	ldr	ip, [r3, #12]
   35710:	cmp	ip, #0
   35714:	beq	3574c <sepol_msg_default_handler@@Base+0xa10>
   35718:	ldr	r2, [pc, #180]	; 357d4 <sepol_msg_default_handler@@Base+0xa98>
   3571c:	mov	lr, #1
   35720:	ldr	r0, [pc, #176]	; 357d8 <sepol_msg_default_handler@@Base+0xa9c>
   35724:	mov	r1, r3
   35728:	add	r2, pc, r2
   3572c:	str	lr, [r3]
   35730:	add	r0, pc, r0
   35734:	add	r2, r2, #20
   35738:	stmib	r3, {r0, r2}
   3573c:	ldr	r2, [pc, #152]	; 357dc <sepol_msg_default_handler@@Base+0xaa0>
   35740:	ldr	r0, [r3, #16]
   35744:	add	r2, pc, r2
   35748:	blx	ip
   3574c:	mvn	r1, #0
   35750:	mov	r0, r1
   35754:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   35758:	ldr	r2, [r0, #8]
   3575c:	ldr	r3, [r9]
   35760:	orr	r3, r2, r3
   35764:	str	r3, [r0, #8]
   35768:	mov	r0, r1
   3576c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   35770:	ldr	r3, [pc, #76]	; 357c4 <sepol_msg_default_handler@@Base+0xa88>
   35774:	ldr	r3, [r7, r3]
   35778:	ldr	ip, [r3, #12]
   3577c:	cmp	ip, #0
   35780:	beq	3574c <sepol_msg_default_handler@@Base+0xa10>
   35784:	ldr	r2, [pc, #84]	; 357e0 <sepol_msg_default_handler@@Base+0xaa4>
   35788:	mov	r1, r3
   3578c:	ldr	r0, [pc, #80]	; 357e4 <sepol_msg_default_handler@@Base+0xaa8>
   35790:	add	r2, pc, r2
   35794:	str	r5, [r3]
   35798:	add	r0, pc, r0
   3579c:	add	r2, r2, #20
   357a0:	stmib	r3, {r0, r2}
   357a4:	ldr	r2, [pc, #60]	; 357e8 <sepol_msg_default_handler@@Base+0xaac>
   357a8:	ldr	r0, [r3, #16]
   357ac:	add	r2, pc, r2
   357b0:	blx	ip
   357b4:	mvn	r1, #0
   357b8:	mov	r0, r1
   357bc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   357c0:	andeq	r3, r2, ip, ror #19
   357c4:	andeq	r0, r0, ip, asr #1
   357c8:	andeq	r1, r1, r0, lsr r0
   357cc:	muleq	r0, r0, sl
   357d0:	andeq	lr, r0, ip, ror #5
   357d4:	ldrdeq	r0, [r1], -ip
   357d8:	andeq	sp, r0, ip, lsr sl
   357dc:	ldrdeq	r1, [r1], -r8
   357e0:	andeq	r0, r1, r4, ror pc
   357e4:	ldrdeq	sp, [r0], -r4
   357e8:	andeq	lr, r0, r0, lsr r2
   357ec:	ldr	r3, [r1, #8]
   357f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   357f4:	cmp	r3, #1
   357f8:	sub	sp, sp, #20
   357fc:	ldr	r3, [pc, #392]	; 3598c <sepol_msg_default_handler@@Base+0xc50>
   35800:	mov	r8, r1
   35804:	ldr	r9, [r2, #24]
   35808:	str	r2, [sp, #4]
   3580c:	add	r3, pc, r3
   35810:	ldr	r4, [r1]
   35814:	str	r3, [sp, #12]
   35818:	beq	358a8 <sepol_msg_default_handler@@Base+0xb6c>
   3581c:	ldr	r3, [r9, #308]	; 0x134
   35820:	sub	r0, r4, #-536870911	; 0xe0000001
   35824:	sub	r1, r4, #1
   35828:	mov	r2, #1
   3582c:	add	r0, r3, r0, lsl #3
   35830:	bl	13c24 <__assert_fail@plt+0x2db4>
   35834:	cmp	r0, #0
   35838:	beq	3589c <sepol_msg_default_handler@@Base+0xb60>
   3583c:	ldr	r2, [sp, #4]
   35840:	ldr	r3, [r2, #28]
   35844:	cmp	r3, #0
   35848:	beq	3597c <sepol_msg_default_handler@@Base+0xc40>
   3584c:	ldr	ip, [r3, #12]
   35850:	cmp	ip, #0
   35854:	mvneq	r0, #0
   35858:	beq	35894 <sepol_msg_default_handler@@Base+0xb58>
   3585c:	ldr	r2, [pc, #300]	; 35990 <sepol_msg_default_handler@@Base+0xc54>
   35860:	mov	lr, #1
   35864:	ldr	r0, [pc, #296]	; 35994 <sepol_msg_default_handler@@Base+0xc58>
   35868:	mov	r1, r3
   3586c:	add	r2, pc, r2
   35870:	str	lr, [r3]
   35874:	add	r0, pc, r0
   35878:	add	r2, r2, #40	; 0x28
   3587c:	stmib	r3, {r0, r2}
   35880:	ldr	r2, [pc, #272]	; 35998 <sepol_msg_default_handler@@Base+0xc5c>
   35884:	ldr	r0, [r3, #16]
   35888:	add	r2, pc, r2
   3588c:	blx	ip
   35890:	mvn	r0, #0
   35894:	add	sp, sp, #20
   35898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3589c:	mov	r0, #0
   358a0:	add	sp, sp, #20
   358a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   358a8:	ldr	r3, [r9, #308]	; 0x134
   358ac:	sub	r0, r4, #-536870911	; 0xe0000001
   358b0:	add	r1, r1, #12
   358b4:	add	r0, r3, r0, lsl #3
   358b8:	bl	143b8 <__assert_fail@plt+0x3548>
   358bc:	cmp	r0, #0
   358c0:	bne	3583c <sepol_msg_default_handler@@Base+0xb00>
   358c4:	ldr	r7, [r8, #12]
   358c8:	sub	r4, r4, #1
   358cc:	ldr	r3, [r8, #16]
   358d0:	cmp	r7, #0
   358d4:	str	r4, [sp, #8]
   358d8:	ldrne	r6, [r7]
   358dc:	moveq	r6, r7
   358e0:	str	r3, [sp]
   358e4:	ldr	r3, [sp]
   358e8:	mov	r2, #1
   358ec:	ldr	r1, [sp, #8]
   358f0:	cmp	r6, r3
   358f4:	bcs	3589c <sepol_msg_default_handler@@Base+0xb60>
   358f8:	ldr	r5, [r7, #8]
   358fc:	ldr	ip, [r7]
   35900:	ldr	r0, [r7, #12]
   35904:	rsb	r3, ip, r6
   35908:	rsb	r4, r3, #32
   3590c:	lsr	sl, r5, r3
   35910:	orr	sl, sl, r0, lsl r4
   35914:	sub	r5, r3, #32
   35918:	orr	sl, sl, r0, lsr r5
   3591c:	lsr	fp, r0, r3
   35920:	mov	r4, #1
   35924:	mov	r5, #0
   35928:	and	r4, r4, sl
   3592c:	and	r5, r5, fp
   35930:	orrs	r3, r4, r5
   35934:	beq	35958 <sepol_msg_default_handler@@Base+0xc1c>
   35938:	ldr	r0, [r9, #304]	; 0x130
   3593c:	add	r0, r0, r6, lsl #3
   35940:	bl	13c24 <__assert_fail@plt+0x2db4>
   35944:	cmp	r0, #0
   35948:	bne	3583c <sepol_msg_default_handler@@Base+0xb00>
   3594c:	ldr	r3, [r8, #16]
   35950:	ldr	ip, [r7]
   35954:	str	r3, [sp]
   35958:	add	ip, ip, #63	; 0x3f
   3595c:	cmp	r6, ip
   35960:	add	r6, r6, #1
   35964:	bne	358e4 <sepol_msg_default_handler@@Base+0xba8>
   35968:	ldr	r3, [r7, #16]
   3596c:	cmp	r3, #0
   35970:	ldrne	r6, [r3]
   35974:	movne	r7, r3
   35978:	b	358e4 <sepol_msg_default_handler@@Base+0xba8>
   3597c:	ldr	r3, [pc, #24]	; 3599c <sepol_msg_default_handler@@Base+0xc60>
   35980:	ldr	r2, [sp, #12]
   35984:	ldr	r3, [r2, r3]
   35988:	b	3584c <sepol_msg_default_handler@@Base+0xb10>
   3598c:	andeq	r3, r2, ip, ror #15
   35990:	muleq	r1, r8, lr
   35994:	strdeq	sp, [r0], -r8
   35998:	andeq	lr, r0, r4, asr r1
   3599c:	andeq	r0, r0, ip, asr #1
   359a0:	ldr	r3, [pc, #132]	; 35a2c <sepol_msg_default_handler@@Base+0xcf0>
   359a4:	ldr	ip, [pc, #132]	; 35a30 <sepol_msg_default_handler@@Base+0xcf4>
   359a8:	add	r3, pc, r3
   359ac:	ldr	r2, [r2, #12]
   359b0:	push	{r4, r5, r6, lr}
   359b4:	sub	sp, sp, #16
   359b8:	ldr	r6, [r3, ip]
   359bc:	add	r4, r1, #4
   359c0:	add	r5, sp, #4
   359c4:	mov	r0, r4
   359c8:	ldr	r3, [r6]
   359cc:	mov	r1, r5
   359d0:	str	r3, [sp, #12]
   359d4:	bl	34e34 <sepol_msg_default_handler@@Base+0xf8>
   359d8:	cmp	r0, #0
   359dc:	bne	35a20 <sepol_msg_default_handler@@Base+0xce4>
   359e0:	mov	r0, r4
   359e4:	bl	14040 <__assert_fail@plt+0x31d0>
   359e8:	mov	r0, r4
   359ec:	mov	r1, r5
   359f0:	bl	143b8 <__assert_fail@plt+0x3548>
   359f4:	subs	r4, r0, #0
   359f8:	bne	35a20 <sepol_msg_default_handler@@Base+0xce4>
   359fc:	mov	r0, r5
   35a00:	bl	14040 <__assert_fail@plt+0x31d0>
   35a04:	ldr	r2, [sp, #12]
   35a08:	mov	r0, r4
   35a0c:	ldr	r3, [r6]
   35a10:	cmp	r2, r3
   35a14:	bne	35a28 <sepol_msg_default_handler@@Base+0xcec>
   35a18:	add	sp, sp, #16
   35a1c:	pop	{r4, r5, r6, pc}
   35a20:	mvn	r4, #0
   35a24:	b	35a04 <sepol_msg_default_handler@@Base+0xcc8>
   35a28:	bl	10cd8 <__stack_chk_fail@plt>
   35a2c:	andeq	r3, r2, r0, asr r6
   35a30:	strheq	r0, [r0], -ip
   35a34:	push	{r3, r4, r5, r6, r7, lr}
   35a38:	mov	r6, r0
   35a3c:	mov	r0, #4
   35a40:	mov	r7, r1
   35a44:	mov	r5, r2
   35a48:	bl	10d44 <malloc@plt>
   35a4c:	subs	r4, r0, #0
   35a50:	beq	35aa8 <sepol_msg_default_handler@@Base+0xd6c>
   35a54:	mov	r0, r6
   35a58:	mov	r3, #0
   35a5c:	str	r3, [r4]
   35a60:	bl	10dd4 <__strdup@plt>
   35a64:	subs	r6, r0, #0
   35a68:	beq	35aa0 <sepol_msg_default_handler@@Base+0xd64>
   35a6c:	ldr	ip, [r7]
   35a70:	mov	r1, r6
   35a74:	ldr	r3, [r5, #4]
   35a78:	mov	r2, r4
   35a7c:	ldr	r0, [r5]
   35a80:	add	r3, r3, #1
   35a84:	str	ip, [r4]
   35a88:	str	r3, [r5, #4]
   35a8c:	bl	147d0 <__assert_fail@plt+0x3960>
   35a90:	cmp	r0, #0
   35a94:	popeq	{r3, r4, r5, r6, r7, pc}
   35a98:	mov	r0, r6
   35a9c:	bl	10ca8 <free@plt>
   35aa0:	mov	r0, r4
   35aa4:	bl	10ca8 <free@plt>
   35aa8:	mvn	r0, #0
   35aac:	pop	{r3, r4, r5, r6, r7, pc}
   35ab0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   35ab4:	mov	r4, r2
   35ab8:	ldr	r3, [r2]
   35abc:	mov	r9, r0
   35ac0:	ldr	r7, [pc, #764]	; 35dc4 <sepol_msg_default_handler@@Base+0x1088>
   35ac4:	mov	r8, r1
   35ac8:	cmp	r3, #0
   35acc:	add	r7, pc, r7
   35ad0:	beq	35b28 <sepol_msg_default_handler@@Base+0xdec>
   35ad4:	ldr	r2, [r2, #28]
   35ad8:	cmp	r2, #0
   35adc:	beq	35c68 <sepol_msg_default_handler@@Base+0xf2c>
   35ae0:	ldr	ip, [r2, #12]
   35ae4:	cmp	ip, #0
   35ae8:	beq	35b28 <sepol_msg_default_handler@@Base+0xdec>
   35aec:	ldr	r0, [pc, #724]	; 35dc8 <sepol_msg_default_handler@@Base+0x108c>
   35af0:	mov	r3, #3
   35af4:	ldr	lr, [pc, #720]	; 35dcc <sepol_msg_default_handler@@Base+0x1090>
   35af8:	mov	r1, r2
   35afc:	add	r0, pc, r0
   35b00:	str	r3, [r2]
   35b04:	add	r0, r0, #56	; 0x38
   35b08:	add	lr, pc, lr
   35b0c:	str	r0, [r2, #8]
   35b10:	mov	r3, r9
   35b14:	str	lr, [r2, #4]
   35b18:	ldr	r0, [r2, #16]
   35b1c:	ldr	r2, [pc, #684]	; 35dd0 <sepol_msg_default_handler@@Base+0x1094>
   35b20:	add	r2, pc, r2
   35b24:	blx	ip
   35b28:	mov	r0, #12
   35b2c:	bl	10d44 <malloc@plt>
   35b30:	subs	r5, r0, #0
   35b34:	beq	35c14 <sepol_msg_default_handler@@Base+0xed8>
   35b38:	mov	ip, r5
   35b3c:	mov	r6, r5
   35b40:	mov	r3, #0
   35b44:	mov	r1, #32
   35b48:	str	r3, [ip], #4
   35b4c:	str	r3, [r6, #4]!
   35b50:	mov	r0, r6
   35b54:	str	r3, [ip, #4]
   35b58:	bl	2bb54 <policydb_user_cache@@Base+0xb238>
   35b5c:	cmp	r0, #0
   35b60:	bne	35c74 <sepol_msg_default_handler@@Base+0xf38>
   35b64:	mov	r0, r9
   35b68:	bl	10dd4 <__strdup@plt>
   35b6c:	subs	r9, r0, #0
   35b70:	beq	35d54 <sepol_msg_default_handler@@Base+0x1018>
   35b74:	ldr	r3, [r4, #24]
   35b78:	mov	r1, r9
   35b7c:	ldr	r0, [r8]
   35b80:	mov	r2, r5
   35b84:	ldr	ip, [r3, #28]
   35b88:	str	r0, [r5]
   35b8c:	add	ip, ip, #1
   35b90:	ldr	r0, [r3, #24]
   35b94:	str	ip, [r3, #28]
   35b98:	bl	147d0 <__assert_fail@plt+0x3960>
   35b9c:	cmp	r0, #0
   35ba0:	bne	35ccc <sepol_msg_default_handler@@Base+0xf90>
   35ba4:	ldr	r1, [pc, #552]	; 35dd4 <sepol_msg_default_handler@@Base+0x1098>
   35ba8:	mov	r2, r6
   35bac:	ldr	r0, [r8, #4]
   35bb0:	add	r1, pc, r1
   35bb4:	bl	14b94 <__assert_fail@plt+0x3d24>
   35bb8:	cmp	r0, #0
   35bbc:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   35bc0:	ldr	r3, [r4, #28]
   35bc4:	cmp	r3, #0
   35bc8:	beq	35d30 <sepol_msg_default_handler@@Base+0xff4>
   35bcc:	ldr	ip, [r3, #12]
   35bd0:	cmp	ip, #0
   35bd4:	beq	35c0c <sepol_msg_default_handler@@Base+0xed0>
   35bd8:	ldr	r2, [pc, #504]	; 35dd8 <sepol_msg_default_handler@@Base+0x109c>
   35bdc:	mov	lr, #1
   35be0:	ldr	r0, [pc, #500]	; 35ddc <sepol_msg_default_handler@@Base+0x10a0>
   35be4:	mov	r1, r3
   35be8:	add	r2, pc, r2
   35bec:	str	lr, [r3]
   35bf0:	add	r0, pc, r0
   35bf4:	add	r2, r2, #56	; 0x38
   35bf8:	stmib	r3, {r0, r2}
   35bfc:	ldr	r2, [pc, #476]	; 35de0 <sepol_msg_default_handler@@Base+0x10a4>
   35c00:	ldr	r0, [r3, #16]
   35c04:	add	r2, pc, r2
   35c08:	blx	ip
   35c0c:	mvn	r0, #0
   35c10:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   35c14:	ldr	r3, [r4, #28]
   35c18:	cmp	r3, #0
   35c1c:	beq	35d48 <sepol_msg_default_handler@@Base+0x100c>
   35c20:	ldr	ip, [r3, #12]
   35c24:	cmp	ip, #0
   35c28:	beq	35c0c <sepol_msg_default_handler@@Base+0xed0>
   35c2c:	ldr	r2, [pc, #432]	; 35de4 <sepol_msg_default_handler@@Base+0x10a8>
   35c30:	mov	lr, #1
   35c34:	ldr	r0, [pc, #428]	; 35de8 <sepol_msg_default_handler@@Base+0x10ac>
   35c38:	mov	r1, r3
   35c3c:	add	r2, pc, r2
   35c40:	str	lr, [r3]
   35c44:	add	r0, pc, r0
   35c48:	add	r2, r2, #56	; 0x38
   35c4c:	stmib	r3, {r0, r2}
   35c50:	ldr	r2, [pc, #404]	; 35dec <sepol_msg_default_handler@@Base+0x10b0>
   35c54:	ldr	r0, [r3, #16]
   35c58:	add	r2, pc, r2
   35c5c:	blx	ip
   35c60:	mvn	r0, #0
   35c64:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   35c68:	ldr	r3, [pc, #384]	; 35df0 <sepol_msg_default_handler@@Base+0x10b4>
   35c6c:	ldr	r2, [r7, r3]
   35c70:	b	35ae0 <sepol_msg_default_handler@@Base+0xda4>
   35c74:	ldr	r3, [r4, #28]
   35c78:	cmp	r3, #0
   35c7c:	beq	35dac <sepol_msg_default_handler@@Base+0x1070>
   35c80:	ldr	ip, [r3, #12]
   35c84:	cmp	ip, #0
   35c88:	beq	35cc0 <sepol_msg_default_handler@@Base+0xf84>
   35c8c:	ldr	r2, [pc, #352]	; 35df4 <sepol_msg_default_handler@@Base+0x10b8>
   35c90:	mov	lr, #1
   35c94:	ldr	r0, [pc, #348]	; 35df8 <sepol_msg_default_handler@@Base+0x10bc>
   35c98:	mov	r1, r3
   35c9c:	add	r2, pc, r2
   35ca0:	str	lr, [r3]
   35ca4:	add	r0, pc, r0
   35ca8:	add	r2, r2, #56	; 0x38
   35cac:	stmib	r3, {r0, r2}
   35cb0:	ldr	r2, [pc, #324]	; 35dfc <sepol_msg_default_handler@@Base+0x10c0>
   35cb4:	ldr	r0, [r3, #16]
   35cb8:	add	r2, pc, r2
   35cbc:	blx	ip
   35cc0:	mov	r0, r5
   35cc4:	bl	10ca8 <free@plt>
   35cc8:	b	35c0c <sepol_msg_default_handler@@Base+0xed0>
   35ccc:	ldr	r3, [r4, #28]
   35cd0:	cmp	r3, #0
   35cd4:	beq	35d3c <sepol_msg_default_handler@@Base+0x1000>
   35cd8:	ldr	ip, [r3, #12]
   35cdc:	cmp	ip, #0
   35ce0:	beq	35d18 <sepol_msg_default_handler@@Base+0xfdc>
   35ce4:	ldr	r2, [pc, #276]	; 35e00 <sepol_msg_default_handler@@Base+0x10c4>
   35ce8:	mov	lr, #1
   35cec:	ldr	r0, [pc, #272]	; 35e04 <sepol_msg_default_handler@@Base+0x10c8>
   35cf0:	mov	r1, r3
   35cf4:	add	r2, pc, r2
   35cf8:	str	lr, [r3]
   35cfc:	add	r0, pc, r0
   35d00:	add	r2, r2, #56	; 0x38
   35d04:	stmib	r3, {r0, r2}
   35d08:	ldr	r2, [pc, #248]	; 35e08 <sepol_msg_default_handler@@Base+0x10cc>
   35d0c:	ldr	r0, [r3, #16]
   35d10:	add	r2, pc, r2
   35d14:	blx	ip
   35d18:	mov	r0, r5
   35d1c:	bl	10ca8 <free@plt>
   35d20:	mov	r0, r9
   35d24:	bl	10ca8 <free@plt>
   35d28:	mvn	r0, #0
   35d2c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   35d30:	ldr	r3, [pc, #184]	; 35df0 <sepol_msg_default_handler@@Base+0x10b4>
   35d34:	ldr	r3, [r7, r3]
   35d38:	b	35bcc <sepol_msg_default_handler@@Base+0xe90>
   35d3c:	ldr	r3, [pc, #172]	; 35df0 <sepol_msg_default_handler@@Base+0x10b4>
   35d40:	ldr	r3, [r7, r3]
   35d44:	b	35cd8 <sepol_msg_default_handler@@Base+0xf9c>
   35d48:	ldr	r3, [pc, #160]	; 35df0 <sepol_msg_default_handler@@Base+0x10b4>
   35d4c:	ldr	r3, [r7, r3]
   35d50:	b	35c20 <sepol_msg_default_handler@@Base+0xee4>
   35d54:	ldr	r3, [r4, #28]
   35d58:	cmp	r3, #0
   35d5c:	beq	35db8 <sepol_msg_default_handler@@Base+0x107c>
   35d60:	ldr	ip, [r3, #12]
   35d64:	cmp	ip, #0
   35d68:	beq	35da0 <sepol_msg_default_handler@@Base+0x1064>
   35d6c:	ldr	r2, [pc, #152]	; 35e0c <sepol_msg_default_handler@@Base+0x10d0>
   35d70:	mov	lr, #1
   35d74:	ldr	r0, [pc, #148]	; 35e10 <sepol_msg_default_handler@@Base+0x10d4>
   35d78:	mov	r1, r3
   35d7c:	add	r2, pc, r2
   35d80:	str	lr, [r3]
   35d84:	add	r0, pc, r0
   35d88:	add	r2, r2, #56	; 0x38
   35d8c:	stmib	r3, {r0, r2}
   35d90:	ldr	r2, [pc, #124]	; 35e14 <sepol_msg_default_handler@@Base+0x10d8>
   35d94:	ldr	r0, [r3, #16]
   35d98:	add	r2, pc, r2
   35d9c:	blx	ip
   35da0:	mov	r0, r6
   35da4:	bl	2bb94 <policydb_user_cache@@Base+0xb278>
   35da8:	b	35cc0 <sepol_msg_default_handler@@Base+0xf84>
   35dac:	ldr	r3, [pc, #60]	; 35df0 <sepol_msg_default_handler@@Base+0x10b4>
   35db0:	ldr	r3, [r7, r3]
   35db4:	b	35c80 <sepol_msg_default_handler@@Base+0xf44>
   35db8:	ldr	r3, [pc, #48]	; 35df0 <sepol_msg_default_handler@@Base+0x10b4>
   35dbc:	ldr	r3, [r7, r3]
   35dc0:	b	35d60 <sepol_msg_default_handler@@Base+0x1024>
   35dc4:	andeq	r3, r2, ip, lsr #10
   35dc8:	andeq	r0, r1, r8, lsl #24
   35dcc:	andeq	sp, r0, r4, ror #12
   35dd0:	andeq	r1, r1, ip
   35dd4:			; <UNDEFINED> instruction: 0xfffffe7c
   35dd8:	andeq	r0, r1, ip, lsl fp
   35ddc:	andeq	sp, r0, ip, ror r5
   35de0:	ldrdeq	sp, [r0], -r8
   35de4:	andeq	r0, r1, r8, asr #21
   35de8:	andeq	sp, r0, r8, lsr #10
   35dec:	andeq	sp, r0, r4, lsl #27
   35df0:	andeq	r0, r0, ip, asr #1
   35df4:	andeq	r0, r1, r8, ror #20
   35df8:	andeq	sp, r0, r8, asr #9
   35dfc:	andeq	sp, r0, r4, lsr #26
   35e00:	andeq	r0, r1, r0, lsl sl
   35e04:	andeq	sp, r0, r0, ror r4
   35e08:	andeq	r0, r1, r0, lsr lr
   35e0c:	andeq	r0, r1, r8, lsl #19
   35e10:	andeq	sp, r0, r8, ror #7
   35e14:	andeq	sp, r0, r4, asr #24
   35e18:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   35e1c:	mov	r4, r2
   35e20:	ldr	r6, [pc, #516]	; 3602c <sepol_msg_default_handler@@Base+0x12f0>
   35e24:	mov	r9, r0
   35e28:	ldr	r2, [pc, #512]	; 36030 <sepol_msg_default_handler@@Base+0x12f4>
   35e2c:	mov	r5, r3
   35e30:	add	r6, pc, r6
   35e34:	ldrh	r0, [r4, #6]
   35e38:	sub	sp, sp, #16
   35e3c:	mov	r8, r1
   35e40:	ldr	r7, [r6, r2]
   35e44:	tst	r0, #1792	; 0x700
   35e48:	mov	r0, r1
   35e4c:	ldr	sl, [sp, #48]	; 0x30
   35e50:	mov	r1, r4
   35e54:	ldr	r3, [r7]
   35e58:	str	r3, [sp, #12]
   35e5c:	beq	35f40 <sepol_msg_default_handler@@Base+0x1204>
   35e60:	bl	30e28 <policydb_user_cache@@Base+0x1050c>
   35e64:	cmp	r0, #0
   35e68:	bne	35eec <sepol_msg_default_handler@@Base+0x11b0>
   35e6c:	cmp	r5, #0
   35e70:	beq	35f54 <sepol_msg_default_handler@@Base+0x1218>
   35e74:	add	ip, sp, #4
   35e78:	mov	r1, r4
   35e7c:	mov	r0, r8
   35e80:	mov	r3, #0
   35e84:	mov	r2, ip
   35e88:	str	r3, [sp, #8]
   35e8c:	str	r3, [sp, #4]
   35e90:	bl	30b6c <policydb_user_cache@@Base+0x10250>
   35e94:	subs	r4, r0, #0
   35e98:	beq	35f78 <sepol_msg_default_handler@@Base+0x123c>
   35e9c:	str	r5, [r4, #20]
   35ea0:	mov	r0, #8
   35ea4:	bl	10d44 <malloc@plt>
   35ea8:	subs	r3, r0, #0
   35eac:	beq	35fcc <sepol_msg_default_handler@@Base+0x1290>
   35eb0:	str	r4, [r3]
   35eb4:	mov	r0, r4
   35eb8:	ldr	r2, [r5]
   35ebc:	str	r2, [r3, #4]
   35ec0:	str	r3, [r5]
   35ec4:	ldr	r2, [sp, #12]
   35ec8:	ldr	r3, [r7]
   35ecc:	cmp	r2, r3
   35ed0:	bne	36028 <sepol_msg_default_handler@@Base+0x12ec>
   35ed4:	add	sp, sp, #16
   35ed8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   35edc:	ldrh	r1, [r4, #6]
   35ee0:	bl	30f6c <policydb_user_cache@@Base+0x10650>
   35ee4:	cmp	r0, #0
   35ee8:	beq	35e6c <sepol_msg_default_handler@@Base+0x1130>
   35eec:	ldr	r2, [r0, #12]
   35ef0:	ldrh	r3, [sl]
   35ef4:	ldrh	r2, [r2]
   35ef8:	cmp	r2, r3
   35efc:	bne	35edc <sepol_msg_default_handler@@Base+0x11a0>
   35f00:	cmp	r5, #0
   35f04:	beq	35ec4 <sepol_msg_default_handler@@Base+0x1188>
   35f08:	cmp	r0, #0
   35f0c:	beq	35e74 <sepol_msg_default_handler@@Base+0x1138>
   35f10:	ldr	r3, [r0, #20]
   35f14:	cmp	r3, r5
   35f18:	bne	35f2c <sepol_msg_default_handler@@Base+0x11f0>
   35f1c:	b	35ec4 <sepol_msg_default_handler@@Base+0x1188>
   35f20:	ldr	r2, [r0, #20]
   35f24:	cmp	r2, r5
   35f28:	beq	35ec4 <sepol_msg_default_handler@@Base+0x1188>
   35f2c:	ldrh	r1, [r4, #6]
   35f30:	bl	30f6c <policydb_user_cache@@Base+0x10650>
   35f34:	cmp	r0, #0
   35f38:	bne	35f20 <sepol_msg_default_handler@@Base+0x11e4>
   35f3c:	b	35e74 <sepol_msg_default_handler@@Base+0x1138>
   35f40:	bl	30e28 <policydb_user_cache@@Base+0x1050c>
   35f44:	cmp	r5, #0
   35f48:	bne	35f08 <sepol_msg_default_handler@@Base+0x11cc>
   35f4c:	cmp	r0, #0
   35f50:	bne	35ec4 <sepol_msg_default_handler@@Base+0x1188>
   35f54:	mov	r0, r8
   35f58:	mov	r1, r4
   35f5c:	add	r2, sp, #4
   35f60:	mov	r3, #0
   35f64:	str	r3, [sp, #4]
   35f68:	str	r3, [sp, #8]
   35f6c:	bl	30b6c <policydb_user_cache@@Base+0x10250>
   35f70:	cmp	r0, #0
   35f74:	bne	35ec4 <sepol_msg_default_handler@@Base+0x1188>
   35f78:	cmp	r9, #0
   35f7c:	ldreq	r3, [pc, #176]	; 36034 <sepol_msg_default_handler@@Base+0x12f8>
   35f80:	ldreq	r9, [r6, r3]
   35f84:	ldr	r3, [r9, #12]
   35f88:	cmp	r3, #0
   35f8c:	beq	35fc4 <sepol_msg_default_handler@@Base+0x1288>
   35f90:	ldr	r2, [pc, #160]	; 36038 <sepol_msg_default_handler@@Base+0x12fc>
   35f94:	mov	ip, #1
   35f98:	ldr	r0, [pc, #156]	; 3603c <sepol_msg_default_handler@@Base+0x1300>
   35f9c:	mov	r1, r9
   35fa0:	add	r2, pc, r2
   35fa4:	str	ip, [r9]
   35fa8:	add	r0, pc, r0
   35fac:	add	r2, r2, #80	; 0x50
   35fb0:	stmib	r9, {r0, r2}
   35fb4:	ldr	r2, [pc, #132]	; 36040 <sepol_msg_default_handler@@Base+0x1304>
   35fb8:	ldr	r0, [r9, #16]
   35fbc:	add	r2, pc, r2
   35fc0:	blx	r3
   35fc4:	mov	r0, #0
   35fc8:	b	35ec4 <sepol_msg_default_handler@@Base+0x1188>
   35fcc:	cmp	r9, #0
   35fd0:	beq	3601c <sepol_msg_default_handler@@Base+0x12e0>
   35fd4:	ldr	r3, [r9, #12]
   35fd8:	cmp	r3, #0
   35fdc:	beq	35fc4 <sepol_msg_default_handler@@Base+0x1288>
   35fe0:	ldr	r2, [pc, #92]	; 36044 <sepol_msg_default_handler@@Base+0x1308>
   35fe4:	mov	ip, #1
   35fe8:	ldr	r0, [pc, #88]	; 36048 <sepol_msg_default_handler@@Base+0x130c>
   35fec:	mov	r1, r9
   35ff0:	add	r2, pc, r2
   35ff4:	str	ip, [r9]
   35ff8:	add	r0, pc, r0
   35ffc:	add	r2, r2, #80	; 0x50
   36000:	stmib	r9, {r0, r2}
   36004:	ldr	r2, [pc, #64]	; 3604c <sepol_msg_default_handler@@Base+0x1310>
   36008:	ldr	r0, [r9, #16]
   3600c:	add	r2, pc, r2
   36010:	blx	r3
   36014:	mov	r0, #0
   36018:	b	35ec4 <sepol_msg_default_handler@@Base+0x1188>
   3601c:	ldr	r3, [pc, #16]	; 36034 <sepol_msg_default_handler@@Base+0x12f8>
   36020:	ldr	r9, [r6, r3]
   36024:	b	35fd4 <sepol_msg_default_handler@@Base+0x1298>
   36028:	bl	10cd8 <__stack_chk_fail@plt>
   3602c:	andeq	r3, r2, r8, asr #3
   36030:	strheq	r0, [r0], -ip
   36034:	andeq	r0, r0, ip, asr #1
   36038:	andeq	r0, r1, r4, ror #14
   3603c:	andeq	sp, r0, r4, asr #3
   36040:	muleq	r1, r8, fp
   36044:	andeq	r0, r1, r4, lsl r7
   36048:	andeq	sp, r0, r4, ror r1
   3604c:	andeq	sp, r0, r8, lsl #22
   36050:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36054:	sub	sp, sp, #68	; 0x44
   36058:	ldr	r4, [pc, #888]	; 363d8 <sepol_msg_default_handler@@Base+0x169c>
   3605c:	mov	r6, r2
   36060:	ldr	ip, [pc, #884]	; 363dc <sepol_msg_default_handler@@Base+0x16a0>
   36064:	mov	r5, r0
   36068:	add	r4, pc, r4
   3606c:	str	r4, [sp, #32]
   36070:	ands	r4, r1, #1
   36074:	str	r4, [sp, #16]
   36078:	ldr	r4, [sp, #32]
   3607c:	ldr	r9, [sp, #108]	; 0x6c
   36080:	ldr	r7, [sp, #112]	; 0x70
   36084:	ldr	ip, [r4, ip]
   36088:	ldr	r4, [sp, #120]	; 0x78
   3608c:	ldr	r2, [ip]
   36090:	str	ip, [sp, #36]	; 0x24
   36094:	str	r2, [sp, #60]	; 0x3c
   36098:	bne	360ac <sepol_msg_default_handler@@Base+0x1370>
   3609c:	tst	r1, #2
   360a0:	beq	3627c <sepol_msg_default_handler@@Base+0x1540>
   360a4:	mov	fp, #2
   360a8:	b	360b0 <sepol_msg_default_handler@@Base+0x1374>
   360ac:	mov	fp, #1
   360b0:	cmp	r9, #0
   360b4:	beq	361d4 <sepol_msg_default_handler@@Base+0x1498>
   360b8:	ldr	ip, [sp, #104]	; 0x68
   360bc:	add	r3, r3, #1
   360c0:	uxth	fp, fp
   360c4:	add	sl, sp, #52	; 0x34
   360c8:	add	r8, ip, #1
   360cc:	uxth	r3, r3
   360d0:	str	r3, [sp, #12]
   360d4:	mov	r3, r7
   360d8:	and	ip, r1, #2
   360dc:	mov	r7, r6
   360e0:	str	ip, [sp, #20]
   360e4:	mov	r6, r5
   360e8:	and	ip, r1, #128	; 0x80
   360ec:	mov	r5, r9
   360f0:	str	ip, [sp, #24]
   360f4:	uxth	r8, r8
   360f8:	and	ip, r1, #4
   360fc:	mov	r9, r3
   36100:	str	ip, [sp, #28]
   36104:	and	ip, r1, #8
   36108:	and	r1, r1, #3840	; 0xf00
   3610c:	str	ip, [sp, #40]	; 0x28
   36110:	str	r1, [sp, #44]	; 0x2c
   36114:	b	36158 <sepol_msg_default_handler@@Base+0x141c>
   36118:	ldr	ip, [sp, #20]
   3611c:	cmp	ip, #0
   36120:	bne	361b8 <sepol_msg_default_handler@@Base+0x147c>
   36124:	ldr	ip, [sp, #24]
   36128:	cmp	ip, #0
   3612c:	bne	361b8 <sepol_msg_default_handler@@Base+0x147c>
   36130:	ldr	ip, [sp, #28]
   36134:	cmp	ip, #0
   36138:	beq	361f4 <sepol_msg_default_handler@@Base+0x14b8>
   3613c:	ldr	r1, [r2, #8]
   36140:	ldr	r3, [r5, #4]
   36144:	and	r3, r1, r3
   36148:	str	r3, [r2, #8]
   3614c:	ldr	r5, [r5, #8]
   36150:	cmp	r5, #0
   36154:	beq	361d4 <sepol_msg_default_handler@@Base+0x1498>
   36158:	ldr	lr, [r5]
   3615c:	mov	r2, sl
   36160:	ldr	ip, [sp, #12]
   36164:	mov	r0, r6
   36168:	str	r4, [sp]
   3616c:	mov	r1, r9
   36170:	mov	r3, r7
   36174:	strh	r8, [sp, #54]	; 0x36
   36178:	strh	ip, [sp, #52]	; 0x34
   3617c:	strh	lr, [sp, #56]	; 0x38
   36180:	strh	fp, [sp, #58]	; 0x3a
   36184:	bl	35e18 <sepol_msg_default_handler@@Base+0x10dc>
   36188:	subs	r2, r0, #0
   3618c:	beq	362fc <sepol_msg_default_handler@@Base+0x15c0>
   36190:	ldr	ip, [sp, #116]	; 0x74
   36194:	ldrh	r3, [r2, #6]
   36198:	cmp	ip, #0
   3619c:	ldr	ip, [sp, #16]
   361a0:	ubfxeq	r3, r3, #0, #15
   361a4:	mvnne	r3, r3, lsl #17
   361a8:	mvnne	r3, r3, lsr #17
   361ac:	cmp	ip, #0
   361b0:	strh	r3, [r2, #6]
   361b4:	beq	36118 <sepol_msg_default_handler@@Base+0x13dc>
   361b8:	ldr	r3, [r5, #4]
   361bc:	ldr	r5, [r5, #8]
   361c0:	ldr	r1, [r2, #8]
   361c4:	cmp	r5, #0
   361c8:	orr	r3, r1, r3
   361cc:	str	r3, [r2, #8]
   361d0:	bne	36158 <sepol_msg_default_handler@@Base+0x141c>
   361d4:	mov	r0, #1
   361d8:	ldr	ip, [sp, #36]	; 0x24
   361dc:	ldr	r2, [sp, #60]	; 0x3c
   361e0:	ldr	r3, [ip]
   361e4:	cmp	r2, r3
   361e8:	bne	363d4 <sepol_msg_default_handler@@Base+0x1698>
   361ec:	add	sp, sp, #68	; 0x44
   361f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   361f4:	ldr	ip, [sp, #40]	; 0x28
   361f8:	cmp	ip, #0
   361fc:	beq	36220 <sepol_msg_default_handler@@Base+0x14e4>
   36200:	ldr	r3, [r2, #8]
   36204:	cmp	r3, #0
   36208:	ldreq	r3, [r5, #4]
   3620c:	ldrne	r1, [r5, #4]
   36210:	mvneq	r3, r3
   36214:	bicne	r3, r3, r1
   36218:	str	r3, [r2, #8]
   3621c:	b	3614c <sepol_msg_default_handler@@Base+0x1410>
   36220:	ldr	ip, [sp, #44]	; 0x2c
   36224:	cmp	ip, #0
   36228:	beq	363b0 <sepol_msg_default_handler@@Base+0x1674>
   3622c:	ldr	r1, [r2, #12]
   36230:	cmp	r1, #0
   36234:	beq	36348 <sepol_msg_default_handler@@Base+0x160c>
   36238:	ldrb	r0, [r4]
   3623c:	mov	r3, #0
   36240:	strb	r0, [r1]
   36244:	ldrb	r0, [r4, #1]
   36248:	ldr	r1, [r2, #12]
   3624c:	strb	r0, [r1, #1]
   36250:	ldr	r0, [r2, #12]
   36254:	add	r2, r0, r3
   36258:	add	r1, r4, r3
   3625c:	add	r3, r3, #4
   36260:	ldr	ip, [r2, #4]
   36264:	cmp	r3, #32
   36268:	ldr	r1, [r1, #4]
   3626c:	orr	r1, ip, r1
   36270:	str	r1, [r2, #4]
   36274:	bne	36254 <sepol_msg_default_handler@@Base+0x1518>
   36278:	b	3614c <sepol_msg_default_handler@@Base+0x1410>
   3627c:	tst	r1, #4
   36280:	bne	362a0 <sepol_msg_default_handler@@Base+0x1564>
   36284:	tst	r1, #8
   36288:	beq	36304 <sepol_msg_default_handler@@Base+0x15c8>
   3628c:	cmp	r0, #0
   36290:	beq	362a0 <sepol_msg_default_handler@@Base+0x1564>
   36294:	ldr	r2, [r0, #20]
   36298:	cmp	r2, #0
   3629c:	bne	361d4 <sepol_msg_default_handler@@Base+0x1498>
   362a0:	mov	fp, #4
   362a4:	b	360b0 <sepol_msg_default_handler@@Base+0x1374>
   362a8:	cmp	r6, #0
   362ac:	mov	r5, r6
   362b0:	ldreq	r3, [pc, #296]	; 363e0 <sepol_msg_default_handler@@Base+0x16a4>
   362b4:	ldreq	r4, [sp, #32]
   362b8:	ldreq	r5, [r4, r3]
   362bc:	ldr	r3, [r5, #12]
   362c0:	cmp	r3, #0
   362c4:	beq	362fc <sepol_msg_default_handler@@Base+0x15c0>
   362c8:	ldr	r2, [pc, #276]	; 363e4 <sepol_msg_default_handler@@Base+0x16a8>
   362cc:	mov	ip, #1
   362d0:	ldr	r0, [pc, #272]	; 363e8 <sepol_msg_default_handler@@Base+0x16ac>
   362d4:	mov	r1, r5
   362d8:	add	r2, pc, r2
   362dc:	str	ip, [r5]
   362e0:	add	r0, pc, r0
   362e4:	add	r2, r2, #120	; 0x78
   362e8:	stmib	r5, {r0, r2}
   362ec:	ldr	r2, [pc, #248]	; 363ec <sepol_msg_default_handler@@Base+0x16b0>
   362f0:	ldr	r0, [r5, #16]
   362f4:	add	r2, pc, r2
   362f8:	blx	r3
   362fc:	mvn	r0, #0
   36300:	b	361d8 <sepol_msg_default_handler@@Base+0x149c>
   36304:	tst	r1, #128	; 0x80
   36308:	bne	36340 <sepol_msg_default_handler@@Base+0x1604>
   3630c:	tst	r1, #256	; 0x100
   36310:	bne	36370 <sepol_msg_default_handler@@Base+0x1634>
   36314:	tst	r1, #512	; 0x200
   36318:	bne	36378 <sepol_msg_default_handler@@Base+0x163c>
   3631c:	tst	r1, #1024	; 0x400
   36320:	beq	36380 <sepol_msg_default_handler@@Base+0x1644>
   36324:	cmp	r0, #0
   36328:	beq	36338 <sepol_msg_default_handler@@Base+0x15fc>
   3632c:	ldr	r2, [r0, #20]
   36330:	cmp	r2, #0
   36334:	bne	361d4 <sepol_msg_default_handler@@Base+0x1498>
   36338:	mov	fp, #1024	; 0x400
   3633c:	b	360b0 <sepol_msg_default_handler@@Base+0x1374>
   36340:	mov	fp, #128	; 0x80
   36344:	b	360b0 <sepol_msg_default_handler@@Base+0x1374>
   36348:	mov	r0, #1
   3634c:	mov	r1, #36	; 0x24
   36350:	str	r2, [sp, #8]
   36354:	bl	10c84 <calloc@plt>
   36358:	ldr	r2, [sp, #8]
   3635c:	cmp	r0, #0
   36360:	beq	362a8 <sepol_msg_default_handler@@Base+0x156c>
   36364:	mov	r1, r0
   36368:	str	r0, [r2, #12]
   3636c:	b	36238 <sepol_msg_default_handler@@Base+0x14fc>
   36370:	mov	fp, #256	; 0x100
   36374:	b	360b0 <sepol_msg_default_handler@@Base+0x1374>
   36378:	mov	fp, #512	; 0x200
   3637c:	b	360b0 <sepol_msg_default_handler@@Base+0x1374>
   36380:	tst	r1, #2048	; 0x800
   36384:	movne	fp, #2048	; 0x800
   36388:	bne	360b0 <sepol_msg_default_handler@@Base+0x1374>
   3638c:	ldr	r3, [pc, #92]	; 363f0 <sepol_msg_default_handler@@Base+0x16b4>
   36390:	movw	r2, #1818	; 0x71a
   36394:	ldr	r0, [pc, #88]	; 363f4 <sepol_msg_default_handler@@Base+0x16b8>
   36398:	ldr	r1, [pc, #88]	; 363f8 <sepol_msg_default_handler@@Base+0x16bc>
   3639c:	add	r3, pc, r3
   363a0:	add	r0, pc, r0
   363a4:	add	r3, r3, #96	; 0x60
   363a8:	add	r1, pc, r1
   363ac:	bl	10e70 <__assert_fail@plt>
   363b0:	ldr	r3, [pc, #68]	; 363fc <sepol_msg_default_handler@@Base+0x16c0>
   363b4:	movw	r2, #1874	; 0x752
   363b8:	ldr	r0, [pc, #64]	; 36400 <sepol_msg_default_handler@@Base+0x16c4>
   363bc:	ldr	r1, [pc, #64]	; 36404 <sepol_msg_default_handler@@Base+0x16c8>
   363c0:	add	r3, pc, r3
   363c4:	add	r0, pc, r0
   363c8:	add	r3, r3, #96	; 0x60
   363cc:	add	r1, pc, r1
   363d0:	bl	10e70 <__assert_fail@plt>
   363d4:	bl	10cd8 <__stack_chk_fail@plt>
   363d8:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   363dc:	strheq	r0, [r0], -ip
   363e0:	andeq	r0, r0, ip, asr #1
   363e4:	andeq	r0, r1, ip, lsr #8
   363e8:	andeq	ip, r0, ip, lsl #29
   363ec:	andeq	sp, r0, r8, ror #13
   363f0:	andeq	r0, r1, r8, ror #6
   363f4:	andeq	ip, r0, r4, lsr #14
   363f8:	andeq	r0, r1, r0, asr #15
   363fc:	andeq	r0, r1, r4, asr #6
   36400:	andeq	ip, r0, r0, lsl #14
   36404:	muleq	r1, ip, r7
   36408:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3640c:	sub	sp, sp, #84	; 0x54
   36410:	ldr	r4, [pc, #996]	; 367fc <sepol_msg_default_handler@@Base+0x1ac0>
   36414:	mov	r6, r2
   36418:	str	r3, [sp, #36]	; 0x24
   3641c:	ldr	r3, [pc, #988]	; 36800 <sepol_msg_default_handler@@Base+0x1ac4>
   36420:	add	r4, pc, r4
   36424:	str	r0, [sp, #32]
   36428:	str	r4, [sp, #56]	; 0x38
   3642c:	str	r1, [sp, #52]	; 0x34
   36430:	ldr	r3, [r4, r3]
   36434:	ldr	r5, [sp, #36]	; 0x24
   36438:	ldr	r8, [sp, #120]	; 0x78
   3643c:	str	r3, [sp, #60]	; 0x3c
   36440:	ands	r7, r5, #16
   36444:	ldr	r3, [r3]
   36448:	ldr	ip, [sp, #124]	; 0x7c
   3644c:	ldr	r4, [sp, #140]	; 0x8c
   36450:	str	r8, [sp, #40]	; 0x28
   36454:	str	ip, [sp, #24]
   36458:	ldr	sl, [sp, #136]	; 0x88
   3645c:	str	r3, [sp, #76]	; 0x4c
   36460:	str	r4, [sp, #44]	; 0x2c
   36464:	bne	36478 <sepol_msg_default_handler@@Base+0x173c>
   36468:	tst	r5, #32
   3646c:	beq	366ac <sepol_msg_default_handler@@Base+0x1970>
   36470:	mov	fp, #32
   36474:	b	3647c <sepol_msg_default_handler@@Base+0x1740>
   36478:	mov	fp, #16
   3647c:	cmp	sl, #0
   36480:	beq	36684 <sepol_msg_default_handler@@Base+0x1948>
   36484:	ldr	r5, [sp, #128]	; 0x80
   36488:	mov	r3, sl
   3648c:	ldr	ip, [sp, #132]	; 0x84
   36490:	uxth	fp, fp
   36494:	add	r9, r5, #1
   36498:	ldr	r4, [sp, #52]	; 0x34
   3649c:	add	r8, ip, #1
   364a0:	ldr	r5, [sp, #52]	; 0x34
   364a4:	uxth	r9, r9
   364a8:	add	r4, r4, #208	; 0xd0
   364ac:	add	r5, r5, #228	; 0xe4
   364b0:	str	r4, [sp, #16]
   364b4:	str	r5, [sp, #20]
   364b8:	uxth	r8, r8
   364bc:	ldr	ip, [sp, #36]	; 0x24
   364c0:	add	r4, sp, #68	; 0x44
   364c4:	ldr	r5, [sp, #36]	; 0x24
   364c8:	mov	sl, r9
   364cc:	mov	r9, r3
   364d0:	and	ip, ip, #32
   364d4:	and	r5, r5, #64	; 0x40
   364d8:	str	ip, [sp, #28]
   364dc:	str	r5, [sp, #48]	; 0x30
   364e0:	cmp	r6, #0
   364e4:	ldr	r0, [sp, #16]
   364e8:	mov	r1, r4
   364ec:	ldrne	r3, [r9, #4]
   364f0:	ldreq	r5, [r9, #4]
   364f4:	subne	r3, r3, #-1073741823	; 0xc0000001
   364f8:	ldrne	r5, [r6, r3, lsl #2]
   364fc:	ldr	r3, [r9]
   36500:	strh	sl, [sp, #68]	; 0x44
   36504:	strh	r8, [sp, #70]	; 0x46
   36508:	strh	r3, [sp, #72]	; 0x48
   3650c:	strh	fp, [sp, #74]	; 0x4a
   36510:	bl	30e28 <policydb_user_cache@@Base+0x1050c>
   36514:	cmp	r0, #0
   36518:	bne	366a4 <sepol_msg_default_handler@@Base+0x1968>
   3651c:	ldr	r0, [sp, #20]
   36520:	mov	r1, r4
   36524:	bl	30e28 <policydb_user_cache@@Base+0x1050c>
   36528:	cmp	r0, #0
   3652c:	beq	36614 <sepol_msg_default_handler@@Base+0x18d8>
   36530:	ldr	r3, [r0, #20]
   36534:	ldr	ip, [sp, #24]
   36538:	cmp	r3, ip
   3653c:	beq	36614 <sepol_msg_default_handler@@Base+0x18d8>
   36540:	mov	r3, #2
   36544:	cmp	r7, #0
   36548:	bne	36558 <sepol_msg_default_handler@@Base+0x181c>
   3654c:	ldr	r4, [sp, #36]	; 0x24
   36550:	tst	r4, #32
   36554:	beq	366dc <sepol_msg_default_handler@@Base+0x19a0>
   36558:	ldr	r7, [r0, #8]
   3655c:	cmp	r7, r5
   36560:	beq	366ec <sepol_msg_default_handler@@Base+0x19b0>
   36564:	ldr	ip, [sp, #32]
   36568:	cmp	ip, #0
   3656c:	beq	367c0 <sepol_msg_default_handler@@Base+0x1a84>
   36570:	ldr	r6, [sp, #32]
   36574:	ldr	r4, [r6, #12]
   36578:	cmp	r4, #0
   3657c:	beq	3660c <sepol_msg_default_handler@@Base+0x18d0>
   36580:	ldr	r8, [sp, #52]	; 0x34
   36584:	mov	r0, #1
   36588:	ldrh	r2, [sp, #70]	; 0x46
   3658c:	sub	r7, r7, #-1073741823	; 0xc0000001
   36590:	ldr	r1, [sp, #32]
   36594:	sub	r5, r5, #-1073741823	; 0xc0000001
   36598:	ldr	ip, [r8, #100]	; 0x64
   3659c:	sub	r2, r2, #-1073741823	; 0xc0000001
   365a0:	ldr	r6, [pc, #604]	; 36804 <sepol_msg_default_handler@@Base+0x1ac8>
   365a4:	ldr	lr, [pc, #604]	; 36808 <sepol_msg_default_handler@@Base+0x1acc>
   365a8:	add	r6, pc, r6
   365ac:	ldrh	r3, [sp, #68]	; 0x44
   365b0:	add	lr, pc, lr
   365b4:	add	r6, r6, #168	; 0xa8
   365b8:	str	lr, [r1, #4]
   365bc:	sub	r3, r3, #-1073741823	; 0xc0000001
   365c0:	str	r6, [r1, #8]
   365c4:	ldr	r8, [sp, #52]	; 0x34
   365c8:	ldr	r2, [ip, r2, lsl #2]
   365cc:	ldrh	r6, [sp, #72]	; 0x48
   365d0:	ldr	r3, [ip, r3, lsl #2]
   365d4:	str	r0, [r1]
   365d8:	sub	r6, r6, #-1073741823	; 0xc0000001
   365dc:	ldr	r0, [r1, #16]
   365e0:	str	r2, [sp]
   365e4:	ldr	lr, [r8, #92]	; 0x5c
   365e8:	ldr	r2, [pc, #540]	; 3680c <sepol_msg_default_handler@@Base+0x1ad0>
   365ec:	ldr	lr, [lr, r6, lsl #2]
   365f0:	add	r2, pc, r2
   365f4:	str	lr, [sp, #4]
   365f8:	ldr	lr, [ip, r7, lsl #2]
   365fc:	str	lr, [sp, #8]
   36600:	ldr	ip, [ip, r5, lsl #2]
   36604:	str	ip, [sp, #12]
   36608:	blx	r4
   3660c:	mov	r0, #0
   36610:	b	36688 <sepol_msg_default_handler@@Base+0x194c>
   36614:	mov	ip, #0
   36618:	ldr	r0, [sp, #32]
   3661c:	str	ip, [sp]
   36620:	mov	r2, r4
   36624:	ldr	r1, [sp, #44]	; 0x2c
   36628:	ldr	r3, [sp, #40]	; 0x28
   3662c:	bl	35e18 <sepol_msg_default_handler@@Base+0x10dc>
   36630:	cmp	r0, #0
   36634:	beq	367a4 <sepol_msg_default_handler@@Base+0x1a68>
   36638:	ldr	ip, [sp, #144]	; 0x90
   3663c:	ldrh	r3, [r0, #6]
   36640:	cmp	ip, #0
   36644:	ubfxeq	r3, r3, #0, #15
   36648:	mvnne	r3, r3, lsl #17
   3664c:	mvnne	r3, r3, lsr #17
   36650:	cmp	r7, #0
   36654:	strh	r3, [r0, #6]
   36658:	bne	36674 <sepol_msg_default_handler@@Base+0x1938>
   3665c:	ldr	ip, [sp, #28]
   36660:	cmp	ip, #0
   36664:	bne	36674 <sepol_msg_default_handler@@Base+0x1938>
   36668:	ldr	ip, [sp, #48]	; 0x30
   3666c:	cmp	ip, #0
   36670:	beq	367d8 <sepol_msg_default_handler@@Base+0x1a9c>
   36674:	ldr	r9, [r9, #8]
   36678:	str	r5, [r0, #8]
   3667c:	cmp	r9, #0
   36680:	bne	364e0 <sepol_msg_default_handler@@Base+0x17a4>
   36684:	mov	r0, #1
   36688:	ldr	r4, [sp, #60]	; 0x3c
   3668c:	ldr	r2, [sp, #76]	; 0x4c
   36690:	ldr	r3, [r4]
   36694:	cmp	r2, r3
   36698:	bne	367d4 <sepol_msg_default_handler@@Base+0x1a98>
   3669c:	add	sp, sp, #84	; 0x54
   366a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   366a4:	mov	r3, #1
   366a8:	b	36544 <sepol_msg_default_handler@@Base+0x1808>
   366ac:	tst	r5, #64	; 0x40
   366b0:	movne	fp, #64	; 0x40
   366b4:	bne	3647c <sepol_msg_default_handler@@Base+0x1740>
   366b8:	ldr	r3, [pc, #336]	; 36810 <sepol_msg_default_handler@@Base+0x1ad4>
   366bc:	movw	r2, #1692	; 0x69c
   366c0:	ldr	r0, [pc, #332]	; 36814 <sepol_msg_default_handler@@Base+0x1ad8>
   366c4:	ldr	r1, [pc, #332]	; 36818 <sepol_msg_default_handler@@Base+0x1adc>
   366c8:	add	r3, pc, r3
   366cc:	add	r0, pc, r0
   366d0:	add	r3, r3, #144	; 0x90
   366d4:	add	r1, pc, r1
   366d8:	bl	10e70 <__assert_fail@plt>
   366dc:	ldr	r6, [sp, #36]	; 0x24
   366e0:	tst	r6, #64	; 0x40
   366e4:	beq	3655c <sepol_msg_default_handler@@Base+0x1820>
   366e8:	b	36558 <sepol_msg_default_handler@@Base+0x181c>
   366ec:	ldr	r8, [sp, #40]	; 0x28
   366f0:	cmp	r3, #1
   366f4:	cmpeq	r8, #0
   366f8:	beq	36684 <sepol_msg_default_handler@@Base+0x1948>
   366fc:	ldr	r3, [r0, #20]
   36700:	cmp	r3, r8
   36704:	beq	36684 <sepol_msg_default_handler@@Base+0x1948>
   36708:	ldr	ip, [sp, #32]
   3670c:	cmp	ip, #0
   36710:	beq	367ac <sepol_msg_default_handler@@Base+0x1a70>
   36714:	ldr	r5, [sp, #32]
   36718:	ldr	ip, [r5, #12]
   3671c:	cmp	ip, #0
   36720:	beq	3660c <sepol_msg_default_handler@@Base+0x18d0>
   36724:	ldr	r6, [sp, #52]	; 0x34
   36728:	mov	r0, #1
   3672c:	ldrh	r2, [sp, #70]	; 0x46
   36730:	sub	r7, r7, #-1073741823	; 0xc0000001
   36734:	ldr	r1, [sp, #32]
   36738:	ldr	lr, [r6, #100]	; 0x64
   3673c:	sub	r2, r2, #-1073741823	; 0xc0000001
   36740:	ldr	r4, [pc, #212]	; 3681c <sepol_msg_default_handler@@Base+0x1ae0>
   36744:	ldr	r5, [pc, #212]	; 36820 <sepol_msg_default_handler@@Base+0x1ae4>
   36748:	ldrh	r3, [sp, #68]	; 0x44
   3674c:	add	r4, pc, r4
   36750:	add	r5, pc, r5
   36754:	add	r4, r4, #168	; 0xa8
   36758:	str	r5, [r1, #4]
   3675c:	sub	r3, r3, #-1073741823	; 0xc0000001
   36760:	str	r4, [r1, #8]
   36764:	ldr	r2, [lr, r2, lsl #2]
   36768:	ldrh	r5, [sp, #72]	; 0x48
   3676c:	ldr	r3, [lr, r3, lsl #2]
   36770:	str	r0, [r1]
   36774:	sub	r5, r5, #-1073741823	; 0xc0000001
   36778:	ldr	r0, [r1, #16]
   3677c:	str	r2, [sp]
   36780:	ldr	r4, [r6, #92]	; 0x5c
   36784:	ldr	r2, [pc, #152]	; 36824 <sepol_msg_default_handler@@Base+0x1ae8>
   36788:	ldr	r4, [r4, r5, lsl #2]
   3678c:	add	r2, pc, r2
   36790:	str	r4, [sp, #4]
   36794:	ldr	lr, [lr, r7, lsl #2]
   36798:	str	lr, [sp, #8]
   3679c:	blx	ip
   367a0:	b	3660c <sepol_msg_default_handler@@Base+0x18d0>
   367a4:	mvn	r0, #0
   367a8:	b	36688 <sepol_msg_default_handler@@Base+0x194c>
   367ac:	ldr	r3, [pc, #116]	; 36828 <sepol_msg_default_handler@@Base+0x1aec>
   367b0:	ldr	r4, [sp, #56]	; 0x38
   367b4:	ldr	r3, [r4, r3]
   367b8:	str	r3, [sp, #32]
   367bc:	b	36714 <sepol_msg_default_handler@@Base+0x19d8>
   367c0:	ldr	r3, [pc, #96]	; 36828 <sepol_msg_default_handler@@Base+0x1aec>
   367c4:	ldr	r4, [sp, #56]	; 0x38
   367c8:	ldr	r3, [r4, r3]
   367cc:	str	r3, [sp, #32]
   367d0:	b	36570 <sepol_msg_default_handler@@Base+0x1834>
   367d4:	bl	10cd8 <__stack_chk_fail@plt>
   367d8:	ldr	r3, [pc, #76]	; 3682c <sepol_msg_default_handler@@Base+0x1af0>
   367dc:	movw	r2, #1771	; 0x6eb
   367e0:	ldr	r0, [pc, #72]	; 36830 <sepol_msg_default_handler@@Base+0x1af4>
   367e4:	ldr	r1, [pc, #72]	; 36834 <sepol_msg_default_handler@@Base+0x1af8>
   367e8:	add	r3, pc, r3
   367ec:	add	r0, pc, r0
   367f0:	add	r3, r3, #144	; 0x90
   367f4:	add	r1, pc, r1
   367f8:	bl	10e70 <__assert_fail@plt>
   367fc:	ldrdeq	r2, [r2], -r8
   36800:	strheq	r0, [r0], -ip
   36804:	andeq	r0, r1, ip, asr r1
   36808:			; <UNDEFINED> instruction: 0x0000cbbc
   3680c:	andeq	r0, r1, r8, lsr #11
   36810:	andeq	r0, r1, ip, lsr r0
   36814:	strdeq	ip, [r0], -r8
   36818:	muleq	r1, r4, r4
   3681c:			; <UNDEFINED> instruction: 0x0000ffb8
   36820:	andeq	ip, r0, ip, lsl sl
   36824:	andeq	r0, r1, r8, ror #7
   36828:	andeq	r0, r0, ip, asr #1
   3682c:	andeq	pc, r0, ip, lsl pc	; <UNPREDICTABLE>
   36830:	ldrdeq	ip, [r0], -r8
   36834:	andeq	r0, r1, r4, ror r3
   36838:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3683c:	sub	sp, sp, #60	; 0x3c
   36840:	mov	sl, r3
   36844:	ldr	r6, [sp, #112]	; 0x70
   36848:	ldr	r7, [sp, #112]	; 0x70
   3684c:	str	r0, [sp, #44]	; 0x2c
   36850:	ldr	r9, [r6]
   36854:	ldr	r0, [r7, #4]
   36858:	cmp	r9, #0
   3685c:	str	r1, [sp, #48]	; 0x30
   36860:	str	r2, [sp, #52]	; 0x34
   36864:	ldrne	r8, [r9]
   36868:	moveq	r8, r9
   3686c:	cmp	r8, r0
   36870:	bcs	36a28 <sepol_msg_default_handler@@Base+0x1cec>
   36874:	ldr	r1, [r9]
   36878:	ldr	ip, [r9, #8]
   3687c:	rsb	r3, r1, r8
   36880:	ldr	r2, [r9, #12]
   36884:	rsb	r6, r3, #32
   36888:	lsr	ip, ip, r3
   3688c:	str	ip, [sp, #32]
   36890:	ldr	r7, [sp, #32]
   36894:	sub	ip, r3, #32
   36898:	orr	r6, r7, r2, lsl r6
   3689c:	mov	r7, #0
   368a0:	orr	ip, r6, r2, lsr ip
   368a4:	lsr	r2, r2, r3
   368a8:	str	ip, [sp, #32]
   368ac:	mov	r6, #1
   368b0:	str	r2, [sp, #36]	; 0x24
   368b4:	ldrd	r2, [sp, #32]
   368b8:	and	r2, r2, r6
   368bc:	and	r3, r3, r7
   368c0:	orrs	r7, r2, r3
   368c4:	beq	36a10 <sepol_msg_default_handler@@Base+0x1cd4>
   368c8:	ldr	r3, [sl, #4]
   368cc:	tst	r3, #1
   368d0:	beq	36928 <sepol_msg_default_handler@@Base+0x1bec>
   368d4:	ldr	r3, [sl]
   368d8:	movw	r2, #3983	; 0xf8f
   368dc:	and	r2, r3, r2
   368e0:	cmp	r2, #0
   368e4:	beq	36ab4 <sepol_msg_default_handler@@Base+0x1d78>
   368e8:	str	r8, [sp]
   368ec:	mov	r1, r3
   368f0:	ldr	ip, [sl, #48]	; 0x30
   368f4:	mov	r3, r8
   368f8:	ldr	r6, [sp, #96]	; 0x60
   368fc:	ldr	r7, [sp, #108]	; 0x6c
   36900:	str	ip, [sp, #4]
   36904:	str	r6, [sp, #8]
   36908:	str	r7, [sp, #12]
   3690c:	ldr	ip, [sl, #52]	; 0x34
   36910:	ldr	r0, [sp, #44]	; 0x2c
   36914:	ldr	r2, [sp, #100]	; 0x64
   36918:	str	ip, [sp, #16]
   3691c:	bl	36050 <sepol_msg_default_handler@@Base+0x1314>
   36920:	cmp	r0, #1
   36924:	bne	36a2c <sepol_msg_default_handler@@Base+0x1cf0>
   36928:	ldr	ip, [sp, #116]	; 0x74
   3692c:	ldr	r7, [ip]
   36930:	cmp	r7, #0
   36934:	moveq	r6, r7
   36938:	ldrne	r6, [r7]
   3693c:	ldr	ip, [sp, #116]	; 0x74
   36940:	ldr	r0, [ip, #4]
   36944:	cmp	r6, r0
   36948:	bcs	36a04 <sepol_msg_default_handler@@Base+0x1cc8>
   3694c:	ldr	ip, [r7, #8]
   36950:	ldr	r1, [r7]
   36954:	ldr	r2, [r7, #12]
   36958:	rsb	r3, r1, r6
   3695c:	lsr	r4, ip, r3
   36960:	rsb	fp, r3, #32
   36964:	sub	ip, r3, #32
   36968:	orr	r4, r4, r2, lsl fp
   3696c:	orr	r4, r4, r2, lsr ip
   36970:	lsr	r5, r2, r3
   36974:	mov	r2, #1
   36978:	mov	r3, #0
   3697c:	and	r2, r2, r4
   36980:	and	r3, r3, r5
   36984:	orrs	ip, r2, r3
   36988:	beq	369ec <sepol_msg_default_handler@@Base+0x1cb0>
   3698c:	ldr	r3, [sl]
   36990:	movw	r2, #3983	; 0xf8f
   36994:	and	r2, r3, r2
   36998:	cmp	r2, #0
   3699c:	beq	36a4c <sepol_msg_default_handler@@Base+0x1d10>
   369a0:	str	r6, [sp]
   369a4:	mov	r1, r3
   369a8:	ldr	ip, [sl, #48]	; 0x30
   369ac:	ldr	r3, [sp, #108]	; 0x6c
   369b0:	ldr	lr, [sp, #96]	; 0x60
   369b4:	str	ip, [sp, #4]
   369b8:	str	r3, [sp, #12]
   369bc:	mov	r3, r8
   369c0:	str	lr, [sp, #8]
   369c4:	ldr	ip, [sl, #52]	; 0x34
   369c8:	ldr	r0, [sp, #44]	; 0x2c
   369cc:	ldr	r2, [sp, #100]	; 0x64
   369d0:	str	ip, [sp, #16]
   369d4:	bl	36050 <sepol_msg_default_handler@@Base+0x1314>
   369d8:	cmp	r0, #1
   369dc:	bne	36a2c <sepol_msg_default_handler@@Base+0x1cf0>
   369e0:	ldr	ip, [sp, #116]	; 0x74
   369e4:	ldr	r1, [r7]
   369e8:	ldr	r0, [ip, #4]
   369ec:	add	r1, r1, #63	; 0x3f
   369f0:	cmp	r6, r1
   369f4:	beq	36a34 <sepol_msg_default_handler@@Base+0x1cf8>
   369f8:	add	r6, r6, #1
   369fc:	cmp	r6, r0
   36a00:	bcc	3694c <sepol_msg_default_handler@@Base+0x1c10>
   36a04:	ldr	r6, [sp, #112]	; 0x70
   36a08:	ldr	r1, [r9]
   36a0c:	ldr	r0, [r6, #4]
   36a10:	add	r1, r1, #63	; 0x3f
   36a14:	cmp	r8, r1
   36a18:	beq	36a9c <sepol_msg_default_handler@@Base+0x1d60>
   36a1c:	add	r8, r8, #1
   36a20:	cmp	r8, r0
   36a24:	bcc	36874 <sepol_msg_default_handler@@Base+0x1b38>
   36a28:	mov	r0, #1
   36a2c:	add	sp, sp, #60	; 0x3c
   36a30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36a34:	ldr	r3, [r7, #16]
   36a38:	cmp	r3, #0
   36a3c:	beq	369f8 <sepol_msg_default_handler@@Base+0x1cbc>
   36a40:	ldr	r6, [r3]
   36a44:	mov	r7, r3
   36a48:	b	36944 <sepol_msg_default_handler@@Base+0x1c08>
   36a4c:	ldr	ip, [sp, #100]	; 0x64
   36a50:	ldr	lr, [sp, #96]	; 0x60
   36a54:	str	r8, [sp, #8]
   36a58:	str	ip, [sp]
   36a5c:	ldr	ip, [sp, #104]	; 0x68
   36a60:	str	r6, [sp, #12]
   36a64:	ldr	r0, [sp, #44]	; 0x2c
   36a68:	str	ip, [sp, #4]
   36a6c:	ldr	ip, [sl, #48]	; 0x30
   36a70:	str	lr, [sp, #20]
   36a74:	ldr	lr, [sp, #108]	; 0x6c
   36a78:	ldr	r1, [sp, #48]	; 0x30
   36a7c:	ldr	r2, [sp, #52]	; 0x34
   36a80:	str	lr, [sp, #24]
   36a84:	str	ip, [sp, #16]
   36a88:	bl	36408 <sepol_msg_default_handler@@Base+0x16cc>
   36a8c:	cmp	r0, #1
   36a90:	beq	369e0 <sepol_msg_default_handler@@Base+0x1ca4>
   36a94:	add	sp, sp, #60	; 0x3c
   36a98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36a9c:	ldr	r3, [r9, #16]
   36aa0:	cmp	r3, #0
   36aa4:	beq	36a1c <sepol_msg_default_handler@@Base+0x1ce0>
   36aa8:	ldr	r8, [r3]
   36aac:	mov	r9, r3
   36ab0:	b	3686c <sepol_msg_default_handler@@Base+0x1b30>
   36ab4:	ldr	r6, [sp, #100]	; 0x64
   36ab8:	ldr	r7, [sp, #104]	; 0x68
   36abc:	str	r8, [sp, #8]
   36ac0:	str	r6, [sp]
   36ac4:	str	r7, [sp, #4]
   36ac8:	str	r8, [sp, #12]
   36acc:	ldr	r6, [sp, #96]	; 0x60
   36ad0:	ldr	ip, [sl, #48]	; 0x30
   36ad4:	ldr	r7, [sp, #108]	; 0x6c
   36ad8:	ldr	r0, [sp, #44]	; 0x2c
   36adc:	ldr	r1, [sp, #48]	; 0x30
   36ae0:	ldr	r2, [sp, #52]	; 0x34
   36ae4:	str	r6, [sp, #20]
   36ae8:	str	r7, [sp, #24]
   36aec:	str	ip, [sp, #16]
   36af0:	bl	36408 <sepol_msg_default_handler@@Base+0x16cc>
   36af4:	cmp	r0, #1
   36af8:	beq	36928 <sepol_msg_default_handler@@Base+0x1bec>
   36afc:	b	36a2c <sepol_msg_default_handler@@Base+0x1cf0>
   36b00:	ldr	ip, [r1, #84]	; 0x54
   36b04:	push	{r3, r4, r5, r6, r7, lr}
   36b08:	cmp	ip, #0
   36b0c:	ldr	r5, [pc, #328]	; 36c5c <sepol_msg_default_handler@@Base+0x1f20>
   36b10:	mov	r4, r1
   36b14:	mov	r6, r2
   36b18:	mov	r7, r0
   36b1c:	add	r5, pc, r5
   36b20:	bne	36b2c <sepol_msg_default_handler@@Base+0x1df0>
   36b24:	mov	r0, #0
   36b28:	pop	{r3, r4, r5, r6, r7, pc}
   36b2c:	ldr	r1, [r2, #20]
   36b30:	mov	r2, #4
   36b34:	bl	307c0 <policydb_user_cache@@Base+0xfea4>
   36b38:	cmp	r0, #0
   36b3c:	beq	36b24 <sepol_msg_default_handler@@Base+0x1de8>
   36b40:	ldr	r2, [r4, #84]	; 0x54
   36b44:	mov	r1, r7
   36b48:	ldr	r0, [r6, #24]
   36b4c:	ldr	r3, [r6, #16]
   36b50:	sub	r2, r2, #-1073741823	; 0xc0000001
   36b54:	ldr	r0, [r0, #56]	; 0x38
   36b58:	ldr	r4, [r3, r2, lsl #2]
   36b5c:	bl	14a90 <__assert_fail@plt+0x3c20>
   36b60:	cmp	r0, #0
   36b64:	beq	36be0 <sepol_msg_default_handler@@Base+0x1ea4>
   36b68:	ldr	r3, [r0, #84]	; 0x54
   36b6c:	cmp	r3, #0
   36b70:	beq	36bd8 <sepol_msg_default_handler@@Base+0x1e9c>
   36b74:	cmp	r4, r3
   36b78:	beq	36bd8 <sepol_msg_default_handler@@Base+0x1e9c>
   36b7c:	ldr	r2, [r6, #28]
   36b80:	cmp	r2, #0
   36b84:	beq	36c44 <sepol_msg_default_handler@@Base+0x1f08>
   36b88:	ldr	ip, [r2, #12]
   36b8c:	cmp	ip, #0
   36b90:	beq	36c3c <sepol_msg_default_handler@@Base+0x1f00>
   36b94:	ldr	r4, [pc, #196]	; 36c60 <sepol_msg_default_handler@@Base+0x1f24>
   36b98:	mov	lr, #1
   36b9c:	ldr	r5, [pc, #192]	; 36c64 <sepol_msg_default_handler@@Base+0x1f28>
   36ba0:	mov	r1, r2
   36ba4:	add	r4, pc, r4
   36ba8:	ldr	r0, [r2, #16]
   36bac:	str	lr, [r2]
   36bb0:	add	r5, pc, r5
   36bb4:	add	r4, r4, #192	; 0xc0
   36bb8:	str	r5, [r2, #4]
   36bbc:	str	r4, [r2, #8]
   36bc0:	mov	r3, r7
   36bc4:	ldr	r2, [pc, #156]	; 36c68 <sepol_msg_default_handler@@Base+0x1f2c>
   36bc8:	add	r2, pc, r2
   36bcc:	blx	ip
   36bd0:	mvn	r0, #0
   36bd4:	pop	{r3, r4, r5, r6, r7, pc}
   36bd8:	str	r4, [r0, #84]	; 0x54
   36bdc:	b	36b24 <sepol_msg_default_handler@@Base+0x1de8>
   36be0:	ldr	r2, [r6, #28]
   36be4:	cmp	r2, #0
   36be8:	beq	36c50 <sepol_msg_default_handler@@Base+0x1f14>
   36bec:	ldr	ip, [r2, #12]
   36bf0:	cmp	ip, #0
   36bf4:	beq	36c3c <sepol_msg_default_handler@@Base+0x1f00>
   36bf8:	ldr	r4, [pc, #108]	; 36c6c <sepol_msg_default_handler@@Base+0x1f30>
   36bfc:	mov	lr, #1
   36c00:	ldr	r5, [pc, #104]	; 36c70 <sepol_msg_default_handler@@Base+0x1f34>
   36c04:	mov	r1, r2
   36c08:	add	r4, pc, r4
   36c0c:	ldr	r0, [r2, #16]
   36c10:	str	lr, [r2]
   36c14:	add	r5, pc, r5
   36c18:	add	r4, r4, #192	; 0xc0
   36c1c:	str	r5, [r2, #4]
   36c20:	str	r4, [r2, #8]
   36c24:	mov	r3, r7
   36c28:	ldr	r2, [pc, #68]	; 36c74 <sepol_msg_default_handler@@Base+0x1f38>
   36c2c:	add	r2, pc, r2
   36c30:	blx	ip
   36c34:	mvn	r0, #0
   36c38:	pop	{r3, r4, r5, r6, r7, pc}
   36c3c:	mvn	r0, #0
   36c40:	pop	{r3, r4, r5, r6, r7, pc}
   36c44:	ldr	r3, [pc, #44]	; 36c78 <sepol_msg_default_handler@@Base+0x1f3c>
   36c48:	ldr	r2, [r5, r3]
   36c4c:	b	36b88 <sepol_msg_default_handler@@Base+0x1e4c>
   36c50:	ldr	r3, [pc, #32]	; 36c78 <sepol_msg_default_handler@@Base+0x1f3c>
   36c54:	ldr	r2, [r5, r3]
   36c58:	b	36bec <sepol_msg_default_handler@@Base+0x1eb0>
   36c5c:	ldrdeq	r2, [r2], -ip
   36c60:	andeq	pc, r0, r0, ror #22
   36c64:			; <UNDEFINED> instruction: 0x0000c5bc
   36c68:	muleq	r0, r8, ip
   36c6c:	strdeq	pc, [r0], -ip
   36c70:	andeq	ip, r0, r8, asr r5
   36c74:	andeq	ip, r0, r8, lsl ip
   36c78:	andeq	r0, r0, ip, asr #1
   36c7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36c80:	mov	r9, r1
   36c84:	ldr	r8, [pc, #868]	; 36ff0 <sepol_msg_default_handler@@Base+0x22b4>
   36c88:	sub	sp, sp, #36	; 0x24
   36c8c:	ldr	ip, [pc, #864]	; 36ff4 <sepol_msg_default_handler@@Base+0x22b8>
   36c90:	mov	r7, r2
   36c94:	add	r8, pc, r8
   36c98:	ldr	r1, [pc, #856]	; 36ff8 <sepol_msg_default_handler@@Base+0x22bc>
   36c9c:	mov	r6, r0
   36ca0:	ldr	ip, [r8, ip]
   36ca4:	add	r1, pc, r1
   36ca8:	ldr	r3, [ip]
   36cac:	str	ip, [sp, #4]
   36cb0:	str	r3, [sp, #28]
   36cb4:	bl	10c90 <strcmp@plt>
   36cb8:	cmp	r0, #0
   36cbc:	bne	36ce8 <sepol_msg_default_handler@@Base+0x1fac>
   36cc0:	mov	r3, #0
   36cc4:	str	r3, [sp, #8]
   36cc8:	ldr	r1, [sp, #4]
   36ccc:	ldr	r2, [sp, #28]
   36cd0:	ldr	r0, [sp, #8]
   36cd4:	ldr	r3, [r1]
   36cd8:	cmp	r2, r3
   36cdc:	bne	36fa4 <sepol_msg_default_handler@@Base+0x2268>
   36ce0:	add	sp, sp, #36	; 0x24
   36ce4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36ce8:	mov	r0, r6
   36cec:	ldr	r1, [r7, #20]
   36cf0:	mov	r2, #2
   36cf4:	bl	307c0 <policydb_user_cache@@Base+0xfea4>
   36cf8:	cmp	r0, #0
   36cfc:	beq	36cc0 <sepol_msg_default_handler@@Base+0x1f84>
   36d00:	ldr	r3, [r9, #44]	; 0x2c
   36d04:	cmp	r3, #1
   36d08:	bne	36cc0 <sepol_msg_default_handler@@Base+0x1f84>
   36d0c:	ldr	r3, [r7]
   36d10:	cmp	r3, #0
   36d14:	bne	36e64 <sepol_msg_default_handler@@Base+0x2128>
   36d18:	ldr	r3, [r7, #24]
   36d1c:	mov	r1, r6
   36d20:	ldr	r0, [r3, #40]	; 0x28
   36d24:	bl	14a90 <__assert_fail@plt+0x3c20>
   36d28:	subs	fp, r0, #0
   36d2c:	beq	36fcc <sepol_msg_default_handler@@Base+0x2290>
   36d30:	ldr	r3, [fp, #44]	; 0x2c
   36d34:	cmp	r3, #1
   36d38:	bne	36fcc <sepol_msg_default_handler@@Base+0x2290>
   36d3c:	add	r6, sp, #20
   36d40:	mov	r3, #0
   36d44:	add	r0, r9, #48	; 0x30
   36d48:	ldr	r2, [r7, #12]
   36d4c:	str	r3, [r6, #4]
   36d50:	mov	r1, r6
   36d54:	str	r3, [sp, #20]
   36d58:	bl	34e34 <sepol_msg_default_handler@@Base+0xf8>
   36d5c:	cmp	r0, #0
   36d60:	bne	36f14 <sepol_msg_default_handler@@Base+0x21d8>
   36d64:	add	r0, fp, #48	; 0x30
   36d68:	mov	r1, r6
   36d6c:	bl	141ec <__assert_fail@plt+0x337c>
   36d70:	cmp	r0, #0
   36d74:	str	r0, [sp, #8]
   36d78:	bne	36f20 <sepol_msg_default_handler@@Base+0x21e4>
   36d7c:	mov	r0, r6
   36d80:	add	fp, fp, #12
   36d84:	bl	14040 <__assert_fail@plt+0x31d0>
   36d88:	ldr	sl, [r9, #48]	; 0x30
   36d8c:	str	fp, [sp, #12]
   36d90:	cmp	sl, #0
   36d94:	ldr	fp, [r9, #52]	; 0x34
   36d98:	ldrne	r6, [sl]
   36d9c:	moveq	r6, sl
   36da0:	cmp	r6, fp
   36da4:	bcs	36cc8 <sepol_msg_default_handler@@Base+0x1f8c>
   36da8:	ldr	r0, [sl, #8]
   36dac:	ldr	r1, [sl]
   36db0:	ldr	r2, [sl, #12]
   36db4:	rsb	r3, r1, r6
   36db8:	lsr	r4, r0, r3
   36dbc:	rsb	ip, r3, #32
   36dc0:	sub	r0, r3, #32
   36dc4:	orr	r4, r4, r2, lsl ip
   36dc8:	orr	r4, r4, r2, lsr r0
   36dcc:	lsr	r5, r2, r3
   36dd0:	mov	r2, #1
   36dd4:	mov	r3, #0
   36dd8:	and	r2, r2, r4
   36ddc:	and	r3, r3, r5
   36de0:	orrs	r0, r2, r3
   36de4:	beq	36e30 <sepol_msg_default_handler@@Base+0x20f4>
   36de8:	ldr	r3, [r7, #20]
   36dec:	ldr	r2, [r7, #24]
   36df0:	ldr	r3, [r3, #96]	; 0x60
   36df4:	ldr	r0, [r2, #40]	; 0x28
   36df8:	ldr	r1, [r3, r6, lsl #2]
   36dfc:	bl	14a90 <__assert_fail@plt+0x3c20>
   36e00:	cmp	r0, #0
   36e04:	beq	36fa8 <sepol_msg_default_handler@@Base+0x226c>
   36e08:	ldr	r3, [r0, #44]	; 0x2c
   36e0c:	cmp	r3, #0
   36e10:	bne	36fa8 <sepol_msg_default_handler@@Base+0x226c>
   36e14:	add	r0, r0, #12
   36e18:	ldr	r1, [sp, #12]
   36e1c:	bl	141ec <__assert_fail@plt+0x337c>
   36e20:	cmp	r0, #0
   36e24:	bne	36ebc <sepol_msg_default_handler@@Base+0x2180>
   36e28:	ldr	r1, [sl]
   36e2c:	ldr	fp, [r9, #52]	; 0x34
   36e30:	add	r1, r1, #63	; 0x3f
   36e34:	cmp	r6, r1
   36e38:	beq	36e4c <sepol_msg_default_handler@@Base+0x2110>
   36e3c:	add	r6, r6, #1
   36e40:	cmp	r6, fp
   36e44:	bcc	36da8 <sepol_msg_default_handler@@Base+0x206c>
   36e48:	b	36cc8 <sepol_msg_default_handler@@Base+0x1f8c>
   36e4c:	ldr	r3, [sl, #16]
   36e50:	cmp	r3, #0
   36e54:	beq	36e3c <sepol_msg_default_handler@@Base+0x2100>
   36e58:	ldr	r6, [r3]
   36e5c:	mov	sl, r3
   36e60:	b	36da0 <sepol_msg_default_handler@@Base+0x2064>
   36e64:	ldr	r2, [r7, #28]
   36e68:	cmp	r2, #0
   36e6c:	beq	36f80 <sepol_msg_default_handler@@Base+0x2244>
   36e70:	ldr	ip, [r2, #12]
   36e74:	cmp	ip, #0
   36e78:	beq	36d18 <sepol_msg_default_handler@@Base+0x1fdc>
   36e7c:	ldr	r0, [pc, #376]	; 36ffc <sepol_msg_default_handler@@Base+0x22c0>
   36e80:	mov	r3, #3
   36e84:	ldr	lr, [pc, #372]	; 37000 <sepol_msg_default_handler@@Base+0x22c4>
   36e88:	mov	r1, r2
   36e8c:	add	r0, pc, r0
   36e90:	str	r3, [r2]
   36e94:	add	lr, pc, lr
   36e98:	add	r0, r0, #220	; 0xdc
   36e9c:	str	lr, [r2, #4]
   36ea0:	mov	r3, r6
   36ea4:	str	r0, [r2, #8]
   36ea8:	ldr	r0, [r2, #16]
   36eac:	ldr	r2, [pc, #336]	; 37004 <sepol_msg_default_handler@@Base+0x22c8>
   36eb0:	add	r2, pc, r2
   36eb4:	blx	ip
   36eb8:	b	36d18 <sepol_msg_default_handler@@Base+0x1fdc>
   36ebc:	ldr	r3, [r7, #28]
   36ec0:	cmp	r3, #0
   36ec4:	beq	36f8c <sepol_msg_default_handler@@Base+0x2250>
   36ec8:	ldr	ip, [r3, #12]
   36ecc:	cmp	ip, #0
   36ed0:	beq	36f14 <sepol_msg_default_handler@@Base+0x21d8>
   36ed4:	ldr	r2, [pc, #300]	; 37008 <sepol_msg_default_handler@@Base+0x22cc>
   36ed8:	mov	lr, #1
   36edc:	ldr	r0, [pc, #296]	; 3700c <sepol_msg_default_handler@@Base+0x22d0>
   36ee0:	mov	r1, r3
   36ee4:	add	r2, pc, r2
   36ee8:	str	lr, [r3]
   36eec:	add	r0, pc, r0
   36ef0:	add	r2, r2, #220	; 0xdc
   36ef4:	stmib	r3, {r0, r2}
   36ef8:	mvn	lr, #0
   36efc:	ldr	r2, [pc, #268]	; 37010 <sepol_msg_default_handler@@Base+0x22d4>
   36f00:	ldr	r0, [r3, #16]
   36f04:	add	r2, pc, r2
   36f08:	str	lr, [sp, #8]
   36f0c:	blx	ip
   36f10:	b	36cc8 <sepol_msg_default_handler@@Base+0x1f8c>
   36f14:	mvn	r3, #0
   36f18:	str	r3, [sp, #8]
   36f1c:	b	36cc8 <sepol_msg_default_handler@@Base+0x1f8c>
   36f20:	ldr	r3, [r7, #28]
   36f24:	cmp	r3, #0
   36f28:	beq	36f98 <sepol_msg_default_handler@@Base+0x225c>
   36f2c:	ldr	ip, [r3, #12]
   36f30:	cmp	ip, #0
   36f34:	beq	36f6c <sepol_msg_default_handler@@Base+0x2230>
   36f38:	ldr	r2, [pc, #212]	; 37014 <sepol_msg_default_handler@@Base+0x22d8>
   36f3c:	mov	lr, #1
   36f40:	ldr	r0, [pc, #208]	; 37018 <sepol_msg_default_handler@@Base+0x22dc>
   36f44:	mov	r1, r3
   36f48:	add	r2, pc, r2
   36f4c:	str	lr, [r3]
   36f50:	add	r0, pc, r0
   36f54:	add	r2, r2, #220	; 0xdc
   36f58:	stmib	r3, {r0, r2}
   36f5c:	ldr	r2, [pc, #184]	; 3701c <sepol_msg_default_handler@@Base+0x22e0>
   36f60:	ldr	r0, [r3, #16]
   36f64:	add	r2, pc, r2
   36f68:	blx	ip
   36f6c:	mov	r0, r6
   36f70:	mvn	r3, #0
   36f74:	str	r3, [sp, #8]
   36f78:	bl	14040 <__assert_fail@plt+0x31d0>
   36f7c:	b	36cc8 <sepol_msg_default_handler@@Base+0x1f8c>
   36f80:	ldr	r3, [pc, #152]	; 37020 <sepol_msg_default_handler@@Base+0x22e4>
   36f84:	ldr	r2, [r8, r3]
   36f88:	b	36e70 <sepol_msg_default_handler@@Base+0x2134>
   36f8c:	ldr	r3, [pc, #140]	; 37020 <sepol_msg_default_handler@@Base+0x22e4>
   36f90:	ldr	r3, [r8, r3]
   36f94:	b	36ec8 <sepol_msg_default_handler@@Base+0x218c>
   36f98:	ldr	r3, [pc, #128]	; 37020 <sepol_msg_default_handler@@Base+0x22e4>
   36f9c:	ldr	r3, [r8, r3]
   36fa0:	b	36f2c <sepol_msg_default_handler@@Base+0x21f0>
   36fa4:	bl	10cd8 <__stack_chk_fail@plt>
   36fa8:	ldr	r3, [pc, #116]	; 37024 <sepol_msg_default_handler@@Base+0x22e8>
   36fac:	movw	r2, #782	; 0x30e
   36fb0:	ldr	r0, [pc, #112]	; 37028 <sepol_msg_default_handler@@Base+0x22ec>
   36fb4:	ldr	r1, [pc, #112]	; 3702c <sepol_msg_default_handler@@Base+0x22f0>
   36fb8:	add	r3, pc, r3
   36fbc:	add	r0, pc, r0
   36fc0:	add	r3, r3, #240	; 0xf0
   36fc4:	add	r1, pc, r1
   36fc8:	bl	10e70 <__assert_fail@plt>
   36fcc:	ldr	r3, [pc, #92]	; 37030 <sepol_msg_default_handler@@Base+0x22f4>
   36fd0:	movw	r2, #761	; 0x2f9
   36fd4:	ldr	r0, [pc, #88]	; 37034 <sepol_msg_default_handler@@Base+0x22f8>
   36fd8:	ldr	r1, [pc, #88]	; 37038 <sepol_msg_default_handler@@Base+0x22fc>
   36fdc:	add	r3, pc, r3
   36fe0:	add	r0, pc, r0
   36fe4:	add	r3, r3, #240	; 0xf0
   36fe8:	add	r1, pc, r1
   36fec:	bl	10e70 <__assert_fail@plt>
   36ff0:	andeq	r2, r2, r4, ror #6
   36ff4:	strheq	r0, [r0], -ip
   36ff8:	andeq	sp, r0, ip, lsr #32
   36ffc:	andeq	pc, r0, r8, ror r8	; <UNPREDICTABLE>
   37000:	ldrdeq	ip, [r0], -r8
   37004:	andeq	pc, r0, r4, lsr #26
   37008:	andeq	pc, r0, r0, lsr #16
   3700c:	andeq	ip, r0, r0, lsl #5
   37010:	ldrdeq	ip, [r0], -r8
   37014:			; <UNDEFINED> instruction: 0x0000f7bc
   37018:	andeq	ip, r0, ip, lsl r2
   3701c:	andeq	ip, r0, r8, ror sl
   37020:	andeq	r0, r0, ip, asr #1
   37024:	andeq	pc, r0, ip, asr #14
   37028:	andeq	pc, r0, r8, ror #24
   3702c:	andeq	pc, r0, r4, lsr #23
   37030:	andeq	pc, r0, r8, lsr #14
   37034:	andeq	pc, r0, r0, lsl ip	; <UNPREDICTABLE>
   37038:	andeq	pc, r0, r0, lsl #23
   3703c:	ldr	ip, [r1, #40]	; 0x28
   37040:	push	{r3, r4, r5, r6, r7, lr}
   37044:	cmp	ip, #0
   37048:	ldr	r5, [pc, #328]	; 37198 <sepol_msg_default_handler@@Base+0x245c>
   3704c:	mov	r4, r1
   37050:	mov	r6, r2
   37054:	mov	r7, r0
   37058:	add	r5, pc, r5
   3705c:	bne	37068 <sepol_msg_default_handler@@Base+0x232c>
   37060:	mov	r0, #0
   37064:	pop	{r3, r4, r5, r6, r7, pc}
   37068:	ldr	r1, [r2, #20]
   3706c:	mov	r2, #2
   37070:	bl	307c0 <policydb_user_cache@@Base+0xfea4>
   37074:	cmp	r0, #0
   37078:	beq	37060 <sepol_msg_default_handler@@Base+0x2324>
   3707c:	ldr	r2, [r4, #40]	; 0x28
   37080:	mov	r1, r7
   37084:	ldr	r0, [r6, #24]
   37088:	ldr	r3, [r6, #12]
   3708c:	sub	r2, r2, #-1073741823	; 0xc0000001
   37090:	ldr	r0, [r0, #40]	; 0x28
   37094:	ldr	r4, [r3, r2, lsl #2]
   37098:	bl	14a90 <__assert_fail@plt+0x3c20>
   3709c:	cmp	r0, #0
   370a0:	beq	3711c <sepol_msg_default_handler@@Base+0x23e0>
   370a4:	ldr	r3, [r0, #40]	; 0x28
   370a8:	cmp	r3, #0
   370ac:	beq	37114 <sepol_msg_default_handler@@Base+0x23d8>
   370b0:	cmp	r4, r3
   370b4:	beq	37114 <sepol_msg_default_handler@@Base+0x23d8>
   370b8:	ldr	r2, [r6, #28]
   370bc:	cmp	r2, #0
   370c0:	beq	37180 <sepol_msg_default_handler@@Base+0x2444>
   370c4:	ldr	ip, [r2, #12]
   370c8:	cmp	ip, #0
   370cc:	beq	37178 <sepol_msg_default_handler@@Base+0x243c>
   370d0:	ldr	r4, [pc, #196]	; 3719c <sepol_msg_default_handler@@Base+0x2460>
   370d4:	mov	lr, #1
   370d8:	ldr	r5, [pc, #192]	; 371a0 <sepol_msg_default_handler@@Base+0x2464>
   370dc:	mov	r1, r2
   370e0:	add	r4, pc, r4
   370e4:	ldr	r0, [r2, #16]
   370e8:	str	lr, [r2]
   370ec:	add	r5, pc, r5
   370f0:	add	r4, r4, #260	; 0x104
   370f4:	str	r5, [r2, #4]
   370f8:	str	r4, [r2, #8]
   370fc:	mov	r3, r7
   37100:	ldr	r2, [pc, #156]	; 371a4 <sepol_msg_default_handler@@Base+0x2468>
   37104:	add	r2, pc, r2
   37108:	blx	ip
   3710c:	mvn	r0, #0
   37110:	pop	{r3, r4, r5, r6, r7, pc}
   37114:	str	r4, [r0, #40]	; 0x28
   37118:	b	37060 <sepol_msg_default_handler@@Base+0x2324>
   3711c:	ldr	r2, [r6, #28]
   37120:	cmp	r2, #0
   37124:	beq	3718c <sepol_msg_default_handler@@Base+0x2450>
   37128:	ldr	ip, [r2, #12]
   3712c:	cmp	ip, #0
   37130:	beq	37178 <sepol_msg_default_handler@@Base+0x243c>
   37134:	ldr	r4, [pc, #108]	; 371a8 <sepol_msg_default_handler@@Base+0x246c>
   37138:	mov	lr, #1
   3713c:	ldr	r5, [pc, #104]	; 371ac <sepol_msg_default_handler@@Base+0x2470>
   37140:	mov	r1, r2
   37144:	add	r4, pc, r4
   37148:	ldr	r0, [r2, #16]
   3714c:	str	lr, [r2]
   37150:	add	r5, pc, r5
   37154:	add	r4, r4, #260	; 0x104
   37158:	str	r5, [r2, #4]
   3715c:	str	r4, [r2, #8]
   37160:	mov	r3, r7
   37164:	ldr	r2, [pc, #68]	; 371b0 <sepol_msg_default_handler@@Base+0x2474>
   37168:	add	r2, pc, r2
   3716c:	blx	ip
   37170:	mvn	r0, #0
   37174:	pop	{r3, r4, r5, r6, r7, pc}
   37178:	mvn	r0, #0
   3717c:	pop	{r3, r4, r5, r6, r7, pc}
   37180:	ldr	r3, [pc, #44]	; 371b4 <sepol_msg_default_handler@@Base+0x2478>
   37184:	ldr	r2, [r5, r3]
   37188:	b	370c4 <sepol_msg_default_handler@@Base+0x2388>
   3718c:	ldr	r3, [pc, #32]	; 371b4 <sepol_msg_default_handler@@Base+0x2478>
   37190:	ldr	r2, [r5, r3]
   37194:	b	37128 <sepol_msg_default_handler@@Base+0x23ec>
   37198:	andeq	r1, r2, r0, lsr #31
   3719c:	andeq	pc, r0, r4, lsr #12
   371a0:	andeq	ip, r0, r0, lsl #1
   371a4:	andeq	ip, r0, ip, asr r7
   371a8:	andeq	pc, r0, r0, asr #11
   371ac:	andeq	ip, r0, ip, lsl r0
   371b0:	andeq	ip, r0, r8, lsl r7
   371b4:	andeq	r0, r0, ip, asr #1
   371b8:	ldr	ip, [r1, #24]
   371bc:	push	{r3, r4, r5, r6, r7, lr}
   371c0:	cmp	ip, #0
   371c4:	ldr	r5, [pc, #328]	; 37314 <sepol_msg_default_handler@@Base+0x25d8>
   371c8:	mov	r4, r1
   371cc:	mov	r6, r2
   371d0:	mov	r7, r0
   371d4:	add	r5, pc, r5
   371d8:	bne	371e4 <sepol_msg_default_handler@@Base+0x24a8>
   371dc:	mov	r0, #0
   371e0:	pop	{r3, r4, r5, r6, r7, pc}
   371e4:	ldr	r1, [r2, #20]
   371e8:	mov	r2, #3
   371ec:	bl	307c0 <policydb_user_cache@@Base+0xfea4>
   371f0:	cmp	r0, #0
   371f4:	beq	371dc <sepol_msg_default_handler@@Base+0x24a0>
   371f8:	ldr	r2, [r4, #24]
   371fc:	mov	r1, r7
   37200:	ldr	r0, [r6, #24]
   37204:	ldr	r3, [r6, #4]
   37208:	sub	r2, r2, #-1073741823	; 0xc0000001
   3720c:	ldr	r0, [r0, #48]	; 0x30
   37210:	ldr	r4, [r3, r2, lsl #2]
   37214:	bl	14a90 <__assert_fail@plt+0x3c20>
   37218:	cmp	r0, #0
   3721c:	beq	37298 <sepol_msg_default_handler@@Base+0x255c>
   37220:	ldr	r3, [r0, #24]
   37224:	cmp	r3, #0
   37228:	beq	37290 <sepol_msg_default_handler@@Base+0x2554>
   3722c:	cmp	r4, r3
   37230:	beq	37290 <sepol_msg_default_handler@@Base+0x2554>
   37234:	ldr	r2, [r6, #28]
   37238:	cmp	r2, #0
   3723c:	beq	372fc <sepol_msg_default_handler@@Base+0x25c0>
   37240:	ldr	ip, [r2, #12]
   37244:	cmp	ip, #0
   37248:	beq	372f4 <sepol_msg_default_handler@@Base+0x25b8>
   3724c:	ldr	r4, [pc, #196]	; 37318 <sepol_msg_default_handler@@Base+0x25dc>
   37250:	mov	lr, #1
   37254:	ldr	r5, [pc, #192]	; 3731c <sepol_msg_default_handler@@Base+0x25e0>
   37258:	mov	r1, r2
   3725c:	add	r4, pc, r4
   37260:	ldr	r0, [r2, #16]
   37264:	str	lr, [r2]
   37268:	add	r5, pc, r5
   3726c:	add	r4, r4, #288	; 0x120
   37270:	str	r5, [r2, #4]
   37274:	str	r4, [r2, #8]
   37278:	mov	r3, r7
   3727c:	ldr	r2, [pc, #156]	; 37320 <sepol_msg_default_handler@@Base+0x25e4>
   37280:	add	r2, pc, r2
   37284:	blx	ip
   37288:	mvn	r0, #0
   3728c:	pop	{r3, r4, r5, r6, r7, pc}
   37290:	str	r4, [r0, #24]
   37294:	b	371dc <sepol_msg_default_handler@@Base+0x24a0>
   37298:	ldr	r2, [r6, #28]
   3729c:	cmp	r2, #0
   372a0:	beq	37308 <sepol_msg_default_handler@@Base+0x25cc>
   372a4:	ldr	ip, [r2, #12]
   372a8:	cmp	ip, #0
   372ac:	beq	372f4 <sepol_msg_default_handler@@Base+0x25b8>
   372b0:	ldr	r4, [pc, #108]	; 37324 <sepol_msg_default_handler@@Base+0x25e8>
   372b4:	mov	lr, #1
   372b8:	ldr	r5, [pc, #104]	; 37328 <sepol_msg_default_handler@@Base+0x25ec>
   372bc:	mov	r1, r2
   372c0:	add	r4, pc, r4
   372c4:	ldr	r0, [r2, #16]
   372c8:	str	lr, [r2]
   372cc:	add	r5, pc, r5
   372d0:	add	r4, r4, #288	; 0x120
   372d4:	str	r5, [r2, #4]
   372d8:	str	r4, [r2, #8]
   372dc:	mov	r3, r7
   372e0:	ldr	r2, [pc, #68]	; 3732c <sepol_msg_default_handler@@Base+0x25f0>
   372e4:	add	r2, pc, r2
   372e8:	blx	ip
   372ec:	mvn	r0, #0
   372f0:	pop	{r3, r4, r5, r6, r7, pc}
   372f4:	mvn	r0, #0
   372f8:	pop	{r3, r4, r5, r6, r7, pc}
   372fc:	ldr	r3, [pc, #44]	; 37330 <sepol_msg_default_handler@@Base+0x25f4>
   37300:	ldr	r2, [r5, r3]
   37304:	b	37240 <sepol_msg_default_handler@@Base+0x2504>
   37308:	ldr	r3, [pc, #32]	; 37330 <sepol_msg_default_handler@@Base+0x25f4>
   3730c:	ldr	r2, [r5, r3]
   37310:	b	372a4 <sepol_msg_default_handler@@Base+0x2568>
   37314:	andeq	r1, r2, r4, lsr #28
   37318:	andeq	pc, r0, r8, lsr #9
   3731c:	andeq	fp, r0, r4, lsl #30
   37320:	andeq	ip, r0, r0, ror #11
   37324:	andeq	pc, r0, r4, asr #8
   37328:	andeq	fp, r0, r0, lsr #29
   3732c:			; <UNDEFINED> instruction: 0x0000c5b8
   37330:	andeq	r0, r0, ip, asr #1
   37334:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   37338:	sub	sp, sp, #16
   3733c:	ldr	r4, [pc, #592]	; 37594 <sepol_msg_default_handler@@Base+0x2858>
   37340:	mov	r6, r1
   37344:	ldr	ip, [pc, #588]	; 37598 <sepol_msg_default_handler@@Base+0x285c>
   37348:	mov	r8, r2
   3734c:	add	r4, pc, r4
   37350:	ldr	r7, [r1, #8]
   37354:	mov	r9, r0
   37358:	ldr	r5, [r4, ip]
   3735c:	cmp	r7, #1
   37360:	ldr	ip, [r5]
   37364:	str	ip, [sp, #12]
   37368:	beq	3738c <sepol_msg_default_handler@@Base+0x2650>
   3736c:	mov	r6, #0
   37370:	ldr	r2, [sp, #12]
   37374:	mov	r0, r6
   37378:	ldr	r3, [r5]
   3737c:	cmp	r2, r3
   37380:	bne	37590 <sepol_msg_default_handler@@Base+0x2854>
   37384:	add	sp, sp, #16
   37388:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3738c:	ldr	r1, [r2, #20]
   37390:	mov	r2, #3
   37394:	bl	307c0 <policydb_user_cache@@Base+0xfea4>
   37398:	cmp	r0, #0
   3739c:	beq	3736c <sepol_msg_default_handler@@Base+0x2630>
   373a0:	ldr	r3, [r8]
   373a4:	cmp	r3, #0
   373a8:	beq	37400 <sepol_msg_default_handler@@Base+0x26c4>
   373ac:	ldr	r2, [r8, #28]
   373b0:	cmp	r2, #0
   373b4:	beq	37554 <sepol_msg_default_handler@@Base+0x2818>
   373b8:	ldr	ip, [r2, #12]
   373bc:	cmp	ip, #0
   373c0:	beq	37400 <sepol_msg_default_handler@@Base+0x26c4>
   373c4:	ldr	r0, [pc, #464]	; 3759c <sepol_msg_default_handler@@Base+0x2860>
   373c8:	mov	r3, #3
   373cc:	ldr	lr, [pc, #460]	; 375a0 <sepol_msg_default_handler@@Base+0x2864>
   373d0:	mov	r1, r2
   373d4:	add	r0, pc, r0
   373d8:	str	r3, [r2]
   373dc:	add	r0, r0, #316	; 0x13c
   373e0:	add	lr, pc, lr
   373e4:	str	r0, [r2, #8]
   373e8:	mov	r3, r9
   373ec:	str	lr, [r2, #4]
   373f0:	ldr	r0, [r2, #16]
   373f4:	ldr	r2, [pc, #424]	; 375a4 <sepol_msg_default_handler@@Base+0x2868>
   373f8:	add	r2, pc, r2
   373fc:	blx	ip
   37400:	ldr	r3, [r8, #24]
   37404:	mov	r1, r9
   37408:	ldr	r0, [r3, #48]	; 0x30
   3740c:	bl	14a90 <__assert_fail@plt+0x3c20>
   37410:	subs	sl, r0, #0
   37414:	beq	37490 <sepol_msg_default_handler@@Base+0x2754>
   37418:	add	r7, sp, #4
   3741c:	add	r0, r6, #12
   37420:	ldr	r2, [r8, #4]
   37424:	mov	r1, r7
   37428:	bl	34e34 <sepol_msg_default_handler@@Base+0xf8>
   3742c:	cmp	r0, #0
   37430:	beq	374ec <sepol_msg_default_handler@@Base+0x27b0>
   37434:	ldr	r3, [r8, #28]
   37438:	cmp	r3, #0
   3743c:	beq	37560 <sepol_msg_default_handler@@Base+0x2824>
   37440:	ldr	ip, [r3, #12]
   37444:	cmp	ip, #0
   37448:	beq	37488 <sepol_msg_default_handler@@Base+0x274c>
   3744c:	ldr	r2, [pc, #340]	; 375a8 <sepol_msg_default_handler@@Base+0x286c>
   37450:	mov	lr, #1
   37454:	ldr	r0, [pc, #336]	; 375ac <sepol_msg_default_handler@@Base+0x2870>
   37458:	mov	r1, r3
   3745c:	add	r2, pc, r2
   37460:	str	lr, [r3]
   37464:	add	r0, pc, r0
   37468:	add	r2, r2, #316	; 0x13c
   3746c:	stmib	r3, {r0, r2}
   37470:	mvn	r6, #0
   37474:	ldr	r2, [pc, #308]	; 375b0 <sepol_msg_default_handler@@Base+0x2874>
   37478:	ldr	r0, [r3, #16]
   3747c:	add	r2, pc, r2
   37480:	blx	ip
   37484:	b	37370 <sepol_msg_default_handler@@Base+0x2634>
   37488:	mvn	r6, #0
   3748c:	b	37370 <sepol_msg_default_handler@@Base+0x2634>
   37490:	ldr	r2, [r8, #28]
   37494:	cmp	r2, #0
   37498:	beq	37578 <sepol_msg_default_handler@@Base+0x283c>
   3749c:	ldr	ip, [r2, #12]
   374a0:	cmp	ip, #0
   374a4:	beq	37488 <sepol_msg_default_handler@@Base+0x274c>
   374a8:	ldr	r4, [pc, #260]	; 375b4 <sepol_msg_default_handler@@Base+0x2878>
   374ac:	mov	lr, #1
   374b0:	ldr	r6, [pc, #256]	; 375b8 <sepol_msg_default_handler@@Base+0x287c>
   374b4:	mov	r1, r2
   374b8:	add	r4, pc, r4
   374bc:	ldr	r0, [r2, #16]
   374c0:	add	r6, pc, r6
   374c4:	add	r4, r4, #316	; 0x13c
   374c8:	str	r6, [r2, #4]
   374cc:	mov	r3, r9
   374d0:	str	r4, [r2, #8]
   374d4:	mvn	r6, #0
   374d8:	str	lr, [r2]
   374dc:	ldr	r2, [pc, #216]	; 375bc <sepol_msg_default_handler@@Base+0x2880>
   374e0:	add	r2, pc, r2
   374e4:	blx	ip
   374e8:	b	37370 <sepol_msg_default_handler@@Base+0x2634>
   374ec:	add	r0, sl, #12
   374f0:	mov	r1, r7
   374f4:	bl	141ec <__assert_fail@plt+0x337c>
   374f8:	subs	r6, r0, #0
   374fc:	beq	3756c <sepol_msg_default_handler@@Base+0x2830>
   37500:	ldr	r3, [r8, #28]
   37504:	cmp	r3, #0
   37508:	beq	37584 <sepol_msg_default_handler@@Base+0x2848>
   3750c:	ldr	ip, [r3, #12]
   37510:	cmp	ip, #0
   37514:	beq	37488 <sepol_msg_default_handler@@Base+0x274c>
   37518:	ldr	r2, [pc, #160]	; 375c0 <sepol_msg_default_handler@@Base+0x2884>
   3751c:	mov	lr, #1
   37520:	ldr	r0, [pc, #156]	; 375c4 <sepol_msg_default_handler@@Base+0x2888>
   37524:	mov	r1, r3
   37528:	add	r2, pc, r2
   3752c:	str	lr, [r3]
   37530:	add	r0, pc, r0
   37534:	add	r2, r2, #316	; 0x13c
   37538:	stmib	r3, {r0, r2}
   3753c:	mvn	r6, #0
   37540:	ldr	r2, [pc, #128]	; 375c8 <sepol_msg_default_handler@@Base+0x288c>
   37544:	ldr	r0, [r3, #16]
   37548:	add	r2, pc, r2
   3754c:	blx	ip
   37550:	b	37370 <sepol_msg_default_handler@@Base+0x2634>
   37554:	ldr	r3, [pc, #112]	; 375cc <sepol_msg_default_handler@@Base+0x2890>
   37558:	ldr	r2, [r4, r3]
   3755c:	b	373b8 <sepol_msg_default_handler@@Base+0x267c>
   37560:	ldr	r3, [pc, #100]	; 375cc <sepol_msg_default_handler@@Base+0x2890>
   37564:	ldr	r3, [r4, r3]
   37568:	b	37440 <sepol_msg_default_handler@@Base+0x2704>
   3756c:	mov	r0, r7
   37570:	bl	14040 <__assert_fail@plt+0x31d0>
   37574:	b	37370 <sepol_msg_default_handler@@Base+0x2634>
   37578:	ldr	r3, [pc, #76]	; 375cc <sepol_msg_default_handler@@Base+0x2890>
   3757c:	ldr	r2, [r4, r3]
   37580:	b	3749c <sepol_msg_default_handler@@Base+0x2760>
   37584:	ldr	r3, [pc, #64]	; 375cc <sepol_msg_default_handler@@Base+0x2890>
   37588:	ldr	r3, [r4, r3]
   3758c:	b	3750c <sepol_msg_default_handler@@Base+0x27d0>
   37590:	bl	10cd8 <__stack_chk_fail@plt>
   37594:	andeq	r1, r2, ip, lsr #25
   37598:	strheq	r0, [r0], -ip
   3759c:	andeq	pc, r0, r0, lsr r3	; <UNPREDICTABLE>
   375a0:	andeq	fp, r0, ip, lsl #27
   375a4:	andeq	pc, r0, r8, ror #16
   375a8:	andeq	pc, r0, r8, lsr #5
   375ac:	andeq	fp, r0, r8, lsl #26
   375b0:	ldrdeq	sp, [r0], -r8
   375b4:	andeq	pc, r0, ip, asr #4
   375b8:	andeq	fp, r0, ip, lsr #25
   375bc:	muleq	r0, r8, r7
   375c0:	ldrdeq	pc, [r0], -ip
   375c4:	andeq	fp, r0, ip, lsr ip
   375c8:	muleq	r0, r4, r4
   375cc:	andeq	r0, r0, ip, asr #1
   375d0:	push	{r4, r5, r6, r7, r8, lr}
   375d4:	mov	r4, r2
   375d8:	mov	r5, r1
   375dc:	mov	r2, #5
   375e0:	ldr	r1, [r4, #20]
   375e4:	mov	r8, r0
   375e8:	bl	307c0 <policydb_user_cache@@Base+0xfea4>
   375ec:	ldr	r6, [pc, #580]	; 37838 <sepol_msg_default_handler@@Base+0x2afc>
   375f0:	add	r6, pc, r6
   375f4:	cmp	r0, #0
   375f8:	popeq	{r4, r5, r6, r7, r8, pc}
   375fc:	ldr	r3, [r5, #8]
   37600:	tst	r3, #1
   37604:	bne	37680 <sepol_msg_default_handler@@Base+0x2944>
   37608:	ldr	r3, [r4]
   3760c:	cmp	r3, #0
   37610:	bne	37688 <sepol_msg_default_handler@@Base+0x294c>
   37614:	mov	r0, #12
   37618:	bl	10d44 <malloc@plt>
   3761c:	subs	r7, r0, #0
   37620:	beq	376ec <sepol_msg_default_handler@@Base+0x29b0>
   37624:	mov	r0, r8
   37628:	bl	10dd4 <__strdup@plt>
   3762c:	subs	r8, r0, #0
   37630:	beq	377c4 <sepol_msg_default_handler@@Base+0x2a88>
   37634:	ldr	r3, [r4, #24]
   37638:	mov	r1, r8
   3763c:	mov	r2, r7
   37640:	ldr	ip, [r3, #68]	; 0x44
   37644:	ldr	r0, [r3, #64]	; 0x40
   37648:	add	ip, ip, #1
   3764c:	str	ip, [r3, #68]	; 0x44
   37650:	str	ip, [r7]
   37654:	bl	147d0 <__assert_fail@plt+0x3960>
   37658:	cmp	r0, #0
   3765c:	bne	37760 <sepol_msg_default_handler@@Base+0x2a24>
   37660:	ldr	r2, [r5]
   37664:	ldr	r3, [r4, #8]
   37668:	ldr	r1, [r7]
   3766c:	sub	r2, r2, #-1073741823	; 0xc0000001
   37670:	str	r1, [r3, r2, lsl #2]
   37674:	ldmib	r5, {r2, r3}
   37678:	stmib	r7, {r2, r3}
   3767c:	pop	{r4, r5, r6, r7, r8, pc}
   37680:	mov	r0, #0
   37684:	pop	{r4, r5, r6, r7, r8, pc}
   37688:	ldr	r2, [r4, #28]
   3768c:	cmp	r2, #0
   37690:	beq	37748 <sepol_msg_default_handler@@Base+0x2a0c>
   37694:	ldr	ip, [r2, #12]
   37698:	cmp	ip, #0
   3769c:	beq	37614 <sepol_msg_default_handler@@Base+0x28d8>
   376a0:	ldr	r0, [pc, #404]	; 3783c <sepol_msg_default_handler@@Base+0x2b00>
   376a4:	mov	r1, r2
   376a8:	ldr	lr, [pc, #400]	; 37840 <sepol_msg_default_handler@@Base+0x2b04>
   376ac:	mov	r3, #3
   376b0:	add	r0, pc, r0
   376b4:	str	r3, [r2]
   376b8:	add	lr, pc, lr
   376bc:	add	r0, r0, #340	; 0x154
   376c0:	str	lr, [r2, #4]
   376c4:	mov	r3, r8
   376c8:	str	r0, [r2, #8]
   376cc:	ldr	r0, [r2, #16]
   376d0:	ldr	r2, [pc, #364]	; 37844 <sepol_msg_default_handler@@Base+0x2b08>
   376d4:	add	r2, pc, r2
   376d8:	blx	ip
   376dc:	mov	r0, #12
   376e0:	bl	10d44 <malloc@plt>
   376e4:	subs	r7, r0, #0
   376e8:	bne	37624 <sepol_msg_default_handler@@Base+0x28e8>
   376ec:	ldr	r3, [r4, #28]
   376f0:	cmp	r3, #0
   376f4:	beq	37754 <sepol_msg_default_handler@@Base+0x2a18>
   376f8:	ldr	ip, [r3, #12]
   376fc:	cmp	ip, #0
   37700:	beq	37740 <sepol_msg_default_handler@@Base+0x2a04>
   37704:	ldr	r2, [pc, #316]	; 37848 <sepol_msg_default_handler@@Base+0x2b0c>
   37708:	mov	lr, #1
   3770c:	ldr	r0, [pc, #312]	; 3784c <sepol_msg_default_handler@@Base+0x2b10>
   37710:	mov	r1, r3
   37714:	add	r2, pc, r2
   37718:	str	lr, [r3]
   3771c:	add	r0, pc, r0
   37720:	add	r2, r2, #340	; 0x154
   37724:	stmib	r3, {r0, r2}
   37728:	ldr	r2, [pc, #288]	; 37850 <sepol_msg_default_handler@@Base+0x2b14>
   3772c:	ldr	r0, [r3, #16]
   37730:	add	r2, pc, r2
   37734:	blx	ip
   37738:	mvn	r0, #0
   3773c:	pop	{r4, r5, r6, r7, r8, pc}
   37740:	mvn	r0, #0
   37744:	pop	{r4, r5, r6, r7, r8, pc}
   37748:	ldr	r3, [pc, #260]	; 37854 <sepol_msg_default_handler@@Base+0x2b18>
   3774c:	ldr	r2, [r6, r3]
   37750:	b	37694 <sepol_msg_default_handler@@Base+0x2958>
   37754:	ldr	r3, [pc, #248]	; 37854 <sepol_msg_default_handler@@Base+0x2b18>
   37758:	ldr	r3, [r6, r3]
   3775c:	b	376f8 <sepol_msg_default_handler@@Base+0x29bc>
   37760:	ldr	r3, [r4, #28]
   37764:	cmp	r3, #0
   37768:	beq	37820 <sepol_msg_default_handler@@Base+0x2ae4>
   3776c:	ldr	ip, [r3, #12]
   37770:	cmp	ip, #0
   37774:	beq	377ac <sepol_msg_default_handler@@Base+0x2a70>
   37778:	ldr	r2, [pc, #216]	; 37858 <sepol_msg_default_handler@@Base+0x2b1c>
   3777c:	mov	lr, #1
   37780:	ldr	r0, [pc, #212]	; 3785c <sepol_msg_default_handler@@Base+0x2b20>
   37784:	mov	r1, r3
   37788:	add	r2, pc, r2
   3778c:	str	lr, [r3]
   37790:	add	r0, pc, r0
   37794:	add	r2, r2, #340	; 0x154
   37798:	stmib	r3, {r0, r2}
   3779c:	ldr	r2, [pc, #188]	; 37860 <sepol_msg_default_handler@@Base+0x2b24>
   377a0:	ldr	r0, [r3, #16]
   377a4:	add	r2, pc, r2
   377a8:	blx	ip
   377ac:	mov	r0, r7
   377b0:	bl	10ca8 <free@plt>
   377b4:	mov	r0, r8
   377b8:	bl	10ca8 <free@plt>
   377bc:	mvn	r0, #0
   377c0:	pop	{r4, r5, r6, r7, r8, pc}
   377c4:	ldr	r3, [r4, #28]
   377c8:	cmp	r3, #0
   377cc:	beq	3782c <sepol_msg_default_handler@@Base+0x2af0>
   377d0:	ldr	ip, [r3, #12]
   377d4:	cmp	ip, #0
   377d8:	beq	37810 <sepol_msg_default_handler@@Base+0x2ad4>
   377dc:	ldr	r2, [pc, #128]	; 37864 <sepol_msg_default_handler@@Base+0x2b28>
   377e0:	mov	lr, #1
   377e4:	ldr	r0, [pc, #124]	; 37868 <sepol_msg_default_handler@@Base+0x2b2c>
   377e8:	mov	r1, r3
   377ec:	add	r2, pc, r2
   377f0:	str	lr, [r3]
   377f4:	add	r0, pc, r0
   377f8:	add	r2, r2, #340	; 0x154
   377fc:	stmib	r3, {r0, r2}
   37800:	ldr	r2, [pc, #100]	; 3786c <sepol_msg_default_handler@@Base+0x2b30>
   37804:	ldr	r0, [r3, #16]
   37808:	add	r2, pc, r2
   3780c:	blx	ip
   37810:	mov	r0, r7
   37814:	bl	10ca8 <free@plt>
   37818:	mvn	r0, #0
   3781c:	pop	{r4, r5, r6, r7, r8, pc}
   37820:	ldr	r3, [pc, #44]	; 37854 <sepol_msg_default_handler@@Base+0x2b18>
   37824:	ldr	r3, [r6, r3]
   37828:	b	3776c <sepol_msg_default_handler@@Base+0x2a30>
   3782c:	ldr	r3, [pc, #32]	; 37854 <sepol_msg_default_handler@@Base+0x2b18>
   37830:	ldr	r3, [r6, r3]
   37834:	b	377d0 <sepol_msg_default_handler@@Base+0x2a94>
   37838:	andeq	r1, r2, r8, lsl #20
   3783c:	andeq	pc, r0, r4, asr r0	; <UNPREDICTABLE>
   37840:			; <UNDEFINED> instruction: 0x0000bab4
   37844:	andeq	ip, r0, r8, lsl r3
   37848:	strdeq	lr, [r0], -r0
   3784c:	andeq	fp, r0, r0, asr sl
   37850:	andeq	ip, r0, ip, lsr #5
   37854:	andeq	r0, r0, ip, asr #1
   37858:	andeq	lr, r0, ip, ror pc
   3785c:	ldrdeq	fp, [r0], -ip
   37860:	muleq	r0, ip, r3
   37864:	andeq	lr, r0, r8, lsl pc
   37868:	andeq	fp, r0, r8, ror r9
   3786c:	ldrdeq	ip, [r0], -r4
   37870:	push	{r4, r5, r6, r7, r8, lr}
   37874:	mov	r4, r1
   37878:	ldr	r1, [r1, #8]
   3787c:	mov	r6, r0
   37880:	ldr	r7, [pc, #876]	; 37bf4 <sepol_msg_default_handler@@Base+0x2eb8>
   37884:	mov	r5, r2
   37888:	cmp	r1, #0
   3788c:	add	r7, pc, r7
   37890:	bne	37a48 <sepol_msg_default_handler@@Base+0x2d0c>
   37894:	ldr	r3, [r4, #4]
   37898:	cmp	r3, #0
   3789c:	bne	37a50 <sepol_msg_default_handler@@Base+0x2d14>
   378a0:	ldr	r0, [r4]
   378a4:	ldr	r1, [r5, #20]
   378a8:	sub	r0, r0, #-1073741823	; 0xc0000001
   378ac:	mov	r2, #3
   378b0:	ldr	r3, [r1, #100]	; 0x64
   378b4:	ldr	r0, [r3, r0, lsl #2]
   378b8:	bl	307c0 <policydb_user_cache@@Base+0xfea4>
   378bc:	cmp	r0, #0
   378c0:	beq	37a50 <sepol_msg_default_handler@@Base+0x2d14>
   378c4:	ldr	r3, [r5]
   378c8:	cmp	r3, #0
   378cc:	beq	37924 <sepol_msg_default_handler@@Base+0x2be8>
   378d0:	ldr	r2, [r5, #28]
   378d4:	cmp	r2, #0
   378d8:	beq	37ad4 <sepol_msg_default_handler@@Base+0x2d98>
   378dc:	ldr	ip, [r2, #12]
   378e0:	cmp	ip, #0
   378e4:	beq	37924 <sepol_msg_default_handler@@Base+0x2be8>
   378e8:	ldr	r0, [pc, #776]	; 37bf8 <sepol_msg_default_handler@@Base+0x2ebc>
   378ec:	mov	r3, #3
   378f0:	ldr	lr, [pc, #772]	; 37bfc <sepol_msg_default_handler@@Base+0x2ec0>
   378f4:	mov	r1, r2
   378f8:	add	r0, pc, r0
   378fc:	str	r3, [r2]
   37900:	add	r0, r0, #360	; 0x168
   37904:	add	lr, pc, lr
   37908:	str	r0, [r2, #8]
   3790c:	mov	r3, r6
   37910:	str	lr, [r2, #4]
   37914:	ldr	r0, [r2, #16]
   37918:	ldr	r2, [pc, #736]	; 37c00 <sepol_msg_default_handler@@Base+0x2ec4>
   3791c:	add	r2, pc, r2
   37920:	blx	ip
   37924:	mov	r0, r6
   37928:	bl	10dd4 <__strdup@plt>
   3792c:	subs	r8, r0, #0
   37930:	beq	37a80 <sepol_msg_default_handler@@Base+0x2d44>
   37934:	mov	r0, #28
   37938:	bl	10d44 <malloc@plt>
   3793c:	subs	r6, r0, #0
   37940:	beq	37b5c <sepol_msg_default_handler@@Base+0x2e20>
   37944:	mov	r3, r6
   37948:	mov	r2, #0
   3794c:	str	r2, [r3], #4
   37950:	add	r3, r3, #4
   37954:	str	r2, [r6, #4]
   37958:	str	r2, [r3], #4
   3795c:	str	r2, [r3], #4
   37960:	str	r2, [r3], #4
   37964:	str	r2, [r3], #4
   37968:	str	r2, [r3]
   3796c:	ldr	r3, [r4, #8]
   37970:	cmp	r3, r2
   37974:	beq	37a68 <sepol_msg_default_handler@@Base+0x2d2c>
   37978:	cmp	r3, #2
   3797c:	bne	37bd0 <sepol_msg_default_handler@@Base+0x2e94>
   37980:	ldr	r2, [r4, #4]
   37984:	ldr	r3, [r5, #4]
   37988:	sub	r2, r2, #-1073741823	; 0xc0000001
   3798c:	ldr	r3, [r3, r2, lsl #2]
   37990:	str	r3, [r6]
   37994:	ldr	r0, [r4, #20]
   37998:	mov	r1, r8
   3799c:	ldr	r3, [r5, #24]
   379a0:	mov	r2, r6
   379a4:	str	r0, [r6, #20]
   379a8:	ldr	r0, [r3, #48]	; 0x30
   379ac:	bl	147d0 <__assert_fail@plt+0x3960>
   379b0:	cmp	r0, #0
   379b4:	bne	37aec <sepol_msg_default_handler@@Base+0x2db0>
   379b8:	ldr	r2, [r4]
   379bc:	ldr	r3, [r5, #4]
   379c0:	ldr	r1, [r6]
   379c4:	sub	r2, r2, #-1073741823	; 0xc0000001
   379c8:	str	r1, [r3, r2, lsl #2]
   379cc:	ldr	r3, [r6, #20]
   379d0:	tst	r3, #1
   379d4:	beq	37a50 <sepol_msg_default_handler@@Base+0x2d14>
   379d8:	ldr	r0, [r5, #24]
   379dc:	mov	r2, #1
   379e0:	ldr	r1, [r6]
   379e4:	add	r0, r0, #320	; 0x140
   379e8:	bl	13c24 <__assert_fail@plt+0x2db4>
   379ec:	cmp	r0, #0
   379f0:	beq	37a50 <sepol_msg_default_handler@@Base+0x2d14>
   379f4:	ldr	r3, [r5, #28]
   379f8:	cmp	r3, #0
   379fc:	beq	37b50 <sepol_msg_default_handler@@Base+0x2e14>
   37a00:	ldr	ip, [r3, #12]
   37a04:	cmp	ip, #0
   37a08:	beq	37a40 <sepol_msg_default_handler@@Base+0x2d04>
   37a0c:	ldr	r2, [pc, #496]	; 37c04 <sepol_msg_default_handler@@Base+0x2ec8>
   37a10:	mov	lr, #1
   37a14:	ldr	r0, [pc, #492]	; 37c08 <sepol_msg_default_handler@@Base+0x2ecc>
   37a18:	mov	r1, r3
   37a1c:	add	r2, pc, r2
   37a20:	str	lr, [r3]
   37a24:	add	r0, pc, r0
   37a28:	add	r2, r2, #360	; 0x168
   37a2c:	stmib	r3, {r0, r2}
   37a30:	ldr	r2, [pc, #468]	; 37c0c <sepol_msg_default_handler@@Base+0x2ed0>
   37a34:	ldr	r0, [r3, #16]
   37a38:	add	r2, pc, r2
   37a3c:	blx	ip
   37a40:	mvn	r0, #0
   37a44:	pop	{r4, r5, r6, r7, r8, pc}
   37a48:	cmp	r1, #1
   37a4c:	bne	37a58 <sepol_msg_default_handler@@Base+0x2d1c>
   37a50:	mov	r0, #0
   37a54:	pop	{r4, r5, r6, r7, r8, pc}
   37a58:	cmp	r1, #2
   37a5c:	bne	378a0 <sepol_msg_default_handler@@Base+0x2b64>
   37a60:	ldr	r0, [r4, #4]
   37a64:	b	378a4 <sepol_msg_default_handler@@Base+0x2b68>
   37a68:	ldr	r2, [r4]
   37a6c:	ldr	r3, [r5, #4]
   37a70:	sub	r2, r2, #-1073741823	; 0xc0000001
   37a74:	ldr	r3, [r3, r2, lsl #2]
   37a78:	str	r3, [r6]
   37a7c:	b	37994 <sepol_msg_default_handler@@Base+0x2c58>
   37a80:	ldr	r3, [r5, #28]
   37a84:	cmp	r3, #0
   37a88:	beq	37ae0 <sepol_msg_default_handler@@Base+0x2da4>
   37a8c:	ldr	ip, [r3, #12]
   37a90:	cmp	ip, #0
   37a94:	beq	37a40 <sepol_msg_default_handler@@Base+0x2d04>
   37a98:	ldr	r2, [pc, #368]	; 37c10 <sepol_msg_default_handler@@Base+0x2ed4>
   37a9c:	mov	lr, #1
   37aa0:	ldr	r0, [pc, #364]	; 37c14 <sepol_msg_default_handler@@Base+0x2ed8>
   37aa4:	mov	r1, r3
   37aa8:	add	r2, pc, r2
   37aac:	str	lr, [r3]
   37ab0:	add	r0, pc, r0
   37ab4:	add	r2, r2, #360	; 0x168
   37ab8:	stmib	r3, {r0, r2}
   37abc:	ldr	r2, [pc, #340]	; 37c18 <sepol_msg_default_handler@@Base+0x2edc>
   37ac0:	ldr	r0, [r3, #16]
   37ac4:	add	r2, pc, r2
   37ac8:	blx	ip
   37acc:	mvn	r0, #0
   37ad0:	pop	{r4, r5, r6, r7, r8, pc}
   37ad4:	ldr	r3, [pc, #320]	; 37c1c <sepol_msg_default_handler@@Base+0x2ee0>
   37ad8:	ldr	r2, [r7, r3]
   37adc:	b	378dc <sepol_msg_default_handler@@Base+0x2ba0>
   37ae0:	ldr	r3, [pc, #308]	; 37c1c <sepol_msg_default_handler@@Base+0x2ee0>
   37ae4:	ldr	r3, [r7, r3]
   37ae8:	b	37a8c <sepol_msg_default_handler@@Base+0x2d50>
   37aec:	ldr	r3, [r5, #28]
   37af0:	cmp	r3, #0
   37af4:	beq	37bb8 <sepol_msg_default_handler@@Base+0x2e7c>
   37af8:	ldr	ip, [r3, #12]
   37afc:	cmp	ip, #0
   37b00:	beq	37b38 <sepol_msg_default_handler@@Base+0x2dfc>
   37b04:	ldr	r2, [pc, #276]	; 37c20 <sepol_msg_default_handler@@Base+0x2ee4>
   37b08:	mov	lr, #1
   37b0c:	ldr	r0, [pc, #272]	; 37c24 <sepol_msg_default_handler@@Base+0x2ee8>
   37b10:	mov	r1, r3
   37b14:	add	r2, pc, r2
   37b18:	str	lr, [r3]
   37b1c:	add	r0, pc, r0
   37b20:	add	r2, r2, #360	; 0x168
   37b24:	stmib	r3, {r0, r2}
   37b28:	ldr	r2, [pc, #248]	; 37c28 <sepol_msg_default_handler@@Base+0x2eec>
   37b2c:	ldr	r0, [r3, #16]
   37b30:	add	r2, pc, r2
   37b34:	blx	ip
   37b38:	mov	r0, r6
   37b3c:	bl	10ca8 <free@plt>
   37b40:	mov	r0, r8
   37b44:	bl	10ca8 <free@plt>
   37b48:	mvn	r0, #0
   37b4c:	pop	{r4, r5, r6, r7, r8, pc}
   37b50:	ldr	r3, [pc, #196]	; 37c1c <sepol_msg_default_handler@@Base+0x2ee0>
   37b54:	ldr	r3, [r7, r3]
   37b58:	b	37a00 <sepol_msg_default_handler@@Base+0x2cc4>
   37b5c:	ldr	r3, [r5, #28]
   37b60:	cmp	r3, #0
   37b64:	beq	37bc4 <sepol_msg_default_handler@@Base+0x2e88>
   37b68:	ldr	ip, [r3, #12]
   37b6c:	cmp	ip, #0
   37b70:	beq	37ba8 <sepol_msg_default_handler@@Base+0x2e6c>
   37b74:	ldr	r2, [pc, #176]	; 37c2c <sepol_msg_default_handler@@Base+0x2ef0>
   37b78:	mov	lr, #1
   37b7c:	ldr	r0, [pc, #172]	; 37c30 <sepol_msg_default_handler@@Base+0x2ef4>
   37b80:	mov	r1, r3
   37b84:	add	r2, pc, r2
   37b88:	str	lr, [r3]
   37b8c:	add	r0, pc, r0
   37b90:	add	r2, r2, #360	; 0x168
   37b94:	stmib	r3, {r0, r2}
   37b98:	ldr	r2, [pc, #148]	; 37c34 <sepol_msg_default_handler@@Base+0x2ef8>
   37b9c:	ldr	r0, [r3, #16]
   37ba0:	add	r2, pc, r2
   37ba4:	blx	ip
   37ba8:	mov	r0, r8
   37bac:	bl	10ca8 <free@plt>
   37bb0:	mvn	r0, #11
   37bb4:	pop	{r4, r5, r6, r7, r8, pc}
   37bb8:	ldr	r3, [pc, #92]	; 37c1c <sepol_msg_default_handler@@Base+0x2ee0>
   37bbc:	ldr	r3, [r7, r3]
   37bc0:	b	37af8 <sepol_msg_default_handler@@Base+0x2dbc>
   37bc4:	ldr	r3, [pc, #80]	; 37c1c <sepol_msg_default_handler@@Base+0x2ee0>
   37bc8:	ldr	r3, [r7, r3]
   37bcc:	b	37b68 <sepol_msg_default_handler@@Base+0x2e2c>
   37bd0:	ldr	r3, [pc, #96]	; 37c38 <sepol_msg_default_handler@@Base+0x2efc>
   37bd4:	movw	r2, #678	; 0x2a6
   37bd8:	ldr	r0, [pc, #92]	; 37c3c <sepol_msg_default_handler@@Base+0x2f00>
   37bdc:	ldr	r1, [pc, #92]	; 37c40 <sepol_msg_default_handler@@Base+0x2f04>
   37be0:	add	r3, pc, r3
   37be4:	add	r0, pc, r0
   37be8:	add	r3, r3, #380	; 0x17c
   37bec:	add	r1, pc, r1
   37bf0:	bl	10e70 <__assert_fail@plt>
   37bf4:	andeq	r1, r2, ip, ror #14
   37bf8:	andeq	lr, r0, ip, lsl #28
   37bfc:	andeq	fp, r0, r8, ror #16
   37c00:	andeq	fp, r0, r4, ror #31
   37c04:	andeq	lr, r0, r8, ror #25
   37c08:	andeq	fp, r0, r8, asr #14
   37c0c:	andeq	fp, r0, r4, lsr #31
   37c10:	andeq	lr, r0, ip, asr ip
   37c14:			; <UNDEFINED> instruction: 0x0000b6bc
   37c18:	andeq	fp, r0, r8, lsl pc
   37c1c:	andeq	r0, r0, ip, asr #1
   37c20:	strdeq	lr, [r0], -r0
   37c24:	andeq	fp, r0, r0, asr r6
   37c28:	andeq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
   37c2c:	andeq	lr, r0, r0, lsl #23
   37c30:	andeq	fp, r0, r0, ror #11
   37c34:	andeq	fp, r0, ip, lsr lr
   37c38:	andeq	lr, r0, r4, lsr #22
   37c3c:	andeq	sl, r0, r0, ror #29
   37c40:	andeq	lr, r0, ip, ror pc
   37c44:	push	{r4, r5, r6, r7, r8, lr}
   37c48:	mov	r4, r1
   37c4c:	ldr	r1, [r1, #8]
   37c50:	mov	r7, r0
   37c54:	ldr	r6, [pc, #904]	; 37fe4 <sepol_msg_default_handler@@Base+0x32a8>
   37c58:	mov	r5, r2
   37c5c:	cmp	r1, #0
   37c60:	add	r6, pc, r6
   37c64:	bne	37e08 <sepol_msg_default_handler@@Base+0x30cc>
   37c68:	ldr	r3, [r4, #4]
   37c6c:	cmp	r3, #0
   37c70:	beq	37e00 <sepol_msg_default_handler@@Base+0x30c4>
   37c74:	mov	r0, r7
   37c78:	ldr	r1, [r5, #20]
   37c7c:	mov	r2, #3
   37c80:	bl	307c0 <policydb_user_cache@@Base+0xfea4>
   37c84:	cmp	r0, #0
   37c88:	beq	37e00 <sepol_msg_default_handler@@Base+0x30c4>
   37c8c:	ldr	r3, [r5]
   37c90:	cmp	r3, #0
   37c94:	beq	37cec <sepol_msg_default_handler@@Base+0x2fb0>
   37c98:	ldr	r2, [r5, #28]
   37c9c:	cmp	r2, #0
   37ca0:	beq	37f40 <sepol_msg_default_handler@@Base+0x3204>
   37ca4:	ldr	ip, [r2, #12]
   37ca8:	cmp	ip, #0
   37cac:	beq	37cec <sepol_msg_default_handler@@Base+0x2fb0>
   37cb0:	ldr	r0, [pc, #816]	; 37fe8 <sepol_msg_default_handler@@Base+0x32ac>
   37cb4:	mov	r3, #3
   37cb8:	ldr	lr, [pc, #812]	; 37fec <sepol_msg_default_handler@@Base+0x32b0>
   37cbc:	mov	r1, r2
   37cc0:	add	r0, pc, r0
   37cc4:	str	r3, [r2]
   37cc8:	add	r0, r0, #400	; 0x190
   37ccc:	add	lr, pc, lr
   37cd0:	str	r0, [r2, #8]
   37cd4:	mov	r3, r7
   37cd8:	str	lr, [r2, #4]
   37cdc:	ldr	r0, [r2, #16]
   37ce0:	ldr	r2, [pc, #776]	; 37ff0 <sepol_msg_default_handler@@Base+0x32b4>
   37ce4:	add	r2, pc, r2
   37ce8:	blx	ip
   37cec:	mov	r0, r7
   37cf0:	bl	10dd4 <__strdup@plt>
   37cf4:	subs	r8, r0, #0
   37cf8:	beq	37e18 <sepol_msg_default_handler@@Base+0x30dc>
   37cfc:	mov	r0, #28
   37d00:	bl	10d44 <malloc@plt>
   37d04:	subs	r7, r0, #0
   37d08:	beq	37f70 <sepol_msg_default_handler@@Base+0x3234>
   37d0c:	mov	r3, r7
   37d10:	mov	r2, #0
   37d14:	str	r2, [r3], #4
   37d18:	add	r3, r3, #4
   37d1c:	str	r2, [r7, #4]
   37d20:	str	r2, [r3], #4
   37d24:	str	r2, [r3], #4
   37d28:	str	r2, [r3], #4
   37d2c:	str	r2, [r3], #4
   37d30:	str	r2, [r3]
   37d34:	ldr	r0, [r5, #24]
   37d38:	ldr	r1, [r4, #8]
   37d3c:	ldr	r2, [r4, #20]
   37d40:	ldr	r3, [r0, #52]	; 0x34
   37d44:	str	r1, [r7, #8]
   37d48:	add	r3, r3, #1
   37d4c:	str	r2, [r7, #20]
   37d50:	cmp	r3, #65536	; 0x10000
   37d54:	str	r3, [r0, #52]	; 0x34
   37d58:	str	r3, [r7]
   37d5c:	bcc	37dc4 <sepol_msg_default_handler@@Base+0x3088>
   37d60:	mov	r0, r8
   37d64:	bl	10ca8 <free@plt>
   37d68:	mov	r0, r7
   37d6c:	bl	10ca8 <free@plt>
   37d70:	ldr	r3, [r5, #28]
   37d74:	cmp	r3, #0
   37d78:	beq	37f4c <sepol_msg_default_handler@@Base+0x3210>
   37d7c:	ldr	ip, [r3, #12]
   37d80:	cmp	ip, #0
   37d84:	beq	37ed4 <sepol_msg_default_handler@@Base+0x3198>
   37d88:	ldr	r2, [pc, #612]	; 37ff4 <sepol_msg_default_handler@@Base+0x32b8>
   37d8c:	mov	lr, #1
   37d90:	ldr	r0, [pc, #608]	; 37ff8 <sepol_msg_default_handler@@Base+0x32bc>
   37d94:	mov	r1, r3
   37d98:	add	r2, pc, r2
   37d9c:	str	lr, [r3]
   37da0:	add	r0, pc, r0
   37da4:	add	r2, r2, #400	; 0x190
   37da8:	stmib	r3, {r0, r2}
   37dac:	ldr	r2, [pc, #584]	; 37ffc <sepol_msg_default_handler@@Base+0x32c0>
   37db0:	ldr	r0, [r3, #16]
   37db4:	add	r2, pc, r2
   37db8:	blx	ip
   37dbc:	mvn	r0, #0
   37dc0:	pop	{r4, r5, r6, r7, r8, pc}
   37dc4:	ldr	lr, [r4]
   37dc8:	mov	r1, r8
   37dcc:	ldr	ip, [r5, #4]
   37dd0:	mov	r4, #1
   37dd4:	sub	lr, lr, #-1073741823	; 0xc0000001
   37dd8:	ldr	r0, [r0, #48]	; 0x30
   37ddc:	mov	r2, r7
   37de0:	str	r4, [r7, #4]
   37de4:	str	r3, [ip, lr, lsl #2]
   37de8:	bl	147d0 <__assert_fail@plt+0x3960>
   37dec:	cmp	r0, #0
   37df0:	bne	37edc <sepol_msg_default_handler@@Base+0x31a0>
   37df4:	ldr	r3, [r7, #20]
   37df8:	tst	r3, #1
   37dfc:	bne	37e6c <sepol_msg_default_handler@@Base+0x3130>
   37e00:	mov	r0, #0
   37e04:	pop	{r4, r5, r6, r7, r8, pc}
   37e08:	cmp	r1, #2
   37e0c:	bne	37c74 <sepol_msg_default_handler@@Base+0x2f38>
   37e10:	mov	r0, #0
   37e14:	pop	{r4, r5, r6, r7, r8, pc}
   37e18:	ldr	r3, [r5, #28]
   37e1c:	cmp	r3, #0
   37e20:	beq	37f58 <sepol_msg_default_handler@@Base+0x321c>
   37e24:	ldr	ip, [r3, #12]
   37e28:	cmp	ip, #0
   37e2c:	beq	37ed4 <sepol_msg_default_handler@@Base+0x3198>
   37e30:	ldr	r2, [pc, #456]	; 38000 <sepol_msg_default_handler@@Base+0x32c4>
   37e34:	mov	lr, #1
   37e38:	ldr	r0, [pc, #452]	; 38004 <sepol_msg_default_handler@@Base+0x32c8>
   37e3c:	mov	r1, r3
   37e40:	add	r2, pc, r2
   37e44:	str	lr, [r3]
   37e48:	add	r0, pc, r0
   37e4c:	add	r2, r2, #400	; 0x190
   37e50:	stmib	r3, {r0, r2}
   37e54:	ldr	r2, [pc, #428]	; 38008 <sepol_msg_default_handler@@Base+0x32cc>
   37e58:	ldr	r0, [r3, #16]
   37e5c:	add	r2, pc, r2
   37e60:	blx	ip
   37e64:	mvn	r0, #0
   37e68:	pop	{r4, r5, r6, r7, r8, pc}
   37e6c:	ldr	r0, [r5, #24]
   37e70:	mov	r2, r4
   37e74:	ldr	r1, [r7]
   37e78:	add	r0, r0, #320	; 0x140
   37e7c:	bl	13c24 <__assert_fail@plt+0x2db4>
   37e80:	cmp	r0, #0
   37e84:	beq	37e00 <sepol_msg_default_handler@@Base+0x30c4>
   37e88:	ldr	r3, [r5, #28]
   37e8c:	cmp	r3, #0
   37e90:	beq	37fcc <sepol_msg_default_handler@@Base+0x3290>
   37e94:	ldr	ip, [r3, #12]
   37e98:	cmp	ip, #0
   37e9c:	beq	37ed4 <sepol_msg_default_handler@@Base+0x3198>
   37ea0:	ldr	r2, [pc, #356]	; 3800c <sepol_msg_default_handler@@Base+0x32d0>
   37ea4:	mov	lr, #1
   37ea8:	ldr	r0, [pc, #352]	; 38010 <sepol_msg_default_handler@@Base+0x32d4>
   37eac:	mov	r1, r3
   37eb0:	add	r2, pc, r2
   37eb4:	str	lr, [r3]
   37eb8:	add	r0, pc, r0
   37ebc:	add	r2, r2, #400	; 0x190
   37ec0:	stmib	r3, {r0, r2}
   37ec4:	ldr	r2, [pc, #328]	; 38014 <sepol_msg_default_handler@@Base+0x32d8>
   37ec8:	ldr	r0, [r3, #16]
   37ecc:	add	r2, pc, r2
   37ed0:	blx	ip
   37ed4:	mvn	r0, #0
   37ed8:	pop	{r4, r5, r6, r7, r8, pc}
   37edc:	mov	r0, r8
   37ee0:	bl	10ca8 <free@plt>
   37ee4:	mov	r0, r7
   37ee8:	bl	10ca8 <free@plt>
   37eec:	ldr	r3, [r5, #28]
   37ef0:	cmp	r3, #0
   37ef4:	beq	37f64 <sepol_msg_default_handler@@Base+0x3228>
   37ef8:	ldr	ip, [r3, #12]
   37efc:	cmp	ip, #0
   37f00:	beq	37ed4 <sepol_msg_default_handler@@Base+0x3198>
   37f04:	ldr	r2, [pc, #268]	; 38018 <sepol_msg_default_handler@@Base+0x32dc>
   37f08:	mov	lr, #1
   37f0c:	ldr	r0, [pc, #264]	; 3801c <sepol_msg_default_handler@@Base+0x32e0>
   37f10:	mov	r1, r3
   37f14:	add	r2, pc, r2
   37f18:	str	lr, [r3]
   37f1c:	add	r0, pc, r0
   37f20:	add	r2, r2, #400	; 0x190
   37f24:	stmib	r3, {r0, r2}
   37f28:	ldr	r2, [pc, #240]	; 38020 <sepol_msg_default_handler@@Base+0x32e4>
   37f2c:	ldr	r0, [r3, #16]
   37f30:	add	r2, pc, r2
   37f34:	blx	ip
   37f38:	mvn	r0, #0
   37f3c:	pop	{r4, r5, r6, r7, r8, pc}
   37f40:	ldr	r3, [pc, #220]	; 38024 <sepol_msg_default_handler@@Base+0x32e8>
   37f44:	ldr	r2, [r6, r3]
   37f48:	b	37ca4 <sepol_msg_default_handler@@Base+0x2f68>
   37f4c:	ldr	r3, [pc, #208]	; 38024 <sepol_msg_default_handler@@Base+0x32e8>
   37f50:	ldr	r3, [r6, r3]
   37f54:	b	37d7c <sepol_msg_default_handler@@Base+0x3040>
   37f58:	ldr	r3, [pc, #196]	; 38024 <sepol_msg_default_handler@@Base+0x32e8>
   37f5c:	ldr	r3, [r6, r3]
   37f60:	b	37e24 <sepol_msg_default_handler@@Base+0x30e8>
   37f64:	ldr	r3, [pc, #184]	; 38024 <sepol_msg_default_handler@@Base+0x32e8>
   37f68:	ldr	r3, [r6, r3]
   37f6c:	b	37ef8 <sepol_msg_default_handler@@Base+0x31bc>
   37f70:	ldr	r3, [r5, #28]
   37f74:	cmp	r3, #0
   37f78:	beq	37fd8 <sepol_msg_default_handler@@Base+0x329c>
   37f7c:	ldr	ip, [r3, #12]
   37f80:	cmp	ip, #0
   37f84:	beq	37fbc <sepol_msg_default_handler@@Base+0x3280>
   37f88:	ldr	r2, [pc, #152]	; 38028 <sepol_msg_default_handler@@Base+0x32ec>
   37f8c:	mov	lr, #1
   37f90:	ldr	r0, [pc, #148]	; 3802c <sepol_msg_default_handler@@Base+0x32f0>
   37f94:	mov	r1, r3
   37f98:	add	r2, pc, r2
   37f9c:	str	lr, [r3]
   37fa0:	add	r0, pc, r0
   37fa4:	add	r2, r2, #400	; 0x190
   37fa8:	stmib	r3, {r0, r2}
   37fac:	ldr	r2, [pc, #124]	; 38030 <sepol_msg_default_handler@@Base+0x32f4>
   37fb0:	ldr	r0, [r3, #16]
   37fb4:	add	r2, pc, r2
   37fb8:	blx	ip
   37fbc:	mov	r0, r8
   37fc0:	bl	10ca8 <free@plt>
   37fc4:	mvn	r0, #11
   37fc8:	pop	{r4, r5, r6, r7, r8, pc}
   37fcc:	ldr	r3, [pc, #80]	; 38024 <sepol_msg_default_handler@@Base+0x32e8>
   37fd0:	ldr	r3, [r6, r3]
   37fd4:	b	37e94 <sepol_msg_default_handler@@Base+0x3158>
   37fd8:	ldr	r3, [pc, #68]	; 38024 <sepol_msg_default_handler@@Base+0x32e8>
   37fdc:	ldr	r3, [r6, r3]
   37fe0:	b	37f7c <sepol_msg_default_handler@@Base+0x3240>
   37fe4:	muleq	r2, r8, r3
   37fe8:	andeq	lr, r0, r4, asr #20
   37fec:	andeq	fp, r0, r0, lsr #9
   37ff0:	andeq	lr, r0, ip, lsr #31
   37ff4:	andeq	lr, r0, ip, ror #18
   37ff8:	andeq	fp, r0, ip, asr #7
   37ffc:	strdeq	lr, [r0], -ip
   38000:	andeq	lr, r0, r4, asr #17
   38004:	andeq	fp, r0, r4, lsr #6
   38008:	andeq	fp, r0, r0, lsl #23
   3800c:	andeq	lr, r0, r4, asr r8
   38010:			; <UNDEFINED> instruction: 0x0000b2b4
   38014:	strdeq	lr, [r0], -r8
   38018:	strdeq	lr, [r0], -r0
   3801c:	andeq	fp, r0, r0, asr r2
   38020:	andeq	lr, r0, r0, lsl ip
   38024:	andeq	r0, r0, ip, asr #1
   38028:	andeq	lr, r0, ip, ror #14
   3802c:	andeq	fp, r0, ip, asr #3
   38030:	andeq	fp, r0, r8, lsr #20
   38034:	push	{r4, r5, r6, r7, r8, lr}
   38038:	mov	r4, r2
   3803c:	mov	r6, r1
   38040:	mov	r2, #7
   38044:	ldr	r1, [r4, #20]
   38048:	mov	r8, r0
   3804c:	bl	307c0 <policydb_user_cache@@Base+0xfea4>
   38050:	ldr	r7, [pc, #336]	; 381a8 <sepol_msg_default_handler@@Base+0x346c>
   38054:	add	r7, pc, r7
   38058:	cmp	r0, #0
   3805c:	popeq	{r4, r5, r6, r7, r8, pc}
   38060:	ldr	r3, [r4]
   38064:	cmp	r3, #0
   38068:	beq	380c0 <sepol_msg_default_handler@@Base+0x3384>
   3806c:	ldr	r2, [r4, #28]
   38070:	cmp	r2, #0
   38074:	beq	38188 <sepol_msg_default_handler@@Base+0x344c>
   38078:	ldr	ip, [r2, #12]
   3807c:	cmp	ip, #0
   38080:	beq	380c0 <sepol_msg_default_handler@@Base+0x3384>
   38084:	ldr	r0, [pc, #288]	; 381ac <sepol_msg_default_handler@@Base+0x3470>
   38088:	mov	r3, #3
   3808c:	ldr	lr, [pc, #284]	; 381b0 <sepol_msg_default_handler@@Base+0x3474>
   38090:	mov	r1, r2
   38094:	add	r0, pc, r0
   38098:	str	r3, [r2]
   3809c:	add	r0, r0, #420	; 0x1a4
   380a0:	add	lr, pc, lr
   380a4:	str	r0, [r2, #8]
   380a8:	mov	r3, r8
   380ac:	str	lr, [r2, #4]
   380b0:	ldr	r0, [r2, #16]
   380b4:	ldr	r2, [pc, #248]	; 381b4 <sepol_msg_default_handler@@Base+0x3478>
   380b8:	add	r2, pc, r2
   380bc:	blx	ip
   380c0:	mov	r0, #8
   380c4:	bl	10d44 <malloc@plt>
   380c8:	subs	r5, r0, #0
   380cc:	beq	38194 <sepol_msg_default_handler@@Base+0x3458>
   380d0:	bl	217f4 <policydb_user_cache@@Base+0xed8>
   380d4:	mov	r0, r8
   380d8:	bl	10dd4 <__strdup@plt>
   380dc:	subs	r8, r0, #0
   380e0:	beq	38194 <sepol_msg_default_handler@@Base+0x3458>
   380e4:	ldrb	r3, [r6, #4]
   380e8:	mov	r1, r8
   380ec:	ldr	r0, [r6]
   380f0:	mov	r2, r5
   380f4:	strb	r3, [r5, #4]
   380f8:	ldr	r3, [r4, #24]
   380fc:	str	r0, [r5]
   38100:	ldr	ip, [r3, #84]	; 0x54
   38104:	ldr	r0, [r3, #80]	; 0x50
   38108:	add	ip, ip, #1
   3810c:	str	ip, [r3, #84]	; 0x54
   38110:	bl	147d0 <__assert_fail@plt+0x3960>
   38114:	cmp	r0, #0
   38118:	popeq	{r4, r5, r6, r7, r8, pc}
   3811c:	ldr	r3, [r4, #28]
   38120:	cmp	r3, #0
   38124:	beq	3819c <sepol_msg_default_handler@@Base+0x3460>
   38128:	ldr	ip, [r3, #12]
   3812c:	cmp	ip, #0
   38130:	beq	38168 <sepol_msg_default_handler@@Base+0x342c>
   38134:	ldr	r2, [pc, #124]	; 381b8 <sepol_msg_default_handler@@Base+0x347c>
   38138:	mov	lr, #1
   3813c:	ldr	r0, [pc, #120]	; 381bc <sepol_msg_default_handler@@Base+0x3480>
   38140:	mov	r1, r3
   38144:	add	r2, pc, r2
   38148:	str	lr, [r3]
   3814c:	add	r0, pc, r0
   38150:	add	r2, r2, #420	; 0x1a4
   38154:	stmib	r3, {r0, r2}
   38158:	ldr	r2, [pc, #96]	; 381c0 <sepol_msg_default_handler@@Base+0x3484>
   3815c:	ldr	r0, [r3, #16]
   38160:	add	r2, pc, r2
   38164:	blx	ip
   38168:	mov	r0, r5
   3816c:	bl	21824 <policydb_user_cache@@Base+0xf08>
   38170:	mov	r0, r5
   38174:	bl	10ca8 <free@plt>
   38178:	mov	r0, r8
   3817c:	bl	10ca8 <free@plt>
   38180:	mvn	r0, #0
   38184:	pop	{r4, r5, r6, r7, r8, pc}
   38188:	ldr	r3, [pc, #52]	; 381c4 <sepol_msg_default_handler@@Base+0x3488>
   3818c:	ldr	r2, [r7, r3]
   38190:	b	38078 <sepol_msg_default_handler@@Base+0x333c>
   38194:	mov	r8, #0
   38198:	b	3811c <sepol_msg_default_handler@@Base+0x33e0>
   3819c:	ldr	r3, [pc, #32]	; 381c4 <sepol_msg_default_handler@@Base+0x3488>
   381a0:	ldr	r3, [r7, r3]
   381a4:	b	38128 <sepol_msg_default_handler@@Base+0x33ec>
   381a8:	andeq	r0, r2, r4, lsr #31
   381ac:	andeq	lr, r0, r0, ror r6
   381b0:	andeq	fp, r0, ip, asr #1
   381b4:	andeq	lr, r0, ip, lsl ip
   381b8:	andeq	lr, r0, r0, asr #11
   381bc:	andeq	fp, r0, r0, lsr #32
   381c0:	andeq	fp, r0, ip, ror r8
   381c4:	andeq	r0, r0, ip, asr #1
   381c8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   381cc:	mov	r4, r2
   381d0:	mov	r7, r1
   381d4:	mov	r2, #1
   381d8:	ldr	r1, [r4, #20]
   381dc:	mov	r9, r0
   381e0:	bl	307c0 <policydb_user_cache@@Base+0xfea4>
   381e4:	ldr	r8, [pc, #1604]	; 38830 <sepol_msg_default_handler@@Base+0x3af4>
   381e8:	add	r8, pc, r8
   381ec:	subs	r6, r0, #0
   381f0:	beq	38338 <sepol_msg_default_handler@@Base+0x35fc>
   381f4:	ldr	r3, [r4]
   381f8:	cmp	r3, #0
   381fc:	beq	38254 <sepol_msg_default_handler@@Base+0x3518>
   38200:	ldr	r2, [r4, #28]
   38204:	cmp	r2, #0
   38208:	beq	38648 <sepol_msg_default_handler@@Base+0x390c>
   3820c:	ldr	ip, [r2, #12]
   38210:	cmp	ip, #0
   38214:	beq	38254 <sepol_msg_default_handler@@Base+0x3518>
   38218:	ldr	r0, [pc, #1556]	; 38834 <sepol_msg_default_handler@@Base+0x3af8>
   3821c:	mov	r3, #3
   38220:	ldr	lr, [pc, #1552]	; 38838 <sepol_msg_default_handler@@Base+0x3afc>
   38224:	mov	r1, r2
   38228:	add	r0, pc, r0
   3822c:	str	r3, [r2]
   38230:	add	r0, r0, #440	; 0x1b8
   38234:	add	lr, pc, lr
   38238:	str	r0, [r2, #8]
   3823c:	mov	r3, r9
   38240:	str	lr, [r2, #4]
   38244:	ldr	r0, [r2, #16]
   38248:	ldr	r2, [pc, #1516]	; 3883c <sepol_msg_default_handler@@Base+0x3b00>
   3824c:	add	r2, pc, r2
   38250:	blx	ip
   38254:	mov	r0, #32
   38258:	bl	10d44 <malloc@plt>
   3825c:	subs	r5, r0, #0
   38260:	beq	3849c <sepol_msg_default_handler@@Base+0x3760>
   38264:	mov	ip, r5
   38268:	mov	lr, #0
   3826c:	add	r6, r5, #12
   38270:	str	lr, [ip], #4
   38274:	add	ip, ip, #4
   38278:	str	lr, [r5, #4]
   3827c:	mov	r0, r6
   38280:	mov	r1, #32
   38284:	str	lr, [ip], #4
   38288:	str	lr, [ip], #4
   3828c:	str	lr, [ip], #4
   38290:	str	lr, [ip], #4
   38294:	str	lr, [ip], #4
   38298:	str	lr, [ip]
   3829c:	bl	2bb54 <policydb_user_cache@@Base+0xb238>
   382a0:	cmp	r0, #0
   382a4:	bne	38654 <sepol_msg_default_handler@@Base+0x3918>
   382a8:	ldr	r3, [r4, #24]
   382ac:	ldr	r1, [r7]
   382b0:	ldr	r2, [r3, #36]	; 0x24
   382b4:	str	r1, [r5]
   382b8:	add	r2, r2, #1
   382bc:	str	r2, [r3, #36]	; 0x24
   382c0:	ldrb	r3, [r7, #28]
   382c4:	cmp	r3, #0
   382c8:	beq	38344 <sepol_msg_default_handler@@Base+0x3608>
   382cc:	ldrb	r2, [r5, #28]
   382d0:	cmp	r2, #0
   382d4:	beq	38340 <sepol_msg_default_handler@@Base+0x3604>
   382d8:	cmp	r3, r2
   382dc:	beq	38340 <sepol_msg_default_handler@@Base+0x3604>
   382e0:	ldr	r3, [r4, #28]
   382e4:	cmp	r3, #0
   382e8:	beq	38780 <sepol_msg_default_handler@@Base+0x3a44>
   382ec:	ldr	ip, [r3, #12]
   382f0:	cmp	ip, #0
   382f4:	beq	3832c <sepol_msg_default_handler@@Base+0x35f0>
   382f8:	ldr	r2, [pc, #1344]	; 38840 <sepol_msg_default_handler@@Base+0x3b04>
   382fc:	mov	lr, #1
   38300:	ldr	r0, [pc, #1340]	; 38844 <sepol_msg_default_handler@@Base+0x3b08>
   38304:	mov	r1, r3
   38308:	add	r2, pc, r2
   3830c:	str	lr, [r3]
   38310:	add	r0, pc, r0
   38314:	add	r2, r2, #460	; 0x1cc
   38318:	stmib	r3, {r0, r2}
   3831c:	ldr	r2, [pc, #1316]	; 38848 <sepol_msg_default_handler@@Base+0x3b0c>
   38320:	ldr	r0, [r3, #16]
   38324:	add	r2, pc, r2
   38328:	blx	ip
   3832c:	mov	r0, r5
   38330:	mvn	r6, #1
   38334:	bl	10ca8 <free@plt>
   38338:	mov	r0, r6
   3833c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   38340:	strb	r3, [r5, #28]
   38344:	ldrb	r3, [r7, #29]
   38348:	cmp	r3, #0
   3834c:	beq	383b8 <sepol_msg_default_handler@@Base+0x367c>
   38350:	ldrb	r2, [r5, #29]
   38354:	cmp	r2, #0
   38358:	beq	383b4 <sepol_msg_default_handler@@Base+0x3678>
   3835c:	cmp	r3, r2
   38360:	beq	383b4 <sepol_msg_default_handler@@Base+0x3678>
   38364:	ldr	r3, [r4, #28]
   38368:	cmp	r3, #0
   3836c:	beq	3863c <sepol_msg_default_handler@@Base+0x3900>
   38370:	ldr	ip, [r3, #12]
   38374:	cmp	ip, #0
   38378:	beq	3832c <sepol_msg_default_handler@@Base+0x35f0>
   3837c:	ldr	r2, [pc, #1224]	; 3884c <sepol_msg_default_handler@@Base+0x3b10>
   38380:	mov	lr, #1
   38384:	ldr	r0, [pc, #1220]	; 38850 <sepol_msg_default_handler@@Base+0x3b14>
   38388:	mov	r1, r3
   3838c:	add	r2, pc, r2
   38390:	str	lr, [r3]
   38394:	add	r0, pc, r0
   38398:	add	r2, r2, #460	; 0x1cc
   3839c:	stmib	r3, {r0, r2}
   383a0:	ldr	r2, [pc, #1196]	; 38854 <sepol_msg_default_handler@@Base+0x3b18>
   383a4:	ldr	r0, [r3, #16]
   383a8:	add	r2, pc, r2
   383ac:	blx	ip
   383b0:	b	3832c <sepol_msg_default_handler@@Base+0x35f0>
   383b4:	strb	r3, [r5, #29]
   383b8:	ldrb	r3, [r7, #30]
   383bc:	cmp	r3, #0
   383c0:	beq	3842c <sepol_msg_default_handler@@Base+0x36f0>
   383c4:	ldrb	r2, [r5, #30]
   383c8:	cmp	r2, #0
   383cc:	beq	38428 <sepol_msg_default_handler@@Base+0x36ec>
   383d0:	cmp	r3, r2
   383d4:	beq	38428 <sepol_msg_default_handler@@Base+0x36ec>
   383d8:	ldr	r3, [r4, #28]
   383dc:	cmp	r3, #0
   383e0:	beq	3878c <sepol_msg_default_handler@@Base+0x3a50>
   383e4:	ldr	ip, [r3, #12]
   383e8:	cmp	ip, #0
   383ec:	beq	3832c <sepol_msg_default_handler@@Base+0x35f0>
   383f0:	ldr	r2, [pc, #1120]	; 38858 <sepol_msg_default_handler@@Base+0x3b1c>
   383f4:	mov	lr, #1
   383f8:	ldr	r0, [pc, #1116]	; 3885c <sepol_msg_default_handler@@Base+0x3b20>
   383fc:	mov	r1, r3
   38400:	add	r2, pc, r2
   38404:	str	lr, [r3]
   38408:	add	r0, pc, r0
   3840c:	add	r2, r2, #460	; 0x1cc
   38410:	stmib	r3, {r0, r2}
   38414:	ldr	r2, [pc, #1092]	; 38860 <sepol_msg_default_handler@@Base+0x3b24>
   38418:	ldr	r0, [r3, #16]
   3841c:	add	r2, pc, r2
   38420:	blx	ip
   38424:	b	3832c <sepol_msg_default_handler@@Base+0x35f0>
   38428:	strb	r3, [r5, #30]
   3842c:	ldrb	r3, [r7, #31]
   38430:	cmp	r3, #0
   38434:	beq	384f8 <sepol_msg_default_handler@@Base+0x37bc>
   38438:	ldrb	r2, [r5, #31]
   3843c:	cmp	r2, #0
   38440:	beq	384f4 <sepol_msg_default_handler@@Base+0x37b8>
   38444:	cmp	r3, r2
   38448:	beq	384f4 <sepol_msg_default_handler@@Base+0x37b8>
   3844c:	ldr	r3, [r4, #28]
   38450:	cmp	r3, #0
   38454:	beq	38798 <sepol_msg_default_handler@@Base+0x3a5c>
   38458:	ldr	ip, [r3, #12]
   3845c:	cmp	ip, #0
   38460:	beq	3832c <sepol_msg_default_handler@@Base+0x35f0>
   38464:	ldr	r2, [pc, #1016]	; 38864 <sepol_msg_default_handler@@Base+0x3b28>
   38468:	mov	lr, #1
   3846c:	ldr	r0, [pc, #1012]	; 38868 <sepol_msg_default_handler@@Base+0x3b2c>
   38470:	mov	r1, r3
   38474:	add	r2, pc, r2
   38478:	str	lr, [r3]
   3847c:	add	r0, pc, r0
   38480:	add	r2, r2, #460	; 0x1cc
   38484:	stmib	r3, {r0, r2}
   38488:	ldr	r2, [pc, #988]	; 3886c <sepol_msg_default_handler@@Base+0x3b30>
   3848c:	ldr	r0, [r3, #16]
   38490:	add	r2, pc, r2
   38494:	blx	ip
   38498:	b	3832c <sepol_msg_default_handler@@Base+0x35f0>
   3849c:	ldr	r3, [r4, #28]
   384a0:	cmp	r3, #0
   384a4:	beq	386b0 <sepol_msg_default_handler@@Base+0x3974>
   384a8:	ldr	ip, [r3, #12]
   384ac:	cmp	ip, #0
   384b0:	beq	385e0 <sepol_msg_default_handler@@Base+0x38a4>
   384b4:	ldr	r2, [pc, #948]	; 38870 <sepol_msg_default_handler@@Base+0x3b34>
   384b8:	mov	lr, #1
   384bc:	ldr	r0, [pc, #944]	; 38874 <sepol_msg_default_handler@@Base+0x3b38>
   384c0:	mov	r1, r3
   384c4:	add	r2, pc, r2
   384c8:	str	lr, [r3]
   384cc:	add	r0, pc, r0
   384d0:	add	r2, r2, #440	; 0x1b8
   384d4:	stmib	r3, {r0, r2}
   384d8:	mvn	r6, #0
   384dc:	ldr	r2, [pc, #916]	; 38878 <sepol_msg_default_handler@@Base+0x3b3c>
   384e0:	ldr	r0, [r3, #16]
   384e4:	add	r2, pc, r2
   384e8:	blx	ip
   384ec:	mov	r0, r6
   384f0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   384f4:	strb	r3, [r5, #31]
   384f8:	mov	r0, r9
   384fc:	bl	10dd4 <__strdup@plt>
   38500:	subs	r9, r0, #0
   38504:	beq	387b0 <sepol_msg_default_handler@@Base+0x3a74>
   38508:	ldr	r3, [r4, #24]
   3850c:	mov	r1, r9
   38510:	mov	r2, r5
   38514:	ldr	r0, [r3, #32]
   38518:	bl	147d0 <__assert_fail@plt+0x3960>
   3851c:	cmp	r0, #0
   38520:	bne	38710 <sepol_msg_default_handler@@Base+0x39d4>
   38524:	ldr	r1, [pc, #848]	; 3887c <sepol_msg_default_handler@@Base+0x3b40>
   38528:	mov	r2, r6
   3852c:	ldr	r0, [r7, #12]
   38530:	add	r1, pc, r1
   38534:	bl	14b94 <__assert_fail@plt+0x3d24>
   38538:	subs	r6, r0, #0
   3853c:	beq	38594 <sepol_msg_default_handler@@Base+0x3858>
   38540:	ldr	r3, [r4, #28]
   38544:	cmp	r3, #0
   38548:	beq	38774 <sepol_msg_default_handler@@Base+0x3a38>
   3854c:	ldr	ip, [r3, #12]
   38550:	cmp	ip, #0
   38554:	beq	385e0 <sepol_msg_default_handler@@Base+0x38a4>
   38558:	ldr	r2, [pc, #800]	; 38880 <sepol_msg_default_handler@@Base+0x3b44>
   3855c:	mov	lr, #1
   38560:	ldr	r0, [pc, #796]	; 38884 <sepol_msg_default_handler@@Base+0x3b48>
   38564:	mov	r1, r3
   38568:	add	r2, pc, r2
   3856c:	str	lr, [r3]
   38570:	add	r0, pc, r0
   38574:	add	r2, r2, #440	; 0x1b8
   38578:	stmib	r3, {r0, r2}
   3857c:	mvn	r6, #0
   38580:	ldr	r2, [pc, #768]	; 38888 <sepol_msg_default_handler@@Base+0x3b4c>
   38584:	ldr	r0, [r3, #16]
   38588:	add	r2, pc, r2
   3858c:	blx	ip
   38590:	b	38338 <sepol_msg_default_handler@@Base+0x35fc>
   38594:	ldr	r0, [r7, #4]
   38598:	cmp	r0, #0
   3859c:	beq	38338 <sepol_msg_default_handler@@Base+0x35fc>
   385a0:	bl	10dd4 <__strdup@plt>
   385a4:	cmp	r0, #0
   385a8:	str	r0, [r5, #4]
   385ac:	beq	386bc <sepol_msg_default_handler@@Base+0x3980>
   385b0:	ldr	r3, [r4, #24]
   385b4:	mov	r1, r0
   385b8:	ldr	r0, [r3, #24]
   385bc:	bl	14a90 <__assert_fail@plt+0x3c20>
   385c0:	cmp	r0, #0
   385c4:	str	r0, [r5, #8]
   385c8:	beq	385e8 <sepol_msg_default_handler@@Base+0x38ac>
   385cc:	ldr	r3, [r0, #8]
   385d0:	ldr	r2, [r5, #16]
   385d4:	add	r3, r2, r3
   385d8:	str	r3, [r5, #16]
   385dc:	b	38338 <sepol_msg_default_handler@@Base+0x35fc>
   385e0:	mvn	r6, #0
   385e4:	b	38338 <sepol_msg_default_handler@@Base+0x35fc>
   385e8:	ldr	r2, [r4, #28]
   385ec:	cmp	r2, #0
   385f0:	beq	38818 <sepol_msg_default_handler@@Base+0x3adc>
   385f4:	ldr	ip, [r2, #12]
   385f8:	cmp	ip, #0
   385fc:	beq	385e0 <sepol_msg_default_handler@@Base+0x38a4>
   38600:	ldr	lr, [pc, #644]	; 3888c <sepol_msg_default_handler@@Base+0x3b50>
   38604:	mov	r0, #1
   38608:	ldr	r4, [pc, #640]	; 38890 <sepol_msg_default_handler@@Base+0x3b54>
   3860c:	mov	r1, r2
   38610:	add	lr, pc, lr
   38614:	ldr	r3, [r5, #4]
   38618:	add	r4, pc, r4
   3861c:	add	lr, lr, #440	; 0x1b8
   38620:	stm	r2, {r0, r4, lr}
   38624:	mvn	r6, #0
   38628:	ldr	r0, [r2, #16]
   3862c:	ldr	r2, [pc, #608]	; 38894 <sepol_msg_default_handler@@Base+0x3b58>
   38630:	add	r2, pc, r2
   38634:	blx	ip
   38638:	b	38338 <sepol_msg_default_handler@@Base+0x35fc>
   3863c:	ldr	r3, [pc, #596]	; 38898 <sepol_msg_default_handler@@Base+0x3b5c>
   38640:	ldr	r3, [r8, r3]
   38644:	b	38370 <sepol_msg_default_handler@@Base+0x3634>
   38648:	ldr	r3, [pc, #584]	; 38898 <sepol_msg_default_handler@@Base+0x3b5c>
   3864c:	ldr	r2, [r8, r3]
   38650:	b	3820c <sepol_msg_default_handler@@Base+0x34d0>
   38654:	ldr	r3, [r4, #28]
   38658:	cmp	r3, #0
   3865c:	beq	387a4 <sepol_msg_default_handler@@Base+0x3a68>
   38660:	ldr	ip, [r3, #12]
   38664:	cmp	ip, #0
   38668:	beq	386a0 <sepol_msg_default_handler@@Base+0x3964>
   3866c:	ldr	r2, [pc, #552]	; 3889c <sepol_msg_default_handler@@Base+0x3b60>
   38670:	mov	lr, #1
   38674:	ldr	r0, [pc, #548]	; 388a0 <sepol_msg_default_handler@@Base+0x3b64>
   38678:	mov	r1, r3
   3867c:	add	r2, pc, r2
   38680:	str	lr, [r3]
   38684:	add	r0, pc, r0
   38688:	add	r2, r2, #440	; 0x1b8
   3868c:	stmib	r3, {r0, r2}
   38690:	ldr	r2, [pc, #524]	; 388a4 <sepol_msg_default_handler@@Base+0x3b68>
   38694:	ldr	r0, [r3, #16]
   38698:	add	r2, pc, r2
   3869c:	blx	ip
   386a0:	mov	r0, r5
   386a4:	mvn	r6, #0
   386a8:	bl	10ca8 <free@plt>
   386ac:	b	38338 <sepol_msg_default_handler@@Base+0x35fc>
   386b0:	ldr	r3, [pc, #480]	; 38898 <sepol_msg_default_handler@@Base+0x3b5c>
   386b4:	ldr	r3, [r8, r3]
   386b8:	b	384a8 <sepol_msg_default_handler@@Base+0x376c>
   386bc:	ldr	r3, [r4, #28]
   386c0:	cmp	r3, #0
   386c4:	beq	38800 <sepol_msg_default_handler@@Base+0x3ac4>
   386c8:	ldr	ip, [r3, #12]
   386cc:	cmp	ip, #0
   386d0:	beq	385e0 <sepol_msg_default_handler@@Base+0x38a4>
   386d4:	ldr	r2, [pc, #460]	; 388a8 <sepol_msg_default_handler@@Base+0x3b6c>
   386d8:	mov	lr, #1
   386dc:	ldr	r0, [pc, #456]	; 388ac <sepol_msg_default_handler@@Base+0x3b70>
   386e0:	mov	r1, r3
   386e4:	add	r2, pc, r2
   386e8:	str	lr, [r3]
   386ec:	add	r0, pc, r0
   386f0:	add	r2, r2, #440	; 0x1b8
   386f4:	stmib	r3, {r0, r2}
   386f8:	mvn	r6, #0
   386fc:	ldr	r2, [pc, #428]	; 388b0 <sepol_msg_default_handler@@Base+0x3b74>
   38700:	ldr	r0, [r3, #16]
   38704:	add	r2, pc, r2
   38708:	blx	ip
   3870c:	b	38338 <sepol_msg_default_handler@@Base+0x35fc>
   38710:	ldr	r3, [r4, #28]
   38714:	cmp	r3, #0
   38718:	beq	3880c <sepol_msg_default_handler@@Base+0x3ad0>
   3871c:	ldr	ip, [r3, #12]
   38720:	cmp	ip, #0
   38724:	beq	3875c <sepol_msg_default_handler@@Base+0x3a20>
   38728:	ldr	r2, [pc, #388]	; 388b4 <sepol_msg_default_handler@@Base+0x3b78>
   3872c:	mov	lr, #1
   38730:	ldr	r0, [pc, #384]	; 388b8 <sepol_msg_default_handler@@Base+0x3b7c>
   38734:	mov	r1, r3
   38738:	add	r2, pc, r2
   3873c:	str	lr, [r3]
   38740:	add	r0, pc, r0
   38744:	add	r2, r2, #440	; 0x1b8
   38748:	stmib	r3, {r0, r2}
   3874c:	ldr	r2, [pc, #360]	; 388bc <sepol_msg_default_handler@@Base+0x3b80>
   38750:	ldr	r0, [r3, #16]
   38754:	add	r2, pc, r2
   38758:	blx	ip
   3875c:	mov	r0, r5
   38760:	mvn	r6, #0
   38764:	bl	10ca8 <free@plt>
   38768:	mov	r0, r9
   3876c:	bl	10ca8 <free@plt>
   38770:	b	38338 <sepol_msg_default_handler@@Base+0x35fc>
   38774:	ldr	r3, [pc, #284]	; 38898 <sepol_msg_default_handler@@Base+0x3b5c>
   38778:	ldr	r3, [r8, r3]
   3877c:	b	3854c <sepol_msg_default_handler@@Base+0x3810>
   38780:	ldr	r3, [pc, #272]	; 38898 <sepol_msg_default_handler@@Base+0x3b5c>
   38784:	ldr	r3, [r8, r3]
   38788:	b	382ec <sepol_msg_default_handler@@Base+0x35b0>
   3878c:	ldr	r3, [pc, #260]	; 38898 <sepol_msg_default_handler@@Base+0x3b5c>
   38790:	ldr	r3, [r8, r3]
   38794:	b	383e4 <sepol_msg_default_handler@@Base+0x36a8>
   38798:	ldr	r3, [pc, #248]	; 38898 <sepol_msg_default_handler@@Base+0x3b5c>
   3879c:	ldr	r3, [r8, r3]
   387a0:	b	38458 <sepol_msg_default_handler@@Base+0x371c>
   387a4:	ldr	r3, [pc, #236]	; 38898 <sepol_msg_default_handler@@Base+0x3b5c>
   387a8:	ldr	r3, [r8, r3]
   387ac:	b	38660 <sepol_msg_default_handler@@Base+0x3924>
   387b0:	ldr	r3, [r4, #28]
   387b4:	cmp	r3, #0
   387b8:	beq	38824 <sepol_msg_default_handler@@Base+0x3ae8>
   387bc:	ldr	ip, [r3, #12]
   387c0:	cmp	ip, #0
   387c4:	beq	386a0 <sepol_msg_default_handler@@Base+0x3964>
   387c8:	ldr	r2, [pc, #240]	; 388c0 <sepol_msg_default_handler@@Base+0x3b84>
   387cc:	mov	lr, #1
   387d0:	ldr	r0, [pc, #236]	; 388c4 <sepol_msg_default_handler@@Base+0x3b88>
   387d4:	mov	r1, r3
   387d8:	add	r2, pc, r2
   387dc:	str	lr, [r3]
   387e0:	add	r0, pc, r0
   387e4:	add	r2, r2, #440	; 0x1b8
   387e8:	stmib	r3, {r0, r2}
   387ec:	ldr	r2, [pc, #212]	; 388c8 <sepol_msg_default_handler@@Base+0x3b8c>
   387f0:	ldr	r0, [r3, #16]
   387f4:	add	r2, pc, r2
   387f8:	blx	ip
   387fc:	b	386a0 <sepol_msg_default_handler@@Base+0x3964>
   38800:	ldr	r3, [pc, #144]	; 38898 <sepol_msg_default_handler@@Base+0x3b5c>
   38804:	ldr	r3, [r8, r3]
   38808:	b	386c8 <sepol_msg_default_handler@@Base+0x398c>
   3880c:	ldr	r3, [pc, #132]	; 38898 <sepol_msg_default_handler@@Base+0x3b5c>
   38810:	ldr	r3, [r8, r3]
   38814:	b	3871c <sepol_msg_default_handler@@Base+0x39e0>
   38818:	ldr	r3, [pc, #120]	; 38898 <sepol_msg_default_handler@@Base+0x3b5c>
   3881c:	ldr	r2, [r8, r3]
   38820:	b	385f4 <sepol_msg_default_handler@@Base+0x38b8>
   38824:	ldr	r3, [pc, #108]	; 38898 <sepol_msg_default_handler@@Base+0x3b5c>
   38828:	ldr	r3, [r8, r3]
   3882c:	b	387bc <sepol_msg_default_handler@@Base+0x3a80>
   38830:	andeq	r0, r2, r0, lsl lr
   38834:	ldrdeq	lr, [r0], -ip
   38838:	andeq	sl, r0, r8, lsr pc
   3883c:	andeq	lr, r0, r8, lsr #21
   38840:	strdeq	lr, [r0], -ip
   38844:	andeq	sl, r0, ip, asr lr
   38848:	strdeq	fp, [r0], -ip
   3884c:	andeq	lr, r0, r8, ror r3
   38850:	ldrdeq	sl, [r0], -r8
   38854:	andeq	fp, r0, r4, lsr #17
   38858:	andeq	lr, r0, r4, lsl #6
   3885c:	andeq	sl, r0, r4, ror #26
   38860:	andeq	fp, r0, ip, asr r8
   38864:	muleq	r0, r0, r2
   38868:	strdeq	sl, [r0], -r0
   3886c:	andeq	fp, r0, r4, lsl r8
   38870:	andeq	lr, r0, r0, asr #4
   38874:	andeq	sl, r0, r0, lsr #25
   38878:	strdeq	fp, [r0], -r8
   3887c:			; <UNDEFINED> instruction: 0xffffd4fc
   38880:	muleq	r0, ip, r1
   38884:	strdeq	sl, [r0], -ip
   38888:			; <UNDEFINED> instruction: 0x0000e5b8
   3888c:	strdeq	lr, [r0], -r4
   38890:	andeq	sl, r0, r4, asr fp
   38894:	ldrdeq	lr, [r0], -r8
   38898:	andeq	r0, r0, ip, asr #1
   3889c:	andeq	lr, r0, r8, lsl #1
   388a0:	andeq	sl, r0, r8, ror #21
   388a4:	andeq	fp, r0, r4, asr #6
   388a8:	andeq	lr, r0, r0, lsr #32
   388ac:	andeq	sl, r0, r0, lsl #21
   388b0:	ldrdeq	fp, [r0], -r8
   388b4:	andeq	sp, r0, ip, asr #31
   388b8:	andeq	sl, r0, ip, lsr #20
   388bc:	andeq	lr, r0, ip, ror #7
   388c0:	andeq	sp, r0, ip, lsr #30
   388c4:	andeq	sl, r0, ip, lsl #19
   388c8:	andeq	fp, r0, r8, ror #3
   388cc:	push	{r4, r5, r6, r7, r8, lr}
   388d0:	mov	r4, r2
   388d4:	mov	r7, r1
   388d8:	mov	r2, #6
   388dc:	ldr	r1, [r4, #20]
   388e0:	mov	r8, r0
   388e4:	bl	307c0 <policydb_user_cache@@Base+0xfea4>
   388e8:	ldr	r6, [pc, #500]	; 38ae4 <sepol_msg_default_handler@@Base+0x3da8>
   388ec:	add	r6, pc, r6
   388f0:	cmp	r0, #0
   388f4:	popeq	{r4, r5, r6, r7, r8, pc}
   388f8:	ldr	r3, [r4]
   388fc:	cmp	r3, #0
   38900:	bne	389a4 <sepol_msg_default_handler@@Base+0x3c68>
   38904:	mov	r0, #8
   38908:	bl	10d44 <malloc@plt>
   3890c:	subs	r5, r0, #0
   38910:	beq	389fc <sepol_msg_default_handler@@Base+0x3cc0>
   38914:	bl	21628 <policydb_user_cache@@Base+0xd0c>
   38918:	mov	r0, #12
   3891c:	bl	10d44 <malloc@plt>
   38920:	cmp	r0, #0
   38924:	mov	r2, r0
   38928:	str	r0, [r5]
   3892c:	beq	389fc <sepol_msg_default_handler@@Base+0x3cc0>
   38930:	mov	ip, r0
   38934:	mov	r3, #0
   38938:	mov	r0, r8
   3893c:	str	r3, [ip], #4
   38940:	str	r3, [r2, #4]
   38944:	str	r3, [ip, #4]
   38948:	bl	10dd4 <__strdup@plt>
   3894c:	subs	r8, r0, #0
   38950:	beq	389fc <sepol_msg_default_handler@@Base+0x3cc0>
   38954:	ldr	r1, [r7]
   38958:	ldr	r0, [r5]
   3895c:	ldr	r3, [r1], #4
   38960:	str	r3, [r0], #4
   38964:	bl	143b8 <__assert_fail@plt+0x3548>
   38968:	cmp	r0, #0
   3896c:	blt	38a00 <sepol_msg_default_handler@@Base+0x3cc4>
   38970:	ldrb	r3, [r7, #4]
   38974:	mov	r1, r8
   38978:	mov	r2, r5
   3897c:	strb	r3, [r5, #4]
   38980:	ldr	r3, [r4, #24]
   38984:	ldr	ip, [r3, #76]	; 0x4c
   38988:	ldr	r0, [r3, #72]	; 0x48
   3898c:	add	ip, ip, #1
   38990:	str	ip, [r3, #76]	; 0x4c
   38994:	bl	147d0 <__assert_fail@plt+0x3960>
   38998:	cmp	r0, #0
   3899c:	bne	38a00 <sepol_msg_default_handler@@Base+0x3cc4>
   389a0:	pop	{r4, r5, r6, r7, r8, pc}
   389a4:	ldr	r2, [r4, #28]
   389a8:	cmp	r2, #0
   389ac:	beq	38acc <sepol_msg_default_handler@@Base+0x3d90>
   389b0:	ldr	ip, [r2, #12]
   389b4:	cmp	ip, #0
   389b8:	beq	38904 <sepol_msg_default_handler@@Base+0x3bc8>
   389bc:	ldr	r0, [pc, #292]	; 38ae8 <sepol_msg_default_handler@@Base+0x3dac>
   389c0:	mov	r3, #3
   389c4:	ldr	lr, [pc, #288]	; 38aec <sepol_msg_default_handler@@Base+0x3db0>
   389c8:	mov	r1, r2
   389cc:	add	r0, pc, r0
   389d0:	str	r3, [r2]
   389d4:	add	lr, pc, lr
   389d8:	add	r0, r0, #492	; 0x1ec
   389dc:	str	lr, [r2, #4]
   389e0:	mov	r3, r8
   389e4:	str	r0, [r2, #8]
   389e8:	ldr	r0, [r2, #16]
   389ec:	ldr	r2, [pc, #252]	; 38af0 <sepol_msg_default_handler@@Base+0x3db4>
   389f0:	add	r2, pc, r2
   389f4:	blx	ip
   389f8:	b	38904 <sepol_msg_default_handler@@Base+0x3bc8>
   389fc:	mov	r8, #0
   38a00:	ldr	r3, [r4, #28]
   38a04:	cmp	r3, #0
   38a08:	beq	38ad8 <sepol_msg_default_handler@@Base+0x3d9c>
   38a0c:	ldr	ip, [r3, #12]
   38a10:	cmp	ip, #0
   38a14:	beq	38a4c <sepol_msg_default_handler@@Base+0x3d10>
   38a18:	ldr	r2, [pc, #212]	; 38af4 <sepol_msg_default_handler@@Base+0x3db8>
   38a1c:	mov	lr, #1
   38a20:	ldr	r0, [pc, #208]	; 38af8 <sepol_msg_default_handler@@Base+0x3dbc>
   38a24:	mov	r1, r3
   38a28:	add	r2, pc, r2
   38a2c:	str	lr, [r3]
   38a30:	add	r0, pc, r0
   38a34:	add	r2, r2, #492	; 0x1ec
   38a38:	stmib	r3, {r0, r2}
   38a3c:	ldr	r2, [pc, #184]	; 38afc <sepol_msg_default_handler@@Base+0x3dc0>
   38a40:	ldr	r0, [r3, #16]
   38a44:	add	r2, pc, r2
   38a48:	blx	ip
   38a4c:	cmp	r5, #0
   38a50:	beq	38aac <sepol_msg_default_handler@@Base+0x3d70>
   38a54:	ldr	r4, [r5]
   38a58:	cmp	r4, #0
   38a5c:	beq	38aac <sepol_msg_default_handler@@Base+0x3d70>
   38a60:	add	r0, r4, #4
   38a64:	bl	14040 <__assert_fail@plt+0x31d0>
   38a68:	mov	r3, r4
   38a6c:	mov	r2, #0
   38a70:	strb	r2, [r3], #1
   38a74:	add	r3, r3, #1
   38a78:	strb	r2, [r4, #1]
   38a7c:	strb	r2, [r3], #1
   38a80:	strb	r2, [r3], #1
   38a84:	strb	r2, [r3], #1
   38a88:	strb	r2, [r3], #1
   38a8c:	strb	r2, [r3], #1
   38a90:	strb	r2, [r3], #1
   38a94:	strb	r2, [r3], #1
   38a98:	strb	r2, [r3], #1
   38a9c:	strb	r2, [r3], #1
   38aa0:	strb	r2, [r3]
   38aa4:	ldr	r0, [r5]
   38aa8:	bl	10ca8 <free@plt>
   38aac:	mov	r0, r5
   38ab0:	bl	21658 <policydb_user_cache@@Base+0xd3c>
   38ab4:	mov	r0, r5
   38ab8:	bl	10ca8 <free@plt>
   38abc:	mov	r0, r8
   38ac0:	bl	10ca8 <free@plt>
   38ac4:	mvn	r0, #0
   38ac8:	pop	{r4, r5, r6, r7, r8, pc}
   38acc:	ldr	r3, [pc, #44]	; 38b00 <sepol_msg_default_handler@@Base+0x3dc4>
   38ad0:	ldr	r2, [r6, r3]
   38ad4:	b	389b0 <sepol_msg_default_handler@@Base+0x3c74>
   38ad8:	ldr	r3, [pc, #32]	; 38b00 <sepol_msg_default_handler@@Base+0x3dc4>
   38adc:	ldr	r3, [r6, r3]
   38ae0:	b	38a0c <sepol_msg_default_handler@@Base+0x3cd0>
   38ae4:	andeq	r0, r2, ip, lsl #14
   38ae8:	andeq	sp, r0, r8, lsr sp
   38aec:	muleq	r0, r8, r7
   38af0:	andeq	lr, r0, r8, lsr r3
   38af4:	ldrdeq	sp, [r0], -ip
   38af8:	andeq	sl, r0, ip, lsr r7
   38afc:	muleq	r0, r8, pc	; <UNPREDICTABLE>
   38b00:	andeq	r0, r0, ip, asr #1
   38b04:	mov	ip, r1
   38b08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38b0c:	mov	r4, #0
   38b10:	strb	r4, [ip], #1
   38b14:	add	ip, ip, #1
   38b18:	strb	r4, [r1, #1]
   38b1c:	mov	r9, r3
   38b20:	strb	r4, [ip], #1
   38b24:	sub	sp, sp, #12
   38b28:	strb	r4, [ip], #1
   38b2c:	mov	r7, r1
   38b30:	strb	r4, [ip], #1
   38b34:	mov	r8, r2
   38b38:	strb	r4, [ip], #1
   38b3c:	mov	r5, r0
   38b40:	strb	r4, [ip], #1
   38b44:	strb	r4, [ip], #1
   38b48:	strb	r4, [ip], #1
   38b4c:	strb	r4, [ip], #1
   38b50:	strb	r4, [ip], #1
   38b54:	strb	r4, [ip]
   38b58:	ldr	r3, [r2, #20]
   38b5c:	ldr	fp, [pc, #664]	; 38dfc <sepol_msg_default_handler@@Base+0x40c0>
   38b60:	cmp	r3, r4
   38b64:	add	fp, pc, fp
   38b68:	beq	38b7c <sepol_msg_default_handler@@Base+0x3e40>
   38b6c:	ldr	r3, [r0]
   38b70:	cmp	r3, r4
   38b74:	bne	38b88 <sepol_msg_default_handler@@Base+0x3e4c>
   38b78:	mov	r3, #0
   38b7c:	mov	r0, r3
   38b80:	add	sp, sp, #12
   38b84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38b88:	ldr	r2, [r2, #112]	; 0x70
   38b8c:	sub	r1, r3, #-1073741823	; 0xc0000001
   38b90:	str	r3, [r7]
   38b94:	ldr	r0, [r8, #72]	; 0x48
   38b98:	ldr	r1, [r2, r1, lsl #2]
   38b9c:	bl	14a90 <__assert_fail@plt+0x3c20>
   38ba0:	subs	r6, r0, #0
   38ba4:	beq	38d80 <sepol_msg_default_handler@@Base+0x4044>
   38ba8:	ldr	r5, [r5, #4]
   38bac:	cmp	r5, #0
   38bb0:	beq	38b78 <sepol_msg_default_handler@@Base+0x3e3c>
   38bb4:	ldr	r4, [r5]
   38bb8:	ldr	r3, [r5, #4]
   38bbc:	cmp	r3, r4
   38bc0:	addcs	sl, r7, #4
   38bc4:	bcc	38cac <sepol_msg_default_handler@@Base+0x3f70>
   38bc8:	sub	r4, r4, #1
   38bcc:	cmp	r3, r4
   38bd0:	bhi	38bf4 <sepol_msg_default_handler@@Base+0x3eb8>
   38bd4:	b	38c90 <sepol_msg_default_handler@@Base+0x3f54>
   38bd8:	bl	13c24 <__assert_fail@plt+0x2db4>
   38bdc:	add	r4, r4, #1
   38be0:	cmp	r0, #0
   38be4:	bne	38d18 <sepol_msg_default_handler@@Base+0x3fdc>
   38be8:	ldr	r3, [r5, #4]
   38bec:	cmp	r4, r3
   38bf0:	bcs	38c90 <sepol_msg_default_handler@@Base+0x3f54>
   38bf4:	ldr	r0, [r6]
   38bf8:	mov	r1, r4
   38bfc:	add	r0, r0, #4
   38c00:	bl	13b38 <__assert_fail@plt+0x2cc8>
   38c04:	mov	r1, r4
   38c08:	mov	r2, #1
   38c0c:	cmp	r0, #0
   38c10:	mov	r0, sl
   38c14:	bne	38bd8 <sepol_msg_default_handler@@Base+0x3e9c>
   38c18:	cmp	r9, #0
   38c1c:	beq	38d68 <sepol_msg_default_handler@@Base+0x402c>
   38c20:	ldr	ip, [r9, #12]
   38c24:	cmp	ip, #0
   38c28:	beq	38c80 <sepol_msg_default_handler@@Base+0x3f44>
   38c2c:	ldr	r5, [r7]
   38c30:	mov	r2, #1
   38c34:	ldr	lr, [r8, #112]	; 0x70
   38c38:	mov	r1, r9
   38c3c:	ldr	r6, [pc, #444]	; 38e00 <sepol_msg_default_handler@@Base+0x40c4>
   38c40:	sub	r5, r5, #-1073741823	; 0xc0000001
   38c44:	ldr	r3, [r8, #116]	; 0x74
   38c48:	ldr	r0, [pc, #436]	; 38e04 <sepol_msg_default_handler@@Base+0x40c8>
   38c4c:	add	r6, pc, r6
   38c50:	add	r6, r6, #512	; 0x200
   38c54:	str	r6, [r9, #8]
   38c58:	add	r0, pc, r0
   38c5c:	str	r0, [r9, #4]
   38c60:	ldr	lr, [lr, r5, lsl #2]
   38c64:	ldr	r3, [r3, r4, lsl #2]
   38c68:	str	r2, [r9]
   38c6c:	ldr	r2, [pc, #404]	; 38e08 <sepol_msg_default_handler@@Base+0x40cc>
   38c70:	ldr	r0, [r9, #16]
   38c74:	add	r2, pc, r2
   38c78:	str	lr, [sp]
   38c7c:	blx	ip
   38c80:	mvn	r3, #0
   38c84:	mov	r0, r3
   38c88:	add	sp, sp, #12
   38c8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38c90:	ldr	r5, [r5, #8]
   38c94:	cmp	r5, #0
   38c98:	beq	38b78 <sepol_msg_default_handler@@Base+0x3e3c>
   38c9c:	ldr	r4, [r5]
   38ca0:	ldr	r3, [r5, #4]
   38ca4:	cmp	r4, r3
   38ca8:	bls	38bc8 <sepol_msg_default_handler@@Base+0x3e8c>
   38cac:	cmp	r9, #0
   38cb0:	beq	38de4 <sepol_msg_default_handler@@Base+0x40a8>
   38cb4:	ldr	ip, [r9, #12]
   38cb8:	cmp	ip, #0
   38cbc:	beq	38c80 <sepol_msg_default_handler@@Base+0x3f44>
   38cc0:	ldr	r2, [r8, #116]	; 0x74
   38cc4:	sub	lr, r3, #-1073741823	; 0xc0000001
   38cc8:	ldr	r3, [pc, #316]	; 38e0c <sepol_msg_default_handler@@Base+0x40d0>
   38ccc:	sub	r4, r4, #-1073741823	; 0xc0000001
   38cd0:	ldr	r6, [pc, #312]	; 38e10 <sepol_msg_default_handler@@Base+0x40d4>
   38cd4:	mov	r5, #1
   38cd8:	add	r3, pc, r3
   38cdc:	ldr	r0, [r9, #16]
   38ce0:	add	r3, r3, #512	; 0x200
   38ce4:	add	r6, pc, r6
   38ce8:	str	r3, [r9, #8]
   38cec:	mov	r1, r9
   38cf0:	str	r6, [r9, #4]
   38cf4:	ldr	lr, [r2, lr, lsl #2]
   38cf8:	ldr	r3, [r2, r4, lsl #2]
   38cfc:	ldr	r2, [pc, #272]	; 38e14 <sepol_msg_default_handler@@Base+0x40d8>
   38d00:	str	r5, [r9]
   38d04:	add	r2, pc, r2
   38d08:	str	lr, [sp]
   38d0c:	blx	ip
   38d10:	mvn	r3, #0
   38d14:	b	38b7c <sepol_msg_default_handler@@Base+0x3e40>
   38d18:	cmp	r9, #0
   38d1c:	beq	38d74 <sepol_msg_default_handler@@Base+0x4038>
   38d20:	ldr	r3, [r9, #12]
   38d24:	cmp	r3, #0
   38d28:	beq	38c80 <sepol_msg_default_handler@@Base+0x3f44>
   38d2c:	ldr	r2, [pc, #228]	; 38e18 <sepol_msg_default_handler@@Base+0x40dc>
   38d30:	mov	ip, #1
   38d34:	ldr	r0, [pc, #224]	; 38e1c <sepol_msg_default_handler@@Base+0x40e0>
   38d38:	mov	r1, r9
   38d3c:	add	r2, pc, r2
   38d40:	str	ip, [r9]
   38d44:	add	r0, pc, r0
   38d48:	add	r2, r2, #512	; 0x200
   38d4c:	stmib	r9, {r0, r2}
   38d50:	ldr	r2, [pc, #200]	; 38e20 <sepol_msg_default_handler@@Base+0x40e4>
   38d54:	ldr	r0, [r9, #16]
   38d58:	add	r2, pc, r2
   38d5c:	blx	r3
   38d60:	mvn	r3, #0
   38d64:	b	38b7c <sepol_msg_default_handler@@Base+0x3e40>
   38d68:	ldr	r3, [pc, #180]	; 38e24 <sepol_msg_default_handler@@Base+0x40e8>
   38d6c:	ldr	r9, [fp, r3]
   38d70:	b	38c20 <sepol_msg_default_handler@@Base+0x3ee4>
   38d74:	ldr	r3, [pc, #168]	; 38e24 <sepol_msg_default_handler@@Base+0x40e8>
   38d78:	ldr	r9, [fp, r3]
   38d7c:	b	38d20 <sepol_msg_default_handler@@Base+0x3fe4>
   38d80:	cmp	r9, #0
   38d84:	beq	38df0 <sepol_msg_default_handler@@Base+0x40b4>
   38d88:	ldr	ip, [r9, #12]
   38d8c:	cmp	ip, #0
   38d90:	beq	38dd0 <sepol_msg_default_handler@@Base+0x4094>
   38d94:	ldr	r2, [pc, #140]	; 38e28 <sepol_msg_default_handler@@Base+0x40ec>
   38d98:	mov	r0, #1
   38d9c:	ldr	r3, [pc, #136]	; 38e2c <sepol_msg_default_handler@@Base+0x40f0>
   38da0:	mov	r1, r9
   38da4:	add	r2, pc, r2
   38da8:	str	r2, [r9, #4]
   38dac:	ldr	r2, [pc, #124]	; 38e30 <sepol_msg_default_handler@@Base+0x40f4>
   38db0:	add	r3, pc, r3
   38db4:	str	r0, [r9]
   38db8:	add	r0, r3, #512	; 0x200
   38dbc:	add	r2, pc, r2
   38dc0:	str	r0, [r9, #8]
   38dc4:	add	r3, r3, #540	; 0x21c
   38dc8:	ldr	r0, [r9, #16]
   38dcc:	blx	ip
   38dd0:	bl	10db0 <__errno_location@plt>
   38dd4:	mov	r2, #2
   38dd8:	mvn	r3, #0
   38ddc:	str	r2, [r0]
   38de0:	b	38b7c <sepol_msg_default_handler@@Base+0x3e40>
   38de4:	ldr	r2, [pc, #56]	; 38e24 <sepol_msg_default_handler@@Base+0x40e8>
   38de8:	ldr	r9, [fp, r2]
   38dec:	b	38cb4 <sepol_msg_default_handler@@Base+0x3f78>
   38df0:	ldr	r3, [pc, #44]	; 38e24 <sepol_msg_default_handler@@Base+0x40e8>
   38df4:	ldr	r9, [fp, r3]
   38df8:	b	38d88 <sepol_msg_default_handler@@Base+0x404c>
   38dfc:	muleq	r2, r4, r4
   38e00:			; <UNDEFINED> instruction: 0x0000dab8
   38e04:	andeq	sl, r0, r4, lsl r5
   38e08:	andeq	lr, r0, r4, lsr r1
   38e0c:	andeq	sp, r0, ip, lsr #20
   38e10:	andeq	sl, r0, r8, lsl #9
   38e14:	andeq	lr, r0, r0, lsl #1
   38e18:	andeq	sp, r0, r8, asr #19
   38e1c:	andeq	sl, r0, r8, lsr #8
   38e20:	andeq	sl, r0, r4, lsl #25
   38e24:	andeq	r0, r0, ip, asr #1
   38e28:	andeq	sl, r0, r8, asr #7
   38e2c:	andeq	sp, r0, r4, asr r9
   38e30:	andeq	sp, r0, ip, lsl #31
   38e34:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   38e38:	mov	r8, r0
   38e3c:	mov	r4, r1
   38e40:	mov	r9, r2
   38e44:	mov	r5, r3
   38e48:	bl	38b04 <sepol_msg_default_handler@@Base+0x3dc8>
   38e4c:	ldr	r7, [pc, #340]	; 38fa8 <sepol_msg_default_handler@@Base+0x426c>
   38e50:	add	r7, pc, r7
   38e54:	cmp	r0, #0
   38e58:	blt	38f68 <sepol_msg_default_handler@@Base+0x422c>
   38e5c:	add	r6, r4, #12
   38e60:	mov	r2, r9
   38e64:	add	r0, r8, #8
   38e68:	mov	r3, r5
   38e6c:	mov	r1, r6
   38e70:	bl	38b04 <sepol_msg_default_handler@@Base+0x3dc8>
   38e74:	cmp	r0, #0
   38e78:	blt	38f98 <sepol_msg_default_handler@@Base+0x425c>
   38e7c:	ldr	r2, [r4, #12]
   38e80:	ldr	r3, [r4]
   38e84:	cmp	r2, r3
   38e88:	bcs	38f70 <sepol_msg_default_handler@@Base+0x4234>
   38e8c:	cmp	r4, #0
   38e90:	beq	38ed8 <sepol_msg_default_handler@@Base+0x419c>
   38e94:	add	r0, r4, #4
   38e98:	bl	14040 <__assert_fail@plt+0x31d0>
   38e9c:	mov	r2, r4
   38ea0:	mov	r3, #0
   38ea4:	strb	r3, [r2], #1
   38ea8:	add	r2, r2, #1
   38eac:	strb	r3, [r4, #1]
   38eb0:	strb	r3, [r2], #1
   38eb4:	strb	r3, [r2], #1
   38eb8:	strb	r3, [r2], #1
   38ebc:	strb	r3, [r2], #1
   38ec0:	strb	r3, [r2], #1
   38ec4:	strb	r3, [r2], #1
   38ec8:	strb	r3, [r2], #1
   38ecc:	strb	r3, [r2], #1
   38ed0:	strb	r3, [r2], #1
   38ed4:	strb	r3, [r2]
   38ed8:	cmp	r6, #0
   38edc:	beq	38f20 <sepol_msg_default_handler@@Base+0x41e4>
   38ee0:	add	r0, r4, #16
   38ee4:	bl	14040 <__assert_fail@plt+0x31d0>
   38ee8:	add	r2, r6, #2
   38eec:	mov	r3, #0
   38ef0:	strb	r3, [r4, #12]
   38ef4:	strb	r3, [r6, #1]
   38ef8:	strb	r3, [r2], #1
   38efc:	strb	r3, [r2], #1
   38f00:	strb	r3, [r2], #1
   38f04:	strb	r3, [r2], #1
   38f08:	strb	r3, [r2], #1
   38f0c:	strb	r3, [r2], #1
   38f10:	strb	r3, [r2], #1
   38f14:	strb	r3, [r2], #1
   38f18:	strb	r3, [r2], #1
   38f1c:	strb	r3, [r2]
   38f20:	cmp	r5, #0
   38f24:	beq	38f8c <sepol_msg_default_handler@@Base+0x4250>
   38f28:	ldr	r3, [r5, #12]
   38f2c:	cmp	r3, #0
   38f30:	beq	38f68 <sepol_msg_default_handler@@Base+0x422c>
   38f34:	ldr	r2, [pc, #112]	; 38fac <sepol_msg_default_handler@@Base+0x4270>
   38f38:	mov	ip, #1
   38f3c:	ldr	r0, [pc, #108]	; 38fb0 <sepol_msg_default_handler@@Base+0x4274>
   38f40:	mov	r1, r5
   38f44:	add	r2, pc, r2
   38f48:	str	ip, [r5]
   38f4c:	add	r0, pc, r0
   38f50:	add	r2, r2, #568	; 0x238
   38f54:	stmib	r5, {r0, r2}
   38f58:	ldr	r2, [pc, #84]	; 38fb4 <sepol_msg_default_handler@@Base+0x4278>
   38f5c:	ldr	r0, [r5, #16]
   38f60:	add	r2, pc, r2
   38f64:	blx	r3
   38f68:	mvn	r0, #0
   38f6c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   38f70:	add	r0, r4, #16
   38f74:	add	r1, r4, #4
   38f78:	bl	13a44 <__assert_fail@plt+0x2bd4>
   38f7c:	cmp	r0, #0
   38f80:	beq	38e8c <sepol_msg_default_handler@@Base+0x4150>
   38f84:	mov	r0, #0
   38f88:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   38f8c:	ldr	r3, [pc, #36]	; 38fb8 <sepol_msg_default_handler@@Base+0x427c>
   38f90:	ldr	r5, [r7, r3]
   38f94:	b	38f28 <sepol_msg_default_handler@@Base+0x41ec>
   38f98:	mov	r0, r8
   38f9c:	bl	1c984 <__assert_fail@plt+0xbb14>
   38fa0:	mvn	r0, #0
   38fa4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   38fa8:	andeq	r0, r2, r8, lsr #3
   38fac:	andeq	sp, r0, r0, asr #15
   38fb0:	andeq	sl, r0, r0, lsr #4
   38fb4:	andeq	sp, r0, r8, ror lr
   38fb8:	andeq	r0, r0, ip, asr #1
   38fbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38fc0:	sub	sp, sp, #52	; 0x34
   38fc4:	ldr	r9, [pc, #972]	; 39398 <sepol_msg_default_handler@@Base+0x465c>
   38fc8:	mov	ip, r1
   38fcc:	ldr	sl, [pc, #968]	; 3939c <sepol_msg_default_handler@@Base+0x4660>
   38fd0:	mov	fp, r3
   38fd4:	add	r9, pc, r9
   38fd8:	ldr	r3, [sp, #88]	; 0x58
   38fdc:	mov	r6, r1
   38fe0:	mov	r8, r2
   38fe4:	ldr	sl, [r9, sl]
   38fe8:	mov	r1, #0
   38fec:	str	r3, [sp]
   38ff0:	mov	r7, r0
   38ff4:	ldr	r2, [sl]
   38ff8:	strb	r1, [ip], #1
   38ffc:	add	ip, ip, #1
   39000:	strb	r1, [r6, #1]
   39004:	strb	r1, [ip], #1
   39008:	strb	r1, [ip], #1
   3900c:	strb	r1, [ip], #1
   39010:	strb	r1, [ip], #1
   39014:	strb	r1, [ip], #1
   39018:	strb	r1, [ip]
   3901c:	ldr	r3, [r0, #8]
   39020:	str	sl, [sp, #8]
   39024:	ands	r3, r3, #1
   39028:	str	r2, [sp, #44]	; 0x2c
   3902c:	beq	390a4 <sepol_msg_default_handler@@Base+0x4368>
   39030:	ldr	r3, [r8, #44]	; 0x2c
   39034:	cmp	r3, r1
   39038:	add	r3, r3, #1
   3903c:	str	r3, [r8, #44]	; 0x2c
   39040:	movne	r4, r1
   39044:	bne	39064 <sepol_msg_default_handler@@Base+0x4328>
   39048:	b	3909c <sepol_msg_default_handler@@Base+0x4360>
   3904c:	ldr	r3, [r8, #44]	; 0x2c
   39050:	add	r4, r4, #1
   39054:	cmp	r3, r4
   39058:	add	r3, r3, #1
   3905c:	str	r3, [r8, #44]	; 0x2c
   39060:	bls	3909c <sepol_msg_default_handler@@Base+0x4360>
   39064:	mov	r0, r6
   39068:	mov	r1, r4
   3906c:	mov	r2, #1
   39070:	bl	13c24 <__assert_fail@plt+0x2db4>
   39074:	cmp	r0, #0
   39078:	beq	3904c <sepol_msg_default_handler@@Base+0x4310>
   3907c:	mvn	r0, #0
   39080:	ldr	ip, [sp, #8]
   39084:	ldr	r2, [sp, #44]	; 0x2c
   39088:	ldr	r3, [ip]
   3908c:	cmp	r2, r3
   39090:	bne	39370 <sepol_msg_default_handler@@Base+0x4634>
   39094:	add	sp, sp, #52	; 0x34
   39098:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3909c:	mov	r0, #0
   390a0:	b	39080 <sepol_msg_default_handler@@Base+0x4344>
   390a4:	ldr	ip, [sp]
   390a8:	add	r8, sp, #36	; 0x24
   390ac:	str	r3, [sp, #36]	; 0x24
   390b0:	cmp	ip, #0
   390b4:	str	r3, [sp, #28]
   390b8:	add	ip, sp, #28
   390bc:	str	r3, [sp, #32]
   390c0:	str	ip, [sp, #12]
   390c4:	str	r3, [r8, #4]
   390c8:	beq	39334 <sepol_msg_default_handler@@Base+0x45f8>
   390cc:	cmp	fp, #0
   390d0:	beq	39374 <sepol_msg_default_handler@@Base+0x4638>
   390d4:	ldr	sl, [r0]
   390d8:	ldr	r0, [r0, #4]
   390dc:	cmp	sl, #0
   390e0:	ldrne	r9, [sl]
   390e4:	moveq	r9, sl
   390e8:	cmp	r9, r0
   390ec:	bcs	39184 <sepol_msg_default_handler@@Base+0x4448>
   390f0:	ldr	ip, [sl, #8]
   390f4:	ldr	r1, [sl]
   390f8:	ldr	r2, [sl, #12]
   390fc:	rsb	r3, r1, r9
   39100:	lsr	r4, ip, r3
   39104:	rsb	lr, r3, #32
   39108:	sub	ip, r3, #32
   3910c:	orr	r4, r4, r2, lsl lr
   39110:	orr	r4, r4, r2, lsr ip
   39114:	lsr	r5, r2, r3
   39118:	mov	r2, #1
   3911c:	mov	r3, #0
   39120:	and	r2, r2, r4
   39124:	and	r3, r3, r5
   39128:	orrs	ip, r2, r3
   3912c:	beq	3916c <sepol_msg_default_handler@@Base+0x4430>
   39130:	ldr	r3, [fp, #124]	; 0x7c
   39134:	ldr	r1, [r3, r9, lsl #2]
   39138:	cmp	r1, #0
   3913c:	beq	3934c <sepol_msg_default_handler@@Base+0x4610>
   39140:	ldr	r3, [r1, #44]	; 0x2c
   39144:	cmp	r3, #1
   39148:	beq	392e8 <sepol_msg_default_handler@@Base+0x45ac>
   3914c:	mov	r0, r8
   39150:	mov	r1, r9
   39154:	mov	r2, #1
   39158:	bl	13c24 <__assert_fail@plt+0x2db4>
   3915c:	cmp	r0, #0
   39160:	bne	392fc <sepol_msg_default_handler@@Base+0x45c0>
   39164:	ldr	r1, [sl]
   39168:	ldr	r0, [r7, #4]
   3916c:	add	r1, r1, #63	; 0x3f
   39170:	cmp	r9, r1
   39174:	beq	392d0 <sepol_msg_default_handler@@Base+0x4594>
   39178:	add	r9, r9, #1
   3917c:	cmp	r9, r0
   39180:	bcc	390f0 <sepol_msg_default_handler@@Base+0x43b4>
   39184:	ldr	r2, [sp]
   39188:	mov	r0, r8
   3918c:	add	r1, sp, #28
   39190:	bl	34e34 <sepol_msg_default_handler@@Base+0xf8>
   39194:	cmp	r0, #0
   39198:	bne	392fc <sepol_msg_default_handler@@Base+0x45c0>
   3919c:	ldr	sl, [sp, #28]
   391a0:	cmp	sl, #0
   391a4:	moveq	r9, sl
   391a8:	ldrne	r9, [sl]
   391ac:	ldr	ip, [sp, #32]
   391b0:	mov	r5, #0
   391b4:	mov	r4, #1
   391b8:	strd	r4, [sp]
   391bc:	mov	r5, r8
   391c0:	mov	r8, r7
   391c4:	mov	r7, r6
   391c8:	mov	r6, sl
   391cc:	cmp	r9, ip
   391d0:	bcs	39248 <sepol_msg_default_handler@@Base+0x450c>
   391d4:	ldr	r0, [r6, #8]
   391d8:	ldr	r1, [r6]
   391dc:	ldr	r2, [r6, #12]
   391e0:	rsb	r3, r1, r9
   391e4:	lsr	sl, r0, r3
   391e8:	rsb	lr, r3, #32
   391ec:	sub	r0, r3, #32
   391f0:	orr	sl, sl, r2, lsl lr
   391f4:	orr	sl, sl, r2, lsr r0
   391f8:	lsr	fp, r2, r3
   391fc:	ldrd	r2, [sp]
   39200:	and	r2, r2, sl
   39204:	and	r3, r3, fp
   39208:	orrs	r0, r2, r3
   3920c:	beq	39230 <sepol_msg_default_handler@@Base+0x44f4>
   39210:	mov	r0, r7
   39214:	mov	r1, r9
   39218:	mov	r2, #1
   3921c:	bl	13c24 <__assert_fail@plt+0x2db4>
   39220:	cmp	r0, #0
   39224:	bne	3932c <sepol_msg_default_handler@@Base+0x45f0>
   39228:	ldr	r1, [r6]
   3922c:	ldr	ip, [sp, #32]
   39230:	add	r1, r1, #63	; 0x3f
   39234:	cmp	r9, r1
   39238:	beq	39314 <sepol_msg_default_handler@@Base+0x45d8>
   3923c:	add	r9, r9, #1
   39240:	cmp	r9, ip
   39244:	bcc	391d4 <sepol_msg_default_handler@@Base+0x4498>
   39248:	add	r0, sp, #28
   3924c:	mov	r6, r7
   39250:	bl	14040 <__assert_fail@plt+0x31d0>
   39254:	mov	r7, r8
   39258:	mov	r0, r5
   3925c:	bl	14040 <__assert_fail@plt+0x31d0>
   39260:	ldr	r3, [r7, #8]
   39264:	tst	r3, #2
   39268:	beq	3909c <sepol_msg_default_handler@@Base+0x4360>
   3926c:	ldr	r3, [r6, #4]
   39270:	cmp	r3, #0
   39274:	beq	3909c <sepol_msg_default_handler@@Base+0x4360>
   39278:	mov	r4, #0
   3927c:	b	392a0 <sepol_msg_default_handler@@Base+0x4564>
   39280:	mov	r2, #0
   39284:	bl	13c24 <__assert_fail@plt+0x2db4>
   39288:	cmp	r0, #0
   3928c:	bne	3907c <sepol_msg_default_handler@@Base+0x4340>
   39290:	ldr	r3, [r6, #4]
   39294:	add	r4, r4, #1
   39298:	cmp	r4, r3
   3929c:	bcs	3909c <sepol_msg_default_handler@@Base+0x4360>
   392a0:	mov	r1, r4
   392a4:	mov	r0, r6
   392a8:	bl	13b38 <__assert_fail@plt+0x2cc8>
   392ac:	mov	r1, r4
   392b0:	cmp	r0, #0
   392b4:	mov	r0, r6
   392b8:	bne	39280 <sepol_msg_default_handler@@Base+0x4544>
   392bc:	mov	r2, #1
   392c0:	bl	13c24 <__assert_fail@plt+0x2db4>
   392c4:	cmp	r0, #0
   392c8:	beq	39290 <sepol_msg_default_handler@@Base+0x4554>
   392cc:	b	3907c <sepol_msg_default_handler@@Base+0x4340>
   392d0:	ldr	r3, [sl, #16]
   392d4:	cmp	r3, #0
   392d8:	beq	39178 <sepol_msg_default_handler@@Base+0x443c>
   392dc:	ldr	r9, [r3]
   392e0:	mov	sl, r3
   392e4:	b	390e8 <sepol_msg_default_handler@@Base+0x43ac>
   392e8:	add	r1, r1, #48	; 0x30
   392ec:	mov	r0, r8
   392f0:	bl	141ec <__assert_fail@plt+0x337c>
   392f4:	cmp	r0, #0
   392f8:	beq	39164 <sepol_msg_default_handler@@Base+0x4428>
   392fc:	add	r0, sp, #28
   39300:	bl	14040 <__assert_fail@plt+0x31d0>
   39304:	mov	r0, r8
   39308:	bl	14040 <__assert_fail@plt+0x31d0>
   3930c:	mvn	r0, #0
   39310:	b	39080 <sepol_msg_default_handler@@Base+0x4344>
   39314:	ldr	r3, [r6, #16]
   39318:	cmp	r3, #0
   3931c:	beq	3923c <sepol_msg_default_handler@@Base+0x4500>
   39320:	ldr	r9, [r3]
   39324:	mov	r6, r3
   39328:	b	391cc <sepol_msg_default_handler@@Base+0x4490>
   3932c:	mov	r8, r5
   39330:	b	392fc <sepol_msg_default_handler@@Base+0x45c0>
   39334:	add	r0, sp, #28
   39338:	mov	r1, r7
   3933c:	bl	143b8 <__assert_fail@plt+0x3548>
   39340:	cmp	r0, #0
   39344:	beq	3919c <sepol_msg_default_handler@@Base+0x4460>
   39348:	b	392fc <sepol_msg_default_handler@@Base+0x45c0>
   3934c:	ldr	r3, [pc, #76]	; 393a0 <sepol_msg_default_handler@@Base+0x4664>
   39350:	movw	r2, #2454	; 0x996
   39354:	ldr	r0, [pc, #72]	; 393a4 <sepol_msg_default_handler@@Base+0x4668>
   39358:	ldr	r1, [pc, #72]	; 393a8 <sepol_msg_default_handler@@Base+0x466c>
   3935c:	add	r3, pc, r3
   39360:	add	r0, pc, r0
   39364:	add	r3, r3, #596	; 0x254
   39368:	add	r1, pc, r1
   3936c:	bl	10e70 <__assert_fail@plt>
   39370:	bl	10cd8 <__stack_chk_fail@plt>
   39374:	ldr	r3, [pc, #48]	; 393ac <sepol_msg_default_handler@@Base+0x4670>
   39378:	mov	r2, #2448	; 0x990
   3937c:	ldr	r0, [pc, #44]	; 393b0 <sepol_msg_default_handler@@Base+0x4674>
   39380:	ldr	r1, [pc, #44]	; 393b4 <sepol_msg_default_handler@@Base+0x4678>
   39384:	add	r3, pc, r3
   39388:	add	r0, pc, r0
   3938c:	add	r3, r3, #596	; 0x254
   39390:	add	r1, pc, r1
   39394:	bl	10e70 <__assert_fail@plt>
   39398:	andeq	r0, r2, r4, lsr #32
   3939c:	strheq	r0, [r0], -ip
   393a0:	andeq	sp, r0, r8, lsr #7
   393a4:	andeq	sp, r0, r0, asr #21
   393a8:	andeq	sp, r0, r0, lsl #16
   393ac:	andeq	sp, r0, r0, lsl #7
   393b0:	andeq	sp, r0, r4, lsl #21
   393b4:	ldrdeq	sp, [r0], -r8
   393b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   393bc:	sub	sp, sp, #68	; 0x44
   393c0:	ldr	r5, [pc, #1588]	; 399fc <sepol_msg_default_handler@@Base+0x4cc0>
   393c4:	mov	r4, r2
   393c8:	ldr	r3, [pc, #1584]	; 39a00 <sepol_msg_default_handler@@Base+0x4cc4>
   393cc:	mov	r8, r1
   393d0:	add	r5, pc, r5
   393d4:	mov	r2, #4
   393d8:	ldr	r1, [r4, #20]
   393dc:	mov	r7, r0
   393e0:	ldr	r3, [r5, r3]
   393e4:	str	r3, [sp, #20]
   393e8:	ldr	r3, [r3]
   393ec:	str	r3, [sp, #60]	; 0x3c
   393f0:	bl	307c0 <policydb_user_cache@@Base+0xfea4>
   393f4:	subs	sl, r0, #0
   393f8:	beq	3951c <sepol_msg_default_handler@@Base+0x47e0>
   393fc:	ldr	r3, [r4]
   39400:	cmp	r3, #0
   39404:	beq	3945c <sepol_msg_default_handler@@Base+0x4720>
   39408:	ldr	r2, [r4, #28]
   3940c:	cmp	r2, #0
   39410:	beq	3967c <sepol_msg_default_handler@@Base+0x4940>
   39414:	ldr	ip, [r2, #12]
   39418:	cmp	ip, #0
   3941c:	beq	3945c <sepol_msg_default_handler@@Base+0x4720>
   39420:	ldr	r0, [pc, #1500]	; 39a04 <sepol_msg_default_handler@@Base+0x4cc8>
   39424:	mov	r3, #3
   39428:	ldr	lr, [pc, #1496]	; 39a08 <sepol_msg_default_handler@@Base+0x4ccc>
   3942c:	mov	r1, r2
   39430:	add	r0, pc, r0
   39434:	str	r3, [r2]
   39438:	add	r0, r0, #612	; 0x264
   3943c:	add	lr, pc, lr
   39440:	str	r0, [r2, #8]
   39444:	mov	r3, r7
   39448:	str	lr, [r2, #4]
   3944c:	ldr	r0, [r2, #16]
   39450:	ldr	r2, [pc, #1460]	; 39a0c <sepol_msg_default_handler@@Base+0x4cd0>
   39454:	add	r2, pc, r2
   39458:	blx	ip
   3945c:	ldr	r3, [r4, #24]
   39460:	mov	r1, r7
   39464:	ldr	r0, [r3, #56]	; 0x38
   39468:	bl	14a90 <__assert_fail@plt+0x3c20>
   3946c:	subs	r9, r0, #0
   39470:	beq	3953c <sepol_msg_default_handler@@Base+0x4800>
   39474:	add	fp, sp, #36	; 0x24
   39478:	add	r0, r8, #16
   3947c:	ldr	r2, [r4, #24]
   39480:	mov	r1, fp
   39484:	ldr	r3, [r4, #28]
   39488:	bl	38e34 <sepol_msg_default_handler@@Base+0x40f8>
   3948c:	subs	sl, r0, #0
   39490:	bne	39518 <sepol_msg_default_handler@@Base+0x47dc>
   39494:	add	r7, sp, #24
   39498:	add	r0, r8, #32
   3949c:	ldr	r2, [r4, #24]
   394a0:	mov	r1, r7
   394a4:	ldr	r3, [r4, #28]
   394a8:	bl	38b04 <sepol_msg_default_handler@@Base+0x3dc8>
   394ac:	subs	r6, r0, #0
   394b0:	bne	39878 <sepol_msg_default_handler@@Base+0x4b3c>
   394b4:	ldr	r2, [sp, #36]	; 0x24
   394b8:	ldr	r1, [r9, #48]	; 0x30
   394bc:	cmp	r1, r2
   394c0:	add	r2, sp, #40	; 0x28
   394c4:	beq	39644 <sepol_msg_default_handler@@Base+0x4908>
   394c8:	add	sl, sp, #52	; 0x34
   394cc:	add	r3, sp, #28
   394d0:	mov	r0, r2
   394d4:	str	r3, [sp, #12]
   394d8:	bl	14040 <__assert_fail@plt+0x31d0>
   394dc:	mov	r0, sl
   394e0:	mov	r4, #0
   394e4:	str	r4, [sp, #36]	; 0x24
   394e8:	str	r4, [sp, #40]	; 0x28
   394ec:	str	r4, [sp, #44]	; 0x2c
   394f0:	bl	14040 <__assert_fail@plt+0x31d0>
   394f4:	ldr	r3, [sp, #12]
   394f8:	str	r4, [sp, #48]	; 0x30
   394fc:	str	r4, [sp, #52]	; 0x34
   39500:	mov	r0, r3
   39504:	str	r4, [sp, #56]	; 0x38
   39508:	bl	14040 <__assert_fail@plt+0x31d0>
   3950c:	str	r4, [sp, #24]
   39510:	str	r4, [sp, #28]
   39514:	str	r4, [sp, #32]
   39518:	mvn	sl, #0
   3951c:	ldr	ip, [sp, #20]
   39520:	mov	r0, sl
   39524:	ldr	r2, [sp, #60]	; 0x3c
   39528:	ldr	r3, [ip]
   3952c:	cmp	r2, r3
   39530:	bne	399ec <sepol_msg_default_handler@@Base+0x4cb0>
   39534:	add	sp, sp, #68	; 0x44
   39538:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3953c:	mov	r0, #88	; 0x58
   39540:	bl	10d44 <malloc@plt>
   39544:	subs	r9, r0, #0
   39548:	beq	39824 <sepol_msg_default_handler@@Base+0x4ae8>
   3954c:	mov	r1, #0
   39550:	mov	r2, #88	; 0x58
   39554:	bl	10de0 <memset@plt>
   39558:	ldr	r2, [r4, #24]
   3955c:	ldr	r1, [r4, #16]
   39560:	mov	r0, r7
   39564:	ldr	r3, [r2, #60]	; 0x3c
   39568:	add	r3, r3, #1
   3956c:	str	r3, [r2, #60]	; 0x3c
   39570:	str	r3, [r9]
   39574:	ldr	r2, [r8]
   39578:	sub	r2, r2, #-1073741823	; 0xc0000001
   3957c:	str	r3, [r1, r2, lsl #2]
   39580:	bl	10dd4 <__strdup@plt>
   39584:	subs	r7, r0, #0
   39588:	beq	39984 <sepol_msg_default_handler@@Base+0x4c48>
   3958c:	ldr	r3, [r4, #24]
   39590:	mov	r1, r7
   39594:	mov	r2, r9
   39598:	ldr	r0, [r3, #56]	; 0x38
   3959c:	bl	147d0 <__assert_fail@plt+0x3960>
   395a0:	cmp	r0, #0
   395a4:	bne	39900 <sepol_msg_default_handler@@Base+0x4bc4>
   395a8:	add	r0, r8, #16
   395ac:	add	r1, r9, #48	; 0x30
   395b0:	ldr	r2, [r4, #24]
   395b4:	ldr	r3, [r4, #28]
   395b8:	bl	38e34 <sepol_msg_default_handler@@Base+0x40f8>
   395bc:	cmp	r0, #0
   395c0:	bne	39518 <sepol_msg_default_handler@@Base+0x47dc>
   395c4:	add	r0, r8, #32
   395c8:	add	r1, r9, #72	; 0x48
   395cc:	ldr	r2, [r4, #24]
   395d0:	ldr	r3, [r4, #28]
   395d4:	bl	38b04 <sepol_msg_default_handler@@Base+0x3dc8>
   395d8:	cmp	r0, #0
   395dc:	bne	39518 <sepol_msg_default_handler@@Base+0x47dc>
   395e0:	ldr	r2, [r9, #72]	; 0x48
   395e4:	ldr	r3, [r9, #48]	; 0x30
   395e8:	cmp	r2, r3
   395ec:	bcs	398a4 <sepol_msg_default_handler@@Base+0x4b68>
   395f0:	ldr	r3, [r4, #28]
   395f4:	cmp	r3, #0
   395f8:	beq	398e8 <sepol_msg_default_handler@@Base+0x4bac>
   395fc:	ldr	ip, [r3, #12]
   39600:	cmp	ip, #0
   39604:	beq	39518 <sepol_msg_default_handler@@Base+0x47dc>
   39608:	ldr	r2, [pc, #1024]	; 39a10 <sepol_msg_default_handler@@Base+0x4cd4>
   3960c:	mov	lr, #1
   39610:	ldr	r0, [pc, #1020]	; 39a14 <sepol_msg_default_handler@@Base+0x4cd8>
   39614:	mov	r1, r3
   39618:	add	r2, pc, r2
   3961c:	str	lr, [r3]
   39620:	add	r0, pc, r0
   39624:	add	r2, r2, #612	; 0x264
   39628:	stmib	r3, {r0, r2}
   3962c:	mvn	sl, #0
   39630:	ldr	r2, [pc, #992]	; 39a18 <sepol_msg_default_handler@@Base+0x4cdc>
   39634:	ldr	r0, [r3, #16]
   39638:	add	r2, pc, r2
   3963c:	blx	ip
   39640:	b	3951c <sepol_msg_default_handler@@Base+0x47e0>
   39644:	mov	r1, r2
   39648:	add	r0, r9, #52	; 0x34
   3964c:	str	r2, [sp, #16]
   39650:	bl	139c4 <__assert_fail@plt+0x2b54>
   39654:	ldr	r2, [sp, #16]
   39658:	cmp	r0, #0
   3965c:	beq	394c8 <sepol_msg_default_handler@@Base+0x478c>
   39660:	ldr	r0, [r9, #60]	; 0x3c
   39664:	add	sl, sp, #52	; 0x34
   39668:	ldr	r1, [sp, #48]	; 0x30
   3966c:	cmp	r0, r1
   39670:	beq	39688 <sepol_msg_default_handler@@Base+0x494c>
   39674:	add	r3, sp, #28
   39678:	b	394d0 <sepol_msg_default_handler@@Base+0x4794>
   3967c:	ldr	r3, [pc, #920]	; 39a1c <sepol_msg_default_handler@@Base+0x4ce0>
   39680:	ldr	r2, [r5, r3]
   39684:	b	39414 <sepol_msg_default_handler@@Base+0x46d8>
   39688:	add	r0, r9, #64	; 0x40
   3968c:	mov	r1, sl
   39690:	str	r2, [sp, #16]
   39694:	bl	139c4 <__assert_fail@plt+0x2b54>
   39698:	ldr	r2, [sp, #16]
   3969c:	cmp	r0, #0
   396a0:	beq	39674 <sepol_msg_default_handler@@Base+0x4938>
   396a4:	ldr	r0, [r9, #72]	; 0x48
   396a8:	ldr	r1, [sp, #24]
   396ac:	cmp	r0, r1
   396b0:	bne	39674 <sepol_msg_default_handler@@Base+0x4938>
   396b4:	add	r3, sp, #28
   396b8:	add	r0, r9, #76	; 0x4c
   396bc:	str	r2, [sp, #16]
   396c0:	mov	r1, r3
   396c4:	str	r3, [sp, #12]
   396c8:	bl	139c4 <__assert_fail@plt+0x2b54>
   396cc:	ldr	r2, [sp, #16]
   396d0:	ldr	r3, [sp, #12]
   396d4:	cmp	r0, #0
   396d8:	beq	394d0 <sepol_msg_default_handler@@Base+0x4794>
   396dc:	mov	r0, r2
   396e0:	str	r3, [sp, #12]
   396e4:	str	r2, [sp, #16]
   396e8:	bl	14040 <__assert_fail@plt+0x31d0>
   396ec:	str	r6, [fp]
   396f0:	mov	r0, sl
   396f4:	ldr	r2, [sp, #16]
   396f8:	str	r6, [r2]
   396fc:	str	r6, [sp, #44]	; 0x2c
   39700:	bl	14040 <__assert_fail@plt+0x31d0>
   39704:	ldr	r3, [sp, #12]
   39708:	str	r6, [sp, #48]	; 0x30
   3970c:	str	r6, [sl]
   39710:	mov	r0, r3
   39714:	str	r6, [sp, #56]	; 0x38
   39718:	bl	14040 <__assert_fail@plt+0x31d0>
   3971c:	str	r6, [r7]
   39720:	str	r6, [sp, #28]
   39724:	str	r6, [sp, #32]
   39728:	ldr	lr, [r4, #12]
   3972c:	mov	ip, #0
   39730:	ldr	r2, [r4, #24]
   39734:	add	r0, r8, #4
   39738:	ldr	r3, [r4, #20]
   3973c:	mov	r1, r7
   39740:	str	ip, [sp, #24]
   39744:	str	ip, [r7, #4]
   39748:	str	lr, [sp]
   3974c:	bl	38fbc <sepol_msg_default_handler@@Base+0x4280>
   39750:	cmp	r0, #0
   39754:	bne	39778 <sepol_msg_default_handler@@Base+0x4a3c>
   39758:	add	r0, r9, #4
   3975c:	mov	r1, r7
   39760:	bl	141ec <__assert_fail@plt+0x337c>
   39764:	subs	sl, r0, #0
   39768:	bne	397d4 <sepol_msg_default_handler@@Base+0x4a98>
   3976c:	mov	r0, r7
   39770:	bl	14040 <__assert_fail@plt+0x31d0>
   39774:	b	3951c <sepol_msg_default_handler@@Base+0x47e0>
   39778:	ldr	r3, [r4, #28]
   3977c:	cmp	r3, #0
   39780:	beq	398f4 <sepol_msg_default_handler@@Base+0x4bb8>
   39784:	ldr	ip, [r3, #12]
   39788:	cmp	ip, #0
   3978c:	beq	397c4 <sepol_msg_default_handler@@Base+0x4a88>
   39790:	ldr	r2, [pc, #648]	; 39a20 <sepol_msg_default_handler@@Base+0x4ce4>
   39794:	mov	lr, #1
   39798:	ldr	r0, [pc, #644]	; 39a24 <sepol_msg_default_handler@@Base+0x4ce8>
   3979c:	mov	r1, r3
   397a0:	add	r2, pc, r2
   397a4:	str	lr, [r3]
   397a8:	add	r0, pc, r0
   397ac:	add	r2, r2, #612	; 0x264
   397b0:	stmib	r3, {r0, r2}
   397b4:	ldr	r2, [pc, #620]	; 39a28 <sepol_msg_default_handler@@Base+0x4cec>
   397b8:	ldr	r0, [r3, #16]
   397bc:	add	r2, pc, r2
   397c0:	blx	ip
   397c4:	mov	r0, r7
   397c8:	mvn	sl, #0
   397cc:	bl	14040 <__assert_fail@plt+0x31d0>
   397d0:	b	3951c <sepol_msg_default_handler@@Base+0x47e0>
   397d4:	ldr	r3, [r4, #28]
   397d8:	cmp	r3, #0
   397dc:	beq	3996c <sepol_msg_default_handler@@Base+0x4c30>
   397e0:	ldr	ip, [r3, #12]
   397e4:	cmp	ip, #0
   397e8:	beq	397c4 <sepol_msg_default_handler@@Base+0x4a88>
   397ec:	ldr	r2, [pc, #568]	; 39a2c <sepol_msg_default_handler@@Base+0x4cf0>
   397f0:	mov	lr, #1
   397f4:	ldr	r0, [pc, #564]	; 39a30 <sepol_msg_default_handler@@Base+0x4cf4>
   397f8:	mov	r1, r3
   397fc:	add	r2, pc, r2
   39800:	str	lr, [r3]
   39804:	add	r0, pc, r0
   39808:	add	r2, r2, #612	; 0x264
   3980c:	stmib	r3, {r0, r2}
   39810:	ldr	r2, [pc, #540]	; 39a34 <sepol_msg_default_handler@@Base+0x4cf8>
   39814:	ldr	r0, [r3, #16]
   39818:	add	r2, pc, r2
   3981c:	blx	ip
   39820:	b	397c4 <sepol_msg_default_handler@@Base+0x4a88>
   39824:	ldr	r3, [r4, #28]
   39828:	cmp	r3, #0
   3982c:	beq	39978 <sepol_msg_default_handler@@Base+0x4c3c>
   39830:	ldr	ip, [r3, #12]
   39834:	cmp	ip, #0
   39838:	beq	39518 <sepol_msg_default_handler@@Base+0x47dc>
   3983c:	ldr	r2, [pc, #500]	; 39a38 <sepol_msg_default_handler@@Base+0x4cfc>
   39840:	mov	lr, #1
   39844:	ldr	r0, [pc, #496]	; 39a3c <sepol_msg_default_handler@@Base+0x4d00>
   39848:	mov	r1, r3
   3984c:	add	r2, pc, r2
   39850:	str	lr, [r3]
   39854:	add	r0, pc, r0
   39858:	add	r2, r2, #612	; 0x264
   3985c:	stmib	r3, {r0, r2}
   39860:	mvn	sl, #0
   39864:	ldr	r2, [pc, #468]	; 39a40 <sepol_msg_default_handler@@Base+0x4d04>
   39868:	ldr	r0, [r3, #16]
   3986c:	add	r2, pc, r2
   39870:	blx	ip
   39874:	b	3951c <sepol_msg_default_handler@@Base+0x47e0>
   39878:	add	r0, sp, #40	; 0x28
   3987c:	bl	14040 <__assert_fail@plt+0x31d0>
   39880:	str	sl, [fp]
   39884:	add	r0, sp, #52	; 0x34
   39888:	str	sl, [sp, #40]	; 0x28
   3988c:	str	sl, [sp, #44]	; 0x2c
   39890:	bl	14040 <__assert_fail@plt+0x31d0>
   39894:	str	sl, [sp, #48]	; 0x30
   39898:	str	sl, [sp, #52]	; 0x34
   3989c:	str	sl, [sp, #56]	; 0x38
   398a0:	b	39518 <sepol_msg_default_handler@@Base+0x47dc>
   398a4:	add	r7, r9, #76	; 0x4c
   398a8:	add	r1, r9, #52	; 0x34
   398ac:	mov	r0, r7
   398b0:	bl	13a44 <__assert_fail@plt+0x2bd4>
   398b4:	cmp	r0, #0
   398b8:	beq	395f0 <sepol_msg_default_handler@@Base+0x48b4>
   398bc:	ldr	r2, [r9, #60]	; 0x3c
   398c0:	ldr	r3, [r9, #72]	; 0x48
   398c4:	cmp	r2, r3
   398c8:	bcc	395f0 <sepol_msg_default_handler@@Base+0x48b4>
   398cc:	mov	r1, r7
   398d0:	add	r0, r9, #64	; 0x40
   398d4:	bl	13a44 <__assert_fail@plt+0x2bd4>
   398d8:	cmp	r0, #0
   398dc:	beq	395f0 <sepol_msg_default_handler@@Base+0x48b4>
   398e0:	add	r7, sp, #24
   398e4:	b	39728 <sepol_msg_default_handler@@Base+0x49ec>
   398e8:	ldr	r3, [pc, #300]	; 39a1c <sepol_msg_default_handler@@Base+0x4ce0>
   398ec:	ldr	r3, [r5, r3]
   398f0:	b	395fc <sepol_msg_default_handler@@Base+0x48c0>
   398f4:	ldr	r3, [pc, #288]	; 39a1c <sepol_msg_default_handler@@Base+0x4ce0>
   398f8:	ldr	r3, [r5, r3]
   398fc:	b	39784 <sepol_msg_default_handler@@Base+0x4a48>
   39900:	ldr	r3, [r4, #28]
   39904:	cmp	r3, #0
   39908:	beq	399e0 <sepol_msg_default_handler@@Base+0x4ca4>
   3990c:	ldr	ip, [r3, #12]
   39910:	cmp	ip, #0
   39914:	beq	3994c <sepol_msg_default_handler@@Base+0x4c10>
   39918:	ldr	r2, [pc, #292]	; 39a44 <sepol_msg_default_handler@@Base+0x4d08>
   3991c:	mov	lr, #1
   39920:	ldr	r0, [pc, #288]	; 39a48 <sepol_msg_default_handler@@Base+0x4d0c>
   39924:	mov	r1, r3
   39928:	add	r2, pc, r2
   3992c:	str	lr, [r3]
   39930:	add	r0, pc, r0
   39934:	add	r2, r2, #612	; 0x264
   39938:	stmib	r3, {r0, r2}
   3993c:	ldr	r2, [pc, #264]	; 39a4c <sepol_msg_default_handler@@Base+0x4d10>
   39940:	ldr	r0, [r3, #16]
   39944:	add	r2, pc, r2
   39948:	blx	ip
   3994c:	mov	r0, r9
   39950:	mvn	sl, #0
   39954:	bl	212b4 <policydb_user_cache@@Base+0x998>
   39958:	mov	r0, r9
   3995c:	bl	10ca8 <free@plt>
   39960:	mov	r0, r7
   39964:	bl	10ca8 <free@plt>
   39968:	b	3951c <sepol_msg_default_handler@@Base+0x47e0>
   3996c:	ldr	r3, [pc, #168]	; 39a1c <sepol_msg_default_handler@@Base+0x4ce0>
   39970:	ldr	r3, [r5, r3]
   39974:	b	397e0 <sepol_msg_default_handler@@Base+0x4aa4>
   39978:	ldr	r3, [pc, #156]	; 39a1c <sepol_msg_default_handler@@Base+0x4ce0>
   3997c:	ldr	r3, [r5, r3]
   39980:	b	39830 <sepol_msg_default_handler@@Base+0x4af4>
   39984:	ldr	r3, [r4, #28]
   39988:	cmp	r3, #0
   3998c:	beq	399f0 <sepol_msg_default_handler@@Base+0x4cb4>
   39990:	ldr	ip, [r3, #12]
   39994:	cmp	ip, #0
   39998:	beq	399d0 <sepol_msg_default_handler@@Base+0x4c94>
   3999c:	ldr	r2, [pc, #172]	; 39a50 <sepol_msg_default_handler@@Base+0x4d14>
   399a0:	mov	lr, #1
   399a4:	ldr	r0, [pc, #168]	; 39a54 <sepol_msg_default_handler@@Base+0x4d18>
   399a8:	mov	r1, r3
   399ac:	add	r2, pc, r2
   399b0:	str	lr, [r3]
   399b4:	add	r0, pc, r0
   399b8:	add	r2, r2, #612	; 0x264
   399bc:	stmib	r3, {r0, r2}
   399c0:	ldr	r2, [pc, #144]	; 39a58 <sepol_msg_default_handler@@Base+0x4d1c>
   399c4:	ldr	r0, [r3, #16]
   399c8:	add	r2, pc, r2
   399cc:	blx	ip
   399d0:	mov	r0, r9
   399d4:	mvn	sl, #0
   399d8:	bl	10ca8 <free@plt>
   399dc:	b	3951c <sepol_msg_default_handler@@Base+0x47e0>
   399e0:	ldr	r3, [pc, #52]	; 39a1c <sepol_msg_default_handler@@Base+0x4ce0>
   399e4:	ldr	r3, [r5, r3]
   399e8:	b	3990c <sepol_msg_default_handler@@Base+0x4bd0>
   399ec:	bl	10cd8 <__stack_chk_fail@plt>
   399f0:	ldr	r3, [pc, #36]	; 39a1c <sepol_msg_default_handler@@Base+0x4ce0>
   399f4:	ldr	r3, [r5, r3]
   399f8:	b	39990 <sepol_msg_default_handler@@Base+0x4c54>
   399fc:	andeq	pc, r1, r8, lsr #24
   39a00:	strheq	r0, [r0], -ip
   39a04:	ldrdeq	sp, [r0], -r4
   39a08:	andeq	r9, r0, r0, lsr sp
   39a0c:	strdeq	sl, [r0], -r0
   39a10:	andeq	sp, r0, ip, ror #1
   39a14:	andeq	r9, r0, ip, asr #22
   39a18:	strdeq	sp, [r0], -ip
   39a1c:	andeq	r0, r0, ip, asr #1
   39a20:	andeq	ip, r0, r4, ror #30
   39a24:	andeq	r9, r0, r4, asr #19
   39a28:	andeq	sl, r0, r0, lsr #4
   39a2c:	andeq	ip, r0, r8, lsl #30
   39a30:	andeq	r9, r0, r8, ror #18
   39a34:	andeq	sl, r0, r4, asr #3
   39a38:			; <UNDEFINED> instruction: 0x0000ceb8
   39a3c:	andeq	r9, r0, r8, lsl r9
   39a40:	andeq	sl, r0, r0, ror r1
   39a44:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   39a48:	andeq	r9, r0, ip, lsr r8
   39a4c:	strdeq	sp, [r0], -ip
   39a50:	andeq	ip, r0, r8, asr sp
   39a54:			; <UNDEFINED> instruction: 0x000097b8
   39a58:	andeq	sl, r0, r4, lsl r0
   39a5c:	ldr	ip, [pc, #1272]	; 39f5c <sepol_msg_default_handler@@Base+0x5220>
   39a60:	cmp	r3, #0
   39a64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39a68:	add	ip, pc, ip
   39a6c:	ldr	lr, [pc, #1260]	; 39f60 <sepol_msg_default_handler@@Base+0x5224>
   39a70:	sub	sp, sp, #52	; 0x34
   39a74:	add	r8, sp, #28
   39a78:	mov	fp, r2
   39a7c:	str	r1, [sp, #8]
   39a80:	mov	r3, #0
   39a84:	stm	sp, {r0, r8}
   39a88:	mov	r0, ip
   39a8c:	ldr	lr, [ip, lr]
   39a90:	ldr	r8, [sp, #8]
   39a94:	str	r3, [sp, #28]
   39a98:	ldr	r2, [lr]
   39a9c:	strb	r3, [r1], #1
   39aa0:	add	r1, r1, #1
   39aa4:	strb	r3, [r8, #1]
   39aa8:	str	lr, [sp, #12]
   39aac:	strb	r3, [r1], #1
   39ab0:	str	r3, [sp, #32]
   39ab4:	strb	r3, [r1], #1
   39ab8:	str	r2, [sp, #44]	; 0x2c
   39abc:	strb	r3, [r1], #1
   39ac0:	strb	r3, [r1], #1
   39ac4:	strb	r3, [r1], #1
   39ac8:	strb	r3, [r1]
   39acc:	bne	39ae0 <sepol_msg_default_handler@@Base+0x4da4>
   39ad0:	ldr	ip, [sp]
   39ad4:	ldr	r3, [ip, #12]
   39ad8:	cmp	r3, #0
   39adc:	beq	39e34 <sepol_msg_default_handler@@Base+0x50f8>
   39ae0:	ldr	r8, [sp]
   39ae4:	ldr	ip, [sp]
   39ae8:	ldr	r3, [r8]
   39aec:	ldr	lr, [ip, #4]
   39af0:	cmp	r3, #0
   39af4:	mov	r8, r3
   39af8:	ldrne	sl, [r3]
   39afc:	moveq	sl, r3
   39b00:	cmp	sl, lr
   39b04:	bcs	39ba8 <sepol_msg_default_handler@@Base+0x4e6c>
   39b08:	ldr	r0, [r8, #8]
   39b0c:	ldr	r1, [r8]
   39b10:	ldr	r3, [r8, #12]
   39b14:	rsb	r2, r1, sl
   39b18:	lsr	r4, r0, r2
   39b1c:	rsb	ip, r2, #32
   39b20:	sub	r0, r2, #32
   39b24:	orr	r4, r4, r3, lsl ip
   39b28:	orr	r4, r4, r3, lsr r0
   39b2c:	lsr	r5, r3, r2
   39b30:	mov	r2, #1
   39b34:	mov	r3, #0
   39b38:	and	r2, r2, r4
   39b3c:	and	r3, r3, r5
   39b40:	orrs	r0, r2, r3
   39b44:	beq	39b90 <sepol_msg_default_handler@@Base+0x4e54>
   39b48:	ldr	r3, [fp, #52]	; 0x34
   39b4c:	sub	r3, r3, #1
   39b50:	cmp	sl, r3
   39b54:	bhi	39e54 <sepol_msg_default_handler@@Base+0x5118>
   39b58:	ldr	r3, [fp, #132]	; 0x84
   39b5c:	ldr	r1, [r3, sl, lsl #2]
   39b60:	ldr	r3, [r1, #8]
   39b64:	cmp	r3, #1
   39b68:	beq	39dec <sepol_msg_default_handler@@Base+0x50b0>
   39b6c:	add	r0, sp, #28
   39b70:	mov	r1, sl
   39b74:	mov	r2, #1
   39b78:	bl	13c24 <__assert_fail@plt+0x2db4>
   39b7c:	cmp	r0, #0
   39b80:	bne	39e54 <sepol_msg_default_handler@@Base+0x5118>
   39b84:	ldr	ip, [sp]
   39b88:	ldr	r1, [r8]
   39b8c:	ldr	lr, [ip, #4]
   39b90:	add	r1, r1, #63	; 0x3f
   39b94:	cmp	sl, r1
   39b98:	beq	39dbc <sepol_msg_default_handler@@Base+0x5080>
   39b9c:	add	sl, sl, #1
   39ba0:	cmp	sl, lr
   39ba4:	bcc	39b08 <sepol_msg_default_handler@@Base+0x4dcc>
   39ba8:	ldr	r3, [sp]
   39bac:	add	r8, sp, #36	; 0x24
   39bb0:	ldr	r5, [r3, #8]
   39bb4:	mov	r3, #0
   39bb8:	str	r3, [sp, #36]	; 0x24
   39bbc:	cmp	r5, r3
   39bc0:	str	r3, [r8, #4]
   39bc4:	moveq	r4, r5
   39bc8:	ldrne	r4, [r5]
   39bcc:	ldr	ip, [sp]
   39bd0:	ldr	r0, [ip, #12]
   39bd4:	cmp	r4, r0
   39bd8:	bcs	39c74 <sepol_msg_default_handler@@Base+0x4f38>
   39bdc:	ldr	ip, [r5, #8]
   39be0:	ldr	r1, [r5]
   39be4:	ldr	r2, [r5, #12]
   39be8:	rsb	r3, r1, r4
   39bec:	lsr	r6, ip, r3
   39bf0:	rsb	lr, r3, #32
   39bf4:	sub	ip, r3, #32
   39bf8:	orr	r6, r6, r2, lsl lr
   39bfc:	orr	r6, r6, r2, lsr ip
   39c00:	lsr	r7, r2, r3
   39c04:	mov	r2, #1
   39c08:	mov	r3, #0
   39c0c:	and	r2, r2, r6
   39c10:	and	r3, r3, r7
   39c14:	orrs	ip, r2, r3
   39c18:	beq	39c5c <sepol_msg_default_handler@@Base+0x4f20>
   39c1c:	ldr	r3, [fp, #132]	; 0x84
   39c20:	ldr	r1, [r3, r4, lsl #2]
   39c24:	cmp	r1, #0
   39c28:	beq	39c38 <sepol_msg_default_handler@@Base+0x4efc>
   39c2c:	ldr	r3, [r1, #8]
   39c30:	cmp	r3, #1
   39c34:	beq	39e10 <sepol_msg_default_handler@@Base+0x50d4>
   39c38:	mov	r0, r8
   39c3c:	mov	r1, r4
   39c40:	mov	r2, #1
   39c44:	bl	13c24 <__assert_fail@plt+0x2db4>
   39c48:	cmp	r0, #0
   39c4c:	bne	39dac <sepol_msg_default_handler@@Base+0x5070>
   39c50:	ldr	ip, [sp]
   39c54:	ldr	r1, [r5]
   39c58:	ldr	r0, [ip, #12]
   39c5c:	add	r1, r1, #63	; 0x3f
   39c60:	cmp	r4, r1
   39c64:	beq	39dd4 <sepol_msg_default_handler@@Base+0x5098>
   39c68:	add	r4, r4, #1
   39c6c:	cmp	r4, r0
   39c70:	bcc	39bdc <sepol_msg_default_handler@@Base+0x4ea0>
   39c74:	ldr	ip, [sp]
   39c78:	ldr	r3, [ip, #16]
   39c7c:	tst	r3, #1
   39c80:	bne	39e80 <sepol_msg_default_handler@@Base+0x5144>
   39c84:	ldr	r7, [sp, #28]
   39c88:	mov	r4, #1
   39c8c:	ldr	r0, [sp, #32]
   39c90:	mov	r5, #0
   39c94:	cmp	r7, #0
   39c98:	mov	r9, fp
   39c9c:	ldrne	r6, [r7]
   39ca0:	moveq	r6, r7
   39ca4:	cmp	r6, r0
   39ca8:	bcs	39d18 <sepol_msg_default_handler@@Base+0x4fdc>
   39cac:	ldr	ip, [r7, #8]
   39cb0:	ldr	r1, [r7]
   39cb4:	ldr	r2, [r7, #12]
   39cb8:	rsb	r3, r1, r6
   39cbc:	lsr	sl, ip, r3
   39cc0:	rsb	lr, r3, #32
   39cc4:	sub	ip, r3, #32
   39cc8:	orr	sl, sl, r2, lsl lr
   39ccc:	orr	sl, sl, r2, lsr ip
   39cd0:	lsr	fp, r2, r3
   39cd4:	and	r3, fp, r5
   39cd8:	and	r2, sl, r4
   39cdc:	orrs	ip, r2, r3
   39ce0:	beq	39d00 <sepol_msg_default_handler@@Base+0x4fc4>
   39ce4:	mov	r0, r8
   39ce8:	mov	r1, r6
   39cec:	bl	13b38 <__assert_fail@plt+0x2cc8>
   39cf0:	cmp	r0, #0
   39cf4:	beq	39f0c <sepol_msg_default_handler@@Base+0x51d0>
   39cf8:	ldr	r1, [r7]
   39cfc:	ldr	r0, [sp, #32]
   39d00:	add	r1, r1, #63	; 0x3f
   39d04:	cmp	r6, r1
   39d08:	beq	39ef4 <sepol_msg_default_handler@@Base+0x51b8>
   39d0c:	add	r6, r6, #1
   39d10:	cmp	r6, r0
   39d14:	bcc	39cac <sepol_msg_default_handler@@Base+0x4f70>
   39d18:	ldr	ip, [sp]
   39d1c:	mov	fp, r9
   39d20:	ldr	r3, [ip, #16]
   39d24:	tst	r3, #2
   39d28:	beq	39eec <sepol_msg_default_handler@@Base+0x51b0>
   39d2c:	ldr	r3, [r9, #52]	; 0x34
   39d30:	cmp	r3, #0
   39d34:	beq	39eec <sepol_msg_default_handler@@Base+0x51b0>
   39d38:	mov	r4, #0
   39d3c:	ldr	r5, [sp, #8]
   39d40:	b	39d64 <sepol_msg_default_handler@@Base+0x5028>
   39d44:	mov	r2, #0
   39d48:	bl	13c24 <__assert_fail@plt+0x2db4>
   39d4c:	cmp	r0, #0
   39d50:	bne	39dac <sepol_msg_default_handler@@Base+0x5070>
   39d54:	ldr	r3, [fp, #52]	; 0x34
   39d58:	add	r4, r4, #1
   39d5c:	cmp	r3, r4
   39d60:	bls	39eec <sepol_msg_default_handler@@Base+0x51b0>
   39d64:	ldr	r3, [fp, #132]	; 0x84
   39d68:	mov	r0, r5
   39d6c:	mov	r1, r4
   39d70:	ldr	r3, [r3, r4, lsl #2]
   39d74:	cmp	r3, #0
   39d78:	beq	39d88 <sepol_msg_default_handler@@Base+0x504c>
   39d7c:	ldr	r3, [r3, #8]
   39d80:	cmp	r3, #1
   39d84:	beq	39f28 <sepol_msg_default_handler@@Base+0x51ec>
   39d88:	bl	13b38 <__assert_fail@plt+0x2cc8>
   39d8c:	mov	r1, r4
   39d90:	cmp	r0, #0
   39d94:	mov	r0, r5
   39d98:	bne	39d44 <sepol_msg_default_handler@@Base+0x5008>
   39d9c:	mov	r2, #1
   39da0:	bl	13c24 <__assert_fail@plt+0x2db4>
   39da4:	cmp	r0, #0
   39da8:	beq	39d54 <sepol_msg_default_handler@@Base+0x5018>
   39dac:	mvn	r4, #0
   39db0:	mov	r0, r8
   39db4:	bl	14040 <__assert_fail@plt+0x31d0>
   39db8:	b	39e58 <sepol_msg_default_handler@@Base+0x511c>
   39dbc:	ldr	r3, [r8, #16]
   39dc0:	cmp	r3, #0
   39dc4:	beq	39b9c <sepol_msg_default_handler@@Base+0x4e60>
   39dc8:	ldr	sl, [r3]
   39dcc:	mov	r8, r3
   39dd0:	b	39b00 <sepol_msg_default_handler@@Base+0x4dc4>
   39dd4:	ldr	r3, [r5, #16]
   39dd8:	cmp	r3, #0
   39ddc:	beq	39c68 <sepol_msg_default_handler@@Base+0x4f2c>
   39de0:	ldr	r4, [r3]
   39de4:	mov	r5, r3
   39de8:	b	39bd4 <sepol_msg_default_handler@@Base+0x4e98>
   39dec:	add	r1, r1, #12
   39df0:	add	r0, sp, #28
   39df4:	bl	141ec <__assert_fail@plt+0x337c>
   39df8:	cmp	r0, #0
   39dfc:	bne	39e54 <sepol_msg_default_handler@@Base+0x5118>
   39e00:	ldr	r3, [sp]
   39e04:	ldr	r1, [r8]
   39e08:	ldr	lr, [r3, #4]
   39e0c:	b	39b90 <sepol_msg_default_handler@@Base+0x4e54>
   39e10:	add	r1, r1, #12
   39e14:	mov	r0, r8
   39e18:	bl	141ec <__assert_fail@plt+0x337c>
   39e1c:	cmp	r0, #0
   39e20:	bne	39dac <sepol_msg_default_handler@@Base+0x5070>
   39e24:	ldr	r3, [sp]
   39e28:	ldr	r1, [r5]
   39e2c:	ldr	r0, [r3, #12]
   39e30:	b	39c5c <sepol_msg_default_handler@@Base+0x4f20>
   39e34:	ldr	r3, [ip, #16]
   39e38:	cmp	r3, #0
   39e3c:	bne	39ae0 <sepol_msg_default_handler@@Base+0x4da4>
   39e40:	add	r0, sp, #28
   39e44:	ldr	r1, [sp]
   39e48:	bl	143b8 <__assert_fail@plt+0x3548>
   39e4c:	cmp	r0, #0
   39e50:	beq	39ba8 <sepol_msg_default_handler@@Base+0x4e6c>
   39e54:	mvn	r4, #0
   39e58:	add	r0, sp, #28
   39e5c:	bl	14040 <__assert_fail@plt+0x31d0>
   39e60:	ldr	r8, [sp, #12]
   39e64:	ldr	r2, [sp, #44]	; 0x2c
   39e68:	mov	r0, r4
   39e6c:	ldr	r3, [r8]
   39e70:	cmp	r2, r3
   39e74:	bne	39f58 <sepol_msg_default_handler@@Base+0x521c>
   39e78:	add	sp, sp, #52	; 0x34
   39e7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39e80:	ldr	r3, [fp, #52]	; 0x34
   39e84:	cmp	r3, #0
   39e88:	movne	r4, #0
   39e8c:	ldrne	r5, [sp, #8]
   39e90:	beq	39eec <sepol_msg_default_handler@@Base+0x51b0>
   39e94:	mov	r0, r8
   39e98:	mov	r1, r4
   39e9c:	bl	13b38 <__assert_fail@plt+0x2cc8>
   39ea0:	cmp	r0, #0
   39ea4:	bne	39edc <sepol_msg_default_handler@@Base+0x51a0>
   39ea8:	ldr	r3, [fp, #132]	; 0x84
   39eac:	ldr	r3, [r3, r4, lsl #2]
   39eb0:	cmp	r3, #0
   39eb4:	beq	39ec4 <sepol_msg_default_handler@@Base+0x5188>
   39eb8:	ldr	r3, [r3, #8]
   39ebc:	cmp	r3, #1
   39ec0:	beq	39edc <sepol_msg_default_handler@@Base+0x51a0>
   39ec4:	mov	r0, r5
   39ec8:	mov	r1, r4
   39ecc:	mov	r2, #1
   39ed0:	bl	13c24 <__assert_fail@plt+0x2db4>
   39ed4:	cmp	r0, #0
   39ed8:	bne	39dac <sepol_msg_default_handler@@Base+0x5070>
   39edc:	ldr	r3, [fp, #52]	; 0x34
   39ee0:	add	r4, r4, #1
   39ee4:	cmp	r3, r4
   39ee8:	bhi	39e94 <sepol_msg_default_handler@@Base+0x5158>
   39eec:	mov	r4, #0
   39ef0:	b	39db0 <sepol_msg_default_handler@@Base+0x5074>
   39ef4:	ldr	r3, [r7, #16]
   39ef8:	cmp	r3, #0
   39efc:	beq	39d0c <sepol_msg_default_handler@@Base+0x4fd0>
   39f00:	ldr	r6, [r3]
   39f04:	mov	r7, r3
   39f08:	b	39ca4 <sepol_msg_default_handler@@Base+0x4f68>
   39f0c:	ldr	r0, [sp, #8]
   39f10:	mov	r1, r6
   39f14:	mov	r2, #1
   39f18:	bl	13c24 <__assert_fail@plt+0x2db4>
   39f1c:	cmp	r0, #0
   39f20:	beq	39cf8 <sepol_msg_default_handler@@Base+0x4fbc>
   39f24:	b	39dac <sepol_msg_default_handler@@Base+0x5070>
   39f28:	bl	13b38 <__assert_fail@plt+0x2cc8>
   39f2c:	cmp	r0, #0
   39f30:	beq	39d54 <sepol_msg_default_handler@@Base+0x5018>
   39f34:	ldr	r3, [pc, #40]	; 39f64 <sepol_msg_default_handler@@Base+0x5228>
   39f38:	movw	r2, #2597	; 0xa25
   39f3c:	ldr	r0, [pc, #36]	; 39f68 <sepol_msg_default_handler@@Base+0x522c>
   39f40:	ldr	r1, [pc, #36]	; 39f6c <sepol_msg_default_handler@@Base+0x5230>
   39f44:	add	r3, pc, r3
   39f48:	add	r0, pc, r0
   39f4c:	add	r3, r3, #632	; 0x278
   39f50:	add	r1, pc, r1
   39f54:	bl	10e70 <__assert_fail@plt>
   39f58:	bl	10cd8 <__stack_chk_fail@plt>
   39f5c:	muleq	r1, r0, r5
   39f60:	strheq	r0, [r0], -ip
   39f64:	andeq	ip, r0, r0, asr #15
   39f68:	andeq	ip, r0, r0, lsl pc
   39f6c:	andeq	ip, r0, r8, lsl ip
   39f70:	ldr	ip, [pc, #184]	; 3a030 <sepol_msg_default_handler@@Base+0x52f4>
   39f74:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39f78:	add	ip, pc, ip
   39f7c:	ldr	lr, [pc, #176]	; 3a034 <sepol_msg_default_handler@@Base+0x52f8>
   39f80:	sub	sp, sp, #24
   39f84:	mov	r5, r2
   39f88:	mov	r7, r1
   39f8c:	mov	r8, r0
   39f90:	mov	r0, sp
   39f94:	ldr	r6, [ip, lr]
   39f98:	mov	r9, r3
   39f9c:	ldrb	sl, [sp, #56]	; 0x38
   39fa0:	ldr	r2, [r6]
   39fa4:	str	r2, [sp, #20]
   39fa8:	bl	20af8 <policydb_user_cache@@Base+0x1dc>
   39fac:	mov	r0, r5
   39fb0:	mov	r1, sp
   39fb4:	mov	r2, r7
   39fb8:	bl	34e34 <sepol_msg_default_handler@@Base+0xf8>
   39fbc:	cmp	r0, #0
   39fc0:	bne	3a024 <sepol_msg_default_handler@@Base+0x52e8>
   39fc4:	mov	r2, r7
   39fc8:	add	r0, r5, #8
   39fcc:	add	r1, sp, #8
   39fd0:	bl	34e34 <sepol_msg_default_handler@@Base+0xf8>
   39fd4:	cmp	r0, #0
   39fd8:	bne	3a024 <sepol_msg_default_handler@@Base+0x52e8>
   39fdc:	ldr	ip, [r5, #16]
   39fe0:	mov	r1, r9
   39fe4:	mov	r2, r8
   39fe8:	mov	r3, sl
   39fec:	mov	r0, sp
   39ff0:	str	ip, [sp, #16]
   39ff4:	bl	39a5c <sepol_msg_default_handler@@Base+0x4d20>
   39ff8:	subs	r5, r0, #0
   39ffc:	bne	3a024 <sepol_msg_default_handler@@Base+0x52e8>
   3a000:	mov	r0, sp
   3a004:	bl	20b5c <policydb_user_cache@@Base+0x240>
   3a008:	ldr	r2, [sp, #20]
   3a00c:	mov	r0, r5
   3a010:	ldr	r3, [r6]
   3a014:	cmp	r2, r3
   3a018:	bne	3a02c <sepol_msg_default_handler@@Base+0x52f0>
   3a01c:	add	sp, sp, #24
   3a020:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3a024:	mvn	r5, #0
   3a028:	b	3a008 <sepol_msg_default_handler@@Base+0x52cc>
   3a02c:	bl	10cd8 <__stack_chk_fail@plt>
   3a030:	andeq	pc, r1, r0, lsl #1
   3a034:	strheq	r0, [r0], -ip
   3a038:	ldr	ip, [pc, #304]	; 3a170 <sepol_msg_default_handler@@Base+0x5434>
   3a03c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a040:	add	ip, pc, ip
   3a044:	ldr	r7, [pc, #296]	; 3a174 <sepol_msg_default_handler@@Base+0x5438>
   3a048:	sub	sp, sp, #68	; 0x44
   3a04c:	mov	r8, r1
   3a050:	ldr	lr, [r3]
   3a054:	add	r5, sp, #44	; 0x2c
   3a058:	add	r6, sp, #52	; 0x34
   3a05c:	ldr	r7, [ip, r7]
   3a060:	tst	lr, #112	; 0x70
   3a064:	mov	r4, r3
   3a068:	mov	r3, ip
   3a06c:	mov	r3, #0
   3a070:	str	r3, [r5, #4]
   3a074:	str	r7, [sp, #28]
   3a078:	mov	r7, r2
   3a07c:	ldr	r1, [sp, #28]
   3a080:	movne	r9, #1
   3a084:	str	r3, [sp, #52]	; 0x34
   3a088:	mov	sl, r0
   3a08c:	str	r3, [r6, #4]
   3a090:	mov	r0, r8
   3a094:	ldr	r2, [r1]
   3a098:	mov	r1, r7
   3a09c:	str	r3, [sp, #44]	; 0x2c
   3a0a0:	ldr	r3, [sp, #112]	; 0x70
   3a0a4:	str	r2, [sp, #60]	; 0x3c
   3a0a8:	ldr	r2, [sp, #108]	; 0x6c
   3a0ac:	ldreq	ip, [r4, #4]
   3a0b0:	str	r3, [sp, #36]	; 0x24
   3a0b4:	mov	r3, r5
   3a0b8:	andeq	r9, ip, #1
   3a0bc:	str	r2, [sp, #32]
   3a0c0:	str	r9, [sp]
   3a0c4:	add	r2, r4, #8
   3a0c8:	ldr	fp, [sp, #104]	; 0x68
   3a0cc:	bl	39f70 <sepol_msg_default_handler@@Base+0x5234>
   3a0d0:	cmp	r0, #0
   3a0d4:	bne	3a164 <sepol_msg_default_handler@@Base+0x5428>
   3a0d8:	str	r9, [sp]
   3a0dc:	mov	r0, r8
   3a0e0:	mov	r1, r7
   3a0e4:	add	r2, r4, #28
   3a0e8:	mov	r3, r6
   3a0ec:	bl	39f70 <sepol_msg_default_handler@@Base+0x5234>
   3a0f0:	cmp	r0, #0
   3a0f4:	bne	3a164 <sepol_msg_default_handler@@Base+0x5428>
   3a0f8:	ldr	r1, [sp, #32]
   3a0fc:	mov	r0, sl
   3a100:	ldr	r2, [sp, #36]	; 0x24
   3a104:	ldr	r3, [sp, #116]	; 0x74
   3a108:	str	r1, [sp, #4]
   3a10c:	mov	r1, r8
   3a110:	str	r2, [sp, #8]
   3a114:	mov	r2, r7
   3a118:	str	r3, [sp, #12]
   3a11c:	mov	r3, r4
   3a120:	str	fp, [sp]
   3a124:	str	r5, [sp, #16]
   3a128:	str	r6, [sp, #20]
   3a12c:	bl	36838 <sepol_msg_default_handler@@Base+0x1afc>
   3a130:	mov	r4, r0
   3a134:	mov	r0, r5
   3a138:	bl	14040 <__assert_fail@plt+0x31d0>
   3a13c:	mov	r0, r6
   3a140:	bl	14040 <__assert_fail@plt+0x31d0>
   3a144:	mov	r0, r4
   3a148:	ldr	r1, [sp, #28]
   3a14c:	ldr	r2, [sp, #60]	; 0x3c
   3a150:	ldr	r3, [r1]
   3a154:	cmp	r2, r3
   3a158:	bne	3a16c <sepol_msg_default_handler@@Base+0x5430>
   3a15c:	add	sp, sp, #68	; 0x44
   3a160:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a164:	mvn	r0, #0
   3a168:	b	3a148 <sepol_msg_default_handler@@Base+0x540c>
   3a16c:	bl	10cd8 <__stack_chk_fail@plt>
   3a170:			; <UNDEFINED> instruction: 0x0001efb8
   3a174:	strheq	r0, [r0], -ip
   3a178:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a17c:	subs	r4, r1, #0
   3a180:	ldr	r6, [pc, #1024]	; 3a588 <sepol_msg_default_handler@@Base+0x584c>
   3a184:	sub	sp, sp, #36	; 0x24
   3a188:	mov	r5, r0
   3a18c:	add	r6, pc, r6
   3a190:	beq	3a1b0 <sepol_msg_default_handler@@Base+0x5474>
   3a194:	ldr	r1, [r4, #52]	; 0x34
   3a198:	bl	3a178 <sepol_msg_default_handler@@Base+0x543c>
   3a19c:	cmp	r0, #0
   3a1a0:	bne	3a368 <sepol_msg_default_handler@@Base+0x562c>
   3a1a4:	ldr	r3, [r4, #56]	; 0x38
   3a1a8:	tst	r3, #1
   3a1ac:	beq	3a1bc <sepol_msg_default_handler@@Base+0x5480>
   3a1b0:	mov	r0, #0
   3a1b4:	add	sp, sp, #36	; 0x24
   3a1b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a1bc:	ldr	r0, [r5, #20]
   3a1c0:	mov	r1, r4
   3a1c4:	bl	32718 <policydb_user_cache@@Base+0x11dfc>
   3a1c8:	cmp	r0, #0
   3a1cc:	beq	3a228 <sepol_msg_default_handler@@Base+0x54ec>
   3a1d0:	ldr	r3, [r5, #28]
   3a1d4:	cmp	r3, #0
   3a1d8:	beq	3a374 <sepol_msg_default_handler@@Base+0x5638>
   3a1dc:	ldr	ip, [r3, #12]
   3a1e0:	cmp	ip, #0
   3a1e4:	beq	3a368 <sepol_msg_default_handler@@Base+0x562c>
   3a1e8:	ldr	r2, [pc, #924]	; 3a58c <sepol_msg_default_handler@@Base+0x5850>
   3a1ec:	mov	lr, #1
   3a1f0:	ldr	r0, [pc, #920]	; 3a590 <sepol_msg_default_handler@@Base+0x5854>
   3a1f4:	mov	r1, r3
   3a1f8:	add	r2, pc, r2
   3a1fc:	str	lr, [r3]
   3a200:	add	r0, pc, r0
   3a204:	add	r2, r2, #648	; 0x288
   3a208:	stmib	r3, {r0, r2}
   3a20c:	ldr	r2, [pc, #896]	; 3a594 <sepol_msg_default_handler@@Base+0x5858>
   3a210:	ldr	r0, [r3, #16]
   3a214:	add	r2, pc, r2
   3a218:	blx	ip
   3a21c:	mvn	r0, #0
   3a220:	add	sp, sp, #36	; 0x24
   3a224:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a228:	ldr	r0, [r5, #20]
   3a22c:	mov	r1, r4
   3a230:	bl	32560 <policydb_user_cache@@Base+0x11c44>
   3a234:	subs	r7, r0, #0
   3a238:	beq	3a4a0 <sepol_msg_default_handler@@Base+0x5764>
   3a23c:	ldr	r3, [r7, #4]
   3a240:	cmp	r3, #0
   3a244:	beq	3a26c <sepol_msg_default_handler@@Base+0x5530>
   3a248:	ldr	r2, [r3, #4]
   3a24c:	cmp	r2, #0
   3a250:	sub	r1, r2, #-1073741823	; 0xc0000001
   3a254:	ldrne	r2, [r5, #8]
   3a258:	ldrne	r2, [r2, r1, lsl #2]
   3a25c:	strne	r2, [r3, #4]
   3a260:	ldr	r3, [r3, #8]
   3a264:	cmp	r3, #0
   3a268:	bne	3a248 <sepol_msg_default_handler@@Base+0x550c>
   3a26c:	ldr	r1, [r7, #24]
   3a270:	cmp	r1, #0
   3a274:	beq	3a2ac <sepol_msg_default_handler@@Base+0x5570>
   3a278:	ldr	r0, [r5, #8]
   3a27c:	cmp	r1, #5
   3a280:	movcs	r1, #5
   3a284:	mov	r3, r7
   3a288:	mov	ip, #0
   3a28c:	ldr	r2, [r3, #28]
   3a290:	add	ip, ip, #1
   3a294:	cmp	ip, r1
   3a298:	add	r3, r3, #4
   3a29c:	sub	r2, r2, #-1073741823	; 0xc0000001
   3a2a0:	ldr	r2, [r0, r2, lsl #2]
   3a2a4:	str	r2, [r3, #24]
   3a2a8:	bcc	3a28c <sepol_msg_default_handler@@Base+0x5550>
   3a2ac:	ldr	r0, [r5, #24]
   3a2b0:	mov	r1, r7
   3a2b4:	bl	32718 <policydb_user_cache@@Base+0x11dfc>
   3a2b8:	cmp	r0, #0
   3a2bc:	beq	3a380 <sepol_msg_default_handler@@Base+0x5644>
   3a2c0:	ldr	r3, [r5, #28]
   3a2c4:	cmp	r3, #0
   3a2c8:	beq	3a500 <sepol_msg_default_handler@@Base+0x57c4>
   3a2cc:	ldr	ip, [r3, #12]
   3a2d0:	cmp	ip, #0
   3a2d4:	beq	3a30c <sepol_msg_default_handler@@Base+0x55d0>
   3a2d8:	ldr	r2, [pc, #696]	; 3a598 <sepol_msg_default_handler@@Base+0x585c>
   3a2dc:	mov	lr, #1
   3a2e0:	ldr	r0, [pc, #692]	; 3a59c <sepol_msg_default_handler@@Base+0x5860>
   3a2e4:	mov	r1, r3
   3a2e8:	add	r2, pc, r2
   3a2ec:	str	lr, [r3]
   3a2f0:	add	r0, pc, r0
   3a2f4:	add	r2, r2, #664	; 0x298
   3a2f8:	stmib	r3, {r0, r2}
   3a2fc:	ldr	r2, [pc, #668]	; 3a5a0 <sepol_msg_default_handler@@Base+0x5864>
   3a300:	ldr	r0, [r3, #16]
   3a304:	add	r2, pc, r2
   3a308:	blx	ip
   3a30c:	mov	r0, r7
   3a310:	bl	32c48 <policydb_user_cache@@Base+0x1232c>
   3a314:	mov	r0, r7
   3a318:	bl	10ca8 <free@plt>
   3a31c:	ldr	r3, [r5, #28]
   3a320:	cmp	r3, #0
   3a324:	beq	3a4f4 <sepol_msg_default_handler@@Base+0x57b8>
   3a328:	ldr	ip, [r3, #12]
   3a32c:	cmp	ip, #0
   3a330:	beq	3a368 <sepol_msg_default_handler@@Base+0x562c>
   3a334:	ldr	r2, [pc, #616]	; 3a5a4 <sepol_msg_default_handler@@Base+0x5868>
   3a338:	mov	lr, #1
   3a33c:	ldr	r0, [pc, #612]	; 3a5a8 <sepol_msg_default_handler@@Base+0x586c>
   3a340:	mov	r1, r3
   3a344:	add	r2, pc, r2
   3a348:	str	lr, [r3]
   3a34c:	add	r0, pc, r0
   3a350:	add	r2, r2, #648	; 0x288
   3a354:	stmib	r3, {r0, r2}
   3a358:	ldr	r2, [pc, #588]	; 3a5ac <sepol_msg_default_handler@@Base+0x5870>
   3a35c:	ldr	r0, [r3, #16]
   3a360:	add	r2, pc, r2
   3a364:	blx	ip
   3a368:	mvn	r0, #0
   3a36c:	add	sp, sp, #36	; 0x24
   3a370:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a374:	ldr	r3, [pc, #564]	; 3a5b0 <sepol_msg_default_handler@@Base+0x5874>
   3a378:	ldr	r3, [r6, r3]
   3a37c:	b	3a1dc <sepol_msg_default_handler@@Base+0x54a0>
   3a380:	ldr	r0, [r5, #24]
   3a384:	mov	r2, r7
   3a388:	ldr	r1, [r0, #244]	; 0xf4
   3a38c:	bl	326a0 <policydb_user_cache@@Base+0x11d84>
   3a390:	cmp	r0, #0
   3a394:	str	r0, [sp, #20]
   3a398:	beq	3a50c <sepol_msg_default_handler@@Base+0x57d0>
   3a39c:	ldr	r3, [sp, #20]
   3a3a0:	mov	r0, r7
   3a3a4:	add	r3, r3, #8
   3a3a8:	str	r3, [sp, #24]
   3a3ac:	bl	32c48 <policydb_user_cache@@Base+0x1232c>
   3a3b0:	mov	r0, r7
   3a3b4:	bl	10ca8 <free@plt>
   3a3b8:	ldr	r6, [r4, #16]
   3a3bc:	ldr	r3, [sp, #20]
   3a3c0:	ldr	r7, [r5, #24]
   3a3c4:	cmp	r6, #0
   3a3c8:	add	sl, r3, #12
   3a3cc:	ldr	r9, [r5, #4]
   3a3d0:	add	r8, r7, #228	; 0xe4
   3a3d4:	ldr	fp, [r3]
   3a3d8:	beq	3a444 <sepol_msg_default_handler@@Base+0x5708>
   3a3dc:	str	r4, [sp, #28]
   3a3e0:	mov	r4, fp
   3a3e4:	mov	fp, r8
   3a3e8:	ldr	r8, [sp, #24]
   3a3ec:	ldr	r0, [r6]
   3a3f0:	mov	r3, r6
   3a3f4:	mov	r1, r7
   3a3f8:	mov	r2, r9
   3a3fc:	tst	r0, #2176	; 0x880
   3a400:	ldr	r0, [r5, #28]
   3a404:	bne	3a420 <sepol_msg_default_handler@@Base+0x56e4>
   3a408:	str	fp, [sp]
   3a40c:	stmib	sp, {r8, sl}
   3a410:	str	r4, [sp, #12]
   3a414:	bl	3a038 <sepol_msg_default_handler@@Base+0x52fc>
   3a418:	cmp	r0, #1
   3a41c:	bne	3a368 <sepol_msg_default_handler@@Base+0x562c>
   3a420:	ldr	r6, [r6, #68]	; 0x44
   3a424:	cmp	r6, #0
   3a428:	bne	3a3ec <sepol_msg_default_handler@@Base+0x56b0>
   3a42c:	ldr	r3, [sp, #20]
   3a430:	ldr	r7, [r5, #24]
   3a434:	ldr	r4, [sp, #28]
   3a438:	ldr	fp, [r3]
   3a43c:	add	r8, r7, #228	; 0xe4
   3a440:	ldr	r9, [r5, #4]
   3a444:	rsbs	fp, fp, #1
   3a448:	ldr	r4, [r4, #20]
   3a44c:	movcc	fp, #0
   3a450:	cmp	r4, #0
   3a454:	ldrne	r6, [sp, #24]
   3a458:	beq	3a1b0 <sepol_msg_default_handler@@Base+0x5474>
   3a45c:	ldr	ip, [r4]
   3a460:	mov	r3, r4
   3a464:	mov	r1, r7
   3a468:	mov	r2, r9
   3a46c:	tst	ip, #2176	; 0x880
   3a470:	ldr	r0, [r5, #28]
   3a474:	bne	3a490 <sepol_msg_default_handler@@Base+0x5754>
   3a478:	stm	sp, {r8, sl}
   3a47c:	str	r6, [sp, #8]
   3a480:	str	fp, [sp, #12]
   3a484:	bl	3a038 <sepol_msg_default_handler@@Base+0x52fc>
   3a488:	cmp	r0, #1
   3a48c:	bne	3a368 <sepol_msg_default_handler@@Base+0x562c>
   3a490:	ldr	r4, [r4, #68]	; 0x44
   3a494:	cmp	r4, #0
   3a498:	bne	3a45c <sepol_msg_default_handler@@Base+0x5720>
   3a49c:	b	3a1b0 <sepol_msg_default_handler@@Base+0x5474>
   3a4a0:	ldr	r3, [r5, #28]
   3a4a4:	cmp	r3, #0
   3a4a8:	beq	3a570 <sepol_msg_default_handler@@Base+0x5834>
   3a4ac:	ldr	ip, [r3, #12]
   3a4b0:	cmp	ip, #0
   3a4b4:	beq	3a368 <sepol_msg_default_handler@@Base+0x562c>
   3a4b8:	ldr	r2, [pc, #244]	; 3a5b4 <sepol_msg_default_handler@@Base+0x5878>
   3a4bc:	mov	lr, #1
   3a4c0:	ldr	r0, [pc, #240]	; 3a5b8 <sepol_msg_default_handler@@Base+0x587c>
   3a4c4:	mov	r1, r3
   3a4c8:	add	r2, pc, r2
   3a4cc:	str	lr, [r3]
   3a4d0:	add	r0, pc, r0
   3a4d4:	add	r2, r2, #648	; 0x288
   3a4d8:	stmib	r3, {r0, r2}
   3a4dc:	ldr	r2, [pc, #216]	; 3a5bc <sepol_msg_default_handler@@Base+0x5880>
   3a4e0:	ldr	r0, [r3, #16]
   3a4e4:	add	r2, pc, r2
   3a4e8:	blx	ip
   3a4ec:	mvn	r0, #0
   3a4f0:	b	3a1b4 <sepol_msg_default_handler@@Base+0x5478>
   3a4f4:	ldr	r3, [pc, #180]	; 3a5b0 <sepol_msg_default_handler@@Base+0x5874>
   3a4f8:	ldr	r3, [r6, r3]
   3a4fc:	b	3a328 <sepol_msg_default_handler@@Base+0x55ec>
   3a500:	ldr	r3, [pc, #168]	; 3a5b0 <sepol_msg_default_handler@@Base+0x5874>
   3a504:	ldr	r3, [r6, r3]
   3a508:	b	3a2cc <sepol_msg_default_handler@@Base+0x5590>
   3a50c:	mov	r0, r7
   3a510:	bl	32c48 <policydb_user_cache@@Base+0x1232c>
   3a514:	mov	r0, r7
   3a518:	bl	10ca8 <free@plt>
   3a51c:	ldr	r3, [r5, #28]
   3a520:	cmp	r3, #0
   3a524:	beq	3a57c <sepol_msg_default_handler@@Base+0x5840>
   3a528:	ldr	ip, [r3, #12]
   3a52c:	cmp	ip, #0
   3a530:	beq	3a368 <sepol_msg_default_handler@@Base+0x562c>
   3a534:	ldr	r2, [pc, #132]	; 3a5c0 <sepol_msg_default_handler@@Base+0x5884>
   3a538:	mov	lr, #1
   3a53c:	ldr	r0, [pc, #128]	; 3a5c4 <sepol_msg_default_handler@@Base+0x5888>
   3a540:	mov	r1, r3
   3a544:	add	r2, pc, r2
   3a548:	str	lr, [r3]
   3a54c:	add	r0, pc, r0
   3a550:	add	r2, r2, #648	; 0x288
   3a554:	stmib	r3, {r0, r2}
   3a558:	ldr	r2, [pc, #104]	; 3a5c8 <sepol_msg_default_handler@@Base+0x588c>
   3a55c:	ldr	r0, [r3, #16]
   3a560:	add	r2, pc, r2
   3a564:	blx	ip
   3a568:	mvn	r0, #0
   3a56c:	b	3a1b4 <sepol_msg_default_handler@@Base+0x5478>
   3a570:	ldr	r3, [pc, #56]	; 3a5b0 <sepol_msg_default_handler@@Base+0x5874>
   3a574:	ldr	r3, [r6, r3]
   3a578:	b	3a4ac <sepol_msg_default_handler@@Base+0x5770>
   3a57c:	ldr	r3, [pc, #44]	; 3a5b0 <sepol_msg_default_handler@@Base+0x5874>
   3a580:	ldr	r3, [r6, r3]
   3a584:	b	3a528 <sepol_msg_default_handler@@Base+0x57ec>
   3a588:	andeq	lr, r1, ip, ror #28
   3a58c:	andeq	ip, r0, ip, lsl #10
   3a590:	andeq	r8, r0, ip, ror #30
   3a594:	andeq	ip, r0, ip, asr ip
   3a598:	andeq	ip, r0, ip, lsl r4
   3a59c:	andeq	r8, r0, ip, ror lr
   3a5a0:	andeq	ip, r0, ip, ror #22
   3a5a4:	andeq	ip, r0, r0, asr #7
   3a5a8:	andeq	r8, r0, r0, lsr #28
   3a5ac:	andeq	ip, r0, r4, lsr fp
   3a5b0:	andeq	r0, r0, ip, asr #1
   3a5b4:	andeq	ip, r0, ip, lsr r2
   3a5b8:	muleq	r0, ip, ip
   3a5bc:	andeq	r9, r0, ip, asr sl
   3a5c0:	andeq	ip, r0, r0, asr #3
   3a5c4:	andeq	r8, r0, r0, lsr #24
   3a5c8:	andeq	r9, r0, ip, ror r4
   3a5cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a5d0:	sub	sp, sp, #260	; 0x104
   3a5d4:	ldr	r4, [pc, #3924]	; 3b530 <sepol_msg_default_handler@@Base+0x67f4>
   3a5d8:	mov	r5, r0
   3a5dc:	ldr	r3, [r0, #20]
   3a5e0:	mov	r1, #2097152	; 0x200000
   3a5e4:	ldr	r2, [pc, #3912]	; 3b534 <sepol_msg_default_handler@@Base+0x67f8>
   3a5e8:	add	r4, pc, r4
   3a5ec:	str	r4, [sp, #88]	; 0x58
   3a5f0:	ldr	r3, [r3, #200]	; 0xc8
   3a5f4:	ldr	r2, [r4, r2]
   3a5f8:	ldr	r0, [r0, #24]
   3a5fc:	str	r3, [sp, #148]	; 0x94
   3a600:	ldr	r3, [r2]
   3a604:	add	r0, r0, #208	; 0xd0
   3a608:	str	r2, [sp, #164]	; 0xa4
   3a60c:	str	r3, [sp, #252]	; 0xfc
   3a610:	bl	31154 <policydb_user_cache@@Base+0x10838>
   3a614:	cmp	r0, #0
   3a618:	beq	3aa84 <sepol_msg_default_handler@@Base+0x5d48>
   3a61c:	ldr	r3, [r5, #28]
   3a620:	cmp	r3, #0
   3a624:	beq	3aee8 <sepol_msg_default_handler@@Base+0x61ac>
   3a628:	ldr	ip, [r3, #12]
   3a62c:	cmp	ip, #0
   3a630:	beq	3aa78 <sepol_msg_default_handler@@Base+0x5d3c>
   3a634:	ldr	r2, [pc, #3836]	; 3b538 <sepol_msg_default_handler@@Base+0x67fc>
   3a638:	mov	lr, #1
   3a63c:	ldr	r0, [pc, #3832]	; 3b53c <sepol_msg_default_handler@@Base+0x6800>
   3a640:	mvn	r6, #0
   3a644:	add	r2, pc, r2
   3a648:	mov	r1, r3
   3a64c:	add	r0, pc, r0
   3a650:	add	r2, r2, #684	; 0x2ac
   3a654:	stmib	r3, {r0, r2}
   3a658:	ldr	r2, [pc, #3808]	; 3b540 <sepol_msg_default_handler@@Base+0x6804>
   3a65c:	str	lr, [r3]
   3a660:	str	r6, [sp, #112]	; 0x70
   3a664:	add	r2, pc, r2
   3a668:	ldr	r0, [r3, #16]
   3a66c:	blx	ip
   3a670:	ldr	r4, [sp, #164]	; 0xa4
   3a674:	ldr	r2, [sp, #252]	; 0xfc
   3a678:	ldr	r0, [sp, #112]	; 0x70
   3a67c:	ldr	r3, [r4]
   3a680:	cmp	r2, r3
   3a684:	bne	3c240 <sepol_msg_default_handler@@Base+0x7504>
   3a688:	add	sp, sp, #260	; 0x104
   3a68c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a690:	ldr	r0, [sp, #92]	; 0x5c
   3a694:	mov	sl, r2
   3a698:	mov	fp, r3
   3a69c:	bl	14040 <__assert_fail@plt+0x31d0>
   3a6a0:	ldr	r0, [sp, #96]	; 0x60
   3a6a4:	bl	14040 <__assert_fail@plt+0x31d0>
   3a6a8:	ldr	r4, [r4, #52]	; 0x34
   3a6ac:	cmp	r4, #0
   3a6b0:	bne	3b66c <sepol_msg_default_handler@@Base+0x6930>
   3a6b4:	strd	sl, [sp, #184]	; 0xb8
   3a6b8:	ldr	ip, [sp, #52]	; 0x34
   3a6bc:	ldr	r5, [sp, #116]	; 0x74
   3a6c0:	ldr	r3, [ip]
   3a6c4:	ldr	r4, [r5, #24]
   3a6c8:	cmp	r3, #0
   3a6cc:	beq	3a71c <sepol_msg_default_handler@@Base+0x59e0>
   3a6d0:	ldr	ip, [sp, #52]	; 0x34
   3a6d4:	ldr	r2, [ip, #28]
   3a6d8:	cmp	r2, #0
   3a6dc:	beq	3c244 <sepol_msg_default_handler@@Base+0x7508>
   3a6e0:	ldr	r3, [r2, #12]
   3a6e4:	cmp	r3, #0
   3a6e8:	beq	3a71c <sepol_msg_default_handler@@Base+0x59e0>
   3a6ec:	ldr	r6, [sp, #204]	; 0xcc
   3a6f0:	mov	ip, #3
   3a6f4:	ldr	r0, [pc, #3656]	; 3b544 <sepol_msg_default_handler@@Base+0x6808>
   3a6f8:	mov	r1, r2
   3a6fc:	str	ip, [r2]
   3a700:	add	r0, pc, r0
   3a704:	str	r6, [r2, #8]
   3a708:	str	r0, [r2, #4]
   3a70c:	ldr	r0, [r2, #16]
   3a710:	ldr	r2, [pc, #3632]	; 3b548 <sepol_msg_default_handler@@Base+0x680c>
   3a714:	add	r2, pc, r2
   3a718:	blx	r3
   3a71c:	cmp	r4, #0
   3a720:	beq	3bc08 <sepol_msg_default_handler@@Base+0x6ecc>
   3a724:	str	r4, [sp, #84]	; 0x54
   3a728:	add	r7, sp, #212	; 0xd4
   3a72c:	ldr	fp, [sp, #52]	; 0x34
   3a730:	add	r8, sp, #220	; 0xdc
   3a734:	ldrd	r4, [sp, #152]	; 0x98
   3a738:	add	r9, sp, #228	; 0xe4
   3a73c:	add	sl, sp, #232	; 0xe8
   3a740:	str	r7, [sp, #92]	; 0x5c
   3a744:	str	r8, [sp, #96]	; 0x60
   3a748:	str	r9, [sp, #104]	; 0x68
   3a74c:	str	sl, [sp, #144]	; 0x90
   3a750:	ldr	r3, [sp, #92]	; 0x5c
   3a754:	mov	r7, #0
   3a758:	ldr	r8, [sp, #96]	; 0x60
   3a75c:	mov	ip, #1
   3a760:	ldr	r0, [fp, #24]
   3a764:	ldr	r1, [fp, #4]
   3a768:	ldr	r2, [sp, #84]	; 0x54
   3a76c:	str	ip, [sp]
   3a770:	str	r7, [r3]
   3a774:	str	r7, [r3, #4]
   3a778:	str	r7, [r8]
   3a77c:	str	r7, [r8, #4]
   3a780:	bl	39f70 <sepol_msg_default_handler@@Base+0x5234>
   3a784:	cmp	r0, r7
   3a788:	bne	3c198 <sepol_msg_default_handler@@Base+0x745c>
   3a78c:	ldr	sl, [sp, #84]	; 0x54
   3a790:	mov	ip, #1
   3a794:	ldr	r0, [fp, #24]
   3a798:	ldr	r1, [fp, #4]
   3a79c:	add	r2, sl, #20
   3a7a0:	ldr	r3, [sp, #96]	; 0x60
   3a7a4:	str	ip, [sp]
   3a7a8:	bl	39f70 <sepol_msg_default_handler@@Base+0x5234>
   3a7ac:	cmp	r0, #0
   3a7b0:	bne	3be88 <sepol_msg_default_handler@@Base+0x714c>
   3a7b4:	ldr	r6, [sp, #212]	; 0xd4
   3a7b8:	ldr	r1, [sp, #216]	; 0xd8
   3a7bc:	cmp	r6, #0
   3a7c0:	ldr	r9, [sp, #84]	; 0x54
   3a7c4:	str	r6, [sp, #40]	; 0x28
   3a7c8:	ldrne	r7, [r6]
   3a7cc:	add	r9, r9, #48	; 0x30
   3a7d0:	ldreq	r8, [sp, #40]	; 0x28
   3a7d4:	str	r9, [sp, #108]	; 0x6c
   3a7d8:	strne	r7, [sp, #80]	; 0x50
   3a7dc:	streq	r8, [sp, #80]	; 0x50
   3a7e0:	ldr	r7, [sp, #80]	; 0x50
   3a7e4:	cmp	r1, r7
   3a7e8:	bls	3bbe0 <sepol_msg_default_handler@@Base+0x6ea4>
   3a7ec:	ldr	sl, [sp, #40]	; 0x28
   3a7f0:	mov	r9, #0
   3a7f4:	ldr	r6, [sp, #80]	; 0x50
   3a7f8:	mov	r8, #1
   3a7fc:	ldr	r0, [sl]
   3a800:	ldr	ip, [sl, #8]
   3a804:	rsb	r3, r0, r6
   3a808:	ldr	r2, [sl, #12]
   3a80c:	rsb	lr, r3, #32
   3a810:	lsr	ip, ip, r3
   3a814:	str	ip, [sp, #128]	; 0x80
   3a818:	ldr	r7, [sp, #128]	; 0x80
   3a81c:	sub	ip, r3, #32
   3a820:	orr	lr, r7, r2, lsl lr
   3a824:	orr	ip, lr, r2, lsr ip
   3a828:	lsr	r2, r2, r3
   3a82c:	str	ip, [sp, #128]	; 0x80
   3a830:	str	r2, [sp, #132]	; 0x84
   3a834:	ldrd	r2, [sp, #128]	; 0x80
   3a838:	and	r2, r2, r8
   3a83c:	and	r3, r3, r9
   3a840:	orrs	r9, r2, r3
   3a844:	beq	3bbb8 <sepol_msg_default_handler@@Base+0x6e7c>
   3a848:	ldr	r6, [sp, #220]	; 0xdc
   3a84c:	cmp	r6, #0
   3a850:	str	r6, [sp, #48]	; 0x30
   3a854:	streq	r6, [sp, #44]	; 0x2c
   3a858:	ldrne	sl, [sp, #48]	; 0x30
   3a85c:	ldrne	sl, [sl]
   3a860:	strne	sl, [sp, #44]	; 0x2c
   3a864:	ldr	ip, [sp, #80]	; 0x50
   3a868:	ldr	r1, [sp, #224]	; 0xe0
   3a86c:	add	r6, ip, #1
   3a870:	ldr	r7, [sp, #44]	; 0x2c
   3a874:	cmp	r1, r7
   3a878:	bls	3bbac <sepol_msg_default_handler@@Base+0x6e70>
   3a87c:	ldr	r7, [sp, #48]	; 0x30
   3a880:	ldr	r8, [sp, #44]	; 0x2c
   3a884:	ldr	r0, [r7]
   3a888:	ldr	ip, [r7, #8]
   3a88c:	rsb	r3, r0, r8
   3a890:	ldr	r2, [r7, #12]
   3a894:	rsb	lr, r3, #32
   3a898:	mov	r8, #1
   3a89c:	lsr	ip, ip, r3
   3a8a0:	str	ip, [sp, #136]	; 0x88
   3a8a4:	ldr	r9, [sp, #136]	; 0x88
   3a8a8:	sub	ip, r3, #32
   3a8ac:	orr	lr, r9, r2, lsl lr
   3a8b0:	mov	r9, #0
   3a8b4:	orr	ip, lr, r2, lsr ip
   3a8b8:	lsr	r2, r2, r3
   3a8bc:	str	ip, [sp, #136]	; 0x88
   3a8c0:	str	r2, [sp, #140]	; 0x8c
   3a8c4:	ldrd	r2, [sp, #136]	; 0x88
   3a8c8:	and	r2, r2, r8
   3a8cc:	and	r3, r3, r9
   3a8d0:	orrs	r9, r2, r3
   3a8d4:	beq	3bb84 <sepol_msg_default_handler@@Base+0x6e48>
   3a8d8:	ldr	r8, [sp, #84]	; 0x54
   3a8dc:	ldr	r7, [r8, #40]	; 0x28
   3a8e0:	cmp	r7, #0
   3a8e4:	moveq	sl, r7
   3a8e8:	ldrne	sl, [r7]
   3a8ec:	ldr	r8, [sp, #84]	; 0x54
   3a8f0:	ldr	r9, [sp, #44]	; 0x2c
   3a8f4:	ldr	ip, [r8, #44]	; 0x2c
   3a8f8:	add	r8, r9, #1
   3a8fc:	cmp	ip, sl
   3a900:	bls	3bb78 <sepol_msg_default_handler@@Base+0x6e3c>
   3a904:	ldr	r0, [r7, #8]
   3a908:	ldr	r1, [r7]
   3a90c:	ldr	r2, [r7, #12]
   3a910:	rsb	r3, r1, sl
   3a914:	rsb	lr, r3, #32
   3a918:	lsr	r4, r0, r3
   3a91c:	orr	r4, r4, r2, lsl lr
   3a920:	sub	r0, r3, #32
   3a924:	lsr	r5, r2, r3
   3a928:	orr	r4, r4, r2, lsr r0
   3a92c:	mov	r3, #0
   3a930:	mov	r2, #1
   3a934:	and	r3, r3, r5
   3a938:	and	r2, r2, r4
   3a93c:	orrs	lr, r2, r3
   3a940:	beq	3bb60 <sepol_msg_default_handler@@Base+0x6e24>
   3a944:	ldr	ip, [fp, #24]
   3a948:	add	r1, sp, #228	; 0xe4
   3a94c:	ldr	r0, [sp, #108]	; 0x6c
   3a950:	ldr	r3, [fp, #28]
   3a954:	mov	r2, ip
   3a958:	ldr	r9, [ip, #300]	; 0x12c
   3a95c:	bl	38e34 <sepol_msg_default_handler@@Base+0x40f8>
   3a960:	cmp	r0, #0
   3a964:	bne	3bd34 <sepol_msg_default_handler@@Base+0x6ff8>
   3a968:	cmp	r9, #0
   3a96c:	add	r3, sl, #1
   3a970:	bne	3a984 <sepol_msg_default_handler@@Base+0x5c48>
   3a974:	b	3ba88 <sepol_msg_default_handler@@Base+0x6d4c>
   3a978:	ldr	r9, [r9, #36]	; 0x24
   3a97c:	cmp	r9, #0
   3a980:	beq	3ba88 <sepol_msg_default_handler@@Base+0x6d4c>
   3a984:	ldr	r2, [r9]
   3a988:	cmp	r6, r2
   3a98c:	bne	3a978 <sepol_msg_default_handler@@Base+0x5c3c>
   3a990:	ldr	r2, [r9, #4]
   3a994:	cmp	r8, r2
   3a998:	bne	3a978 <sepol_msg_default_handler@@Base+0x5c3c>
   3a99c:	ldr	r2, [r9, #8]
   3a9a0:	cmp	r3, r2
   3a9a4:	bne	3a978 <sepol_msg_default_handler@@Base+0x5c3c>
   3a9a8:	ldr	r2, [r9, #12]
   3a9ac:	ldr	r3, [sp, #228]	; 0xe4
   3a9b0:	cmp	r2, r3
   3a9b4:	beq	3be14 <sepol_msg_default_handler@@Base+0x70d8>
   3a9b8:	add	r9, sp, #244	; 0xf4
   3a9bc:	mov	r5, fp
   3a9c0:	add	r4, sp, #232	; 0xe8
   3a9c4:	str	r4, [sp, #100]	; 0x64
   3a9c8:	ldr	r3, [r5, #28]
   3a9cc:	cmp	r3, #0
   3a9d0:	beq	3be04 <sepol_msg_default_handler@@Base+0x70c8>
   3a9d4:	ldr	ip, [r3, #12]
   3a9d8:	cmp	ip, #0
   3a9dc:	beq	3aa3c <sepol_msg_default_handler@@Base+0x5d00>
   3a9e0:	ldr	r2, [pc, #2916]	; 3b54c <sepol_msg_default_handler@@Base+0x6810>
   3a9e4:	mov	r1, #1
   3a9e8:	ldr	r0, [pc, #2912]	; 3b550 <sepol_msg_default_handler@@Base+0x6814>
   3a9ec:	add	r2, pc, r2
   3a9f0:	str	r1, [r3]
   3a9f4:	add	r0, pc, r0
   3a9f8:	add	r2, r2, #796	; 0x31c
   3a9fc:	stmib	r3, {r0, r2}
   3aa00:	mov	r1, r3
   3aa04:	ldr	lr, [r5, #24]
   3aa08:	ldr	r0, [r3, #16]
   3aa0c:	ldr	r5, [sp, #44]	; 0x2c
   3aa10:	ldr	r3, [lr, #100]	; 0x64
   3aa14:	ldr	r6, [sp, #80]	; 0x50
   3aa18:	ldr	r2, [pc, #2868]	; 3b554 <sepol_msg_default_handler@@Base+0x6818>
   3aa1c:	ldr	r4, [r3, r5, lsl #2]
   3aa20:	ldr	r3, [r3, r6, lsl #2]
   3aa24:	add	r2, pc, r2
   3aa28:	str	r4, [sp]
   3aa2c:	ldr	lr, [lr, #92]	; 0x5c
   3aa30:	ldr	lr, [lr, sl, lsl #2]
   3aa34:	str	lr, [sp, #4]
   3aa38:	blx	ip
   3aa3c:	ldr	r0, [sp, #100]	; 0x64
   3aa40:	mov	r4, #0
   3aa44:	bl	14040 <__assert_fail@plt+0x31d0>
   3aa48:	mov	r0, r9
   3aa4c:	str	r4, [sp, #228]	; 0xe4
   3aa50:	str	r4, [sp, #232]	; 0xe8
   3aa54:	str	r4, [sp, #236]	; 0xec
   3aa58:	bl	14040 <__assert_fail@plt+0x31d0>
   3aa5c:	ldr	r0, [sp, #92]	; 0x5c
   3aa60:	str	r4, [sp, #240]	; 0xf0
   3aa64:	str	r4, [sp, #244]	; 0xf4
   3aa68:	str	r4, [sp, #248]	; 0xf8
   3aa6c:	bl	14040 <__assert_fail@plt+0x31d0>
   3aa70:	ldr	r0, [sp, #96]	; 0x60
   3aa74:	bl	14040 <__assert_fail@plt+0x31d0>
   3aa78:	mvn	r5, #0
   3aa7c:	str	r5, [sp, #112]	; 0x70
   3aa80:	b	3a670 <sepol_msg_default_handler@@Base+0x5934>
   3aa84:	ldr	r0, [r5, #24]
   3aa88:	mov	r1, #2097152	; 0x200000
   3aa8c:	add	r0, r0, #228	; 0xe4
   3aa90:	bl	31154 <policydb_user_cache@@Base+0x10838>
   3aa94:	cmp	r0, #0
   3aa98:	str	r0, [sp, #112]	; 0x70
   3aa9c:	bne	3ae90 <sepol_msg_default_handler@@Base+0x6154>
   3aaa0:	ldr	r7, [sp, #148]	; 0x94
   3aaa4:	cmp	r7, #0
   3aaa8:	beq	3a670 <sepol_msg_default_handler@@Base+0x5934>
   3aaac:	ldr	r2, [pc, #2724]	; 3b558 <sepol_msg_default_handler@@Base+0x681c>
   3aab0:	ldr	r3, [pc, #2724]	; 3b55c <sepol_msg_default_handler@@Base+0x6820>
   3aab4:	ldr	sl, [pc, #2724]	; 3b560 <sepol_msg_default_handler@@Base+0x6824>
   3aab8:	add	r2, pc, r2
   3aabc:	ldr	fp, [pc, #2720]	; 3b564 <sepol_msg_default_handler@@Base+0x6828>
   3aac0:	add	r3, pc, r3
   3aac4:	add	sl, pc, sl
   3aac8:	add	r2, r2, #684	; 0x2ac
   3aacc:	add	fp, pc, fp
   3aad0:	add	r3, r3, #776	; 0x308
   3aad4:	str	sl, [sp, #196]	; 0xc4
   3aad8:	str	r2, [sp, #192]	; 0xc0
   3aadc:	str	fp, [sp, #200]	; 0xc8
   3aae0:	str	r3, [sp, #204]	; 0xcc
   3aae4:	str	r5, [sp, #52]	; 0x34
   3aae8:	ldr	ip, [sp, #148]	; 0x94
   3aaec:	ldr	ip, [ip, #4]
   3aaf0:	cmp	ip, #0
   3aaf4:	str	ip, [sp, #116]	; 0x74
   3aaf8:	beq	3ae5c <sepol_msg_default_handler@@Base+0x6120>
   3aafc:	ldr	r6, [sp, #52]	; 0x34
   3ab00:	ldr	r7, [sp, #116]	; 0x74
   3ab04:	ldr	r3, [r6, #24]
   3ab08:	ldr	r7, [r7, #20]
   3ab0c:	ldr	fp, [r3, #256]	; 0x100
   3ab10:	mov	r2, r3
   3ab14:	str	r7, [sp, #80]	; 0x50
   3ab18:	cmp	fp, #0
   3ab1c:	beq	3ab3c <sepol_msg_default_handler@@Base+0x5e00>
   3ab20:	ldr	r1, [fp, #8]
   3ab24:	cmp	r1, #0
   3ab28:	beq	3ab3c <sepol_msg_default_handler@@Base+0x5e00>
   3ab2c:	mov	fp, r1
   3ab30:	ldr	r1, [r1, #8]
   3ab34:	cmp	r1, #0
   3ab38:	bne	3ab2c <sepol_msg_default_handler@@Base+0x5df0>
   3ab3c:	ldr	r8, [sp, #80]	; 0x50
   3ab40:	cmp	r8, #0
   3ab44:	beq	3af04 <sepol_msg_default_handler@@Base+0x61c8>
   3ab48:	add	r9, sp, #212	; 0xd4
   3ab4c:	ldrd	r4, [sp, #168]	; 0xa8
   3ab50:	str	r9, [sp, #92]	; 0x5c
   3ab54:	add	sl, sp, #220	; 0xdc
   3ab58:	ldr	r9, [sp, #52]	; 0x34
   3ab5c:	str	sl, [sp, #96]	; 0x60
   3ab60:	str	fp, [sp, #48]	; 0x30
   3ab64:	ldr	r1, [sp, #92]	; 0x5c
   3ab68:	mov	fp, #0
   3ab6c:	ldr	r7, [sp, #96]	; 0x60
   3ab70:	ldr	ip, [r9, #12]
   3ab74:	ldr	r3, [r9, #20]
   3ab78:	str	fp, [r1]
   3ab7c:	str	fp, [r1, #4]
   3ab80:	ldr	r0, [sp, #80]	; 0x50
   3ab84:	str	ip, [sp]
   3ab88:	str	fp, [r7]
   3ab8c:	str	fp, [r7, #4]
   3ab90:	bl	38fbc <sepol_msg_default_handler@@Base+0x4280>
   3ab94:	cmp	r0, fp
   3ab98:	bne	3c434 <sepol_msg_default_handler@@Base+0x76f8>
   3ab9c:	ldr	ip, [r9, #12]
   3aba0:	ldr	sl, [sp, #80]	; 0x50
   3aba4:	ldr	r2, [r9, #24]
   3aba8:	ldr	r3, [r9, #20]
   3abac:	add	r0, sl, #12
   3abb0:	ldr	r1, [sp, #96]	; 0x60
   3abb4:	str	ip, [sp]
   3abb8:	bl	38fbc <sepol_msg_default_handler@@Base+0x4280>
   3abbc:	cmp	r0, #0
   3abc0:	bne	3c3dc <sepol_msg_default_handler@@Base+0x76a0>
   3abc4:	ldr	r8, [sp, #212]	; 0xd4
   3abc8:	mov	r7, r9
   3abcc:	ldr	r1, [sp, #216]	; 0xd8
   3abd0:	cmp	r8, #0
   3abd4:	streq	r8, [sp, #40]	; 0x28
   3abd8:	ldrne	ip, [r8]
   3abdc:	str	r1, [sp, #44]	; 0x2c
   3abe0:	strne	ip, [sp, #40]	; 0x28
   3abe4:	ldr	r6, [sp, #40]	; 0x28
   3abe8:	ldr	r9, [sp, #44]	; 0x2c
   3abec:	cmp	r6, r9
   3abf0:	bcs	3ad34 <sepol_msg_default_handler@@Base+0x5ff8>
   3abf4:	ldr	r0, [r8]
   3abf8:	mov	fp, #0
   3abfc:	ldr	ip, [r8, #8]
   3ac00:	mov	sl, #1
   3ac04:	ldr	r6, [sp, #40]	; 0x28
   3ac08:	ldr	r2, [r8, #12]
   3ac0c:	rsb	r3, r0, r6
   3ac10:	lsr	ip, ip, r3
   3ac14:	str	ip, [sp, #56]	; 0x38
   3ac18:	ldr	r9, [sp, #56]	; 0x38
   3ac1c:	rsb	lr, r3, #32
   3ac20:	sub	ip, r3, #32
   3ac24:	orr	lr, r9, r2, lsl lr
   3ac28:	orr	ip, lr, r2, lsr ip
   3ac2c:	lsr	r2, r2, r3
   3ac30:	str	ip, [sp, #56]	; 0x38
   3ac34:	str	r2, [sp, #60]	; 0x3c
   3ac38:	ldrd	r2, [sp, #56]	; 0x38
   3ac3c:	and	r2, r2, sl
   3ac40:	and	r3, r3, fp
   3ac44:	orrs	fp, r2, r3
   3ac48:	beq	3ad08 <sepol_msg_default_handler@@Base+0x5fcc>
   3ac4c:	ldr	fp, [sp, #220]	; 0xdc
   3ac50:	cmp	fp, #0
   3ac54:	moveq	sl, fp
   3ac58:	ldrne	sl, [fp]
   3ac5c:	ldr	ip, [sp, #40]	; 0x28
   3ac60:	ldr	r9, [sp, #224]	; 0xe0
   3ac64:	add	r6, ip, #1
   3ac68:	cmp	sl, r9
   3ac6c:	bcs	3ad04 <sepol_msg_default_handler@@Base+0x5fc8>
   3ac70:	ldr	r0, [fp, #8]
   3ac74:	ldr	r1, [fp]
   3ac78:	ldr	r2, [fp, #12]
   3ac7c:	rsb	r3, r1, sl
   3ac80:	lsr	r4, r0, r3
   3ac84:	rsb	ip, r3, #32
   3ac88:	sub	r0, r3, #32
   3ac8c:	orr	r4, r4, r2, lsl ip
   3ac90:	lsr	r5, r2, r3
   3ac94:	orr	r4, r4, r2, lsr r0
   3ac98:	mov	r3, #0
   3ac9c:	mov	r2, #1
   3aca0:	and	r3, r3, r5
   3aca4:	and	r2, r2, r4
   3aca8:	orrs	lr, r2, r3
   3acac:	beq	3acec <sepol_msg_default_handler@@Base+0x5fb0>
   3acb0:	ldr	r3, [r7, #24]
   3acb4:	ldr	r3, [r3, #256]	; 0x100
   3acb8:	cmp	r3, #0
   3acbc:	beq	3ad64 <sepol_msg_default_handler@@Base+0x6028>
   3acc0:	add	r0, sl, #1
   3acc4:	b	3acd4 <sepol_msg_default_handler@@Base+0x5f98>
   3acc8:	ldr	r3, [r3, #8]
   3accc:	cmp	r3, #0
   3acd0:	beq	3ad64 <sepol_msg_default_handler@@Base+0x6028>
   3acd4:	ldr	r2, [r3]
   3acd8:	cmp	r2, r6
   3acdc:	bne	3acc8 <sepol_msg_default_handler@@Base+0x5f8c>
   3ace0:	ldr	r2, [r3, #4]
   3ace4:	cmp	r2, r0
   3ace8:	bne	3acc8 <sepol_msg_default_handler@@Base+0x5f8c>
   3acec:	add	r1, r1, #63	; 0x3f
   3acf0:	cmp	sl, r1
   3acf4:	beq	3adb8 <sepol_msg_default_handler@@Base+0x607c>
   3acf8:	add	sl, sl, #1
   3acfc:	cmp	sl, r9
   3ad00:	bcc	3ac70 <sepol_msg_default_handler@@Base+0x5f34>
   3ad04:	ldr	r0, [r8]
   3ad08:	ldr	r1, [sp, #40]	; 0x28
   3ad0c:	add	r3, r0, #63	; 0x3f
   3ad10:	cmp	r1, r3
   3ad14:	beq	3add0 <sepol_msg_default_handler@@Base+0x6094>
   3ad18:	ldr	r3, [sp, #40]	; 0x28
   3ad1c:	ldr	r9, [sp, #44]	; 0x2c
   3ad20:	add	r3, r3, #1
   3ad24:	str	r3, [sp, #40]	; 0x28
   3ad28:	ldr	r6, [sp, #40]	; 0x28
   3ad2c:	cmp	r6, r9
   3ad30:	bcc	3abf4 <sepol_msg_default_handler@@Base+0x5eb8>
   3ad34:	ldr	r0, [sp, #92]	; 0x5c
   3ad38:	mov	r9, r7
   3ad3c:	bl	14040 <__assert_fail@plt+0x31d0>
   3ad40:	ldr	r0, [sp, #96]	; 0x60
   3ad44:	bl	14040 <__assert_fail@plt+0x31d0>
   3ad48:	ldr	sl, [sp, #80]	; 0x50
   3ad4c:	ldr	sl, [sl, #24]
   3ad50:	cmp	sl, #0
   3ad54:	str	sl, [sp, #80]	; 0x50
   3ad58:	beq	3aef4 <sepol_msg_default_handler@@Base+0x61b8>
   3ad5c:	ldr	r2, [r7, #24]
   3ad60:	b	3ab64 <sepol_msg_default_handler@@Base+0x5e28>
   3ad64:	mov	r0, #12
   3ad68:	bl	10d44 <malloc@plt>
   3ad6c:	cmp	r0, #0
   3ad70:	beq	3adec <sepol_msg_default_handler@@Base+0x60b0>
   3ad74:	ldr	ip, [sp, #48]	; 0x30
   3ad78:	add	r3, sl, #1
   3ad7c:	mov	lr, #0
   3ad80:	str	r3, [r0, #4]
   3ad84:	cmp	ip, #0
   3ad88:	str	lr, [r0, #8]
   3ad8c:	str	r6, [r0]
   3ad90:	ldreq	r1, [fp]
   3ad94:	ldrne	r1, [fp]
   3ad98:	ldreq	r3, [r7, #24]
   3ad9c:	add	r1, r1, #63	; 0x3f
   3ada0:	strne	r0, [ip, #8]
   3ada4:	strne	r0, [sp, #48]	; 0x30
   3ada8:	streq	r0, [sp, #48]	; 0x30
   3adac:	streq	r0, [r3, #256]	; 0x100
   3adb0:	cmp	sl, r1
   3adb4:	bne	3acf8 <sepol_msg_default_handler@@Base+0x5fbc>
   3adb8:	ldr	r3, [fp, #16]
   3adbc:	cmp	r3, #0
   3adc0:	beq	3acf8 <sepol_msg_default_handler@@Base+0x5fbc>
   3adc4:	ldr	sl, [r3]
   3adc8:	mov	fp, r3
   3adcc:	b	3ac68 <sepol_msg_default_handler@@Base+0x5f2c>
   3add0:	ldr	r3, [r8, #16]
   3add4:	cmp	r3, #0
   3add8:	beq	3ad18 <sepol_msg_default_handler@@Base+0x5fdc>
   3addc:	ldr	r2, [r3]
   3ade0:	mov	r8, r3
   3ade4:	str	r2, [sp, #40]	; 0x28
   3ade8:	b	3abe4 <sepol_msg_default_handler@@Base+0x5ea8>
   3adec:	ldr	r3, [r7, #28]
   3adf0:	cmp	r3, #0
   3adf4:	beq	3c3cc <sepol_msg_default_handler@@Base+0x7690>
   3adf8:	ldr	ip, [r3, #12]
   3adfc:	cmp	ip, #0
   3ae00:	beq	3ae38 <sepol_msg_default_handler@@Base+0x60fc>
   3ae04:	ldr	r2, [pc, #1884]	; 3b568 <sepol_msg_default_handler@@Base+0x682c>
   3ae08:	mov	lr, #1
   3ae0c:	ldr	r0, [pc, #1880]	; 3b56c <sepol_msg_default_handler@@Base+0x6830>
   3ae10:	mov	r1, r3
   3ae14:	add	r2, pc, r2
   3ae18:	str	lr, [r3]
   3ae1c:	add	r0, pc, r0
   3ae20:	add	r2, r2, #716	; 0x2cc
   3ae24:	stmib	r3, {r0, r2}
   3ae28:	ldr	r2, [pc, #1856]	; 3b570 <sepol_msg_default_handler@@Base+0x6834>
   3ae2c:	ldr	r0, [r3, #16]
   3ae30:	add	r2, pc, r2
   3ae34:	blx	ip
   3ae38:	mvn	r6, #0
   3ae3c:	str	r6, [sp, #112]	; 0x70
   3ae40:	b	3a670 <sepol_msg_default_handler@@Base+0x5934>
   3ae44:	ldr	sl, [sp, #116]	; 0x74
   3ae48:	ldr	r0, [sp, #52]	; 0x34
   3ae4c:	ldr	r1, [sl, #8]
   3ae50:	bl	3a178 <sepol_msg_default_handler@@Base+0x543c>
   3ae54:	cmp	r0, #0
   3ae58:	bne	3aa78 <sepol_msg_default_handler@@Base+0x5d3c>
   3ae5c:	ldr	r4, [sp, #52]	; 0x34
   3ae60:	ldr	r5, [sp, #148]	; 0x94
   3ae64:	ldr	r3, [r4, #28]
   3ae68:	ldr	r4, [r5, #12]
   3ae6c:	cmp	r3, #0
   3ae70:	beq	3ae80 <sepol_msg_default_handler@@Base+0x6144>
   3ae74:	ldr	r3, [r3, #24]
   3ae78:	cmp	r3, #0
   3ae7c:	bne	3c228 <sepol_msg_default_handler@@Base+0x74ec>
   3ae80:	cmp	r4, #0
   3ae84:	beq	3a670 <sepol_msg_default_handler@@Base+0x5934>
   3ae88:	str	r4, [sp, #148]	; 0x94
   3ae8c:	b	3aae8 <sepol_msg_default_handler@@Base+0x5dac>
   3ae90:	ldr	r3, [r5, #28]
   3ae94:	cmp	r3, #0
   3ae98:	beq	3c218 <sepol_msg_default_handler@@Base+0x74dc>
   3ae9c:	ldr	ip, [r3, #12]
   3aea0:	cmp	ip, #0
   3aea4:	beq	3aa78 <sepol_msg_default_handler@@Base+0x5d3c>
   3aea8:	ldr	r2, [pc, #1732]	; 3b574 <sepol_msg_default_handler@@Base+0x6838>
   3aeac:	mov	lr, #1
   3aeb0:	ldr	r0, [pc, #1728]	; 3b578 <sepol_msg_default_handler@@Base+0x683c>
   3aeb4:	mvn	r9, #0
   3aeb8:	add	r2, pc, r2
   3aebc:	mov	r1, r3
   3aec0:	add	r0, pc, r0
   3aec4:	add	r2, r2, #684	; 0x2ac
   3aec8:	stmib	r3, {r0, r2}
   3aecc:	ldr	r2, [pc, #1704]	; 3b57c <sepol_msg_default_handler@@Base+0x6840>
   3aed0:	str	lr, [r3]
   3aed4:	str	r9, [sp, #112]	; 0x70
   3aed8:	add	r2, pc, r2
   3aedc:	ldr	r0, [r3, #16]
   3aee0:	blx	ip
   3aee4:	b	3a670 <sepol_msg_default_handler@@Base+0x5934>
   3aee8:	ldr	r3, [pc, #1860]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3aeec:	ldr	r3, [r4, r3]
   3aef0:	b	3a628 <sepol_msg_default_handler@@Base+0x58ec>
   3aef4:	ldr	ip, [sp, #52]	; 0x34
   3aef8:	strd	r4, [sp, #168]	; 0xa8
   3aefc:	ldr	r3, [ip, #24]
   3af00:	mov	r2, r3
   3af04:	ldr	r3, [r3, #248]	; 0xf8
   3af08:	ldr	r5, [sp, #116]	; 0x74
   3af0c:	cmp	r3, #0
   3af10:	str	r3, [sp, #84]	; 0x54
   3af14:	ldr	r7, [r5, #16]
   3af18:	beq	3af48 <sepol_msg_default_handler@@Base+0x620c>
   3af1c:	ldr	r3, [r3, #16]
   3af20:	cmp	r3, #0
   3af24:	beq	3af48 <sepol_msg_default_handler@@Base+0x620c>
   3af28:	str	r3, [sp, #84]	; 0x54
   3af2c:	mov	r1, r3
   3af30:	b	3af38 <sepol_msg_default_handler@@Base+0x61fc>
   3af34:	mov	r1, r3
   3af38:	ldr	r3, [r1, #16]
   3af3c:	cmp	r3, #0
   3af40:	bne	3af34 <sepol_msg_default_handler@@Base+0x61f8>
   3af44:	str	r1, [sp, #84]	; 0x54
   3af48:	cmp	r7, #0
   3af4c:	beq	3b648 <sepol_msg_default_handler@@Base+0x690c>
   3af50:	ldr	r6, [sp, #52]	; 0x34
   3af54:	add	r4, sp, #212	; 0xd4
   3af58:	ldrd	sl, [sp, #176]	; 0xb0
   3af5c:	add	r5, sp, #220	; 0xdc
   3af60:	str	r4, [sp, #92]	; 0x5c
   3af64:	str	r5, [sp, #96]	; 0x60
   3af68:	ldr	r1, [sp, #92]	; 0x5c
   3af6c:	mov	r8, #0
   3af70:	ldr	ip, [r6, #12]
   3af74:	mov	r0, r7
   3af78:	ldr	r3, [r6, #20]
   3af7c:	str	r8, [r1]
   3af80:	mov	r9, r1
   3af84:	str	r8, [r1, #4]
   3af88:	str	ip, [sp]
   3af8c:	ldr	ip, [sp, #96]	; 0x60
   3af90:	str	r8, [ip]
   3af94:	str	r8, [ip, #4]
   3af98:	bl	38fbc <sepol_msg_default_handler@@Base+0x4280>
   3af9c:	cmp	r0, r8
   3afa0:	bne	3b4d8 <sepol_msg_default_handler@@Base+0x679c>
   3afa4:	ldr	r0, [r6, #24]
   3afa8:	add	r2, r7, #12
   3afac:	ldr	r1, [r6, #4]
   3afb0:	mov	r5, #1
   3afb4:	ldr	r3, [sp, #96]	; 0x60
   3afb8:	str	r5, [sp]
   3afbc:	bl	39f70 <sepol_msg_default_handler@@Base+0x5234>
   3afc0:	cmp	r0, #0
   3afc4:	bne	3b460 <sepol_msg_default_handler@@Base+0x6724>
   3afc8:	ldr	r8, [sp, #212]	; 0xd4
   3afcc:	ldr	r1, [sp, #216]	; 0xd8
   3afd0:	cmp	r8, #0
   3afd4:	str	r7, [sp, #44]	; 0x2c
   3afd8:	str	r8, [sp, #100]	; 0x64
   3afdc:	ldrne	r9, [r8]
   3afe0:	ldreq	ip, [sp, #100]	; 0x64
   3afe4:	str	r1, [sp, #144]	; 0x90
   3afe8:	strne	r9, [sp, #104]	; 0x68
   3afec:	mov	r9, r6
   3aff0:	streq	ip, [sp, #104]	; 0x68
   3aff4:	ldr	r7, [sp, #104]	; 0x68
   3aff8:	ldr	r8, [sp, #144]	; 0x90
   3affc:	cmp	r7, r8
   3b000:	bcs	3b258 <sepol_msg_default_handler@@Base+0x651c>
   3b004:	ldr	r2, [sp, #100]	; 0x64
   3b008:	mov	r7, #0
   3b00c:	ldr	r4, [sp, #104]	; 0x68
   3b010:	mov	r6, #1
   3b014:	ldr	r1, [r2]
   3b018:	ldr	r0, [r2, #8]
   3b01c:	rsb	r3, r1, r4
   3b020:	ldr	r2, [r2, #12]
   3b024:	rsb	ip, r3, #32
   3b028:	lsr	r0, r0, r3
   3b02c:	str	r0, [sp, #120]	; 0x78
   3b030:	ldr	r5, [sp, #120]	; 0x78
   3b034:	sub	r0, r3, #32
   3b038:	orr	ip, r5, r2, lsl ip
   3b03c:	orr	r0, ip, r2, lsr r0
   3b040:	lsr	r2, r2, r3
   3b044:	str	r0, [sp, #120]	; 0x78
   3b048:	str	r2, [sp, #124]	; 0x7c
   3b04c:	ldrd	r2, [sp, #120]	; 0x78
   3b050:	and	r2, r2, r6
   3b054:	and	r3, r3, r7
   3b058:	orrs	r7, r2, r3
   3b05c:	beq	3b22c <sepol_msg_default_handler@@Base+0x64f0>
   3b060:	ldr	r7, [sp, #220]	; 0xdc
   3b064:	cmp	r7, #0
   3b068:	str	r7, [sp, #80]	; 0x50
   3b06c:	streq	r7, [sp, #48]	; 0x30
   3b070:	ldrne	r8, [sp, #80]	; 0x50
   3b074:	ldrne	r8, [r8]
   3b078:	strne	r8, [sp, #48]	; 0x30
   3b07c:	ldr	r2, [sp, #104]	; 0x68
   3b080:	ldr	ip, [sp, #224]	; 0xe0
   3b084:	add	r5, r2, #1
   3b088:	str	ip, [sp, #108]	; 0x6c
   3b08c:	ldr	ip, [sp, #48]	; 0x30
   3b090:	ldr	r1, [sp, #108]	; 0x6c
   3b094:	cmp	ip, r1
   3b098:	bcs	3b224 <sepol_msg_default_handler@@Base+0x64e8>
   3b09c:	ldr	r3, [sp, #80]	; 0x50
   3b0a0:	mov	r7, #0
   3b0a4:	ldr	r4, [sp, #48]	; 0x30
   3b0a8:	ldr	r0, [r3, #8]
   3b0ac:	ldr	r1, [r3]
   3b0b0:	ldr	r2, [r3, #12]
   3b0b4:	rsb	r3, r1, r4
   3b0b8:	lsr	r0, r0, r3
   3b0bc:	str	r0, [sp, #64]	; 0x40
   3b0c0:	ldr	r6, [sp, #64]	; 0x40
   3b0c4:	rsb	ip, r3, #32
   3b0c8:	sub	r0, r3, #32
   3b0cc:	orr	ip, r6, r2, lsl ip
   3b0d0:	mov	r6, #1
   3b0d4:	orr	r0, ip, r2, lsr r0
   3b0d8:	lsr	r2, r2, r3
   3b0dc:	str	r0, [sp, #64]	; 0x40
   3b0e0:	str	r2, [sp, #68]	; 0x44
   3b0e4:	ldrd	r2, [sp, #64]	; 0x40
   3b0e8:	and	r2, r2, r6
   3b0ec:	and	r3, r3, r7
   3b0f0:	orrs	r7, r2, r3
   3b0f4:	beq	3b1f8 <sepol_msg_default_handler@@Base+0x64bc>
   3b0f8:	ldr	r8, [sp, #44]	; 0x2c
   3b0fc:	ldr	r6, [r8, #32]
   3b100:	cmp	r6, #0
   3b104:	moveq	r4, r6
   3b108:	ldrne	r4, [r6]
   3b10c:	ldr	r8, [sp, #44]	; 0x2c
   3b110:	ldr	ip, [sp, #48]	; 0x30
   3b114:	ldr	r8, [r8, #36]	; 0x24
   3b118:	add	r7, ip, #1
   3b11c:	str	r8, [sp, #40]	; 0x28
   3b120:	ldr	r1, [sp, #40]	; 0x28
   3b124:	cmp	r4, r1
   3b128:	bcs	3b1f0 <sepol_msg_default_handler@@Base+0x64b4>
   3b12c:	ldr	r1, [r6, #8]
   3b130:	ldr	ip, [r6]
   3b134:	ldr	r2, [r6, #12]
   3b138:	rsb	r3, ip, r4
   3b13c:	rsb	r0, r3, #32
   3b140:	lsr	sl, r1, r3
   3b144:	orr	sl, sl, r2, lsl r0
   3b148:	sub	r1, r3, #32
   3b14c:	lsr	fp, r2, r3
   3b150:	orr	sl, sl, r2, lsr r1
   3b154:	mov	r3, #0
   3b158:	mov	r2, #1
   3b15c:	and	r3, r3, fp
   3b160:	and	r2, r2, sl
   3b164:	orrs	r0, r2, r3
   3b168:	beq	3b1d4 <sepol_msg_default_handler@@Base+0x6498>
   3b16c:	ldr	r1, [r9, #24]
   3b170:	ldr	r3, [r1, #248]	; 0xf8
   3b174:	cmp	r3, #0
   3b178:	beq	3b284 <sepol_msg_default_handler@@Base+0x6548>
   3b17c:	ldr	r2, [sp, #44]	; 0x2c
   3b180:	add	r8, r4, #1
   3b184:	ldr	r0, [r2, #40]	; 0x28
   3b188:	ldr	r2, [r9, #12]
   3b18c:	sub	r0, r0, #-1073741823	; 0xc0000001
   3b190:	ldr	r2, [r2, r0, lsl #2]
   3b194:	b	3b1a4 <sepol_msg_default_handler@@Base+0x6468>
   3b198:	ldr	r3, [r3, #16]
   3b19c:	cmp	r3, #0
   3b1a0:	beq	3b284 <sepol_msg_default_handler@@Base+0x6548>
   3b1a4:	ldr	r0, [r3]
   3b1a8:	cmp	r0, r5
   3b1ac:	bne	3b198 <sepol_msg_default_handler@@Base+0x645c>
   3b1b0:	ldr	r0, [r3, #4]
   3b1b4:	cmp	r0, r7
   3b1b8:	bne	3b198 <sepol_msg_default_handler@@Base+0x645c>
   3b1bc:	ldr	r0, [r3, #8]
   3b1c0:	cmp	r0, r8
   3b1c4:	bne	3b198 <sepol_msg_default_handler@@Base+0x645c>
   3b1c8:	ldr	r3, [r3, #12]
   3b1cc:	cmp	r3, r2
   3b1d0:	bne	3b3a8 <sepol_msg_default_handler@@Base+0x666c>
   3b1d4:	add	ip, ip, #63	; 0x3f
   3b1d8:	cmp	r4, ip
   3b1dc:	beq	3b2f8 <sepol_msg_default_handler@@Base+0x65bc>
   3b1e0:	ldr	r1, [sp, #40]	; 0x28
   3b1e4:	add	r4, r4, #1
   3b1e8:	cmp	r4, r1
   3b1ec:	bcc	3b12c <sepol_msg_default_handler@@Base+0x63f0>
   3b1f0:	ldr	r2, [sp, #80]	; 0x50
   3b1f4:	ldr	r1, [r2]
   3b1f8:	ldr	r4, [sp, #48]	; 0x30
   3b1fc:	add	r3, r1, #63	; 0x3f
   3b200:	cmp	r4, r3
   3b204:	beq	3b310 <sepol_msg_default_handler@@Base+0x65d4>
   3b208:	ldr	r8, [sp, #48]	; 0x30
   3b20c:	ldr	r1, [sp, #108]	; 0x6c
   3b210:	add	r8, r8, #1
   3b214:	str	r8, [sp, #48]	; 0x30
   3b218:	ldr	ip, [sp, #48]	; 0x30
   3b21c:	cmp	ip, r1
   3b220:	bcc	3b09c <sepol_msg_default_handler@@Base+0x6360>
   3b224:	ldr	r2, [sp, #100]	; 0x64
   3b228:	ldr	r1, [r2]
   3b22c:	ldr	r3, [sp, #104]	; 0x68
   3b230:	add	r1, r1, #63	; 0x3f
   3b234:	cmp	r3, r1
   3b238:	beq	3b440 <sepol_msg_default_handler@@Base+0x6704>
   3b23c:	ldr	r6, [sp, #104]	; 0x68
   3b240:	ldr	r8, [sp, #144]	; 0x90
   3b244:	add	r6, r6, #1
   3b248:	str	r6, [sp, #104]	; 0x68
   3b24c:	ldr	r7, [sp, #104]	; 0x68
   3b250:	cmp	r7, r8
   3b254:	bcc	3b004 <sepol_msg_default_handler@@Base+0x62c8>
   3b258:	ldr	r7, [sp, #44]	; 0x2c
   3b25c:	mov	r6, r9
   3b260:	ldr	r0, [sp, #92]	; 0x5c
   3b264:	bl	14040 <__assert_fail@plt+0x31d0>
   3b268:	ldr	r0, [sp, #96]	; 0x60
   3b26c:	bl	14040 <__assert_fail@plt+0x31d0>
   3b270:	ldr	r7, [r7, #44]	; 0x2c
   3b274:	cmp	r7, #0
   3b278:	beq	3b644 <sepol_msg_default_handler@@Base+0x6908>
   3b27c:	ldr	r2, [r9, #24]
   3b280:	b	3af68 <sepol_msg_default_handler@@Base+0x622c>
   3b284:	mov	r0, #20
   3b288:	bl	10d44 <malloc@plt>
   3b28c:	cmp	r0, #0
   3b290:	beq	3b330 <sepol_msg_default_handler@@Base+0x65f4>
   3b294:	add	r3, r0, #12
   3b298:	mov	r2, #0
   3b29c:	ldr	ip, [sp, #84]	; 0x54
   3b2a0:	add	r1, r4, #1
   3b2a4:	str	r2, [r3], #4
   3b2a8:	str	r2, [r3]
   3b2ac:	cmp	ip, #0
   3b2b0:	ldr	r3, [sp, #44]	; 0x2c
   3b2b4:	ldr	r2, [r3, #40]	; 0x28
   3b2b8:	ldr	r3, [r9, #12]
   3b2bc:	sub	r2, r2, #-1073741823	; 0xc0000001
   3b2c0:	stm	r0, {r5, r7}
   3b2c4:	str	r1, [r0, #8]
   3b2c8:	ldr	r3, [r3, r2, lsl #2]
   3b2cc:	str	r3, [r0, #12]
   3b2d0:	beq	3b388 <sepol_msg_default_handler@@Base+0x664c>
   3b2d4:	ldr	r8, [sp, #44]	; 0x2c
   3b2d8:	str	r0, [ip, #16]
   3b2dc:	ldr	ip, [r6]
   3b2e0:	ldr	r8, [r8, #36]	; 0x24
   3b2e4:	add	ip, ip, #63	; 0x3f
   3b2e8:	str	r0, [sp, #84]	; 0x54
   3b2ec:	cmp	r4, ip
   3b2f0:	str	r8, [sp, #40]	; 0x28
   3b2f4:	bne	3b1e0 <sepol_msg_default_handler@@Base+0x64a4>
   3b2f8:	ldr	r3, [r6, #16]
   3b2fc:	cmp	r3, #0
   3b300:	beq	3b1e0 <sepol_msg_default_handler@@Base+0x64a4>
   3b304:	ldr	r4, [r3]
   3b308:	mov	r6, r3
   3b30c:	b	3b120 <sepol_msg_default_handler@@Base+0x63e4>
   3b310:	ldr	r6, [sp, #80]	; 0x50
   3b314:	ldr	r3, [r6, #16]
   3b318:	cmp	r3, #0
   3b31c:	beq	3b208 <sepol_msg_default_handler@@Base+0x64cc>
   3b320:	ldr	r7, [r3]
   3b324:	str	r3, [sp, #80]	; 0x50
   3b328:	str	r7, [sp, #48]	; 0x30
   3b32c:	b	3b08c <sepol_msg_default_handler@@Base+0x6350>
   3b330:	ldr	r3, [r9, #28]
   3b334:	cmp	r3, #0
   3b338:	beq	3b4b8 <sepol_msg_default_handler@@Base+0x677c>
   3b33c:	ldr	ip, [r3, #12]
   3b340:	cmp	ip, #0
   3b344:	beq	3b37c <sepol_msg_default_handler@@Base+0x6640>
   3b348:	ldr	r2, [pc, #560]	; 3b580 <sepol_msg_default_handler@@Base+0x6844>
   3b34c:	mov	lr, #1
   3b350:	ldr	r0, [pc, #556]	; 3b584 <sepol_msg_default_handler@@Base+0x6848>
   3b354:	mov	r1, r3
   3b358:	add	r2, pc, r2
   3b35c:	str	lr, [r3]
   3b360:	add	r0, pc, r0
   3b364:	add	r2, r2, #736	; 0x2e0
   3b368:	stmib	r3, {r0, r2}
   3b36c:	ldr	r2, [pc, #532]	; 3b588 <sepol_msg_default_handler@@Base+0x684c>
   3b370:	ldr	r0, [r3, #16]
   3b374:	add	r2, pc, r2
   3b378:	blx	ip
   3b37c:	mvn	r8, #0
   3b380:	str	r8, [sp, #112]	; 0x70
   3b384:	b	3a670 <sepol_msg_default_handler@@Base+0x5934>
   3b388:	ldr	r3, [r9, #24]
   3b38c:	str	r0, [sp, #84]	; 0x54
   3b390:	ldr	ip, [r6]
   3b394:	str	r0, [r3, #248]	; 0xf8
   3b398:	ldr	r0, [sp, #44]	; 0x2c
   3b39c:	ldr	r0, [r0, #36]	; 0x24
   3b3a0:	str	r0, [sp, #40]	; 0x28
   3b3a4:	b	3b1d4 <sepol_msg_default_handler@@Base+0x6498>
   3b3a8:	ldr	r8, [r9, #28]
   3b3ac:	mov	fp, r1
   3b3b0:	cmp	r8, #0
   3b3b4:	beq	3b4c8 <sepol_msg_default_handler@@Base+0x678c>
   3b3b8:	ldr	r7, [r8, #12]
   3b3bc:	cmp	r7, #0
   3b3c0:	beq	3b37c <sepol_msg_default_handler@@Base+0x6640>
   3b3c4:	ldr	r6, [fp, #100]	; 0x64
   3b3c8:	sub	lr, r3, #-1073741823	; 0xc0000001
   3b3cc:	ldr	r9, [sp, #48]	; 0x30
   3b3d0:	mov	r0, #1
   3b3d4:	ldr	ip, [pc, #432]	; 3b58c <sepol_msg_default_handler@@Base+0x6850>
   3b3d8:	sub	r5, r2, #-1073741823	; 0xc0000001
   3b3dc:	ldr	r1, [pc, #428]	; 3b590 <sepol_msg_default_handler@@Base+0x6854>
   3b3e0:	add	ip, pc, ip
   3b3e4:	ldr	sl, [sp, #104]	; 0x68
   3b3e8:	add	r3, ip, #736	; 0x2e0
   3b3ec:	add	r1, pc, r1
   3b3f0:	str	r3, [r8, #8]
   3b3f4:	str	r1, [r8, #4]
   3b3f8:	mov	r1, r8
   3b3fc:	ldr	ip, [fp, #96]	; 0x60
   3b400:	ldr	r6, [r6, r9, lsl #2]
   3b404:	str	r0, [r8]
   3b408:	ldr	r3, [ip, sl, lsl #2]
   3b40c:	ldr	r0, [r8, #16]
   3b410:	str	r6, [sp]
   3b414:	ldr	r6, [fp, #92]	; 0x5c
   3b418:	ldr	r2, [pc, #372]	; 3b594 <sepol_msg_default_handler@@Base+0x6858>
   3b41c:	ldr	r6, [r6, r4, lsl #2]
   3b420:	add	r2, pc, r2
   3b424:	str	r6, [sp, #4]
   3b428:	ldr	r5, [ip, r5, lsl #2]
   3b42c:	str	r5, [sp, #8]
   3b430:	ldr	ip, [ip, lr, lsl #2]
   3b434:	str	ip, [sp, #12]
   3b438:	blx	r7
   3b43c:	b	3b37c <sepol_msg_default_handler@@Base+0x6640>
   3b440:	ldr	r4, [sp, #100]	; 0x64
   3b444:	ldr	r3, [r4, #16]
   3b448:	cmp	r3, #0
   3b44c:	beq	3b23c <sepol_msg_default_handler@@Base+0x6500>
   3b450:	ldr	r5, [r3]
   3b454:	str	r3, [sp, #100]	; 0x64
   3b458:	str	r5, [sp, #104]	; 0x68
   3b45c:	b	3aff4 <sepol_msg_default_handler@@Base+0x62b8>
   3b460:	ldr	r3, [r6, #28]
   3b464:	cmp	r3, #0
   3b468:	ldreq	r3, [pc, #452]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3b46c:	ldreq	r6, [sp, #88]	; 0x58
   3b470:	ldreq	r3, [r6, r3]
   3b474:	ldr	ip, [r3, #12]
   3b478:	cmp	ip, #0
   3b47c:	beq	3b37c <sepol_msg_default_handler@@Base+0x6640>
   3b480:	ldr	r2, [pc, #272]	; 3b598 <sepol_msg_default_handler@@Base+0x685c>
   3b484:	mov	lr, #1
   3b488:	ldr	r0, [pc, #268]	; 3b59c <sepol_msg_default_handler@@Base+0x6860>
   3b48c:	mov	r1, r3
   3b490:	add	r2, pc, r2
   3b494:	str	lr, [r3]
   3b498:	add	r0, pc, r0
   3b49c:	add	r2, r2, #736	; 0x2e0
   3b4a0:	stmib	r3, {r0, r2}
   3b4a4:	ldr	r2, [pc, #244]	; 3b5a0 <sepol_msg_default_handler@@Base+0x6864>
   3b4a8:	ldr	r0, [r3, #16]
   3b4ac:	add	r2, pc, r2
   3b4b0:	blx	ip
   3b4b4:	b	3b37c <sepol_msg_default_handler@@Base+0x6640>
   3b4b8:	ldr	r3, [pc, #372]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3b4bc:	ldr	fp, [sp, #88]	; 0x58
   3b4c0:	ldr	r3, [fp, r3]
   3b4c4:	b	3b33c <sepol_msg_default_handler@@Base+0x6600>
   3b4c8:	ldr	r1, [pc, #356]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3b4cc:	ldr	r5, [sp, #88]	; 0x58
   3b4d0:	ldr	r8, [r5, r1]
   3b4d4:	b	3b3b8 <sepol_msg_default_handler@@Base+0x667c>
   3b4d8:	ldr	r3, [r6, #28]
   3b4dc:	cmp	r3, r8
   3b4e0:	ldreq	r3, [pc, #332]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3b4e4:	ldreq	r4, [sp, #88]	; 0x58
   3b4e8:	ldreq	r3, [r4, r3]
   3b4ec:	ldr	ip, [r3, #12]
   3b4f0:	cmp	ip, #0
   3b4f4:	beq	3b37c <sepol_msg_default_handler@@Base+0x6640>
   3b4f8:	ldr	r2, [pc, #164]	; 3b5a4 <sepol_msg_default_handler@@Base+0x6868>
   3b4fc:	mov	lr, #1
   3b500:	ldr	r0, [pc, #160]	; 3b5a8 <sepol_msg_default_handler@@Base+0x686c>
   3b504:	mov	r1, r3
   3b508:	add	r2, pc, r2
   3b50c:	str	lr, [r3]
   3b510:	add	r0, pc, r0
   3b514:	add	r2, r2, #736	; 0x2e0
   3b518:	stmib	r3, {r0, r2}
   3b51c:	ldr	r2, [pc, #136]	; 3b5ac <sepol_msg_default_handler@@Base+0x6870>
   3b520:	ldr	r0, [r3, #16]
   3b524:	add	r2, pc, r2
   3b528:	blx	ip
   3b52c:	b	3b37c <sepol_msg_default_handler@@Base+0x6640>
   3b530:	andeq	lr, r1, r0, lsl sl
   3b534:	strheq	r0, [r0], -ip
   3b538:	andeq	ip, r0, r0, asr #1
   3b53c:	andeq	r8, r0, r0, lsr #22
   3b540:	andeq	ip, r0, r8, asr #16
   3b544:	andeq	r8, r0, ip, ror #20
   3b548:	andeq	ip, r0, ip, lsl r8
   3b54c:	andeq	fp, r0, r8, lsl sp
   3b550:	andeq	r8, r0, r8, ror r7
   3b554:	andeq	ip, r0, r8, lsr #10
   3b558:	andeq	fp, r0, ip, asr #24
   3b55c:	andeq	fp, r0, r4, asr #24
   3b560:	andeq	r8, r0, r8, lsr #13
   3b564:	andeq	ip, r0, r8, lsr #9
   3b568:	strdeq	fp, [r0], -r0
   3b56c:	andeq	r8, r0, r0, asr r3
   3b570:	andeq	r8, r0, ip, lsr #23
   3b574:	andeq	fp, r0, ip, asr #16
   3b578:	andeq	r8, r0, ip, lsr #5
   3b57c:	ldrdeq	fp, [r0], -r4
   3b580:	andeq	fp, r0, ip, lsr #7
   3b584:	andeq	r7, r0, ip, lsl #28
   3b588:	andeq	r8, r0, r8, ror #12
   3b58c:	andeq	fp, r0, r4, lsr #6
   3b590:	andeq	r7, r0, r0, lsl #27
   3b594:	muleq	r0, ip, sl
   3b598:	andeq	fp, r0, r4, ror r2
   3b59c:	ldrdeq	r7, [r0], -r4
   3b5a0:	andeq	r8, r0, r0, lsr r5
   3b5a4:	strdeq	fp, [r0], -ip
   3b5a8:	andeq	r7, r0, ip, asr ip
   3b5ac:			; <UNDEFINED> instruction: 0x000084b8
   3b5b0:	andeq	sl, r0, r0, lsl sp
   3b5b4:	andeq	r7, r0, r0, ror r7
   3b5b8:	andeq	r7, r0, ip, asr #31
   3b5bc:			; <UNDEFINED> instruction: 0x0000acb4
   3b5c0:	andeq	r7, r0, r4, lsl r7
   3b5c4:	andeq	r7, r0, r0, ror pc
   3b5c8:	andeq	sl, r0, r4, lsr #20
   3b5cc:	andeq	r7, r0, r4, lsl #9
   3b5d0:	ldrdeq	r7, [r0], -r4
   3b5d4:	andeq	sl, r0, r0, ror r9
   3b5d8:	ldrdeq	r7, [r0], -r0
   3b5dc:	andeq	r7, r0, ip, lsr #24
   3b5e0:	andeq	sl, r0, r4, asr #16
   3b5e4:	andeq	r7, r0, r4, lsr #5
   3b5e8:	strdeq	r7, [r0], -ip
   3b5ec:	muleq	r0, r0, r5
   3b5f0:	andeq	r7, r0, ip, ror #28
   3b5f4:	andeq	sl, r0, r8, ror #19
   3b5f8:	andeq	sl, r0, ip, lsr r5
   3b5fc:	muleq	r0, ip, pc	; <UNPREDICTABLE>
   3b600:	strdeq	r7, [r0], -r4
   3b604:	andeq	sl, r0, ip, ror r4
   3b608:	ldrdeq	r6, [r0], -ip
   3b60c:	andeq	r7, r0, r8, lsr r7
   3b610:	andeq	sl, r0, r0, lsr #8
   3b614:	andeq	r6, r0, r0, lsl #29
   3b618:	ldrdeq	r7, [r0], -ip
   3b61c:			; <UNDEFINED> instruction: 0x0000a3b4
   3b620:	andeq	r6, r0, r0, lsl lr
   3b624:	andeq	sl, r0, r4, asr fp
   3b628:	strdeq	sl, [r0], -r8
   3b62c:	andeq	r6, r0, r8, asr sp
   3b630:			; <UNDEFINED> instruction: 0x000075b4
   3b634:	andeq	r0, r0, ip, asr #1
   3b638:	andeq	sl, r0, r0, lsr #5
   3b63c:	andeq	r6, r0, r0, lsl #26
   3b640:	andeq	r7, r0, ip, asr r5
   3b644:	strd	sl, [sp, #176]	; 0xb0
   3b648:	ldr	r5, [sp, #116]	; 0x74
   3b64c:	ldr	r4, [r5, #172]	; 0xac
   3b650:	cmp	r4, #0
   3b654:	beq	3a6b8 <sepol_msg_default_handler@@Base+0x597c>
   3b658:	ldrd	sl, [sp, #184]	; 0xb8
   3b65c:	add	r6, sp, #212	; 0xd4
   3b660:	add	r7, sp, #220	; 0xdc
   3b664:	str	r6, [sp, #92]	; 0x5c
   3b668:	str	r7, [sp, #96]	; 0x60
   3b66c:	ldr	r9, [sp, #52]	; 0x34
   3b670:	mov	r6, #0
   3b674:	ldr	r3, [sp, #92]	; 0x5c
   3b678:	mov	ip, #1
   3b67c:	ldr	r7, [sp, #96]	; 0x60
   3b680:	mov	r2, r4
   3b684:	ldr	r0, [r9, #24]
   3b688:	ldr	r1, [r9, #4]
   3b68c:	str	ip, [sp]
   3b690:	str	r6, [r3]
   3b694:	str	r6, [r3, #4]
   3b698:	str	r6, [r7]
   3b69c:	str	r6, [r7, #4]
   3b6a0:	bl	39f70 <sepol_msg_default_handler@@Base+0x5234>
   3b6a4:	cmp	r0, r6
   3b6a8:	bne	3c2b0 <sepol_msg_default_handler@@Base+0x7574>
   3b6ac:	ldr	r9, [sp, #52]	; 0x34
   3b6b0:	mov	ip, #1
   3b6b4:	add	r2, r4, #20
   3b6b8:	ldr	r3, [sp, #96]	; 0x60
   3b6bc:	ldr	r0, [r9, #24]
   3b6c0:	ldr	r1, [r9, #4]
   3b6c4:	str	ip, [sp]
   3b6c8:	bl	39f70 <sepol_msg_default_handler@@Base+0x5234>
   3b6cc:	cmp	r0, #0
   3b6d0:	bne	3c254 <sepol_msg_default_handler@@Base+0x7518>
   3b6d4:	ldr	r6, [sp, #52]	; 0x34
   3b6d8:	ldr	r2, [r4, #48]	; 0x30
   3b6dc:	ldr	r5, [sp, #212]	; 0xd4
   3b6e0:	ldr	r3, [r6, #4]
   3b6e4:	sub	r2, r2, #-1073741823	; 0xc0000001
   3b6e8:	cmp	r5, #0
   3b6ec:	ldr	r0, [sp, #216]	; 0xd8
   3b6f0:	str	r5, [sp, #80]	; 0x50
   3b6f4:	ldr	r3, [r3, r2, lsl #2]
   3b6f8:	mov	r2, sl
   3b6fc:	ldrne	r7, [r5]
   3b700:	ldreq	r8, [sp, #80]	; 0x50
   3b704:	str	r3, [sp, #84]	; 0x54
   3b708:	mov	r3, fp
   3b70c:	strne	r7, [sp, #48]	; 0x30
   3b710:	streq	r8, [sp, #48]	; 0x30
   3b714:	ldr	sl, [sp, #48]	; 0x30
   3b718:	cmp	sl, r0
   3b71c:	bcs	3a690 <sepol_msg_default_handler@@Base+0x5954>
   3b720:	ldr	r9, [sp, #80]	; 0x50
   3b724:	mov	r8, #1
   3b728:	ldr	sl, [sp, #48]	; 0x30
   3b72c:	ldr	ip, [r9]
   3b730:	ldr	lr, [r9, #8]
   3b734:	rsb	r5, ip, sl
   3b738:	ldr	r1, [r9, #12]
   3b73c:	rsb	r6, r5, #32
   3b740:	mov	r9, #0
   3b744:	lsr	lr, lr, r5
   3b748:	str	lr, [sp, #72]	; 0x48
   3b74c:	ldr	fp, [sp, #72]	; 0x48
   3b750:	sub	lr, r5, #32
   3b754:	orr	r6, fp, r1, lsl r6
   3b758:	orr	lr, r6, r1, lsr lr
   3b75c:	lsr	r1, r1, r5
   3b760:	str	lr, [sp, #72]	; 0x48
   3b764:	str	r1, [sp, #76]	; 0x4c
   3b768:	ldrd	r6, [sp, #72]	; 0x48
   3b76c:	and	r6, r6, r8
   3b770:	and	r7, r7, r9
   3b774:	orrs	r9, r6, r7
   3b778:	beq	3b8d8 <sepol_msg_default_handler@@Base+0x6b9c>
   3b77c:	ldr	r8, [sp, #220]	; 0xdc
   3b780:	cmp	r8, #0
   3b784:	moveq	r7, r8
   3b788:	ldrne	r7, [r8]
   3b78c:	ldr	sl, [sp, #224]	; 0xe0
   3b790:	ldr	fp, [sp, #48]	; 0x30
   3b794:	str	sl, [sp, #40]	; 0x28
   3b798:	add	r6, fp, #1
   3b79c:	mov	sl, r2
   3b7a0:	mov	fp, r3
   3b7a4:	ldr	r3, [sp, #40]	; 0x28
   3b7a8:	cmp	r7, r3
   3b7ac:	bcs	3b8c4 <sepol_msg_default_handler@@Base+0x6b88>
   3b7b0:	ldr	r0, [r8, #8]
   3b7b4:	ldr	r3, [r8]
   3b7b8:	ldr	r1, [r8, #12]
   3b7bc:	rsb	r2, r3, r7
   3b7c0:	rsb	ip, r2, #32
   3b7c4:	lsr	sl, r0, r2
   3b7c8:	orr	sl, sl, r1, lsl ip
   3b7cc:	sub	r0, r2, #32
   3b7d0:	orr	sl, sl, r1, lsr r0
   3b7d4:	lsr	fp, r1, r2
   3b7d8:	mov	r0, #1
   3b7dc:	mov	r1, #0
   3b7e0:	and	r0, r0, sl
   3b7e4:	and	r1, r1, fp
   3b7e8:	orrs	ip, r0, r1
   3b7ec:	beq	3b8a8 <sepol_msg_default_handler@@Base+0x6b6c>
   3b7f0:	ldr	r9, [sp, #52]	; 0x34
   3b7f4:	ldr	ip, [r9, #24]
   3b7f8:	ldr	r5, [ip, #252]	; 0xfc
   3b7fc:	cmp	r5, #0
   3b800:	beq	3b900 <sepol_msg_default_handler@@Base+0x6bc4>
   3b804:	mov	r1, fp
   3b808:	add	r9, r7, #1
   3b80c:	mov	fp, r3
   3b810:	mov	r2, sl
   3b814:	mov	r3, r1
   3b818:	b	3b828 <sepol_msg_default_handler@@Base+0x6aec>
   3b81c:	ldr	r5, [r5, #20]
   3b820:	cmp	r5, #0
   3b824:	beq	3b8f8 <sepol_msg_default_handler@@Base+0x6bbc>
   3b828:	ldr	r1, [r5]
   3b82c:	cmp	r1, r6
   3b830:	bne	3b81c <sepol_msg_default_handler@@Base+0x6ae0>
   3b834:	ldr	r1, [r5, #4]
   3b838:	cmp	r1, r9
   3b83c:	bne	3b81c <sepol_msg_default_handler@@Base+0x6ae0>
   3b840:	ldr	sl, [r5, #8]
   3b844:	ldr	r1, [r4, #40]	; 0x28
   3b848:	cmp	sl, r1
   3b84c:	bne	3b81c <sepol_msg_default_handler@@Base+0x6ae0>
   3b850:	ldr	lr, [r5, #12]
   3b854:	ldr	r1, [r4, #44]	; 0x2c
   3b858:	str	r2, [sp, #32]
   3b85c:	mov	r0, lr
   3b860:	str	r3, [sp, #28]
   3b864:	str	ip, [sp, #36]	; 0x24
   3b868:	str	lr, [sp, #44]	; 0x2c
   3b86c:	bl	10c90 <strcmp@plt>
   3b870:	ldr	r2, [sp, #32]
   3b874:	ldr	r3, [sp, #28]
   3b878:	ldr	ip, [sp, #36]	; 0x24
   3b87c:	cmp	r0, #0
   3b880:	bne	3b81c <sepol_msg_default_handler@@Base+0x6ae0>
   3b884:	mov	r1, r3
   3b888:	str	sl, [sp, #100]	; 0x64
   3b88c:	mov	r3, fp
   3b890:	mov	sl, r2
   3b894:	mov	fp, r1
   3b898:	ldr	r2, [sp, #84]	; 0x54
   3b89c:	ldr	r1, [r5, #16]
   3b8a0:	cmp	r2, r1
   3b8a4:	bne	3c30c <sepol_msg_default_handler@@Base+0x75d0>
   3b8a8:	add	r3, r3, #63	; 0x3f
   3b8ac:	cmp	r7, r3
   3b8b0:	beq	3b990 <sepol_msg_default_handler@@Base+0x6c54>
   3b8b4:	ldr	r3, [sp, #40]	; 0x28
   3b8b8:	add	r7, r7, #1
   3b8bc:	cmp	r7, r3
   3b8c0:	bcc	3b7b0 <sepol_msg_default_handler@@Base+0x6a74>
   3b8c4:	ldr	r5, [sp, #80]	; 0x50
   3b8c8:	mov	r2, sl
   3b8cc:	ldr	r0, [sp, #216]	; 0xd8
   3b8d0:	mov	r3, fp
   3b8d4:	ldr	ip, [r5]
   3b8d8:	ldr	r6, [sp, #48]	; 0x30
   3b8dc:	add	r1, ip, #63	; 0x3f
   3b8e0:	cmp	r6, r1
   3b8e4:	beq	3b9a8 <sepol_msg_default_handler@@Base+0x6c6c>
   3b8e8:	ldr	r9, [sp, #48]	; 0x30
   3b8ec:	add	r9, r9, #1
   3b8f0:	str	r9, [sp, #48]	; 0x30
   3b8f4:	b	3b714 <sepol_msg_default_handler@@Base+0x69d8>
   3b8f8:	mov	sl, r2
   3b8fc:	mov	fp, r3
   3b900:	mov	r0, #24
   3b904:	bl	10d44 <malloc@plt>
   3b908:	subs	r5, r0, #0
   3b90c:	beq	3b9c8 <sepol_msg_default_handler@@Base+0x6c8c>
   3b910:	mov	r2, r5
   3b914:	ldr	r9, [sp, #52]	; 0x34
   3b918:	mov	lr, #0
   3b91c:	str	lr, [r2], #4
   3b920:	add	r2, r2, #4
   3b924:	str	lr, [r5, #4]
   3b928:	str	lr, [r2], #4
   3b92c:	str	lr, [r2], #4
   3b930:	str	lr, [r2], #4
   3b934:	str	lr, [r2]
   3b938:	ldr	r2, [r9, #24]
   3b93c:	ldr	r0, [r4, #44]	; 0x2c
   3b940:	ldr	r1, [r2, #252]	; 0xfc
   3b944:	str	r1, [r5, #20]
   3b948:	str	r5, [r2, #252]	; 0xfc
   3b94c:	bl	10dd4 <__strdup@plt>
   3b950:	cmp	r0, #0
   3b954:	str	r0, [r5, #12]
   3b958:	beq	3ba24 <sepol_msg_default_handler@@Base+0x6ce8>
   3b95c:	ldr	r3, [r8]
   3b960:	add	r2, r7, #1
   3b964:	ldr	r1, [r4, #40]	; 0x28
   3b968:	ldr	ip, [sp, #84]	; 0x54
   3b96c:	add	r3, r3, #63	; 0x3f
   3b970:	str	r2, [r5, #4]
   3b974:	cmp	r7, r3
   3b978:	ldr	r2, [sp, #224]	; 0xe0
   3b97c:	str	r6, [r5]
   3b980:	str	ip, [r5, #16]
   3b984:	str	r1, [r5, #8]
   3b988:	str	r2, [sp, #40]	; 0x28
   3b98c:	bne	3b8b4 <sepol_msg_default_handler@@Base+0x6b78>
   3b990:	ldr	r2, [r8, #16]
   3b994:	cmp	r2, #0
   3b998:	beq	3b8b4 <sepol_msg_default_handler@@Base+0x6b78>
   3b99c:	ldr	r7, [r2]
   3b9a0:	mov	r8, r2
   3b9a4:	b	3b7a4 <sepol_msg_default_handler@@Base+0x6a68>
   3b9a8:	ldr	r7, [sp, #80]	; 0x50
   3b9ac:	ldr	r1, [r7, #16]
   3b9b0:	cmp	r1, #0
   3b9b4:	beq	3b8e8 <sepol_msg_default_handler@@Base+0x6bac>
   3b9b8:	ldr	r8, [r1]
   3b9bc:	str	r1, [sp, #80]	; 0x50
   3b9c0:	str	r8, [sp, #48]	; 0x30
   3b9c4:	b	3b714 <sepol_msg_default_handler@@Base+0x69d8>
   3b9c8:	ldr	r5, [sp, #52]	; 0x34
   3b9cc:	ldr	r3, [r5, #28]
   3b9d0:	cmp	r3, #0
   3b9d4:	beq	3ba78 <sepol_msg_default_handler@@Base+0x6d3c>
   3b9d8:	ldr	ip, [r3, #12]
   3b9dc:	cmp	ip, #0
   3b9e0:	beq	3ba18 <sepol_msg_default_handler@@Base+0x6cdc>
   3b9e4:	ldr	r2, [pc, #-1084]	; 3b5b0 <sepol_msg_default_handler@@Base+0x6874>
   3b9e8:	mov	lr, #1
   3b9ec:	ldr	r0, [pc, #-1088]	; 3b5b4 <sepol_msg_default_handler@@Base+0x6878>
   3b9f0:	mov	r1, r3
   3b9f4:	add	r2, pc, r2
   3b9f8:	str	lr, [r3]
   3b9fc:	add	r0, pc, r0
   3ba00:	add	r2, r2, #752	; 0x2f0
   3ba04:	stmib	r3, {r0, r2}
   3ba08:	ldr	r2, [pc, #-1112]	; 3b5b8 <sepol_msg_default_handler@@Base+0x687c>
   3ba0c:	ldr	r0, [r3, #16]
   3ba10:	add	r2, pc, r2
   3ba14:	blx	ip
   3ba18:	mvn	sl, #0
   3ba1c:	str	sl, [sp, #112]	; 0x70
   3ba20:	b	3a670 <sepol_msg_default_handler@@Base+0x5934>
   3ba24:	ldr	r5, [sp, #52]	; 0x34
   3ba28:	ldr	r3, [r5, #28]
   3ba2c:	cmp	r3, #0
   3ba30:	beq	3c3bc <sepol_msg_default_handler@@Base+0x7680>
   3ba34:	ldr	ip, [r3, #12]
   3ba38:	cmp	ip, #0
   3ba3c:	beq	3ba18 <sepol_msg_default_handler@@Base+0x6cdc>
   3ba40:	ldr	r2, [pc, #-1164]	; 3b5bc <sepol_msg_default_handler@@Base+0x6880>
   3ba44:	mov	lr, #1
   3ba48:	ldr	r0, [pc, #-1168]	; 3b5c0 <sepol_msg_default_handler@@Base+0x6884>
   3ba4c:	mov	r1, r3
   3ba50:	add	r2, pc, r2
   3ba54:	str	lr, [r3]
   3ba58:	add	r0, pc, r0
   3ba5c:	add	r2, r2, #752	; 0x2f0
   3ba60:	stmib	r3, {r0, r2}
   3ba64:	ldr	r2, [pc, #-1192]	; 3b5c4 <sepol_msg_default_handler@@Base+0x6888>
   3ba68:	ldr	r0, [r3, #16]
   3ba6c:	add	r2, pc, r2
   3ba70:	blx	ip
   3ba74:	b	3ba18 <sepol_msg_default_handler@@Base+0x6cdc>
   3ba78:	ldr	r3, [pc, #-1100]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3ba7c:	ldr	ip, [sp, #88]	; 0x58
   3ba80:	ldr	r3, [ip, r3]
   3ba84:	b	3b9d8 <sepol_msg_default_handler@@Base+0x6c9c>
   3ba88:	mov	r0, #1
   3ba8c:	mov	r1, #40	; 0x28
   3ba90:	str	r3, [sp, #28]
   3ba94:	bl	10c84 <calloc@plt>
   3ba98:	ldr	r3, [sp, #28]
   3ba9c:	subs	r9, r0, #0
   3baa0:	beq	3bcac <sepol_msg_default_handler@@Base+0x6f70>
   3baa4:	ldr	r2, [fp, #24]
   3baa8:	add	ip, r9, #16
   3baac:	str	ip, [sp, #152]	; 0x98
   3bab0:	add	lr, sp, #232	; 0xe8
   3bab4:	ldr	ip, [sp, #228]	; 0xe4
   3bab8:	ldr	r1, [r2, #300]	; 0x12c
   3babc:	ldr	r0, [sp, #152]	; 0x98
   3bac0:	str	lr, [sp, #100]	; 0x64
   3bac4:	str	r1, [r9, #36]	; 0x24
   3bac8:	mov	r1, lr
   3bacc:	str	r9, [r2, #300]	; 0x12c
   3bad0:	mov	r2, r9
   3bad4:	stm	r9, {r6, r8}
   3bad8:	str	r3, [r9, #8]
   3badc:	str	ip, [r2, #12]!
   3bae0:	str	r2, [sp, #160]	; 0xa0
   3bae4:	bl	143b8 <__assert_fail@plt+0x3548>
   3bae8:	cmp	r0, #0
   3baec:	blt	3bd64 <sepol_msg_default_handler@@Base+0x7028>
   3baf0:	ldr	r2, [sp, #240]	; 0xf0
   3baf4:	add	r3, sp, #244	; 0xf4
   3baf8:	add	r0, r9, #28
   3bafc:	mov	r1, r3
   3bb00:	str	r2, [r9, #24]
   3bb04:	str	r3, [sp, #28]
   3bb08:	bl	143b8 <__assert_fail@plt+0x3548>
   3bb0c:	ldr	r3, [sp, #28]
   3bb10:	cmp	r0, #0
   3bb14:	blt	3bdbc <sepol_msg_default_handler@@Base+0x7080>
   3bb18:	add	r0, sp, #232	; 0xe8
   3bb1c:	str	r3, [sp, #28]
   3bb20:	bl	14040 <__assert_fail@plt+0x31d0>
   3bb24:	ldr	r3, [sp, #28]
   3bb28:	mov	r9, #0
   3bb2c:	str	r9, [sp, #228]	; 0xe4
   3bb30:	str	r9, [sp, #232]	; 0xe8
   3bb34:	mov	r0, r3
   3bb38:	str	r9, [sp, #236]	; 0xec
   3bb3c:	bl	14040 <__assert_fail@plt+0x31d0>
   3bb40:	str	r9, [sp, #240]	; 0xf0
   3bb44:	ldr	r3, [sp, #28]
   3bb48:	mov	lr, #0
   3bb4c:	ldr	r9, [sp, #84]	; 0x54
   3bb50:	str	lr, [r3]
   3bb54:	ldr	ip, [r9, #44]	; 0x2c
   3bb58:	str	lr, [sp, #248]	; 0xf8
   3bb5c:	ldr	r1, [r7]
   3bb60:	add	r3, r1, #63	; 0x3f
   3bb64:	cmp	sl, r3
   3bb68:	beq	3bc94 <sepol_msg_default_handler@@Base+0x6f58>
   3bb6c:	add	sl, sl, #1
   3bb70:	cmp	ip, sl
   3bb74:	bhi	3a904 <sepol_msg_default_handler@@Base+0x5bc8>
   3bb78:	ldr	r7, [sp, #48]	; 0x30
   3bb7c:	ldr	r1, [sp, #224]	; 0xe0
   3bb80:	ldr	r0, [r7]
   3bb84:	ldr	r8, [sp, #44]	; 0x2c
   3bb88:	add	r0, r0, #63	; 0x3f
   3bb8c:	cmp	r8, r0
   3bb90:	beq	3bd14 <sepol_msg_default_handler@@Base+0x6fd8>
   3bb94:	ldr	ip, [sp, #44]	; 0x2c
   3bb98:	add	ip, ip, #1
   3bb9c:	str	ip, [sp, #44]	; 0x2c
   3bba0:	ldr	r7, [sp, #44]	; 0x2c
   3bba4:	cmp	r1, r7
   3bba8:	bhi	3a87c <sepol_msg_default_handler@@Base+0x5b40>
   3bbac:	ldr	r8, [sp, #40]	; 0x28
   3bbb0:	ldr	r1, [sp, #216]	; 0xd8
   3bbb4:	ldr	r0, [r8]
   3bbb8:	ldr	r9, [sp, #80]	; 0x50
   3bbbc:	add	r0, r0, #63	; 0x3f
   3bbc0:	cmp	r9, r0
   3bbc4:	beq	3bd44 <sepol_msg_default_handler@@Base+0x7008>
   3bbc8:	ldr	r6, [sp, #80]	; 0x50
   3bbcc:	add	r6, r6, #1
   3bbd0:	str	r6, [sp, #80]	; 0x50
   3bbd4:	ldr	r7, [sp, #80]	; 0x50
   3bbd8:	cmp	r1, r7
   3bbdc:	bhi	3a7ec <sepol_msg_default_handler@@Base+0x5ab0>
   3bbe0:	ldr	r0, [sp, #92]	; 0x5c
   3bbe4:	bl	14040 <__assert_fail@plt+0x31d0>
   3bbe8:	ldr	r0, [sp, #96]	; 0x60
   3bbec:	bl	14040 <__assert_fail@plt+0x31d0>
   3bbf0:	ldr	r8, [sp, #84]	; 0x54
   3bbf4:	ldr	r8, [r8, #64]	; 0x40
   3bbf8:	cmp	r8, #0
   3bbfc:	str	r8, [sp, #84]	; 0x54
   3bc00:	bne	3a750 <sepol_msg_default_handler@@Base+0x5a14>
   3bc04:	strd	r4, [sp, #152]	; 0x98
   3bc08:	ldr	r4, [sp, #116]	; 0x74
   3bc0c:	ldr	fp, [r4, #12]
   3bc10:	cmp	fp, #0
   3bc14:	beq	3ae44 <sepol_msg_default_handler@@Base+0x6108>
   3bc18:	ldr	r5, [sp, #52]	; 0x34
   3bc1c:	b	3bc68 <sepol_msg_default_handler@@Base+0x6f2c>
   3bc20:	tst	r3, #2176	; 0x880
   3bc24:	bne	3bef0 <sepol_msg_default_handler@@Base+0x71b4>
   3bc28:	ldr	r0, [r5, #28]
   3bc2c:	ldr	r2, [r5, #4]
   3bc30:	ldr	r1, [r5, #24]
   3bc34:	mov	r9, #0
   3bc38:	add	r3, r1, #208	; 0xd0
   3bc3c:	str	r9, [sp, #4]
   3bc40:	str	r3, [sp]
   3bc44:	mov	r3, fp
   3bc48:	str	r9, [sp, #8]
   3bc4c:	str	r9, [sp, #12]
   3bc50:	bl	3a038 <sepol_msg_default_handler@@Base+0x52fc>
   3bc54:	cmp	r0, #1
   3bc58:	bne	3aa78 <sepol_msg_default_handler@@Base+0x5d3c>
   3bc5c:	ldr	fp, [fp, #68]	; 0x44
   3bc60:	cmp	fp, #0
   3bc64:	beq	3ae44 <sepol_msg_default_handler@@Base+0x6108>
   3bc68:	ldr	ip, [r5, #32]
   3bc6c:	ldr	r3, [fp]
   3bc70:	cmp	ip, #0
   3bc74:	beq	3bc20 <sepol_msg_default_handler@@Base+0x6ee4>
   3bc78:	ldr	r1, [r5, #24]
   3bc7c:	tst	r3, #2176	; 0x880
   3bc80:	ldr	r0, [r5, #28]
   3bc84:	movne	r8, #1
   3bc88:	ldr	r2, [r5, #4]
   3bc8c:	strne	r8, [r1, #16]
   3bc90:	b	3bc34 <sepol_msg_default_handler@@Base+0x6ef8>
   3bc94:	ldr	r3, [r7, #16]
   3bc98:	cmp	r3, #0
   3bc9c:	beq	3bb6c <sepol_msg_default_handler@@Base+0x6e30>
   3bca0:	ldr	sl, [r3]
   3bca4:	mov	r7, r3
   3bca8:	b	3a8fc <sepol_msg_default_handler@@Base+0x5bc0>
   3bcac:	ldr	r3, [fp, #28]
   3bcb0:	cmp	r3, #0
   3bcb4:	beq	3be78 <sepol_msg_default_handler@@Base+0x713c>
   3bcb8:	ldr	ip, [r3, #12]
   3bcbc:	cmp	ip, #0
   3bcc0:	addeq	r8, sp, #232	; 0xe8
   3bcc4:	addeq	r9, sp, #244	; 0xf4
   3bcc8:	streq	r8, [sp, #100]	; 0x64
   3bccc:	beq	3aa3c <sepol_msg_default_handler@@Base+0x5d00>
   3bcd0:	ldr	r2, [pc, #-1808]	; 3b5c8 <sepol_msg_default_handler@@Base+0x688c>
   3bcd4:	add	r9, sp, #232	; 0xe8
   3bcd8:	ldr	r0, [pc, #-1812]	; 3b5cc <sepol_msg_default_handler@@Base+0x6890>
   3bcdc:	mov	lr, #1
   3bce0:	add	r2, pc, r2
   3bce4:	str	r9, [sp, #100]	; 0x64
   3bce8:	add	r0, pc, r0
   3bcec:	add	r2, r2, #796	; 0x31c
   3bcf0:	stmib	r3, {r0, r2}
   3bcf4:	mov	r1, r3
   3bcf8:	ldr	r2, [pc, #-1840]	; 3b5d0 <sepol_msg_default_handler@@Base+0x6894>
   3bcfc:	add	r9, sp, #244	; 0xf4
   3bd00:	str	lr, [r3]
   3bd04:	ldr	r0, [r3, #16]
   3bd08:	add	r2, pc, r2
   3bd0c:	blx	ip
   3bd10:	b	3aa3c <sepol_msg_default_handler@@Base+0x5d00>
   3bd14:	ldr	r9, [sp, #48]	; 0x30
   3bd18:	ldr	r3, [r9, #16]
   3bd1c:	cmp	r3, #0
   3bd20:	beq	3bb94 <sepol_msg_default_handler@@Base+0x6e58>
   3bd24:	ldr	sl, [r3]
   3bd28:	str	r3, [sp, #48]	; 0x30
   3bd2c:	str	sl, [sp, #44]	; 0x2c
   3bd30:	b	3a870 <sepol_msg_default_handler@@Base+0x5b34>
   3bd34:	add	r9, sp, #232	; 0xe8
   3bd38:	str	r9, [sp, #100]	; 0x64
   3bd3c:	add	r9, sp, #244	; 0xf4
   3bd40:	b	3aa3c <sepol_msg_default_handler@@Base+0x5d00>
   3bd44:	ldr	sl, [sp, #40]	; 0x28
   3bd48:	ldr	r3, [sl, #16]
   3bd4c:	cmp	r3, #0
   3bd50:	beq	3bbc8 <sepol_msg_default_handler@@Base+0x6e8c>
   3bd54:	ldr	ip, [r3]
   3bd58:	str	r3, [sp, #40]	; 0x28
   3bd5c:	str	ip, [sp, #80]	; 0x50
   3bd60:	b	3a7e0 <sepol_msg_default_handler@@Base+0x5aa4>
   3bd64:	mov	r5, fp
   3bd68:	add	r9, sp, #244	; 0xf4
   3bd6c:	ldr	r3, [r5, #28]
   3bd70:	cmp	r3, #0
   3bd74:	beq	3bdf4 <sepol_msg_default_handler@@Base+0x70b8>
   3bd78:	ldr	ip, [r3, #12]
   3bd7c:	cmp	ip, #0
   3bd80:	beq	3aa3c <sepol_msg_default_handler@@Base+0x5d00>
   3bd84:	ldr	r2, [pc, #-1976]	; 3b5d4 <sepol_msg_default_handler@@Base+0x6898>
   3bd88:	mov	lr, #1
   3bd8c:	ldr	r0, [pc, #-1980]	; 3b5d8 <sepol_msg_default_handler@@Base+0x689c>
   3bd90:	mov	r1, r3
   3bd94:	add	r2, pc, r2
   3bd98:	str	lr, [r3]
   3bd9c:	add	r0, pc, r0
   3bda0:	add	r2, r2, #796	; 0x31c
   3bda4:	stmib	r3, {r0, r2}
   3bda8:	ldr	r2, [pc, #-2004]	; 3b5dc <sepol_msg_default_handler@@Base+0x68a0>
   3bdac:	ldr	r0, [r3, #16]
   3bdb0:	add	r2, pc, r2
   3bdb4:	blx	ip
   3bdb8:	b	3aa3c <sepol_msg_default_handler@@Base+0x5d00>
   3bdbc:	ldr	r0, [sp, #152]	; 0x98
   3bdc0:	mov	r4, r9
   3bdc4:	mov	r9, r3
   3bdc8:	bl	14040 <__assert_fail@plt+0x31d0>
   3bdcc:	ldr	r3, [sp, #152]	; 0x98
   3bdd0:	mov	r5, fp
   3bdd4:	ldr	ip, [sp, #160]	; 0xa0
   3bdd8:	mov	r2, #0
   3bddc:	str	r2, [ip]
   3bde0:	str	r2, [r3]
   3bde4:	str	r2, [r4, #20]
   3bde8:	ldr	r3, [r5, #28]
   3bdec:	cmp	r3, #0
   3bdf0:	bne	3bd78 <sepol_msg_default_handler@@Base+0x703c>
   3bdf4:	ldr	r3, [pc, #-1992]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3bdf8:	ldr	r4, [sp, #88]	; 0x58
   3bdfc:	ldr	r3, [r4, r3]
   3be00:	b	3bd78 <sepol_msg_default_handler@@Base+0x703c>
   3be04:	ldr	r3, [pc, #-2008]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3be08:	ldr	fp, [sp, #88]	; 0x58
   3be0c:	ldr	r3, [fp, r3]
   3be10:	b	3a9d4 <sepol_msg_default_handler@@Base+0x5c98>
   3be14:	add	r0, r9, #16
   3be18:	add	r1, sp, #232	; 0xe8
   3be1c:	bl	139c4 <__assert_fail@plt+0x2b54>
   3be20:	add	ip, sp, #232	; 0xe8
   3be24:	str	ip, [sp, #100]	; 0x64
   3be28:	cmp	r0, #0
   3be2c:	beq	3be40 <sepol_msg_default_handler@@Base+0x7104>
   3be30:	ldr	r2, [r9, #24]
   3be34:	ldr	r3, [sp, #240]	; 0xf0
   3be38:	cmp	r2, r3
   3be3c:	beq	3be4c <sepol_msg_default_handler@@Base+0x7110>
   3be40:	mov	r5, fp
   3be44:	add	r9, sp, #244	; 0xf4
   3be48:	b	3a9c8 <sepol_msg_default_handler@@Base+0x5c8c>
   3be4c:	add	r3, sp, #244	; 0xf4
   3be50:	add	r0, r9, #28
   3be54:	str	r3, [sp, #28]
   3be58:	mov	r1, r3
   3be5c:	bl	139c4 <__assert_fail@plt+0x2b54>
   3be60:	ldr	r3, [sp, #28]
   3be64:	cmp	r0, #0
   3be68:	bne	3bb18 <sepol_msg_default_handler@@Base+0x6ddc>
   3be6c:	mov	r5, fp
   3be70:	mov	r9, r3
   3be74:	b	3a9c8 <sepol_msg_default_handler@@Base+0x5c8c>
   3be78:	ldr	r3, [pc, #-2124]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3be7c:	ldr	r7, [sp, #88]	; 0x58
   3be80:	ldr	r3, [r7, r3]
   3be84:	b	3bcb8 <sepol_msg_default_handler@@Base+0x6f7c>
   3be88:	ldr	r0, [sp, #92]	; 0x5c
   3be8c:	bl	14040 <__assert_fail@plt+0x31d0>
   3be90:	ldr	r3, [fp, #28]
   3be94:	cmp	r3, #0
   3be98:	ldreq	r3, [pc, #-2156]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3be9c:	ldreq	r4, [sp, #88]	; 0x58
   3bea0:	ldreq	r3, [r4, r3]
   3bea4:	ldr	ip, [r3, #12]
   3bea8:	cmp	ip, #0
   3beac:	beq	3aa78 <sepol_msg_default_handler@@Base+0x5d3c>
   3beb0:	ldr	r2, [pc, #-2264]	; 3b5e0 <sepol_msg_default_handler@@Base+0x68a4>
   3beb4:	mov	lr, #1
   3beb8:	ldr	r0, [pc, #-2268]	; 3b5e4 <sepol_msg_default_handler@@Base+0x68a8>
   3bebc:	mov	r1, r3
   3bec0:	add	r2, pc, r2
   3bec4:	str	lr, [r3]
   3bec8:	add	r0, pc, r0
   3becc:	add	r2, r2, #776	; 0x308
   3bed0:	stmib	r3, {r0, r2}
   3bed4:	mvn	r5, #0
   3bed8:	ldr	r2, [pc, #-2296]	; 3b5e8 <sepol_msg_default_handler@@Base+0x68ac>
   3bedc:	ldr	r0, [r3, #16]
   3bee0:	add	r2, pc, r2
   3bee4:	blx	ip
   3bee8:	str	r5, [sp, #112]	; 0x70
   3beec:	b	3a670 <sepol_msg_default_handler@@Base+0x5934>
   3bef0:	ldr	r9, [r5, #24]
   3bef4:	add	r8, sp, #212	; 0xd4
   3bef8:	ldr	r4, [r5, #4]
   3befc:	add	r7, sp, #220	; 0xdc
   3bf00:	str	ip, [sp, #212]	; 0xd4
   3bf04:	mov	sl, #1
   3bf08:	str	ip, [sp, #220]	; 0xdc
   3bf0c:	mov	r3, r8
   3bf10:	str	sl, [sp]
   3bf14:	mov	r0, r9
   3bf18:	add	r2, fp, #8
   3bf1c:	mov	r1, r4
   3bf20:	str	ip, [r8, #4]
   3bf24:	str	ip, [r7, #4]
   3bf28:	str	r9, [sp, #44]	; 0x2c
   3bf2c:	bl	39f70 <sepol_msg_default_handler@@Base+0x5234>
   3bf30:	cmp	r0, #0
   3bf34:	bne	3c090 <sepol_msg_default_handler@@Base+0x7354>
   3bf38:	str	sl, [sp]
   3bf3c:	mov	r1, r4
   3bf40:	ldr	r0, [sp, #44]	; 0x2c
   3bf44:	add	r2, fp, #28
   3bf48:	mov	r3, r7
   3bf4c:	bl	39f70 <sepol_msg_default_handler@@Base+0x5234>
   3bf50:	cmp	r0, #0
   3bf54:	bne	3c090 <sepol_msg_default_handler@@Base+0x7354>
   3bf58:	mov	r0, #72	; 0x48
   3bf5c:	bl	10d44 <malloc@plt>
   3bf60:	subs	r4, r0, #0
   3bf64:	beq	3c090 <sepol_msg_default_handler@@Base+0x7354>
   3bf68:	bl	21984 <policydb_user_cache@@Base+0x1068>
   3bf6c:	ldr	r3, [fp]
   3bf70:	ldr	r0, [fp, #60]	; 0x3c
   3bf74:	ldr	r1, [fp, #56]	; 0x38
   3bf78:	ldr	r2, [fp, #4]
   3bf7c:	cmp	r0, #0
   3bf80:	str	r3, [r4]
   3bf84:	ldr	r3, [fp, #64]	; 0x40
   3bf88:	str	r1, [r4, #56]	; 0x38
   3bf8c:	str	r2, [r4, #4]
   3bf90:	str	r3, [r4, #64]	; 0x40
   3bf94:	beq	3bfa8 <sepol_msg_default_handler@@Base+0x726c>
   3bf98:	bl	10dd4 <__strdup@plt>
   3bf9c:	cmp	r0, #0
   3bfa0:	str	r0, [r4, #60]	; 0x3c
   3bfa4:	beq	3c204 <sepol_msg_default_handler@@Base+0x74c8>
   3bfa8:	add	ip, r4, #8
   3bfac:	mov	r1, r8
   3bfb0:	str	ip, [sp, #48]	; 0x30
   3bfb4:	mov	r0, ip
   3bfb8:	bl	143b8 <__assert_fail@plt+0x3548>
   3bfbc:	cmp	r0, #0
   3bfc0:	bne	3c1f8 <sepol_msg_default_handler@@Base+0x74bc>
   3bfc4:	add	r3, r4, #28
   3bfc8:	mov	r1, r7
   3bfcc:	str	r3, [sp, #40]	; 0x28
   3bfd0:	mov	r0, r3
   3bfd4:	bl	143b8 <__assert_fail@plt+0x3548>
   3bfd8:	cmp	r0, #0
   3bfdc:	bne	3c044 <sepol_msg_default_handler@@Base+0x7308>
   3bfe0:	ldr	sl, [fp, #48]	; 0x30
   3bfe4:	cmp	sl, #0
   3bfe8:	movne	r6, r0
   3bfec:	bne	3c034 <sepol_msg_default_handler@@Base+0x72f8>
   3bff0:	b	3c0d4 <sepol_msg_default_handler@@Base+0x7398>
   3bff4:	bl	21944 <policydb_user_cache@@Base+0x1028>
   3bff8:	ldr	r3, [sl]
   3bffc:	cmp	r3, #0
   3c000:	str	r3, [r9]
   3c004:	beq	3c164 <sepol_msg_default_handler@@Base+0x7428>
   3c008:	ldr	r3, [sl, #4]
   3c00c:	ldr	r2, [r4, #48]	; 0x30
   3c010:	str	r3, [r9, #4]
   3c014:	cmp	r2, #0
   3c018:	streq	r9, [r4, #48]	; 0x30
   3c01c:	cmp	r6, #0
   3c020:	strne	r9, [r6, #8]
   3c024:	ldr	sl, [sl, #8]
   3c028:	cmp	sl, #0
   3c02c:	beq	3c0d4 <sepol_msg_default_handler@@Base+0x7398>
   3c030:	mov	r6, r9
   3c034:	mov	r0, #12
   3c038:	bl	10d44 <malloc@plt>
   3c03c:	subs	r9, r0, #0
   3c040:	bne	3bff4 <sepol_msg_default_handler@@Base+0x72b8>
   3c044:	mov	r0, r8
   3c048:	bl	14040 <__assert_fail@plt+0x31d0>
   3c04c:	mov	r0, r7
   3c050:	bl	14040 <__assert_fail@plt+0x31d0>
   3c054:	ldr	r0, [sp, #48]	; 0x30
   3c058:	bl	14040 <__assert_fail@plt+0x31d0>
   3c05c:	ldr	r0, [sp, #40]	; 0x28
   3c060:	bl	14040 <__assert_fail@plt+0x31d0>
   3c064:	ldr	r0, [r4, #48]	; 0x30
   3c068:	cmp	r0, #0
   3c06c:	bne	3c078 <sepol_msg_default_handler@@Base+0x733c>
   3c070:	b	3c088 <sepol_msg_default_handler@@Base+0x734c>
   3c074:	mov	r0, r6
   3c078:	ldr	r6, [r0, #8]
   3c07c:	bl	10ca8 <free@plt>
   3c080:	cmp	r6, #0
   3c084:	bne	3c074 <sepol_msg_default_handler@@Base+0x7338>
   3c088:	mov	r0, r4
   3c08c:	bl	10ca8 <free@plt>
   3c090:	ldr	r3, [r5, #28]
   3c094:	cmp	r3, #0
   3c098:	beq	3c188 <sepol_msg_default_handler@@Base+0x744c>
   3c09c:	ldr	ip, [r3, #12]
   3c0a0:	cmp	ip, #0
   3c0a4:	beq	3bc5c <sepol_msg_default_handler@@Base+0x6f20>
   3c0a8:	ldr	r4, [sp, #192]	; 0xc0
   3c0ac:	mov	r7, #1
   3c0b0:	ldr	r6, [sp, #196]	; 0xc4
   3c0b4:	mov	r1, r3
   3c0b8:	ldr	r2, [sp, #200]	; 0xc8
   3c0bc:	str	r4, [r3, #8]
   3c0c0:	str	r6, [r3, #4]
   3c0c4:	str	r7, [r3]
   3c0c8:	ldr	r0, [r3, #16]
   3c0cc:	blx	ip
   3c0d0:	b	3bc5c <sepol_msg_default_handler@@Base+0x6f20>
   3c0d4:	ldr	r6, [fp, #52]	; 0x34
   3c0d8:	cmp	r6, #0
   3c0dc:	beq	3c134 <sepol_msg_default_handler@@Base+0x73f8>
   3c0e0:	mov	r0, #1
   3c0e4:	mov	r1, #36	; 0x24
   3c0e8:	bl	10c84 <calloc@plt>
   3c0ec:	subs	sl, r0, #0
   3c0f0:	beq	3c044 <sepol_msg_default_handler@@Base+0x7308>
   3c0f4:	mov	ip, r6
   3c0f8:	add	r9, r6, #32
   3c0fc:	mov	r6, sl
   3c100:	ldr	r0, [ip]
   3c104:	add	ip, ip, #16
   3c108:	ldr	r1, [ip, #-12]
   3c10c:	mov	lr, r6
   3c110:	ldr	r2, [ip, #-8]
   3c114:	add	r6, r6, #16
   3c118:	ldr	r3, [ip, #-4]
   3c11c:	cmp	ip, r9
   3c120:	stmia	lr!, {r0, r1, r2, r3}
   3c124:	bne	3c100 <sepol_msg_default_handler@@Base+0x73c4>
   3c128:	ldr	r0, [ip]
   3c12c:	str	r0, [r6]
   3c130:	str	sl, [r4, #52]	; 0x34
   3c134:	ldr	r6, [sp, #44]	; 0x2c
   3c138:	mov	r0, r8
   3c13c:	ldr	r3, [r6, #200]	; 0xc8
   3c140:	ldr	r3, [r3]
   3c144:	ldr	r2, [r3, #12]
   3c148:	cmp	r2, #0
   3c14c:	strne	r2, [r4, #68]	; 0x44
   3c150:	str	r4, [r3, #12]
   3c154:	bl	14040 <__assert_fail@plt+0x31d0>
   3c158:	mov	r0, r7
   3c15c:	bl	14040 <__assert_fail@plt+0x31d0>
   3c160:	b	3bc5c <sepol_msg_default_handler@@Base+0x6f20>
   3c164:	ldr	r3, [pc, #-2944]	; 3b5ec <sepol_msg_default_handler@@Base+0x68b0>
   3c168:	movw	r2, #2669	; 0xa6d
   3c16c:	ldr	r0, [pc, #-2948]	; 3b5f0 <sepol_msg_default_handler@@Base+0x68b4>
   3c170:	ldr	r1, [pc, #-2948]	; 3b5f4 <sepol_msg_default_handler@@Base+0x68b8>
   3c174:	add	r3, pc, r3
   3c178:	add	r0, pc, r0
   3c17c:	add	r3, r3, #816	; 0x330
   3c180:	add	r1, pc, r1
   3c184:	bl	10e70 <__assert_fail@plt>
   3c188:	ldr	r3, [pc, #-2908]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3c18c:	ldr	ip, [sp, #88]	; 0x58
   3c190:	ldr	r3, [ip, r3]
   3c194:	b	3c09c <sepol_msg_default_handler@@Base+0x7360>
   3c198:	ldr	r3, [fp, #28]
   3c19c:	cmp	r3, r7
   3c1a0:	ldreq	r3, [pc, #-2932]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3c1a4:	ldreq	r9, [sp, #88]	; 0x58
   3c1a8:	ldreq	r3, [r9, r3]
   3c1ac:	ldr	ip, [r3, #12]
   3c1b0:	cmp	ip, #0
   3c1b4:	beq	3aa78 <sepol_msg_default_handler@@Base+0x5d3c>
   3c1b8:	ldr	r2, [pc, #-3016]	; 3b5f8 <sepol_msg_default_handler@@Base+0x68bc>
   3c1bc:	mov	lr, #1
   3c1c0:	ldr	r0, [pc, #-3020]	; 3b5fc <sepol_msg_default_handler@@Base+0x68c0>
   3c1c4:	mov	r1, r3
   3c1c8:	add	r2, pc, r2
   3c1cc:	str	lr, [r3]
   3c1d0:	add	r0, pc, r0
   3c1d4:	add	r2, r2, #776	; 0x308
   3c1d8:	stmib	r3, {r0, r2}
   3c1dc:	mvn	r5, #0
   3c1e0:	ldr	r2, [pc, #-3048]	; 3b600 <sepol_msg_default_handler@@Base+0x68c4>
   3c1e4:	ldr	r0, [r3, #16]
   3c1e8:	add	r2, pc, r2
   3c1ec:	blx	ip
   3c1f0:	str	r5, [sp, #112]	; 0x70
   3c1f4:	b	3a670 <sepol_msg_default_handler@@Base+0x5934>
   3c1f8:	add	r2, r4, #28
   3c1fc:	str	r2, [sp, #40]	; 0x28
   3c200:	b	3c044 <sepol_msg_default_handler@@Base+0x7308>
   3c204:	add	r9, r4, #8
   3c208:	add	sl, r4, #28
   3c20c:	str	r9, [sp, #48]	; 0x30
   3c210:	str	sl, [sp, #40]	; 0x28
   3c214:	b	3c044 <sepol_msg_default_handler@@Base+0x7308>
   3c218:	ldr	r3, [pc, #-3052]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3c21c:	ldr	r8, [sp, #88]	; 0x58
   3c220:	ldr	r3, [r8, r3]
   3c224:	b	3ae9c <sepol_msg_default_handler@@Base+0x6160>
   3c228:	ldr	ip, [sp, #52]	; 0x34
   3c22c:	ldr	r0, [sp, #148]	; 0x94
   3c230:	ldr	r3, [ip, #20]
   3c234:	str	r4, [r3, #200]	; 0xc8
   3c238:	bl	306f0 <policydb_user_cache@@Base+0xfdd4>
   3c23c:	b	3ae80 <sepol_msg_default_handler@@Base+0x6144>
   3c240:	bl	10cd8 <__stack_chk_fail@plt>
   3c244:	ldr	r3, [pc, #-3096]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3c248:	ldr	r5, [sp, #88]	; 0x58
   3c24c:	ldr	r2, [r5, r3]
   3c250:	b	3a6e0 <sepol_msg_default_handler@@Base+0x59a4>
   3c254:	ldr	r5, [sp, #52]	; 0x34
   3c258:	ldr	r3, [r5, #28]
   3c25c:	cmp	r3, #0
   3c260:	ldreq	r3, [pc, #-3124]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3c264:	ldreq	r4, [sp, #88]	; 0x58
   3c268:	ldreq	r3, [r4, r3]
   3c26c:	ldr	ip, [r3, #12]
   3c270:	cmp	ip, #0
   3c274:	beq	3ba18 <sepol_msg_default_handler@@Base+0x6cdc>
   3c278:	ldr	r2, [pc, #-3196]	; 3b604 <sepol_msg_default_handler@@Base+0x68c8>
   3c27c:	mov	lr, #1
   3c280:	ldr	r0, [pc, #-3200]	; 3b608 <sepol_msg_default_handler@@Base+0x68cc>
   3c284:	mov	r1, r3
   3c288:	add	r2, pc, r2
   3c28c:	str	lr, [r3]
   3c290:	add	r0, pc, r0
   3c294:	add	r2, r2, #752	; 0x2f0
   3c298:	stmib	r3, {r0, r2}
   3c29c:	ldr	r2, [pc, #-3224]	; 3b60c <sepol_msg_default_handler@@Base+0x68d0>
   3c2a0:	ldr	r0, [r3, #16]
   3c2a4:	add	r2, pc, r2
   3c2a8:	blx	ip
   3c2ac:	b	3ba18 <sepol_msg_default_handler@@Base+0x6cdc>
   3c2b0:	ldr	r5, [sp, #52]	; 0x34
   3c2b4:	ldr	r3, [r5, #28]
   3c2b8:	cmp	r3, r6
   3c2bc:	ldreq	r3, [pc, #-3216]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3c2c0:	ldreq	r8, [sp, #88]	; 0x58
   3c2c4:	ldreq	r3, [r8, r3]
   3c2c8:	ldr	ip, [r3, #12]
   3c2cc:	cmp	ip, #0
   3c2d0:	beq	3ba18 <sepol_msg_default_handler@@Base+0x6cdc>
   3c2d4:	ldr	r2, [pc, #-3276]	; 3b610 <sepol_msg_default_handler@@Base+0x68d4>
   3c2d8:	mov	lr, #1
   3c2dc:	ldr	r0, [pc, #-3280]	; 3b614 <sepol_msg_default_handler@@Base+0x68d8>
   3c2e0:	mov	r1, r3
   3c2e4:	add	r2, pc, r2
   3c2e8:	str	lr, [r3]
   3c2ec:	add	r0, pc, r0
   3c2f0:	add	r2, r2, #752	; 0x2f0
   3c2f4:	stmib	r3, {r0, r2}
   3c2f8:	ldr	r2, [pc, #-3304]	; 3b618 <sepol_msg_default_handler@@Base+0x68dc>
   3c2fc:	ldr	r0, [r3, #16]
   3c300:	add	r2, pc, r2
   3c304:	blx	ip
   3c308:	b	3ba18 <sepol_msg_default_handler@@Base+0x6cdc>
   3c30c:	ldr	r5, [sp, #52]	; 0x34
   3c310:	mov	fp, r7
   3c314:	mov	r9, ip
   3c318:	ldr	r4, [sp, #100]	; 0x64
   3c31c:	ldr	r2, [r5, #28]
   3c320:	cmp	r2, #0
   3c324:	ldreq	r3, [pc, #-3320]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3c328:	ldreq	r5, [sp, #88]	; 0x58
   3c32c:	ldreq	r2, [r5, r3]
   3c330:	ldr	r8, [r2, #12]
   3c334:	cmp	r8, #0
   3c338:	beq	3ba18 <sepol_msg_default_handler@@Base+0x6cdc>
   3c33c:	ldr	r3, [pc, #-3368]	; 3b61c <sepol_msg_default_handler@@Base+0x68e0>
   3c340:	mov	r0, #1
   3c344:	ldr	ip, [r9, #100]	; 0x64
   3c348:	sub	r5, r4, #-1073741823	; 0xc0000001
   3c34c:	ldr	lr, [pc, #-3380]	; 3b620 <sepol_msg_default_handler@@Base+0x68e4>
   3c350:	add	r3, pc, r3
   3c354:	ldr	r7, [sp, #84]	; 0x54
   3c358:	add	r3, r3, #752	; 0x2f0
   3c35c:	add	lr, pc, lr
   3c360:	str	r3, [r2, #8]
   3c364:	str	lr, [r2, #4]
   3c368:	sub	lr, r7, #-1073741823	; 0xc0000001
   3c36c:	ldr	sl, [sp, #48]	; 0x30
   3c370:	sub	r6, r1, #-1073741823	; 0xc0000001
   3c374:	ldr	r7, [ip, fp, lsl #2]
   3c378:	mov	r1, r2
   3c37c:	ldr	fp, [sp, #44]	; 0x2c
   3c380:	ldr	r3, [ip, sl, lsl #2]
   3c384:	str	r0, [r2]
   3c388:	ldr	r0, [r2, #16]
   3c38c:	str	r7, [sp]
   3c390:	ldr	r7, [r9, #92]	; 0x5c
   3c394:	ldr	r2, [pc, #-3448]	; 3b624 <sepol_msg_default_handler@@Base+0x68e8>
   3c398:	ldr	r5, [r7, r5, lsl #2]
   3c39c:	add	r2, pc, r2
   3c3a0:	stmib	sp, {r5, fp}
   3c3a4:	ldr	r5, [ip, r6, lsl #2]
   3c3a8:	str	r5, [sp, #12]
   3c3ac:	ldr	ip, [ip, lr, lsl #2]
   3c3b0:	str	ip, [sp, #16]
   3c3b4:	blx	r8
   3c3b8:	b	3ba18 <sepol_msg_default_handler@@Base+0x6cdc>
   3c3bc:	ldr	r3, [pc, #-3472]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3c3c0:	ldr	sl, [sp, #88]	; 0x58
   3c3c4:	ldr	r3, [sl, r3]
   3c3c8:	b	3ba34 <sepol_msg_default_handler@@Base+0x6cf8>
   3c3cc:	ldr	r3, [pc, #-3488]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3c3d0:	ldr	r4, [sp, #88]	; 0x58
   3c3d4:	ldr	r3, [r4, r3]
   3c3d8:	b	3adf8 <sepol_msg_default_handler@@Base+0x60bc>
   3c3dc:	ldr	r3, [r9, #28]
   3c3e0:	cmp	r3, #0
   3c3e4:	ldreq	r3, [pc, #-3512]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3c3e8:	ldreq	fp, [sp, #88]	; 0x58
   3c3ec:	ldreq	r3, [fp, r3]
   3c3f0:	ldr	ip, [r3, #12]
   3c3f4:	cmp	ip, #0
   3c3f8:	beq	3ae38 <sepol_msg_default_handler@@Base+0x60fc>
   3c3fc:	ldr	r2, [pc, #-3548]	; 3b628 <sepol_msg_default_handler@@Base+0x68ec>
   3c400:	mov	lr, #1
   3c404:	ldr	r0, [pc, #-3552]	; 3b62c <sepol_msg_default_handler@@Base+0x68f0>
   3c408:	mov	r1, r3
   3c40c:	add	r2, pc, r2
   3c410:	str	lr, [r3]
   3c414:	add	r0, pc, r0
   3c418:	add	r2, r2, #716	; 0x2cc
   3c41c:	stmib	r3, {r0, r2}
   3c420:	ldr	r2, [pc, #-3576]	; 3b630 <sepol_msg_default_handler@@Base+0x68f4>
   3c424:	ldr	r0, [r3, #16]
   3c428:	add	r2, pc, r2
   3c42c:	blx	ip
   3c430:	b	3ae38 <sepol_msg_default_handler@@Base+0x60fc>
   3c434:	ldr	r3, [r9, #28]
   3c438:	cmp	r3, fp
   3c43c:	ldreq	r3, [pc, #-3600]	; 3b634 <sepol_msg_default_handler@@Base+0x68f8>
   3c440:	ldreq	r8, [sp, #88]	; 0x58
   3c444:	ldreq	r3, [r8, r3]
   3c448:	ldr	ip, [r3, #12]
   3c44c:	cmp	ip, #0
   3c450:	beq	3ae38 <sepol_msg_default_handler@@Base+0x60fc>
   3c454:	ldr	r2, [pc, #-3620]	; 3b638 <sepol_msg_default_handler@@Base+0x68fc>
   3c458:	mov	lr, #1
   3c45c:	ldr	r0, [pc, #-3624]	; 3b63c <sepol_msg_default_handler@@Base+0x6900>
   3c460:	mov	r1, r3
   3c464:	add	r2, pc, r2
   3c468:	str	lr, [r3]
   3c46c:	add	r0, pc, r0
   3c470:	add	r2, r2, #716	; 0x2cc
   3c474:	stmib	r3, {r0, r2}
   3c478:	ldr	r2, [pc, #-3648]	; 3b640 <sepol_msg_default_handler@@Base+0x6904>
   3c47c:	ldr	r0, [r3, #16]
   3c480:	add	r2, pc, r2
   3c484:	blx	ip
   3c488:	b	3ae38 <sepol_msg_default_handler@@Base+0x60fc>
   3c48c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c490:	subs	r9, r1, #0
   3c494:	sub	sp, sp, #20
   3c498:	ldr	ip, [pc, #624]	; 3c710 <sepol_msg_default_handler@@Base+0x79d4>
   3c49c:	mov	sl, #0
   3c4a0:	mov	r7, r2
   3c4a4:	add	ip, pc, ip
   3c4a8:	str	r0, [sp, #12]
   3c4ac:	str	ip, [sp, #8]
   3c4b0:	movne	r8, sl
   3c4b4:	str	sl, [r0]
   3c4b8:	beq	3c700 <sepol_msg_default_handler@@Base+0x79c4>
   3c4bc:	mov	r0, #12
   3c4c0:	bl	10d44 <malloc@plt>
   3c4c4:	subs	r6, r0, #0
   3c4c8:	beq	3c708 <sepol_msg_default_handler@@Base+0x79cc>
   3c4cc:	mov	r3, r6
   3c4d0:	str	r8, [r3], #4
   3c4d4:	str	r8, [r6, #4]
   3c4d8:	str	r8, [r3, #4]
   3c4dc:	ldm	r9, {r3, r4}
   3c4e0:	cmp	r4, #0
   3c4e4:	str	r3, [r6]
   3c4e8:	movne	r5, #0
   3c4ec:	bne	3c510 <sepol_msg_default_handler@@Base+0x77d4>
   3c4f0:	b	3c600 <sepol_msg_default_handler@@Base+0x78c4>
   3c4f4:	cmp	r5, #0
   3c4f8:	strne	fp, [r5, #24]
   3c4fc:	beq	3c5f0 <sepol_msg_default_handler@@Base+0x78b4>
   3c500:	ldr	r4, [r4, #24]
   3c504:	cmp	r4, #0
   3c508:	beq	3c600 <sepol_msg_default_handler@@Base+0x78c4>
   3c50c:	mov	r5, fp
   3c510:	mov	r0, #1
   3c514:	mov	r1, #28
   3c518:	bl	10c84 <calloc@plt>
   3c51c:	subs	fp, r0, #0
   3c520:	beq	3c580 <sepol_msg_default_handler@@Base+0x7844>
   3c524:	bl	332cc <cond_index_bool@@Base+0x594>
   3c528:	cmn	r0, #1
   3c52c:	beq	3c580 <sepol_msg_default_handler@@Base+0x7844>
   3c530:	ldr	r3, [r4]
   3c534:	ldr	r2, [r4, #4]
   3c538:	ldr	r1, [r4, #8]
   3c53c:	cmp	r3, #5
   3c540:	str	r3, [fp]
   3c544:	str	r2, [fp, #4]
   3c548:	str	r1, [fp, #8]
   3c54c:	bne	3c4f4 <sepol_msg_default_handler@@Base+0x77b8>
   3c550:	tst	r2, #4
   3c554:	bne	3c620 <sepol_msg_default_handler@@Base+0x78e4>
   3c558:	tst	r2, #2
   3c55c:	bne	3c678 <sepol_msg_default_handler@@Base+0x793c>
   3c560:	tst	r2, #1
   3c564:	beq	3c660 <sepol_msg_default_handler@@Base+0x7924>
   3c568:	add	r0, r4, #12
   3c56c:	add	r1, fp, #12
   3c570:	ldr	r2, [r7, #16]
   3c574:	bl	34e34 <sepol_msg_default_handler@@Base+0xf8>
   3c578:	cmp	r0, #0
   3c57c:	beq	3c4f4 <sepol_msg_default_handler@@Base+0x77b8>
   3c580:	ldr	r3, [r7, #28]
   3c584:	cmp	r3, #0
   3c588:	beq	3c694 <sepol_msg_default_handler@@Base+0x7958>
   3c58c:	ldr	r4, [r3, #12]
   3c590:	cmp	r4, #0
   3c594:	beq	3c5cc <sepol_msg_default_handler@@Base+0x7890>
   3c598:	ldr	r2, [pc, #372]	; 3c714 <sepol_msg_default_handler@@Base+0x79d8>
   3c59c:	mov	lr, #1
   3c5a0:	ldr	r0, [pc, #368]	; 3c718 <sepol_msg_default_handler@@Base+0x79dc>
   3c5a4:	mov	r1, r3
   3c5a8:	add	r2, pc, r2
   3c5ac:	str	lr, [r3]
   3c5b0:	add	r0, pc, r0
   3c5b4:	add	r2, r2, #832	; 0x340
   3c5b8:	stmib	r3, {r0, r2}
   3c5bc:	ldr	r2, [pc, #344]	; 3c71c <sepol_msg_default_handler@@Base+0x79e0>
   3c5c0:	ldr	r0, [r3, #16]
   3c5c4:	add	r2, pc, r2
   3c5c8:	blx	r4
   3c5cc:	cmp	r6, #0
   3c5d0:	beq	3c5dc <sepol_msg_default_handler@@Base+0x78a0>
   3c5d4:	mov	r0, r6
   3c5d8:	bl	10ca8 <free@plt>
   3c5dc:	mov	r0, fp
   3c5e0:	bl	3332c <cond_index_bool@@Base+0x5f4>
   3c5e4:	mvn	r0, #0
   3c5e8:	add	sp, sp, #20
   3c5ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c5f0:	ldr	r4, [r4, #24]
   3c5f4:	str	fp, [r6, #4]
   3c5f8:	cmp	r4, #0
   3c5fc:	bne	3c50c <sepol_msg_default_handler@@Base+0x77d0>
   3c600:	cmp	sl, #0
   3c604:	strne	r6, [sl, #8]
   3c608:	beq	3c6a4 <sepol_msg_default_handler@@Base+0x7968>
   3c60c:	ldr	r9, [r9, #8]
   3c610:	cmp	r9, #0
   3c614:	beq	3c700 <sepol_msg_default_handler@@Base+0x79c4>
   3c618:	mov	sl, r6
   3c61c:	b	3c4bc <sepol_msg_default_handler@@Base+0x7780>
   3c620:	ldr	r0, [r4, #20]
   3c624:	ldr	r1, [fp, #20]
   3c628:	ldr	r2, [r7, #4]
   3c62c:	bl	34e34 <sepol_msg_default_handler@@Base+0xf8>
   3c630:	cmp	r0, #0
   3c634:	bne	3c6b0 <sepol_msg_default_handler@@Base+0x7974>
   3c638:	ldr	r0, [r7, #24]
   3c63c:	mov	ip, #1
   3c640:	ldr	r1, [r7, #4]
   3c644:	add	r3, fp, #12
   3c648:	ldr	r2, [r4, #20]
   3c64c:	str	ip, [sp]
   3c650:	bl	39f70 <sepol_msg_default_handler@@Base+0x5234>
   3c654:	cmp	r0, #0
   3c658:	beq	3c4f4 <sepol_msg_default_handler@@Base+0x77b8>
   3c65c:	b	3c580 <sepol_msg_default_handler@@Base+0x7844>
   3c660:	add	r0, fp, #12
   3c664:	add	r1, r4, #12
   3c668:	bl	143b8 <__assert_fail@plt+0x3548>
   3c66c:	cmp	r0, #0
   3c670:	beq	3c4f4 <sepol_msg_default_handler@@Base+0x77b8>
   3c674:	b	3c580 <sepol_msg_default_handler@@Base+0x7844>
   3c678:	add	r0, r4, #12
   3c67c:	add	r1, fp, #12
   3c680:	ldr	r2, [r7, #12]
   3c684:	bl	34e34 <sepol_msg_default_handler@@Base+0xf8>
   3c688:	cmp	r0, #0
   3c68c:	beq	3c4f4 <sepol_msg_default_handler@@Base+0x77b8>
   3c690:	b	3c580 <sepol_msg_default_handler@@Base+0x7844>
   3c694:	ldr	r3, [pc, #132]	; 3c720 <sepol_msg_default_handler@@Base+0x79e4>
   3c698:	ldr	ip, [sp, #8]
   3c69c:	ldr	r3, [ip, r3]
   3c6a0:	b	3c58c <sepol_msg_default_handler@@Base+0x7850>
   3c6a4:	ldr	ip, [sp, #12]
   3c6a8:	str	r6, [ip]
   3c6ac:	b	3c60c <sepol_msg_default_handler@@Base+0x78d0>
   3c6b0:	ldr	r3, [pc, #104]	; 3c720 <sepol_msg_default_handler@@Base+0x79e4>
   3c6b4:	ldr	ip, [sp, #8]
   3c6b8:	ldr	r3, [ip, r3]
   3c6bc:	ldr	r4, [r3, #12]
   3c6c0:	cmp	r4, #0
   3c6c4:	beq	3c580 <sepol_msg_default_handler@@Base+0x7844>
   3c6c8:	ldr	r2, [pc, #84]	; 3c724 <sepol_msg_default_handler@@Base+0x79e8>
   3c6cc:	mov	lr, #1
   3c6d0:	ldr	r0, [pc, #80]	; 3c728 <sepol_msg_default_handler@@Base+0x79ec>
   3c6d4:	mov	r1, r3
   3c6d8:	add	r2, pc, r2
   3c6dc:	str	lr, [r3]
   3c6e0:	add	r0, pc, r0
   3c6e4:	add	r2, r2, #832	; 0x340
   3c6e8:	stmib	r3, {r0, r2}
   3c6ec:	ldr	r2, [pc, #56]	; 3c72c <sepol_msg_default_handler@@Base+0x79f0>
   3c6f0:	ldr	r0, [r3, #16]
   3c6f4:	add	r2, pc, r2
   3c6f8:	blx	r4
   3c6fc:	b	3c580 <sepol_msg_default_handler@@Base+0x7844>
   3c700:	mov	r0, #0
   3c704:	b	3c5e8 <sepol_msg_default_handler@@Base+0x78ac>
   3c708:	mov	fp, r6
   3c70c:	b	3c580 <sepol_msg_default_handler@@Base+0x7844>
   3c710:	andeq	ip, r1, r4, asr fp
   3c714:	andeq	sl, r0, ip, asr r1
   3c718:			; <UNDEFINED> instruction: 0x00006bbc
   3c71c:	andeq	r7, r0, r8, lsl r4
   3c720:	andeq	r0, r0, ip, asr #1
   3c724:	andeq	sl, r0, ip, lsr #32
   3c728:	andeq	r6, r0, ip, lsl #21
   3c72c:	andeq	sl, r0, r0, lsr #17
   3c730:	ldr	r3, [r2, #24]
   3c734:	push	{r4, r5, r6, r7, r8, lr}
   3c738:	mov	r7, r0
   3c73c:	mov	r5, r1
   3c740:	mov	r1, r0
   3c744:	ldr	r0, [r3, #32]
   3c748:	mov	r4, r2
   3c74c:	bl	14a90 <__assert_fail@plt+0x3c20>
   3c750:	ldr	r8, [pc, #172]	; 3c804 <sepol_msg_default_handler@@Base+0x7ac8>
   3c754:	add	r8, pc, r8
   3c758:	subs	r6, r0, #0
   3c75c:	beq	3c79c <sepol_msg_default_handler@@Base+0x7a60>
   3c760:	add	r0, r6, #20
   3c764:	ldr	r1, [r5, #20]
   3c768:	mov	r2, r4
   3c76c:	bl	3c48c <sepol_msg_default_handler@@Base+0x7750>
   3c770:	cmn	r0, #1
   3c774:	beq	3c7f0 <sepol_msg_default_handler@@Base+0x7ab4>
   3c778:	add	r0, r6, #24
   3c77c:	ldr	r1, [r5, #24]
   3c780:	mov	r2, r4
   3c784:	bl	3c48c <sepol_msg_default_handler@@Base+0x7750>
   3c788:	cmn	r0, #1
   3c78c:	movne	r0, #0
   3c790:	moveq	r0, #1
   3c794:	rsb	r0, r0, #0
   3c798:	pop	{r4, r5, r6, r7, r8, pc}
   3c79c:	ldr	r2, [r4, #28]
   3c7a0:	cmp	r2, #0
   3c7a4:	beq	3c7f8 <sepol_msg_default_handler@@Base+0x7abc>
   3c7a8:	ldr	ip, [r2, #12]
   3c7ac:	cmp	ip, #0
   3c7b0:	beq	3c7f0 <sepol_msg_default_handler@@Base+0x7ab4>
   3c7b4:	ldr	r4, [pc, #76]	; 3c808 <sepol_msg_default_handler@@Base+0x7acc>
   3c7b8:	mov	lr, #1
   3c7bc:	ldr	r5, [pc, #72]	; 3c80c <sepol_msg_default_handler@@Base+0x7ad0>
   3c7c0:	mov	r1, r2
   3c7c4:	add	r4, pc, r4
   3c7c8:	ldr	r0, [r2, #16]
   3c7cc:	add	r5, pc, r5
   3c7d0:	add	r4, r4, #856	; 0x358
   3c7d4:	str	r5, [r2, #4]
   3c7d8:	mov	r3, r7
   3c7dc:	str	r4, [r2, #8]
   3c7e0:	str	lr, [r2]
   3c7e4:	ldr	r2, [pc, #36]	; 3c810 <sepol_msg_default_handler@@Base+0x7ad4>
   3c7e8:	add	r2, pc, r2
   3c7ec:	blx	ip
   3c7f0:	mvn	r0, #0
   3c7f4:	pop	{r4, r5, r6, r7, r8, pc}
   3c7f8:	ldr	r3, [pc, #20]	; 3c814 <sepol_msg_default_handler@@Base+0x7ad8>
   3c7fc:	ldr	r2, [r8, r3]
   3c800:	b	3c7a8 <sepol_msg_default_handler@@Base+0x7a6c>
   3c804:	andeq	ip, r1, r4, lsr #17
   3c808:	andeq	r9, r0, r0, asr #30
   3c80c:	andeq	r6, r0, r0, lsr #19
   3c810:	andeq	sl, r0, ip, asr #15
   3c814:	andeq	r0, r0, ip, asr #1
   3c818:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c81c:	mov	r8, r1
   3c820:	ldr	r4, [pc, #1156]	; 3ccac <sepol_msg_default_handler@@Base+0x7f70>
   3c824:	sub	sp, sp, #28
   3c828:	ldr	ip, [pc, #1152]	; 3ccb0 <sepol_msg_default_handler@@Base+0x7f74>
   3c82c:	mov	r6, r2
   3c830:	add	r4, pc, r4
   3c834:	ldr	r1, [pc, #1144]	; 3ccb4 <sepol_msg_default_handler@@Base+0x7f78>
   3c838:	mov	r9, r0
   3c83c:	ldr	r5, [r4, ip]
   3c840:	add	r1, pc, r1
   3c844:	ldr	ip, [r5]
   3c848:	str	ip, [sp, #20]
   3c84c:	bl	10c90 <strcmp@plt>
   3c850:	cmp	r0, #0
   3c854:	bne	3c88c <sepol_msg_default_handler@@Base+0x7b50>
   3c858:	ldr	r2, [r8]
   3c85c:	mov	r7, r0
   3c860:	ldr	r3, [r6, #12]
   3c864:	mov	r1, #1
   3c868:	sub	r2, r2, #-1073741823	; 0xc0000001
   3c86c:	str	r1, [r3, r2, lsl #2]
   3c870:	ldr	r2, [sp, #20]
   3c874:	mov	r0, r7
   3c878:	ldr	r3, [r5]
   3c87c:	cmp	r2, r3
   3c880:	bne	3cc28 <sepol_msg_default_handler@@Base+0x7eec>
   3c884:	add	sp, sp, #28
   3c888:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c88c:	mov	r0, r9
   3c890:	ldr	r1, [r6, #20]
   3c894:	mov	r2, #2
   3c898:	bl	307c0 <policydb_user_cache@@Base+0xfea4>
   3c89c:	subs	r7, r0, #0
   3c8a0:	beq	3c870 <sepol_msg_default_handler@@Base+0x7b34>
   3c8a4:	ldr	r3, [r6]
   3c8a8:	cmp	r3, #0
   3c8ac:	beq	3c904 <sepol_msg_default_handler@@Base+0x7bc8>
   3c8b0:	ldr	r2, [r6, #28]
   3c8b4:	cmp	r2, #0
   3c8b8:	beq	3cb54 <sepol_msg_default_handler@@Base+0x7e18>
   3c8bc:	ldr	ip, [r2, #12]
   3c8c0:	cmp	ip, #0
   3c8c4:	beq	3c904 <sepol_msg_default_handler@@Base+0x7bc8>
   3c8c8:	ldr	r0, [pc, #1000]	; 3ccb8 <sepol_msg_default_handler@@Base+0x7f7c>
   3c8cc:	mov	r3, #3
   3c8d0:	ldr	lr, [pc, #996]	; 3ccbc <sepol_msg_default_handler@@Base+0x7f80>
   3c8d4:	mov	r1, r2
   3c8d8:	add	r0, pc, r0
   3c8dc:	str	r3, [r2]
   3c8e0:	add	r0, r0, #884	; 0x374
   3c8e4:	add	lr, pc, lr
   3c8e8:	str	r0, [r2, #8]
   3c8ec:	mov	r3, r9
   3c8f0:	str	lr, [r2, #4]
   3c8f4:	ldr	r0, [r2, #16]
   3c8f8:	ldr	r2, [pc, #960]	; 3ccc0 <sepol_msg_default_handler@@Base+0x7f84>
   3c8fc:	add	r2, pc, r2
   3c900:	blx	ip
   3c904:	ldr	r3, [r6, #24]
   3c908:	mov	r1, r9
   3c90c:	ldr	r0, [r3, #40]	; 0x28
   3c910:	bl	14a90 <__assert_fail@plt+0x3c20>
   3c914:	subs	r7, r0, #0
   3c918:	addne	sl, r7, #4
   3c91c:	beq	3ca3c <sepol_msg_default_handler@@Base+0x7d00>
   3c920:	mov	r0, sl
   3c924:	add	r1, r8, #4
   3c928:	bl	141ec <__assert_fail@plt+0x337c>
   3c92c:	subs	ip, r0, #0
   3c930:	beq	3c988 <sepol_msg_default_handler@@Base+0x7c4c>
   3c934:	ldr	r3, [r6, #28]
   3c938:	cmp	r3, #0
   3c93c:	beq	3cb48 <sepol_msg_default_handler@@Base+0x7e0c>
   3c940:	ldr	ip, [r3, #12]
   3c944:	cmp	ip, #0
   3c948:	beq	3ca14 <sepol_msg_default_handler@@Base+0x7cd8>
   3c94c:	ldr	r2, [pc, #880]	; 3ccc4 <sepol_msg_default_handler@@Base+0x7f88>
   3c950:	mov	lr, #1
   3c954:	ldr	r0, [pc, #876]	; 3ccc8 <sepol_msg_default_handler@@Base+0x7f8c>
   3c958:	mov	r1, r3
   3c95c:	add	r2, pc, r2
   3c960:	str	lr, [r3]
   3c964:	add	r0, pc, r0
   3c968:	add	r2, r2, #884	; 0x374
   3c96c:	stmib	r3, {r0, r2}
   3c970:	mvn	r7, #0
   3c974:	ldr	r2, [pc, #848]	; 3cccc <sepol_msg_default_handler@@Base+0x7f90>
   3c978:	ldr	r0, [r3, #16]
   3c97c:	add	r2, pc, r2
   3c980:	blx	ip
   3c984:	b	3c870 <sepol_msg_default_handler@@Base+0x7b34>
   3c988:	add	r9, sp, #12
   3c98c:	ldr	r0, [r6, #24]
   3c990:	ldr	r1, [r6, #4]
   3c994:	mov	lr, #1
   3c998:	str	ip, [sp, #12]
   3c99c:	add	r2, r8, #12
   3c9a0:	str	lr, [sp]
   3c9a4:	mov	r3, r9
   3c9a8:	str	ip, [r9, #4]
   3c9ac:	bl	39f70 <sepol_msg_default_handler@@Base+0x5234>
   3c9b0:	cmp	r0, #0
   3c9b4:	beq	3ca1c <sepol_msg_default_handler@@Base+0x7ce0>
   3c9b8:	mov	r0, r9
   3c9bc:	bl	14040 <__assert_fail@plt+0x31d0>
   3c9c0:	ldr	r3, [r6, #28]
   3c9c4:	cmp	r3, #0
   3c9c8:	beq	3cbb4 <sepol_msg_default_handler@@Base+0x7e78>
   3c9cc:	ldr	ip, [r3, #12]
   3c9d0:	cmp	ip, #0
   3c9d4:	beq	3ca14 <sepol_msg_default_handler@@Base+0x7cd8>
   3c9d8:	ldr	r2, [pc, #752]	; 3ccd0 <sepol_msg_default_handler@@Base+0x7f94>
   3c9dc:	mov	lr, #1
   3c9e0:	ldr	r0, [pc, #748]	; 3ccd4 <sepol_msg_default_handler@@Base+0x7f98>
   3c9e4:	mov	r1, r3
   3c9e8:	add	r2, pc, r2
   3c9ec:	str	lr, [r3]
   3c9f0:	add	r0, pc, r0
   3c9f4:	add	r2, r2, #884	; 0x374
   3c9f8:	stmib	r3, {r0, r2}
   3c9fc:	mvn	r7, #0
   3ca00:	ldr	r2, [pc, #720]	; 3ccd8 <sepol_msg_default_handler@@Base+0x7f9c>
   3ca04:	ldr	r0, [r3, #16]
   3ca08:	add	r2, pc, r2
   3ca0c:	blx	ip
   3ca10:	b	3c870 <sepol_msg_default_handler@@Base+0x7b34>
   3ca14:	mvn	r7, #0
   3ca18:	b	3c870 <sepol_msg_default_handler@@Base+0x7b34>
   3ca1c:	add	r0, r7, #12
   3ca20:	mov	r1, r9
   3ca24:	bl	141ec <__assert_fail@plt+0x337c>
   3ca28:	subs	r7, r0, #0
   3ca2c:	bne	3cbc0 <sepol_msg_default_handler@@Base+0x7e84>
   3ca30:	mov	r0, r9
   3ca34:	bl	14040 <__assert_fail@plt+0x31d0>
   3ca38:	b	3c870 <sepol_msg_default_handler@@Base+0x7b34>
   3ca3c:	mov	r0, #56	; 0x38
   3ca40:	bl	10d44 <malloc@plt>
   3ca44:	subs	r7, r0, #0
   3ca48:	beq	3cb60 <sepol_msg_default_handler@@Base+0x7e24>
   3ca4c:	mov	sl, r7
   3ca50:	mov	r2, #0
   3ca54:	str	r2, [sl], #4
   3ca58:	add	r3, sl, #4
   3ca5c:	str	r2, [r7, #4]
   3ca60:	mov	r0, r9
   3ca64:	str	r2, [r3], #4
   3ca68:	str	r2, [r3], #4
   3ca6c:	str	r2, [r3], #4
   3ca70:	str	r2, [r3], #4
   3ca74:	str	r2, [r3], #4
   3ca78:	str	r2, [r3], #4
   3ca7c:	str	r2, [r3], #4
   3ca80:	str	r2, [r3], #4
   3ca84:	str	r2, [r3], #4
   3ca88:	str	r2, [r3], #4
   3ca8c:	str	r2, [r3], #4
   3ca90:	str	r2, [r3]
   3ca94:	bl	10dd4 <__strdup@plt>
   3ca98:	subs	r9, r0, #0
   3ca9c:	beq	3cc38 <sepol_msg_default_handler@@Base+0x7efc>
   3caa0:	ldr	ip, [r6, #24]
   3caa4:	mov	r1, r9
   3caa8:	ldr	fp, [r8, #44]	; 0x2c
   3caac:	mov	r2, r7
   3cab0:	ldr	lr, [r6, #12]
   3cab4:	ldr	r3, [ip, #44]	; 0x2c
   3cab8:	ldr	r0, [ip, #40]	; 0x28
   3cabc:	add	r3, r3, #1
   3cac0:	str	r3, [ip, #44]	; 0x2c
   3cac4:	str	r3, [r7]
   3cac8:	ldr	ip, [r8]
   3cacc:	str	fp, [r7, #44]	; 0x2c
   3cad0:	sub	ip, ip, #-1073741823	; 0xc0000001
   3cad4:	str	r3, [lr, ip, lsl #2]
   3cad8:	bl	147d0 <__assert_fail@plt+0x3960>
   3cadc:	cmp	r0, #0
   3cae0:	beq	3c920 <sepol_msg_default_handler@@Base+0x7be4>
   3cae4:	ldr	r3, [r6, #28]
   3cae8:	cmp	r3, #0
   3caec:	beq	3cc94 <sepol_msg_default_handler@@Base+0x7f58>
   3caf0:	ldr	ip, [r3, #12]
   3caf4:	cmp	ip, #0
   3caf8:	beq	3cb30 <sepol_msg_default_handler@@Base+0x7df4>
   3cafc:	ldr	r2, [pc, #472]	; 3ccdc <sepol_msg_default_handler@@Base+0x7fa0>
   3cb00:	mov	lr, #1
   3cb04:	ldr	r0, [pc, #468]	; 3cce0 <sepol_msg_default_handler@@Base+0x7fa4>
   3cb08:	mov	r1, r3
   3cb0c:	add	r2, pc, r2
   3cb10:	str	lr, [r3]
   3cb14:	add	r0, pc, r0
   3cb18:	add	r2, r2, #884	; 0x374
   3cb1c:	stmib	r3, {r0, r2}
   3cb20:	ldr	r2, [pc, #444]	; 3cce4 <sepol_msg_default_handler@@Base+0x7fa8>
   3cb24:	ldr	r0, [r3, #16]
   3cb28:	add	r2, pc, r2
   3cb2c:	blx	ip
   3cb30:	mov	r0, r7
   3cb34:	mvn	r7, #0
   3cb38:	bl	10ca8 <free@plt>
   3cb3c:	mov	r0, r9
   3cb40:	bl	10ca8 <free@plt>
   3cb44:	b	3c870 <sepol_msg_default_handler@@Base+0x7b34>
   3cb48:	ldr	r3, [pc, #408]	; 3cce8 <sepol_msg_default_handler@@Base+0x7fac>
   3cb4c:	ldr	r3, [r4, r3]
   3cb50:	b	3c940 <sepol_msg_default_handler@@Base+0x7c04>
   3cb54:	ldr	r3, [pc, #396]	; 3cce8 <sepol_msg_default_handler@@Base+0x7fac>
   3cb58:	ldr	r2, [r4, r3]
   3cb5c:	b	3c8bc <sepol_msg_default_handler@@Base+0x7b80>
   3cb60:	ldr	r3, [r6, #28]
   3cb64:	cmp	r3, #0
   3cb68:	beq	3cc1c <sepol_msg_default_handler@@Base+0x7ee0>
   3cb6c:	ldr	ip, [r3, #12]
   3cb70:	cmp	ip, #0
   3cb74:	beq	3ca14 <sepol_msg_default_handler@@Base+0x7cd8>
   3cb78:	ldr	r2, [pc, #364]	; 3ccec <sepol_msg_default_handler@@Base+0x7fb0>
   3cb7c:	mov	lr, #1
   3cb80:	ldr	r0, [pc, #360]	; 3ccf0 <sepol_msg_default_handler@@Base+0x7fb4>
   3cb84:	mov	r1, r3
   3cb88:	add	r2, pc, r2
   3cb8c:	str	lr, [r3]
   3cb90:	add	r0, pc, r0
   3cb94:	add	r2, r2, #884	; 0x374
   3cb98:	stmib	r3, {r0, r2}
   3cb9c:	mvn	r7, #0
   3cba0:	ldr	r2, [pc, #332]	; 3ccf4 <sepol_msg_default_handler@@Base+0x7fb8>
   3cba4:	ldr	r0, [r3, #16]
   3cba8:	add	r2, pc, r2
   3cbac:	blx	ip
   3cbb0:	b	3c870 <sepol_msg_default_handler@@Base+0x7b34>
   3cbb4:	ldr	r3, [pc, #300]	; 3cce8 <sepol_msg_default_handler@@Base+0x7fac>
   3cbb8:	ldr	r3, [r4, r3]
   3cbbc:	b	3c9cc <sepol_msg_default_handler@@Base+0x7c90>
   3cbc0:	ldr	r3, [r6, #28]
   3cbc4:	cmp	r3, #0
   3cbc8:	beq	3cc2c <sepol_msg_default_handler@@Base+0x7ef0>
   3cbcc:	ldr	ip, [r3, #12]
   3cbd0:	cmp	ip, #0
   3cbd4:	beq	3cc0c <sepol_msg_default_handler@@Base+0x7ed0>
   3cbd8:	ldr	r2, [pc, #280]	; 3ccf8 <sepol_msg_default_handler@@Base+0x7fbc>
   3cbdc:	mov	lr, #1
   3cbe0:	ldr	r0, [pc, #276]	; 3ccfc <sepol_msg_default_handler@@Base+0x7fc0>
   3cbe4:	mov	r1, r3
   3cbe8:	add	r2, pc, r2
   3cbec:	str	lr, [r3]
   3cbf0:	add	r0, pc, r0
   3cbf4:	add	r2, r2, #884	; 0x374
   3cbf8:	stmib	r3, {r0, r2}
   3cbfc:	ldr	r2, [pc, #252]	; 3cd00 <sepol_msg_default_handler@@Base+0x7fc4>
   3cc00:	ldr	r0, [r3, #16]
   3cc04:	add	r2, pc, r2
   3cc08:	blx	ip
   3cc0c:	mov	r0, r9
   3cc10:	mvn	r7, #0
   3cc14:	bl	14040 <__assert_fail@plt+0x31d0>
   3cc18:	b	3c870 <sepol_msg_default_handler@@Base+0x7b34>
   3cc1c:	ldr	r3, [pc, #196]	; 3cce8 <sepol_msg_default_handler@@Base+0x7fac>
   3cc20:	ldr	r3, [r4, r3]
   3cc24:	b	3cb6c <sepol_msg_default_handler@@Base+0x7e30>
   3cc28:	bl	10cd8 <__stack_chk_fail@plt>
   3cc2c:	ldr	r3, [pc, #180]	; 3cce8 <sepol_msg_default_handler@@Base+0x7fac>
   3cc30:	ldr	r3, [r4, r3]
   3cc34:	b	3cbcc <sepol_msg_default_handler@@Base+0x7e90>
   3cc38:	ldr	r3, [r6, #28]
   3cc3c:	cmp	r3, #0
   3cc40:	beq	3cca0 <sepol_msg_default_handler@@Base+0x7f64>
   3cc44:	ldr	ip, [r3, #12]
   3cc48:	cmp	ip, #0
   3cc4c:	beq	3cc84 <sepol_msg_default_handler@@Base+0x7f48>
   3cc50:	ldr	r2, [pc, #172]	; 3cd04 <sepol_msg_default_handler@@Base+0x7fc8>
   3cc54:	mov	lr, #1
   3cc58:	ldr	r0, [pc, #168]	; 3cd08 <sepol_msg_default_handler@@Base+0x7fcc>
   3cc5c:	mov	r1, r3
   3cc60:	add	r2, pc, r2
   3cc64:	str	lr, [r3]
   3cc68:	add	r0, pc, r0
   3cc6c:	add	r2, r2, #884	; 0x374
   3cc70:	stmib	r3, {r0, r2}
   3cc74:	ldr	r2, [pc, #144]	; 3cd0c <sepol_msg_default_handler@@Base+0x7fd0>
   3cc78:	ldr	r0, [r3, #16]
   3cc7c:	add	r2, pc, r2
   3cc80:	blx	ip
   3cc84:	mov	r0, r7
   3cc88:	mvn	r7, #0
   3cc8c:	bl	10ca8 <free@plt>
   3cc90:	b	3c870 <sepol_msg_default_handler@@Base+0x7b34>
   3cc94:	ldr	r3, [pc, #76]	; 3cce8 <sepol_msg_default_handler@@Base+0x7fac>
   3cc98:	ldr	r3, [r4, r3]
   3cc9c:	b	3caf0 <sepol_msg_default_handler@@Base+0x7db4>
   3cca0:	ldr	r3, [pc, #64]	; 3cce8 <sepol_msg_default_handler@@Base+0x7fac>
   3cca4:	ldr	r3, [r4, r3]
   3cca8:	b	3cc44 <sepol_msg_default_handler@@Base+0x7f08>
   3ccac:	andeq	ip, r1, r8, asr #15
   3ccb0:	strheq	r0, [r0], -ip
   3ccb4:	muleq	r0, r0, r4
   3ccb8:	andeq	r9, r0, ip, lsr #28
   3ccbc:	andeq	r6, r0, r8, lsl #17
   3ccc0:	andeq	r7, r0, r8, lsl #4
   3ccc4:	andeq	r9, r0, r8, lsr #27
   3ccc8:	andeq	r6, r0, r8, lsl #16
   3cccc:	andeq	r7, r0, r0, rrx
   3ccd0:	andeq	r9, r0, ip, lsl sp
   3ccd4:	andeq	r6, r0, ip, ror r7
   3ccd8:	ldrdeq	r6, [r0], -r4
   3ccdc:	strdeq	r9, [r0], -r8
   3cce0:	andeq	r6, r0, r8, asr r6
   3cce4:	andeq	sl, r0, r8, lsl r0
   3cce8:	andeq	r0, r0, ip, asr #1
   3ccec:	andeq	r9, r0, ip, ror fp
   3ccf0:	ldrdeq	r6, [r0], -ip
   3ccf4:	andeq	r6, r0, r4, lsr lr
   3ccf8:	andeq	r9, r0, ip, lsl fp
   3ccfc:	andeq	r6, r0, ip, ror r5
   3cd00:	ldrdeq	r6, [r0], -r8
   3cd04:	andeq	r9, r0, r4, lsr #21
   3cd08:	andeq	r6, r0, r4, lsl #10
   3cd0c:	andeq	r6, r0, r0, ror #26
   3cd10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3cd14:	mov	r4, r2
   3cd18:	ldr	r5, [pc, #256]	; 3ce20 <sepol_msg_default_handler@@Base+0x80e4>
   3cd1c:	mov	sl, r3
   3cd20:	ldr	r2, [pc, #252]	; 3ce24 <sepol_msg_default_handler@@Base+0x80e8>
   3cd24:	sub	sp, sp, #60	; 0x3c
   3cd28:	add	r5, pc, r5
   3cd2c:	ldr	ip, [r4]
   3cd30:	mov	r9, r0
   3cd34:	mov	fp, r1
   3cd38:	ldr	r2, [r5, r2]
   3cd3c:	mov	r3, r5
   3cd40:	ands	ip, ip, #2176	; 0x880
   3cd44:	ldr	r8, [sp, #96]	; 0x60
   3cd48:	ldr	r7, [sp, #100]	; 0x64
   3cd4c:	ldr	r3, [r2]
   3cd50:	movne	r0, #1
   3cd54:	str	r2, [sp, #28]
   3cd58:	str	r3, [sp, #52]	; 0x34
   3cd5c:	beq	3cd7c <sepol_msg_default_handler@@Base+0x8040>
   3cd60:	ldr	r1, [sp, #28]
   3cd64:	ldr	r2, [sp, #52]	; 0x34
   3cd68:	ldr	r3, [r1]
   3cd6c:	cmp	r2, r3
   3cd70:	bne	3ce1c <sepol_msg_default_handler@@Base+0x80e0>
   3cd74:	add	sp, sp, #60	; 0x3c
   3cd78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cd7c:	add	r5, sp, #36	; 0x24
   3cd80:	add	r6, sp, #44	; 0x2c
   3cd84:	mov	r2, r1
   3cd88:	str	ip, [sp, #36]	; 0x24
   3cd8c:	add	r0, r4, #8
   3cd90:	mov	r1, r5
   3cd94:	mov	r3, #1
   3cd98:	str	ip, [r5, #4]
   3cd9c:	str	ip, [sp, #44]	; 0x2c
   3cda0:	str	ip, [r6, #4]
   3cda4:	bl	39a5c <sepol_msg_default_handler@@Base+0x4d20>
   3cda8:	cmp	r0, #0
   3cdac:	bne	3ce14 <sepol_msg_default_handler@@Base+0x80d8>
   3cdb0:	mov	r2, fp
   3cdb4:	add	r0, r4, #28
   3cdb8:	mov	r1, r6
   3cdbc:	mov	r3, #1
   3cdc0:	bl	39a5c <sepol_msg_default_handler@@Base+0x4d20>
   3cdc4:	subs	r2, r0, #0
   3cdc8:	bne	3ce14 <sepol_msg_default_handler@@Base+0x80d8>
   3cdcc:	ldr	r3, [sp, #104]	; 0x68
   3cdd0:	mov	r1, fp
   3cdd4:	str	sl, [sp]
   3cdd8:	mov	r0, r9
   3cddc:	str	r8, [sp, #4]
   3cde0:	str	r3, [sp, #12]
   3cde4:	mov	r3, r4
   3cde8:	str	r7, [sp, #8]
   3cdec:	str	r5, [sp, #16]
   3cdf0:	str	r6, [sp, #20]
   3cdf4:	bl	36838 <sepol_msg_default_handler@@Base+0x1afc>
   3cdf8:	mov	r4, r0
   3cdfc:	mov	r0, r5
   3ce00:	bl	14040 <__assert_fail@plt+0x31d0>
   3ce04:	mov	r0, r6
   3ce08:	bl	14040 <__assert_fail@plt+0x31d0>
   3ce0c:	mov	r0, r4
   3ce10:	b	3cd60 <sepol_msg_default_handler@@Base+0x8024>
   3ce14:	mvn	r0, #0
   3ce18:	b	3cd60 <sepol_msg_default_handler@@Base+0x8024>
   3ce1c:	bl	10cd8 <__stack_chk_fail@plt>
   3ce20:	ldrdeq	ip, [r1], -r0
   3ce24:	strheq	r0, [r0], -ip
   3ce28:	ldr	ip, [pc, #116]	; 3cea4 <sepol_msg_default_handler@@Base+0x8168>
   3ce2c:	push	{r4, r5, r6, r7, r8, lr}
   3ce30:	add	ip, pc, ip
   3ce34:	ldr	lr, [pc, #108]	; 3cea8 <sepol_msg_default_handler@@Base+0x816c>
   3ce38:	sub	sp, sp, #40	; 0x28
   3ce3c:	ldr	r7, [sp, #64]	; 0x40
   3ce40:	ldr	r4, [ip, lr]
   3ce44:	ldr	r6, [sp, #68]	; 0x44
   3ce48:	ldr	r5, [sp, #72]	; 0x48
   3ce4c:	ldr	lr, [sp, #76]	; 0x4c
   3ce50:	ldr	r8, [r4]
   3ce54:	ldr	ip, [sp, #80]	; 0x50
   3ce58:	str	r0, [sp, #28]
   3ce5c:	mov	r0, sp
   3ce60:	str	r2, [sp, #24]
   3ce64:	str	r3, [sp, #4]
   3ce68:	str	r1, [sp, #20]
   3ce6c:	str	r8, [sp, #36]	; 0x24
   3ce70:	str	r7, [sp, #8]
   3ce74:	str	r6, [sp, #12]
   3ce78:	str	r5, [sp, #16]
   3ce7c:	str	lr, [sp]
   3ce80:	str	ip, [sp, #32]
   3ce84:	bl	3a5cc <sepol_msg_default_handler@@Base+0x5890>
   3ce88:	ldr	r2, [sp, #36]	; 0x24
   3ce8c:	ldr	r3, [r4]
   3ce90:	cmp	r2, r3
   3ce94:	bne	3cea0 <sepol_msg_default_handler@@Base+0x8164>
   3ce98:	add	sp, sp, #40	; 0x28
   3ce9c:	pop	{r4, r5, r6, r7, r8, pc}
   3cea0:	bl	10cd8 <__stack_chk_fail@plt>
   3cea4:	andeq	ip, r1, r8, asr #3
   3cea8:	strheq	r0, [r0], -ip
   3ceac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ceb0:	sub	sp, sp, #156	; 0x9c
   3ceb4:	ldr	r6, [pc, #3944]	; 3de24 <sepol_msg_default_handler@@Base+0x90e8>
   3ceb8:	subs	sl, r0, #0
   3cebc:	ldr	r0, [pc, #3940]	; 3de28 <sepol_msg_default_handler@@Base+0x90ec>
   3cec0:	add	r6, pc, r6
   3cec4:	str	r6, [sp, #48]	; 0x30
   3cec8:	ldr	ip, [sp, #48]	; 0x30
   3cecc:	mov	r6, r1
   3ced0:	str	r3, [sp, #56]	; 0x38
   3ced4:	moveq	r8, sl
   3ced8:	str	r2, [sp, #52]	; 0x34
   3cedc:	ldr	r0, [ip, r0]
   3cee0:	ldr	r3, [r0]
   3cee4:	str	r0, [sp, #64]	; 0x40
   3cee8:	str	r3, [sp, #148]	; 0x94
   3ceec:	beq	3cefc <sepol_msg_default_handler@@Base+0x81c0>
   3cef0:	ldr	r3, [sl, #28]
   3cef4:	adds	r8, r3, #0
   3cef8:	movne	r8, #1
   3cefc:	ldr	r2, [r6, #200]	; 0xc8
   3cf00:	cmp	r2, #0
   3cf04:	str	r2, [sp, #40]	; 0x28
   3cf08:	beq	3d0dc <sepol_msg_default_handler@@Base+0x83a0>
   3cf0c:	ldr	r2, [pc, #3864]	; 3de2c <sepol_msg_default_handler@@Base+0x90f0>
   3cf10:	mov	r7, #0
   3cf14:	str	sl, [sp, #68]	; 0x44
   3cf18:	add	r2, pc, r2
   3cf1c:	str	r2, [sp, #60]	; 0x3c
   3cf20:	ldr	r3, [sp, #40]	; 0x28
   3cf24:	ldr	r3, [r3, #4]
   3cf28:	cmp	r3, #0
   3cf2c:	str	r3, [sp, #44]	; 0x2c
   3cf30:	beq	3d0c4 <sepol_msg_default_handler@@Base+0x8388>
   3cf34:	ldr	r2, [sp, #44]	; 0x2c
   3cf38:	ldr	r3, [r2, #4]
   3cf3c:	cmp	r3, #0
   3cf40:	beq	3d0c4 <sepol_msg_default_handler@@Base+0x8388>
   3cf44:	ldr	r3, [r2, #12]
   3cf48:	cmp	r3, #0
   3cf4c:	beq	3d244 <sepol_msg_default_handler@@Base+0x8508>
   3cf50:	ldr	r4, [r3, #68]	; 0x44
   3cf54:	cmp	r4, #0
   3cf58:	bne	3cf64 <sepol_msg_default_handler@@Base+0x8228>
   3cf5c:	b	3d244 <sepol_msg_default_handler@@Base+0x8508>
   3cf60:	mov	r4, r3
   3cf64:	ldr	r3, [r4, #68]	; 0x44
   3cf68:	cmp	r3, #0
   3cf6c:	bne	3cf60 <sepol_msg_default_handler@@Base+0x8224>
   3cf70:	ldr	r3, [sp, #44]	; 0x2c
   3cf74:	ldr	r5, [r3, #8]
   3cf78:	cmp	r5, #0
   3cf7c:	beq	3d0c4 <sepol_msg_default_handler@@Base+0x8388>
   3cf80:	add	fp, sp, #108	; 0x6c
   3cf84:	add	sl, sp, #144	; 0x90
   3cf88:	add	ip, sp, #112	; 0x70
   3cf8c:	add	r2, sp, #116	; 0x74
   3cf90:	add	r3, sp, #120	; 0x78
   3cf94:	str	ip, [sp, #8]
   3cf98:	str	r2, [sp, #12]
   3cf9c:	add	ip, sp, #124	; 0x7c
   3cfa0:	add	r2, sp, #128	; 0x80
   3cfa4:	str	r3, [sp, #16]
   3cfa8:	str	ip, [sp, #20]
   3cfac:	add	r3, sp, #132	; 0x84
   3cfb0:	str	r2, [sp, #24]
   3cfb4:	add	ip, sp, #136	; 0x88
   3cfb8:	add	r2, sp, #140	; 0x8c
   3cfbc:	str	r3, [sp, #28]
   3cfc0:	str	ip, [sp, #32]
   3cfc4:	str	r2, [sp, #36]	; 0x24
   3cfc8:	str	r7, [fp]
   3cfcc:	str	r7, [sp, #112]	; 0x70
   3cfd0:	str	r7, [sp, #116]	; 0x74
   3cfd4:	str	r7, [sp, #120]	; 0x78
   3cfd8:	str	r7, [sp, #124]	; 0x7c
   3cfdc:	str	r7, [sp, #128]	; 0x80
   3cfe0:	str	r7, [sp, #132]	; 0x84
   3cfe4:	str	r7, [sp, #136]	; 0x88
   3cfe8:	str	r7, [sp, #140]	; 0x8c
   3cfec:	str	r7, [sl]
   3cff0:	ldr	r1, [r5, #4]
   3cff4:	cmp	r1, #0
   3cff8:	beq	3d20c <sepol_msg_default_handler@@Base+0x84d0>
   3cffc:	mov	r9, #0
   3d000:	mov	r3, r1
   3d004:	mov	r2, r9
   3d008:	str	r1, [sp, #4]
   3d00c:	b	3d01c <sepol_msg_default_handler@@Base+0x82e0>
   3d010:	ldr	r3, [r3, #8]
   3d014:	cmp	r3, #0
   3d018:	beq	3d060 <sepol_msg_default_handler@@Base+0x8324>
   3d01c:	ldr	r0, [r3]
   3d020:	cmp	r0, #1
   3d024:	bne	3d010 <sepol_msg_default_handler@@Base+0x82d4>
   3d028:	ldr	ip, [r3, #4]
   3d02c:	ldr	r0, [r6, #224]	; 0xe0
   3d030:	sub	ip, ip, #-1073741823	; 0xc0000001
   3d034:	ldr	r0, [r0, ip, lsl #2]
   3d038:	ldr	ip, [r0, #8]
   3d03c:	tst	ip, #1
   3d040:	addne	r1, sp, #152	; 0x98
   3d044:	addeq	r9, r9, #1
   3d048:	addne	ip, r1, r2, lsl #2
   3d04c:	addne	r2, r2, #1
   3d050:	strne	r0, [ip, #-44]	; 0xffffffd4
   3d054:	ldr	r3, [r3, #8]
   3d058:	cmp	r3, #0
   3d05c:	bne	3d01c <sepol_msg_default_handler@@Base+0x82e0>
   3d060:	ldr	r1, [sp, #4]
   3d064:	cmp	r8, #0
   3d068:	bne	3d078 <sepol_msg_default_handler@@Base+0x833c>
   3d06c:	cmp	r9, #0
   3d070:	cmpne	r2, #0
   3d074:	bne	3d3ac <sepol_msg_default_handler@@Base+0x8670>
   3d078:	orrs	r9, r9, r8
   3d07c:	beq	3d188 <sepol_msg_default_handler@@Base+0x844c>
   3d080:	ldr	r3, [r5, #56]	; 0x38
   3d084:	cmp	r2, #0
   3d088:	bic	r3, r3, #1
   3d08c:	str	r3, [r5, #56]	; 0x38
   3d090:	beq	3d0b8 <sepol_msg_default_handler@@Base+0x837c>
   3d094:	add	r0, sp, #104	; 0x68
   3d098:	mov	r3, #0
   3d09c:	ldr	r1, [r0, #4]!
   3d0a0:	add	r3, r3, #1
   3d0a4:	cmp	r3, r2
   3d0a8:	ldr	ip, [r1, #8]
   3d0ac:	bic	ip, ip, #1
   3d0b0:	str	ip, [r1, #8]
   3d0b4:	blt	3d09c <sepol_msg_default_handler@@Base+0x8360>
   3d0b8:	ldr	r5, [r5, #52]	; 0x34
   3d0bc:	cmp	r5, #0
   3d0c0:	bne	3cfc8 <sepol_msg_default_handler@@Base+0x828c>
   3d0c4:	ldr	ip, [sp, #40]	; 0x28
   3d0c8:	ldr	ip, [ip, #12]
   3d0cc:	cmp	ip, #0
   3d0d0:	str	ip, [sp, #40]	; 0x28
   3d0d4:	bne	3cf20 <sepol_msg_default_handler@@Base+0x81e4>
   3d0d8:	ldr	sl, [sp, #68]	; 0x44
   3d0dc:	ldr	ip, [sp, #56]	; 0x38
   3d0e0:	mov	r3, #0
   3d0e4:	ldr	r2, [r6]
   3d0e8:	add	r5, sp, #72	; 0x48
   3d0ec:	str	r6, [sp, #92]	; 0x5c
   3d0f0:	str	ip, [sp, #72]	; 0x48
   3d0f4:	cmp	r2, #1
   3d0f8:	ldr	ip, [sp, #52]	; 0x34
   3d0fc:	str	sl, [sp, #100]	; 0x64
   3d100:	str	r3, [sp, #76]	; 0x4c
   3d104:	str	ip, [sp, #96]	; 0x60
   3d108:	str	r3, [sp, #80]	; 0x50
   3d10c:	str	r3, [sp, #84]	; 0x54
   3d110:	str	r3, [sp, #88]	; 0x58
   3d114:	str	r3, [sp, #104]	; 0x68
   3d118:	beq	3d24c <sepol_msg_default_handler@@Base+0x8510>
   3d11c:	cmp	sl, #0
   3d120:	beq	3d2e4 <sepol_msg_default_handler@@Base+0x85a8>
   3d124:	ldr	r3, [sl, #12]
   3d128:	cmp	r3, #0
   3d12c:	mvneq	r0, #0
   3d130:	beq	3d16c <sepol_msg_default_handler@@Base+0x8430>
   3d134:	ldr	r2, [pc, #3316]	; 3de30 <sepol_msg_default_handler@@Base+0x90f4>
   3d138:	mov	ip, #1
   3d13c:	ldr	r0, [pc, #3312]	; 3de34 <sepol_msg_default_handler@@Base+0x90f8>
   3d140:	mov	r1, sl
   3d144:	add	r2, pc, r2
   3d148:	str	ip, [sl]
   3d14c:	add	r0, pc, r0
   3d150:	add	r2, r2, #924	; 0x39c
   3d154:	stmib	sl, {r0, r2}
   3d158:	ldr	r2, [pc, #3288]	; 3de38 <sepol_msg_default_handler@@Base+0x90fc>
   3d15c:	ldr	r0, [sl, #16]
   3d160:	add	r2, pc, r2
   3d164:	blx	r3
   3d168:	mvn	r0, #0
   3d16c:	ldr	r6, [sp, #64]	; 0x40
   3d170:	ldr	r2, [sp, #148]	; 0x94
   3d174:	ldr	r3, [r6]
   3d178:	cmp	r2, r3
   3d17c:	bne	3d3a8 <sepol_msg_default_handler@@Base+0x866c>
   3d180:	add	sp, sp, #156	; 0x9c
   3d184:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d188:	ldr	r3, [r5, #56]	; 0x38
   3d18c:	mov	r0, r6
   3d190:	orr	r3, r3, #1
   3d194:	str	r3, [r5, #56]	; 0x38
   3d198:	bl	322dc <policydb_user_cache@@Base+0x119c0>
   3d19c:	cmn	r0, #1
   3d1a0:	beq	3d218 <sepol_msg_default_handler@@Base+0x84dc>
   3d1a4:	ldr	r2, [r5, #16]
   3d1a8:	cmp	r0, #1
   3d1ac:	ldr	r3, [r5, #20]
   3d1b0:	moveq	r3, r2
   3d1b4:	cmp	r4, #0
   3d1b8:	strne	r3, [r4, #68]	; 0x44
   3d1bc:	ldreq	r2, [sp, #44]	; 0x2c
   3d1c0:	movne	r3, r4
   3d1c4:	streq	r3, [r2, #12]
   3d1c8:	cmp	r0, #1
   3d1cc:	strne	r7, [r5, #20]
   3d1d0:	streq	r7, [r5, #16]
   3d1d4:	cmp	r3, #0
   3d1d8:	beq	3d230 <sepol_msg_default_handler@@Base+0x84f4>
   3d1dc:	ldr	r4, [r3, #68]	; 0x44
   3d1e0:	cmp	r4, #0
   3d1e4:	bne	3d1f0 <sepol_msg_default_handler@@Base+0x84b4>
   3d1e8:	b	3d230 <sepol_msg_default_handler@@Base+0x84f4>
   3d1ec:	mov	r4, r3
   3d1f0:	ldr	r3, [r4, #68]	; 0x44
   3d1f4:	cmp	r3, #0
   3d1f8:	bne	3d1ec <sepol_msg_default_handler@@Base+0x84b0>
   3d1fc:	ldr	r5, [r5, #52]	; 0x34
   3d200:	cmp	r5, #0
   3d204:	bne	3cfc8 <sepol_msg_default_handler@@Base+0x828c>
   3d208:	b	3d0c4 <sepol_msg_default_handler@@Base+0x8388>
   3d20c:	mov	r9, r1
   3d210:	mov	r2, r1
   3d214:	b	3d064 <sepol_msg_default_handler@@Base+0x8328>
   3d218:	ldr	r0, [sp, #60]	; 0x3c
   3d21c:	bl	10d38 <puts@plt>
   3d220:	ldr	r5, [r5, #52]	; 0x34
   3d224:	cmp	r5, #0
   3d228:	bne	3cfc8 <sepol_msg_default_handler@@Base+0x828c>
   3d22c:	b	3d0c4 <sepol_msg_default_handler@@Base+0x8388>
   3d230:	ldr	r5, [r5, #52]	; 0x34
   3d234:	mov	r4, r3
   3d238:	cmp	r5, #0
   3d23c:	bne	3cfc8 <sepol_msg_default_handler@@Base+0x828c>
   3d240:	b	3d0c4 <sepol_msg_default_handler@@Base+0x8388>
   3d244:	mov	r4, r3
   3d248:	b	3cf70 <sepol_msg_default_handler@@Base+0x8234>
   3d24c:	ldr	lr, [r6, #20]
   3d250:	add	r1, r6, #312	; 0x138
   3d254:	ldr	ip, [r6, #332]	; 0x14c
   3d258:	mov	r2, #31
   3d25c:	ldr	r4, [r6, #12]
   3d260:	ldr	r6, [sp, #52]	; 0x34
   3d264:	add	r0, r6, #312	; 0x138
   3d268:	str	r3, [r6]
   3d26c:	str	lr, [r6, #20]
   3d270:	str	ip, [r6, #332]	; 0x14c
   3d274:	str	r4, [r6, #12]
   3d278:	str	r2, [r6, #328]	; 0x148
   3d27c:	bl	143b8 <__assert_fail@plt+0x3548>
   3d280:	cmp	r0, #0
   3d284:	beq	3d2f4 <sepol_msg_default_handler@@Base+0x85b8>
   3d288:	cmp	sl, #0
   3d28c:	ldreq	r3, [pc, #3412]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3d290:	ldreq	ip, [sp, #48]	; 0x30
   3d294:	ldreq	sl, [ip, r3]
   3d298:	ldr	r3, [sl, #12]
   3d29c:	cmp	r3, #0
   3d2a0:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d2a4:	ldr	r2, [pc, #2960]	; 3de3c <sepol_msg_default_handler@@Base+0x9100>
   3d2a8:	mov	ip, #1
   3d2ac:	ldr	r0, [pc, #2956]	; 3de40 <sepol_msg_default_handler@@Base+0x9104>
   3d2b0:	mov	r1, sl
   3d2b4:	add	r2, pc, r2
   3d2b8:	str	ip, [sl]
   3d2bc:	add	r0, pc, r0
   3d2c0:	add	r2, r2, #924	; 0x39c
   3d2c4:	stmib	sl, {r0, r2}
   3d2c8:	mvn	r4, #0
   3d2cc:	ldr	r2, [pc, #2928]	; 3de44 <sepol_msg_default_handler@@Base+0x9108>
   3d2d0:	ldr	r0, [sl, #16]
   3d2d4:	add	r2, pc, r2
   3d2d8:	blx	r3
   3d2dc:	ldr	r3, [sp, #76]	; 0x4c
   3d2e0:	b	3d380 <sepol_msg_default_handler@@Base+0x8644>
   3d2e4:	ldr	r3, [pc, #3324]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3d2e8:	ldr	r6, [sp, #48]	; 0x30
   3d2ec:	ldr	sl, [r6, r3]
   3d2f0:	b	3d124 <sepol_msg_default_handler@@Base+0x83e8>
   3d2f4:	ldr	r4, [sp, #92]	; 0x5c
   3d2f8:	mov	r1, #4
   3d2fc:	ldr	r0, [r4, #52]	; 0x34
   3d300:	bl	10c84 <calloc@plt>
   3d304:	cmp	r0, #0
   3d308:	mov	r6, r0
   3d30c:	str	r0, [sp, #76]	; 0x4c
   3d310:	beq	3d9dc <sepol_msg_default_handler@@Base+0x8ca0>
   3d314:	ldr	r0, [r4, #68]	; 0x44
   3d318:	mov	r1, #4
   3d31c:	bl	10c84 <calloc@plt>
   3d320:	cmp	r0, #0
   3d324:	str	r0, [sp, #80]	; 0x50
   3d328:	beq	3d980 <sepol_msg_default_handler@@Base+0x8c44>
   3d32c:	ldr	r0, [r4, #44]	; 0x2c
   3d330:	mov	r1, #4
   3d334:	bl	10c84 <calloc@plt>
   3d338:	cmp	r0, #0
   3d33c:	str	r0, [sp, #84]	; 0x54
   3d340:	beq	3d918 <sepol_msg_default_handler@@Base+0x8bdc>
   3d344:	ldr	r0, [r4, #60]	; 0x3c
   3d348:	mov	r1, #4
   3d34c:	bl	10c84 <calloc@plt>
   3d350:	cmp	r0, #0
   3d354:	str	r0, [sp, #88]	; 0x58
   3d358:	beq	3d8bc <sepol_msg_default_handler@@Base+0x8b80>
   3d35c:	ldr	r1, [pc, #2788]	; 3de48 <sepol_msg_default_handler@@Base+0x910c>
   3d360:	mov	r2, r5
   3d364:	ldr	r0, [r4, #48]	; 0x30
   3d368:	add	r1, pc, r1
   3d36c:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d370:	cmp	r0, #0
   3d374:	beq	3d3d0 <sepol_msg_default_handler@@Base+0x8694>
   3d378:	ldr	r3, [sp, #76]	; 0x4c
   3d37c:	mvn	r4, #0
   3d380:	mov	r0, r3
   3d384:	bl	10ca8 <free@plt>
   3d388:	ldr	r0, [sp, #80]	; 0x50
   3d38c:	bl	10ca8 <free@plt>
   3d390:	ldr	r0, [sp, #84]	; 0x54
   3d394:	bl	10ca8 <free@plt>
   3d398:	ldr	r0, [sp, #88]	; 0x58
   3d39c:	bl	10ca8 <free@plt>
   3d3a0:	mov	r0, r4
   3d3a4:	b	3d16c <sepol_msg_default_handler@@Base+0x8430>
   3d3a8:	bl	10cd8 <__stack_chk_fail@plt>
   3d3ac:	ldr	r3, [pc, #2712]	; 3de4c <sepol_msg_default_handler@@Base+0x9110>
   3d3b0:	movw	r2, #2900	; 0xb54
   3d3b4:	ldr	r0, [pc, #2708]	; 3de50 <sepol_msg_default_handler@@Base+0x9114>
   3d3b8:	ldr	r1, [pc, #2708]	; 3de54 <sepol_msg_default_handler@@Base+0x9118>
   3d3bc:	add	r3, pc, r3
   3d3c0:	add	r0, pc, r0
   3d3c4:	add	r3, r3, #904	; 0x388
   3d3c8:	add	r1, pc, r1
   3d3cc:	bl	10e70 <__assert_fail@plt>
   3d3d0:	ldr	r3, [sp, #92]	; 0x5c
   3d3d4:	mov	r2, r5
   3d3d8:	ldr	r1, [pc, #2680]	; 3de58 <sepol_msg_default_handler@@Base+0x911c>
   3d3dc:	ldr	r0, [r3, #48]	; 0x30
   3d3e0:	add	r1, pc, r1
   3d3e4:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d3e8:	cmp	r0, #0
   3d3ec:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d3f0:	ldr	r3, [sp, #92]	; 0x5c
   3d3f4:	mov	r2, r5
   3d3f8:	ldr	r1, [pc, #2652]	; 3de5c <sepol_msg_default_handler@@Base+0x9120>
   3d3fc:	ldr	r0, [r3, #24]
   3d400:	add	r1, pc, r1
   3d404:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d408:	cmp	r0, #0
   3d40c:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d410:	ldr	r3, [sp, #92]	; 0x5c
   3d414:	mov	r2, r5
   3d418:	ldr	r1, [pc, #2624]	; 3de60 <sepol_msg_default_handler@@Base+0x9124>
   3d41c:	ldr	r0, [r3, #32]
   3d420:	add	r1, pc, r1
   3d424:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d428:	cmp	r0, #0
   3d42c:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d430:	ldr	r3, [sp, #92]	; 0x5c
   3d434:	mov	r2, r5
   3d438:	ldr	r1, [pc, #2596]	; 3de64 <sepol_msg_default_handler@@Base+0x9128>
   3d43c:	ldr	r0, [r3, #48]	; 0x30
   3d440:	add	r1, pc, r1
   3d444:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d448:	cmp	r0, #0
   3d44c:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d450:	ldr	r3, [sp, #92]	; 0x5c
   3d454:	mov	r2, r5
   3d458:	ldr	r1, [pc, #2568]	; 3de68 <sepol_msg_default_handler@@Base+0x912c>
   3d45c:	ldr	r0, [r3, #48]	; 0x30
   3d460:	add	r1, pc, r1
   3d464:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d468:	cmp	r0, #0
   3d46c:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d470:	mov	r0, sl
   3d474:	ldr	r1, [sp, #52]	; 0x34
   3d478:	ldr	r2, [sp, #56]	; 0x38
   3d47c:	bl	21e18 <policydb_user_cache@@Base+0x14fc>
   3d480:	cmp	r0, #0
   3d484:	beq	3d4e4 <sepol_msg_default_handler@@Base+0x87a8>
   3d488:	cmp	sl, #0
   3d48c:	ldreq	r3, [pc, #2900]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3d490:	ldreq	r6, [sp, #48]	; 0x30
   3d494:	ldreq	sl, [r6, r3]
   3d498:	ldr	r3, [sl, #12]
   3d49c:	cmp	r3, #0
   3d4a0:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d4a4:	ldr	r2, [pc, #2496]	; 3de6c <sepol_msg_default_handler@@Base+0x9130>
   3d4a8:	mov	ip, #1
   3d4ac:	ldr	r0, [pc, #2492]	; 3de70 <sepol_msg_default_handler@@Base+0x9134>
   3d4b0:	mov	r1, sl
   3d4b4:	add	r2, pc, r2
   3d4b8:	str	ip, [sl]
   3d4bc:	add	r0, pc, r0
   3d4c0:	add	r2, r2, #924	; 0x39c
   3d4c4:	stmib	sl, {r0, r2}
   3d4c8:	mvn	r4, #0
   3d4cc:	ldr	r2, [pc, #2464]	; 3de74 <sepol_msg_default_handler@@Base+0x9138>
   3d4d0:	ldr	r0, [sl, #16]
   3d4d4:	add	r2, pc, r2
   3d4d8:	blx	r3
   3d4dc:	ldr	r3, [sp, #76]	; 0x4c
   3d4e0:	b	3d380 <sepol_msg_default_handler@@Base+0x8644>
   3d4e4:	ldr	r3, [sp, #92]	; 0x5c
   3d4e8:	mov	r2, r5
   3d4ec:	ldr	r1, [pc, #2436]	; 3de78 <sepol_msg_default_handler@@Base+0x913c>
   3d4f0:	ldr	r0, [r3, #40]	; 0x28
   3d4f4:	add	r1, pc, r1
   3d4f8:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d4fc:	cmp	r0, #0
   3d500:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d504:	ldr	r3, [sp, #92]	; 0x5c
   3d508:	mov	r2, r5
   3d50c:	ldr	r1, [pc, #2408]	; 3de7c <sepol_msg_default_handler@@Base+0x9140>
   3d510:	ldr	r0, [r3, #40]	; 0x28
   3d514:	add	r1, pc, r1
   3d518:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d51c:	cmp	r0, #0
   3d520:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d524:	ldr	r3, [sp, #92]	; 0x5c
   3d528:	mov	r2, r5
   3d52c:	ldr	r1, [pc, #2380]	; 3de80 <sepol_msg_default_handler@@Base+0x9144>
   3d530:	ldr	r0, [r3, #40]	; 0x28
   3d534:	add	r1, pc, r1
   3d538:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d53c:	cmp	r0, #0
   3d540:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d544:	ldr	r3, [sp, #92]	; 0x5c
   3d548:	mov	r2, r5
   3d54c:	ldr	r1, [pc, #2352]	; 3de84 <sepol_msg_default_handler@@Base+0x9148>
   3d550:	ldr	r0, [r3, #72]	; 0x48
   3d554:	add	r1, pc, r1
   3d558:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d55c:	cmp	r0, #0
   3d560:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d564:	ldr	r3, [sp, #92]	; 0x5c
   3d568:	mov	r2, r5
   3d56c:	ldr	r1, [pc, #2324]	; 3de88 <sepol_msg_default_handler@@Base+0x914c>
   3d570:	ldr	r0, [r3, #80]	; 0x50
   3d574:	add	r1, pc, r1
   3d578:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d57c:	cmp	r0, #0
   3d580:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d584:	mov	r0, sl
   3d588:	ldr	r1, [sp, #52]	; 0x34
   3d58c:	ldr	r2, [sp, #56]	; 0x38
   3d590:	bl	21e18 <policydb_user_cache@@Base+0x14fc>
   3d594:	cmp	r0, #0
   3d598:	beq	3d5f8 <sepol_msg_default_handler@@Base+0x88bc>
   3d59c:	cmp	sl, #0
   3d5a0:	ldreq	r3, [pc, #2624]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3d5a4:	ldreq	ip, [sp, #48]	; 0x30
   3d5a8:	ldreq	sl, [ip, r3]
   3d5ac:	ldr	r3, [sl, #12]
   3d5b0:	cmp	r3, #0
   3d5b4:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d5b8:	ldr	r2, [pc, #2252]	; 3de8c <sepol_msg_default_handler@@Base+0x9150>
   3d5bc:	mov	ip, #1
   3d5c0:	ldr	r0, [pc, #2248]	; 3de90 <sepol_msg_default_handler@@Base+0x9154>
   3d5c4:	mov	r1, sl
   3d5c8:	add	r2, pc, r2
   3d5cc:	str	ip, [sl]
   3d5d0:	add	r0, pc, r0
   3d5d4:	add	r2, r2, #924	; 0x39c
   3d5d8:	stmib	sl, {r0, r2}
   3d5dc:	mvn	r4, #0
   3d5e0:	ldr	r2, [pc, #2220]	; 3de94 <sepol_msg_default_handler@@Base+0x9158>
   3d5e4:	ldr	r0, [sl, #16]
   3d5e8:	add	r2, pc, r2
   3d5ec:	blx	r3
   3d5f0:	ldr	r3, [sp, #76]	; 0x4c
   3d5f4:	b	3d380 <sepol_msg_default_handler@@Base+0x8644>
   3d5f8:	ldr	r3, [sp, #92]	; 0x5c
   3d5fc:	mov	r2, r5
   3d600:	ldr	r1, [pc, #2192]	; 3de98 <sepol_msg_default_handler@@Base+0x915c>
   3d604:	ldr	r0, [r3, #56]	; 0x38
   3d608:	add	r1, pc, r1
   3d60c:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d610:	cmp	r0, #0
   3d614:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d618:	ldr	r3, [sp, #92]	; 0x5c
   3d61c:	mov	r2, r5
   3d620:	ldr	r1, [pc, #2164]	; 3de9c <sepol_msg_default_handler@@Base+0x9160>
   3d624:	ldr	r0, [r3, #56]	; 0x38
   3d628:	add	r1, pc, r1
   3d62c:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d630:	cmp	r0, #0
   3d634:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d638:	ldr	r3, [sp, #92]	; 0x5c
   3d63c:	mov	r2, r5
   3d640:	ldr	r1, [pc, #2136]	; 3dea0 <sepol_msg_default_handler@@Base+0x9164>
   3d644:	ldr	r0, [r3, #64]	; 0x40
   3d648:	add	r1, pc, r1
   3d64c:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d650:	cmp	r0, #0
   3d654:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d658:	ldr	r0, [sp, #52]	; 0x34
   3d65c:	bl	21c44 <policydb_user_cache@@Base+0x1328>
   3d660:	cmp	r0, #0
   3d664:	beq	3d6c4 <sepol_msg_default_handler@@Base+0x8988>
   3d668:	cmp	sl, #0
   3d66c:	ldreq	r3, [pc, #2420]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3d670:	ldreq	r6, [sp, #48]	; 0x30
   3d674:	ldreq	sl, [r6, r3]
   3d678:	ldr	r3, [sl, #12]
   3d67c:	cmp	r3, #0
   3d680:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d684:	ldr	r2, [pc, #2072]	; 3dea4 <sepol_msg_default_handler@@Base+0x9168>
   3d688:	mov	ip, #1
   3d68c:	ldr	r0, [pc, #2068]	; 3dea8 <sepol_msg_default_handler@@Base+0x916c>
   3d690:	mov	r1, sl
   3d694:	add	r2, pc, r2
   3d698:	str	ip, [sl]
   3d69c:	add	r0, pc, r0
   3d6a0:	add	r2, r2, #924	; 0x39c
   3d6a4:	stmib	sl, {r0, r2}
   3d6a8:	mvn	r4, #0
   3d6ac:	ldr	r2, [pc, #2040]	; 3deac <sepol_msg_default_handler@@Base+0x9170>
   3d6b0:	ldr	r0, [sl, #16]
   3d6b4:	add	r2, pc, r2
   3d6b8:	blx	r3
   3d6bc:	ldr	r3, [sp, #76]	; 0x4c
   3d6c0:	b	3d380 <sepol_msg_default_handler@@Base+0x8644>
   3d6c4:	ldr	r2, [sp, #56]	; 0x38
   3d6c8:	mov	r0, sl
   3d6cc:	ldr	r1, [sp, #52]	; 0x34
   3d6d0:	bl	21e18 <policydb_user_cache@@Base+0x14fc>
   3d6d4:	cmp	r0, #0
   3d6d8:	beq	3d738 <sepol_msg_default_handler@@Base+0x89fc>
   3d6dc:	cmp	sl, #0
   3d6e0:	ldreq	r3, [pc, #2304]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3d6e4:	ldreq	ip, [sp, #48]	; 0x30
   3d6e8:	ldreq	sl, [ip, r3]
   3d6ec:	ldr	r3, [sl, #12]
   3d6f0:	cmp	r3, #0
   3d6f4:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d6f8:	ldr	r2, [pc, #1968]	; 3deb0 <sepol_msg_default_handler@@Base+0x9174>
   3d6fc:	mov	ip, #1
   3d700:	ldr	r0, [pc, #1964]	; 3deb4 <sepol_msg_default_handler@@Base+0x9178>
   3d704:	mov	r1, sl
   3d708:	add	r2, pc, r2
   3d70c:	str	ip, [sl]
   3d710:	add	r0, pc, r0
   3d714:	add	r2, r2, #924	; 0x39c
   3d718:	stmib	sl, {r0, r2}
   3d71c:	mvn	r4, #0
   3d720:	ldr	r2, [pc, #1936]	; 3deb8 <sepol_msg_default_handler@@Base+0x917c>
   3d724:	ldr	r0, [sl, #16]
   3d728:	add	r2, pc, r2
   3d72c:	blx	r3
   3d730:	ldr	r3, [sp, #76]	; 0x4c
   3d734:	b	3d380 <sepol_msg_default_handler@@Base+0x8644>
   3d738:	ldr	r3, [sp, #92]	; 0x5c
   3d73c:	ldr	r8, [r3, #200]	; 0xc8
   3d740:	cmp	r8, #0
   3d744:	beq	3d7c0 <sepol_msg_default_handler@@Base+0x8a84>
   3d748:	ldr	r7, [pc, #1900]	; 3debc <sepol_msg_default_handler@@Base+0x9180>
   3d74c:	ldr	r6, [pc, #1900]	; 3dec0 <sepol_msg_default_handler@@Base+0x9184>
   3d750:	ldr	r4, [pc, #1900]	; 3dec4 <sepol_msg_default_handler@@Base+0x9188>
   3d754:	add	r7, pc, r7
   3d758:	add	r6, pc, r6
   3d75c:	add	r4, pc, r4
   3d760:	ldr	r9, [r8, #4]
   3d764:	cmp	r9, #0
   3d768:	beq	3d7b4 <sepol_msg_default_handler@@Base+0x8a78>
   3d76c:	ldr	r0, [r9, #200]	; 0xc8
   3d770:	mov	r1, r7
   3d774:	mov	r2, r5
   3d778:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d77c:	cmp	r0, #0
   3d780:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d784:	ldr	r0, [r9, #192]	; 0xc0
   3d788:	mov	r1, r6
   3d78c:	mov	r2, r5
   3d790:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d794:	cmp	r0, #0
   3d798:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d79c:	ldr	r0, [r9, #208]	; 0xd0
   3d7a0:	mov	r1, r4
   3d7a4:	mov	r2, r5
   3d7a8:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d7ac:	cmp	r0, #0
   3d7b0:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d7b4:	ldr	r8, [r8, #12]
   3d7b8:	cmp	r8, #0
   3d7bc:	bne	3d760 <sepol_msg_default_handler@@Base+0x8a24>
   3d7c0:	ldr	r3, [sp, #96]	; 0x60
   3d7c4:	mov	r2, r5
   3d7c8:	ldr	r1, [pc, #1784]	; 3dec8 <sepol_msg_default_handler@@Base+0x918c>
   3d7cc:	ldr	r0, [r3, #40]	; 0x28
   3d7d0:	add	r1, pc, r1
   3d7d4:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d7d8:	cmp	r0, #0
   3d7dc:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d7e0:	mov	r0, r5
   3d7e4:	bl	3a5cc <sepol_msg_default_handler@@Base+0x5890>
   3d7e8:	cmp	r0, #0
   3d7ec:	blt	3e07c <sepol_msg_default_handler@@Base+0x9340>
   3d7f0:	ldr	r3, [sp, #92]	; 0x5c
   3d7f4:	mov	r2, r5
   3d7f8:	ldr	r1, [pc, #1740]	; 3decc <sepol_msg_default_handler@@Base+0x9190>
   3d7fc:	ldr	r0, [r3, #32]
   3d800:	add	r1, pc, r1
   3d804:	bl	14b94 <__assert_fail@plt+0x3d24>
   3d808:	cmp	r0, #0
   3d80c:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d810:	ldr	r3, [sp, #96]	; 0x60
   3d814:	ldr	r0, [r3, #244]	; 0xf4
   3d818:	bl	32168 <policydb_user_cache@@Base+0x1184c>
   3d81c:	ldr	r0, [sp, #96]	; 0x60
   3d820:	bl	3299c <policydb_user_cache@@Base+0x12080>
   3d824:	cmp	r0, #0
   3d828:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3d82c:	ldr	ip, [sp, #52]	; 0x34
   3d830:	ldr	r2, [ip, #12]
   3d834:	cmp	r2, #0
   3d838:	beq	3dff8 <sepol_msg_default_handler@@Base+0x92bc>
   3d83c:	cmp	r2, #1
   3d840:	bne	3db64 <sepol_msg_default_handler@@Base+0x8e28>
   3d844:	ldr	r3, [sp, #92]	; 0x5c
   3d848:	mov	r6, r0
   3d84c:	add	r7, r6, #64	; 0x40
   3d850:	lsl	r7, r7, #2
   3d854:	add	r2, r3, r7
   3d858:	ldr	r4, [r2, #4]
   3d85c:	cmp	r4, #0
   3d860:	movne	r8, #0
   3d864:	beq	3da88 <sepol_msg_default_handler@@Base+0x8d4c>
   3d868:	mov	r0, #120	; 0x78
   3d86c:	bl	10d44 <malloc@plt>
   3d870:	subs	fp, r0, #0
   3d874:	beq	3e62c <sepol_msg_default_handler@@Base+0x98f0>
   3d878:	mov	r1, #0
   3d87c:	mov	r2, #120	; 0x78
   3d880:	bl	10de0 <memset@plt>
   3d884:	cmp	r8, #0
   3d888:	strne	fp, [r8, #116]	; 0x74
   3d88c:	ldreq	r3, [sp, #96]	; 0x60
   3d890:	addeq	r3, r3, r7
   3d894:	streq	fp, [r3, #4]
   3d898:	cmp	r6, #5
   3d89c:	addls	pc, pc, r6, lsl #2
   3d8a0:	b	3e5d4 <sepol_msg_default_handler@@Base+0x9898>
   3d8a4:	b	3e5bc <sepol_msg_default_handler@@Base+0x9880>
   3d8a8:	b	3e5b0 <sepol_msg_default_handler@@Base+0x9874>
   3d8ac:	b	3e7a4 <sepol_msg_default_handler@@Base+0x9a68>
   3d8b0:	b	3e790 <sepol_msg_default_handler@@Base+0x9a54>
   3d8b4:	b	3da78 <sepol_msg_default_handler@@Base+0x8d3c>
   3d8b8:	b	3da38 <sepol_msg_default_handler@@Base+0x8cfc>
   3d8bc:	cmp	sl, #0
   3d8c0:	ldreq	r3, [pc, #1824]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3d8c4:	ldreq	ip, [sp, #48]	; 0x30
   3d8c8:	ldreq	sl, [ip, r3]
   3d8cc:	ldr	r3, [sl, #12]
   3d8d0:	cmp	r3, #0
   3d8d4:	beq	3d974 <sepol_msg_default_handler@@Base+0x8c38>
   3d8d8:	ldr	r2, [pc, #1520]	; 3ded0 <sepol_msg_default_handler@@Base+0x9194>
   3d8dc:	mov	ip, #1
   3d8e0:	ldr	r0, [pc, #1516]	; 3ded4 <sepol_msg_default_handler@@Base+0x9198>
   3d8e4:	mov	r1, sl
   3d8e8:	add	r2, pc, r2
   3d8ec:	str	ip, [sl]
   3d8f0:	add	r0, pc, r0
   3d8f4:	add	r2, r2, #924	; 0x39c
   3d8f8:	stmib	sl, {r0, r2}
   3d8fc:	mvn	r4, #0
   3d900:	ldr	r2, [pc, #1488]	; 3ded8 <sepol_msg_default_handler@@Base+0x919c>
   3d904:	ldr	r0, [sl, #16]
   3d908:	add	r2, pc, r2
   3d90c:	blx	r3
   3d910:	ldr	r3, [sp, #76]	; 0x4c
   3d914:	b	3d380 <sepol_msg_default_handler@@Base+0x8644>
   3d918:	cmp	sl, #0
   3d91c:	ldreq	r3, [pc, #1732]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3d920:	ldreq	ip, [sp, #48]	; 0x30
   3d924:	ldreq	sl, [ip, r3]
   3d928:	ldr	r3, [sl, #12]
   3d92c:	cmp	r3, #0
   3d930:	beq	3d974 <sepol_msg_default_handler@@Base+0x8c38>
   3d934:	ldr	r2, [pc, #1440]	; 3dedc <sepol_msg_default_handler@@Base+0x91a0>
   3d938:	mov	ip, #1
   3d93c:	ldr	r0, [pc, #1436]	; 3dee0 <sepol_msg_default_handler@@Base+0x91a4>
   3d940:	mov	r1, sl
   3d944:	add	r2, pc, r2
   3d948:	str	ip, [sl]
   3d94c:	add	r0, pc, r0
   3d950:	add	r2, r2, #924	; 0x39c
   3d954:	stmib	sl, {r0, r2}
   3d958:	mvn	r4, #0
   3d95c:	ldr	r2, [pc, #1408]	; 3dee4 <sepol_msg_default_handler@@Base+0x91a8>
   3d960:	ldr	r0, [sl, #16]
   3d964:	add	r2, pc, r2
   3d968:	blx	r3
   3d96c:	ldr	r3, [sp, #76]	; 0x4c
   3d970:	b	3d380 <sepol_msg_default_handler@@Base+0x8644>
   3d974:	mov	r3, r6
   3d978:	mvn	r4, #0
   3d97c:	b	3d380 <sepol_msg_default_handler@@Base+0x8644>
   3d980:	cmp	sl, #0
   3d984:	ldreq	r3, [pc, #1628]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3d988:	ldreq	ip, [sp, #48]	; 0x30
   3d98c:	ldreq	sl, [ip, r3]
   3d990:	ldr	r3, [sl, #12]
   3d994:	cmp	r3, #0
   3d998:	beq	3d974 <sepol_msg_default_handler@@Base+0x8c38>
   3d99c:	ldr	r2, [pc, #1348]	; 3dee8 <sepol_msg_default_handler@@Base+0x91ac>
   3d9a0:	mov	ip, #1
   3d9a4:	ldr	r0, [pc, #1344]	; 3deec <sepol_msg_default_handler@@Base+0x91b0>
   3d9a8:	mov	r1, sl
   3d9ac:	add	r2, pc, r2
   3d9b0:	str	ip, [sl]
   3d9b4:	add	r0, pc, r0
   3d9b8:	add	r2, r2, #924	; 0x39c
   3d9bc:	stmib	sl, {r0, r2}
   3d9c0:	mvn	r4, #0
   3d9c4:	ldr	r2, [pc, #1316]	; 3def0 <sepol_msg_default_handler@@Base+0x91b4>
   3d9c8:	ldr	r0, [sl, #16]
   3d9cc:	add	r2, pc, r2
   3d9d0:	blx	r3
   3d9d4:	ldr	r3, [sp, #76]	; 0x4c
   3d9d8:	b	3d380 <sepol_msg_default_handler@@Base+0x8644>
   3d9dc:	cmp	sl, #0
   3d9e0:	ldreq	r3, [pc, #1536]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3d9e4:	ldreq	r6, [sp, #48]	; 0x30
   3d9e8:	ldreq	sl, [r6, r3]
   3d9ec:	ldr	r3, [sl, #12]
   3d9f0:	cmp	r3, #0
   3d9f4:	beq	3d978 <sepol_msg_default_handler@@Base+0x8c3c>
   3d9f8:	ldr	r2, [pc, #1268]	; 3def4 <sepol_msg_default_handler@@Base+0x91b8>
   3d9fc:	mov	ip, #1
   3da00:	ldr	r0, [pc, #1264]	; 3def8 <sepol_msg_default_handler@@Base+0x91bc>
   3da04:	mov	r1, sl
   3da08:	add	r2, pc, r2
   3da0c:	str	ip, [sl]
   3da10:	add	r0, pc, r0
   3da14:	add	r2, r2, #924	; 0x39c
   3da18:	stmib	sl, {r0, r2}
   3da1c:	mvn	r4, #0
   3da20:	ldr	r2, [pc, #1236]	; 3defc <sepol_msg_default_handler@@Base+0x91c0>
   3da24:	ldr	r0, [sl, #16]
   3da28:	add	r2, pc, r2
   3da2c:	blx	r3
   3da30:	ldr	r3, [sp, #76]	; 0x4c
   3da34:	b	3d380 <sepol_msg_default_handler@@Base+0x8644>
   3da38:	ldr	r0, [r4]
   3da3c:	bl	10dd4 <__strdup@plt>
   3da40:	cmp	r0, #0
   3da44:	str	r0, [fp]
   3da48:	beq	3e738 <sepol_msg_default_handler@@Base+0x99fc>
   3da4c:	add	r0, fp, #36	; 0x24
   3da50:	add	r1, r4, #36	; 0x24
   3da54:	mov	r2, r5
   3da58:	bl	11534 <__assert_fail@plt+0x6c4>
   3da5c:	cmp	r0, #0
   3da60:	bne	3e6e0 <sepol_msg_default_handler@@Base+0x99a4>
   3da64:	ldr	r4, [r4, #116]	; 0x74
   3da68:	cmp	r4, #0
   3da6c:	beq	3da84 <sepol_msg_default_handler@@Base+0x8d48>
   3da70:	mov	r8, fp
   3da74:	b	3d868 <sepol_msg_default_handler@@Base+0x8b2c>
   3da78:	ldr	r3, [r4]
   3da7c:	str	r3, [fp]
   3da80:	b	3da4c <sepol_msg_default_handler@@Base+0x8d10>
   3da84:	ldr	r3, [sp, #92]	; 0x5c
   3da88:	add	r6, r6, #1
   3da8c:	cmp	r6, #9
   3da90:	bne	3d84c <sepol_msg_default_handler@@Base+0x8b10>
   3da94:	ldr	r6, [r3, #296]	; 0x128
   3da98:	cmp	r6, #0
   3da9c:	beq	3dd40 <sepol_msg_default_handler@@Base+0x9004>
   3daa0:	mov	r8, #0
   3daa4:	mov	r7, r8
   3daa8:	mov	r0, #12
   3daac:	bl	10d44 <malloc@plt>
   3dab0:	subs	r4, r0, #0
   3dab4:	beq	3dce8 <sepol_msg_default_handler@@Base+0x8fac>
   3dab8:	mov	r3, r4
   3dabc:	str	r7, [r3], #4
   3dac0:	str	r7, [r4, #4]
   3dac4:	str	r7, [r3, #4]
   3dac8:	ldr	r0, [r6]
   3dacc:	bl	10dd4 <__strdup@plt>
   3dad0:	cmp	r0, #0
   3dad4:	str	r0, [r4]
   3dad8:	beq	3dc88 <sepol_msg_default_handler@@Base+0x8f4c>
   3dadc:	cmp	r8, #0
   3dae0:	strne	r4, [r8, #8]
   3dae4:	ldr	r8, [r6, #4]
   3dae8:	ldreq	r3, [sp, #96]	; 0x60
   3daec:	streq	r4, [r3, #296]	; 0x128
   3daf0:	cmp	r8, #0
   3daf4:	movne	fp, #0
   3daf8:	beq	3dc74 <sepol_msg_default_handler@@Base+0x8f38>
   3dafc:	mov	r0, #120	; 0x78
   3db00:	bl	10d44 <malloc@plt>
   3db04:	subs	r9, r0, #0
   3db08:	beq	3dc1c <sepol_msg_default_handler@@Base+0x8ee0>
   3db0c:	mov	r1, #0
   3db10:	mov	r2, #120	; 0x78
   3db14:	bl	10de0 <memset@plt>
   3db18:	ldr	r0, [r8]
   3db1c:	bl	10dd4 <__strdup@plt>
   3db20:	cmp	r0, #0
   3db24:	str	r0, [r9]
   3db28:	beq	3dbbc <sepol_msg_default_handler@@Base+0x8e80>
   3db2c:	ldr	r3, [r8, #32]
   3db30:	add	r1, r8, #36	; 0x24
   3db34:	add	r0, r9, #36	; 0x24
   3db38:	mov	r2, r5
   3db3c:	str	r3, [r9, #32]
   3db40:	bl	11534 <__assert_fail@plt+0x6c4>
   3db44:	cmp	fp, #0
   3db48:	strne	r9, [fp, #116]	; 0x74
   3db4c:	ldr	r8, [r8, #116]	; 0x74
   3db50:	streq	r9, [r4, #4]
   3db54:	cmp	r8, #0
   3db58:	beq	3dc74 <sepol_msg_default_handler@@Base+0x8f38>
   3db5c:	mov	fp, r9
   3db60:	b	3dafc <sepol_msg_default_handler@@Base+0x8dc0>
   3db64:	ldr	r3, [sp, #100]	; 0x64
   3db68:	cmp	r3, #0
   3db6c:	ldreq	r3, [pc, #1140]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3db70:	ldreq	r6, [sp, #48]	; 0x30
   3db74:	ldreq	r3, [r6, r3]
   3db78:	ldr	ip, [r3, #12]
   3db7c:	cmp	ip, #0
   3db80:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3db84:	ldr	r2, [pc, #884]	; 3df00 <sepol_msg_default_handler@@Base+0x91c4>
   3db88:	mov	lr, #1
   3db8c:	ldr	r0, [pc, #880]	; 3df04 <sepol_msg_default_handler@@Base+0x91c8>
   3db90:	mov	r1, r3
   3db94:	add	r2, pc, r2
   3db98:	str	lr, [r3]
   3db9c:	add	r0, pc, r0
   3dba0:	add	r2, r2, #984	; 0x3d8
   3dba4:	stmib	r3, {r0, r2}
   3dba8:	ldr	r2, [pc, #856]	; 3df08 <sepol_msg_default_handler@@Base+0x91cc>
   3dbac:	ldr	r0, [r3, #16]
   3dbb0:	add	r2, pc, r2
   3dbb4:	blx	ip
   3dbb8:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3dbbc:	ldr	r3, [sp, #100]	; 0x64
   3dbc0:	cmp	r3, #0
   3dbc4:	ldreq	r3, [pc, #1052]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3dbc8:	ldreq	r6, [sp, #48]	; 0x30
   3dbcc:	ldreq	r3, [r6, r3]
   3dbd0:	ldr	ip, [r3, #12]
   3dbd4:	cmp	ip, #0
   3dbd8:	beq	3dc10 <sepol_msg_default_handler@@Base+0x8ed4>
   3dbdc:	ldr	r2, [pc, #808]	; 3df0c <sepol_msg_default_handler@@Base+0x91d0>
   3dbe0:	mov	lr, #1
   3dbe4:	ldr	r0, [pc, #804]	; 3df10 <sepol_msg_default_handler@@Base+0x91d4>
   3dbe8:	mov	r1, r3
   3dbec:	add	r2, pc, r2
   3dbf0:	str	lr, [r3]
   3dbf4:	add	r0, pc, r0
   3dbf8:	add	r2, r2, #1000	; 0x3e8
   3dbfc:	stmib	r3, {r0, r2}
   3dc00:	ldr	r2, [pc, #780]	; 3df14 <sepol_msg_default_handler@@Base+0x91d8>
   3dc04:	ldr	r0, [r3, #16]
   3dc08:	add	r2, pc, r2
   3dc0c:	blx	ip
   3dc10:	mov	r0, r9
   3dc14:	bl	10ca8 <free@plt>
   3dc18:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3dc1c:	ldr	r3, [sp, #100]	; 0x64
   3dc20:	cmp	r3, #0
   3dc24:	ldreq	r3, [pc, #956]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3dc28:	ldreq	ip, [sp, #48]	; 0x30
   3dc2c:	ldreq	r3, [ip, r3]
   3dc30:	ldr	ip, [r3, #12]
   3dc34:	cmp	ip, #0
   3dc38:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3dc3c:	ldr	r2, [pc, #724]	; 3df18 <sepol_msg_default_handler@@Base+0x91dc>
   3dc40:	mov	lr, #1
   3dc44:	ldr	r0, [pc, #720]	; 3df1c <sepol_msg_default_handler@@Base+0x91e0>
   3dc48:	mov	r1, r3
   3dc4c:	add	r2, pc, r2
   3dc50:	str	lr, [r3]
   3dc54:	add	r0, pc, r0
   3dc58:	add	r2, r2, #1000	; 0x3e8
   3dc5c:	stmib	r3, {r0, r2}
   3dc60:	ldr	r2, [pc, #696]	; 3df20 <sepol_msg_default_handler@@Base+0x91e4>
   3dc64:	ldr	r0, [r3, #16]
   3dc68:	add	r2, pc, r2
   3dc6c:	blx	ip
   3dc70:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3dc74:	ldr	r6, [r6, #8]
   3dc78:	cmp	r6, #0
   3dc7c:	beq	3dd40 <sepol_msg_default_handler@@Base+0x9004>
   3dc80:	mov	r8, r4
   3dc84:	b	3daa8 <sepol_msg_default_handler@@Base+0x8d6c>
   3dc88:	mov	r0, r4
   3dc8c:	bl	10ca8 <free@plt>
   3dc90:	ldr	r3, [sp, #100]	; 0x64
   3dc94:	cmp	r3, #0
   3dc98:	ldreq	r3, [pc, #840]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3dc9c:	ldreq	r6, [sp, #48]	; 0x30
   3dca0:	ldreq	r3, [r6, r3]
   3dca4:	ldr	ip, [r3, #12]
   3dca8:	cmp	ip, #0
   3dcac:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3dcb0:	ldr	r2, [pc, #620]	; 3df24 <sepol_msg_default_handler@@Base+0x91e8>
   3dcb4:	mov	lr, #1
   3dcb8:	ldr	r0, [pc, #616]	; 3df28 <sepol_msg_default_handler@@Base+0x91ec>
   3dcbc:	mov	r1, r3
   3dcc0:	add	r2, pc, r2
   3dcc4:	str	lr, [r3]
   3dcc8:	add	r0, pc, r0
   3dccc:	add	r2, r2, #1000	; 0x3e8
   3dcd0:	stmib	r3, {r0, r2}
   3dcd4:	ldr	r2, [pc, #592]	; 3df2c <sepol_msg_default_handler@@Base+0x91f0>
   3dcd8:	ldr	r0, [r3, #16]
   3dcdc:	add	r2, pc, r2
   3dce0:	blx	ip
   3dce4:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3dce8:	ldr	r3, [sp, #100]	; 0x64
   3dcec:	cmp	r3, #0
   3dcf0:	ldreq	r3, [pc, #752]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3dcf4:	ldreq	ip, [sp, #48]	; 0x30
   3dcf8:	ldreq	r3, [ip, r3]
   3dcfc:	ldr	ip, [r3, #12]
   3dd00:	cmp	ip, #0
   3dd04:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3dd08:	ldr	r2, [pc, #544]	; 3df30 <sepol_msg_default_handler@@Base+0x91f4>
   3dd0c:	mov	lr, #1
   3dd10:	ldr	r0, [pc, #540]	; 3df34 <sepol_msg_default_handler@@Base+0x91f8>
   3dd14:	mov	r1, r3
   3dd18:	add	r2, pc, r2
   3dd1c:	str	lr, [r3]
   3dd20:	add	r0, pc, r0
   3dd24:	add	r2, r2, #1000	; 0x3e8
   3dd28:	stmib	r3, {r0, r2}
   3dd2c:	ldr	r2, [pc, #516]	; 3df38 <sepol_msg_default_handler@@Base+0x91fc>
   3dd30:	ldr	r0, [r3, #16]
   3dd34:	add	r2, pc, r2
   3dd38:	blx	ip
   3dd3c:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3dd40:	ldr	r7, [sp, #96]	; 0x60
   3dd44:	ldr	r8, [r7, #52]	; 0x34
   3dd48:	lsl	r6, r8, #3
   3dd4c:	mov	r0, r6
   3dd50:	bl	10d44 <malloc@plt>
   3dd54:	mov	r4, r0
   3dd58:	mov	r0, r6
   3dd5c:	str	r4, [r7, #308]	; 0x134
   3dd60:	bl	10d44 <malloc@plt>
   3dd64:	cmp	r4, #0
   3dd68:	str	r0, [r7, #304]	; 0x130
   3dd6c:	beq	3e168 <sepol_msg_default_handler@@Base+0x942c>
   3dd70:	cmp	r0, #0
   3dd74:	beq	3e168 <sepol_msg_default_handler@@Base+0x942c>
   3dd78:	cmp	r8, #0
   3dd7c:	movne	r6, #0
   3dd80:	movne	r3, r0
   3dd84:	movne	r4, r6
   3dd88:	beq	3e134 <sepol_msg_default_handler@@Base+0x93f8>
   3dd8c:	lsl	r0, r6, #3
   3dd90:	strb	r4, [r3, r6, lsl #3]
   3dd94:	add	ip, r3, r0
   3dd98:	mov	r1, r6
   3dd9c:	add	r3, ip, #2
   3dda0:	mov	r2, #1
   3dda4:	strb	r4, [ip, #1]
   3dda8:	strb	r4, [r3], #1
   3ddac:	strb	r4, [r3], #1
   3ddb0:	strb	r4, [r3], #1
   3ddb4:	strb	r4, [r3], #1
   3ddb8:	strb	r4, [r3], #1
   3ddbc:	strb	r4, [r3]
   3ddc0:	ldr	r3, [sp, #96]	; 0x60
   3ddc4:	ldr	lr, [r3, #308]	; 0x134
   3ddc8:	add	ip, lr, r0
   3ddcc:	add	r3, ip, #2
   3ddd0:	strb	r4, [lr, r6, lsl #3]
   3ddd4:	strb	r4, [ip, #1]
   3ddd8:	strb	r4, [r3], #1
   3dddc:	strb	r4, [r3], #1
   3dde0:	strb	r4, [r3], #1
   3dde4:	strb	r4, [r3], #1
   3dde8:	strb	r4, [r3], #1
   3ddec:	strb	r4, [r3]
   3ddf0:	ldr	r3, [sp, #96]	; 0x60
   3ddf4:	ldr	r3, [r3, #304]	; 0x130
   3ddf8:	add	r0, r3, r0
   3ddfc:	bl	13c24 <__assert_fail@plt+0x2db4>
   3de00:	cmp	r0, #0
   3de04:	bne	3e0d8 <sepol_msg_default_handler@@Base+0x939c>
   3de08:	ldr	r7, [sp, #96]	; 0x60
   3de0c:	add	r6, r6, #1
   3de10:	ldr	r3, [r7, #52]	; 0x34
   3de14:	cmp	r3, r6
   3de18:	bls	3e134 <sepol_msg_default_handler@@Base+0x93f8>
   3de1c:	ldr	r3, [r7, #304]	; 0x130
   3de20:	b	3dd8c <sepol_msg_default_handler@@Base+0x9050>
   3de24:	andeq	ip, r1, r8, lsr r1
   3de28:	strheq	r0, [r0], -ip
   3de2c:	andeq	sl, r0, r8, asr #1
   3de30:	andeq	r9, r0, r0, asr #11
   3de34:	andeq	r6, r0, r0, lsr #32
   3de38:			; <UNDEFINED> instruction: 0x00009eb4
   3de3c:	andeq	r9, r0, r0, asr r4
   3de40:			; <UNDEFINED> instruction: 0x00005eb0
   3de44:	andeq	r6, r0, r8, lsl #14
   3de48:			; <UNDEFINED> instruction: 0xffffa8d4
   3de4c:	andeq	r9, r0, r8, asr #6
   3de50:	andeq	r9, r0, r8, lsl #24
   3de54:	andeq	r9, r0, r0, lsr #15
   3de58:			; <UNDEFINED> instruction: 0xffff9f4c
   3de5c:			; <UNDEFINED> instruction: 0xffff86a8
   3de60:			; <UNDEFINED> instruction: 0xffffada0
   3de64:			; <UNDEFINED> instruction: 0xffff9d70
   3de68:			; <UNDEFINED> instruction: 0xffffa408
   3de6c:	andeq	r9, r0, r0, asr r2
   3de70:			; <UNDEFINED> instruction: 0x00005cb0
   3de74:	andeq	r9, r0, r8, ror #22
   3de78:			; <UNDEFINED> instruction: 0xfffff31c
   3de7c:			; <UNDEFINED> instruction: 0xffff9b20
   3de80:			; <UNDEFINED> instruction: 0xffff9740
   3de84:			; <UNDEFINED> instruction: 0xffffb370
   3de88:			; <UNDEFINED> instruction: 0xffffaab8
   3de8c:	andeq	r9, r0, ip, lsr r1
   3de90:	muleq	r0, ip, fp
   3de94:	andeq	r9, r0, r4, asr sl
   3de98:			; <UNDEFINED> instruction: 0xffffbda8
   3de9c:			; <UNDEFINED> instruction: 0xffff94d0
   3dea0:			; <UNDEFINED> instruction: 0xffff9f80
   3dea4:	andeq	r9, r0, r0, ror r0
   3dea8:	ldrdeq	r5, [r0], -r0
   3deac:	andeq	r9, r0, ip, lsr #19
   3deb0:	strdeq	r8, [r0], -ip
   3deb4:	andeq	r5, r0, ip, asr sl
   3deb8:	andeq	r9, r0, r4, lsl r9
   3debc:			; <UNDEFINED> instruction: 0xffff9bd8
   3dec0:			; <UNDEFINED> instruction: 0xfffff0b8
   3dec4:			; <UNDEFINED> instruction: 0xffffbc54
   3dec8:			; <UNDEFINED> instruction: 0xffff81c8
   3decc:			; <UNDEFINED> instruction: 0xffffef28
   3ded0:	andeq	r8, r0, ip, lsl lr
   3ded4:	andeq	r5, r0, ip, ror r8
   3ded8:	ldrdeq	r6, [r0], -r4
   3dedc:	andeq	r8, r0, r0, asr #27
   3dee0:	andeq	r5, r0, r0, lsr #16
   3dee4:	andeq	r6, r0, r8, ror r0
   3dee8:	andeq	r8, r0, r8, asr sp
   3deec:			; <UNDEFINED> instruction: 0x000057b8
   3def0:	andeq	r6, r0, r0, lsl r0
   3def4:	strdeq	r8, [r0], -ip
   3def8:	andeq	r5, r0, ip, asr r7
   3defc:			; <UNDEFINED> instruction: 0x00005fb4
   3df00:	andeq	r8, r0, r0, ror fp
   3df04:	ldrdeq	r5, [r0], -r0
   3df08:	andeq	r7, r0, ip, lsr #18
   3df0c:	andeq	r8, r0, r8, lsl fp
   3df10:	andeq	r5, r0, r8, ror r5
   3df14:	ldrdeq	r5, [r0], -r4
   3df18:			; <UNDEFINED> instruction: 0x00008ab8
   3df1c:	andeq	r5, r0, r8, lsl r5
   3df20:	andeq	r5, r0, r4, ror sp
   3df24:	andeq	r8, r0, r4, asr #20
   3df28:	andeq	r5, r0, r4, lsr #9
   3df2c:	andeq	r5, r0, r0, lsl #26
   3df30:	andeq	r8, r0, ip, ror #19
   3df34:	andeq	r5, r0, ip, asr #8
   3df38:	andeq	r5, r0, r8, lsr #25
   3df3c:	andeq	r8, r0, ip, asr r6
   3df40:	strheq	r5, [r0], -ip
   3df44:			; <UNDEFINED> instruction: 0x00008fbc
   3df48:	andeq	r8, r0, r0, lsl #12
   3df4c:	andeq	r5, r0, r0, rrx
   3df50:			; <UNDEFINED> instruction: 0x000058b8
   3df54:			; <UNDEFINED> instruction: 0xffff76a4
   3df58:	andeq	r8, r0, r0, ror r5
   3df5c:	ldrdeq	r4, [r0], -r0
   3df60:	andeq	r5, r0, r8, lsr #16
   3df64:	andeq	r8, r0, r8, lsr r4
   3df68:	muleq	r0, r8, lr
   3df6c:	strdeq	r5, [r0], -r4
   3df70:	andeq	r8, r0, r4, asr #7
   3df74:	andeq	r4, r0, r4, lsr #28
   3df78:	andeq	r5, r0, r0, lsl #13
   3df7c:	andeq	r8, r0, r8, lsl r3
   3df80:	andeq	r4, r0, r8, ror sp
   3df84:	ldrdeq	r5, [r0], -r4
   3df88:	andeq	r8, r0, r8, lsr #5
   3df8c:	andeq	r4, r0, r8, lsl #26
   3df90:	andeq	r5, r0, r4, ror #10
   3df94:	andeq	r8, r0, r0, asr r2
   3df98:			; <UNDEFINED> instruction: 0x00004cb0
   3df9c:	andeq	r5, r0, ip, lsl #10
   3dfa0:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   3dfa4:	andeq	r4, r0, r8, lsr ip
   3dfa8:	andeq	r8, r0, r0, asr fp
   3dfac:	andeq	r8, r0, ip, ror r1
   3dfb0:	ldrdeq	r4, [r0], -ip
   3dfb4:	andeq	r5, r0, r8, lsr r4
   3dfb8:	andeq	r8, r0, r0, lsl #2
   3dfbc:	andeq	r4, r0, r0, ror #22
   3dfc0:	muleq	r0, ip, sl
   3dfc4:	andeq	r8, r0, r8, lsr #1
   3dfc8:	andeq	r4, r0, r8, lsl #22
   3dfcc:	andeq	r5, r0, r4, ror #6
   3dfd0:	andeq	r8, r0, r0, asr r0
   3dfd4:			; <UNDEFINED> instruction: 0x00004ab0
   3dfd8:	andeq	r8, r0, r8, asr #19
   3dfdc:	strdeq	r7, [r0], -r4
   3dfe0:	andeq	r4, r0, r4, asr sl
   3dfe4:			; <UNDEFINED> instruction: 0x000052b0
   3dfe8:	andeq	r0, r0, ip, asr #1
   3dfec:	muleq	r0, ip, pc	; <UNPREDICTABLE>
   3dff0:	strdeq	r4, [r0], -ip
   3dff4:	andeq	r5, r0, r8, asr r2
   3dff8:	ldr	r3, [sp, #92]	; 0x5c
   3dffc:	mov	r6, r2
   3e000:	add	r8, r6, #64	; 0x40
   3e004:	lsl	r8, r8, #2
   3e008:	add	r2, r3, r8
   3e00c:	ldr	r4, [r2, #4]
   3e010:	cmp	r4, #0
   3e014:	subne	r7, r6, #1
   3e018:	movne	fp, #0
   3e01c:	beq	3e28c <sepol_msg_default_handler@@Base+0x9550>
   3e020:	mov	r0, #120	; 0x78
   3e024:	bl	10d44 <malloc@plt>
   3e028:	subs	r9, r0, #0
   3e02c:	beq	3e42c <sepol_msg_default_handler@@Base+0x96f0>
   3e030:	mov	r1, #0
   3e034:	mov	r2, #120	; 0x78
   3e038:	bl	10de0 <memset@plt>
   3e03c:	cmp	fp, #0
   3e040:	strne	r9, [fp, #116]	; 0x74
   3e044:	ldreq	r3, [sp, #96]	; 0x60
   3e048:	addeq	r3, r3, r8
   3e04c:	streq	r9, [r3, #4]
   3e050:	cmp	r7, #7
   3e054:	addls	pc, pc, r7, lsl #2
   3e058:	b	3e414 <sepol_msg_default_handler@@Base+0x96d8>
   3e05c:	b	3e390 <sepol_msg_default_handler@@Base+0x9654>
   3e060:	b	3e374 <sepol_msg_default_handler@@Base+0x9638>
   3e064:	b	3e390 <sepol_msg_default_handler@@Base+0x9654>
   3e068:	b	3e368 <sepol_msg_default_handler@@Base+0x962c>
   3e06c:	b	3e2f4 <sepol_msg_default_handler@@Base+0x95b8>
   3e070:	b	3e244 <sepol_msg_default_handler@@Base+0x9508>
   3e074:	b	3e200 <sepol_msg_default_handler@@Base+0x94c4>
   3e078:	b	3e4dc <sepol_msg_default_handler@@Base+0x97a0>
   3e07c:	cmp	sl, #0
   3e080:	ldreq	r3, [pc, #-160]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3e084:	ldreq	r6, [sp, #48]	; 0x30
   3e088:	ldreq	sl, [r6, r3]
   3e08c:	ldr	r3, [sl, #12]
   3e090:	cmp	r3, #0
   3e094:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e098:	ldr	r2, [pc, #-356]	; 3df3c <sepol_msg_default_handler@@Base+0x9200>
   3e09c:	mov	ip, #1
   3e0a0:	ldr	r0, [pc, #-360]	; 3df40 <sepol_msg_default_handler@@Base+0x9204>
   3e0a4:	mov	r1, sl
   3e0a8:	add	r2, pc, r2
   3e0ac:	str	ip, [sl]
   3e0b0:	add	r0, pc, r0
   3e0b4:	add	r2, r2, #924	; 0x39c
   3e0b8:	stmib	sl, {r0, r2}
   3e0bc:	mvn	r4, #0
   3e0c0:	ldr	r2, [pc, #-388]	; 3df44 <sepol_msg_default_handler@@Base+0x9208>
   3e0c4:	ldr	r0, [sl, #16]
   3e0c8:	add	r2, pc, r2
   3e0cc:	blx	r3
   3e0d0:	ldr	r3, [sp, #76]	; 0x4c
   3e0d4:	b	3d380 <sepol_msg_default_handler@@Base+0x8644>
   3e0d8:	cmp	sl, #0
   3e0dc:	ldreq	r3, [pc, #-252]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3e0e0:	ldreq	r6, [sp, #48]	; 0x30
   3e0e4:	ldreq	sl, [r6, r3]
   3e0e8:	ldr	r3, [sl, #12]
   3e0ec:	cmp	r3, #0
   3e0f0:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e0f4:	ldr	r2, [pc, #-436]	; 3df48 <sepol_msg_default_handler@@Base+0x920c>
   3e0f8:	mov	ip, #1
   3e0fc:	ldr	r0, [pc, #-440]	; 3df4c <sepol_msg_default_handler@@Base+0x9210>
   3e100:	mov	r1, sl
   3e104:	add	r2, pc, r2
   3e108:	str	ip, [sl]
   3e10c:	add	r0, pc, r0
   3e110:	add	r2, r2, #924	; 0x39c
   3e114:	stmib	sl, {r0, r2}
   3e118:	mvn	r4, #0
   3e11c:	ldr	r2, [pc, #-468]	; 3df50 <sepol_msg_default_handler@@Base+0x9214>
   3e120:	ldr	r0, [sl, #16]
   3e124:	add	r2, pc, r2
   3e128:	blx	r3
   3e12c:	ldr	r3, [sp, #76]	; 0x4c
   3e130:	b	3d380 <sepol_msg_default_handler@@Base+0x8644>
   3e134:	ldr	r1, [pc, #-488]	; 3df54 <sepol_msg_default_handler@@Base+0x9218>
   3e138:	mov	r2, r5
   3e13c:	ldr	r0, [r7, #48]	; 0x30
   3e140:	add	r1, pc, r1
   3e144:	bl	14b94 <__assert_fail@plt+0x3d24>
   3e148:	cmp	r0, #0
   3e14c:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e150:	ldr	ip, [sp, #192]	; 0xc0
   3e154:	cmp	ip, #0
   3e158:	bne	3e1c4 <sepol_msg_default_handler@@Base+0x9488>
   3e15c:	mov	r4, ip
   3e160:	ldr	r3, [sp, #76]	; 0x4c
   3e164:	b	3d380 <sepol_msg_default_handler@@Base+0x8644>
   3e168:	cmp	sl, #0
   3e16c:	ldreq	r3, [pc, #-396]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3e170:	ldreq	ip, [sp, #48]	; 0x30
   3e174:	ldreq	sl, [ip, r3]
   3e178:	ldr	r3, [sl, #12]
   3e17c:	cmp	r3, #0
   3e180:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e184:	ldr	r2, [pc, #-564]	; 3df58 <sepol_msg_default_handler@@Base+0x921c>
   3e188:	mov	ip, #1
   3e18c:	ldr	r0, [pc, #-568]	; 3df5c <sepol_msg_default_handler@@Base+0x9220>
   3e190:	mov	r1, sl
   3e194:	add	r2, pc, r2
   3e198:	str	ip, [sl]
   3e19c:	add	r0, pc, r0
   3e1a0:	add	r2, r2, #924	; 0x39c
   3e1a4:	stmib	sl, {r0, r2}
   3e1a8:	mvn	r4, #0
   3e1ac:	ldr	r2, [pc, #-596]	; 3df60 <sepol_msg_default_handler@@Base+0x9224>
   3e1b0:	ldr	r0, [sl, #16]
   3e1b4:	add	r2, pc, r2
   3e1b8:	blx	r3
   3e1bc:	ldr	r3, [sp, #76]	; 0x4c
   3e1c0:	b	3d380 <sepol_msg_default_handler@@Base+0x8644>
   3e1c4:	mov	r0, sl
   3e1c8:	ldr	r1, [sp, #96]	; 0x60
   3e1cc:	bl	408e8 <sepol_msg_default_handler@@Base+0xbbac>
   3e1d0:	cmp	r0, #0
   3e1d4:	bne	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e1d8:	ldr	r1, [sp, #96]	; 0x60
   3e1dc:	mov	r0, sl
   3e1e0:	ldr	r3, [r1, #200]	; 0xc8
   3e1e4:	ldr	r3, [r3]
   3e1e8:	ldr	r2, [r3, #12]
   3e1ec:	bl	42548 <sepol_msg_default_handler@@Base+0xd80c>
   3e1f0:	ldr	r3, [sp, #76]	; 0x4c
   3e1f4:	subs	r4, r0, #0
   3e1f8:	mvnne	r4, #0
   3e1fc:	b	3d380 <sepol_msg_default_handler@@Base+0x8644>
   3e200:	ldrd	r0, [r4]
   3e204:	ldrh	r2, [r4, #8]
   3e208:	ldrh	r3, [r4, #10]
   3e20c:	strd	r0, [r9]
   3e210:	strh	r2, [r9, #8]
   3e214:	strh	r3, [r9, #10]
   3e218:	add	r0, r9, #36	; 0x24
   3e21c:	add	r1, r4, #36	; 0x24
   3e220:	mov	r2, r5
   3e224:	bl	11534 <__assert_fail@plt+0x6c4>
   3e228:	cmp	r0, #0
   3e22c:	bne	3e29c <sepol_msg_default_handler@@Base+0x9560>
   3e230:	ldr	r4, [r4, #116]	; 0x74
   3e234:	cmp	r4, #0
   3e238:	beq	3e288 <sepol_msg_default_handler@@Base+0x954c>
   3e23c:	mov	fp, r9
   3e240:	b	3e020 <sepol_msg_default_handler@@Base+0x92e4>
   3e244:	ldr	r2, [r4]
   3e248:	ldr	r3, [r4, #16]
   3e24c:	str	r2, [r9]
   3e250:	ldr	r2, [r4, #4]
   3e254:	str	r2, [r9, #4]
   3e258:	ldr	r2, [r4, #8]
   3e25c:	str	r2, [r9, #8]
   3e260:	ldr	r2, [r4, #12]
   3e264:	str	r3, [r9, #16]
   3e268:	ldr	r3, [r4, #20]
   3e26c:	str	r2, [r9, #12]
   3e270:	str	r3, [r9, #20]
   3e274:	ldr	r3, [r4, #24]
   3e278:	str	r3, [r9, #24]
   3e27c:	ldr	r3, [r4, #28]
   3e280:	str	r3, [r9, #28]
   3e284:	b	3e218 <sepol_msg_default_handler@@Base+0x94dc>
   3e288:	ldr	r3, [sp, #92]	; 0x5c
   3e28c:	add	r6, r6, #1
   3e290:	cmp	r6, #9
   3e294:	bne	3e000 <sepol_msg_default_handler@@Base+0x92c4>
   3e298:	b	3da94 <sepol_msg_default_handler@@Base+0x8d58>
   3e29c:	ldr	r3, [sp, #100]	; 0x64
   3e2a0:	cmp	r3, #0
   3e2a4:	ldreq	r3, [pc, #-708]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3e2a8:	ldreq	r6, [sp, #48]	; 0x30
   3e2ac:	ldreq	r3, [r6, r3]
   3e2b0:	ldr	ip, [r3, #12]
   3e2b4:	cmp	ip, #0
   3e2b8:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e2bc:	ldr	r2, [pc, #-864]	; 3df64 <sepol_msg_default_handler@@Base+0x9228>
   3e2c0:	mov	lr, #1
   3e2c4:	ldr	r0, [pc, #-868]	; 3df68 <sepol_msg_default_handler@@Base+0x922c>
   3e2c8:	mov	r1, r3
   3e2cc:	add	r2, pc, r2
   3e2d0:	str	lr, [r3]
   3e2d4:	add	r0, pc, r0
   3e2d8:	add	r2, r2, #940	; 0x3ac
   3e2dc:	stmib	r3, {r0, r2}
   3e2e0:	ldr	r2, [pc, #-892]	; 3df6c <sepol_msg_default_handler@@Base+0x9230>
   3e2e4:	ldr	r0, [r3, #16]
   3e2e8:	add	r2, pc, r2
   3e2ec:	blx	ip
   3e2f0:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e2f4:	ldr	r3, [r4, #32]
   3e2f8:	ldr	r0, [r4]
   3e2fc:	str	r3, [r9, #32]
   3e300:	bl	10dd4 <__strdup@plt>
   3e304:	cmp	r0, #0
   3e308:	str	r0, [r9]
   3e30c:	bne	3e218 <sepol_msg_default_handler@@Base+0x94dc>
   3e310:	ldr	r3, [sp, #100]	; 0x64
   3e314:	cmp	r3, #0
   3e318:	ldreq	r3, [pc, #-824]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3e31c:	ldreq	ip, [sp, #48]	; 0x30
   3e320:	ldreq	r3, [ip, r3]
   3e324:	ldr	ip, [r3, #12]
   3e328:	cmp	ip, #0
   3e32c:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e330:	ldr	r2, [pc, #-968]	; 3df70 <sepol_msg_default_handler@@Base+0x9234>
   3e334:	mov	lr, #1
   3e338:	ldr	r0, [pc, #-972]	; 3df74 <sepol_msg_default_handler@@Base+0x9238>
   3e33c:	mov	r1, r3
   3e340:	add	r2, pc, r2
   3e344:	str	lr, [r3]
   3e348:	add	r0, pc, r0
   3e34c:	add	r2, r2, #940	; 0x3ac
   3e350:	stmib	r3, {r0, r2}
   3e354:	ldr	r2, [pc, #-996]	; 3df78 <sepol_msg_default_handler@@Base+0x923c>
   3e358:	ldr	r0, [r3, #16]
   3e35c:	add	r2, pc, r2
   3e360:	blx	ip
   3e364:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e368:	ldm	r4, {r2, r3}
   3e36c:	stm	r9, {r2, r3}
   3e370:	b	3e218 <sepol_msg_default_handler@@Base+0x94dc>
   3e374:	ldrb	r1, [r4]
   3e378:	ldrh	r2, [r4, #2]
   3e37c:	ldrh	r3, [r4, #4]
   3e380:	strb	r1, [r9]
   3e384:	strh	r2, [r9, #2]
   3e388:	strh	r3, [r9, #4]
   3e38c:	b	3e218 <sepol_msg_default_handler@@Base+0x94dc>
   3e390:	ldr	r0, [r4]
   3e394:	bl	10dd4 <__strdup@plt>
   3e398:	cmp	r0, #0
   3e39c:	str	r0, [r9]
   3e3a0:	beq	3e484 <sepol_msg_default_handler@@Base+0x9748>
   3e3a4:	add	r0, r9, #72	; 0x48
   3e3a8:	add	r1, r4, #72	; 0x48
   3e3ac:	mov	r2, r5
   3e3b0:	bl	11534 <__assert_fail@plt+0x6c4>
   3e3b4:	cmp	r0, #0
   3e3b8:	beq	3e218 <sepol_msg_default_handler@@Base+0x94dc>
   3e3bc:	ldr	r3, [sp, #100]	; 0x64
   3e3c0:	cmp	r3, #0
   3e3c4:	ldreq	r3, [pc, #-996]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3e3c8:	ldreq	ip, [sp, #48]	; 0x30
   3e3cc:	ldreq	r3, [ip, r3]
   3e3d0:	ldr	ip, [r3, #12]
   3e3d4:	cmp	ip, #0
   3e3d8:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e3dc:	ldr	r2, [pc, #-1128]	; 3df7c <sepol_msg_default_handler@@Base+0x9240>
   3e3e0:	mov	lr, #1
   3e3e4:	ldr	r0, [pc, #-1132]	; 3df80 <sepol_msg_default_handler@@Base+0x9244>
   3e3e8:	mov	r1, r3
   3e3ec:	add	r2, pc, r2
   3e3f0:	str	lr, [r3]
   3e3f4:	add	r0, pc, r0
   3e3f8:	add	r2, r2, #940	; 0x3ac
   3e3fc:	stmib	r3, {r0, r2}
   3e400:	ldr	r2, [pc, #-1156]	; 3df84 <sepol_msg_default_handler@@Base+0x9248>
   3e404:	ldr	r0, [r3, #16]
   3e408:	add	r2, pc, r2
   3e40c:	blx	ip
   3e410:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e414:	ldr	r3, [r4, #36]	; 0x24
   3e418:	cmp	r3, #0
   3e41c:	beq	3e4fc <sepol_msg_default_handler@@Base+0x97c0>
   3e420:	ldr	r3, [r4, #108]	; 0x6c
   3e424:	str	r3, [r9, #108]	; 0x6c
   3e428:	b	3e218 <sepol_msg_default_handler@@Base+0x94dc>
   3e42c:	ldr	r3, [sp, #100]	; 0x64
   3e430:	cmp	r3, #0
   3e434:	ldreq	r3, [pc, #-1108]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3e438:	ldreq	r6, [sp, #48]	; 0x30
   3e43c:	ldreq	r3, [r6, r3]
   3e440:	ldr	ip, [r3, #12]
   3e444:	cmp	ip, #0
   3e448:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e44c:	ldr	r2, [pc, #-1228]	; 3df88 <sepol_msg_default_handler@@Base+0x924c>
   3e450:	mov	lr, #1
   3e454:	ldr	r0, [pc, #-1232]	; 3df8c <sepol_msg_default_handler@@Base+0x9250>
   3e458:	mov	r1, r3
   3e45c:	add	r2, pc, r2
   3e460:	str	lr, [r3]
   3e464:	add	r0, pc, r0
   3e468:	add	r2, r2, #940	; 0x3ac
   3e46c:	stmib	r3, {r0, r2}
   3e470:	ldr	r2, [pc, #-1256]	; 3df90 <sepol_msg_default_handler@@Base+0x9254>
   3e474:	ldr	r0, [r3, #16]
   3e478:	add	r2, pc, r2
   3e47c:	blx	ip
   3e480:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e484:	ldr	r3, [sp, #100]	; 0x64
   3e488:	cmp	r3, #0
   3e48c:	ldreq	r3, [pc, #-1196]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3e490:	ldreq	r6, [sp, #48]	; 0x30
   3e494:	ldreq	r3, [r6, r3]
   3e498:	ldr	ip, [r3, #12]
   3e49c:	cmp	ip, #0
   3e4a0:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e4a4:	ldr	r2, [pc, #-1304]	; 3df94 <sepol_msg_default_handler@@Base+0x9258>
   3e4a8:	mov	lr, #1
   3e4ac:	ldr	r0, [pc, #-1308]	; 3df98 <sepol_msg_default_handler@@Base+0x925c>
   3e4b0:	mov	r1, r3
   3e4b4:	add	r2, pc, r2
   3e4b8:	str	lr, [r3]
   3e4bc:	add	r0, pc, r0
   3e4c0:	add	r2, r2, #940	; 0x3ac
   3e4c4:	stmib	r3, {r0, r2}
   3e4c8:	ldr	r2, [pc, #-1332]	; 3df9c <sepol_msg_default_handler@@Base+0x9260>
   3e4cc:	ldr	r0, [r3, #16]
   3e4d0:	add	r2, pc, r2
   3e4d4:	blx	ip
   3e4d8:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e4dc:	ldr	r0, [r4]
   3e4e0:	bl	10dd4 <__strdup@plt>
   3e4e4:	cmp	r0, #0
   3e4e8:	str	r0, [r9]
   3e4ec:	beq	3e558 <sepol_msg_default_handler@@Base+0x981c>
   3e4f0:	ldrb	r3, [r4, #4]
   3e4f4:	strb	r3, [r9, #4]
   3e4f8:	b	3e218 <sepol_msg_default_handler@@Base+0x94dc>
   3e4fc:	ldr	r3, [sp, #100]	; 0x64
   3e500:	cmp	r3, #0
   3e504:	ldreq	r3, [pc, #-1316]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3e508:	ldreq	ip, [sp, #48]	; 0x30
   3e50c:	ldreq	r3, [ip, r3]
   3e510:	ldr	ip, [r3, #12]
   3e514:	cmp	ip, #0
   3e518:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e51c:	ldr	r2, [pc, #-1412]	; 3dfa0 <sepol_msg_default_handler@@Base+0x9264>
   3e520:	mov	lr, #1
   3e524:	ldr	r0, [pc, #-1416]	; 3dfa4 <sepol_msg_default_handler@@Base+0x9268>
   3e528:	mov	r1, r3
   3e52c:	add	r2, pc, r2
   3e530:	str	lr, [r3]
   3e534:	add	r0, pc, r0
   3e538:	add	r2, r2, #940	; 0x3ac
   3e53c:	stmib	r3, {r0, r2}
   3e540:	ldr	r2, [pc, #-1440]	; 3dfa8 <sepol_msg_default_handler@@Base+0x926c>
   3e544:	ldr	r0, [r3, #16]
   3e548:	add	r2, pc, r2
   3e54c:	ldr	r3, [r4]
   3e550:	blx	ip
   3e554:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e558:	ldr	r3, [sp, #100]	; 0x64
   3e55c:	cmp	r3, #0
   3e560:	ldreq	r3, [pc, #-1408]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3e564:	ldreq	r6, [sp, #48]	; 0x30
   3e568:	ldreq	r3, [r6, r3]
   3e56c:	ldr	ip, [r3, #12]
   3e570:	cmp	ip, #0
   3e574:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e578:	ldr	r2, [pc, #-1492]	; 3dfac <sepol_msg_default_handler@@Base+0x9270>
   3e57c:	mov	lr, #1
   3e580:	ldr	r0, [pc, #-1496]	; 3dfb0 <sepol_msg_default_handler@@Base+0x9274>
   3e584:	mov	r1, r3
   3e588:	add	r2, pc, r2
   3e58c:	str	lr, [r3]
   3e590:	add	r0, pc, r0
   3e594:	add	r2, r2, #940	; 0x3ac
   3e598:	stmib	r3, {r0, r2}
   3e59c:	ldr	r2, [pc, #-1520]	; 3dfb4 <sepol_msg_default_handler@@Base+0x9278>
   3e5a0:	ldr	r0, [r3, #16]
   3e5a4:	add	r2, pc, r2
   3e5a8:	blx	ip
   3e5ac:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e5b0:	ldrh	r3, [r4]
   3e5b4:	strh	r3, [fp]
   3e5b8:	b	3da4c <sepol_msg_default_handler@@Base+0x8d10>
   3e5bc:	ldr	r3, [r4, #36]	; 0x24
   3e5c0:	cmp	r3, #0
   3e5c4:	beq	3e684 <sepol_msg_default_handler@@Base+0x9948>
   3e5c8:	ldr	r3, [r4, #108]	; 0x6c
   3e5cc:	str	r3, [fp, #108]	; 0x6c
   3e5d0:	b	3da4c <sepol_msg_default_handler@@Base+0x8d10>
   3e5d4:	ldr	r3, [sp, #100]	; 0x64
   3e5d8:	cmp	r3, #0
   3e5dc:	ldreq	r3, [pc, #-1532]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3e5e0:	ldreq	r6, [sp, #48]	; 0x30
   3e5e4:	ldreq	r3, [r6, r3]
   3e5e8:	ldr	ip, [r3, #12]
   3e5ec:	cmp	ip, #0
   3e5f0:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e5f4:	ldr	r2, [pc, #-1604]	; 3dfb8 <sepol_msg_default_handler@@Base+0x927c>
   3e5f8:	mov	lr, #1
   3e5fc:	ldr	r0, [pc, #-1608]	; 3dfbc <sepol_msg_default_handler@@Base+0x9280>
   3e600:	mov	r1, r3
   3e604:	add	r2, pc, r2
   3e608:	str	lr, [r3]
   3e60c:	add	r0, pc, r0
   3e610:	add	r2, r2, #964	; 0x3c4
   3e614:	stmib	r3, {r0, r2}
   3e618:	ldr	r2, [pc, #-1632]	; 3dfc0 <sepol_msg_default_handler@@Base+0x9284>
   3e61c:	ldr	r0, [r3, #16]
   3e620:	add	r2, pc, r2
   3e624:	blx	ip
   3e628:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e62c:	ldr	r3, [sp, #100]	; 0x64
   3e630:	cmp	r3, #0
   3e634:	ldreq	r3, [pc, #-1620]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3e638:	ldreq	ip, [sp, #48]	; 0x30
   3e63c:	ldreq	r3, [ip, r3]
   3e640:	ldr	ip, [r3, #12]
   3e644:	cmp	ip, #0
   3e648:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e64c:	ldr	r2, [pc, #-1680]	; 3dfc4 <sepol_msg_default_handler@@Base+0x9288>
   3e650:	mov	lr, #1
   3e654:	ldr	r0, [pc, #-1684]	; 3dfc8 <sepol_msg_default_handler@@Base+0x928c>
   3e658:	mov	r1, r3
   3e65c:	add	r2, pc, r2
   3e660:	str	lr, [r3]
   3e664:	add	r0, pc, r0
   3e668:	add	r2, r2, #964	; 0x3c4
   3e66c:	stmib	r3, {r0, r2}
   3e670:	ldr	r2, [pc, #-1708]	; 3dfcc <sepol_msg_default_handler@@Base+0x9290>
   3e674:	ldr	r0, [r3, #16]
   3e678:	add	r2, pc, r2
   3e67c:	blx	ip
   3e680:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e684:	ldr	r3, [sp, #100]	; 0x64
   3e688:	cmp	r3, #0
   3e68c:	ldreq	r3, [pc, #-1708]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3e690:	ldreq	r6, [sp, #48]	; 0x30
   3e694:	ldreq	r3, [r6, r3]
   3e698:	ldr	ip, [r3, #12]
   3e69c:	cmp	ip, #0
   3e6a0:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e6a4:	ldr	r2, [pc, #-1756]	; 3dfd0 <sepol_msg_default_handler@@Base+0x9294>
   3e6a8:	mov	lr, #1
   3e6ac:	ldr	r0, [pc, #-1760]	; 3dfd4 <sepol_msg_default_handler@@Base+0x9298>
   3e6b0:	mov	r1, r3
   3e6b4:	add	r2, pc, r2
   3e6b8:	str	lr, [r3]
   3e6bc:	add	r0, pc, r0
   3e6c0:	add	r2, r2, #964	; 0x3c4
   3e6c4:	stmib	r3, {r0, r2}
   3e6c8:	ldr	r2, [pc, #-1784]	; 3dfd8 <sepol_msg_default_handler@@Base+0x929c>
   3e6cc:	ldr	r0, [r3, #16]
   3e6d0:	add	r2, pc, r2
   3e6d4:	ldr	r3, [r4]
   3e6d8:	blx	ip
   3e6dc:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e6e0:	ldr	r3, [sp, #100]	; 0x64
   3e6e4:	cmp	r3, #0
   3e6e8:	ldreq	r3, [pc, #-1800]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3e6ec:	ldreq	ip, [sp, #48]	; 0x30
   3e6f0:	ldreq	r3, [ip, r3]
   3e6f4:	ldr	ip, [r3, #12]
   3e6f8:	cmp	ip, #0
   3e6fc:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e700:	ldr	r2, [pc, #-1836]	; 3dfdc <sepol_msg_default_handler@@Base+0x92a0>
   3e704:	mov	lr, #1
   3e708:	ldr	r0, [pc, #-1840]	; 3dfe0 <sepol_msg_default_handler@@Base+0x92a4>
   3e70c:	mov	r1, r3
   3e710:	add	r2, pc, r2
   3e714:	str	lr, [r3]
   3e718:	add	r0, pc, r0
   3e71c:	add	r2, r2, #964	; 0x3c4
   3e720:	stmib	r3, {r0, r2}
   3e724:	ldr	r2, [pc, #-1864]	; 3dfe4 <sepol_msg_default_handler@@Base+0x92a8>
   3e728:	ldr	r0, [r3, #16]
   3e72c:	add	r2, pc, r2
   3e730:	blx	ip
   3e734:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e738:	ldr	r3, [sp, #100]	; 0x64
   3e73c:	cmp	r3, #0
   3e740:	ldreq	r3, [pc, #-1888]	; 3dfe8 <sepol_msg_default_handler@@Base+0x92ac>
   3e744:	ldreq	ip, [sp, #48]	; 0x30
   3e748:	ldreq	r3, [ip, r3]
   3e74c:	ldr	ip, [r3, #12]
   3e750:	cmp	ip, #0
   3e754:	beq	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e758:	ldr	r2, [pc, #-1908]	; 3dfec <sepol_msg_default_handler@@Base+0x92b0>
   3e75c:	mov	lr, #1
   3e760:	ldr	r0, [pc, #-1912]	; 3dff0 <sepol_msg_default_handler@@Base+0x92b4>
   3e764:	mov	r1, r3
   3e768:	add	r2, pc, r2
   3e76c:	str	lr, [r3]
   3e770:	add	r0, pc, r0
   3e774:	add	r2, r2, #964	; 0x3c4
   3e778:	stmib	r3, {r0, r2}
   3e77c:	ldr	r2, [pc, #-1936]	; 3dff4 <sepol_msg_default_handler@@Base+0x92b8>
   3e780:	ldr	r0, [r3, #16]
   3e784:	add	r2, pc, r2
   3e788:	blx	ip
   3e78c:	b	3d378 <sepol_msg_default_handler@@Base+0x863c>
   3e790:	ldrd	r8, [r4]
   3e794:	ldrd	r0, [r4, #8]
   3e798:	strd	r8, [fp]
   3e79c:	strd	r0, [fp, #8]
   3e7a0:	b	3da4c <sepol_msg_default_handler@@Base+0x8d10>
   3e7a4:	ldm	r4, {r2, r3}
   3e7a8:	stm	fp, {r2, r3}
   3e7ac:	b	3da4c <sepol_msg_default_handler@@Base+0x8d10>
   3e7b0:	push	{r4, r5, r6, r7, r8, lr}
   3e7b4:	sub	sp, sp, #16
   3e7b8:	ldr	r4, [pc, #184]	; 3e878 <sepol_msg_default_handler@@Base+0x9b3c>
   3e7bc:	mov	r7, r0
   3e7c0:	ldr	r3, [pc, #180]	; 3e87c <sepol_msg_default_handler@@Base+0x9b40>
   3e7c4:	mov	r8, r1
   3e7c8:	add	r4, pc, r4
   3e7cc:	mov	r0, r2
   3e7d0:	mov	r1, #2097152	; 0x200000
   3e7d4:	mov	r6, r2
   3e7d8:	ldr	r5, [r4, r3]
   3e7dc:	ldr	r3, [r5]
   3e7e0:	str	r3, [sp, #12]
   3e7e4:	bl	31154 <policydb_user_cache@@Base+0x10838>
   3e7e8:	cmp	r0, #0
   3e7ec:	beq	3e858 <sepol_msg_default_handler@@Base+0x9b1c>
   3e7f0:	ldr	r3, [pc, #136]	; 3e880 <sepol_msg_default_handler@@Base+0x9b44>
   3e7f4:	ldr	r3, [r4, r3]
   3e7f8:	ldr	ip, [r3, #12]
   3e7fc:	cmp	ip, #0
   3e800:	mvneq	r0, #0
   3e804:	beq	3e840 <sepol_msg_default_handler@@Base+0x9b04>
   3e808:	ldr	r2, [pc, #116]	; 3e884 <sepol_msg_default_handler@@Base+0x9b48>
   3e80c:	mov	lr, #1
   3e810:	ldr	r0, [pc, #112]	; 3e888 <sepol_msg_default_handler@@Base+0x9b4c>
   3e814:	mov	r1, r3
   3e818:	add	r2, pc, r2
   3e81c:	str	lr, [r3]
   3e820:	add	r0, pc, r0
   3e824:	add	r2, r2, #1012	; 0x3f4
   3e828:	stmib	r3, {r0, r2}
   3e82c:	ldr	r2, [pc, #88]	; 3e88c <sepol_msg_default_handler@@Base+0x9b50>
   3e830:	ldr	r0, [r3, #16]
   3e834:	add	r2, pc, r2
   3e838:	blx	ip
   3e83c:	mvn	r0, #0
   3e840:	ldr	r2, [sp, #12]
   3e844:	ldr	r3, [r5]
   3e848:	cmp	r2, r3
   3e84c:	bne	3e874 <sepol_msg_default_handler@@Base+0x9b38>
   3e850:	add	sp, sp, #16
   3e854:	pop	{r4, r5, r6, r7, r8, pc}
   3e858:	ldr	r1, [pc, #48]	; 3e890 <sepol_msg_default_handler@@Base+0x9b54>
   3e85c:	mov	r0, r8
   3e860:	add	r2, sp, #4
   3e864:	stmib	sp, {r6, r7}
   3e868:	add	r1, pc, r1
   3e86c:	bl	310cc <policydb_user_cache@@Base+0x107b0>
   3e870:	b	3e840 <sepol_msg_default_handler@@Base+0x9b04>
   3e874:	bl	10cd8 <__stack_chk_fail@plt>
   3e878:	andeq	sl, r1, r0, lsr r8
   3e87c:	strheq	r0, [r0], -ip
   3e880:	andeq	r0, r0, ip, asr #1
   3e884:	andeq	r7, r0, ip, ror #29
   3e888:	andeq	r4, r0, ip, asr #18
   3e88c:	andeq	r5, r0, r8, lsr #3
   3e890:			; <UNDEFINED> instruction: 0xffff68fc
   3e894:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e898:	mov	ip, r1
   3e89c:	sub	sp, sp, #76	; 0x4c
   3e8a0:	ldrh	r1, [r1]
   3e8a4:	ldrh	r9, [ip, #2]
   3e8a8:	str	r3, [sp, #20]
   3e8ac:	sub	r8, r1, #-1073741823	; 0xc0000001
   3e8b0:	ldr	r3, [pc, #1132]	; 3ed24 <sepol_msg_default_handler@@Base+0x9fe8>
   3e8b4:	sub	r7, r9, #-1073741823	; 0xc0000001
   3e8b8:	str	r1, [sp, #40]	; 0x28
   3e8bc:	sub	r6, r9, #-536870911	; 0xe0000001
   3e8c0:	ldr	r1, [r0, #132]	; 0x84
   3e8c4:	add	r3, pc, r3
   3e8c8:	str	r2, [sp, #16]
   3e8cc:	ldr	r2, [r0, #308]	; 0x134
   3e8d0:	add	r0, ip, #8
   3e8d4:	str	r0, [sp, #12]
   3e8d8:	ldr	r0, [pc, #1096]	; 3ed28 <sepol_msg_default_handler@@Base+0x9fec>
   3e8dc:	ldr	r0, [r3, r0]
   3e8e0:	ldr	r3, [r1, r8, lsl #2]
   3e8e4:	add	r8, r2, r6, lsl #3
   3e8e8:	ldr	r1, [r1, r7, lsl #2]
   3e8ec:	str	r0, [sp, #48]	; 0x30
   3e8f0:	adds	r0, r3, #0
   3e8f4:	ldr	r7, [sp, #48]	; 0x30
   3e8f8:	str	r8, [sp, #8]
   3e8fc:	movne	r0, #1
   3e900:	ldrh	r8, [ip, #4]
   3e904:	ldr	r7, [r7]
   3e908:	str	r8, [sp, #44]	; 0x2c
   3e90c:	ldrh	r8, [ip, #6]
   3e910:	str	r7, [sp, #24]
   3e914:	adds	r7, r1, #0
   3e918:	str	r8, [sp, #52]	; 0x34
   3e91c:	movne	r7, #1
   3e920:	ldr	r8, [sp, #24]
   3e924:	tst	r7, r0
   3e928:	str	r8, [sp, #68]	; 0x44
   3e92c:	ldr	r8, [sp, #44]	; 0x2c
   3e930:	strh	r8, [sp, #64]	; 0x40
   3e934:	ldr	r8, [sp, #52]	; 0x34
   3e938:	strh	r8, [sp, #66]	; 0x42
   3e93c:	beq	3e970 <sepol_msg_default_handler@@Base+0x9c34>
   3e940:	ldr	r3, [r3, #8]
   3e944:	cmp	r3, #1
   3e948:	beq	3ea78 <sepol_msg_default_handler@@Base+0x9d3c>
   3e94c:	ldr	r3, [r1, #8]
   3e950:	cmp	r3, #1
   3e954:	beq	3e984 <sepol_msg_default_handler@@Base+0x9c48>
   3e958:	ldr	r0, [sp, #16]
   3e95c:	mov	r2, ip
   3e960:	ldr	r1, [sp, #20]
   3e964:	ldr	r3, [sp, #12]
   3e968:	bl	355e8 <sepol_msg_default_handler@@Base+0x8ac>
   3e96c:	b	3ea3c <sepol_msg_default_handler@@Base+0x9d00>
   3e970:	cmp	r0, #0
   3e974:	beq	3eb4c <sepol_msg_default_handler@@Base+0x9e10>
   3e978:	ldr	r3, [r3, #8]
   3e97c:	cmp	r3, #1
   3e980:	beq	3eb4c <sepol_msg_default_handler@@Base+0x9e10>
   3e984:	ldr	r8, [r2, r6, lsl #3]
   3e988:	add	r9, sp, #60	; 0x3c
   3e98c:	ldr	r6, [sp, #8]
   3e990:	mov	r7, #0
   3e994:	cmp	r8, #0
   3e998:	ldr	ip, [sp, #40]	; 0x28
   3e99c:	ldrne	sl, [r8]
   3e9a0:	moveq	sl, r8
   3e9a4:	ldr	fp, [r6, #4]
   3e9a8:	mov	r6, #1
   3e9ac:	strh	ip, [sp, #60]	; 0x3c
   3e9b0:	cmp	sl, fp
   3e9b4:	bcs	3ea38 <sepol_msg_default_handler@@Base+0x9cfc>
   3e9b8:	ldr	r1, [r8, #8]
   3e9bc:	ldr	ip, [r8]
   3e9c0:	ldr	r2, [r8, #12]
   3e9c4:	rsb	r3, ip, sl
   3e9c8:	rsb	r0, r3, #32
   3e9cc:	lsr	r4, r1, r3
   3e9d0:	orr	r4, r4, r2, lsl r0
   3e9d4:	sub	r1, r3, #32
   3e9d8:	orr	r4, r4, r2, lsr r1
   3e9dc:	lsr	r5, r2, r3
   3e9e0:	and	r0, r4, r6
   3e9e4:	and	r1, r5, r7
   3e9e8:	orrs	r2, r0, r1
   3e9ec:	beq	3ea20 <sepol_msg_default_handler@@Base+0x9ce4>
   3e9f0:	ldr	r0, [sp, #16]
   3e9f4:	mov	r2, r9
   3e9f8:	ldr	r1, [sp, #20]
   3e9fc:	add	ip, sl, #1
   3ea00:	ldr	r3, [sp, #12]
   3ea04:	strh	ip, [sp, #62]	; 0x3e
   3ea08:	bl	355e8 <sepol_msg_default_handler@@Base+0x8ac>
   3ea0c:	cmp	r0, #0
   3ea10:	bne	3ea70 <sepol_msg_default_handler@@Base+0x9d34>
   3ea14:	ldr	r0, [sp, #8]
   3ea18:	ldr	ip, [r8]
   3ea1c:	ldr	fp, [r0, #4]
   3ea20:	add	ip, ip, #63	; 0x3f
   3ea24:	cmp	sl, ip
   3ea28:	beq	3ea58 <sepol_msg_default_handler@@Base+0x9d1c>
   3ea2c:	add	sl, sl, #1
   3ea30:	cmp	sl, fp
   3ea34:	bcc	3e9b8 <sepol_msg_default_handler@@Base+0x9c7c>
   3ea38:	mov	r0, #0
   3ea3c:	ldr	r6, [sp, #48]	; 0x30
   3ea40:	ldr	r2, [sp, #68]	; 0x44
   3ea44:	ldr	r3, [r6]
   3ea48:	cmp	r2, r3
   3ea4c:	bne	3ed20 <sepol_msg_default_handler@@Base+0x9fe4>
   3ea50:	add	sp, sp, #76	; 0x4c
   3ea54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ea58:	ldr	r3, [r8, #16]
   3ea5c:	cmp	r3, #0
   3ea60:	beq	3ea2c <sepol_msg_default_handler@@Base+0x9cf0>
   3ea64:	ldr	sl, [r3]
   3ea68:	mov	r8, r3
   3ea6c:	b	3e9b0 <sepol_msg_default_handler@@Base+0x9c74>
   3ea70:	mvn	r0, #0
   3ea74:	b	3ea3c <sepol_msg_default_handler@@Base+0x9d00>
   3ea78:	ldr	r7, [sp, #40]	; 0x28
   3ea7c:	sub	r3, r7, #-536870911	; 0xe0000001
   3ea80:	add	r3, r2, r3, lsl #3
   3ea84:	str	r3, [sp, #44]	; 0x2c
   3ea88:	ldr	r3, [r1, #8]
   3ea8c:	cmp	r3, #1
   3ea90:	beq	3eb64 <sepol_msg_default_handler@@Base+0x9e28>
   3ea94:	ldr	r7, [sp, #44]	; 0x2c
   3ea98:	add	r5, sp, #60	; 0x3c
   3ea9c:	ldr	r8, [sp, #44]	; 0x2c
   3eaa0:	ldr	r4, [r7]
   3eaa4:	strh	r9, [sp, #62]	; 0x3e
   3eaa8:	mov	r9, #0
   3eaac:	cmp	r4, #0
   3eab0:	ldr	r7, [r8, #4]
   3eab4:	mov	r8, #1
   3eab8:	ldrne	r6, [r4]
   3eabc:	moveq	r6, r4
   3eac0:	cmp	r6, r7
   3eac4:	bcs	3ea38 <sepol_msg_default_handler@@Base+0x9cfc>
   3eac8:	ldr	r1, [r4, #8]
   3eacc:	ldr	ip, [r4]
   3ead0:	ldr	r2, [r4, #12]
   3ead4:	rsb	r3, ip, r6
   3ead8:	rsb	r0, r3, #32
   3eadc:	lsr	sl, r1, r3
   3eae0:	orr	sl, sl, r2, lsl r0
   3eae4:	sub	r1, r3, #32
   3eae8:	orr	sl, sl, r2, lsr r1
   3eaec:	lsr	fp, r2, r3
   3eaf0:	and	r0, sl, r8
   3eaf4:	and	r1, fp, r9
   3eaf8:	orrs	r2, r0, r1
   3eafc:	beq	3eb30 <sepol_msg_default_handler@@Base+0x9df4>
   3eb00:	ldr	r0, [sp, #16]
   3eb04:	mov	r2, r5
   3eb08:	ldr	r1, [sp, #20]
   3eb0c:	add	ip, r6, #1
   3eb10:	ldr	r3, [sp, #12]
   3eb14:	strh	ip, [sp, #60]	; 0x3c
   3eb18:	bl	355e8 <sepol_msg_default_handler@@Base+0x8ac>
   3eb1c:	cmp	r0, #0
   3eb20:	bne	3ea70 <sepol_msg_default_handler@@Base+0x9d34>
   3eb24:	ldr	r1, [sp, #44]	; 0x2c
   3eb28:	ldr	ip, [r4]
   3eb2c:	ldr	r7, [r1, #4]
   3eb30:	add	ip, ip, #63	; 0x3f
   3eb34:	cmp	r6, ip
   3eb38:	beq	3ecec <sepol_msg_default_handler@@Base+0x9fb0>
   3eb3c:	add	r6, r6, #1
   3eb40:	cmp	r6, r7
   3eb44:	bcc	3eac8 <sepol_msg_default_handler@@Base+0x9d8c>
   3eb48:	b	3ea38 <sepol_msg_default_handler@@Base+0x9cfc>
   3eb4c:	ldr	r6, [sp, #40]	; 0x28
   3eb50:	cmp	r7, #0
   3eb54:	sub	r3, r6, #-536870911	; 0xe0000001
   3eb58:	add	r3, r2, r3, lsl #3
   3eb5c:	str	r3, [sp, #44]	; 0x2c
   3eb60:	bne	3ea88 <sepol_msg_default_handler@@Base+0x9d4c>
   3eb64:	ldr	r6, [sp, #44]	; 0x2c
   3eb68:	mov	sl, #1
   3eb6c:	ldr	r8, [sp, #44]	; 0x2c
   3eb70:	mov	fp, #0
   3eb74:	add	ip, sp, #60	; 0x3c
   3eb78:	str	ip, [sp, #24]
   3eb7c:	ldr	r5, [r6]
   3eb80:	ldr	r4, [r8, #4]
   3eb84:	cmp	r5, #0
   3eb88:	streq	r5, [sp, #28]
   3eb8c:	ldrne	r7, [r5]
   3eb90:	strne	r7, [sp, #28]
   3eb94:	ldr	ip, [sp, #28]
   3eb98:	cmp	ip, r4
   3eb9c:	bcs	3ea38 <sepol_msg_default_handler@@Base+0x9cfc>
   3eba0:	ldr	r1, [r5]
   3eba4:	ldr	r0, [r5, #8]
   3eba8:	ldr	r6, [sp, #28]
   3ebac:	ldr	r2, [r5, #12]
   3ebb0:	rsb	r3, r1, r6
   3ebb4:	lsr	r0, r0, r3
   3ebb8:	str	r0, [sp, #32]
   3ebbc:	ldr	r7, [sp, #32]
   3ebc0:	rsb	ip, r3, #32
   3ebc4:	sub	r0, r3, #32
   3ebc8:	orr	ip, r7, r2, lsl ip
   3ebcc:	orr	r0, ip, r2, lsr r0
   3ebd0:	lsr	r2, r2, r3
   3ebd4:	str	r0, [sp, #32]
   3ebd8:	str	r2, [sp, #36]	; 0x24
   3ebdc:	ldrd	r2, [sp, #32]
   3ebe0:	and	r2, r2, sl
   3ebe4:	and	r3, r3, fp
   3ebe8:	orrs	ip, r2, r3
   3ebec:	beq	3ecb4 <sepol_msg_default_handler@@Base+0x9f78>
   3ebf0:	ldr	r6, [sp, #8]
   3ebf4:	ldr	r7, [r6]
   3ebf8:	cmp	r7, #0
   3ebfc:	moveq	r4, r7
   3ec00:	ldrne	r4, [r7]
   3ec04:	ldr	r6, [sp, #8]
   3ec08:	ldr	ip, [sp, #28]
   3ec0c:	ldr	r0, [r6, #4]
   3ec10:	add	ip, ip, #1
   3ec14:	str	ip, [sp, #40]	; 0x28
   3ec18:	cmp	r4, r0
   3ec1c:	bcs	3eca8 <sepol_msg_default_handler@@Base+0x9f6c>
   3ec20:	ldr	ip, [r7, #8]
   3ec24:	ldr	r1, [r7]
   3ec28:	ldr	r2, [r7, #12]
   3ec2c:	rsb	r3, r1, r4
   3ec30:	rsb	r6, r3, #32
   3ec34:	lsr	r8, ip, r3
   3ec38:	orr	r8, r8, r2, lsl r6
   3ec3c:	sub	ip, r3, #32
   3ec40:	lsr	r9, r2, r3
   3ec44:	orr	r8, r8, r2, lsr ip
   3ec48:	and	r2, r8, sl
   3ec4c:	and	r3, r9, fp
   3ec50:	orrs	r6, r2, r3
   3ec54:	beq	3ec90 <sepol_msg_default_handler@@Base+0x9f54>
   3ec58:	ldr	ip, [sp, #40]	; 0x28
   3ec5c:	add	r2, sp, #60	; 0x3c
   3ec60:	ldr	r0, [sp, #16]
   3ec64:	ldr	r1, [sp, #20]
   3ec68:	ldr	r3, [sp, #12]
   3ec6c:	strh	ip, [sp, #60]	; 0x3c
   3ec70:	add	ip, r4, #1
   3ec74:	strh	ip, [sp, #62]	; 0x3e
   3ec78:	bl	355e8 <sepol_msg_default_handler@@Base+0x8ac>
   3ec7c:	cmp	r0, #0
   3ec80:	bne	3ea70 <sepol_msg_default_handler@@Base+0x9d34>
   3ec84:	ldr	r6, [sp, #8]
   3ec88:	ldr	r1, [r7]
   3ec8c:	ldr	r0, [r6, #4]
   3ec90:	add	r1, r1, #63	; 0x3f
   3ec94:	cmp	r4, r1
   3ec98:	beq	3ecd4 <sepol_msg_default_handler@@Base+0x9f98>
   3ec9c:	add	r4, r4, #1
   3eca0:	cmp	r4, r0
   3eca4:	bcc	3ec20 <sepol_msg_default_handler@@Base+0x9ee4>
   3eca8:	ldr	r7, [sp, #44]	; 0x2c
   3ecac:	ldr	r1, [r5]
   3ecb0:	ldr	r4, [r7, #4]
   3ecb4:	ldr	ip, [sp, #28]
   3ecb8:	add	r1, r1, #63	; 0x3f
   3ecbc:	cmp	ip, r1
   3ecc0:	beq	3ed04 <sepol_msg_default_handler@@Base+0x9fc8>
   3ecc4:	ldr	r7, [sp, #28]
   3ecc8:	add	r7, r7, #1
   3eccc:	str	r7, [sp, #28]
   3ecd0:	b	3eb94 <sepol_msg_default_handler@@Base+0x9e58>
   3ecd4:	ldr	r3, [r7, #16]
   3ecd8:	cmp	r3, #0
   3ecdc:	beq	3ec9c <sepol_msg_default_handler@@Base+0x9f60>
   3ece0:	ldr	r4, [r3]
   3ece4:	mov	r7, r3
   3ece8:	b	3ec18 <sepol_msg_default_handler@@Base+0x9edc>
   3ecec:	ldr	r3, [r4, #16]
   3ecf0:	cmp	r3, #0
   3ecf4:	beq	3eb3c <sepol_msg_default_handler@@Base+0x9e00>
   3ecf8:	ldr	r6, [r3]
   3ecfc:	mov	r4, r3
   3ed00:	b	3eac0 <sepol_msg_default_handler@@Base+0x9d84>
   3ed04:	ldr	r3, [r5, #16]
   3ed08:	cmp	r3, #0
   3ed0c:	beq	3ecc4 <sepol_msg_default_handler@@Base+0x9f88>
   3ed10:	ldr	r6, [r3]
   3ed14:	mov	r5, r3
   3ed18:	str	r6, [sp, #28]
   3ed1c:	b	3eb94 <sepol_msg_default_handler@@Base+0x9e58>
   3ed20:	bl	10cd8 <__stack_chk_fail@plt>
   3ed24:	andeq	sl, r1, r4, lsr r7
   3ed28:	strheq	r0, [r0], -ip
   3ed2c:	push	{r4, r5, r6, r7, r8, lr}
   3ed30:	mov	r7, r0
   3ed34:	mov	r4, r1
   3ed38:	mov	r0, r3
   3ed3c:	mov	r1, #2097152	; 0x200000
   3ed40:	mov	r5, r3
   3ed44:	mov	r6, r2
   3ed48:	bl	31154 <policydb_user_cache@@Base+0x10838>
   3ed4c:	ldr	r3, [pc, #172]	; 3ee00 <sepol_msg_default_handler@@Base+0xa0c4>
   3ed50:	add	r3, pc, r3
   3ed54:	subs	r8, r0, #0
   3ed58:	beq	3edbc <sepol_msg_default_handler@@Base+0xa080>
   3ed5c:	ldr	r2, [pc, #160]	; 3ee04 <sepol_msg_default_handler@@Base+0xa0c8>
   3ed60:	ldr	r3, [r3, r2]
   3ed64:	ldr	ip, [r3, #12]
   3ed68:	cmp	ip, #0
   3ed6c:	mvneq	r8, #0
   3ed70:	beq	3edb4 <sepol_msg_default_handler@@Base+0xa078>
   3ed74:	ldr	r2, [pc, #140]	; 3ee08 <sepol_msg_default_handler@@Base+0xa0cc>
   3ed78:	mov	r0, #1
   3ed7c:	ldr	lr, [pc, #136]	; 3ee0c <sepol_msg_default_handler@@Base+0xa0d0>
   3ed80:	mov	r1, r3
   3ed84:	add	r2, pc, r2
   3ed88:	str	r0, [r3]
   3ed8c:	add	r2, r2, #1024	; 0x400
   3ed90:	add	lr, pc, lr
   3ed94:	add	r2, r2, #4
   3ed98:	str	r2, [r3, #8]
   3ed9c:	ldr	r2, [pc, #108]	; 3ee10 <sepol_msg_default_handler@@Base+0xa0d4>
   3eda0:	mvn	r8, #0
   3eda4:	ldr	r0, [r3, #16]
   3eda8:	str	lr, [r3, #4]
   3edac:	add	r2, pc, r2
   3edb0:	blx	ip
   3edb4:	mov	r0, r8
   3edb8:	pop	{r4, r5, r6, r7, r8, pc}
   3edbc:	cmp	r4, #0
   3edc0:	str	r8, [r6]
   3edc4:	bne	3edd8 <sepol_msg_default_handler@@Base+0xa09c>
   3edc8:	b	3edb4 <sepol_msg_default_handler@@Base+0xa078>
   3edcc:	ldr	r4, [r4, #4]
   3edd0:	cmp	r4, #0
   3edd4:	beq	3edb4 <sepol_msg_default_handler@@Base+0xa078>
   3edd8:	mov	r0, r7
   3eddc:	ldr	r1, [r4]
   3ede0:	mov	r2, r6
   3ede4:	mov	r3, r5
   3ede8:	bl	3e894 <sepol_msg_default_handler@@Base+0x9b58>
   3edec:	cmp	r0, #0
   3edf0:	beq	3edcc <sepol_msg_default_handler@@Base+0xa090>
   3edf4:	mov	r8, r0
   3edf8:	mov	r0, r8
   3edfc:	pop	{r4, r5, r6, r7, r8, pc}
   3ee00:	andeq	sl, r1, r8, lsr #5
   3ee04:	andeq	r0, r0, ip, asr #1
   3ee08:	andeq	r7, r0, r0, lsl #19
   3ee0c:	ldrdeq	r4, [r0], -ip
   3ee10:	andeq	r4, r0, r0, lsr ip
   3ee14:	push	{r4, r5, r6, lr}
   3ee18:	mov	r6, r0
   3ee1c:	mov	r0, r1
   3ee20:	mov	r1, r2
   3ee24:	mov	r4, r3
   3ee28:	mov	r5, r2
   3ee2c:	bl	30ce0 <policydb_user_cache@@Base+0x103c4>
   3ee30:	cmp	r0, #0
   3ee34:	ldrne	r3, [r0]
   3ee38:	bicne	r4, r4, r3
   3ee3c:	cmp	r4, #0
   3ee40:	cmpne	r6, #0
   3ee44:	beq	3ee60 <sepol_msg_default_handler@@Base+0xa124>
   3ee48:	mov	r0, r6
   3ee4c:	mov	r1, r5
   3ee50:	bl	30ce0 <policydb_user_cache@@Base+0x103c4>
   3ee54:	cmp	r0, #0
   3ee58:	ldrne	r3, [r0]
   3ee5c:	bicne	r4, r4, r3
   3ee60:	mov	r0, r4
   3ee64:	pop	{r4, r5, r6, pc}
   3ee68:	push	{r4, r5, r6, lr}
   3ee6c:	subs	r4, r0, #0
   3ee70:	popeq	{r4, r5, r6, pc}
   3ee74:	mov	r6, #0
   3ee78:	mov	r0, r4
   3ee7c:	ldr	r5, [r4, #36]	; 0x24
   3ee80:	bl	31020 <policydb_user_cache@@Base+0x10704>
   3ee84:	add	r0, r4, #16
   3ee88:	bl	31020 <policydb_user_cache@@Base+0x10704>
   3ee8c:	str	r6, [r4, #36]	; 0x24
   3ee90:	mov	r0, r4
   3ee94:	mov	r4, r5
   3ee98:	bl	10ca8 <free@plt>
   3ee9c:	cmp	r5, #0
   3eea0:	bne	3ee78 <sepol_msg_default_handler@@Base+0xa13c>
   3eea4:	pop	{r4, r5, r6, pc}
   3eea8:	ldr	ip, [r1, #40]	; 0x28
   3eeac:	push	{r4, r5, r6, r7, lr}
   3eeb0:	cmp	ip, #0
   3eeb4:	ldr	r5, [pc, #200]	; 3ef84 <sepol_msg_default_handler@@Base+0xa248>
   3eeb8:	sub	sp, sp, #12
   3eebc:	mov	r7, r0
   3eec0:	mov	r4, r2
   3eec4:	add	r5, pc, r5
   3eec8:	beq	3ef6c <sepol_msg_default_handler@@Base+0xa230>
   3eecc:	ldr	r2, [r2, #4]
   3eed0:	sub	ip, ip, #-1073741823	; 0xc0000001
   3eed4:	ldr	r2, [r2, #124]	; 0x7c
   3eed8:	ldr	r6, [r2, ip, lsl #2]
   3eedc:	cmp	r6, #0
   3eee0:	beq	3ef6c <sepol_msg_default_handler@@Base+0xa230>
   3eee4:	add	r1, r1, #12
   3eee8:	add	r0, r6, #12
   3eeec:	bl	13a44 <__assert_fail@plt+0x2bd4>
   3eef0:	cmp	r0, #0
   3eef4:	bne	3ef6c <sepol_msg_default_handler@@Base+0xa230>
   3eef8:	ldr	r2, [r4]
   3eefc:	cmp	r2, #0
   3ef00:	beq	3ef78 <sepol_msg_default_handler@@Base+0xa23c>
   3ef04:	ldr	ip, [r2, #12]
   3ef08:	cmp	ip, #0
   3ef0c:	beq	3ef60 <sepol_msg_default_handler@@Base+0xa224>
   3ef10:	ldr	lr, [r4, #4]
   3ef14:	mov	r3, r7
   3ef18:	ldr	r6, [r6]
   3ef1c:	mov	r5, #1
   3ef20:	ldr	r0, [pc, #96]	; 3ef88 <sepol_msg_default_handler@@Base+0xa24c>
   3ef24:	mov	r1, r2
   3ef28:	ldr	lr, [lr, #96]	; 0x60
   3ef2c:	sub	r6, r6, #-1073741823	; 0xc0000001
   3ef30:	ldr	r7, [pc, #84]	; 3ef8c <sepol_msg_default_handler@@Base+0xa250>
   3ef34:	add	r0, pc, r0
   3ef38:	str	r0, [r2, #8]
   3ef3c:	add	r7, pc, r7
   3ef40:	str	r7, [r2, #4]
   3ef44:	ldr	lr, [lr, r6, lsl #2]
   3ef48:	ldr	r0, [r2, #16]
   3ef4c:	str	r5, [r2]
   3ef50:	ldr	r2, [pc, #56]	; 3ef90 <sepol_msg_default_handler@@Base+0xa254>
   3ef54:	str	lr, [sp]
   3ef58:	add	r2, pc, r2
   3ef5c:	blx	ip
   3ef60:	ldr	r3, [r4, #8]
   3ef64:	add	r3, r3, #1
   3ef68:	str	r3, [r4, #8]
   3ef6c:	mov	r0, #0
   3ef70:	add	sp, sp, #12
   3ef74:	pop	{r4, r5, r6, r7, pc}
   3ef78:	ldr	r3, [pc, #20]	; 3ef94 <sepol_msg_default_handler@@Base+0xa258>
   3ef7c:	ldr	r2, [r5, r3]
   3ef80:	b	3ef04 <sepol_msg_default_handler@@Base+0xa1c8>
   3ef84:	andeq	sl, r1, r4, lsr r1
   3ef88:	muleq	r0, ip, r1
   3ef8c:	andeq	r4, r0, r0, lsr r2
   3ef90:	andeq	r8, r0, ip, lsr #5
   3ef94:	andeq	r0, r0, ip, asr #1
   3ef98:	ldr	ip, [r1, #84]	; 0x54
   3ef9c:	push	{r4, r5, r6, r7, lr}
   3efa0:	cmp	ip, #0
   3efa4:	ldr	r5, [pc, #204]	; 3f078 <sepol_msg_default_handler@@Base+0xa33c>
   3efa8:	sub	sp, sp, #12
   3efac:	mov	r7, r0
   3efb0:	mov	r4, r2
   3efb4:	add	r5, pc, r5
   3efb8:	beq	3f060 <sepol_msg_default_handler@@Base+0xa324>
   3efbc:	ldr	r2, [r2, #4]
   3efc0:	sub	ip, ip, #-1073741823	; 0xc0000001
   3efc4:	ldr	r2, [r2, #128]	; 0x80
   3efc8:	ldr	r6, [r2, ip, lsl #2]
   3efcc:	cmp	r6, #0
   3efd0:	beq	3f060 <sepol_msg_default_handler@@Base+0xa324>
   3efd4:	add	r1, r1, #4
   3efd8:	add	r0, r6, #4
   3efdc:	bl	13a44 <__assert_fail@plt+0x2bd4>
   3efe0:	cmp	r0, #0
   3efe4:	bne	3f060 <sepol_msg_default_handler@@Base+0xa324>
   3efe8:	ldr	r2, [r4]
   3efec:	cmp	r2, #0
   3eff0:	beq	3f06c <sepol_msg_default_handler@@Base+0xa330>
   3eff4:	ldr	ip, [r2, #12]
   3eff8:	cmp	ip, #0
   3effc:	beq	3f054 <sepol_msg_default_handler@@Base+0xa318>
   3f000:	ldr	lr, [r4, #4]
   3f004:	mov	r3, r7
   3f008:	ldr	r6, [r6]
   3f00c:	mov	r5, #1
   3f010:	ldr	r7, [pc, #100]	; 3f07c <sepol_msg_default_handler@@Base+0xa340>
   3f014:	mov	r1, r2
   3f018:	ldr	lr, [lr, #104]	; 0x68
   3f01c:	sub	r6, r6, #-1073741823	; 0xc0000001
   3f020:	ldr	r0, [pc, #88]	; 3f080 <sepol_msg_default_handler@@Base+0xa344>
   3f024:	add	r7, pc, r7
   3f028:	add	r7, r7, #28
   3f02c:	str	r7, [r2, #8]
   3f030:	add	r0, pc, r0
   3f034:	str	r0, [r2, #4]
   3f038:	ldr	lr, [lr, r6, lsl #2]
   3f03c:	ldr	r0, [r2, #16]
   3f040:	str	r5, [r2]
   3f044:	ldr	r2, [pc, #56]	; 3f084 <sepol_msg_default_handler@@Base+0xa348>
   3f048:	str	lr, [sp]
   3f04c:	add	r2, pc, r2
   3f050:	blx	ip
   3f054:	ldr	r3, [r4, #8]
   3f058:	add	r3, r3, #1
   3f05c:	str	r3, [r4, #8]
   3f060:	mov	r0, #0
   3f064:	add	sp, sp, #12
   3f068:	pop	{r4, r5, r6, r7, pc}
   3f06c:	ldr	r3, [pc, #20]	; 3f088 <sepol_msg_default_handler@@Base+0xa34c>
   3f070:	ldr	r2, [r5, r3]
   3f074:	b	3eff4 <sepol_msg_default_handler@@Base+0xa2b8>
   3f078:	andeq	sl, r1, r4, asr #32
   3f07c:	andeq	r8, r0, ip, lsr #1
   3f080:	andeq	r4, r0, ip, lsr r1
   3f084:	andeq	r8, r0, r0, ror #3
   3f088:	andeq	r0, r0, ip, asr #1
   3f08c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f090:	mov	r5, r1
   3f094:	ldr	r6, [r1, #24]
   3f098:	sub	sp, sp, #20
   3f09c:	ldr	r8, [pc, #392]	; 3f22c <sepol_msg_default_handler@@Base+0xa4f0>
   3f0a0:	mov	r4, r2
   3f0a4:	cmp	r6, #0
   3f0a8:	ldr	r7, [r2]
   3f0ac:	ldr	sl, [r2, #4]
   3f0b0:	add	r8, pc, r8
   3f0b4:	bne	3f12c <sepol_msg_default_handler@@Base+0xa3f0>
   3f0b8:	ldr	r2, [r1]
   3f0bc:	mov	r1, #46	; 0x2e
   3f0c0:	ldr	r3, [sl, #100]	; 0x64
   3f0c4:	sub	r2, r2, #-1073741823	; 0xc0000001
   3f0c8:	ldr	r9, [r3, r2, lsl #2]
   3f0cc:	mov	r0, r9
   3f0d0:	bl	10e1c <strrchr@plt>
   3f0d4:	subs	r3, r0, #0
   3f0d8:	beq	3f12c <sepol_msg_default_handler@@Base+0xa3f0>
   3f0dc:	mov	r0, r9
   3f0e0:	str	r3, [sp, #12]
   3f0e4:	bl	10dd4 <__strdup@plt>
   3f0e8:	ldr	r3, [sp, #12]
   3f0ec:	subs	fp, r0, #0
   3f0f0:	beq	3f138 <sepol_msg_default_handler@@Base+0xa3fc>
   3f0f4:	rsb	r9, r9, r3
   3f0f8:	mov	r1, fp
   3f0fc:	strb	r6, [fp, r9]
   3f100:	ldr	r0, [sl, #48]	; 0x30
   3f104:	bl	14a90 <__assert_fail@plt+0x3c20>
   3f108:	cmp	r0, #0
   3f10c:	beq	3f190 <sepol_msg_default_handler@@Base+0xa454>
   3f110:	ldr	r3, [r0]
   3f114:	mov	r0, fp
   3f118:	str	r3, [r5, #24]
   3f11c:	bl	10ca8 <free@plt>
   3f120:	mov	r0, r6
   3f124:	add	sp, sp, #20
   3f128:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f12c:	mov	r0, #0
   3f130:	add	sp, sp, #20
   3f134:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f138:	cmp	r7, #0
   3f13c:	beq	3f214 <sepol_msg_default_handler@@Base+0xa4d8>
   3f140:	ldr	r3, [r7, #12]
   3f144:	cmp	r3, #0
   3f148:	mvneq	r0, #11
   3f14c:	beq	3f130 <sepol_msg_default_handler@@Base+0xa3f4>
   3f150:	ldr	r2, [pc, #216]	; 3f230 <sepol_msg_default_handler@@Base+0xa4f4>
   3f154:	mov	ip, #1
   3f158:	ldr	r0, [pc, #212]	; 3f234 <sepol_msg_default_handler@@Base+0xa4f8>
   3f15c:	mov	r1, r7
   3f160:	add	r2, pc, r2
   3f164:	str	ip, [r7]
   3f168:	add	r0, pc, r0
   3f16c:	add	r2, r2, #56	; 0x38
   3f170:	stmib	r7, {r0, r2}
   3f174:	ldr	r2, [pc, #188]	; 3f238 <sepol_msg_default_handler@@Base+0xa4fc>
   3f178:	ldr	r0, [r7, #16]
   3f17c:	add	r2, pc, r2
   3f180:	blx	r3
   3f184:	mvn	r0, #11
   3f188:	add	sp, sp, #20
   3f18c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f190:	cmp	r7, #0
   3f194:	beq	3f220 <sepol_msg_default_handler@@Base+0xa4e4>
   3f198:	ldr	ip, [r7, #12]
   3f19c:	cmp	ip, #0
   3f1a0:	beq	3f1f4 <sepol_msg_default_handler@@Base+0xa4b8>
   3f1a4:	ldr	r5, [r5]
   3f1a8:	mov	r2, #1
   3f1ac:	ldr	lr, [sl, #100]	; 0x64
   3f1b0:	mov	r1, r7
   3f1b4:	ldr	r6, [pc, #128]	; 3f23c <sepol_msg_default_handler@@Base+0xa500>
   3f1b8:	sub	r5, r5, #-1073741823	; 0xc0000001
   3f1bc:	ldr	r8, [pc, #124]	; 3f240 <sepol_msg_default_handler@@Base+0xa504>
   3f1c0:	mov	r3, fp
   3f1c4:	add	r6, pc, r6
   3f1c8:	ldr	r0, [r7, #16]
   3f1cc:	add	r8, pc, r8
   3f1d0:	add	r6, r6, #56	; 0x38
   3f1d4:	str	r8, [r7, #4]
   3f1d8:	str	r6, [r7, #8]
   3f1dc:	ldr	lr, [lr, r5, lsl #2]
   3f1e0:	str	r2, [r7]
   3f1e4:	ldr	r2, [pc, #88]	; 3f244 <sepol_msg_default_handler@@Base+0xa508>
   3f1e8:	str	lr, [sp]
   3f1ec:	add	r2, pc, r2
   3f1f0:	blx	ip
   3f1f4:	mov	r0, fp
   3f1f8:	bl	10ca8 <free@plt>
   3f1fc:	ldr	r3, [r4, #8]
   3f200:	mov	r0, #0
   3f204:	add	r3, r3, #1
   3f208:	str	r3, [r4, #8]
   3f20c:	add	sp, sp, #20
   3f210:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f214:	ldr	r3, [pc, #44]	; 3f248 <sepol_msg_default_handler@@Base+0xa50c>
   3f218:	ldr	r7, [r8, r3]
   3f21c:	b	3f140 <sepol_msg_default_handler@@Base+0xa404>
   3f220:	ldr	r3, [pc, #32]	; 3f248 <sepol_msg_default_handler@@Base+0xa50c>
   3f224:	ldr	r7, [r8, r3]
   3f228:	b	3f198 <sepol_msg_default_handler@@Base+0xa45c>
   3f22c:	andeq	r9, r1, r8, asr #30
   3f230:	andeq	r7, r0, r0, ror pc
   3f234:	andeq	r4, r0, r4
   3f238:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   3f23c:	andeq	r7, r0, ip, lsl #30
   3f240:	andeq	r3, r0, r0, lsr #31
   3f244:	andeq	r8, r0, ip, ror r0
   3f248:	andeq	r0, r0, ip, asr #1
   3f24c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f250:	mov	r5, r1
   3f254:	ldr	r6, [r1, #40]	; 0x28
   3f258:	sub	sp, sp, #20
   3f25c:	ldr	r8, [pc, #392]	; 3f3ec <sepol_msg_default_handler@@Base+0xa6b0>
   3f260:	mov	r4, r2
   3f264:	cmp	r6, #0
   3f268:	ldr	r7, [r2]
   3f26c:	ldr	sl, [r2, #4]
   3f270:	add	r8, pc, r8
   3f274:	bne	3f2ec <sepol_msg_default_handler@@Base+0xa5b0>
   3f278:	ldr	r2, [r1]
   3f27c:	mov	r1, #46	; 0x2e
   3f280:	ldr	r3, [sl, #96]	; 0x60
   3f284:	sub	r2, r2, #-1073741823	; 0xc0000001
   3f288:	ldr	r9, [r3, r2, lsl #2]
   3f28c:	mov	r0, r9
   3f290:	bl	10e1c <strrchr@plt>
   3f294:	subs	r3, r0, #0
   3f298:	beq	3f2ec <sepol_msg_default_handler@@Base+0xa5b0>
   3f29c:	mov	r0, r9
   3f2a0:	str	r3, [sp, #12]
   3f2a4:	bl	10dd4 <__strdup@plt>
   3f2a8:	ldr	r3, [sp, #12]
   3f2ac:	subs	fp, r0, #0
   3f2b0:	beq	3f2f8 <sepol_msg_default_handler@@Base+0xa5bc>
   3f2b4:	rsb	r9, r9, r3
   3f2b8:	mov	r1, fp
   3f2bc:	strb	r6, [fp, r9]
   3f2c0:	ldr	r0, [sl, #40]	; 0x28
   3f2c4:	bl	14a90 <__assert_fail@plt+0x3c20>
   3f2c8:	cmp	r0, #0
   3f2cc:	beq	3f350 <sepol_msg_default_handler@@Base+0xa614>
   3f2d0:	ldr	r3, [r0]
   3f2d4:	mov	r0, fp
   3f2d8:	str	r3, [r5, #40]	; 0x28
   3f2dc:	bl	10ca8 <free@plt>
   3f2e0:	mov	r0, r6
   3f2e4:	add	sp, sp, #20
   3f2e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f2ec:	mov	r0, #0
   3f2f0:	add	sp, sp, #20
   3f2f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f2f8:	cmp	r7, #0
   3f2fc:	beq	3f3d4 <sepol_msg_default_handler@@Base+0xa698>
   3f300:	ldr	r3, [r7, #12]
   3f304:	cmp	r3, #0
   3f308:	mvneq	r0, #11
   3f30c:	beq	3f2f0 <sepol_msg_default_handler@@Base+0xa5b4>
   3f310:	ldr	r2, [pc, #216]	; 3f3f0 <sepol_msg_default_handler@@Base+0xa6b4>
   3f314:	mov	ip, #1
   3f318:	ldr	r0, [pc, #212]	; 3f3f4 <sepol_msg_default_handler@@Base+0xa6b8>
   3f31c:	mov	r1, r7
   3f320:	add	r2, pc, r2
   3f324:	str	ip, [r7]
   3f328:	add	r0, pc, r0
   3f32c:	add	r2, r2, #84	; 0x54
   3f330:	stmib	r7, {r0, r2}
   3f334:	ldr	r2, [pc, #188]	; 3f3f8 <sepol_msg_default_handler@@Base+0xa6bc>
   3f338:	ldr	r0, [r7, #16]
   3f33c:	add	r2, pc, r2
   3f340:	blx	r3
   3f344:	mvn	r0, #11
   3f348:	add	sp, sp, #20
   3f34c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f350:	cmp	r7, #0
   3f354:	beq	3f3e0 <sepol_msg_default_handler@@Base+0xa6a4>
   3f358:	ldr	ip, [r7, #12]
   3f35c:	cmp	ip, #0
   3f360:	beq	3f3b4 <sepol_msg_default_handler@@Base+0xa678>
   3f364:	ldr	r5, [r5]
   3f368:	mov	r2, #1
   3f36c:	ldr	lr, [sl, #96]	; 0x60
   3f370:	mov	r1, r7
   3f374:	ldr	r6, [pc, #128]	; 3f3fc <sepol_msg_default_handler@@Base+0xa6c0>
   3f378:	sub	r5, r5, #-1073741823	; 0xc0000001
   3f37c:	ldr	r8, [pc, #124]	; 3f400 <sepol_msg_default_handler@@Base+0xa6c4>
   3f380:	mov	r3, fp
   3f384:	add	r6, pc, r6
   3f388:	ldr	r0, [r7, #16]
   3f38c:	add	r8, pc, r8
   3f390:	add	r6, r6, #84	; 0x54
   3f394:	str	r8, [r7, #4]
   3f398:	str	r6, [r7, #8]
   3f39c:	ldr	lr, [lr, r5, lsl #2]
   3f3a0:	str	r2, [r7]
   3f3a4:	ldr	r2, [pc, #88]	; 3f404 <sepol_msg_default_handler@@Base+0xa6c8>
   3f3a8:	str	lr, [sp]
   3f3ac:	add	r2, pc, r2
   3f3b0:	blx	ip
   3f3b4:	mov	r0, fp
   3f3b8:	bl	10ca8 <free@plt>
   3f3bc:	ldr	r3, [r4, #8]
   3f3c0:	mov	r0, #0
   3f3c4:	add	r3, r3, #1
   3f3c8:	str	r3, [r4, #8]
   3f3cc:	add	sp, sp, #20
   3f3d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f3d4:	ldr	r3, [pc, #44]	; 3f408 <sepol_msg_default_handler@@Base+0xa6cc>
   3f3d8:	ldr	r7, [r8, r3]
   3f3dc:	b	3f300 <sepol_msg_default_handler@@Base+0xa5c4>
   3f3e0:	ldr	r3, [pc, #32]	; 3f408 <sepol_msg_default_handler@@Base+0xa6cc>
   3f3e4:	ldr	r7, [r8, r3]
   3f3e8:	b	3f358 <sepol_msg_default_handler@@Base+0xa61c>
   3f3ec:	andeq	r9, r1, r8, lsl #27
   3f3f0:			; <UNDEFINED> instruction: 0x00007db0
   3f3f4:	andeq	r3, r0, r4, asr #28
   3f3f8:	andeq	r7, r0, r8, lsl pc
   3f3fc:	andeq	r7, r0, ip, asr #26
   3f400:	andeq	r3, r0, r0, ror #27
   3f404:			; <UNDEFINED> instruction: 0x00007ebc
   3f408:	andeq	r0, r0, ip, asr #1
   3f40c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f410:	mov	r5, r1
   3f414:	ldr	r6, [r1, #84]	; 0x54
   3f418:	sub	sp, sp, #20
   3f41c:	ldr	r8, [pc, #392]	; 3f5ac <sepol_msg_default_handler@@Base+0xa870>
   3f420:	mov	r4, r2
   3f424:	cmp	r6, #0
   3f428:	ldr	r7, [r2]
   3f42c:	ldr	sl, [r2, #4]
   3f430:	add	r8, pc, r8
   3f434:	bne	3f4ac <sepol_msg_default_handler@@Base+0xa770>
   3f438:	ldr	r2, [r1]
   3f43c:	mov	r1, #46	; 0x2e
   3f440:	ldr	r3, [sl, #104]	; 0x68
   3f444:	sub	r2, r2, #-1073741823	; 0xc0000001
   3f448:	ldr	r9, [r3, r2, lsl #2]
   3f44c:	mov	r0, r9
   3f450:	bl	10e1c <strrchr@plt>
   3f454:	subs	r3, r0, #0
   3f458:	beq	3f4ac <sepol_msg_default_handler@@Base+0xa770>
   3f45c:	mov	r0, r9
   3f460:	str	r3, [sp, #12]
   3f464:	bl	10dd4 <__strdup@plt>
   3f468:	ldr	r3, [sp, #12]
   3f46c:	subs	fp, r0, #0
   3f470:	beq	3f4b8 <sepol_msg_default_handler@@Base+0xa77c>
   3f474:	rsb	r9, r9, r3
   3f478:	mov	r1, fp
   3f47c:	strb	r6, [fp, r9]
   3f480:	ldr	r0, [sl, #56]	; 0x38
   3f484:	bl	14a90 <__assert_fail@plt+0x3c20>
   3f488:	cmp	r0, #0
   3f48c:	beq	3f510 <sepol_msg_default_handler@@Base+0xa7d4>
   3f490:	ldr	r3, [r0]
   3f494:	mov	r0, fp
   3f498:	str	r3, [r5, #84]	; 0x54
   3f49c:	bl	10ca8 <free@plt>
   3f4a0:	mov	r0, r6
   3f4a4:	add	sp, sp, #20
   3f4a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f4ac:	mov	r0, #0
   3f4b0:	add	sp, sp, #20
   3f4b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f4b8:	cmp	r7, #0
   3f4bc:	beq	3f594 <sepol_msg_default_handler@@Base+0xa858>
   3f4c0:	ldr	r3, [r7, #12]
   3f4c4:	cmp	r3, #0
   3f4c8:	mvneq	r0, #11
   3f4cc:	beq	3f4b0 <sepol_msg_default_handler@@Base+0xa774>
   3f4d0:	ldr	r2, [pc, #216]	; 3f5b0 <sepol_msg_default_handler@@Base+0xa874>
   3f4d4:	mov	ip, #1
   3f4d8:	ldr	r0, [pc, #212]	; 3f5b4 <sepol_msg_default_handler@@Base+0xa878>
   3f4dc:	mov	r1, r7
   3f4e0:	add	r2, pc, r2
   3f4e4:	str	ip, [r7]
   3f4e8:	add	r0, pc, r0
   3f4ec:	add	r2, r2, #112	; 0x70
   3f4f0:	stmib	r7, {r0, r2}
   3f4f4:	ldr	r2, [pc, #188]	; 3f5b8 <sepol_msg_default_handler@@Base+0xa87c>
   3f4f8:	ldr	r0, [r7, #16]
   3f4fc:	add	r2, pc, r2
   3f500:	blx	r3
   3f504:	mvn	r0, #11
   3f508:	add	sp, sp, #20
   3f50c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f510:	cmp	r7, #0
   3f514:	beq	3f5a0 <sepol_msg_default_handler@@Base+0xa864>
   3f518:	ldr	ip, [r7, #12]
   3f51c:	cmp	ip, #0
   3f520:	beq	3f574 <sepol_msg_default_handler@@Base+0xa838>
   3f524:	ldr	r5, [r5]
   3f528:	mov	r2, #1
   3f52c:	ldr	lr, [sl, #104]	; 0x68
   3f530:	mov	r1, r7
   3f534:	ldr	r6, [pc, #128]	; 3f5bc <sepol_msg_default_handler@@Base+0xa880>
   3f538:	sub	r5, r5, #-1073741823	; 0xc0000001
   3f53c:	ldr	r8, [pc, #124]	; 3f5c0 <sepol_msg_default_handler@@Base+0xa884>
   3f540:	mov	r3, fp
   3f544:	add	r6, pc, r6
   3f548:	ldr	r0, [r7, #16]
   3f54c:	add	r8, pc, r8
   3f550:	add	r6, r6, #112	; 0x70
   3f554:	str	r8, [r7, #4]
   3f558:	str	r6, [r7, #8]
   3f55c:	ldr	lr, [lr, r5, lsl #2]
   3f560:	str	r2, [r7]
   3f564:	ldr	r2, [pc, #88]	; 3f5c4 <sepol_msg_default_handler@@Base+0xa888>
   3f568:	str	lr, [sp]
   3f56c:	add	r2, pc, r2
   3f570:	blx	ip
   3f574:	mov	r0, fp
   3f578:	bl	10ca8 <free@plt>
   3f57c:	ldr	r3, [r4, #8]
   3f580:	mov	r0, #0
   3f584:	add	r3, r3, #1
   3f588:	str	r3, [r4, #8]
   3f58c:	add	sp, sp, #20
   3f590:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f594:	ldr	r3, [pc, #44]	; 3f5c8 <sepol_msg_default_handler@@Base+0xa88c>
   3f598:	ldr	r7, [r8, r3]
   3f59c:	b	3f4c0 <sepol_msg_default_handler@@Base+0xa784>
   3f5a0:	ldr	r3, [pc, #32]	; 3f5c8 <sepol_msg_default_handler@@Base+0xa88c>
   3f5a4:	ldr	r7, [r8, r3]
   3f5a8:	b	3f518 <sepol_msg_default_handler@@Base+0xa7dc>
   3f5ac:	andeq	r9, r1, r8, asr #23
   3f5b0:	strdeq	r7, [r0], -r0
   3f5b4:	andeq	r3, r0, r4, lsl #25
   3f5b8:	andeq	r7, r0, r8, asr sp
   3f5bc:	andeq	r7, r0, ip, lsl #23
   3f5c0:	andeq	r3, r0, r0, lsr #24
   3f5c4:	strdeq	r7, [r0], -ip
   3f5c8:	andeq	r0, r0, ip, asr #1
   3f5cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f5d0:	sub	sp, sp, #60	; 0x3c
   3f5d4:	ldr	ip, [pc, #684]	; 3f888 <sepol_msg_default_handler@@Base+0xab4c>
   3f5d8:	mov	r7, r2
   3f5dc:	str	r0, [sp, #20]
   3f5e0:	mov	r8, r1
   3f5e4:	add	ip, pc, ip
   3f5e8:	str	ip, [sp, #32]
   3f5ec:	ldr	ip, [sp, #108]	; 0x6c
   3f5f0:	mov	r9, r3
   3f5f4:	ldr	lr, [sp, #32]
   3f5f8:	mov	r3, #1
   3f5fc:	sub	r0, ip, #-536870911	; 0xe0000001
   3f600:	ldr	r2, [pc, #644]	; 3f88c <sepol_msg_default_handler@@Base+0xab50>
   3f604:	ldrh	ip, [sp, #116]	; 0x74
   3f608:	ldr	r1, [r7]
   3f60c:	ldr	r2, [lr, r2]
   3f610:	str	ip, [sp, #28]
   3f614:	add	r0, r1, r0, lsl #3
   3f618:	ldr	ip, [sp, #100]	; 0x64
   3f61c:	str	r2, [sp, #36]	; 0x24
   3f620:	sub	r1, ip, #1
   3f624:	ldr	ip, [sp, #28]
   3f628:	ldr	r2, [r2]
   3f62c:	strh	r3, [sp, #50]	; 0x32
   3f630:	strh	ip, [sp, #48]	; 0x30
   3f634:	ldr	ip, [sp, #96]	; 0x60
   3f638:	str	r2, [sp, #52]	; 0x34
   3f63c:	str	ip, [sp, #12]
   3f640:	ldr	ip, [sp, #124]	; 0x7c
   3f644:	str	ip, [sp, #24]
   3f648:	ldr	ip, [sp, #128]	; 0x80
   3f64c:	str	ip, [sp, #16]
   3f650:	bl	13b38 <__assert_fail@plt+0x2cc8>
   3f654:	cmp	r0, #0
   3f658:	beq	3f750 <sepol_msg_default_handler@@Base+0xaa14>
   3f65c:	ldr	r0, [sp, #112]	; 0x70
   3f660:	ldr	r3, [r7]
   3f664:	sub	r2, r0, #-536870911	; 0xe0000001
   3f668:	ldr	r1, [sp, #104]	; 0x68
   3f66c:	ldr	sl, [r3, r2, lsl #3]
   3f670:	lsl	ip, r2, #3
   3f674:	add	r3, r3, ip
   3f678:	str	ip, [sp, #4]
   3f67c:	cmp	sl, #0
   3f680:	add	ip, sp, #44	; 0x2c
   3f684:	ldr	fp, [r3, #4]
   3f688:	ldrne	r6, [sl]
   3f68c:	moveq	r6, sl
   3f690:	strh	r1, [sp, #44]	; 0x2c
   3f694:	str	ip, [sp, #8]
   3f698:	cmp	r6, fp
   3f69c:	bcs	3f750 <sepol_msg_default_handler@@Base+0xaa14>
   3f6a0:	ldr	r0, [sl, #8]
   3f6a4:	ldr	r1, [sl]
   3f6a8:	ldr	r2, [sl, #12]
   3f6ac:	rsb	r3, r1, r6
   3f6b0:	lsr	r4, r0, r3
   3f6b4:	rsb	ip, r3, #32
   3f6b8:	sub	r0, r3, #32
   3f6bc:	orr	r4, r4, r2, lsl ip
   3f6c0:	orr	r4, r4, r2, lsr r0
   3f6c4:	lsr	r5, r2, r3
   3f6c8:	mov	r2, #1
   3f6cc:	mov	r3, #0
   3f6d0:	and	r2, r2, r4
   3f6d4:	and	r3, r3, r5
   3f6d8:	orrs	r0, r2, r3
   3f6dc:	beq	3f738 <sepol_msg_default_handler@@Base+0xa9fc>
   3f6e0:	ldr	r3, [r8]
   3f6e4:	ldr	r3, [r3, r6, lsl #2]
   3f6e8:	cmp	r3, #0
   3f6ec:	beq	3f6fc <sepol_msg_default_handler@@Base+0xa9c0>
   3f6f0:	ldr	ip, [r3, #24]
   3f6f4:	cmp	ip, #0
   3f6f8:	bne	3f7f8 <sepol_msg_default_handler@@Base+0xaabc>
   3f6fc:	mov	r0, r9
   3f700:	ldr	r1, [sp, #12]
   3f704:	add	r2, sp, #44	; 0x2c
   3f708:	ldr	r3, [sp, #120]	; 0x78
   3f70c:	add	ip, r6, #1
   3f710:	strh	ip, [sp, #46]	; 0x2e
   3f714:	bl	3ee14 <sepol_msg_default_handler@@Base+0xa0d8>
   3f718:	mov	fp, r0
   3f71c:	cmp	fp, #0
   3f720:	bne	3f788 <sepol_msg_default_handler@@Base+0xaa4c>
   3f724:	ldr	r3, [r7]
   3f728:	ldr	ip, [sp, #4]
   3f72c:	ldr	r1, [sl]
   3f730:	add	r3, r3, ip
   3f734:	ldr	fp, [r3, #4]
   3f738:	add	r1, r1, #63	; 0x3f
   3f73c:	cmp	r6, r1
   3f740:	beq	3f770 <sepol_msg_default_handler@@Base+0xaa34>
   3f744:	add	r6, r6, #1
   3f748:	cmp	r6, fp
   3f74c:	bcc	3f6a0 <sepol_msg_default_handler@@Base+0xa964>
   3f750:	mov	r0, #0
   3f754:	ldr	ip, [sp, #36]	; 0x24
   3f758:	ldr	r2, [sp, #52]	; 0x34
   3f75c:	ldr	r3, [ip]
   3f760:	cmp	r2, r3
   3f764:	bne	3f884 <sepol_msg_default_handler@@Base+0xab48>
   3f768:	add	sp, sp, #60	; 0x3c
   3f76c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f770:	ldr	r3, [sl, #16]
   3f774:	cmp	r3, #0
   3f778:	beq	3f744 <sepol_msg_default_handler@@Base+0xaa08>
   3f77c:	ldr	r6, [r3]
   3f780:	mov	sl, r3
   3f784:	b	3f698 <sepol_msg_default_handler@@Base+0xa95c>
   3f788:	ldr	ip, [sp, #16]
   3f78c:	mov	r0, #28
   3f790:	ldr	r3, [ip]
   3f794:	add	r3, r3, #1
   3f798:	str	r3, [ip]
   3f79c:	bl	10d44 <malloc@plt>
   3f7a0:	cmp	r0, #0
   3f7a4:	beq	3f818 <sepol_msg_default_handler@@Base+0xaadc>
   3f7a8:	ldr	ip, [sp, #24]
   3f7ac:	add	r3, r0, #12
   3f7b0:	mov	r1, #0
   3f7b4:	str	r1, [r0, #4]
   3f7b8:	str	r1, [r3], #4
   3f7bc:	add	r2, r6, #1
   3f7c0:	str	r1, [r3], #4
   3f7c4:	str	r1, [r3], #4
   3f7c8:	str	r1, [r3]
   3f7cc:	ldr	r3, [ip]
   3f7d0:	ldr	ip, [sp, #100]	; 0x64
   3f7d4:	str	fp, [r0, #8]
   3f7d8:	str	r3, [r0, #16]
   3f7dc:	strh	ip, [r0]
   3f7e0:	ldr	ip, [sp, #28]
   3f7e4:	strh	r2, [r0, #2]
   3f7e8:	strh	ip, [r0, #4]
   3f7ec:	ldr	ip, [sp, #24]
   3f7f0:	str	r0, [ip]
   3f7f4:	b	3f724 <sepol_msg_default_handler@@Base+0xa9e8>
   3f7f8:	mov	r0, r9
   3f7fc:	ldr	r1, [sp, #12]
   3f800:	add	r2, sp, #44	; 0x2c
   3f804:	ldr	r3, [sp, #120]	; 0x78
   3f808:	strh	ip, [sp, #46]	; 0x2e
   3f80c:	bl	3ee14 <sepol_msg_default_handler@@Base+0xa0d8>
   3f810:	mov	fp, r0
   3f814:	b	3f71c <sepol_msg_default_handler@@Base+0xa9e0>
   3f818:	ldr	ip, [sp, #20]
   3f81c:	cmp	ip, #0
   3f820:	beq	3f870 <sepol_msg_default_handler@@Base+0xab34>
   3f824:	ldr	ip, [sp, #20]
   3f828:	ldr	r3, [ip, #12]
   3f82c:	cmp	r3, #0
   3f830:	beq	3f868 <sepol_msg_default_handler@@Base+0xab2c>
   3f834:	ldr	r1, [sp, #20]
   3f838:	mov	ip, #1
   3f83c:	ldr	r2, [pc, #76]	; 3f890 <sepol_msg_default_handler@@Base+0xab54>
   3f840:	ldr	r0, [pc, #76]	; 3f894 <sepol_msg_default_handler@@Base+0xab58>
   3f844:	add	r2, pc, r2
   3f848:	str	ip, [r1]
   3f84c:	add	r0, pc, r0
   3f850:	add	r2, r2, #140	; 0x8c
   3f854:	stmib	r1, {r0, r2}
   3f858:	ldr	r2, [pc, #56]	; 3f898 <sepol_msg_default_handler@@Base+0xab5c>
   3f85c:	ldr	r0, [r1, #16]
   3f860:	add	r2, pc, r2
   3f864:	blx	r3
   3f868:	mvn	r0, #11
   3f86c:	b	3f754 <sepol_msg_default_handler@@Base+0xaa18>
   3f870:	ldr	r3, [pc, #36]	; 3f89c <sepol_msg_default_handler@@Base+0xab60>
   3f874:	ldr	ip, [sp, #32]
   3f878:	ldr	r3, [ip, r3]
   3f87c:	str	r3, [sp, #20]
   3f880:	b	3f824 <sepol_msg_default_handler@@Base+0xaae8>
   3f884:	bl	10cd8 <__stack_chk_fail@plt>
   3f888:	andeq	r9, r1, r4, lsl sl
   3f88c:	strheq	r0, [r0], -ip
   3f890:	andeq	r7, r0, ip, lsl #17
   3f894:	andeq	r3, r0, r0, lsr #18
   3f898:	strdeq	r7, [r0], -r4
   3f89c:	andeq	r0, r0, ip, asr #1
   3f8a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f8a4:	sub	sp, sp, #44	; 0x2c
   3f8a8:	mov	r5, r0
   3f8ac:	mov	r6, r2
   3f8b0:	ldr	r4, [sp, #80]	; 0x50
   3f8b4:	mov	r7, r3
   3f8b8:	ldr	r8, [sp, #92]	; 0x5c
   3f8bc:	cmp	r4, #0
   3f8c0:	ldr	r9, [sp, #96]	; 0x60
   3f8c4:	addne	fp, r1, #132	; 0x84
   3f8c8:	addne	sl, r1, #308	; 0x134
   3f8cc:	bne	3f8e0 <sepol_msg_default_handler@@Base+0xaba4>
   3f8d0:	b	3f950 <sepol_msg_default_handler@@Base+0xac14>
   3f8d4:	ldr	r4, [r4, #4]
   3f8d8:	cmp	r4, #0
   3f8dc:	beq	3f950 <sepol_msg_default_handler@@Base+0xac14>
   3f8e0:	ldr	ip, [r4]
   3f8e4:	ldrh	r3, [ip, #6]
   3f8e8:	tst	r3, #1
   3f8ec:	beq	3f8d4 <sepol_msg_default_handler@@Base+0xab98>
   3f8f0:	ldr	r3, [sp, #84]	; 0x54
   3f8f4:	mov	r0, r5
   3f8f8:	str	r7, [sp]
   3f8fc:	mov	r1, fp
   3f900:	mov	r2, sl
   3f904:	str	r3, [sp, #4]
   3f908:	ldr	r3, [sp, #88]	; 0x58
   3f90c:	str	r3, [sp, #8]
   3f910:	mov	r3, r6
   3f914:	ldrh	lr, [ip]
   3f918:	str	lr, [sp, #12]
   3f91c:	ldrh	lr, [ip, #2]
   3f920:	str	lr, [sp, #16]
   3f924:	ldrh	lr, [ip, #4]
   3f928:	str	lr, [sp, #20]
   3f92c:	ldr	ip, [ip, #8]
   3f930:	str	r8, [sp, #28]
   3f934:	str	r9, [sp, #32]
   3f938:	str	ip, [sp, #24]
   3f93c:	bl	3f5cc <sepol_msg_default_handler@@Base+0xa890>
   3f940:	cmp	r0, #0
   3f944:	beq	3f8d4 <sepol_msg_default_handler@@Base+0xab98>
   3f948:	add	sp, sp, #44	; 0x2c
   3f94c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f950:	mov	r0, #0
   3f954:	add	sp, sp, #44	; 0x2c
   3f958:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f95c:	push	{r4, r5, r6, r7, r8, lr}
   3f960:	mov	r4, r0
   3f964:	ldrh	r0, [r0, #6]
   3f968:	sub	sp, sp, #40	; 0x28
   3f96c:	mov	r5, r1
   3f970:	mov	ip, r2
   3f974:	ands	r0, r0, #1
   3f978:	beq	3f9dc <sepol_msg_default_handler@@Base+0xaca0>
   3f97c:	ldr	r1, [r2, #8]
   3f980:	add	r6, r2, #20
   3f984:	ldrh	r7, [r4]
   3f988:	add	lr, ip, #24
   3f98c:	ldr	r2, [r2, #4]
   3f990:	mov	r3, #0
   3f994:	str	r1, [sp]
   3f998:	ldr	r8, [ip, #12]
   3f99c:	add	r1, r2, #132	; 0x84
   3f9a0:	ldr	r0, [ip]
   3f9a4:	add	r2, r2, #308	; 0x134
   3f9a8:	ldr	r5, [r5]
   3f9ac:	str	r8, [sp, #4]
   3f9b0:	ldr	ip, [ip, #16]
   3f9b4:	str	r7, [sp, #12]
   3f9b8:	str	ip, [sp, #8]
   3f9bc:	ldrh	ip, [r4, #2]
   3f9c0:	str	ip, [sp, #16]
   3f9c4:	ldrh	ip, [r4, #4]
   3f9c8:	str	r5, [sp, #24]
   3f9cc:	str	r6, [sp, #28]
   3f9d0:	str	ip, [sp, #20]
   3f9d4:	str	lr, [sp, #32]
   3f9d8:	bl	3f5cc <sepol_msg_default_handler@@Base+0xa890>
   3f9dc:	add	sp, sp, #40	; 0x28
   3f9e0:	pop	{r4, r5, r6, r7, r8, pc}
   3f9e4:	push	{r3, r4, r5, lr}
   3f9e8:	mov	r4, r0
   3f9ec:	mov	r0, r1
   3f9f0:	mov	r1, r2
   3f9f4:	mov	r2, r3
   3f9f8:	bl	309dc <policydb_user_cache@@Base+0x100c0>
   3f9fc:	ldr	r3, [pc, #204]	; 3fad0 <sepol_msg_default_handler@@Base+0xad94>
   3fa00:	add	r3, pc, r3
   3fa04:	subs	r5, r0, #0
   3fa08:	beq	3fa60 <sepol_msg_default_handler@@Base+0xad24>
   3fa0c:	cmn	r5, #12
   3fa10:	beq	3fa68 <sepol_msg_default_handler@@Base+0xad2c>
   3fa14:	cmp	r4, #0
   3fa18:	beq	3fab8 <sepol_msg_default_handler@@Base+0xad7c>
   3fa1c:	ldr	ip, [r4, #12]
   3fa20:	cmp	ip, #0
   3fa24:	beq	3fa60 <sepol_msg_default_handler@@Base+0xad24>
   3fa28:	ldr	r2, [pc, #164]	; 3fad4 <sepol_msg_default_handler@@Base+0xad98>
   3fa2c:	mov	r3, #1
   3fa30:	ldr	r0, [pc, #160]	; 3fad8 <sepol_msg_default_handler@@Base+0xad9c>
   3fa34:	mov	r1, r4
   3fa38:	add	r2, pc, r2
   3fa3c:	str	r3, [r4]
   3fa40:	add	r0, pc, r0
   3fa44:	add	r2, r2, #156	; 0x9c
   3fa48:	stmib	r4, {r0, r2}
   3fa4c:	mov	r3, r5
   3fa50:	ldr	r2, [pc, #132]	; 3fadc <sepol_msg_default_handler@@Base+0xada0>
   3fa54:	ldr	r0, [r4, #16]
   3fa58:	add	r2, pc, r2
   3fa5c:	blx	ip
   3fa60:	mov	r0, r5
   3fa64:	pop	{r3, r4, r5, pc}
   3fa68:	cmp	r4, #0
   3fa6c:	beq	3fac4 <sepol_msg_default_handler@@Base+0xad88>
   3fa70:	ldr	r3, [r4, #12]
   3fa74:	cmp	r3, #0
   3fa78:	beq	3fa60 <sepol_msg_default_handler@@Base+0xad24>
   3fa7c:	ldr	r2, [pc, #92]	; 3fae0 <sepol_msg_default_handler@@Base+0xada4>
   3fa80:	mov	ip, #1
   3fa84:	ldr	r0, [pc, #88]	; 3fae4 <sepol_msg_default_handler@@Base+0xada8>
   3fa88:	mov	r1, r4
   3fa8c:	add	r2, pc, r2
   3fa90:	str	ip, [r4]
   3fa94:	add	r0, pc, r0
   3fa98:	add	r2, r2, #156	; 0x9c
   3fa9c:	stmib	r4, {r0, r2}
   3faa0:	ldr	r2, [pc, #64]	; 3fae8 <sepol_msg_default_handler@@Base+0xadac>
   3faa4:	ldr	r0, [r4, #16]
   3faa8:	add	r2, pc, r2
   3faac:	blx	r3
   3fab0:	mov	r0, r5
   3fab4:	pop	{r3, r4, r5, pc}
   3fab8:	ldr	r2, [pc, #44]	; 3faec <sepol_msg_default_handler@@Base+0xadb0>
   3fabc:	ldr	r4, [r3, r2]
   3fac0:	b	3fa1c <sepol_msg_default_handler@@Base+0xace0>
   3fac4:	ldr	r2, [pc, #32]	; 3faec <sepol_msg_default_handler@@Base+0xadb0>
   3fac8:	ldr	r4, [r3, r2]
   3facc:	b	3fa70 <sepol_msg_default_handler@@Base+0xad34>
   3fad0:	strdeq	r9, [r1], -r8
   3fad4:	muleq	r0, r8, r6
   3fad8:	andeq	r3, r0, ip, lsr #14
   3fadc:	andeq	r7, r0, r4, lsr r8
   3fae0:	andeq	r7, r0, r4, asr #12
   3fae4:	ldrdeq	r3, [r0], -r8
   3fae8:	andeq	r7, r0, ip, lsr #15
   3faec:	andeq	r0, r0, ip, asr #1
   3faf0:	ldr	ip, [pc, #556]	; 3fd24 <sepol_msg_default_handler@@Base+0xafe8>
   3faf4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3faf8:	mov	fp, r1
   3fafc:	sub	sp, sp, #68	; 0x44
   3fb00:	ldr	r1, [pc, #544]	; 3fd28 <sepol_msg_default_handler@@Base+0xafec>
   3fb04:	add	ip, pc, ip
   3fb08:	str	r0, [sp, #20]
   3fb0c:	ldr	r0, [sp, #112]	; 0x70
   3fb10:	str	r2, [sp]
   3fb14:	str	r3, [sp, #16]
   3fb18:	sub	r0, r0, #-536870911	; 0xe0000001
   3fb1c:	ldr	r1, [ip, r1]
   3fb20:	mov	r3, ip
   3fb24:	ldr	r2, [fp]
   3fb28:	mov	r3, #1
   3fb2c:	ldr	r6, [sp, #108]	; 0x6c
   3fb30:	ldr	lr, [r1]
   3fb34:	add	r0, r2, r0, lsl #3
   3fb38:	ldr	ip, [sp, #120]	; 0x78
   3fb3c:	ldr	r2, [sp, #124]	; 0x7c
   3fb40:	ldr	r7, [sp, #104]	; 0x68
   3fb44:	str	r1, [sp, #12]
   3fb48:	sub	r1, r6, #1
   3fb4c:	str	lr, [sp, #60]	; 0x3c
   3fb50:	strh	ip, [sp, #40]	; 0x28
   3fb54:	str	r2, [sp, #44]	; 0x2c
   3fb58:	strh	r3, [sp, #42]	; 0x2a
   3fb5c:	str	r7, [sp, #4]
   3fb60:	bl	13b38 <__assert_fail@plt+0x2cc8>
   3fb64:	cmp	r0, #0
   3fb68:	beq	3fc80 <sepol_msg_default_handler@@Base+0xaf44>
   3fb6c:	ldr	r1, [sp, #116]	; 0x74
   3fb70:	add	r9, sp, #36	; 0x24
   3fb74:	ldr	r3, [fp]
   3fb78:	sub	r2, r1, #-536870911	; 0xe0000001
   3fb7c:	strh	r6, [sp, #36]	; 0x24
   3fb80:	ldr	sl, [r3, r2, lsl #3]
   3fb84:	lsl	r7, r2, #3
   3fb88:	add	r3, r3, r7
   3fb8c:	str	r7, [sp, #8]
   3fb90:	cmp	sl, #0
   3fb94:	add	r7, sp, #52	; 0x34
   3fb98:	ldr	r0, [r3, #4]
   3fb9c:	ldrne	r8, [sl]
   3fba0:	moveq	r8, sl
   3fba4:	str	r7, [sp, #28]
   3fba8:	add	r7, sp, #44	; 0x2c
   3fbac:	str	r7, [sp, #24]
   3fbb0:	cmp	r8, r0
   3fbb4:	bcs	3fc80 <sepol_msg_default_handler@@Base+0xaf44>
   3fbb8:	ldr	ip, [sl, #8]
   3fbbc:	mov	r7, #0
   3fbc0:	ldr	r1, [sl]
   3fbc4:	ldr	r2, [sl, #12]
   3fbc8:	rsb	r3, r1, r8
   3fbcc:	rsb	r6, r3, #32
   3fbd0:	lsr	r4, ip, r3
   3fbd4:	orr	r4, r4, r2, lsl r6
   3fbd8:	sub	ip, r3, #32
   3fbdc:	orr	r4, r4, r2, lsr ip
   3fbe0:	lsr	r5, r2, r3
   3fbe4:	mov	r6, #1
   3fbe8:	and	r7, r7, r5
   3fbec:	and	r6, r6, r4
   3fbf0:	orrs	r2, r6, r7
   3fbf4:	beq	3fc68 <sepol_msg_default_handler@@Base+0xaf2c>
   3fbf8:	ldr	r0, [sp]
   3fbfc:	mov	r1, r9
   3fc00:	add	r3, r8, #1
   3fc04:	strh	r3, [sp, #38]	; 0x26
   3fc08:	bl	30ce0 <policydb_user_cache@@Base+0x103c4>
   3fc0c:	cmp	r0, #0
   3fc10:	beq	3fcdc <sepol_msg_default_handler@@Base+0xafa0>
   3fc14:	ldr	r2, [r0]
   3fc18:	ldr	r3, [sp, #44]	; 0x2c
   3fc1c:	orr	r3, r2, r3
   3fc20:	str	r3, [r0]
   3fc24:	ldr	r7, [sp, #4]
   3fc28:	cmp	r7, #0
   3fc2c:	beq	3fc54 <sepol_msg_default_handler@@Base+0xaf18>
   3fc30:	mov	r0, r7
   3fc34:	mov	r1, r9
   3fc38:	bl	30ce0 <policydb_user_cache@@Base+0x103c4>
   3fc3c:	cmp	r0, #0
   3fc40:	beq	3fc54 <sepol_msg_default_handler@@Base+0xaf18>
   3fc44:	ldr	r3, [r0]
   3fc48:	ldr	r2, [sp, #44]	; 0x2c
   3fc4c:	ands	r6, r2, r3
   3fc50:	bne	3fcb8 <sepol_msg_default_handler@@Base+0xaf7c>
   3fc54:	ldr	r3, [fp]
   3fc58:	ldr	r7, [sp, #8]
   3fc5c:	ldr	r1, [sl]
   3fc60:	add	r3, r3, r7
   3fc64:	ldr	r0, [r3, #4]
   3fc68:	add	r1, r1, #63	; 0x3f
   3fc6c:	cmp	r8, r1
   3fc70:	beq	3fca0 <sepol_msg_default_handler@@Base+0xaf64>
   3fc74:	add	r8, r8, #1
   3fc78:	cmp	r8, r0
   3fc7c:	bcc	3fbb8 <sepol_msg_default_handler@@Base+0xae7c>
   3fc80:	mov	r0, #0
   3fc84:	ldr	r7, [sp, #12]
   3fc88:	ldr	r2, [sp, #60]	; 0x3c
   3fc8c:	ldr	r3, [r7]
   3fc90:	cmp	r2, r3
   3fc94:	bne	3fd20 <sepol_msg_default_handler@@Base+0xafe4>
   3fc98:	add	sp, sp, #68	; 0x44
   3fc9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fca0:	ldr	r3, [sl, #16]
   3fca4:	cmp	r3, #0
   3fca8:	beq	3fc74 <sepol_msg_default_handler@@Base+0xaf38>
   3fcac:	ldr	r8, [r3]
   3fcb0:	mov	sl, r3
   3fcb4:	b	3fbb0 <sepol_msg_default_handler@@Base+0xae74>
   3fcb8:	ldr	r0, [sp, #16]
   3fcbc:	mov	r1, r9
   3fcc0:	bl	30ce0 <policydb_user_cache@@Base+0x103c4>
   3fcc4:	cmp	r0, #0
   3fcc8:	beq	3fcfc <sepol_msg_default_handler@@Base+0xafc0>
   3fccc:	ldr	r3, [r0]
   3fcd0:	orr	r6, r3, r6
   3fcd4:	str	r6, [r0]
   3fcd8:	b	3fc54 <sepol_msg_default_handler@@Base+0xaf18>
   3fcdc:	ldr	r0, [sp, #20]
   3fce0:	mov	r2, r9
   3fce4:	ldr	r1, [sp]
   3fce8:	add	r3, sp, #44	; 0x2c
   3fcec:	bl	3f9e4 <sepol_msg_default_handler@@Base+0xaca8>
   3fcf0:	cmp	r0, #0
   3fcf4:	beq	3fc24 <sepol_msg_default_handler@@Base+0xaee8>
   3fcf8:	b	3fc84 <sepol_msg_default_handler@@Base+0xaf48>
   3fcfc:	ldr	r0, [sp, #20]
   3fd00:	mov	r2, r9
   3fd04:	ldr	r1, [sp, #16]
   3fd08:	add	r3, sp, #52	; 0x34
   3fd0c:	str	r6, [sp, #52]	; 0x34
   3fd10:	bl	3f9e4 <sepol_msg_default_handler@@Base+0xaca8>
   3fd14:	cmp	r0, #0
   3fd18:	bne	3fc84 <sepol_msg_default_handler@@Base+0xaf48>
   3fd1c:	b	3fc54 <sepol_msg_default_handler@@Base+0xaf18>
   3fd20:	bl	10cd8 <__stack_chk_fail@plt>
   3fd24:	strdeq	r9, [r1], -r4
   3fd28:	strheq	r0, [r0], -ip
   3fd2c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3fd30:	sub	sp, sp, #24
   3fd34:	subs	r4, r2, #0
   3fd38:	add	r7, sp, #56	; 0x38
   3fd3c:	mov	r5, r0
   3fd40:	mov	r6, r3
   3fd44:	ldm	r7, {r7, r8, r9}
   3fd48:	addne	sl, r1, #308	; 0x134
   3fd4c:	bne	3fd60 <sepol_msg_default_handler@@Base+0xb024>
   3fd50:	b	3fdb0 <sepol_msg_default_handler@@Base+0xb074>
   3fd54:	ldr	r4, [r4, #4]
   3fd58:	cmp	r4, #0
   3fd5c:	beq	3fdb0 <sepol_msg_default_handler@@Base+0xb074>
   3fd60:	ldr	ip, [r4]
   3fd64:	mov	r0, r5
   3fd68:	str	r8, [sp]
   3fd6c:	mov	r1, sl
   3fd70:	str	r9, [sp, #4]
   3fd74:	mov	r2, r6
   3fd78:	ldrh	lr, [ip]
   3fd7c:	mov	r3, r7
   3fd80:	str	lr, [sp, #8]
   3fd84:	ldrh	lr, [ip, #2]
   3fd88:	str	lr, [sp, #12]
   3fd8c:	ldrh	lr, [ip, #4]
   3fd90:	str	lr, [sp, #16]
   3fd94:	ldr	ip, [ip, #8]
   3fd98:	str	ip, [sp, #20]
   3fd9c:	bl	3faf0 <sepol_msg_default_handler@@Base+0xadb4>
   3fda0:	cmp	r0, #0
   3fda4:	beq	3fd54 <sepol_msg_default_handler@@Base+0xb018>
   3fda8:	add	sp, sp, #24
   3fdac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3fdb0:	mov	r0, #0
   3fdb4:	add	sp, sp, #24
   3fdb8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3fdbc:	ldrh	r3, [r0, #6]
   3fdc0:	mov	ip, r2
   3fdc4:	push	{r4, r5, r6, lr}
   3fdc8:	ands	r3, r3, #1
   3fdcc:	sub	sp, sp, #24
   3fdd0:	mov	r4, r1
   3fdd4:	moveq	r0, r3
   3fdd8:	beq	3fe28 <sepol_msg_default_handler@@Base+0xb0ec>
   3fddc:	ldr	r1, [r2, #4]
   3fde0:	mov	lr, #0
   3fde4:	ldr	r2, [r2, #8]
   3fde8:	mov	r3, lr
   3fdec:	str	lr, [sp]
   3fdf0:	add	r1, r1, #308	; 0x134
   3fdf4:	ldrh	r5, [r0]
   3fdf8:	ldr	r6, [ip, #12]
   3fdfc:	ldr	lr, [r4]
   3fe00:	str	r5, [sp, #8]
   3fe04:	str	r6, [sp, #4]
   3fe08:	ldrh	r5, [r0, #2]
   3fe0c:	ldr	r4, [ip]
   3fe10:	str	r5, [sp, #12]
   3fe14:	ldrh	ip, [r0, #4]
   3fe18:	mov	r0, r4
   3fe1c:	str	lr, [sp, #20]
   3fe20:	str	ip, [sp, #16]
   3fe24:	bl	3faf0 <sepol_msg_default_handler@@Base+0xadb4>
   3fe28:	add	sp, sp, #24
   3fe2c:	pop	{r4, r5, r6, pc}
   3fe30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fe34:	sub	sp, sp, #108	; 0x6c
   3fe38:	ldr	ip, [pc, #1064]	; 40268 <sepol_msg_default_handler@@Base+0xb52c>
   3fe3c:	mov	r9, r1
   3fe40:	str	r2, [sp, #24]
   3fe44:	add	r7, sp, #56	; 0x38
   3fe48:	add	ip, pc, ip
   3fe4c:	str	ip, [sp, #28]
   3fe50:	ldr	r1, [sp, #28]
   3fe54:	mov	fp, r3
   3fe58:	ldr	ip, [pc, #1036]	; 4026c <sepol_msg_default_handler@@Base+0xb530>
   3fe5c:	mov	r6, r0
   3fe60:	mov	r0, r7
   3fe64:	ldr	ip, [r1, ip]
   3fe68:	str	ip, [sp, #32]
   3fe6c:	ldr	ip, [sp, #144]	; 0x90
   3fe70:	str	ip, [sp, #40]	; 0x28
   3fe74:	ldr	ip, [sp, #148]	; 0x94
   3fe78:	str	ip, [sp, #36]	; 0x24
   3fe7c:	ldr	ip, [sp, #32]
   3fe80:	ldr	r3, [ip]
   3fe84:	str	r3, [sp, #100]	; 0x64
   3fe88:	bl	3113c <policydb_user_cache@@Base+0x10820>
   3fe8c:	mov	r0, r7
   3fe90:	mov	r1, #1024	; 0x400
   3fe94:	bl	31154 <policydb_user_cache@@Base+0x10838>
   3fe98:	subs	r8, r0, #0
   3fe9c:	movne	r5, #0
   3fea0:	beq	3fff0 <sepol_msg_default_handler@@Base+0xb2b4>
   3fea4:	cmp	r6, #0
   3fea8:	movne	r3, r6
   3feac:	beq	40138 <sepol_msg_default_handler@@Base+0xb3fc>
   3feb0:	ldr	ip, [r3, #12]
   3feb4:	cmp	ip, #0
   3feb8:	beq	3fef0 <sepol_msg_default_handler@@Base+0xb1b4>
   3febc:	ldr	r2, [pc, #940]	; 40270 <sepol_msg_default_handler@@Base+0xb534>
   3fec0:	mov	r1, #1
   3fec4:	ldr	r0, [pc, #936]	; 40274 <sepol_msg_default_handler@@Base+0xb538>
   3fec8:	add	r2, pc, r2
   3fecc:	str	r1, [r3]
   3fed0:	add	r0, pc, r0
   3fed4:	add	r2, r2, #180	; 0xb4
   3fed8:	stmib	r3, {r0, r2}
   3fedc:	mov	r1, r3
   3fee0:	ldr	r2, [pc, #912]	; 40278 <sepol_msg_default_handler@@Base+0xb53c>
   3fee4:	ldr	r0, [r3, #16]
   3fee8:	add	r2, pc, r2
   3feec:	blx	ip
   3fef0:	cmp	r6, #0
   3fef4:	movne	r3, r6
   3fef8:	beq	40128 <sepol_msg_default_handler@@Base+0xb3ec>
   3fefc:	ldr	ip, [r3, #12]
   3ff00:	cmp	ip, #0
   3ff04:	beq	3ff3c <sepol_msg_default_handler@@Base+0xb200>
   3ff08:	ldr	r2, [pc, #876]	; 4027c <sepol_msg_default_handler@@Base+0xb540>
   3ff0c:	mov	r1, #1
   3ff10:	ldr	r0, [pc, #872]	; 40280 <sepol_msg_default_handler@@Base+0xb544>
   3ff14:	add	r2, pc, r2
   3ff18:	str	r1, [r3]
   3ff1c:	add	r0, pc, r0
   3ff20:	add	r2, r2, #180	; 0xb4
   3ff24:	stmib	r3, {r0, r2}
   3ff28:	mov	r1, r3
   3ff2c:	ldr	r2, [pc, #848]	; 40284 <sepol_msg_default_handler@@Base+0xb548>
   3ff30:	ldr	r0, [r3, #16]
   3ff34:	add	r2, pc, r2
   3ff38:	blx	ip
   3ff3c:	mov	r0, r7
   3ff40:	bl	31020 <policydb_user_cache@@Base+0x10704>
   3ff44:	mov	r0, r5
   3ff48:	bl	3ee68 <sepol_msg_default_handler@@Base+0xa12c>
   3ff4c:	cmp	r8, #0
   3ff50:	beq	3ff74 <sepol_msg_default_handler@@Base+0xb238>
   3ff54:	ldr	ip, [sp, #32]
   3ff58:	mov	r0, r8
   3ff5c:	ldr	r2, [sp, #100]	; 0x64
   3ff60:	ldr	r3, [ip]
   3ff64:	cmp	r2, r3
   3ff68:	bne	40264 <sepol_msg_default_handler@@Base+0xb528>
   3ff6c:	add	sp, sp, #108	; 0x6c
   3ff70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ff74:	ldr	ip, [sp, #24]
   3ff78:	add	r0, r9, #208	; 0xd0
   3ff7c:	ldr	r1, [pc, #772]	; 40288 <sepol_msg_default_handler@@Base+0xb54c>
   3ff80:	add	r2, sp, #72	; 0x48
   3ff84:	str	r8, [sp, #92]	; 0x5c
   3ff88:	mov	r5, r8
   3ff8c:	add	r1, pc, r1
   3ff90:	str	r8, [sp, #96]	; 0x60
   3ff94:	str	r6, [sp, #72]	; 0x48
   3ff98:	str	r9, [sp, #76]	; 0x4c
   3ff9c:	str	r7, [sp, #80]	; 0x50
   3ffa0:	str	ip, [sp, #84]	; 0x54
   3ffa4:	str	fp, [sp, #88]	; 0x58
   3ffa8:	bl	310cc <policydb_user_cache@@Base+0x107b0>
   3ffac:	subs	r8, r0, #0
   3ffb0:	moveq	r5, r8
   3ffb4:	bne	3ffdc <sepol_msg_default_handler@@Base+0xb2a0>
   3ffb8:	ldr	ip, [sp, #36]	; 0x24
   3ffbc:	mov	r8, #0
   3ffc0:	ldr	r2, [sp, #96]	; 0x60
   3ffc4:	ldr	r3, [sp, #92]	; 0x5c
   3ffc8:	ldr	r1, [ip]
   3ffcc:	add	r2, r1, r2
   3ffd0:	str	r2, [ip]
   3ffd4:	ldr	ip, [sp, #40]	; 0x28
   3ffd8:	str	r3, [ip]
   3ffdc:	mov	r0, r5
   3ffe0:	bl	3ee68 <sepol_msg_default_handler@@Base+0xa12c>
   3ffe4:	mov	r0, r7
   3ffe8:	bl	31020 <policydb_user_cache@@Base+0x10704>
   3ffec:	b	3ff54 <sepol_msg_default_handler@@Base+0xb218>
   3fff0:	add	ip, r9, #208	; 0xd0
   3fff4:	ldr	r1, [pc, #656]	; 4028c <sepol_msg_default_handler@@Base+0xb550>
   3fff8:	str	ip, [sp, #44]	; 0x2c
   3fffc:	add	ip, sp, #72	; 0x48
   40000:	add	r1, pc, r1
   40004:	ldr	r0, [sp, #44]	; 0x2c
   40008:	mov	r2, ip
   4000c:	str	ip, [sp, #48]	; 0x30
   40010:	str	r6, [sp, #72]	; 0x48
   40014:	str	r9, [sp, #76]	; 0x4c
   40018:	str	r7, [sp, #80]	; 0x50
   4001c:	str	fp, [sp, #84]	; 0x54
   40020:	bl	310cc <policydb_user_cache@@Base+0x107b0>
   40024:	subs	r8, r0, #0
   40028:	bne	40118 <sepol_msg_default_handler@@Base+0xb3dc>
   4002c:	ldr	r4, [r9, #244]	; 0xf4
   40030:	cmp	r4, #0
   40034:	beq	40150 <sepol_msg_default_handler@@Base+0xb414>
   40038:	mov	sl, r8
   4003c:	str	r8, [sp, #52]	; 0x34
   40040:	b	400fc <sepol_msg_default_handler@@Base+0xb3c0>
   40044:	add	r8, r5, #16
   40048:	bl	3113c <policydb_user_cache@@Base+0x10820>
   4004c:	mov	r0, r8
   40050:	bl	3113c <policydb_user_cache@@Base+0x10820>
   40054:	ldr	r3, [r4, #8]
   40058:	str	r4, [r5, #32]
   4005c:	cmp	r3, #0
   40060:	str	sl, [r5, #36]	; 0x24
   40064:	beq	400a4 <sepol_msg_default_handler@@Base+0xb368>
   40068:	mov	r0, r5
   4006c:	mov	r1, #1024	; 0x400
   40070:	bl	31154 <policydb_user_cache@@Base+0x10838>
   40074:	subs	r3, r0, #0
   40078:	bne	40254 <sepol_msg_default_handler@@Base+0xb518>
   4007c:	ldr	r2, [r4, #8]
   40080:	mov	r0, r6
   40084:	str	r3, [sp]
   40088:	mov	r1, r9
   4008c:	str	r3, [sp, #4]
   40090:	mov	r3, r5
   40094:	str	fp, [sp, #8]
   40098:	bl	3fd2c <sepol_msg_default_handler@@Base+0xaff0>
   4009c:	cmp	r0, #0
   400a0:	bne	40148 <sepol_msg_default_handler@@Base+0xb40c>
   400a4:	ldr	r3, [r4, #12]
   400a8:	cmp	r3, #0
   400ac:	beq	400ec <sepol_msg_default_handler@@Base+0xb3b0>
   400b0:	mov	r0, r8
   400b4:	mov	r1, #1024	; 0x400
   400b8:	bl	31154 <policydb_user_cache@@Base+0x10838>
   400bc:	cmp	r0, #0
   400c0:	bne	4025c <sepol_msg_default_handler@@Base+0xb520>
   400c4:	ldr	r2, [r4, #12]
   400c8:	mov	r3, r8
   400cc:	str	r7, [sp]
   400d0:	mov	r0, r6
   400d4:	str	r5, [sp, #4]
   400d8:	mov	r1, r9
   400dc:	str	fp, [sp, #8]
   400e0:	bl	3fd2c <sepol_msg_default_handler@@Base+0xaff0>
   400e4:	cmp	r0, #0
   400e8:	bne	40148 <sepol_msg_default_handler@@Base+0xb40c>
   400ec:	ldr	r4, [r4, #52]	; 0x34
   400f0:	cmp	r4, #0
   400f4:	beq	40154 <sepol_msg_default_handler@@Base+0xb418>
   400f8:	mov	sl, r5
   400fc:	mov	r0, #40	; 0x28
   40100:	bl	10d44 <malloc@plt>
   40104:	subs	r5, r0, #0
   40108:	bne	40044 <sepol_msg_default_handler@@Base+0xb308>
   4010c:	ldr	r8, [sp, #52]	; 0x34
   40110:	mov	r5, sl
   40114:	b	3fea4 <sepol_msg_default_handler@@Base+0xb168>
   40118:	cmp	r6, #0
   4011c:	mov	r5, #0
   40120:	movne	r3, r6
   40124:	bne	3fefc <sepol_msg_default_handler@@Base+0xb1c0>
   40128:	ldr	r3, [pc, #352]	; 40290 <sepol_msg_default_handler@@Base+0xb554>
   4012c:	ldr	ip, [sp, #28]
   40130:	ldr	r3, [ip, r3]
   40134:	b	3fefc <sepol_msg_default_handler@@Base+0xb1c0>
   40138:	ldr	r3, [pc, #336]	; 40290 <sepol_msg_default_handler@@Base+0xb554>
   4013c:	ldr	ip, [sp, #28]
   40140:	ldr	r3, [ip, r3]
   40144:	b	3feb0 <sepol_msg_default_handler@@Base+0xb174>
   40148:	mov	r8, r0
   4014c:	b	3fef0 <sepol_msg_default_handler@@Base+0xb1b4>
   40150:	mov	r5, r4
   40154:	ldr	ip, [sp, #24]
   40158:	add	r2, sp, #72	; 0x48
   4015c:	ldr	r1, [pc, #304]	; 40294 <sepol_msg_default_handler@@Base+0xb558>
   40160:	mov	r3, #0
   40164:	ldr	r0, [sp, #44]	; 0x2c
   40168:	add	r1, pc, r1
   4016c:	str	r6, [sp, #72]	; 0x48
   40170:	str	r9, [sp, #76]	; 0x4c
   40174:	str	r7, [sp, #80]	; 0x50
   40178:	str	ip, [sp, #84]	; 0x54
   4017c:	str	fp, [sp, #88]	; 0x58
   40180:	str	r3, [sp, #92]	; 0x5c
   40184:	str	r3, [sp, #96]	; 0x60
   40188:	bl	310cc <policydb_user_cache@@Base+0x107b0>
   4018c:	subs	r8, r0, #0
   40190:	bne	3ffdc <sepol_msg_default_handler@@Base+0xb2a0>
   40194:	cmp	r5, #0
   40198:	strne	r5, [sp, #28]
   4019c:	addne	r8, sp, #92	; 0x5c
   401a0:	addne	sl, sp, #96	; 0x60
   401a4:	movne	r4, r5
   401a8:	bne	401f4 <sepol_msg_default_handler@@Base+0xb4b8>
   401ac:	b	3ffb8 <sepol_msg_default_handler@@Base+0xb27c>
   401b0:	ldr	r3, [r5, #12]
   401b4:	mov	r0, r6
   401b8:	ldr	ip, [sp, #24]
   401bc:	mov	r1, r9
   401c0:	str	fp, [sp, #8]
   401c4:	mov	r2, r7
   401c8:	str	r3, [sp]
   401cc:	add	r3, r4, #16
   401d0:	str	ip, [sp, #4]
   401d4:	str	r8, [sp, #12]
   401d8:	str	sl, [sp, #16]
   401dc:	bl	3f8a0 <sepol_msg_default_handler@@Base+0xab64>
   401e0:	cmp	r0, #0
   401e4:	bne	40230 <sepol_msg_default_handler@@Base+0xb4f4>
   401e8:	ldr	r4, [r4, #36]	; 0x24
   401ec:	cmp	r4, #0
   401f0:	beq	4024c <sepol_msg_default_handler@@Base+0xb510>
   401f4:	ldr	r5, [r4, #32]
   401f8:	mov	r0, r6
   401fc:	ldr	ip, [sp, #24]
   40200:	mov	r1, r9
   40204:	mov	r2, r7
   40208:	mov	r3, r4
   4020c:	ldr	lr, [r5, #8]
   40210:	str	ip, [sp, #4]
   40214:	str	fp, [sp, #8]
   40218:	str	lr, [sp]
   4021c:	str	r8, [sp, #12]
   40220:	str	sl, [sp, #16]
   40224:	bl	3f8a0 <sepol_msg_default_handler@@Base+0xab64>
   40228:	cmp	r0, #0
   4022c:	beq	401b0 <sepol_msg_default_handler@@Base+0xb474>
   40230:	ldr	r5, [sp, #28]
   40234:	mov	r8, r0
   40238:	mov	r0, r5
   4023c:	bl	3ee68 <sepol_msg_default_handler@@Base+0xa12c>
   40240:	mov	r0, r7
   40244:	bl	31020 <policydb_user_cache@@Base+0x10704>
   40248:	b	3ff54 <sepol_msg_default_handler@@Base+0xb218>
   4024c:	ldr	r5, [sp, #28]
   40250:	b	3ffb8 <sepol_msg_default_handler@@Base+0xb27c>
   40254:	mov	r8, r3
   40258:	b	3fea4 <sepol_msg_default_handler@@Base+0xb168>
   4025c:	mov	r8, r0
   40260:	b	3fea4 <sepol_msg_default_handler@@Base+0xb168>
   40264:	bl	10cd8 <__stack_chk_fail@plt>
   40268:			; <UNDEFINED> instruction: 0x000191b0
   4026c:	strheq	r0, [r0], -ip
   40270:	andeq	r7, r0, r8, lsl #4
   40274:	muleq	r0, ip, r2
   40278:	andeq	r7, r0, ip, ror #6
   4027c:			; <UNDEFINED> instruction: 0x000071bc
   40280:	andeq	r3, r0, r0, asr r2
   40284:	andeq	r7, r0, r0, ror r3
   40288:			; <UNDEFINED> instruction: 0xfffff9c8
   4028c:			; <UNDEFINED> instruction: 0xfffffdb4
   40290:	andeq	r0, r0, ip, asr #1
   40294:			; <UNDEFINED> instruction: 0xfffff7ec
   40298:	push	{r3, r4, r5, lr}
   4029c:	subs	r3, r0, #0
   402a0:	popeq	{r3, r4, r5, pc}
   402a4:	mov	r5, #0
   402a8:	ldr	r4, [r3, #16]
   402ac:	mov	r0, r3
   402b0:	str	r5, [r3, #16]
   402b4:	bl	10ca8 <free@plt>
   402b8:	cmp	r4, #0
   402bc:	mov	r3, r4
   402c0:	bne	402a8 <sepol_msg_default_handler@@Base+0xb56c>
   402c4:	pop	{r3, r4, r5, pc}
   402c8:	ldr	r0, [pc, #508]	; 404cc <sepol_msg_default_handler@@Base+0xb790>
   402cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   402d0:	mov	r5, r1
   402d4:	ldr	r1, [pc, #500]	; 404d0 <sepol_msg_default_handler@@Base+0xb794>
   402d8:	sub	sp, sp, #60	; 0x3c
   402dc:	add	r0, pc, r0
   402e0:	ldr	r3, [r5, #24]
   402e4:	str	r0, [sp, #24]
   402e8:	mov	r6, r2
   402ec:	ldr	r1, [r0, r1]
   402f0:	mov	r2, #0
   402f4:	cmp	r3, r2
   402f8:	str	r2, [sp, #48]	; 0x30
   402fc:	streq	r3, [sp, #44]	; 0x2c
   40300:	ldr	r2, [r1]
   40304:	str	r1, [sp, #32]
   40308:	str	r2, [sp, #52]	; 0x34
   4030c:	bne	40330 <sepol_msg_default_handler@@Base+0xb5f4>
   40310:	ldr	r1, [sp, #32]
   40314:	ldr	r2, [sp, #52]	; 0x34
   40318:	ldr	r0, [sp, #44]	; 0x2c
   4031c:	ldr	r3, [r1]
   40320:	cmp	r2, r3
   40324:	bne	404c8 <sepol_msg_default_handler@@Base+0xb78c>
   40328:	add	sp, sp, #60	; 0x3c
   4032c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40330:	ldm	r6, {r0, r1}
   40334:	add	ip, r6, #8
   40338:	ldr	r2, [r5]
   4033c:	add	lr, sp, #48	; 0x30
   40340:	str	ip, [sp, #4]
   40344:	str	lr, [sp]
   40348:	bl	3fe30 <sepol_msg_default_handler@@Base+0xb0f4>
   4034c:	ldr	r4, [sp, #48]	; 0x30
   40350:	cmp	r4, #0
   40354:	str	r0, [sp, #44]	; 0x2c
   40358:	beq	40310 <sepol_msg_default_handler@@Base+0xb5d4>
   4035c:	ldr	r8, [r6]
   40360:	ldr	r7, [r6, #4]
   40364:	cmp	r8, #0
   40368:	ldr	r3, [r5]
   4036c:	ldr	lr, [r5, #24]
   40370:	movne	r2, r8
   40374:	beq	404b8 <sepol_msg_default_handler@@Base+0xb77c>
   40378:	ldr	ip, [r2, #12]
   4037c:	cmp	ip, #0
   40380:	beq	403d4 <sepol_msg_default_handler@@Base+0xb698>
   40384:	ldr	r0, [r7, #100]	; 0x64
   40388:	sub	lr, lr, #-1073741823	; 0xc0000001
   4038c:	ldr	r6, [pc, #320]	; 404d4 <sepol_msg_default_handler@@Base+0xb798>
   40390:	sub	r3, r3, #-1073741823	; 0xc0000001
   40394:	ldr	r1, [pc, #316]	; 404d8 <sepol_msg_default_handler@@Base+0xb79c>
   40398:	mov	r5, #1
   4039c:	add	r6, pc, r6
   403a0:	add	r1, pc, r1
   403a4:	add	r6, r6, #208	; 0xd0
   403a8:	str	r1, [r2, #4]
   403ac:	mov	r1, r2
   403b0:	str	r6, [r2, #8]
   403b4:	ldr	lr, [r0, lr, lsl #2]
   403b8:	ldr	r3, [r0, r3, lsl #2]
   403bc:	ldr	r0, [r2, #16]
   403c0:	str	r5, [r2]
   403c4:	ldr	r2, [pc, #272]	; 404dc <sepol_msg_default_handler@@Base+0xb7a0>
   403c8:	str	lr, [sp]
   403cc:	add	r2, pc, r2
   403d0:	blx	ip
   403d4:	ldr	r3, [pc, #260]	; 404e0 <sepol_msg_default_handler@@Base+0xb7a4>
   403d8:	ldr	r2, [pc, #260]	; 404e4 <sepol_msg_default_handler@@Base+0xb7a8>
   403dc:	ldr	r0, [pc, #260]	; 404e8 <sepol_msg_default_handler@@Base+0xb7ac>
   403e0:	add	r3, pc, r3
   403e4:	add	r2, pc, r2
   403e8:	add	r3, r3, #208	; 0xd0
   403ec:	add	r0, pc, r0
   403f0:	str	r2, [sp, #36]	; 0x24
   403f4:	str	r0, [sp, #40]	; 0x28
   403f8:	str	r3, [sp, #28]
   403fc:	b	40494 <sepol_msg_default_handler@@Base+0xb758>
   40400:	ldr	r6, [r5, #12]
   40404:	cmp	r6, #0
   40408:	beq	40488 <sepol_msg_default_handler@@Base+0xb74c>
   4040c:	ldr	r2, [sp, #28]
   40410:	mov	r0, r7
   40414:	ldrh	r1, [r4, #4]
   40418:	ldr	lr, [r7, #100]	; 0x64
   4041c:	ldrh	r3, [r4]
   40420:	sub	sl, r1, #-1073741823	; 0xc0000001
   40424:	ldrh	r9, [r4, #2]
   40428:	ldr	ip, [r7, #92]	; 0x5c
   4042c:	sub	r3, r3, #-1073741823	; 0xc0000001
   40430:	str	r2, [r5, #8]
   40434:	sub	r9, r9, #-1073741823	; 0xc0000001
   40438:	ldr	r2, [sp, #36]	; 0x24
   4043c:	str	r2, [r5, #4]
   40440:	mov	r2, #1
   40444:	ldr	ip, [ip, sl, lsl #2]
   40448:	str	r2, [r5]
   4044c:	ldr	r2, [r4, #8]
   40450:	ldr	sl, [lr, r9, lsl #2]
   40454:	ldr	fp, [lr, r3, lsl #2]
   40458:	ldr	r9, [r5, #16]
   4045c:	str	ip, [sp, #20]
   40460:	bl	2bc4c <policydb_user_cache@@Base+0xb330>
   40464:	ldr	ip, [sp, #20]
   40468:	mov	r3, fp
   4046c:	str	sl, [sp]
   40470:	mov	r1, r5
   40474:	ldr	r2, [sp, #40]	; 0x28
   40478:	str	ip, [sp, #4]
   4047c:	str	r0, [sp, #8]
   40480:	mov	r0, r9
   40484:	blx	r6
   40488:	ldr	r4, [r4, #16]
   4048c:	cmp	r4, #0
   40490:	beq	404ac <sepol_msg_default_handler@@Base+0xb770>
   40494:	cmp	r8, #0
   40498:	movne	r5, r8
   4049c:	ldreq	r3, [pc, #72]	; 404ec <sepol_msg_default_handler@@Base+0xb7b0>
   404a0:	ldreq	r1, [sp, #24]
   404a4:	ldreq	r5, [r1, r3]
   404a8:	b	40400 <sepol_msg_default_handler@@Base+0xb6c4>
   404ac:	ldr	r0, [sp, #48]	; 0x30
   404b0:	bl	40298 <sepol_msg_default_handler@@Base+0xb55c>
   404b4:	b	40310 <sepol_msg_default_handler@@Base+0xb5d4>
   404b8:	ldr	r2, [pc, #44]	; 404ec <sepol_msg_default_handler@@Base+0xb7b0>
   404bc:	ldr	r1, [sp, #24]
   404c0:	ldr	r2, [r1, r2]
   404c4:	b	40378 <sepol_msg_default_handler@@Base+0xb63c>
   404c8:	bl	10cd8 <__stack_chk_fail@plt>
   404cc:	andeq	r8, r1, ip, lsl sp
   404d0:	strheq	r0, [r0], -ip
   404d4:	andeq	r6, r0, r4, lsr sp
   404d8:	andeq	r2, r0, ip, asr #27
   404dc:	strdeq	r6, [r0], -r8
   404e0:	strdeq	r6, [r0], -r0
   404e4:	andeq	r2, r0, r8, lsl #27
   404e8:	andeq	r6, r0, ip, lsl pc
   404ec:	andeq	r0, r0, ip, asr #1
   404f0:	push	{r4, r5, r6, lr}
   404f4:	sub	sp, sp, #16
   404f8:	ldr	r5, [pc, #196]	; 405c4 <sepol_msg_default_handler@@Base+0xb888>
   404fc:	mov	r3, r1
   40500:	ldr	lr, [pc, #192]	; 405c8 <sepol_msg_default_handler@@Base+0xb88c>
   40504:	mov	r4, r0
   40508:	add	r5, pc, r5
   4050c:	ldr	r0, [r3, #48]	; 0x30
   40510:	ldr	r1, [pc, #180]	; 405cc <sepol_msg_default_handler@@Base+0xb890>
   40514:	mov	r2, sp
   40518:	ldr	r6, [r5, lr]
   4051c:	mov	ip, #0
   40520:	str	r3, [sp, #4]
   40524:	add	r1, pc, r1
   40528:	str	r4, [sp]
   4052c:	ldr	r3, [r6]
   40530:	str	ip, [sp, #8]
   40534:	str	r3, [sp, #12]
   40538:	bl	14b94 <__assert_fail@plt+0x3d24>
   4053c:	cmp	r0, #0
   40540:	bne	4059c <sepol_msg_default_handler@@Base+0xb860>
   40544:	ldr	r3, [sp, #8]
   40548:	cmp	r3, #0
   4054c:	ble	4059c <sepol_msg_default_handler@@Base+0xb860>
   40550:	cmp	r4, #0
   40554:	beq	405b4 <sepol_msg_default_handler@@Base+0xb878>
   40558:	ldr	ip, [r4, #12]
   4055c:	cmp	ip, #0
   40560:	mvneq	r0, #0
   40564:	beq	4059c <sepol_msg_default_handler@@Base+0xb860>
   40568:	ldr	lr, [pc, #96]	; 405d0 <sepol_msg_default_handler@@Base+0xb894>
   4056c:	mov	r2, #1
   40570:	ldr	r5, [pc, #92]	; 405d4 <sepol_msg_default_handler@@Base+0xb898>
   40574:	mov	r1, r4
   40578:	add	lr, pc, lr
   4057c:	ldr	r0, [r4, #16]
   40580:	add	lr, lr, #224	; 0xe0
   40584:	add	r5, pc, r5
   40588:	stm	r4, {r2, r5, lr}
   4058c:	ldr	r2, [pc, #68]	; 405d8 <sepol_msg_default_handler@@Base+0xb89c>
   40590:	add	r2, pc, r2
   40594:	blx	ip
   40598:	mvn	r0, #0
   4059c:	ldr	r2, [sp, #12]
   405a0:	ldr	r3, [r6]
   405a4:	cmp	r2, r3
   405a8:	bne	405c0 <sepol_msg_default_handler@@Base+0xb884>
   405ac:	add	sp, sp, #16
   405b0:	pop	{r4, r5, r6, pc}
   405b4:	ldr	r2, [pc, #32]	; 405dc <sepol_msg_default_handler@@Base+0xb8a0>
   405b8:	ldr	r4, [r5, r2]
   405bc:	b	40558 <sepol_msg_default_handler@@Base+0xb81c>
   405c0:	bl	10cd8 <__stack_chk_fail@plt>
   405c4:	strdeq	r8, [r1], -r0
   405c8:	strheq	r0, [r0], -ip
   405cc:			; <UNDEFINED> instruction: 0xfffffd9c
   405d0:	andeq	r6, r0, r8, asr fp
   405d4:	andeq	r2, r0, r8, ror #23
   405d8:	muleq	r0, r0, sp
   405dc:	andeq	r0, r0, ip, asr #1
   405e0:	push	{r4, r5, r6, r7, lr}
   405e4:	sub	sp, sp, #20
   405e8:	ldr	r5, [pc, #192]	; 406b0 <sepol_msg_default_handler@@Base+0xb974>
   405ec:	mov	r3, r1
   405f0:	ldr	ip, [pc, #188]	; 406b4 <sepol_msg_default_handler@@Base+0xb978>
   405f4:	mov	r4, r0
   405f8:	add	r5, pc, r5
   405fc:	ldr	r0, [r3, #40]	; 0x28
   40600:	ldr	r1, [pc, #176]	; 406b8 <sepol_msg_default_handler@@Base+0xb97c>
   40604:	mov	r2, sp
   40608:	ldr	r6, [r5, ip]
   4060c:	mov	r7, #0
   40610:	str	r3, [sp, #4]
   40614:	add	r1, pc, r1
   40618:	str	r4, [sp]
   4061c:	ldr	r3, [r6]
   40620:	str	r7, [sp, #8]
   40624:	str	r3, [sp, #12]
   40628:	bl	14b94 <__assert_fail@plt+0x3d24>
   4062c:	ldr	r3, [sp, #8]
   40630:	cmp	r3, r7
   40634:	movle	r0, r7
   40638:	ble	40688 <sepol_msg_default_handler@@Base+0xb94c>
   4063c:	cmp	r4, r7
   40640:	beq	406a0 <sepol_msg_default_handler@@Base+0xb964>
   40644:	ldr	ip, [r4, #12]
   40648:	cmp	ip, #0
   4064c:	mvneq	r0, #0
   40650:	beq	40688 <sepol_msg_default_handler@@Base+0xb94c>
   40654:	ldr	lr, [pc, #96]	; 406bc <sepol_msg_default_handler@@Base+0xb980>
   40658:	mov	r2, #1
   4065c:	ldr	r5, [pc, #92]	; 406c0 <sepol_msg_default_handler@@Base+0xb984>
   40660:	mov	r1, r4
   40664:	add	lr, pc, lr
   40668:	ldr	r0, [r4, #16]
   4066c:	add	lr, lr, #244	; 0xf4
   40670:	add	r5, pc, r5
   40674:	stm	r4, {r2, r5, lr}
   40678:	ldr	r2, [pc, #68]	; 406c4 <sepol_msg_default_handler@@Base+0xb988>
   4067c:	add	r2, pc, r2
   40680:	blx	ip
   40684:	mvn	r0, #0
   40688:	ldr	r2, [sp, #12]
   4068c:	ldr	r3, [r6]
   40690:	cmp	r2, r3
   40694:	bne	406ac <sepol_msg_default_handler@@Base+0xb970>
   40698:	add	sp, sp, #20
   4069c:	pop	{r4, r5, r6, r7, pc}
   406a0:	ldr	r2, [pc, #32]	; 406c8 <sepol_msg_default_handler@@Base+0xb98c>
   406a4:	ldr	r4, [r5, r2]
   406a8:	b	40644 <sepol_msg_default_handler@@Base+0xb908>
   406ac:	bl	10cd8 <__stack_chk_fail@plt>
   406b0:	andeq	r8, r1, r0, lsl #20
   406b4:	strheq	r0, [r0], -ip
   406b8:			; <UNDEFINED> instruction: 0xffffe88c
   406bc:	andeq	r6, r0, ip, ror #20
   406c0:	strdeq	r2, [r0], -ip
   406c4:	ldrdeq	r6, [r0], -r0
   406c8:	andeq	r0, r0, ip, asr #1
   406cc:	push	{r4, r5, r6, r7, lr}
   406d0:	sub	sp, sp, #20
   406d4:	ldr	r5, [pc, #192]	; 4079c <sepol_msg_default_handler@@Base+0xba60>
   406d8:	mov	r3, r1
   406dc:	ldr	ip, [pc, #188]	; 407a0 <sepol_msg_default_handler@@Base+0xba64>
   406e0:	mov	r4, r0
   406e4:	add	r5, pc, r5
   406e8:	ldr	r0, [r3, #56]	; 0x38
   406ec:	ldr	r1, [pc, #176]	; 407a4 <sepol_msg_default_handler@@Base+0xba68>
   406f0:	mov	r2, sp
   406f4:	ldr	r6, [r5, ip]
   406f8:	mov	r7, #0
   406fc:	str	r3, [sp, #4]
   40700:	add	r1, pc, r1
   40704:	str	r4, [sp]
   40708:	ldr	r3, [r6]
   4070c:	str	r7, [sp, #8]
   40710:	str	r3, [sp, #12]
   40714:	bl	14b94 <__assert_fail@plt+0x3d24>
   40718:	ldr	r3, [sp, #8]
   4071c:	cmp	r3, r7
   40720:	movle	r0, r7
   40724:	ble	40774 <sepol_msg_default_handler@@Base+0xba38>
   40728:	cmp	r4, r7
   4072c:	beq	4078c <sepol_msg_default_handler@@Base+0xba50>
   40730:	ldr	ip, [r4, #12]
   40734:	cmp	ip, #0
   40738:	mvneq	r0, #0
   4073c:	beq	40774 <sepol_msg_default_handler@@Base+0xba38>
   40740:	ldr	lr, [pc, #96]	; 407a8 <sepol_msg_default_handler@@Base+0xba6c>
   40744:	mov	r2, #1
   40748:	ldr	r5, [pc, #92]	; 407ac <sepol_msg_default_handler@@Base+0xba70>
   4074c:	mov	r1, r4
   40750:	add	lr, pc, lr
   40754:	ldr	r0, [r4, #16]
   40758:	add	lr, lr, #264	; 0x108
   4075c:	add	r5, pc, r5
   40760:	stm	r4, {r2, r5, lr}
   40764:	ldr	r2, [pc, #68]	; 407b0 <sepol_msg_default_handler@@Base+0xba74>
   40768:	add	r2, pc, r2
   4076c:	blx	ip
   40770:	mvn	r0, #0
   40774:	ldr	r2, [sp, #12]
   40778:	ldr	r3, [r6]
   4077c:	cmp	r2, r3
   40780:	bne	40798 <sepol_msg_default_handler@@Base+0xba5c>
   40784:	add	sp, sp, #20
   40788:	pop	{r4, r5, r6, r7, pc}
   4078c:	ldr	r2, [pc, #32]	; 407b4 <sepol_msg_default_handler@@Base+0xba78>
   40790:	ldr	r4, [r5, r2]
   40794:	b	40730 <sepol_msg_default_handler@@Base+0xb9f4>
   40798:	bl	10cd8 <__stack_chk_fail@plt>
   4079c:	andeq	r8, r1, r4, lsl r9
   407a0:	strheq	r0, [r0], -ip
   407a4:			; <UNDEFINED> instruction: 0xffffe890
   407a8:	andeq	r6, r0, r0, lsl #19
   407ac:	andeq	r2, r0, r0, lsl sl
   407b0:	andeq	r6, r0, r0, lsl ip
   407b4:	andeq	r0, r0, ip, asr #1
   407b8:	push	{r4, r5, r6, r7, r8, lr}
   407bc:	mov	r4, r1
   407c0:	ldr	r5, [pc, #252]	; 408c4 <sepol_msg_default_handler@@Base+0xbb88>
   407c4:	sub	sp, sp, #16
   407c8:	ldr	r3, [pc, #248]	; 408c8 <sepol_msg_default_handler@@Base+0xbb8c>
   407cc:	mov	r8, r0
   407d0:	add	r5, pc, r5
   407d4:	ldr	r0, [r1, #56]	; 0x38
   407d8:	ldr	r1, [pc, #236]	; 408cc <sepol_msg_default_handler@@Base+0xbb90>
   407dc:	mov	r2, sp
   407e0:	ldr	r6, [r5, r3]
   407e4:	mov	ip, #0
   407e8:	add	r1, pc, r1
   407ec:	str	r8, [sp]
   407f0:	stmib	sp, {r4, ip}
   407f4:	ldr	r3, [r6]
   407f8:	str	r3, [sp, #12]
   407fc:	bl	14b94 <__assert_fail@plt+0x3d24>
   40800:	cmp	r0, #0
   40804:	beq	40820 <sepol_msg_default_handler@@Base+0xbae4>
   40808:	ldr	r2, [sp, #12]
   4080c:	ldr	r3, [r6]
   40810:	cmp	r2, r3
   40814:	bne	408c0 <sepol_msg_default_handler@@Base+0xbb84>
   40818:	add	sp, sp, #16
   4081c:	pop	{r4, r5, r6, r7, r8, pc}
   40820:	ldr	r1, [pc, #168]	; 408d0 <sepol_msg_default_handler@@Base+0xbb94>
   40824:	mov	r2, sp
   40828:	ldr	r0, [r4, #40]	; 0x28
   4082c:	add	r1, pc, r1
   40830:	bl	14b94 <__assert_fail@plt+0x3d24>
   40834:	cmp	r0, #0
   40838:	bne	40808 <sepol_msg_default_handler@@Base+0xbacc>
   4083c:	ldr	r1, [pc, #144]	; 408d4 <sepol_msg_default_handler@@Base+0xbb98>
   40840:	mov	r2, sp
   40844:	ldr	r0, [r4, #48]	; 0x30
   40848:	add	r1, pc, r1
   4084c:	bl	14b94 <__assert_fail@plt+0x3d24>
   40850:	cmp	r0, #0
   40854:	bne	40808 <sepol_msg_default_handler@@Base+0xbacc>
   40858:	ldr	r3, [sp, #8]
   4085c:	cmp	r3, #0
   40860:	ble	40808 <sepol_msg_default_handler@@Base+0xbacc>
   40864:	cmp	r8, #0
   40868:	beq	408b4 <sepol_msg_default_handler@@Base+0xbb78>
   4086c:	ldr	ip, [r8, #12]
   40870:	cmp	ip, #0
   40874:	mvneq	r0, #0
   40878:	beq	40808 <sepol_msg_default_handler@@Base+0xbacc>
   4087c:	ldr	lr, [pc, #84]	; 408d8 <sepol_msg_default_handler@@Base+0xbb9c>
   40880:	mov	r2, #1
   40884:	ldr	r4, [pc, #80]	; 408dc <sepol_msg_default_handler@@Base+0xbba0>
   40888:	mov	r1, r8
   4088c:	add	lr, pc, lr
   40890:	ldr	r0, [r8, #16]
   40894:	add	lr, lr, #284	; 0x11c
   40898:	add	r4, pc, r4
   4089c:	stm	r8, {r2, r4, lr}
   408a0:	ldr	r2, [pc, #56]	; 408e0 <sepol_msg_default_handler@@Base+0xbba4>
   408a4:	add	r2, pc, r2
   408a8:	blx	ip
   408ac:	mvn	r0, #0
   408b0:	b	40808 <sepol_msg_default_handler@@Base+0xbacc>
   408b4:	ldr	r2, [pc, #40]	; 408e4 <sepol_msg_default_handler@@Base+0xbba8>
   408b8:	ldr	r8, [r5, r2]
   408bc:	b	4086c <sepol_msg_default_handler@@Base+0xbb30>
   408c0:	bl	10cd8 <__stack_chk_fail@plt>
   408c4:	andeq	r8, r1, r8, lsr #16
   408c8:	strheq	r0, [r0], -ip
   408cc:			; <UNDEFINED> instruction: 0xffffec1c
   408d0:			; <UNDEFINED> instruction: 0xffffea18
   408d4:			; <UNDEFINED> instruction: 0xffffe83c
   408d8:	andeq	r6, r0, r4, asr #16
   408dc:	ldrdeq	r2, [r0], -r4
   408e0:	andeq	r6, r0, r0, lsl #22
   408e4:	andeq	r0, r0, ip, asr #1
   408e8:	push	{r4, r5, r6, lr}
   408ec:	mov	r6, r0
   408f0:	mov	r5, r1
   408f4:	bl	407b8 <sepol_msg_default_handler@@Base+0xba7c>
   408f8:	subs	r4, r0, #0
   408fc:	beq	40908 <sepol_msg_default_handler@@Base+0xbbcc>
   40900:	mov	r0, r4
   40904:	pop	{r4, r5, r6, pc}
   40908:	mov	r1, r5
   4090c:	mov	r0, r6
   40910:	bl	406cc <sepol_msg_default_handler@@Base+0xb990>
   40914:	mov	r1, r5
   40918:	mov	r4, r0
   4091c:	mov	r0, r6
   40920:	bl	405e0 <sepol_msg_default_handler@@Base+0xb8a4>
   40924:	mov	r1, r5
   40928:	cmp	r0, #0
   4092c:	mov	r0, r6
   40930:	beq	40948 <sepol_msg_default_handler@@Base+0xbc0c>
   40934:	bl	404f0 <sepol_msg_default_handler@@Base+0xb7b4>
   40938:	cmp	r0, #0
   4093c:	bne	40954 <sepol_msg_default_handler@@Base+0xbc18>
   40940:	mvn	r4, #0
   40944:	b	40900 <sepol_msg_default_handler@@Base+0xbbc4>
   40948:	bl	404f0 <sepol_msg_default_handler@@Base+0xb7b4>
   4094c:	cmp	r0, #0
   40950:	beq	40960 <sepol_msg_default_handler@@Base+0xbc24>
   40954:	mov	r4, r0
   40958:	mov	r0, r4
   4095c:	pop	{r4, r5, r6, pc}
   40960:	cmp	r4, #0
   40964:	bne	40940 <sepol_msg_default_handler@@Base+0xbc04>
   40968:	mov	r0, r4
   4096c:	pop	{r4, r5, r6, pc}
   40970:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   40974:	sub	sp, sp, #32
   40978:	ldr	r4, [pc, #232]	; 40a68 <sepol_msg_default_handler@@Base+0xbd2c>
   4097c:	add	r6, sp, #4
   40980:	ldr	ip, [pc, #228]	; 40a6c <sepol_msg_default_handler@@Base+0xbd30>
   40984:	mov	r8, r3
   40988:	add	r4, pc, r4
   4098c:	mov	r7, r0
   40990:	mov	r0, r6
   40994:	mov	sl, r1
   40998:	ldr	r5, [r4, ip]
   4099c:	mov	r9, r2
   409a0:	ldr	r3, [r5]
   409a4:	str	r3, [sp, #28]
   409a8:	bl	238dc <policydb_user_cache@@Base+0x2fc0>
   409ac:	mov	ip, #0
   409b0:	mov	r1, r6
   409b4:	mov	r0, r8
   409b8:	mov	r2, ip
   409bc:	str	sl, [sp, #8]
   409c0:	str	r9, [sp, #12]
   409c4:	str	r7, [sp, #24]
   409c8:	str	ip, [sp, #4]
   409cc:	bl	2390c <policydb_user_cache@@Base+0x2ff0>
   409d0:	subs	r3, r0, #0
   409d4:	bne	409f4 <sepol_msg_default_handler@@Base+0xbcb8>
   409d8:	ldr	r2, [sp, #28]
   409dc:	mov	r0, r3
   409e0:	ldr	r3, [r5]
   409e4:	cmp	r2, r3
   409e8:	bne	40a64 <sepol_msg_default_handler@@Base+0xbd28>
   409ec:	add	sp, sp, #32
   409f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   409f4:	mov	r0, r8
   409f8:	bl	224c4 <policydb_user_cache@@Base+0x1ba8>
   409fc:	cmp	r7, #0
   40a00:	beq	40a58 <sepol_msg_default_handler@@Base+0xbd1c>
   40a04:	ldr	r3, [r7, #12]
   40a08:	cmp	r3, #0
   40a0c:	beq	40a44 <sepol_msg_default_handler@@Base+0xbd08>
   40a10:	ldr	r2, [pc, #88]	; 40a70 <sepol_msg_default_handler@@Base+0xbd34>
   40a14:	mov	ip, #1
   40a18:	ldr	r0, [pc, #84]	; 40a74 <sepol_msg_default_handler@@Base+0xbd38>
   40a1c:	mov	r1, r7
   40a20:	add	r2, pc, r2
   40a24:	str	r2, [r7, #4]
   40a28:	ldr	r2, [pc, #72]	; 40a78 <sepol_msg_default_handler@@Base+0xbd3c>
   40a2c:	add	r0, pc, r0
   40a30:	str	ip, [r7]
   40a34:	str	r0, [r7, #8]
   40a38:	add	r2, pc, r2
   40a3c:	ldr	r0, [r7, #16]
   40a40:	blx	r3
   40a44:	bl	10db0 <__errno_location@plt>
   40a48:	mov	r2, #22
   40a4c:	mvn	r3, #0
   40a50:	str	r2, [r0]
   40a54:	b	409d8 <sepol_msg_default_handler@@Base+0xbc9c>
   40a58:	ldr	r3, [pc, #28]	; 40a7c <sepol_msg_default_handler@@Base+0xbd40>
   40a5c:	ldr	r7, [r4, r3]
   40a60:	b	40a04 <sepol_msg_default_handler@@Base+0xbcc8>
   40a64:	bl	10cd8 <__stack_chk_fail@plt>
   40a68:	andeq	r8, r1, r0, ror r6
   40a6c:	strheq	r0, [r0], -ip
   40a70:	andeq	r2, r0, ip, asr #14
   40a74:	andeq	r6, r0, r4, lsr #19
   40a78:	strdeq	r6, [r0], -ip
   40a7c:	andeq	r0, r0, ip, asr #1
   40a80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40a84:	sub	sp, sp, #380	; 0x17c
   40a88:	ldr	r8, [pc, #832]	; 40dd0 <sepol_msg_default_handler@@Base+0xc094>
   40a8c:	add	r4, sp, #12
   40a90:	ldr	ip, [pc, #828]	; 40dd4 <sepol_msg_default_handler@@Base+0xc098>
   40a94:	mov	sl, r3
   40a98:	add	r8, pc, r8
   40a9c:	mov	r9, r1
   40aa0:	mov	r6, r0
   40aa4:	mov	r0, r4
   40aa8:	ldr	ip, [r8, ip]
   40aac:	mov	fp, r2
   40ab0:	ldr	r3, [ip]
   40ab4:	str	ip, [sp, #4]
   40ab8:	str	r3, [sp, #372]	; 0x174
   40abc:	bl	238dc <policydb_user_cache@@Base+0x2fc0>
   40ac0:	mov	r0, r9
   40ac4:	mov	r1, r4
   40ac8:	mov	r3, #2
   40acc:	str	r6, [sp, #32]
   40ad0:	str	r3, [sp, #12]
   40ad4:	bl	2e670 <policydb_user_cache@@Base+0xdd54>
   40ad8:	cmp	r0, #0
   40adc:	bne	40b78 <sepol_msg_default_handler@@Base+0xbe3c>
   40ae0:	ldr	r7, [sp, #20]
   40ae4:	str	r0, [sp, #12]
   40ae8:	mov	r0, r7
   40aec:	bl	10d44 <malloc@plt>
   40af0:	cmp	r0, #0
   40af4:	mov	r5, r0
   40af8:	str	r0, [sp, #16]
   40afc:	beq	40d40 <sepol_msg_default_handler@@Base+0xc004>
   40b00:	mov	r0, r9
   40b04:	mov	r1, r4
   40b08:	bl	2e670 <policydb_user_cache@@Base+0xdd54>
   40b0c:	cmp	r0, #0
   40b10:	bne	40c2c <sepol_msg_default_handler@@Base+0xbef0>
   40b14:	add	r9, sp, #36	; 0x24
   40b18:	str	r0, [sp, #12]
   40b1c:	str	r5, [sp, #16]
   40b20:	mov	r0, r9
   40b24:	str	r7, [sp, #20]
   40b28:	bl	22c48 <policydb_user_cache@@Base+0x232c>
   40b2c:	subs	r2, r0, #0
   40b30:	bne	40c88 <sepol_msg_default_handler@@Base+0xbf4c>
   40b34:	mov	r1, r4
   40b38:	mov	r0, r9
   40b3c:	bl	2390c <policydb_user_cache@@Base+0x2ff0>
   40b40:	subs	r4, r0, #0
   40b44:	bne	40ce4 <sepol_msg_default_handler@@Base+0xbfa8>
   40b48:	mov	r0, r9
   40b4c:	bl	224c4 <policydb_user_cache@@Base+0x1ba8>
   40b50:	str	r5, [fp]
   40b54:	str	r7, [sl]
   40b58:	ldr	r1, [sp, #4]
   40b5c:	mov	r0, r4
   40b60:	ldr	r2, [sp, #372]	; 0x174
   40b64:	ldr	r3, [r1]
   40b68:	cmp	r2, r3
   40b6c:	bne	40dcc <sepol_msg_default_handler@@Base+0xc090>
   40b70:	add	sp, sp, #380	; 0x17c
   40b74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40b78:	cmp	r6, #0
   40b7c:	movne	r3, r6
   40b80:	beq	40d90 <sepol_msg_default_handler@@Base+0xc054>
   40b84:	ldr	ip, [r3, #12]
   40b88:	cmp	ip, #0
   40b8c:	beq	40bc4 <sepol_msg_default_handler@@Base+0xbe88>
   40b90:	ldr	r2, [pc, #576]	; 40dd8 <sepol_msg_default_handler@@Base+0xc09c>
   40b94:	mov	lr, #1
   40b98:	ldr	r0, [pc, #572]	; 40ddc <sepol_msg_default_handler@@Base+0xc0a0>
   40b9c:	mov	r1, r3
   40ba0:	add	r2, pc, r2
   40ba4:	str	lr, [r3]
   40ba8:	add	r0, pc, r0
   40bac:	add	r2, r2, #20
   40bb0:	stmib	r3, {r0, r2}
   40bb4:	ldr	r2, [pc, #548]	; 40de0 <sepol_msg_default_handler@@Base+0xc0a4>
   40bb8:	ldr	r0, [r3, #16]
   40bbc:	add	r2, pc, r2
   40bc0:	blx	ip
   40bc4:	bl	10db0 <__errno_location@plt>
   40bc8:	mov	r5, #0
   40bcc:	mov	r3, #22
   40bd0:	str	r3, [r0]
   40bd4:	cmp	r6, #0
   40bd8:	beq	40d34 <sepol_msg_default_handler@@Base+0xbff8>
   40bdc:	ldr	r3, [r6, #12]
   40be0:	cmp	r3, #0
   40be4:	beq	40c1c <sepol_msg_default_handler@@Base+0xbee0>
   40be8:	ldr	r2, [pc, #500]	; 40de4 <sepol_msg_default_handler@@Base+0xc0a8>
   40bec:	mov	ip, #1
   40bf0:	ldr	r0, [pc, #496]	; 40de8 <sepol_msg_default_handler@@Base+0xc0ac>
   40bf4:	mov	r1, r6
   40bf8:	add	r2, pc, r2
   40bfc:	str	ip, [r6]
   40c00:	add	r0, pc, r0
   40c04:	add	r2, r2, #20
   40c08:	stmib	r6, {r0, r2}
   40c0c:	ldr	r2, [pc, #472]	; 40dec <sepol_msg_default_handler@@Base+0xc0b0>
   40c10:	ldr	r0, [r6, #16]
   40c14:	add	r2, pc, r2
   40c18:	blx	r3
   40c1c:	mov	r0, r5
   40c20:	mvn	r4, #0
   40c24:	bl	10ca8 <free@plt>
   40c28:	b	40b58 <sepol_msg_default_handler@@Base+0xbe1c>
   40c2c:	cmp	r6, #0
   40c30:	movne	r3, r6
   40c34:	beq	40d9c <sepol_msg_default_handler@@Base+0xc060>
   40c38:	ldr	ip, [r3, #12]
   40c3c:	cmp	ip, #0
   40c40:	beq	40c78 <sepol_msg_default_handler@@Base+0xbf3c>
   40c44:	ldr	r2, [pc, #420]	; 40df0 <sepol_msg_default_handler@@Base+0xc0b4>
   40c48:	mov	lr, #1
   40c4c:	ldr	r0, [pc, #416]	; 40df4 <sepol_msg_default_handler@@Base+0xc0b8>
   40c50:	mov	r1, r3
   40c54:	add	r2, pc, r2
   40c58:	str	lr, [r3]
   40c5c:	add	r0, pc, r0
   40c60:	add	r2, r2, #20
   40c64:	stmib	r3, {r0, r2}
   40c68:	ldr	r2, [pc, #392]	; 40df8 <sepol_msg_default_handler@@Base+0xc0bc>
   40c6c:	ldr	r0, [r3, #16]
   40c70:	add	r2, pc, r2
   40c74:	blx	ip
   40c78:	bl	10db0 <__errno_location@plt>
   40c7c:	mov	r3, #22
   40c80:	str	r3, [r0]
   40c84:	b	40bd4 <sepol_msg_default_handler@@Base+0xbe98>
   40c88:	cmp	r6, #0
   40c8c:	movne	r3, r6
   40c90:	beq	40da8 <sepol_msg_default_handler@@Base+0xc06c>
   40c94:	ldr	ip, [r3, #12]
   40c98:	cmp	ip, #0
   40c9c:	beq	40cd4 <sepol_msg_default_handler@@Base+0xbf98>
   40ca0:	ldr	r2, [pc, #340]	; 40dfc <sepol_msg_default_handler@@Base+0xc0c0>
   40ca4:	mov	lr, #1
   40ca8:	ldr	r0, [pc, #336]	; 40e00 <sepol_msg_default_handler@@Base+0xc0c4>
   40cac:	mov	r1, r3
   40cb0:	add	r2, pc, r2
   40cb4:	str	lr, [r3]
   40cb8:	add	r0, pc, r0
   40cbc:	add	r2, r2, #20
   40cc0:	stmib	r3, {r0, r2}
   40cc4:	ldr	r2, [pc, #312]	; 40e04 <sepol_msg_default_handler@@Base+0xc0c8>
   40cc8:	ldr	r0, [r3, #16]
   40ccc:	add	r2, pc, r2
   40cd0:	blx	ip
   40cd4:	bl	10db0 <__errno_location@plt>
   40cd8:	mov	r3, #12
   40cdc:	str	r3, [r0]
   40ce0:	b	40bd4 <sepol_msg_default_handler@@Base+0xbe98>
   40ce4:	cmp	r6, #0
   40ce8:	movne	r3, r6
   40cec:	beq	40db4 <sepol_msg_default_handler@@Base+0xc078>
   40cf0:	ldr	ip, [r3, #12]
   40cf4:	cmp	ip, #0
   40cf8:	beq	40c78 <sepol_msg_default_handler@@Base+0xbf3c>
   40cfc:	ldr	r2, [pc, #260]	; 40e08 <sepol_msg_default_handler@@Base+0xc0cc>
   40d00:	mov	lr, #1
   40d04:	ldr	r0, [pc, #256]	; 40e0c <sepol_msg_default_handler@@Base+0xc0d0>
   40d08:	mov	r1, r3
   40d0c:	add	r2, pc, r2
   40d10:	str	lr, [r3]
   40d14:	add	r0, pc, r0
   40d18:	add	r2, r2, #20
   40d1c:	stmib	r3, {r0, r2}
   40d20:	ldr	r2, [pc, #232]	; 40e10 <sepol_msg_default_handler@@Base+0xc0d4>
   40d24:	ldr	r0, [r3, #16]
   40d28:	add	r2, pc, r2
   40d2c:	blx	ip
   40d30:	b	40c78 <sepol_msg_default_handler@@Base+0xbf3c>
   40d34:	ldr	r3, [pc, #216]	; 40e14 <sepol_msg_default_handler@@Base+0xc0d8>
   40d38:	ldr	r6, [r8, r3]
   40d3c:	b	40bdc <sepol_msg_default_handler@@Base+0xbea0>
   40d40:	cmp	r6, #0
   40d44:	movne	r3, r6
   40d48:	beq	40dc0 <sepol_msg_default_handler@@Base+0xc084>
   40d4c:	ldr	ip, [r3, #12]
   40d50:	cmp	ip, #0
   40d54:	beq	40bd4 <sepol_msg_default_handler@@Base+0xbe98>
   40d58:	ldr	r2, [pc, #184]	; 40e18 <sepol_msg_default_handler@@Base+0xc0dc>
   40d5c:	mov	lr, #1
   40d60:	ldr	r0, [pc, #180]	; 40e1c <sepol_msg_default_handler@@Base+0xc0e0>
   40d64:	mov	r1, r3
   40d68:	add	r2, pc, r2
   40d6c:	str	lr, [r3]
   40d70:	add	r0, pc, r0
   40d74:	add	r2, r2, #20
   40d78:	stmib	r3, {r0, r2}
   40d7c:	ldr	r2, [pc, #156]	; 40e20 <sepol_msg_default_handler@@Base+0xc0e4>
   40d80:	ldr	r0, [r3, #16]
   40d84:	add	r2, pc, r2
   40d88:	blx	ip
   40d8c:	b	40bd4 <sepol_msg_default_handler@@Base+0xbe98>
   40d90:	ldr	r3, [pc, #124]	; 40e14 <sepol_msg_default_handler@@Base+0xc0d8>
   40d94:	ldr	r3, [r8, r3]
   40d98:	b	40b84 <sepol_msg_default_handler@@Base+0xbe48>
   40d9c:	ldr	r3, [pc, #112]	; 40e14 <sepol_msg_default_handler@@Base+0xc0d8>
   40da0:	ldr	r3, [r8, r3]
   40da4:	b	40c38 <sepol_msg_default_handler@@Base+0xbefc>
   40da8:	ldr	r3, [pc, #100]	; 40e14 <sepol_msg_default_handler@@Base+0xc0d8>
   40dac:	ldr	r3, [r8, r3]
   40db0:	b	40c94 <sepol_msg_default_handler@@Base+0xbf58>
   40db4:	ldr	r3, [pc, #88]	; 40e14 <sepol_msg_default_handler@@Base+0xc0d8>
   40db8:	ldr	r3, [r8, r3]
   40dbc:	b	40cf0 <sepol_msg_default_handler@@Base+0xbfb4>
   40dc0:	ldr	r3, [pc, #76]	; 40e14 <sepol_msg_default_handler@@Base+0xc0d8>
   40dc4:	ldr	r3, [r8, r3]
   40dc8:	b	40d4c <sepol_msg_default_handler@@Base+0xc010>
   40dcc:	bl	10cd8 <__stack_chk_fail@plt>
   40dd0:	andeq	r8, r1, r0, ror #10
   40dd4:	strheq	r0, [r0], -ip
   40dd8:	andeq	r6, r0, r0, lsr r8
   40ddc:	andeq	r2, r0, r4, asr #11
   40de0:	andeq	r6, r0, ip, lsr r8
   40de4:	ldrdeq	r6, [r0], -r8
   40de8:	andeq	r2, r0, ip, ror #10
   40dec:	andeq	r6, r0, r8, lsr r8
   40df0:	andeq	r6, r0, ip, ror r7
   40df4:	andeq	r2, r0, r0, lsl r5
   40df8:	andeq	r6, r0, r8, lsr #15
   40dfc:	andeq	r6, r0, r0, lsr #14
   40e00:			; <UNDEFINED> instruction: 0x000024b4
   40e04:	andeq	r3, r0, r4, ror r2
   40e08:	andeq	r6, r0, r4, asr #13
   40e0c:	andeq	r2, r0, r8, asr r4
   40e10:	andeq	r6, r0, r8, lsl #14
   40e14:	andeq	r0, r0, ip, asr #1
   40e18:	andeq	r6, r0, r8, ror #12
   40e1c:	strdeq	r2, [r0], -ip
   40e20:	ldrdeq	r3, [r0], -r0
   40e24:	ldrb	r3, [r0]
   40e28:	cmp	r3, #1
   40e2c:	beq	40e80 <sepol_msg_default_handler@@Base+0xc144>
   40e30:	cmp	r3, #2
   40e34:	beq	40e40 <sepol_msg_default_handler@@Base+0xc104>
   40e38:	mov	r0, #0
   40e3c:	bx	lr
   40e40:	ldrb	r3, [r1]
   40e44:	cmp	r3, #1
   40e48:	beq	40ef0 <sepol_msg_default_handler@@Base+0xc1b4>
   40e4c:	cmp	r3, #2
   40e50:	bne	40e38 <sepol_msg_default_handler@@Base+0xc0fc>
   40e54:	add	ip, r0, #4
   40e58:	add	r1, r1, #4
   40e5c:	mov	r3, #0
   40e60:	ldr	r0, [r1, r3]
   40e64:	ldr	r2, [ip, r3]
   40e68:	add	r3, r3, #4
   40e6c:	ands	r0, r0, r2
   40e70:	bne	40f10 <sepol_msg_default_handler@@Base+0xc1d4>
   40e74:	cmp	r3, #32
   40e78:	bne	40e60 <sepol_msg_default_handler@@Base+0xc124>
   40e7c:	bx	lr
   40e80:	ldrb	r3, [r1]
   40e84:	cmp	r3, #1
   40e88:	beq	40eb4 <sepol_msg_default_handler@@Base+0xc178>
   40e8c:	cmp	r3, #2
   40e90:	bne	40e38 <sepol_msg_default_handler@@Base+0xc0fc>
   40e94:	ldrb	r3, [r0, #1]
   40e98:	and	r2, r3, #31
   40e9c:	lsr	r3, r3, #5
   40ea0:	add	r1, r1, r3, lsl #2
   40ea4:	ldr	r0, [r1, #4]
   40ea8:	lsr	r0, r0, r2
   40eac:	and	r0, r0, #1
   40eb0:	bx	lr
   40eb4:	ldrb	r2, [r0, #1]
   40eb8:	ldrb	r3, [r1, #1]
   40ebc:	cmp	r2, r3
   40ec0:	bne	40e38 <sepol_msg_default_handler@@Base+0xc0fc>
   40ec4:	add	ip, r0, #4
   40ec8:	add	r1, r1, #4
   40ecc:	mov	r3, #0
   40ed0:	ldr	r0, [r1, r3]
   40ed4:	ldr	r2, [ip, r3]
   40ed8:	add	r3, r3, #4
   40edc:	ands	r0, r0, r2
   40ee0:	bne	40f10 <sepol_msg_default_handler@@Base+0xc1d4>
   40ee4:	cmp	r3, #32
   40ee8:	bne	40ed0 <sepol_msg_default_handler@@Base+0xc194>
   40eec:	bx	lr
   40ef0:	ldrb	r3, [r1, #1]
   40ef4:	and	r2, r3, #31
   40ef8:	lsr	r3, r3, #5
   40efc:	add	r0, r0, r3, lsl #2
   40f00:	ldr	r0, [r0, #4]
   40f04:	lsr	r0, r0, r2
   40f08:	and	r0, r0, #1
   40f0c:	bx	lr
   40f10:	mov	r0, #1
   40f14:	bx	lr
   40f18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40f1c:	sub	sp, sp, #148	; 0x94
   40f20:	ldr	r4, [pc, #1944]	; 416c0 <sepol_msg_default_handler@@Base+0xc984>
   40f24:	mov	r7, r0
   40f28:	ldr	r3, [pc, #1940]	; 416c4 <sepol_msg_default_handler@@Base+0xc988>
   40f2c:	add	r4, pc, r4
   40f30:	ldrh	r0, [r0, #6]
   40f34:	ldr	r9, [r2, #4]
   40f38:	ldr	r3, [r4, r3]
   40f3c:	cmp	r0, #1
   40f40:	ldr	r8, [r2, #12]
   40f44:	str	r3, [sp, #4]
   40f48:	ldr	r5, [sp, #4]
   40f4c:	ldr	r3, [r2, #8]
   40f50:	str	r3, [sp, #16]
   40f54:	ldr	r3, [r5]
   40f58:	str	r3, [sp, #140]	; 0x8c
   40f5c:	beq	40f80 <sepol_msg_default_handler@@Base+0xc244>
   40f60:	mov	r0, #0
   40f64:	ldr	r4, [sp, #4]
   40f68:	ldr	r2, [sp, #140]	; 0x8c
   40f6c:	ldr	r3, [r4]
   40f70:	cmp	r2, r3
   40f74:	bne	41690 <sepol_msg_default_handler@@Base+0xc954>
   40f78:	add	sp, sp, #148	; 0x94
   40f7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40f80:	ldr	r6, [sp, #16]
   40f84:	ldr	r0, [r1]
   40f88:	ldrh	r1, [r7, #4]
   40f8c:	ldr	r3, [r6, #48]	; 0x30
   40f90:	cmp	r3, #0
   40f94:	bne	40fa8 <sepol_msg_default_handler@@Base+0xc26c>
   40f98:	b	40f60 <sepol_msg_default_handler@@Base+0xc224>
   40f9c:	ldr	r3, [r3, #8]
   40fa0:	cmp	r3, #0
   40fa4:	beq	40f60 <sepol_msg_default_handler@@Base+0xc224>
   40fa8:	ldr	r2, [r3]
   40fac:	cmp	r1, r2
   40fb0:	bne	40f9c <sepol_msg_default_handler@@Base+0xc260>
   40fb4:	ldr	r2, [r3, #4]
   40fb8:	tst	r0, r2
   40fbc:	beq	40f9c <sepol_msg_default_handler@@Base+0xc260>
   40fc0:	ldrh	r1, [r7]
   40fc4:	ldr	r6, [sp, #16]
   40fc8:	ldr	r3, [r9, #308]	; 0x134
   40fcc:	sub	r1, r1, #-536870911	; 0xe0000001
   40fd0:	add	r5, r6, #8
   40fd4:	add	r1, r3, r1, lsl #3
   40fd8:	mov	r0, r5
   40fdc:	bl	13ad0 <__assert_fail@plt+0x2c60>
   40fe0:	cmp	r0, #0
   40fe4:	beq	40f60 <sepol_msg_default_handler@@Base+0xc224>
   40fe8:	ldr	ip, [sp, #16]
   40fec:	ldr	r6, [ip, #4]
   40ff0:	cmp	r6, #1
   40ff4:	beq	41038 <sepol_msg_default_handler@@Base+0xc2fc>
   40ff8:	ldr	r3, [sp, #16]
   40ffc:	ldrh	r1, [r7, #2]
   41000:	add	r0, r3, #28
   41004:	ldr	r3, [r9, #308]	; 0x134
   41008:	sub	r1, r1, #-536870911	; 0xe0000001
   4100c:	add	r1, r3, r1, lsl #3
   41010:	bl	13ad0 <__assert_fail@plt+0x2c60>
   41014:	mov	r6, r0
   41018:	cmp	r6, #0
   4101c:	beq	40f60 <sepol_msg_default_handler@@Base+0xc224>
   41020:	ldr	r6, [sp, #16]
   41024:	ldr	r3, [r6]
   41028:	cmp	r3, #2048	; 0x800
   4102c:	beq	410ec <sepol_msg_default_handler@@Base+0xc3b0>
   41030:	mov	r0, #1
   41034:	b	40f64 <sepol_msg_default_handler@@Base+0xc228>
   41038:	ldrh	r1, [r7]
   4103c:	add	ip, sp, #132	; 0x84
   41040:	ldrh	r2, [r7, #2]
   41044:	ldr	r3, [r9, #308]	; 0x134
   41048:	sub	r1, r1, #-536870911	; 0xe0000001
   4104c:	sub	r2, r2, #-536870911	; 0xe0000001
   41050:	mov	r0, ip
   41054:	add	r1, r3, r1, lsl #3
   41058:	str	ip, [sp]
   4105c:	add	r2, r3, r2, lsl #3
   41060:	bl	13e78 <__assert_fail@plt+0x3008>
   41064:	ldr	ip, [sp]
   41068:	cmp	r0, #0
   4106c:	str	r0, [sp, #20]
   41070:	beq	410c8 <sepol_msg_default_handler@@Base+0xc38c>
   41074:	mov	r0, ip
   41078:	bl	14040 <__assert_fail@plt+0x31d0>
   4107c:	ldr	r3, [pc, #1604]	; 416c8 <sepol_msg_default_handler@@Base+0xc98c>
   41080:	ldr	r3, [r4, r3]
   41084:	ldr	ip, [r3, #12]
   41088:	cmp	ip, #0
   4108c:	beq	410c0 <sepol_msg_default_handler@@Base+0xc384>
   41090:	ldr	r2, [pc, #1588]	; 416cc <sepol_msg_default_handler@@Base+0xc990>
   41094:	mov	r1, r3
   41098:	ldr	r0, [pc, #1584]	; 416d0 <sepol_msg_default_handler@@Base+0xc994>
   4109c:	add	r2, pc, r2
   410a0:	str	r6, [r3]
   410a4:	add	r0, pc, r0
   410a8:	add	r2, r2, #40	; 0x28
   410ac:	stmib	r3, {r0, r2}
   410b0:	ldr	r2, [pc, #1564]	; 416d4 <sepol_msg_default_handler@@Base+0xc998>
   410b4:	ldr	r0, [r3, #16]
   410b8:	add	r2, pc, r2
   410bc:	blx	ip
   410c0:	ldr	r0, [sp, #20]
   410c4:	b	40f64 <sepol_msg_default_handler@@Base+0xc228>
   410c8:	mov	r1, ip
   410cc:	mov	r0, r5
   410d0:	str	ip, [sp]
   410d4:	bl	13ad0 <__assert_fail@plt+0x2c60>
   410d8:	ldr	ip, [sp]
   410dc:	mov	r6, r0
   410e0:	mov	r0, ip
   410e4:	bl	14040 <__assert_fail@plt+0x31d0>
   410e8:	b	41018 <sepol_msg_default_handler@@Base+0xc2dc>
   410ec:	ldrh	r2, [r7]
   410f0:	add	r0, sp, #108	; 0x6c
   410f4:	ldr	r3, [r9, #308]	; 0x134
   410f8:	mov	r1, r5
   410fc:	sub	r2, r2, #-536870911	; 0xe0000001
   41100:	add	ip, sp, #108	; 0x6c
   41104:	add	r6, sp, #116	; 0x74
   41108:	str	ip, [sp, #96]	; 0x60
   4110c:	add	r2, r3, r2, lsl #3
   41110:	add	ip, sp, #124	; 0x7c
   41114:	mov	r3, #0
   41118:	str	r6, [sp, #84]	; 0x54
   4111c:	str	ip, [sp, #88]	; 0x58
   41120:	str	r3, [sp, #112]	; 0x70
   41124:	str	r3, [sp, #108]	; 0x6c
   41128:	str	r3, [sp, #116]	; 0x74
   4112c:	str	r3, [sp, #124]	; 0x7c
   41130:	str	r3, [sp, #120]	; 0x78
   41134:	str	r3, [sp, #128]	; 0x80
   41138:	bl	13e78 <__assert_fail@plt+0x3008>
   4113c:	cmp	r0, #0
   41140:	bne	415e0 <sepol_msg_default_handler@@Base+0xc8a4>
   41144:	ldr	r3, [sp, #112]	; 0x70
   41148:	cmp	r3, #0
   4114c:	beq	41628 <sepol_msg_default_handler@@Base+0xc8ec>
   41150:	ldr	r6, [sp, #16]
   41154:	ldr	r3, [r6, #4]
   41158:	cmp	r3, #1
   4115c:	beq	4159c <sepol_msg_default_handler@@Base+0xc860>
   41160:	ldrh	r2, [r7, #2]
   41164:	add	r0, sp, #116	; 0x74
   41168:	ldr	r3, [r9, #308]	; 0x134
   4116c:	ldr	ip, [sp, #16]
   41170:	sub	r2, r2, #-536870911	; 0xe0000001
   41174:	add	r1, ip, #28
   41178:	add	r2, r3, r2, lsl #3
   4117c:	bl	13e78 <__assert_fail@plt+0x3008>
   41180:	cmp	r0, #0
   41184:	bne	415e0 <sepol_msg_default_handler@@Base+0xc8a4>
   41188:	ldr	r4, [sp, #120]	; 0x78
   4118c:	cmp	r4, #0
   41190:	beq	41628 <sepol_msg_default_handler@@Base+0xc8ec>
   41194:	ldr	r2, [sp, #16]
   41198:	ldr	r2, [r2, #48]	; 0x30
   4119c:	cmp	r2, #0
   411a0:	str	r2, [sp, #92]	; 0x5c
   411a4:	beq	41628 <sepol_msg_default_handler@@Base+0xc8ec>
   411a8:	add	r3, sp, #132	; 0x84
   411ac:	mov	r5, #1
   411b0:	str	r3, [sp, #28]
   411b4:	str	r9, [sp, #100]	; 0x64
   411b8:	str	r8, [sp, #32]
   411bc:	str	r7, [sp, #68]	; 0x44
   411c0:	b	411d8 <sepol_msg_default_handler@@Base+0xc49c>
   411c4:	ldr	r3, [sp, #92]	; 0x5c
   411c8:	ldr	r3, [r3, #8]
   411cc:	cmp	r3, #0
   411d0:	str	r3, [sp, #92]	; 0x5c
   411d4:	beq	41694 <sepol_msg_default_handler@@Base+0xc958>
   411d8:	ldr	r6, [sp, #68]	; 0x44
   411dc:	ldr	r7, [sp, #92]	; 0x5c
   411e0:	ldrh	r3, [r6, #4]
   411e4:	ldr	r2, [r7]
   411e8:	cmp	r2, r3
   411ec:	bne	411c4 <sepol_msg_default_handler@@Base+0xc488>
   411f0:	ldr	ip, [sp, #108]	; 0x6c
   411f4:	mov	fp, r5
   411f8:	ldr	lr, [sp, #112]	; 0x70
   411fc:	cmp	ip, #0
   41200:	str	ip, [sp, #60]	; 0x3c
   41204:	ldrne	r2, [ip]
   41208:	ldreq	r3, [sp, #60]	; 0x3c
   4120c:	strne	r2, [sp, #64]	; 0x40
   41210:	streq	r3, [sp, #64]	; 0x40
   41214:	ldr	r2, [sp, #64]	; 0x40
   41218:	cmp	r2, lr
   4121c:	bcs	416b8 <sepol_msg_default_handler@@Base+0xc97c>
   41220:	ldr	r5, [sp, #60]	; 0x3c
   41224:	ldr	r6, [sp, #64]	; 0x40
   41228:	ldr	r1, [r5]
   4122c:	ldr	r0, [r5, #8]
   41230:	rsb	r3, r1, r6
   41234:	ldr	r2, [r5, #12]
   41238:	rsb	ip, r3, #32
   4123c:	mov	r6, #1
   41240:	lsr	r0, r0, r3
   41244:	str	r0, [sp, #72]	; 0x48
   41248:	ldr	r7, [sp, #72]	; 0x48
   4124c:	sub	r0, r3, #32
   41250:	orr	ip, r7, r2, lsl ip
   41254:	mov	r7, #0
   41258:	orr	r0, ip, r2, lsr r0
   4125c:	lsr	r2, r2, r3
   41260:	str	r0, [sp, #72]	; 0x48
   41264:	str	r2, [sp, #76]	; 0x4c
   41268:	ldrd	r2, [sp, #72]	; 0x48
   4126c:	and	r2, r2, r6
   41270:	and	r3, r3, r7
   41274:	orrs	r7, r2, r3
   41278:	beq	41650 <sepol_msg_default_handler@@Base+0xc914>
   4127c:	ldr	r7, [sp, #116]	; 0x74
   41280:	cmp	r7, #0
   41284:	str	r7, [sp, #52]	; 0x34
   41288:	streq	r7, [sp, #48]	; 0x30
   4128c:	ldrne	ip, [sp, #52]	; 0x34
   41290:	ldrne	ip, [ip]
   41294:	strne	ip, [sp, #48]	; 0x30
   41298:	ldr	r2, [sp, #64]	; 0x40
   4129c:	lsl	r2, r2, #3
   412a0:	str	r2, [sp, #80]	; 0x50
   412a4:	ldr	r2, [sp, #48]	; 0x30
   412a8:	cmp	r2, r4
   412ac:	bcs	41644 <sepol_msg_default_handler@@Base+0xc908>
   412b0:	ldr	r3, [sp, #52]	; 0x34
   412b4:	mov	r7, #0
   412b8:	ldr	r5, [sp, #48]	; 0x30
   412bc:	ldr	r0, [r3, #8]
   412c0:	ldr	r1, [r3]
   412c4:	ldr	r2, [r3, #12]
   412c8:	rsb	r3, r1, r5
   412cc:	lsr	r0, r0, r3
   412d0:	str	r0, [sp, #40]	; 0x28
   412d4:	ldr	r6, [sp, #40]	; 0x28
   412d8:	rsb	ip, r3, #32
   412dc:	sub	r0, r3, #32
   412e0:	orr	ip, r6, r2, lsl ip
   412e4:	mov	r6, #1
   412e8:	orr	r0, ip, r2, lsr r0
   412ec:	lsr	r2, r2, r3
   412f0:	str	r0, [sp, #40]	; 0x28
   412f4:	str	r2, [sp, #44]	; 0x2c
   412f8:	ldrd	r2, [sp, #40]	; 0x28
   412fc:	and	r2, r2, r6
   41300:	and	r3, r3, r7
   41304:	orrs	r7, r2, r3
   41308:	beq	41530 <sepol_msg_default_handler@@Base+0xc7f4>
   4130c:	ldr	ip, [sp, #100]	; 0x64
   41310:	add	r2, sp, #132	; 0x84
   41314:	ldr	r4, [sp, #68]	; 0x44
   41318:	mov	lr, #256	; 0x100
   4131c:	ldr	r7, [sp, #16]
   41320:	ldr	r3, [ip, #304]	; 0x130
   41324:	ldr	r0, [r4]
   41328:	ldr	r1, [r4, #4]
   4132c:	ldr	ip, [sp, #80]	; 0x50
   41330:	ldr	r6, [r7, #52]	; 0x34
   41334:	stmia	r2!, {r0, r1}
   41338:	ldr	r7, [r3, ip]
   4133c:	ldr	r5, [sp, #80]	; 0x50
   41340:	cmp	r7, #0
   41344:	strh	lr, [sp, #138]	; 0x8a
   41348:	add	r5, r3, r5
   4134c:	streq	r7, [sp, #20]
   41350:	str	r5, [sp, #56]	; 0x38
   41354:	ldrne	ip, [r7]
   41358:	strne	ip, [sp, #20]
   4135c:	ldr	r2, [sp, #48]	; 0x30
   41360:	mov	fp, #1
   41364:	add	r3, r3, r2, lsl #3
   41368:	str	r3, [sp, #36]	; 0x24
   4136c:	ldr	r3, [sp, #56]	; 0x38
   41370:	ldr	r0, [r3, #4]
   41374:	ldr	r2, [sp, #20]
   41378:	cmp	r2, r0
   4137c:	bcs	4151c <sepol_msg_default_handler@@Base+0xc7e0>
   41380:	ldr	r4, [sp, #20]
   41384:	ldr	r1, [r7]
   41388:	ldr	ip, [r7, #8]
   4138c:	rsb	r3, r1, r4
   41390:	ldr	r2, [r7, #12]
   41394:	rsb	lr, r3, #32
   41398:	mov	r4, #1
   4139c:	lsr	ip, ip, r3
   413a0:	str	ip, [sp, #8]
   413a4:	ldr	r5, [sp, #8]
   413a8:	sub	ip, r3, #32
   413ac:	orr	lr, r5, r2, lsl lr
   413b0:	mov	r5, #0
   413b4:	orr	ip, lr, r2, lsr ip
   413b8:	lsr	r2, r2, r3
   413bc:	str	ip, [sp, #8]
   413c0:	str	r2, [sp, #12]
   413c4:	ldrd	r2, [sp, #8]
   413c8:	and	r2, r2, r4
   413cc:	and	r3, r3, r5
   413d0:	orrs	r5, r2, r3
   413d4:	beq	414fc <sepol_msg_default_handler@@Base+0xc7c0>
   413d8:	ldr	r2, [sp, #36]	; 0x24
   413dc:	ldr	r5, [r2]
   413e0:	cmp	r5, #0
   413e4:	moveq	r4, r5
   413e8:	ldrne	r4, [r5]
   413ec:	ldr	ip, [sp, #36]	; 0x24
   413f0:	ldr	r2, [sp, #20]
   413f4:	ldr	r0, [ip, #4]
   413f8:	add	r2, r2, #1
   413fc:	str	r2, [sp, #24]
   41400:	cmp	r4, r0
   41404:	bcs	414f0 <sepol_msg_default_handler@@Base+0xc7b4>
   41408:	ldr	ip, [r5, #8]
   4140c:	ldr	r1, [r5]
   41410:	ldr	r2, [r5, #12]
   41414:	rsb	r3, r1, r4
   41418:	lsr	r8, ip, r3
   4141c:	rsb	lr, r3, #32
   41420:	sub	ip, r3, #32
   41424:	orr	r8, r8, r2, lsl lr
   41428:	orr	r8, r8, r2, lsr ip
   4142c:	lsr	r9, r2, r3
   41430:	mov	r2, #1
   41434:	mov	r3, #0
   41438:	and	r2, r2, r8
   4143c:	and	r3, r3, r9
   41440:	orrs	ip, r2, r3
   41444:	beq	414b4 <sepol_msg_default_handler@@Base+0xc778>
   41448:	ldr	r3, [sp, #24]
   4144c:	add	r1, sp, #132	; 0x84
   41450:	ldr	r0, [sp, #32]
   41454:	strh	r3, [sp, #132]	; 0x84
   41458:	add	r3, r4, #1
   4145c:	strh	r3, [sp, #134]	; 0x86
   41460:	bl	30e28 <policydb_user_cache@@Base+0x1050c>
   41464:	subs	sl, r0, #0
   41468:	bne	41484 <sepol_msg_default_handler@@Base+0xc748>
   4146c:	b	4156c <sepol_msg_default_handler@@Base+0xc830>
   41470:	mov	r0, sl
   41474:	ldrh	r1, [sp, #138]	; 0x8a
   41478:	bl	30f6c <policydb_user_cache@@Base+0x10650>
   4147c:	subs	sl, r0, #0
   41480:	beq	414e0 <sepol_msg_default_handler@@Base+0xc7a4>
   41484:	ldr	r1, [sl, #12]
   41488:	ldrb	r3, [r1]
   4148c:	sub	r3, r3, #1
   41490:	cmp	r3, #1
   41494:	bhi	41470 <sepol_msg_default_handler@@Base+0xc734>
   41498:	mov	r0, r6
   4149c:	bl	40e24 <sepol_msg_default_handler@@Base+0xc0e8>
   414a0:	subs	fp, r0, #0
   414a4:	beq	41470 <sepol_msg_default_handler@@Base+0xc734>
   414a8:	ldr	r2, [sp, #36]	; 0x24
   414ac:	ldr	r1, [r5]
   414b0:	ldr	r0, [r2, #4]
   414b4:	add	r1, r1, #63	; 0x3f
   414b8:	cmp	r4, r1
   414bc:	beq	414c8 <sepol_msg_default_handler@@Base+0xc78c>
   414c0:	add	r4, r4, #1
   414c4:	b	41400 <sepol_msg_default_handler@@Base+0xc6c4>
   414c8:	ldr	r3, [r5, #16]
   414cc:	cmp	r3, #0
   414d0:	beq	414c0 <sepol_msg_default_handler@@Base+0xc784>
   414d4:	ldr	r4, [r3]
   414d8:	mov	r5, r3
   414dc:	b	41400 <sepol_msg_default_handler@@Base+0xc6c4>
   414e0:	ldr	r3, [sp, #36]	; 0x24
   414e4:	ldr	r1, [r5]
   414e8:	ldr	r0, [r3, #4]
   414ec:	b	414b4 <sepol_msg_default_handler@@Base+0xc778>
   414f0:	ldr	r4, [sp, #56]	; 0x38
   414f4:	ldr	r1, [r7]
   414f8:	ldr	r0, [r4, #4]
   414fc:	ldr	r5, [sp, #20]
   41500:	add	r1, r1, #63	; 0x3f
   41504:	cmp	r5, r1
   41508:	beq	41550 <sepol_msg_default_handler@@Base+0xc814>
   4150c:	ldr	ip, [sp, #20]
   41510:	add	ip, ip, #1
   41514:	str	ip, [sp, #20]
   41518:	b	41374 <sepol_msg_default_handler@@Base+0xc638>
   4151c:	cmp	fp, #0
   41520:	bne	41628 <sepol_msg_default_handler@@Base+0xc8ec>
   41524:	ldr	r3, [sp, #52]	; 0x34
   41528:	ldr	r4, [sp, #120]	; 0x78
   4152c:	ldr	r1, [r3]
   41530:	ldr	r5, [sp, #48]	; 0x30
   41534:	add	r3, r1, #63	; 0x3f
   41538:	cmp	r5, r3
   4153c:	beq	4157c <sepol_msg_default_handler@@Base+0xc840>
   41540:	ldr	ip, [sp, #48]	; 0x30
   41544:	add	ip, ip, #1
   41548:	str	ip, [sp, #48]	; 0x30
   4154c:	b	412a4 <sepol_msg_default_handler@@Base+0xc568>
   41550:	ldr	r3, [r7, #16]
   41554:	cmp	r3, #0
   41558:	beq	4150c <sepol_msg_default_handler@@Base+0xc7d0>
   4155c:	ldr	r7, [r3]
   41560:	str	r7, [sp, #20]
   41564:	mov	r7, r3
   41568:	b	41374 <sepol_msg_default_handler@@Base+0xc638>
   4156c:	ldr	ip, [sp, #36]	; 0x24
   41570:	ldr	r1, [r5]
   41574:	ldr	r0, [ip, #4]
   41578:	b	414b4 <sepol_msg_default_handler@@Base+0xc778>
   4157c:	ldr	r6, [sp, #52]	; 0x34
   41580:	ldr	r3, [r6, #16]
   41584:	cmp	r3, #0
   41588:	beq	41540 <sepol_msg_default_handler@@Base+0xc804>
   4158c:	ldr	r7, [r3]
   41590:	str	r3, [sp, #52]	; 0x34
   41594:	str	r7, [sp, #48]	; 0x30
   41598:	b	412a4 <sepol_msg_default_handler@@Base+0xc568>
   4159c:	ldrh	r1, [r7]
   415a0:	add	r0, sp, #124	; 0x7c
   415a4:	ldrh	r2, [r7, #2]
   415a8:	ldr	r3, [r9, #308]	; 0x134
   415ac:	sub	r1, r1, #-536870911	; 0xe0000001
   415b0:	sub	r2, r2, #-536870911	; 0xe0000001
   415b4:	add	r1, r3, r1, lsl #3
   415b8:	add	r2, r3, r2, lsl #3
   415bc:	bl	13e78 <__assert_fail@plt+0x3008>
   415c0:	cmp	r0, #0
   415c4:	bne	415e0 <sepol_msg_default_handler@@Base+0xc8a4>
   415c8:	mov	r1, r5
   415cc:	add	r0, sp, #116	; 0x74
   415d0:	add	r2, sp, #124	; 0x7c
   415d4:	bl	13e78 <__assert_fail@plt+0x3008>
   415d8:	cmp	r0, #0
   415dc:	beq	41188 <sepol_msg_default_handler@@Base+0xc44c>
   415e0:	ldr	r3, [pc, #224]	; 416c8 <sepol_msg_default_handler@@Base+0xc98c>
   415e4:	ldr	r3, [r4, r3]
   415e8:	ldr	ip, [r3, #12]
   415ec:	cmp	ip, #0
   415f0:	beq	41628 <sepol_msg_default_handler@@Base+0xc8ec>
   415f4:	ldr	r2, [pc, #220]	; 416d8 <sepol_msg_default_handler@@Base+0xc99c>
   415f8:	mov	lr, #1
   415fc:	ldr	r0, [pc, #216]	; 416dc <sepol_msg_default_handler@@Base+0xc9a0>
   41600:	mov	r1, r3
   41604:	add	r2, pc, r2
   41608:	str	r2, [r3, #4]
   4160c:	ldr	r2, [pc, #204]	; 416e0 <sepol_msg_default_handler@@Base+0xc9a4>
   41610:	add	r0, pc, r0
   41614:	str	lr, [r3]
   41618:	str	r0, [r3, #8]
   4161c:	add	r2, pc, r2
   41620:	ldr	r0, [r3, #16]
   41624:	blx	ip
   41628:	add	r0, sp, #108	; 0x6c
   4162c:	bl	14040 <__assert_fail@plt+0x31d0>
   41630:	add	r0, sp, #116	; 0x74
   41634:	bl	14040 <__assert_fail@plt+0x31d0>
   41638:	add	r0, sp, #124	; 0x7c
   4163c:	bl	14040 <__assert_fail@plt+0x31d0>
   41640:	b	41030 <sepol_msg_default_handler@@Base+0xc2f4>
   41644:	ldr	r3, [sp, #60]	; 0x3c
   41648:	ldr	lr, [sp, #112]	; 0x70
   4164c:	ldr	r1, [r3]
   41650:	ldr	r5, [sp, #64]	; 0x40
   41654:	add	r1, r1, #63	; 0x3f
   41658:	cmp	r5, r1
   4165c:	beq	41670 <sepol_msg_default_handler@@Base+0xc934>
   41660:	ldr	ip, [sp, #64]	; 0x40
   41664:	add	ip, ip, #1
   41668:	str	ip, [sp, #64]	; 0x40
   4166c:	b	41214 <sepol_msg_default_handler@@Base+0xc4d8>
   41670:	ldr	r6, [sp, #60]	; 0x3c
   41674:	ldr	r3, [r6, #16]
   41678:	cmp	r3, #0
   4167c:	beq	41660 <sepol_msg_default_handler@@Base+0xc924>
   41680:	ldr	r7, [r3]
   41684:	str	r3, [sp, #60]	; 0x3c
   41688:	str	r7, [sp, #64]	; 0x40
   4168c:	b	41214 <sepol_msg_default_handler@@Base+0xc4d8>
   41690:	bl	10cd8 <__stack_chk_fail@plt>
   41694:	add	r0, sp, #108	; 0x6c
   41698:	bl	14040 <__assert_fail@plt+0x31d0>
   4169c:	add	r0, sp, #116	; 0x74
   416a0:	bl	14040 <__assert_fail@plt+0x31d0>
   416a4:	add	r0, sp, #124	; 0x7c
   416a8:	bl	14040 <__assert_fail@plt+0x31d0>
   416ac:	cmp	r5, #0
   416b0:	beq	40f60 <sepol_msg_default_handler@@Base+0xc224>
   416b4:	b	41030 <sepol_msg_default_handler@@Base+0xc2f4>
   416b8:	mov	r5, fp
   416bc:	b	411c4 <sepol_msg_default_handler@@Base+0xc488>
   416c0:	andeq	r8, r1, ip, asr #1
   416c4:	strheq	r0, [r0], -ip
   416c8:	andeq	r0, r0, ip, asr #1
   416cc:	ldrdeq	r6, [r0], -r0
   416d0:	andeq	r2, r0, r8, asr #1
   416d4:	andeq	r6, r0, r4, ror #8
   416d8:	andeq	r1, r0, r8, ror #22
   416dc:	andeq	r5, r0, ip, asr lr
   416e0:	andeq	r5, r0, r0, lsl #30
   416e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   416e8:	sub	sp, sp, #300	; 0x12c
   416ec:	ldr	r6, [pc, #3272]	; 423bc <sepol_msg_default_handler@@Base+0xd680>
   416f0:	str	r2, [sp, #48]	; 0x30
   416f4:	ldr	r7, [sp, #48]	; 0x30
   416f8:	add	r6, pc, r6
   416fc:	ldr	r3, [pc, #3260]	; 423c0 <sepol_msg_default_handler@@Base+0xd684>
   41700:	str	r6, [sp, #68]	; 0x44
   41704:	ldr	r7, [r7]
   41708:	str	r0, [sp, #84]	; 0x54
   4170c:	str	r1, [sp, #132]	; 0x84
   41710:	str	r7, [sp, #76]	; 0x4c
   41714:	ldr	r8, [sp, #48]	; 0x30
   41718:	ldr	r3, [r6, r3]
   4171c:	ldr	r9, [sp, #48]	; 0x30
   41720:	ldrh	r2, [r0, #6]
   41724:	str	r3, [sp, #80]	; 0x50
   41728:	ldr	r9, [r9, #12]
   4172c:	cmp	r2, #1
   41730:	ldr	r8, [r8, #4]
   41734:	ldr	r3, [r3]
   41738:	movne	r0, #0
   4173c:	ldr	ip, [sp, #48]	; 0x30
   41740:	str	r9, [sp, #88]	; 0x58
   41744:	str	r8, [sp, #72]	; 0x48
   41748:	ldr	r9, [ip, #8]
   4174c:	str	r3, [sp, #292]	; 0x124
   41750:	beq	41770 <sepol_msg_default_handler@@Base+0xca34>
   41754:	ldr	ip, [sp, #80]	; 0x50
   41758:	ldr	r2, [sp, #292]	; 0x124
   4175c:	ldr	r3, [ip]
   41760:	cmp	r2, r3
   41764:	bne	423b8 <sepol_msg_default_handler@@Base+0xd67c>
   41768:	add	sp, sp, #300	; 0x12c
   4176c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41770:	ldr	r0, [r9, #48]	; 0x30
   41774:	ldr	r6, [sp, #84]	; 0x54
   41778:	cmp	r0, #0
   4177c:	ldr	r1, [r1]
   41780:	ldrh	r2, [r6, #4]
   41784:	bne	41798 <sepol_msg_default_handler@@Base+0xca5c>
   41788:	b	41754 <sepol_msg_default_handler@@Base+0xca18>
   4178c:	ldr	r0, [r0, #8]
   41790:	cmp	r0, #0
   41794:	beq	41754 <sepol_msg_default_handler@@Base+0xca18>
   41798:	ldr	r3, [r0]
   4179c:	cmp	r2, r3
   417a0:	bne	4178c <sepol_msg_default_handler@@Base+0xca50>
   417a4:	ldr	r3, [r0, #4]
   417a8:	tst	r1, r3
   417ac:	beq	4178c <sepol_msg_default_handler@@Base+0xca50>
   417b0:	ldr	r6, [sp, #84]	; 0x54
   417b4:	add	r0, sp, #224	; 0xe0
   417b8:	ldr	r8, [sp, #72]	; 0x48
   417bc:	add	r7, sp, #224	; 0xe0
   417c0:	add	ip, sp, #232	; 0xe8
   417c4:	str	r7, [sp, #144]	; 0x90
   417c8:	ldrh	r2, [r6]
   417cc:	add	r6, r9, #8
   417d0:	ldr	r3, [r8, #308]	; 0x134
   417d4:	add	r7, sp, #240	; 0xf0
   417d8:	sub	r2, r2, #-536870911	; 0xe0000001
   417dc:	mov	r1, r6
   417e0:	str	ip, [sp, #152]	; 0x98
   417e4:	add	r2, r3, r2, lsl #3
   417e8:	str	r7, [sp, #156]	; 0x9c
   417ec:	mov	r3, #0
   417f0:	str	r3, [sp, #228]	; 0xe4
   417f4:	str	r3, [sp, #224]	; 0xe0
   417f8:	str	r3, [sp, #232]	; 0xe8
   417fc:	str	r3, [sp, #240]	; 0xf0
   41800:	str	r3, [sp, #236]	; 0xec
   41804:	str	r3, [sp, #244]	; 0xf4
   41808:	bl	13e78 <__assert_fail@plt+0x3008>
   4180c:	cmp	r0, #0
   41810:	str	r0, [sp, #188]	; 0xbc
   41814:	beq	41884 <sepol_msg_default_handler@@Base+0xcb48>
   41818:	ldr	r3, [pc, #2980]	; 423c4 <sepol_msg_default_handler@@Base+0xd688>
   4181c:	ldr	r9, [sp, #68]	; 0x44
   41820:	ldr	r3, [r9, r3]
   41824:	ldr	ip, [r3, #12]
   41828:	cmp	ip, #0
   4182c:	beq	41864 <sepol_msg_default_handler@@Base+0xcb28>
   41830:	ldr	r2, [pc, #2960]	; 423c8 <sepol_msg_default_handler@@Base+0xd68c>
   41834:	mov	lr, #1
   41838:	ldr	r0, [pc, #2956]	; 423cc <sepol_msg_default_handler@@Base+0xd690>
   4183c:	mov	r1, r3
   41840:	add	r2, pc, r2
   41844:	str	lr, [r3]
   41848:	add	r0, pc, r0
   4184c:	add	r2, r2, #124	; 0x7c
   41850:	stmib	r3, {r0, r2}
   41854:	ldr	r2, [pc, #2932]	; 423d0 <sepol_msg_default_handler@@Base+0xd694>
   41858:	ldr	r0, [r3, #16]
   4185c:	add	r2, pc, r2
   41860:	blx	ip
   41864:	add	r0, sp, #224	; 0xe0
   41868:	bl	14040 <__assert_fail@plt+0x31d0>
   4186c:	add	r0, sp, #232	; 0xe8
   41870:	bl	14040 <__assert_fail@plt+0x31d0>
   41874:	add	r0, sp, #240	; 0xf0
   41878:	bl	14040 <__assert_fail@plt+0x31d0>
   4187c:	ldr	r0, [sp, #188]	; 0xbc
   41880:	b	41754 <sepol_msg_default_handler@@Base+0xca18>
   41884:	ldr	r3, [sp, #228]	; 0xe4
   41888:	cmp	r3, #0
   4188c:	beq	41864 <sepol_msg_default_handler@@Base+0xcb28>
   41890:	ldr	r3, [r9, #4]
   41894:	cmp	r3, #1
   41898:	beq	4227c <sepol_msg_default_handler@@Base+0xd540>
   4189c:	ldr	r6, [sp, #84]	; 0x54
   418a0:	add	r0, sp, #232	; 0xe8
   418a4:	ldr	r7, [sp, #72]	; 0x48
   418a8:	add	r1, r9, #28
   418ac:	ldrh	r2, [r6, #2]
   418b0:	ldr	r3, [r7, #308]	; 0x134
   418b4:	sub	r2, r2, #-536870911	; 0xe0000001
   418b8:	add	r2, r3, r2, lsl #3
   418bc:	bl	13e78 <__assert_fail@plt+0x3008>
   418c0:	cmp	r0, #0
   418c4:	bne	422c8 <sepol_msg_default_handler@@Base+0xd58c>
   418c8:	ldr	r7, [sp, #236]	; 0xec
   418cc:	cmp	r7, #0
   418d0:	beq	41864 <sepol_msg_default_handler@@Base+0xcb28>
   418d4:	ldr	r8, [r9, #48]	; 0x30
   418d8:	cmp	r8, #0
   418dc:	str	r8, [sp, #140]	; 0x8c
   418e0:	beq	41864 <sepol_msg_default_handler@@Base+0xcb28>
   418e4:	ldr	r1, [pc, #2792]	; 423d4 <sepol_msg_default_handler@@Base+0xd698>
   418e8:	ldr	r2, [pc, #2792]	; 423d8 <sepol_msg_default_handler@@Base+0xd69c>
   418ec:	ldr	r3, [pc, #2792]	; 423dc <sepol_msg_default_handler@@Base+0xd6a0>
   418f0:	add	r1, pc, r1
   418f4:	add	r2, pc, r2
   418f8:	add	r1, r1, #108	; 0x6c
   418fc:	add	r3, pc, r3
   41900:	add	r2, r2, #108	; 0x6c
   41904:	add	r3, r3, #108	; 0x6c
   41908:	str	r1, [sp, #216]	; 0xd8
   4190c:	str	r2, [sp, #220]	; 0xdc
   41910:	str	r3, [sp, #212]	; 0xd4
   41914:	str	r9, [sp, #104]	; 0x68
   41918:	b	41930 <sepol_msg_default_handler@@Base+0xcbf4>
   4191c:	ldr	r8, [sp, #140]	; 0x8c
   41920:	ldr	r8, [r8, #8]
   41924:	cmp	r8, #0
   41928:	str	r8, [sp, #140]	; 0x8c
   4192c:	beq	41864 <sepol_msg_default_handler@@Base+0xcb28>
   41930:	ldr	ip, [sp, #140]	; 0x8c
   41934:	ldr	r9, [sp, #84]	; 0x54
   41938:	ldr	r6, [sp, #132]	; 0x84
   4193c:	ldr	r2, [ip]
   41940:	ldrh	r3, [r9, #4]
   41944:	ldr	r1, [ip, #4]
   41948:	cmp	r2, r3
   4194c:	ldr	r3, [r6]
   41950:	bne	4191c <sepol_msg_default_handler@@Base+0xcbe0>
   41954:	ands	r3, r3, r1
   41958:	str	r3, [sp, #204]	; 0xcc
   4195c:	beq	4191c <sepol_msg_default_handler@@Base+0xcbe0>
   41960:	ldr	r9, [sp, #224]	; 0xe0
   41964:	ldr	r0, [sp, #228]	; 0xe4
   41968:	cmp	r9, #0
   4196c:	str	r9, [sp, #192]	; 0xc0
   41970:	ldrne	ip, [r9]
   41974:	ldreq	r6, [sp, #192]	; 0xc0
   41978:	strne	ip, [sp, #180]	; 0xb4
   4197c:	streq	r6, [sp, #180]	; 0xb4
   41980:	ldr	r8, [sp, #180]	; 0xb4
   41984:	cmp	r8, r0
   41988:	bcs	4191c <sepol_msg_default_handler@@Base+0xcbe0>
   4198c:	ldr	r8, [sp, #192]	; 0xc0
   41990:	ldr	r9, [sp, #180]	; 0xb4
   41994:	ldr	ip, [r8]
   41998:	ldr	r3, [r8, #8]
   4199c:	rsb	r1, ip, r9
   419a0:	ldr	lr, [r8, #12]
   419a4:	rsb	r2, r1, #32
   419a8:	lsr	r3, r3, r1
   419ac:	str	r3, [sp, #160]	; 0xa0
   419b0:	ldr	r6, [sp, #160]	; 0xa0
   419b4:	sub	r3, r1, #32
   419b8:	orr	r2, r6, lr, lsl r2
   419bc:	orr	r3, r2, lr, lsr r3
   419c0:	lsr	lr, lr, r1
   419c4:	str	r3, [sp, #160]	; 0xa0
   419c8:	mov	r2, #1
   419cc:	str	lr, [sp, #164]	; 0xa4
   419d0:	mov	r3, #0
   419d4:	ldrd	r8, [sp, #160]	; 0xa0
   419d8:	and	r2, r2, r8
   419dc:	and	r3, r3, r9
   419e0:	orrs	r9, r2, r3
   419e4:	beq	41bc4 <sepol_msg_default_handler@@Base+0xce88>
   419e8:	ldr	r8, [sp, #232]	; 0xe8
   419ec:	cmp	r8, #0
   419f0:	str	r8, [sp, #116]	; 0x74
   419f4:	streq	r8, [sp, #92]	; 0x5c
   419f8:	ldrne	ip, [sp, #116]	; 0x74
   419fc:	ldrne	ip, [ip]
   41a00:	strne	ip, [sp, #92]	; 0x5c
   41a04:	ldr	r6, [sp, #180]	; 0xb4
   41a08:	mov	sl, r4
   41a0c:	ldr	r8, [sp, #180]	; 0xb4
   41a10:	mov	fp, r5
   41a14:	lsl	r6, r6, #3
   41a18:	str	r6, [sp, #200]	; 0xc8
   41a1c:	lsl	r8, r8, #2
   41a20:	str	r8, [sp, #196]	; 0xc4
   41a24:	ldr	ip, [sp, #92]	; 0x5c
   41a28:	cmp	ip, r7
   41a2c:	bcs	41bb0 <sepol_msg_default_handler@@Base+0xce74>
   41a30:	ldr	r9, [sp, #116]	; 0x74
   41a34:	ldr	r4, [sp, #92]	; 0x5c
   41a38:	ldr	r0, [r9]
   41a3c:	ldr	r3, [r9, #8]
   41a40:	rsb	r1, r0, r4
   41a44:	ldr	ip, [r9, #12]
   41a48:	rsb	r2, r1, #32
   41a4c:	lsr	r3, r3, r1
   41a50:	str	r3, [sp, #56]	; 0x38
   41a54:	ldr	r5, [sp, #56]	; 0x38
   41a58:	sub	r3, r1, #32
   41a5c:	orr	r2, r5, ip, lsl r2
   41a60:	orr	r3, r2, ip, lsr r3
   41a64:	lsr	ip, ip, r1
   41a68:	str	r3, [sp, #56]	; 0x38
   41a6c:	mov	r2, #1
   41a70:	str	ip, [sp, #60]	; 0x3c
   41a74:	mov	r3, #0
   41a78:	ldrd	r8, [sp, #56]	; 0x38
   41a7c:	and	r2, r2, r8
   41a80:	and	r3, r3, r9
   41a84:	orrs	r9, r2, r3
   41a88:	beq	41b88 <sepol_msg_default_handler@@Base+0xce4c>
   41a8c:	ldr	r9, [sp, #104]	; 0x68
   41a90:	ldr	r3, [r9]
   41a94:	cmp	r3, #2048	; 0x800
   41a98:	beq	41c04 <sepol_msg_default_handler@@Base+0xcec8>
   41a9c:	ldr	r8, [sp, #104]	; 0x68
   41aa0:	ldr	r9, [sp, #48]	; 0x30
   41aa4:	ldr	ip, [r8, #60]	; 0x3c
   41aa8:	ldr	r3, [r9, #16]
   41aac:	cmp	ip, #0
   41ab0:	add	r3, r3, #1
   41ab4:	str	r3, [r9, #16]
   41ab8:	beq	421b4 <sepol_msg_default_handler@@Base+0xd478>
   41abc:	ldr	r4, [sp, #76]	; 0x4c
   41ac0:	cmp	r4, #0
   41ac4:	ldrne	r4, [sp, #76]	; 0x4c
   41ac8:	beq	4226c <sepol_msg_default_handler@@Base+0xd530>
   41acc:	ldr	r5, [r4, #12]
   41ad0:	cmp	r5, #0
   41ad4:	beq	41b88 <sepol_msg_default_handler@@Base+0xce4c>
   41ad8:	ldr	r7, [sp, #140]	; 0x8c
   41adc:	mov	r3, #1
   41ae0:	ldr	r0, [sp, #72]	; 0x48
   41ae4:	str	r3, [r4]
   41ae8:	ldr	r1, [r7]
   41aec:	ldr	lr, [r0, #92]	; 0x5c
   41af0:	ldr	r8, [sp, #212]	; 0xd4
   41af4:	sub	r7, r1, #-1073741823	; 0xc0000001
   41af8:	ldr	r6, [pc, #2272]	; 423e0 <sepol_msg_default_handler@@Base+0xd6a4>
   41afc:	ldr	r3, [r0, #100]	; 0x64
   41b00:	add	r6, pc, r6
   41b04:	ldr	r9, [sp, #196]	; 0xc4
   41b08:	stmib	r4, {r6, r8}
   41b0c:	ldr	lr, [lr, r7, lsl #2]
   41b10:	ldr	r7, [sp, #92]	; 0x5c
   41b14:	ldr	r9, [r3, r9]
   41b18:	ldr	r2, [sp, #204]	; 0xcc
   41b1c:	ldr	r8, [r3, r7, lsl #2]
   41b20:	ldr	r7, [sp, #104]	; 0x68
   41b24:	ldr	r6, [r4, #16]
   41b28:	str	lr, [sp, #64]	; 0x40
   41b2c:	str	r9, [sp, #52]	; 0x34
   41b30:	ldr	r9, [r7, #64]	; 0x40
   41b34:	ldr	r7, [r7, #56]	; 0x38
   41b38:	str	ip, [sp, #24]
   41b3c:	bl	2bc4c <policydb_user_cache@@Base+0xb330>
   41b40:	ldr	r3, [sp, #64]	; 0x40
   41b44:	mov	r1, r4
   41b48:	ldr	ip, [sp, #24]
   41b4c:	ldr	r4, [sp, #52]	; 0x34
   41b50:	ldr	r2, [pc, #2188]	; 423e4 <sepol_msg_default_handler@@Base+0xd6a8>
   41b54:	str	r3, [sp, #16]
   41b58:	mov	r3, r9
   41b5c:	str	r7, [sp, #4]
   41b60:	add	r2, pc, r2
   41b64:	str	r4, [sp, #8]
   41b68:	str	r8, [sp, #12]
   41b6c:	str	ip, [sp]
   41b70:	str	r0, [sp, #20]
   41b74:	mov	r0, r6
   41b78:	blx	r5
   41b7c:	ldr	r5, [sp, #116]	; 0x74
   41b80:	ldr	r7, [sp, #236]	; 0xec
   41b84:	ldr	r0, [r5]
   41b88:	ldr	r5, [sp, #92]	; 0x5c
   41b8c:	add	r0, r0, #63	; 0x3f
   41b90:	cmp	r5, r0
   41b94:	beq	41be4 <sepol_msg_default_handler@@Base+0xcea8>
   41b98:	ldr	r9, [sp, #92]	; 0x5c
   41b9c:	add	r9, r9, #1
   41ba0:	str	r9, [sp, #92]	; 0x5c
   41ba4:	ldr	ip, [sp, #92]	; 0x5c
   41ba8:	cmp	ip, r7
   41bac:	bcc	41a30 <sepol_msg_default_handler@@Base+0xccf4>
   41bb0:	ldr	r6, [sp, #192]	; 0xc0
   41bb4:	mov	r4, sl
   41bb8:	ldr	r0, [sp, #228]	; 0xe4
   41bbc:	mov	r5, fp
   41bc0:	ldr	ip, [r6]
   41bc4:	ldr	r8, [sp, #180]	; 0xb4
   41bc8:	add	r3, ip, #63	; 0x3f
   41bcc:	cmp	r8, r3
   41bd0:	beq	42194 <sepol_msg_default_handler@@Base+0xd458>
   41bd4:	ldr	r6, [sp, #180]	; 0xb4
   41bd8:	add	r6, r6, #1
   41bdc:	str	r6, [sp, #180]	; 0xb4
   41be0:	b	41980 <sepol_msg_default_handler@@Base+0xcc44>
   41be4:	ldr	r6, [sp, #116]	; 0x74
   41be8:	ldr	r3, [r6, #16]
   41bec:	cmp	r3, #0
   41bf0:	beq	41b98 <sepol_msg_default_handler@@Base+0xce5c>
   41bf4:	ldr	r8, [r3]
   41bf8:	str	r3, [sp, #116]	; 0x74
   41bfc:	str	r8, [sp, #92]	; 0x5c
   41c00:	b	41a24 <sepol_msg_default_handler@@Base+0xcce8>
   41c04:	ldr	r4, [sp, #84]	; 0x54
   41c08:	add	r3, sp, #248	; 0xf8
   41c0c:	ldr	r5, [sp, #72]	; 0x48
   41c10:	add	ip, sp, #248	; 0xf8
   41c14:	ldr	r7, [sp, #200]	; 0xc8
   41c18:	ldr	r0, [r4]
   41c1c:	ldr	r2, [r5, #304]	; 0x130
   41c20:	mov	r5, #0
   41c24:	ldr	r1, [r4, #4]
   41c28:	ldr	r6, [sp, #200]	; 0xc8
   41c2c:	ldr	r9, [sp, #48]	; 0x30
   41c30:	stmia	r3!, {r0, r1}
   41c34:	add	r6, r2, r6
   41c38:	ldr	r7, [r2, r7]
   41c3c:	ldr	r8, [sp, #92]	; 0x5c
   41c40:	cmp	r7, #0
   41c44:	str	r6, [sp, #184]	; 0xb8
   41c48:	ldr	r9, [r9, #16]
   41c4c:	ldr	r6, [sp, #184]	; 0xb8
   41c50:	add	r2, r2, r8, lsl #3
   41c54:	str	r7, [sp, #64]	; 0x40
   41c58:	str	ip, [sp, #120]	; 0x78
   41c5c:	mov	ip, #256	; 0x100
   41c60:	ldreq	r4, [sp, #64]	; 0x40
   41c64:	strh	ip, [sp, #254]	; 0xfe
   41c68:	ldr	r3, [pc, #1912]	; 423e8 <sepol_msg_default_handler@@Base+0xd6ac>
   41c6c:	ldrne	ip, [r7]
   41c70:	ldr	r8, [pc, #1908]	; 423ec <sepol_msg_default_handler@@Base+0xd6b0>
   41c74:	add	r3, pc, r3
   41c78:	ldr	r7, [pc, #1904]	; 423f0 <sepol_msg_default_handler@@Base+0xd6b4>
   41c7c:	add	r3, r3, #68	; 0x44
   41c80:	add	r8, pc, r8
   41c84:	str	r9, [sp, #208]	; 0xd0
   41c88:	ldr	r0, [r6, #4]
   41c8c:	mov	r9, fp
   41c90:	str	r8, [sp, #176]	; 0xb0
   41c94:	mov	r6, #1
   41c98:	mov	r8, sl
   41c9c:	add	r7, pc, r7
   41ca0:	str	r2, [sp, #124]	; 0x7c
   41ca4:	strne	ip, [sp, #52]	; 0x34
   41ca8:	streq	r4, [sp, #52]	; 0x34
   41cac:	str	r5, [sp, #128]	; 0x80
   41cb0:	str	r3, [sp, #168]	; 0xa8
   41cb4:	str	r7, [sp, #172]	; 0xac
   41cb8:	ldr	r7, [sp, #52]	; 0x34
   41cbc:	cmp	r7, r0
   41cc0:	bcs	4204c <sepol_msg_default_handler@@Base+0xd310>
   41cc4:	ldr	ip, [sp, #64]	; 0x40
   41cc8:	ldr	r4, [sp, #64]	; 0x40
   41ccc:	ldr	r5, [sp, #52]	; 0x34
   41cd0:	ldr	r1, [ip]
   41cd4:	ldr	ip, [ip, #8]
   41cd8:	rsb	r3, r1, r5
   41cdc:	ldr	r2, [r4, #12]
   41ce0:	rsb	lr, r3, #32
   41ce4:	mov	r5, #0
   41ce8:	lsr	ip, ip, r3
   41cec:	str	ip, [sp, #40]	; 0x28
   41cf0:	ldr	r7, [sp, #40]	; 0x28
   41cf4:	sub	ip, r3, #32
   41cf8:	mov	r4, #1
   41cfc:	orr	lr, r7, r2, lsl lr
   41d00:	orr	ip, lr, r2, lsr ip
   41d04:	lsr	r2, r2, r3
   41d08:	str	ip, [sp, #40]	; 0x28
   41d0c:	str	r2, [sp, #44]	; 0x2c
   41d10:	ldrd	r2, [sp, #40]	; 0x28
   41d14:	and	r2, r2, r4
   41d18:	and	r3, r3, r5
   41d1c:	orrs	r5, r2, r3
   41d20:	beq	41f40 <sepol_msg_default_handler@@Base+0xd204>
   41d24:	ldr	ip, [sp, #124]	; 0x7c
   41d28:	ldr	fp, [ip]
   41d2c:	cmp	fp, #0
   41d30:	moveq	r7, fp
   41d34:	ldrne	r7, [fp]
   41d38:	ldr	ip, [sp, #124]	; 0x7c
   41d3c:	ldr	r4, [sp, #52]	; 0x34
   41d40:	ldr	r5, [sp, #52]	; 0x34
   41d44:	ldr	r0, [ip, #4]
   41d48:	lsl	r4, r4, #2
   41d4c:	add	r5, r5, #1
   41d50:	str	r4, [sp, #148]	; 0x94
   41d54:	str	r5, [sp, #112]	; 0x70
   41d58:	cmp	r7, r0
   41d5c:	bcs	41f30 <sepol_msg_default_handler@@Base+0xd1f4>
   41d60:	ldr	ip, [fp, #8]
   41d64:	ldr	r1, [fp]
   41d68:	ldr	r2, [fp, #12]
   41d6c:	rsb	r3, r1, r7
   41d70:	lsr	r8, ip, r3
   41d74:	rsb	lr, r3, #32
   41d78:	sub	ip, r3, #32
   41d7c:	orr	r8, r8, r2, lsl lr
   41d80:	orr	r8, r8, r2, lsr ip
   41d84:	lsr	r9, r2, r3
   41d88:	mov	r2, #1
   41d8c:	mov	r3, #0
   41d90:	and	r2, r2, r8
   41d94:	and	r3, r3, r9
   41d98:	orrs	ip, r2, r3
   41d9c:	beq	41f18 <sepol_msg_default_handler@@Base+0xd1dc>
   41da0:	ldr	r4, [sp, #112]	; 0x70
   41da4:	add	r1, sp, #248	; 0xf8
   41da8:	ldr	r0, [sp, #88]	; 0x58
   41dac:	add	r3, r7, #1
   41db0:	strh	r3, [sp, #250]	; 0xfa
   41db4:	strh	r4, [sp, #248]	; 0xf8
   41db8:	bl	30e28 <policydb_user_cache@@Base+0x1050c>
   41dbc:	subs	r4, r0, #0
   41dc0:	beq	4203c <sepol_msg_default_handler@@Base+0xd300>
   41dc4:	lsl	ip, r7, #2
   41dc8:	ldr	sl, [sp, #104]	; 0x68
   41dcc:	str	ip, [sp, #108]	; 0x6c
   41dd0:	strd	r8, [sp, #96]	; 0x60
   41dd4:	b	41dec <sepol_msg_default_handler@@Base+0xd0b0>
   41dd8:	mov	r0, r4
   41ddc:	ldrh	r1, [sp, #254]	; 0xfe
   41de0:	bl	30f6c <policydb_user_cache@@Base+0x10650>
   41de4:	subs	r4, r0, #0
   41de8:	beq	41f08 <sepol_msg_default_handler@@Base+0xd1cc>
   41dec:	ldr	r5, [r4, #12]
   41df0:	ldrb	r8, [r5]
   41df4:	sub	r3, r8, #1
   41df8:	cmp	r3, #1
   41dfc:	bhi	41dd8 <sepol_msg_default_handler@@Base+0xd09c>
   41e00:	ldr	r9, [sl, #52]	; 0x34
   41e04:	mov	r1, r5
   41e08:	mov	r0, r9
   41e0c:	bl	40e24 <sepol_msg_default_handler@@Base+0xc0e8>
   41e10:	subs	r6, r0, #0
   41e14:	beq	41dd8 <sepol_msg_default_handler@@Base+0xd09c>
   41e18:	ldrb	r2, [r9]
   41e1c:	cmp	r2, #1
   41e20:	beq	41f78 <sepol_msg_default_handler@@Base+0xd23c>
   41e24:	cmp	r2, #2
   41e28:	beq	41fc0 <sepol_msg_default_handler@@Base+0xd284>
   41e2c:	ldr	r5, [sp, #76]	; 0x4c
   41e30:	cmp	r5, #0
   41e34:	ldrne	r5, [sp, #76]	; 0x4c
   41e38:	beq	4200c <sepol_msg_default_handler@@Base+0xd2d0>
   41e3c:	ldr	r6, [r5, #12]
   41e40:	cmp	r6, #0
   41e44:	beq	41ef4 <sepol_msg_default_handler@@Base+0xd1b8>
   41e48:	ldr	r9, [sp, #140]	; 0x8c
   41e4c:	mov	r8, #1
   41e50:	ldr	ip, [sp, #72]	; 0x48
   41e54:	add	r0, sp, #256	; 0x100
   41e58:	str	r8, [r5]
   41e5c:	ldr	r1, [r9]
   41e60:	ldr	r9, [sp, #172]	; 0xac
   41e64:	ldr	r3, [ip, #100]	; 0x64
   41e68:	sub	r1, r1, #-1073741823	; 0xc0000001
   41e6c:	ldr	r2, [ip, #92]	; 0x5c
   41e70:	ldr	r8, [sp, #168]	; 0xa8
   41e74:	str	r9, [r5, #4]
   41e78:	ldr	r9, [sp, #148]	; 0x94
   41e7c:	str	r8, [r5, #8]
   41e80:	ldr	ip, [r2, r1, lsl #2]
   41e84:	ldr	r1, [r3, r9]
   41e88:	ldr	r9, [sp, #108]	; 0x6c
   41e8c:	ldr	r8, [r5, #16]
   41e90:	ldr	r2, [r3, r9]
   41e94:	ldr	r9, [sl, #60]	; 0x3c
   41e98:	ldr	r3, [sl, #64]	; 0x40
   41e9c:	str	r9, [sp, #136]	; 0x88
   41ea0:	ldr	r9, [sl, #56]	; 0x38
   41ea4:	str	r1, [sp, #32]
   41ea8:	str	r2, [sp, #28]
   41eac:	str	r3, [sp, #36]	; 0x24
   41eb0:	str	ip, [sp, #24]
   41eb4:	bl	2bdcc <policydb_user_cache@@Base+0xb4b0>
   41eb8:	ldr	ip, [sp, #24]
   41ebc:	ldr	r1, [sp, #32]
   41ec0:	ldr	r2, [sp, #28]
   41ec4:	str	ip, [sp, #16]
   41ec8:	ldr	ip, [sp, #136]	; 0x88
   41ecc:	str	r1, [sp, #8]
   41ed0:	mov	r1, r5
   41ed4:	str	r2, [sp, #12]
   41ed8:	ldr	r3, [sp, #36]	; 0x24
   41edc:	ldr	r2, [sp, #176]	; 0xb0
   41ee0:	str	ip, [sp]
   41ee4:	str	r9, [sp, #4]
   41ee8:	str	r0, [sp, #20]
   41eec:	mov	r0, r8
   41ef0:	blx	r6
   41ef4:	ldr	r5, [sp, #128]	; 0x80
   41ef8:	mov	r6, #0
   41efc:	add	r5, r5, #1
   41f00:	str	r5, [sp, #128]	; 0x80
   41f04:	b	41dd8 <sepol_msg_default_handler@@Base+0xd09c>
   41f08:	ldr	ip, [sp, #124]	; 0x7c
   41f0c:	ldrd	r8, [sp, #96]	; 0x60
   41f10:	ldr	r1, [fp]
   41f14:	ldr	r0, [ip, #4]
   41f18:	add	r1, r1, #63	; 0x3f
   41f1c:	cmp	r7, r1
   41f20:	beq	41f60 <sepol_msg_default_handler@@Base+0xd224>
   41f24:	add	r7, r7, #1
   41f28:	cmp	r7, r0
   41f2c:	bcc	41d60 <sepol_msg_default_handler@@Base+0xd024>
   41f30:	ldr	r4, [sp, #64]	; 0x40
   41f34:	ldr	r5, [sp, #184]	; 0xb8
   41f38:	ldr	r1, [r4]
   41f3c:	ldr	r0, [r5, #4]
   41f40:	ldr	r7, [sp, #52]	; 0x34
   41f44:	add	r1, r1, #63	; 0x3f
   41f48:	cmp	r7, r1
   41f4c:	beq	4201c <sepol_msg_default_handler@@Base+0xd2e0>
   41f50:	ldr	r5, [sp, #52]	; 0x34
   41f54:	add	r5, r5, #1
   41f58:	str	r5, [sp, #52]	; 0x34
   41f5c:	b	41cb8 <sepol_msg_default_handler@@Base+0xcf7c>
   41f60:	ldr	r3, [fp, #16]
   41f64:	cmp	r3, #0
   41f68:	beq	41f24 <sepol_msg_default_handler@@Base+0xd1e8>
   41f6c:	ldr	r7, [r3]
   41f70:	mov	fp, r3
   41f74:	b	41d58 <sepol_msg_default_handler@@Base+0xd01c>
   41f78:	cmp	r8, #1
   41f7c:	beq	42154 <sepol_msg_default_handler@@Base+0xd418>
   41f80:	mov	lr, r9
   41f84:	ldrb	r5, [r9, #1]
   41f88:	ldr	r0, [lr, #4]!
   41f8c:	add	ip, sp, #260	; 0x104
   41f90:	strb	r2, [sp, #256]	; 0x100
   41f94:	ldr	r1, [lr, #4]
   41f98:	ldr	r2, [lr, #8]
   41f9c:	ldr	r3, [lr, #12]
   41fa0:	strb	r5, [sp, #257]	; 0x101
   41fa4:	stmia	ip!, {r0, r1, r2, r3}
   41fa8:	ldr	r0, [lr, #16]
   41fac:	ldr	r1, [lr, #20]
   41fb0:	ldr	r2, [lr, #24]
   41fb4:	ldr	r3, [lr, #28]
   41fb8:	stmia	ip!, {r0, r1, r2, r3}
   41fbc:	b	41e2c <sepol_msg_default_handler@@Base+0xd0f0>
   41fc0:	cmp	r8, #1
   41fc4:	addne	r1, sp, #296	; 0x128
   41fc8:	movne	r3, #0
   41fcc:	strbne	r2, [r1, #-40]!	; 0xffffffd8
   41fd0:	beq	422d0 <sepol_msg_default_handler@@Base+0xd594>
   41fd4:	add	ip, r5, r3
   41fd8:	add	r0, r9, r3
   41fdc:	add	r2, r1, r3
   41fe0:	add	r3, r3, #4
   41fe4:	ldr	ip, [ip, #4]
   41fe8:	cmp	r3, #32
   41fec:	ldr	r0, [r0, #4]
   41ff0:	and	r0, ip, r0
   41ff4:	str	r0, [r2, #4]
   41ff8:	bne	41fd4 <sepol_msg_default_handler@@Base+0xd298>
   41ffc:	ldr	r5, [sp, #76]	; 0x4c
   42000:	cmp	r5, #0
   42004:	ldrne	r5, [sp, #76]	; 0x4c
   42008:	bne	41e3c <sepol_msg_default_handler@@Base+0xd100>
   4200c:	ldr	r3, [pc, #944]	; 423c4 <sepol_msg_default_handler@@Base+0xd688>
   42010:	ldr	r6, [sp, #68]	; 0x44
   42014:	ldr	r5, [r6, r3]
   42018:	b	41e3c <sepol_msg_default_handler@@Base+0xd100>
   4201c:	ldr	ip, [sp, #64]	; 0x40
   42020:	ldr	r3, [ip, #16]
   42024:	cmp	r3, #0
   42028:	beq	41f50 <sepol_msg_default_handler@@Base+0xd214>
   4202c:	ldr	r4, [r3]
   42030:	str	r3, [sp, #64]	; 0x40
   42034:	str	r4, [sp, #52]	; 0x34
   42038:	b	41cb8 <sepol_msg_default_handler@@Base+0xcf7c>
   4203c:	ldr	r5, [sp, #124]	; 0x7c
   42040:	ldr	r1, [fp]
   42044:	ldr	r0, [r5, #4]
   42048:	b	41f18 <sepol_msg_default_handler@@Base+0xd1dc>
   4204c:	cmp	r6, #0
   42050:	mov	sl, r8
   42054:	mov	fp, r9
   42058:	beq	42130 <sepol_msg_default_handler@@Base+0xd3f4>
   4205c:	ldr	r8, [sp, #76]	; 0x4c
   42060:	cmp	r8, #0
   42064:	ldrne	r4, [sp, #76]	; 0x4c
   42068:	beq	42388 <sepol_msg_default_handler@@Base+0xd64c>
   4206c:	ldr	r7, [r4, #12]
   42070:	cmp	r7, #0
   42074:	beq	42124 <sepol_msg_default_handler@@Base+0xd3e8>
   42078:	ldr	ip, [sp, #140]	; 0x8c
   4207c:	mov	r3, #1
   42080:	ldr	r0, [sp, #72]	; 0x48
   42084:	str	r3, [r4]
   42088:	ldr	r1, [ip]
   4208c:	ldr	r6, [r0, #92]	; 0x5c
   42090:	ldr	lr, [pc, #860]	; 423f4 <sepol_msg_default_handler@@Base+0xd6b8>
   42094:	sub	ip, r1, #-1073741823	; 0xc0000001
   42098:	ldr	r5, [pc, #856]	; 423f8 <sepol_msg_default_handler@@Base+0xd6bc>
   4209c:	add	lr, pc, lr
   420a0:	ldr	r3, [r0, #100]	; 0x64
   420a4:	add	r5, pc, r5
   420a8:	add	lr, lr, #68	; 0x44
   420ac:	stmib	r4, {r5, lr}
   420b0:	ldr	r9, [r6, ip, lsl #2]
   420b4:	ldr	r6, [sp, #196]	; 0xc4
   420b8:	ldr	r5, [r4, #16]
   420bc:	ldr	ip, [sp, #104]	; 0x68
   420c0:	ldr	r6, [r3, r6]
   420c4:	ldr	r8, [sp, #92]	; 0x5c
   420c8:	str	r5, [sp, #52]	; 0x34
   420cc:	str	r6, [sp, #64]	; 0x40
   420d0:	ldr	r5, [ip, #60]	; 0x3c
   420d4:	ldr	r6, [r3, r8, lsl #2]
   420d8:	ldr	r8, [ip, #64]	; 0x40
   420dc:	ldr	ip, [ip, #56]	; 0x38
   420e0:	ldr	r2, [sp, #204]	; 0xcc
   420e4:	str	ip, [sp, #24]
   420e8:	bl	2bc4c <policydb_user_cache@@Base+0xb330>
   420ec:	mov	r3, r8
   420f0:	ldr	ip, [sp, #24]
   420f4:	ldr	r8, [sp, #64]	; 0x40
   420f8:	mov	r1, r4
   420fc:	ldr	r2, [pc, #760]	; 423fc <sepol_msg_default_handler@@Base+0xd6c0>
   42100:	str	r9, [sp, #16]
   42104:	str	r8, [sp, #8]
   42108:	add	r2, pc, r2
   4210c:	str	r6, [sp, #12]
   42110:	str	r5, [sp]
   42114:	str	ip, [sp, #4]
   42118:	str	r0, [sp, #20]
   4211c:	ldr	r0, [sp, #52]	; 0x34
   42120:	blx	r7
   42124:	ldr	r9, [sp, #128]	; 0x80
   42128:	add	r9, r9, #1
   4212c:	str	r9, [sp, #128]	; 0x80
   42130:	ldr	r5, [sp, #116]	; 0x74
   42134:	ldr	r6, [sp, #48]	; 0x30
   42138:	ldr	ip, [sp, #128]	; 0x80
   4213c:	ldr	r4, [sp, #208]	; 0xd0
   42140:	ldr	r0, [r5]
   42144:	add	r3, ip, r4
   42148:	ldr	r7, [sp, #236]	; 0xec
   4214c:	str	r3, [r6, #16]
   42150:	b	41b88 <sepol_msg_default_handler@@Base+0xce4c>
   42154:	ldrb	r2, [r5, #1]
   42158:	add	r1, sp, #256	; 0x100
   4215c:	mov	r3, #0
   42160:	strb	r8, [sp, #256]	; 0x100
   42164:	strb	r2, [sp, #257]	; 0x101
   42168:	add	ip, r5, r3
   4216c:	add	r0, r9, r3
   42170:	add	r2, r1, r3
   42174:	add	r3, r3, #4
   42178:	ldr	ip, [ip, #4]
   4217c:	cmp	r3, #32
   42180:	ldr	r0, [r0, #4]
   42184:	and	r0, ip, r0
   42188:	str	r0, [r2, #4]
   4218c:	bne	42168 <sepol_msg_default_handler@@Base+0xd42c>
   42190:	b	41e2c <sepol_msg_default_handler@@Base+0xd0f0>
   42194:	ldr	r9, [sp, #192]	; 0xc0
   42198:	ldr	r3, [r9, #16]
   4219c:	cmp	r3, #0
   421a0:	beq	41bd4 <sepol_msg_default_handler@@Base+0xce98>
   421a4:	ldr	ip, [r3]
   421a8:	str	r3, [sp, #192]	; 0xc0
   421ac:	str	ip, [sp, #180]	; 0xb4
   421b0:	b	41980 <sepol_msg_default_handler@@Base+0xcc44>
   421b4:	ldr	r6, [sp, #104]	; 0x68
   421b8:	ldr	r8, [r6, #56]	; 0x38
   421bc:	cmp	r8, #0
   421c0:	beq	422e8 <sepol_msg_default_handler@@Base+0xd5ac>
   421c4:	ldr	r9, [sp, #76]	; 0x4c
   421c8:	cmp	r9, #0
   421cc:	ldrne	r4, [sp, #76]	; 0x4c
   421d0:	beq	42398 <sepol_msg_default_handler@@Base+0xd65c>
   421d4:	ldr	r9, [r4, #12]
   421d8:	cmp	r9, #0
   421dc:	beq	41b88 <sepol_msg_default_handler@@Base+0xce4c>
   421e0:	ldr	r6, [sp, #140]	; 0x8c
   421e4:	mov	r3, #1
   421e8:	ldr	r0, [sp, #72]	; 0x48
   421ec:	str	r3, [r4]
   421f0:	ldr	r1, [r6]
   421f4:	ldr	ip, [r0, #92]	; 0x5c
   421f8:	ldr	r7, [sp, #220]	; 0xdc
   421fc:	sub	lr, r1, #-1073741823	; 0xc0000001
   42200:	ldr	r5, [pc, #504]	; 42400 <sepol_msg_default_handler@@Base+0xd6c4>
   42204:	ldr	r3, [r0, #100]	; 0x64
   42208:	add	r5, pc, r5
   4220c:	stmib	r4, {r5, r7}
   42210:	ldr	r7, [ip, lr, lsl #2]
   42214:	ldr	ip, [sp, #196]	; 0xc4
   42218:	ldr	r5, [r4, #16]
   4221c:	ldr	r2, [sp, #204]	; 0xcc
   42220:	ldr	r6, [r3, ip]
   42224:	ldr	ip, [sp, #92]	; 0x5c
   42228:	str	r5, [sp, #52]	; 0x34
   4222c:	ldr	r5, [r3, ip, lsl #2]
   42230:	bl	2bc4c <policydb_user_cache@@Base+0xb330>
   42234:	ldr	r2, [pc, #456]	; 42404 <sepol_msg_default_handler@@Base+0xd6c8>
   42238:	mov	r1, r4
   4223c:	str	r7, [sp, #8]
   42240:	mov	r3, r8
   42244:	str	r6, [sp]
   42248:	add	r2, pc, r2
   4224c:	str	r5, [sp, #4]
   42250:	str	r0, [sp, #12]
   42254:	ldr	r0, [sp, #52]	; 0x34
   42258:	blx	r9
   4225c:	ldr	r4, [sp, #116]	; 0x74
   42260:	ldr	r7, [sp, #236]	; 0xec
   42264:	ldr	r0, [r4]
   42268:	b	41b88 <sepol_msg_default_handler@@Base+0xce4c>
   4226c:	ldr	r3, [pc, #336]	; 423c4 <sepol_msg_default_handler@@Base+0xd688>
   42270:	ldr	r5, [sp, #68]	; 0x44
   42274:	ldr	r4, [r5, r3]
   42278:	b	41acc <sepol_msg_default_handler@@Base+0xcd90>
   4227c:	ldr	r8, [sp, #84]	; 0x54
   42280:	add	r0, sp, #240	; 0xf0
   42284:	ldr	ip, [sp, #72]	; 0x48
   42288:	ldrh	r1, [r8]
   4228c:	ldrh	r2, [r8, #2]
   42290:	ldr	r3, [ip, #308]	; 0x134
   42294:	sub	r1, r1, #-536870911	; 0xe0000001
   42298:	sub	r2, r2, #-536870911	; 0xe0000001
   4229c:	add	r1, r3, r1, lsl #3
   422a0:	add	r2, r3, r2, lsl #3
   422a4:	bl	13e78 <__assert_fail@plt+0x3008>
   422a8:	cmp	r0, #0
   422ac:	bne	422c8 <sepol_msg_default_handler@@Base+0xd58c>
   422b0:	mov	r1, r6
   422b4:	add	r0, sp, #232	; 0xe8
   422b8:	add	r2, sp, #240	; 0xf0
   422bc:	bl	13e78 <__assert_fail@plt+0x3008>
   422c0:	cmp	r0, #0
   422c4:	beq	418c8 <sepol_msg_default_handler@@Base+0xcb8c>
   422c8:	str	r0, [sp, #188]	; 0xbc
   422cc:	b	41818 <sepol_msg_default_handler@@Base+0xcadc>
   422d0:	mov	lr, r5
   422d4:	add	ip, sp, #260	; 0x104
   422d8:	ldr	r0, [lr, #4]!
   422dc:	ldrb	r5, [r5, #1]
   422e0:	strb	r8, [sp, #256]	; 0x100
   422e4:	b	41f94 <sepol_msg_default_handler@@Base+0xd258>
   422e8:	ldr	r5, [sp, #76]	; 0x4c
   422ec:	cmp	r5, #0
   422f0:	ldrne	r4, [sp, #76]	; 0x4c
   422f4:	beq	423a8 <sepol_msg_default_handler@@Base+0xd66c>
   422f8:	ldr	r9, [r4, #12]
   422fc:	cmp	r9, #0
   42300:	beq	41b88 <sepol_msg_default_handler@@Base+0xce4c>
   42304:	ldr	r7, [sp, #140]	; 0x8c
   42308:	mov	r3, #1
   4230c:	ldr	r0, [sp, #72]	; 0x48
   42310:	str	r3, [r4]
   42314:	ldr	r1, [r7]
   42318:	ldr	ip, [r0, #92]	; 0x5c
   4231c:	ldr	r8, [sp, #216]	; 0xd8
   42320:	sub	lr, r1, #-1073741823	; 0xc0000001
   42324:	ldr	r5, [pc, #220]	; 42408 <sepol_msg_default_handler@@Base+0xd6cc>
   42328:	ldr	r3, [r0, #100]	; 0x64
   4232c:	add	r5, pc, r5
   42330:	stmib	r4, {r5, r8}
   42334:	ldr	r8, [ip, lr, lsl #2]
   42338:	ldr	ip, [sp, #196]	; 0xc4
   4233c:	ldr	r2, [sp, #204]	; 0xcc
   42340:	ldr	r5, [r4, #16]
   42344:	ldr	r7, [r3, ip]
   42348:	ldr	ip, [sp, #92]	; 0x5c
   4234c:	ldr	r6, [r3, ip, lsl #2]
   42350:	bl	2bc4c <policydb_user_cache@@Base+0xb330>
   42354:	ldr	r2, [pc, #176]	; 4240c <sepol_msg_default_handler@@Base+0xd6d0>
   42358:	mov	r1, r4
   4235c:	mov	r3, r7
   42360:	str	r8, [sp, #4]
   42364:	add	r2, pc, r2
   42368:	str	r6, [sp]
   4236c:	str	r0, [sp, #8]
   42370:	mov	r0, r5
   42374:	blx	r9
   42378:	ldr	r4, [sp, #116]	; 0x74
   4237c:	ldr	r7, [sp, #236]	; 0xec
   42380:	ldr	r0, [r4]
   42384:	b	41b88 <sepol_msg_default_handler@@Base+0xce4c>
   42388:	ldr	r3, [pc, #52]	; 423c4 <sepol_msg_default_handler@@Base+0xd688>
   4238c:	ldr	r9, [sp, #68]	; 0x44
   42390:	ldr	r4, [r9, r3]
   42394:	b	4206c <sepol_msg_default_handler@@Base+0xd330>
   42398:	ldr	r3, [pc, #36]	; 423c4 <sepol_msg_default_handler@@Base+0xd688>
   4239c:	ldr	ip, [sp, #68]	; 0x44
   423a0:	ldr	r4, [ip, r3]
   423a4:	b	421d4 <sepol_msg_default_handler@@Base+0xd498>
   423a8:	ldr	r3, [pc, #20]	; 423c4 <sepol_msg_default_handler@@Base+0xd688>
   423ac:	ldr	r6, [sp, #68]	; 0x44
   423b0:	ldr	r4, [r6, r3]
   423b4:	b	422f8 <sepol_msg_default_handler@@Base+0xd5bc>
   423b8:	bl	10cd8 <__stack_chk_fail@plt>
   423bc:	andeq	r7, r1, r0, lsl #18
   423c0:	strheq	r0, [r0], -ip
   423c4:	andeq	r0, r0, ip, asr #1
   423c8:	andeq	r5, r0, ip, lsr #24
   423cc:	andeq	r1, r0, r4, lsr #18
   423d0:	andeq	r5, r0, r0, asr #25
   423d4:	andeq	r5, r0, ip, ror fp
   423d8:	andeq	r5, r0, r8, ror fp
   423dc:	andeq	r5, r0, r0, ror fp
   423e0:	andeq	r1, r0, ip, ror #12
   423e4:			; <UNDEFINED> instruction: 0x00005ab0
   423e8:	strdeq	r5, [r0], -r8
   423ec:	andeq	r5, r0, r8, asr #17
   423f0:	ldrdeq	r1, [r0], -r0
   423f4:	ldrdeq	r5, [r0], -r0
   423f8:	andeq	r1, r0, r8, asr #1
   423fc:	andeq	r5, r0, r4, lsr #9
   42400:	andeq	r0, r0, r4, ror #30
   42404:	andeq	r5, r0, r4, lsr #8
   42408:	andeq	r0, r0, r0, asr #28
   4240c:	andeq	r5, r0, r4, asr #6
   42410:	ldr	r3, [pc, #136]	; 424a0 <sepol_msg_default_handler@@Base+0xd764>
   42414:	mov	ip, #0
   42418:	push	{r4, r5, r6, r7, lr}
   4241c:	add	r3, pc, r3
   42420:	ldr	lr, [pc, #124]	; 424a4 <sepol_msg_default_handler@@Base+0xd768>
   42424:	sub	sp, sp, #28
   42428:	ldr	r7, [pc, #120]	; 424a8 <sepol_msg_default_handler@@Base+0xd76c>
   4242c:	mov	r4, r1
   42430:	ldr	r5, [r3, lr]
   42434:	add	r7, pc, r7
   42438:	str	r0, [sp]
   4243c:	add	r0, r4, #208	; 0xd0
   42440:	str	r2, [sp, #8]
   42444:	mov	r1, r7
   42448:	ldr	r3, [r5]
   4244c:	mov	r2, sp
   42450:	str	r4, [sp, #4]
   42454:	str	ip, [sp, #16]
   42458:	str	r3, [sp, #20]
   4245c:	bl	310cc <policydb_user_cache@@Base+0x107b0>
   42460:	cmp	r0, #0
   42464:	beq	42480 <sepol_msg_default_handler@@Base+0xd744>
   42468:	ldr	r2, [sp, #20]
   4246c:	ldr	r3, [r5]
   42470:	cmp	r2, r3
   42474:	bne	4249c <sepol_msg_default_handler@@Base+0xd760>
   42478:	add	sp, sp, #28
   4247c:	pop	{r4, r5, r6, r7, pc}
   42480:	add	r0, r4, #228	; 0xe4
   42484:	mov	r1, r7
   42488:	mov	r2, sp
   4248c:	bl	310cc <policydb_user_cache@@Base+0x107b0>
   42490:	cmp	r0, #0
   42494:	ldreq	r0, [sp, #16]
   42498:	b	42468 <sepol_msg_default_handler@@Base+0xd72c>
   4249c:	bl	10cd8 <__stack_chk_fail@plt>
   424a0:	ldrdeq	r6, [r1], -ip
   424a4:	strheq	r0, [r0], -ip
   424a8:			; <UNDEFINED> instruction: 0xfffff2a8
   424ac:	push	{r4, r5, r6, r7, lr}
   424b0:	add	ip, r0, #208	; 0xd0
   424b4:	ldr	lr, [pc, #128]	; 4253c <sepol_msg_default_handler@@Base+0xd800>
   424b8:	sub	sp, sp, #28
   424bc:	ldr	r2, [pc, #124]	; 42540 <sepol_msg_default_handler@@Base+0xd804>
   424c0:	mov	r4, r0
   424c4:	add	lr, pc, lr
   424c8:	ldr	r7, [pc, #116]	; 42544 <sepol_msg_default_handler@@Base+0xd808>
   424cc:	mov	r0, ip
   424d0:	mov	r3, #0
   424d4:	ldr	r5, [lr, r2]
   424d8:	add	r7, pc, r7
   424dc:	str	r1, [sp, #8]
   424e0:	mov	r2, sp
   424e4:	mov	r1, r7
   424e8:	str	r4, [sp, #4]
   424ec:	ldr	lr, [r5]
   424f0:	str	ip, [sp, #12]
   424f4:	str	r3, [sp]
   424f8:	str	lr, [sp, #20]
   424fc:	str	r3, [sp, #16]
   42500:	bl	310cc <policydb_user_cache@@Base+0x107b0>
   42504:	cmp	r0, #0
   42508:	bne	42520 <sepol_msg_default_handler@@Base+0xd7e4>
   4250c:	add	r0, r4, #228	; 0xe4
   42510:	mov	r1, r7
   42514:	mov	r2, sp
   42518:	str	r0, [sp, #12]
   4251c:	bl	310cc <policydb_user_cache@@Base+0x107b0>
   42520:	ldr	r2, [sp, #20]
   42524:	ldr	r3, [r5]
   42528:	cmp	r2, r3
   4252c:	bne	42538 <sepol_msg_default_handler@@Base+0xd7fc>
   42530:	add	sp, sp, #28
   42534:	pop	{r4, r5, r6, r7, pc}
   42538:	bl	10cd8 <__stack_chk_fail@plt>
   4253c:	andeq	r6, r1, r4, lsr fp
   42540:	strheq	r0, [r0], -ip
   42544:			; <UNDEFINED> instruction: 0xffffea38
   42548:	push	{r4, r5, r6, r7, r8, lr}
   4254c:	subs	r4, r2, #0
   42550:	ldr	r8, [pc, #292]	; 4267c <sepol_msg_default_handler@@Base+0xd940>
   42554:	mov	r6, r0
   42558:	mov	r5, r1
   4255c:	add	r8, pc, r8
   42560:	beq	4265c <sepol_msg_default_handler@@Base+0xd920>
   42564:	mov	r7, #0
   42568:	b	42578 <sepol_msg_default_handler@@Base+0xd83c>
   4256c:	ldr	r4, [r4, #68]	; 0x44
   42570:	cmp	r4, #0
   42574:	beq	42604 <sepol_msg_default_handler@@Base+0xd8c8>
   42578:	ldr	r2, [r4]
   4257c:	tst	r2, #2176	; 0x880
   42580:	beq	4256c <sepol_msg_default_handler@@Base+0xd830>
   42584:	mov	r0, r5
   42588:	mov	r1, r4
   4258c:	bl	424ac <sepol_msg_default_handler@@Base+0xd770>
   42590:	cmp	r0, #0
   42594:	beq	4256c <sepol_msg_default_handler@@Base+0xd830>
   42598:	mov	r0, r6
   4259c:	mov	r1, r5
   425a0:	mov	r2, r4
   425a4:	bl	42410 <sepol_msg_default_handler@@Base+0xd6d4>
   425a8:	cmp	r0, #0
   425ac:	add	r7, r7, r0
   425b0:	bge	4256c <sepol_msg_default_handler@@Base+0xd830>
   425b4:	cmp	r6, #0
   425b8:	beq	42670 <sepol_msg_default_handler@@Base+0xd934>
   425bc:	ldr	r3, [r6, #12]
   425c0:	cmp	r3, #0
   425c4:	beq	42654 <sepol_msg_default_handler@@Base+0xd918>
   425c8:	ldr	r2, [pc, #176]	; 42680 <sepol_msg_default_handler@@Base+0xd944>
   425cc:	mov	ip, #1
   425d0:	ldr	r0, [pc, #172]	; 42684 <sepol_msg_default_handler@@Base+0xd948>
   425d4:	mov	r1, r6
   425d8:	add	r2, pc, r2
   425dc:	str	ip, [r6]
   425e0:	add	r0, pc, r0
   425e4:	add	r2, r2, #156	; 0x9c
   425e8:	stmib	r6, {r0, r2}
   425ec:	ldr	r2, [pc, #148]	; 42688 <sepol_msg_default_handler@@Base+0xd94c>
   425f0:	ldr	r0, [r6, #16]
   425f4:	add	r2, pc, r2
   425f8:	blx	r3
   425fc:	mvn	r0, #0
   42600:	pop	{r4, r5, r6, r7, r8, pc}
   42604:	cmp	r7, #0
   42608:	beq	4265c <sepol_msg_default_handler@@Base+0xd920>
   4260c:	cmp	r6, #0
   42610:	beq	42664 <sepol_msg_default_handler@@Base+0xd928>
   42614:	ldr	ip, [r6, #12]
   42618:	cmp	ip, #0
   4261c:	beq	42654 <sepol_msg_default_handler@@Base+0xd918>
   42620:	ldr	lr, [pc, #100]	; 4268c <sepol_msg_default_handler@@Base+0xd950>
   42624:	mov	r2, #1
   42628:	ldr	r4, [pc, #96]	; 42690 <sepol_msg_default_handler@@Base+0xd954>
   4262c:	mov	r3, r7
   42630:	add	lr, pc, lr
   42634:	ldr	r0, [r6, #16]
   42638:	add	r4, pc, r4
   4263c:	add	lr, lr, #156	; 0x9c
   42640:	stm	r6, {r2, r4, lr}
   42644:	mov	r1, r6
   42648:	ldr	r2, [pc, #68]	; 42694 <sepol_msg_default_handler@@Base+0xd958>
   4264c:	add	r2, pc, r2
   42650:	blx	ip
   42654:	mvn	r0, #0
   42658:	pop	{r4, r5, r6, r7, r8, pc}
   4265c:	mov	r0, #0
   42660:	pop	{r4, r5, r6, r7, r8, pc}
   42664:	ldr	r3, [pc, #44]	; 42698 <sepol_msg_default_handler@@Base+0xd95c>
   42668:	ldr	r6, [r8, r3]
   4266c:	b	42614 <sepol_msg_default_handler@@Base+0xd8d8>
   42670:	ldr	r3, [pc, #32]	; 42698 <sepol_msg_default_handler@@Base+0xd95c>
   42674:	ldr	r6, [r8, r3]
   42678:	b	425bc <sepol_msg_default_handler@@Base+0xd880>
   4267c:	muleq	r1, ip, sl
   42680:	muleq	r0, r4, lr
   42684:	andeq	r0, r0, ip, lsl #23
   42688:	andeq	r5, r0, r4, ror #1
   4268c:	andeq	r4, r0, ip, lsr lr
   42690:	andeq	r0, r0, r4, lsr fp
   42694:	strheq	r5, [r0], -r8
   42698:	andeq	r0, r0, ip, asr #1
   4269c:	subs	r3, r2, #32
   426a0:	rsb	ip, r2, #32
   426a4:	lsrmi	r0, r0, r2
   426a8:	lsrpl	r0, r1, r3
   426ac:	orrmi	r0, r0, r1, lsl ip
   426b0:	lsr	r1, r1, r2
   426b4:	bx	lr
   426b8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   426bc:	mov	r7, r0
   426c0:	ldr	r6, [pc, #76]	; 42714 <sepol_msg_default_handler@@Base+0xd9d8>
   426c4:	mov	r8, r1
   426c8:	ldr	r5, [pc, #72]	; 42718 <sepol_msg_default_handler@@Base+0xd9dc>
   426cc:	mov	r9, r2
   426d0:	add	r6, pc, r6
   426d4:	bl	10c64 <calloc@plt-0x20>
   426d8:	add	r5, pc, r5
   426dc:	rsb	r6, r5, r6
   426e0:	asrs	r6, r6, #2
   426e4:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   426e8:	sub	r5, r5, #4
   426ec:	mov	r4, #0
   426f0:	add	r4, r4, #1
   426f4:	ldr	r3, [r5, #4]!
   426f8:	mov	r0, r7
   426fc:	mov	r1, r8
   42700:	mov	r2, r9
   42704:	blx	r3
   42708:	cmp	r4, r6
   4270c:	bne	426f0 <sepol_msg_default_handler@@Base+0xd9b4>
   42710:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   42714:	andeq	r6, r1, ip, lsr #14
   42718:	andeq	r6, r1, r0, lsr #14
   4271c:	bx	lr

Disassembly of section .fini:

00042720 <.fini>:
   42720:	push	{r3, lr}
   42724:	pop	{r3, pc}
