0.7
2020.2
Mar  6 2025
19:11:57
/home/pdietz/Desktop/FPGA/repo/lab2/filtros/filtros.sim/sim_1/behav/xsim/glbl.v,1734094861,verilog,,,,glbl,,,,,,,,
/home/pdietz/Desktop/FPGA/repo/lab2/filtros/rtl/fir/filtro_fir.v,1759639886,verilog,,/home/pdietz/Desktop/FPGA/repo/lab2/filtros/rtl/fir/tb_filtro_fir.v,,filtro_fir,,,../../../../rtl/iir2,,,,,
/home/pdietz/Desktop/FPGA/repo/lab2/filtros/rtl/fir/tb_filtro_fir.v,1759711478,verilog,,,,tb_filtro_fir,,,../../../../rtl/iir2,,,,,
