synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Sun Oct 20 13:07:50 2019


Command Line:  synthesis -f dacxo201502_impl1_lattice.synproj -gui -msgset /home/jos/GDrive/Audio/DAC5/Lattice/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP100.
The -d option is LCMXO2-1200HC.
Using package TQFP100.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : TQFP100

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = topcount.
Target frequency = 50.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = TRUE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/jos/GDrive/Audio/DAC5/Lattice (searchpath added)
-p /usr/local/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p /home/jos/GDrive/Audio/DAC5/Lattice/impl1 (searchpath added)
-p /home/jos/GDrive/Audio/DAC5/Lattice (searchpath added)
Verilog design file = /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/topcount.v
Verilog design file = /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/cs8416.v
Verilog design file = /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/audio_buffer.v
Verilog design file = /home/jos/GDrive/Audio/DAC5/Lattice/Ipexpr_fifo.v
Verilog design file = /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/clock.v
Verilog design file = /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/clock_mode.v
NGD file = dacxo201502_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/topcount.v. VERI-1482
Analyzing Verilog file /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/cs8416.v. VERI-1482
Analyzing Verilog file /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/audio_buffer.v. VERI-1482
Analyzing Verilog file /home/jos/GDrive/Audio/DAC5/Lattice/Ipexpr_fifo.v. VERI-1482
Analyzing Verilog file /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/clock.v. VERI-1482
Analyzing Verilog file /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/clock_mode.v. VERI-1482
Analyzing Verilog file /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): topcount
INFO - synthesis: /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/topcount.v(1): compiling module topcount. VERI-1018
INFO - synthesis: /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/cs8416.v(29): compiling module cs8416_swmode. VERI-1018
INFO - synthesis: /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/clock_mode.v(6): compiling module clock_mode. VERI-1018
INFO - synthesis: /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/clock.v(5): compiling module clockdiv(N=12). VERI-1018
INFO - synthesis: /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/clock_mode.v(69): compiling module relative_rate. VERI-1018
WARNING - synthesis: /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/clock_mode.v(95): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/clock_mode.v(52): expression size 32 truncated to fit in target size 5. VERI-1209
INFO - synthesis: /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/clock.v(70): compiling module clockgen. VERI-1018
INFO - synthesis: /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/clock.v(32): compiling module clocktune(N=10). VERI-1018
INFO - synthesis: /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/clock.v(5): compiling module clockdiv(N=10). VERI-1018
INFO - synthesis: /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/clock.v(5): compiling module clockdiv(N=2). VERI-1018
INFO - synthesis: /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/audio_buffer.v(1): compiling module audio_buffer. VERI-1018
WARNING - synthesis: /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/audio_buffer.v(43): expression size 32 truncated to fit in target size 5. VERI-1209
WARNING - synthesis: /home/jos/GDrive/Audio/DAC5/Lattice/impl1/source/audio_buffer.v(74): expression size 32 truncated to fit in target size 6. VERI-1209
INFO - synthesis: /home/jos/GDrive/Audio/DAC5/Lattice/Ipexpr_fifo.v(8): compiling module Ipexpr_fifo. VERI-1018
INFO - synthesis: /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482): compiling module FIFO8KB_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482): compiling module FIFO8KB(DATA_WIDTH_W=2,DATA_WIDTH_R=2,CSDECODE_W="0b11",CSDECODE_R="0b11",AEPOINTER="0b11111111111110",AFPOINTER="0b11111111111110",FULLPOINTER="0b11111111111110"). VERI-1018
INFO - synthesis: /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1120): compiling module VHI. VERI-1018
INFO - synthesis: /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1124): compiling module VLO. VERI-1018
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Top-level module name = topcount.
WARNING - synthesis: I/O Port PIN_ext5 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIN_RX_ad0rerr_in 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIN_RX_ad1audio_in 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIN_RX_rmck 's net has no driver and is unused.
WARNING - synthesis: I/O Port XO45_clk 's net has no driver and is unused.
WARNING - synthesis: I/O Port XO49_clk 's net has no driver and is unused.



WARNING - synthesis: I/O Port PIN_ext5 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIN_RX_ad0rerr_in 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIN_RX_ad1audio_in 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIN_RX_rmck 's net has no driver and is unused.
WARNING - synthesis: I/O Port XO45_clk 's net has no driver and is unused.
WARNING - synthesis: I/O Port XO49_clk 's net has no driver and is unused.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 50.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in topcount_drc.log.
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'PIN_ext5' has no load.
WARNING - synthesis: input pad net 'PIN_ext5' has no legal load.
WARNING - synthesis: logical net 'PIN_RX_ad0rerr_in' has no load.
WARNING - synthesis: input pad net 'PIN_RX_ad0rerr_in' has no legal load.
WARNING - synthesis: logical net 'PIN_RX_ad1audio_in' has no load.
WARNING - synthesis: input pad net 'PIN_RX_ad1audio_in' has no legal load.
WARNING - synthesis: logical net 'PIN_RX_rmck' has no load.
WARNING - synthesis: input pad net 'PIN_RX_rmck' has no legal load.
WARNING - synthesis: logical net 'XO45_clk' has no load.
WARNING - synthesis: input pad net 'XO45_clk' has no legal load.
WARNING - synthesis: logical net 'XO49_clk' has no load.
WARNING - synthesis: input pad net 'XO49_clk' has no legal load.
WARNING - synthesis: DRC complete with 12 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file dacxo201502_impl1.ngd.

################### Begin Area Report (topcount)######################
Number of register bits => 88 of 1520 (5 % )
CCU2D => 9
FD1P3AX => 17
FD1P3IX => 9
FD1S3AX => 50
FD1S3IX => 10
FD1S3JX => 1
FIFO8KB => 5
GSR => 1
IB => 8
LUT4 => 125
OB => 26
OFS1P3DX => 1
PFUMX => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 7
  Net : sample_clk_c, loads : 25
  Net : clockgen/tx_sclk_N_162, loads : 21
  Net : clock_mode/rate_clk/slow_clk_2, loads : 24
  Net : PIN_RX_sclk_c, loads : 19
  Net : clock_mode/rate_clk/slow_clk_11, loads : 11
  Net : clockgen/PIN_speed_hi_c_derived_3, loads : 3
  Net : clockgen/clockadj/clk_adj, loads : 3
Clock Enable Nets
Number of Clock Enables: 9
Top 9 highest fanout Clock Enables:
  Net : clock_mode/relative_rate/slow_clk_2_enable_16, loads : 16
  Net : audio_buffer/want_sample, loads : 11
  Net : clock_mode/relative_rate/slow_clk_2_enable_11, loads : 8
  Net : clock_mode/hold_cnt_4__N_29, loads : 7
  Net : clock_mode/is_rate2_N_37, loads : 2
  Net : PIN_speed_hi_c_derived_3_enable_2, loads : 1
  Net : PIN_speed_hi_c_derived_3_enable_3, loads : 1
  Net : PIN_speed_hi_c_derived_3_enable_1, loads : 1
  Net : clockgen/clockadj/sample_clk_c_enable_1, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : audio_buffer/fifo_q_en, loads : 20
  Net : clock_mode/relative_rate/slow_clk_2_enable_16, loads : 16
  Net : audio_buffer/want_sample, loads : 11
  Net : clock_mode/n1237, loads : 9
  Net : audio_buffer/ipfifo/is_full, loads : 8
  Net : clockgen/clockadj/div/Q_0, loads : 8
  Net : clock_mode/relative_rate/slow_clk_2_enable_11, loads : 8
  Net : PIN_Vana_c, loads : 7
  Net : audio_buffer/ipfifo/is_empty, loads : 7
  Net : clock_mode/enbl_osc49M, loads : 7
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk6 [get_nets tx_sclk_N_162]           |   50.000 MHz|  109.697 MHz|     5  
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk5 [get_nets \clock_mode/slow_clk[11]]|   50.000 MHz|   82.338 MHz|     8  
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk4 [get_nets clk_adj]                 |   50.000 MHz|  281.452 MHz|     2  
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk3 [get_nets sample_clk_c]            |   50.000 MHz|  120.496 MHz|     5  
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk2 [get_nets PIN_speed_hi_c_derived_3]|   50.000 MHz|  200.200 MHz|     3  
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk1 [get_nets PIN_RX_sclk_c]           |   50.000 MHz|  141.163 MHz|     4  
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk0 [get_nets \clock_mode/slow_clk[2]] |   50.000 MHz|  181.455 MHz|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 185.543  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.468  secs
--------------------------------------------------------------
