// Seed: 1686556775
module module_0 (
    output tri   id_0,
    input  uwire id_1
);
  assign id_0 = -1;
  assign id_0 = 1 == 1;
  wire id_3 = id_3;
  assign id_0 = 1;
endmodule
module module_1 (
    input wire  id_0,
    input tri1  id_1,
    input uwire id_2
);
  assign id_4 = id_0.id_4;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  assign id_5 = "";
  assign id_4 = 1;
endmodule
module module_2;
  assign id_1 = {-1'b0, id_1 + id_1};
  uwire id_2;
  assign id_1 = id_2;
  initial $display;
  wire id_3;
  wire id_4;
  wire id_5;
  id_6(
      1, id_7
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_2 modCall_1 ();
endmodule
