//
// File created by:  xrun
// Do not modify this file
//
/users/Cours/ele8304/12/Labs/implement/lab2/implementation/syn_dft/netlist/riscv_core.syn.v
/users/Cours/ele8304/12/Labs/implement/lab2/implementation/atpg/syn/testresults/verilog/FULLSCAN_PARALLEL/VER.FULLSCAN.mainsim.v
