-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
-- Date        : Mon Mar  1 14:11:53 2021
-- Host        : finn_dev_grgov running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_
--               StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1_0_sim_netlist.vhdl
-- Design      : StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__8_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__8_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__8_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__8_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_9_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_9_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_9_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_9_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__8_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__8_n_1\
    );
\ram_reg_0_7_0_0_i_2__117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__8_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__8_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__8_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__8_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__8_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__8_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_130 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_130 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_130;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_130 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__98_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__95_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__98_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__98_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_99_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_99_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_99_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_99_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__98_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__98_n_1\
    );
\ram_reg_0_7_0_0_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__95_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__95_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__98_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__98_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__98_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__98_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_131 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_131 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_131;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_131 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__97_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__94_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__97_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__97_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_98_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_98_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_98_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_98_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__97_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__97_n_1\
    );
\ram_reg_0_7_0_0_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__94_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__94_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__97_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__97_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__97_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__97_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_132 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_132 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_132;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_132 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__96_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__93_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__96_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__96_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_97_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_97_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_97_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_97_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__96_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__96_n_1\
    );
\ram_reg_0_7_0_0_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__93_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__93_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__96_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__96_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__96_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__96_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_133 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_133 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_133;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_133 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__95_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__2_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__95_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__95_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_96_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_96_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_96_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_96_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__95_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__95_n_1\
    );
\ram_reg_0_7_0_0_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_6__2_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_6__2_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__95_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__95_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__95_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__95_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_134 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_134 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_134;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_134 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__94_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__92_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__94_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__94_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_95_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_95_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_95_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_95_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__94_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__94_n_1\
    );
\ram_reg_0_7_0_0_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__92_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__92_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__94_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__94_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__94_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__94_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_135 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_135 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_135;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_135 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__93_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__91_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__93_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__93_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_94_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_94_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_94_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_94_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__93_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__93_n_1\
    );
\ram_reg_0_7_0_0_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__91_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__91_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__93_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__93_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__93_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__93_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_136 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_136 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_136;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_136 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__92_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__90_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__92_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__92_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_93_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_93_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_93_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_93_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__92_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__92_n_1\
    );
\ram_reg_0_7_0_0_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__90_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__90_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__92_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__92_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__92_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__92_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_137 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_137 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_137;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_137 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__91_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__89_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__91_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__91_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_92_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_92_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_92_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_92_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__91_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__91_n_1\
    );
\ram_reg_0_7_0_0_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__89_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__89_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__91_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__91_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__91_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__91_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_138 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_138 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_138;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_138 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__90_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__88_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__90_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__90_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_91_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_91_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_91_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_91_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__90_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__90_n_1\
    );
\ram_reg_0_7_0_0_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__88_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__88_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__90_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__90_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__90_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__90_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_139 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_139 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_139;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_139 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__89_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__87_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__89_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__89_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_90_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_90_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_90_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_90_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__89_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__89_n_1\
    );
\ram_reg_0_7_0_0_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__87_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__87_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__89_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__89_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__89_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__89_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_140 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_140 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_140;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_140 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__7_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__7_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__7_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__7_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_8_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_8_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_8_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_8_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__7_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__7_n_1\
    );
\ram_reg_0_7_0_0_i_2__118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__7_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__7_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__7_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__7_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__7_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__7_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_141 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_141 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_141;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_141 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__88_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__86_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__88_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__88_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_89_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_89_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_89_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_89_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__88_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__88_n_1\
    );
\ram_reg_0_7_0_0_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__86_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__86_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__88_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__88_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__88_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__88_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_142 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_142 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_142;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_142 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__87_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__85_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__87_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__87_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_88_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_88_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_88_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_88_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__87_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__87_n_1\
    );
\ram_reg_0_7_0_0_i_2__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__85_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__85_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__87_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__87_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__87_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__87_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_143 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_143 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_143;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_143 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__86_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__84_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__86_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__86_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_87_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_87_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_87_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_87_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__86_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__86_n_1\
    );
\ram_reg_0_7_0_0_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__84_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__84_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__86_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__86_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__86_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__86_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_144 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_144 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_144;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_144 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__85_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__83_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__85_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__85_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_86_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_86_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_86_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_86_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__85_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__85_n_1\
    );
\ram_reg_0_7_0_0_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__83_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__83_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__85_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__85_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__85_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__85_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_145 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_145 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_145;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_145 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__84_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__82_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__84_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__84_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_85_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_85_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_85_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_85_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__84_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__84_n_1\
    );
\ram_reg_0_7_0_0_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__82_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__82_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__84_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__84_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__84_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__84_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_146 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_146 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_146;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_146 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__83_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__81_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__83_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__83_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_84_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_84_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_84_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_84_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__83_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__83_n_1\
    );
\ram_reg_0_7_0_0_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__81_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__81_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__83_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__83_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__83_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__83_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_147 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_147 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_147;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_147 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__82_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__80_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__82_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__82_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_83_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_83_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_83_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_83_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__82_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__82_n_1\
    );
\ram_reg_0_7_0_0_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__80_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__80_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__82_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__82_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__82_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__82_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_148 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_148 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_148;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_148 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__81_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__79_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__81_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__81_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_82_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_82_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_82_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_82_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__81_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__81_n_1\
    );
\ram_reg_0_7_0_0_i_2__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__79_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__79_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__81_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__81_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__81_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__81_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_149 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_149 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_149;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_149 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__80_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__78_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__80_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__80_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_81_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_81_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_81_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_81_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__80_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__80_n_1\
    );
\ram_reg_0_7_0_0_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__78_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__78_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__80_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__80_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__80_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__80_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_150 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_150 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_150;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_150 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__79_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__77_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__79_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__79_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_80_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_80_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_80_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_80_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__79_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__79_n_1\
    );
\ram_reg_0_7_0_0_i_2__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__77_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__77_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__79_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__79_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__79_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__79_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_151 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_151 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_151;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_151 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__6_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__6_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__6_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__6_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_7_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_7_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_7_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_7_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__6_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__6_n_1\
    );
\ram_reg_0_7_0_0_i_2__119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__6_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__6_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__6_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__6_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__6_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__6_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_152 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_152 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_152;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_152 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__78_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__76_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__78_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__78_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_79_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_79_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_79_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_79_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__78_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__78_n_1\
    );
\ram_reg_0_7_0_0_i_2__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__76_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__76_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__78_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__78_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__78_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__78_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_153 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_153 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_153;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_153 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__77_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__75_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__77_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__77_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_78_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_78_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_78_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_78_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__77_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__77_n_1\
    );
\ram_reg_0_7_0_0_i_2__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__75_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__75_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__77_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__77_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__77_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__77_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_154 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_154 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_154;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_154 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__76_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__74_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__76_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__76_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_77_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_77_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_77_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_77_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__76_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__76_n_1\
    );
\ram_reg_0_7_0_0_i_2__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__74_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__74_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__76_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__76_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__76_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__76_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_155 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_155 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_155;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_155 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__75_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__73_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__75_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__75_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_76_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_76_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_76_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_76_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__75_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__75_n_1\
    );
\ram_reg_0_7_0_0_i_2__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__73_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__73_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__75_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__75_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__75_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__75_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_156 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_156 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_156;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_156 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__74_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__72_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__74_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__74_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_75_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_75_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_75_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_75_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__74_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__74_n_1\
    );
\ram_reg_0_7_0_0_i_2__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__72_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__72_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__74_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__74_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__74_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__74_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_157 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_157 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_157;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_157 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__73_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__71_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__73_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__73_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_74_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_74_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_74_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_74_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__73_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__73_n_1\
    );
\ram_reg_0_7_0_0_i_2__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__71_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__71_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__73_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__73_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__73_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__73_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_158 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_158 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_158;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_158 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__72_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__70_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__72_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__72_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_73_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_73_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_73_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_73_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__72_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__72_n_1\
    );
\ram_reg_0_7_0_0_i_2__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__70_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__70_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__72_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__72_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__72_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__72_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_159 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_159 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_159;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_159 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__71_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__69_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__71_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__71_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_72_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_72_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_72_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_72_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__71_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__71_n_1\
    );
\ram_reg_0_7_0_0_i_2__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__69_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__69_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__71_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__71_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__71_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__71_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_160 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_160 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_160;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_160 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__70_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__68_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__70_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__70_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_71_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_71_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_71_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_71_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__70_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__70_n_1\
    );
\ram_reg_0_7_0_0_i_2__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__68_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__68_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__70_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__70_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__70_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__70_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_161 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_161 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_161;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_161 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__69_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__67_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__69_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__69_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_70_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_70_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_70_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_70_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__69_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__69_n_1\
    );
\ram_reg_0_7_0_0_i_2__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__67_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__67_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__69_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__69_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__69_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__69_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_162 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_162 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_162;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_162 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__5_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__5_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__5_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_6_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_6_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_6_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_6_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__5_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__5_n_1\
    );
\ram_reg_0_7_0_0_i_2__120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__5_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__5_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__5_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__5_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__5_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__5_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_163 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_163 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_163;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_163 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__68_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__66_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__68_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__68_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_69_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_69_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_69_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_69_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__68_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__68_n_1\
    );
\ram_reg_0_7_0_0_i_2__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__66_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__66_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__68_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__68_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__68_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__68_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_164 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_164 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_164;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_164 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__67_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__65_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__67_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__67_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_68_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_68_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_68_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_68_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__67_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__67_n_1\
    );
\ram_reg_0_7_0_0_i_2__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__65_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__65_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__67_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__67_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__67_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__67_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_165 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_165 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_165;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_165 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__66_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__64_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__66_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__66_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_67_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_67_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_67_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_67_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__66_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__66_n_1\
    );
\ram_reg_0_7_0_0_i_2__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__64_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__64_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__66_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__66_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__66_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__66_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_166 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_166 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_166;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_166 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__65_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__63_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__65_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__65_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_66_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_66_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_66_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_66_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__65_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__65_n_1\
    );
\ram_reg_0_7_0_0_i_2__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__63_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__63_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__65_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__65_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__65_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__65_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_167 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_167 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_167;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_167 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__64_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__62_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__64_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__64_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_65_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_65_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_65_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_65_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__64_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__64_n_1\
    );
\ram_reg_0_7_0_0_i_2__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__62_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__62_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__64_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__64_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__64_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__64_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_168 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    outpix_0_reg_4623 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_0_V_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_168 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_168;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_168 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_fsm_reg[6]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__63_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__63_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__63_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_64_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_64_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_64_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_64_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \ap_CS_fsm_reg[6]\ <= \^ap_cs_fsm_reg[6]\;
  \ap_CS_fsm_reg[6]_0\ <= \^ap_cs_fsm_reg[6]_0\;
  \ap_CS_fsm_reg[6]_1\ <= \^ap_cs_fsm_reg[6]_1\;
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[6]\,
      A1 => \^ap_cs_fsm_reg[6]_1\,
      A2 => \^ap_cs_fsm_reg[6]_0\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__63_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[3]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__63_n_1\
    );
\ram_reg_0_7_0_0_i_2__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_6__1_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDD8808"
    )
        port map (
      I0 => \q0_reg[3]_0\(1),
      I1 => outpix_0_reg_4623(0),
      I2 => outpix_0_reg_4623(2),
      I3 => outpix_0_reg_4623(1),
      I4 => buf_0_V_address0(0),
      O => \^ap_cs_fsm_reg[6]\
    );
\ram_reg_0_7_0_0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5AA00"
    )
        port map (
      I0 => \q0_reg[3]_0\(1),
      I1 => outpix_0_reg_4623(0),
      I2 => outpix_0_reg_4623(2),
      I3 => outpix_0_reg_4623(1),
      I4 => buf_0_V_address0(1),
      O => \^ap_cs_fsm_reg[6]_1\
    );
\ram_reg_0_7_0_0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F5A020"
    )
        port map (
      I0 => \q0_reg[3]_0\(1),
      I1 => outpix_0_reg_4623(0),
      I2 => outpix_0_reg_4623(2),
      I3 => outpix_0_reg_4623(1),
      I4 => buf_0_V_address0(2),
      O => \^ap_cs_fsm_reg[6]_0\
    );
\ram_reg_0_7_0_0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_6__1_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[6]\,
      A1 => \^ap_cs_fsm_reg[6]_1\,
      A2 => \^ap_cs_fsm_reg[6]_0\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__63_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[3]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__63_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[6]\,
      A1 => \^ap_cs_fsm_reg[6]_1\,
      A2 => \^ap_cs_fsm_reg[6]_0\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__63_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[3]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__63_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[6]\,
      A1 => \^ap_cs_fsm_reg[6]_1\,
      A2 => \^ap_cs_fsm_reg[6]_0\,
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_1\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_169 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_169 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_169;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_169 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__62_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__61_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__62_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__62_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_63_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_63_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_63_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_63_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__62_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__62_n_1\
    );
\ram_reg_0_7_0_0_i_2__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__61_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__61_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__62_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__62_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__62_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__62_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_170 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_170 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_170;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_170 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__61_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__60_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__61_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__61_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_62_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_62_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_62_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_62_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__61_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__61_n_1\
    );
\ram_reg_0_7_0_0_i_2__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__60_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__60_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__61_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__61_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__61_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__61_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_171 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_171 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_171;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_171 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__60_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__59_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__60_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__60_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_61_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_61_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_61_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_61_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__60_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__60_n_1\
    );
\ram_reg_0_7_0_0_i_2__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__59_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__59_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__60_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__60_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__60_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__60_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_172 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_172 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_172;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_172 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__59_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__58_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__59_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__59_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_60_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_60_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_60_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_60_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__59_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__59_n_1\
    );
\ram_reg_0_7_0_0_i_2__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__58_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__58_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__59_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__59_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__59_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__59_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_173 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_173 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_173;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_173 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__4_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__4_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__4_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_5_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_5_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_5_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_5_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__4_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__4_n_1\
    );
\ram_reg_0_7_0_0_i_2__121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__4_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__4_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__4_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__4_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__4_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__4_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_174 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_174 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_174;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_174 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__58_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__57_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__58_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__58_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_59_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_59_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_59_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_59_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__58_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__58_n_1\
    );
\ram_reg_0_7_0_0_i_2__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__57_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__57_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__58_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__58_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__58_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__58_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_175 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_175 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_175;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_175 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__57_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__56_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__57_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__57_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_58_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_58_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_58_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_58_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__57_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__57_n_1\
    );
\ram_reg_0_7_0_0_i_2__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__56_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__56_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__57_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__57_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__57_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__57_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_176 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_176 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_176;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_176 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__56_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__55_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__56_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__56_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_57_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_57_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_57_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_57_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__56_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__56_n_1\
    );
\ram_reg_0_7_0_0_i_2__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__55_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__55_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__56_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__56_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__56_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__56_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_177 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_177 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_177;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_177 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__55_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__54_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__55_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__55_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_56_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_56_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_56_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_56_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__55_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__55_n_1\
    );
\ram_reg_0_7_0_0_i_2__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__54_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__54_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__55_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__55_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__55_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__55_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_178 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_178 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_178;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_178 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__54_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__53_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__54_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__54_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_55_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_55_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_55_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_55_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__54_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__54_n_1\
    );
\ram_reg_0_7_0_0_i_2__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__53_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__53_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__54_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__54_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__54_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__54_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_179 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_179 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_179;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_179 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__53_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__52_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__53_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__53_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_54_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_54_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_54_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_54_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__53_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__53_n_1\
    );
\ram_reg_0_7_0_0_i_2__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__52_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__52_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__53_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__53_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__53_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__53_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_180 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_180 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_180;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_180 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__52_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__51_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__52_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__52_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_53_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_53_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_53_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_53_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__52_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__52_n_1\
    );
\ram_reg_0_7_0_0_i_2__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__51_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__51_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__52_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__52_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__52_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__52_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_181 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_181 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_181;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_181 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__51_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__50_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__51_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__51_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_52_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_52_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_52_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_52_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__51_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__51_n_1\
    );
\ram_reg_0_7_0_0_i_2__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__50_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__50_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__51_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__51_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__51_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__51_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_182 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_182 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_182;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_182 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__50_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__49_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__50_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__50_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_51_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_51_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_51_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_51_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__50_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__50_n_1\
    );
\ram_reg_0_7_0_0_i_2__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__49_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__49_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__50_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__50_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__50_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__50_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_183 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_183 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_183;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_183 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__49_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__48_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__49_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__49_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_50_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_50_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_50_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_50_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__49_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__49_n_1\
    );
\ram_reg_0_7_0_0_i_2__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__48_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__48_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__49_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__49_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__49_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__49_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_184 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_184 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_184;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_184 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__3_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__3_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__3_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_4_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_4_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_4_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_4_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__3_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__3_n_1\
    );
\ram_reg_0_7_0_0_i_2__122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__3_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__3_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__3_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__3_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__3_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__3_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_185 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_185 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_185;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_185 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__48_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__47_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__48_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__48_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_49_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_49_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_49_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_49_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__48_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__48_n_1\
    );
\ram_reg_0_7_0_0_i_2__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__47_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__47_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__48_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__48_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__48_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__48_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_186 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_186 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_186;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_186 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__47_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__46_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__47_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__47_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_48_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_48_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_48_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_48_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__47_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__47_n_1\
    );
\ram_reg_0_7_0_0_i_2__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__46_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__46_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__47_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__47_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__47_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__47_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_187 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_187 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_187;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_187 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__46_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__45_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__46_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__46_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_47_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_47_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_47_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_47_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__46_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__46_n_1\
    );
\ram_reg_0_7_0_0_i_2__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__45_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__45_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__46_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__46_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__46_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__46_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_188 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_188 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_188;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_188 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__45_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__44_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__45_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__45_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_46_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_46_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_46_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_46_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__45_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__45_n_1\
    );
\ram_reg_0_7_0_0_i_2__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__44_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__44_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__45_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__45_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__45_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__45_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_189 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_189 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_189;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_189 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__44_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__43_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__44_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__44_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_45_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_45_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_45_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_45_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__44_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__44_n_1\
    );
\ram_reg_0_7_0_0_i_2__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__43_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__43_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__44_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__44_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__44_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__44_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_190 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_190 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_190;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_190 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__43_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__42_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__43_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__43_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_44_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_44_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_44_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_44_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__43_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__43_n_1\
    );
\ram_reg_0_7_0_0_i_2__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__42_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__42_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__43_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__43_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__43_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__43_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_191 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_191 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_191;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_191 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__42_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__41_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__42_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__42_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_43_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_43_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_43_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_43_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__42_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__42_n_1\
    );
\ram_reg_0_7_0_0_i_2__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__41_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__41_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__42_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__42_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__42_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__42_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_192 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_192 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_192;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_192 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__41_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__40_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__41_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__41_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_42_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_42_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_42_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_42_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__41_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__41_n_1\
    );
\ram_reg_0_7_0_0_i_2__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__40_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__40_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__41_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__41_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__41_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__41_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_193 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_193 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_193;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_193 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__40_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__39_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__40_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__40_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_41_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_41_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_41_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_41_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__40_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__40_n_1\
    );
\ram_reg_0_7_0_0_i_2__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__39_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__39_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__40_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__40_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__40_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__40_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_194 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_194 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_194;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_194 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__39_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__38_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__39_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__39_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_40_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_40_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_40_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_40_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__39_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__39_n_1\
    );
\ram_reg_0_7_0_0_i_2__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__38_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__38_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__39_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__39_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__39_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__39_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_195 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_195 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_195;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_195 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__2_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__2_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__2_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_3_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_3_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_3_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_3_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__2_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__2_n_1\
    );
\ram_reg_0_7_0_0_i_2__123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__2_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__2_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__2_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__2_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__2_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__2_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_196 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_196 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_196;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_196 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__38_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__37_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__38_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__38_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_39_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_39_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_39_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_39_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__38_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__38_n_1\
    );
\ram_reg_0_7_0_0_i_2__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__37_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__37_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__38_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__38_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__38_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__38_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_197 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_197 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_197;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_197 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__37_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__36_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__37_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__37_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_38_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_38_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_38_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_38_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__37_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__37_n_1\
    );
\ram_reg_0_7_0_0_i_2__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__36_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__36_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__37_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__37_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__37_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__37_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_198 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_198 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_198;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_198 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__36_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__35_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__36_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__36_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_37_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_37_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_37_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_37_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__36_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__36_n_1\
    );
\ram_reg_0_7_0_0_i_2__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__35_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__35_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__36_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__36_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__36_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__36_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_199 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_199 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_199;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_199 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__35_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__34_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__35_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__35_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_36_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_36_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_36_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_36_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__35_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__35_n_1\
    );
\ram_reg_0_7_0_0_i_2__90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__34_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__34_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__35_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__35_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__35_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__35_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_200 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_200 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_200;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_200 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__34_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__33_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__34_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__34_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_35_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_35_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_35_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_35_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__34_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__34_n_1\
    );
\ram_reg_0_7_0_0_i_2__91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__33_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__33_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__34_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__34_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__34_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__34_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_201 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_201 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_201;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_201 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__33_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__32_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__33_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__33_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_34_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_34_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_34_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_34_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__33_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__33_n_1\
    );
\ram_reg_0_7_0_0_i_2__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__32_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__32_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__33_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__33_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__33_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__33_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_202 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_202 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_202;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_202 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__32_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__31_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__32_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__32_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_33_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_33_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_33_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_33_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__32_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__32_n_1\
    );
\ram_reg_0_7_0_0_i_2__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__31_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__31_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__32_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__32_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__32_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__32_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_203 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    outpix_0_reg_4623 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_0_V_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_203 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_203;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_203 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_fsm_reg[6]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__31_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__31_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__31_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_32_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_32_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_32_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_32_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \ap_CS_fsm_reg[6]\ <= \^ap_cs_fsm_reg[6]\;
  \ap_CS_fsm_reg[6]_0\ <= \^ap_cs_fsm_reg[6]_0\;
  \ap_CS_fsm_reg[6]_1\ <= \^ap_cs_fsm_reg[6]_1\;
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[6]\,
      A1 => \^ap_cs_fsm_reg[6]_1\,
      A2 => \^ap_cs_fsm_reg[6]_0\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__31_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[3]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__31_n_1\
    );
\ram_reg_0_7_0_0_i_2__94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_6__0_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDD8808"
    )
        port map (
      I0 => \q0_reg[3]_0\(1),
      I1 => outpix_0_reg_4623(0),
      I2 => outpix_0_reg_4623(2),
      I3 => outpix_0_reg_4623(1),
      I4 => buf_0_V_address0(0),
      O => \^ap_cs_fsm_reg[6]\
    );
\ram_reg_0_7_0_0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5AA00"
    )
        port map (
      I0 => \q0_reg[3]_0\(1),
      I1 => outpix_0_reg_4623(0),
      I2 => outpix_0_reg_4623(2),
      I3 => outpix_0_reg_4623(1),
      I4 => buf_0_V_address0(1),
      O => \^ap_cs_fsm_reg[6]_1\
    );
\ram_reg_0_7_0_0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F5A020"
    )
        port map (
      I0 => \q0_reg[3]_0\(1),
      I1 => outpix_0_reg_4623(0),
      I2 => outpix_0_reg_4623(2),
      I3 => outpix_0_reg_4623(1),
      I4 => buf_0_V_address0(2),
      O => \^ap_cs_fsm_reg[6]_0\
    );
\ram_reg_0_7_0_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_6__0_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[6]\,
      A1 => \^ap_cs_fsm_reg[6]_1\,
      A2 => \^ap_cs_fsm_reg[6]_0\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__31_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[3]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__31_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[6]\,
      A1 => \^ap_cs_fsm_reg[6]_1\,
      A2 => \^ap_cs_fsm_reg[6]_0\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__31_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[3]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__31_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[6]\,
      A1 => \^ap_cs_fsm_reg[6]_1\,
      A2 => \^ap_cs_fsm_reg[6]_0\,
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_1\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_204 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_204 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_204;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_204 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__30_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__30_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__30_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__30_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_31_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_31_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_31_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_31_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__30_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__30_n_1\
    );
\ram_reg_0_7_0_0_i_2__95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__30_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__30_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__30_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__30_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__30_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__30_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_205 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_205 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_205;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_205 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__29_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__29_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__29_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__29_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_30_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_30_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_30_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_30_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__29_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__29_n_1\
    );
\ram_reg_0_7_0_0_i_2__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__29_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__29_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__29_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__29_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__29_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__29_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_206 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_206 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_206;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_206 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__1_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__1_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__1_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_2_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_2_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_2_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_2_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__1_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__1_n_1\
    );
\ram_reg_0_7_0_0_i_2__124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__1_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__1_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__1_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__1_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__1_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__1_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_207 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_207 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_207;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_207 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__28_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__28_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__28_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__28_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_29_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_29_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_29_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_29_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__28_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__28_n_1\
    );
\ram_reg_0_7_0_0_i_2__97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__28_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__28_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__28_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__28_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__28_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__28_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_208 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_208 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_208;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_208 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__27_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__27_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__27_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__27_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_28_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_28_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_28_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_28_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__27_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__27_n_1\
    );
\ram_reg_0_7_0_0_i_2__98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__27_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__27_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__27_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__27_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__27_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__27_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_209 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_209 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_209;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_209 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__26_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__26_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__26_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__26_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_27_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_27_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_27_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_27_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__26_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__26_n_1\
    );
\ram_reg_0_7_0_0_i_2__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__26_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__26_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__26_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__26_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__26_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__26_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_210 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_210 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_210;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_210 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__25_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__25_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__25_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__25_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_26_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_26_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_26_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_26_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__25_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__25_n_1\
    );
\ram_reg_0_7_0_0_i_2__100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__25_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__25_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__25_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__25_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__25_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__25_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_211 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_211 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_211;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_211 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__24_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__24_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__24_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__24_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_25_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_25_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_25_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_25_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__24_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__24_n_1\
    );
\ram_reg_0_7_0_0_i_2__101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__24_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__24_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__24_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__24_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__24_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__24_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_212 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_212 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_212;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_212 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__23_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__23_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__23_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__23_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_24_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_24_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_24_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_24_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__23_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__23_n_1\
    );
\ram_reg_0_7_0_0_i_2__102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__23_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__23_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__23_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__23_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__23_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__23_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_213 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_213 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_213;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_213 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__22_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__22_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__22_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__22_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_23_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_23_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_23_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_23_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__22_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__22_n_1\
    );
\ram_reg_0_7_0_0_i_2__103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__22_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__22_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__22_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__22_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__22_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__22_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_214 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_214 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_214;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_214 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__21_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__21_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__21_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__21_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_22_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_22_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_22_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_22_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__21_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__21_n_1\
    );
\ram_reg_0_7_0_0_i_2__104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__21_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__21_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__21_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__21_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__21_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__21_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_215 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_215 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_215;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_215 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__20_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__20_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__20_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__20_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_21_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_21_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_21_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_21_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__20_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__20_n_1\
    );
\ram_reg_0_7_0_0_i_2__105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__20_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__20_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__20_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__20_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__20_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__20_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_216 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_216 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_216;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_216 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__19_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__19_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__19_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__19_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_20_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_20_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_20_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_20_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__19_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__19_n_1\
    );
\ram_reg_0_7_0_0_i_2__106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__19_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__19_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__19_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__19_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__19_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__19_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_217 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_217 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_217;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_217 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__0_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__0_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__0_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_1_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_1_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_1_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_1_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__0_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__0_n_1\
    );
\ram_reg_0_7_0_0_i_2__125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__0_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__0_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__0_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__0_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__0_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__0_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_218 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_218 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_218;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_218 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__18_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__18_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__18_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__18_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_19_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_19_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_19_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_19_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__18_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__18_n_1\
    );
\ram_reg_0_7_0_0_i_2__107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__18_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__18_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__18_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__18_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__18_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__18_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_219 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_219 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_219;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_219 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__17_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__17_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__17_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__17_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_18_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_18_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_18_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_18_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__17_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__17_n_1\
    );
\ram_reg_0_7_0_0_i_2__108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__17_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__17_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__17_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__17_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__17_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__17_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_220 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_220 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_220;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_220 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__16_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__16_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__16_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__16_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_17_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_17_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_17_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_17_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__16_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__16_n_1\
    );
\ram_reg_0_7_0_0_i_2__109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__16_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__16_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__16_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__16_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__16_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__16_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_221 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_221 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_221;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_221 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__15_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__15_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__15_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__15_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_16_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_16_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_16_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_16_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__15_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__15_n_1\
    );
\ram_reg_0_7_0_0_i_2__110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__15_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__15_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__15_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__15_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__15_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__15_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_222 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_222 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_222;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_222 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__14_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__14_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__14_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__14_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_15_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_15_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_15_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_15_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__14_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__14_n_1\
    );
\ram_reg_0_7_0_0_i_2__111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__14_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__14_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__14_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__14_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__14_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__14_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_223 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_223 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_223;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_223 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__13_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__13_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__13_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__13_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_14_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_14_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_14_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_14_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__13_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__13_n_1\
    );
\ram_reg_0_7_0_0_i_2__112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__13_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__13_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__13_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__13_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__13_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__13_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_224 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_224 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_224;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_224 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__12_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__12_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__12_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__12_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_13_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_13_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_13_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_13_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__12_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__12_n_1\
    );
\ram_reg_0_7_0_0_i_2__113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__12_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__12_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__12_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__12_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__12_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__12_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_225 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_225 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_225;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_225 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__11_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__11_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__11_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__11_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_12_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_12_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_12_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_12_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__11_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__11_n_1\
    );
\ram_reg_0_7_0_0_i_2__114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__11_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__11_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__11_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__11_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__11_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__11_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_226 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    addr0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    outpix_0_reg_4623 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_0_V_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_226 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_226;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_226 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^addr0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__126_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__123_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__126_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__126_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_127_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_127_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_127_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_127_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  addr0(2 downto 0) <= \^addr0\(2 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr0\(0),
      A1 => \^addr0\(1),
      A2 => \^addr0\(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__126_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[0]_2\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__126_n_1\
    );
ram_reg_0_7_0_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__123_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
ram_reg_0_7_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDD8808"
    )
        port map (
      I0 => \q0_reg[0]_2\(1),
      I1 => outpix_0_reg_4623(0),
      I2 => outpix_0_reg_4623(2),
      I3 => outpix_0_reg_4623(1),
      I4 => buf_0_V_address0(0),
      O => \^addr0\(0)
    );
\ram_reg_0_7_0_0_i_3__123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__123_n_1\
    );
ram_reg_0_7_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5AA00"
    )
        port map (
      I0 => \q0_reg[0]_2\(1),
      I1 => outpix_0_reg_4623(0),
      I2 => outpix_0_reg_4623(2),
      I3 => outpix_0_reg_4623(1),
      I4 => buf_0_V_address0(1),
      O => \^addr0\(1)
    );
ram_reg_0_7_0_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F5A020"
    )
        port map (
      I0 => \q0_reg[0]_2\(1),
      I1 => outpix_0_reg_4623(0),
      I2 => outpix_0_reg_4623(2),
      I3 => outpix_0_reg_4623(1),
      I4 => buf_0_V_address0(2),
      O => \^addr0\(2)
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr0\(0),
      A1 => \^addr0\(1),
      A2 => \^addr0\(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__126_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[0]_2\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__126_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr0\(0),
      A1 => \^addr0\(1),
      A2 => \^addr0\(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__126_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[0]_2\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__126_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr0\(0),
      A1 => \^addr0\(1),
      A2 => \^addr0\(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_227 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_227 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_227;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_227 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__125_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__122_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__125_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__125_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_126_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_126_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_126_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_126_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__125_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__125_n_1\
    );
\ram_reg_0_7_0_0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__122_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__122_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__125_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__125_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__125_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__125_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_228 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_228 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_228;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_228 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__124_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__121_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__124_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__124_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_125_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_125_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_125_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_125_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__124_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__124_n_1\
    );
\ram_reg_0_7_0_0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__121_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__121_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__124_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__124_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__124_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__124_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_229 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_229 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_229;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_229 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__123_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__120_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__123_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__123_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_124_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_124_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_124_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_124_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__123_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__123_n_1\
    );
\ram_reg_0_7_0_0_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__120_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__120_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__123_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__123_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__123_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__123_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_230 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_230 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_230;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_230 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__122_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__119_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__122_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__122_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_123_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_123_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_123_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_123_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__122_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__122_n_1\
    );
\ram_reg_0_7_0_0_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__119_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__119_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__122_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__122_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__122_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__122_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_231 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_231 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_231;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_231 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__121_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__118_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__121_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__121_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_122_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_122_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_122_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_122_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__121_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__121_n_1\
    );
\ram_reg_0_7_0_0_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__118_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__118_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__121_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__121_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__121_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__121_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_232 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_232 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_232;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_232 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__120_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__117_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__120_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__120_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_121_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_121_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_121_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_121_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__120_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__120_n_1\
    );
\ram_reg_0_7_0_0_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__117_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__117_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__120_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__120_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__120_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__120_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_233 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_233 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_233;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_233 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__119_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__116_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__119_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__119_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_120_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_120_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_120_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_120_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__119_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__119_n_1\
    );
\ram_reg_0_7_0_0_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__116_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__116_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__119_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__119_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__119_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__119_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_234 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_234 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_234;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_234 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__10_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__10_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__10_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__10_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_11_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_11_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_11_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_11_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__10_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__10_n_1\
    );
\ram_reg_0_7_0_0_i_2__115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__10_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__10_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__10_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__10_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__10_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__10_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_235 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_235 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_235;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_235 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__118_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__115_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__118_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__118_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_119_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_119_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_119_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_119_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__118_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__118_n_1\
    );
\ram_reg_0_7_0_0_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__115_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__115_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__118_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__118_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__118_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__118_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_236 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_236 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_236;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_236 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__117_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__114_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__117_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__117_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_118_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_118_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_118_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_118_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__117_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__117_n_1\
    );
\ram_reg_0_7_0_0_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__114_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__114_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__117_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__117_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__117_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__117_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_237 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_237 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_237;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_237 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__116_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__113_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__116_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__116_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_117_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_117_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_117_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_117_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__116_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__116_n_1\
    );
\ram_reg_0_7_0_0_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__113_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__113_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__116_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__116_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__116_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__116_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_238 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_238 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_238;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_238 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__115_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__112_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__115_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__115_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_116_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_116_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_116_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_116_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__115_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__115_n_1\
    );
\ram_reg_0_7_0_0_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__112_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__112_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__115_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__115_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__115_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__115_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_239 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_239 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_239;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_239 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__114_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__111_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__114_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__114_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_115_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_115_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_115_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_115_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__114_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__114_n_1\
    );
\ram_reg_0_7_0_0_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__111_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__111_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__114_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__114_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__114_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__114_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_240 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_240 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_240;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_240 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__113_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__110_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__113_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__113_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_114_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_114_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_114_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_114_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__113_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__113_n_1\
    );
\ram_reg_0_7_0_0_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__110_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__110_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__113_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__113_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__113_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__113_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_241 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_241 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_241;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_241 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__112_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__109_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__112_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__112_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_113_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_113_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_113_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_113_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__112_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__112_n_1\
    );
\ram_reg_0_7_0_0_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__109_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__109_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__112_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__112_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__112_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__112_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_242 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_242 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_242;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_242 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__111_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__108_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__111_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__111_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_112_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_112_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_112_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_112_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__111_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__111_n_1\
    );
\ram_reg_0_7_0_0_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__108_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__108_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__111_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__111_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__111_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__111_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_243 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_243 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_243;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_243 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__110_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__107_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__110_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__110_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_111_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_111_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_111_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_111_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__110_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__110_n_1\
    );
\ram_reg_0_7_0_0_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__107_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__107_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__110_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__110_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__110_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__110_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_244 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_244 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_244;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_244 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__109_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__106_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__109_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__109_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_110_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_110_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_110_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_110_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__109_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__109_n_1\
    );
\ram_reg_0_7_0_0_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__106_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__106_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__109_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__109_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__109_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__109_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_245 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_245 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_245;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_245 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__9_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__9_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__9_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__9_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_10_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_10_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_10_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_10_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__9_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__9_n_1\
    );
\ram_reg_0_7_0_0_i_2__116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__9_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__9_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__9_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__9_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__9_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__9_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_246 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_246 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_246;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_246 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__108_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__105_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__108_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__108_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_109_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_109_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_109_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_109_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__108_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__108_n_1\
    );
\ram_reg_0_7_0_0_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__105_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__105_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__108_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__108_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__108_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__108_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_247 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_247 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_247;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_247 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__107_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__104_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__107_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__107_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_108_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_108_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_108_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_108_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__107_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__107_n_1\
    );
\ram_reg_0_7_0_0_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__104_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__104_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__107_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__107_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__107_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__107_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_248 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_248 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_248;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_248 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__106_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__103_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__106_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__106_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_107_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_107_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_107_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_107_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__106_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__106_n_1\
    );
\ram_reg_0_7_0_0_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__103_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__103_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__106_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__106_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__106_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__106_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_249 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_249 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_249;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_249 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__105_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__102_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__105_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__105_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_106_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_106_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_106_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_106_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__105_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__105_n_1\
    );
\ram_reg_0_7_0_0_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__102_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__102_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__105_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__105_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__105_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__105_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_250 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_250 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_250;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_250 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__104_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__101_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__104_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__104_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_105_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_105_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_105_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_105_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__104_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__104_n_1\
    );
\ram_reg_0_7_0_0_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__101_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__101_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__104_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__104_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__104_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__104_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_251 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_251 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_251;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_251 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__103_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__100_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__103_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__103_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_104_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_104_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_104_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_104_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__103_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__103_n_1\
    );
\ram_reg_0_7_0_0_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__100_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__100_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__103_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__103_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__103_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__103_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_252 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_252 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_252;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_252 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__102_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__99_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__102_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__102_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_103_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_103_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_103_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_103_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__102_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__102_n_1\
    );
\ram_reg_0_7_0_0_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__99_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__99_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__102_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__102_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__102_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__102_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_253 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_253 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_253;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_253 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__101_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__98_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__101_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__101_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_102_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_102_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_102_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_102_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__101_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__101_n_1\
    );
\ram_reg_0_7_0_0_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__98_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__98_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__101_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__101_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__101_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__101_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_254 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_254 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_254;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_254 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__100_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__97_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__100_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__100_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_101_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_101_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_101_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_101_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__100_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__100_n_1\
    );
\ram_reg_0_7_0_0_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__97_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__97_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__100_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__100_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__100_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__100_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_255 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_255 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_255;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_255 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__99_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__96_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__99_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__99_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_100_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_100_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_100_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_100_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__99_n_1\,
      O => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__99_n_1\
    );
\ram_reg_0_7_0_0_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \ram_reg_0_7_0_0_i_3__96_n_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => \ram_reg_0_7_0_0_i_3__96_n_1\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__99_n_1\,
      O => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(1),
      O => \ram_reg_0_7_1_1_i_1__99_n_1\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__99_n_1\,
      O => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => Q(2),
      O => \ram_reg_0_7_2_2_i_1__99_n_1\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => '0',
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_256 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    buf_0_V_ce0 : out STD_LOGIC;
    buf_0_V_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \xp_0_reg_4600_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \indvar_flatten_reg_4588_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_2\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    outpix_0_reg_4623 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_7_0_0_i_8_0 : in STD_LOGIC;
    ram_reg_0_7_0_0_i_8_1 : in STD_LOGIC;
    ram_reg_0_7_0_0_i_8_2 : in STD_LOGIC;
    ram_reg_0_7_0_0_i_5 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_0_V_addr_2_reg_7627_reg[0]\ : in STD_LOGIC;
    \buf_0_V_addr_2_reg_7627_reg[0]_0\ : in STD_LOGIC;
    \buf_0_V_addr_2_reg_7627_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln154_reg_7611_reg[0]\ : in STD_LOGIC;
    \icmp_ln154_reg_7611_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_256 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_256;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_256 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_fsm_reg[4]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]_2\ : STD_LOGIC;
  signal \^buf_0_v_address0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^buf_0_v_ce0\ : STD_LOGIC;
  signal d0_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal icmp_ln145_fu_4634_p2 : STD_LOGIC;
  signal \^indvar_flatten_reg_4588_reg[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q0[3]_i_2_n_1\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_1 : STD_LOGIC;
  signal \^xp_0_reg_4600_reg[0]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buf_0_V_addr_2_reg_7627[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \buf_0_V_addr_2_reg_7627[1]_i_1\ : label is "soft_lutpair0";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 20;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "buf_0_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 4;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "buf_0_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 4;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "buf_0_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 4;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 20;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "buf_0_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 4;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \ap_CS_fsm_reg[4]\ <= \^ap_cs_fsm_reg[4]\;
  \ap_CS_fsm_reg[6]\ <= \^ap_cs_fsm_reg[6]\;
  \ap_CS_fsm_reg[6]_0\ <= \^ap_cs_fsm_reg[6]_0\;
  \ap_CS_fsm_reg[6]_1\ <= \^ap_cs_fsm_reg[6]_1\;
  \ap_CS_fsm_reg[6]_2\ <= \^ap_cs_fsm_reg[6]_2\;
  buf_0_V_address0(2 downto 0) <= \^buf_0_v_address0\(2 downto 0);
  buf_0_V_ce0 <= \^buf_0_v_ce0\;
  \indvar_flatten_reg_4588_reg[0]\ <= \^indvar_flatten_reg_4588_reg[0]\;
  \xp_0_reg_4600_reg[0]\(2 downto 0) <= \^xp_0_reg_4600_reg[0]\(2 downto 0);
\buf_0_V_addr_2_reg_7627[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D02"
    )
        port map (
      I0 => \buf_0_V_addr_2_reg_7627_reg[0]_0\,
      I1 => \buf_0_V_addr_2_reg_7627_reg[0]\,
      I2 => \^indvar_flatten_reg_4588_reg[0]\,
      I3 => \buf_0_V_addr_2_reg_7627_reg[2]\(0),
      O => \^xp_0_reg_4600_reg[0]\(0)
    );
\buf_0_V_addr_2_reg_7627[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0040"
    )
        port map (
      I0 => \buf_0_V_addr_2_reg_7627_reg[0]\,
      I1 => \buf_0_V_addr_2_reg_7627_reg[0]_0\,
      I2 => \buf_0_V_addr_2_reg_7627_reg[2]\(0),
      I3 => \^indvar_flatten_reg_4588_reg[0]\,
      I4 => \buf_0_V_addr_2_reg_7627_reg[2]\(1),
      O => \^xp_0_reg_4600_reg[0]\(1)
    );
\buf_0_V_addr_2_reg_7627[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000800"
    )
        port map (
      I0 => \buf_0_V_addr_2_reg_7627_reg[2]\(0),
      I1 => \buf_0_V_addr_2_reg_7627_reg[0]_0\,
      I2 => \buf_0_V_addr_2_reg_7627_reg[0]\,
      I3 => \buf_0_V_addr_2_reg_7627_reg[2]\(1),
      I4 => \^indvar_flatten_reg_4588_reg[0]\,
      I5 => \buf_0_V_addr_2_reg_7627_reg[2]\(2),
      O => \^xp_0_reg_4600_reg[0]\(2)
    );
\icmp_ln154_reg_7611[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \icmp_ln154_reg_7611_reg[0]\,
      I1 => \icmp_ln154_reg_7611_reg[0]_0\(0),
      I2 => \icmp_ln154_reg_7611_reg[0]_0\(1),
      I3 => \icmp_ln154_reg_7611_reg[0]_0\(3),
      I4 => \icmp_ln154_reg_7611_reg[0]_0\(2),
      O => \^indvar_flatten_reg_4588_reg[0]\
    );
\q0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => Q(4),
      I1 => \q0_reg[3]_0\(2),
      I2 => \q0_reg[3]_0\(1),
      I3 => \q0_reg[3]_0\(0),
      I4 => \q0[3]_i_2_n_1\,
      O => \^buf_0_v_ce0\
    );
\q0[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \q0_reg[3]_0\(3),
      I1 => outpix_0_reg_4623(0),
      I2 => outpix_0_reg_4623(2),
      I3 => outpix_0_reg_4623(1),
      O => \q0[3]_i_2_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buf_0_v_ce0\,
      D => q00(0),
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buf_0_v_ce0\,
      D => q00(1),
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buf_0_v_ce0\,
      D => q00(2),
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buf_0_v_ce0\,
      D => q00(3),
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[6]_0\,
      A1 => \^ap_cs_fsm_reg[6]_2\,
      A2 => \^ap_cs_fsm_reg[6]_1\,
      A3 => '0',
      A4 => '0',
      D => d0_1(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_0_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[3]_0\(2),
      I1 => Q(0),
      O => d0_1(0)
    );
ram_reg_0_7_0_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
        port map (
      I0 => ram_reg_0_7_0_0_i_8_2,
      I1 => ram_reg_0_7_0_0_i_5(1),
      I2 => \^xp_0_reg_4600_reg[0]\(1),
      I3 => \q0_reg[3]_0\(1),
      I4 => \q0_reg[3]_0\(2),
      O => \^buf_0_v_address0\(1)
    );
ram_reg_0_7_0_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
        port map (
      I0 => ram_reg_0_7_0_0_i_8_1,
      I1 => ram_reg_0_7_0_0_i_5(2),
      I2 => \^xp_0_reg_4600_reg[0]\(2),
      I3 => \q0_reg[3]_0\(1),
      I4 => \q0_reg[3]_0\(2),
      O => \^buf_0_v_address0\(2)
    );
ram_reg_0_7_0_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \q0_reg[3]_0\(0),
      I1 => ram_reg_0_7_0_0_i_8_0,
      I2 => ram_reg_0_7_0_0_i_8_1,
      I3 => ram_reg_0_7_0_0_i_8_2,
      O => icmp_ln145_fu_4634_p2
    );
\ram_reg_0_7_0_0_i_2__126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD400"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => ram_reg_0_7_0_0_i_6_n_1,
      I3 => \^ap_cs_fsm_reg[4]\,
      I4 => \^ap_cs_fsm_reg[6]\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_3__126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDD8808"
    )
        port map (
      I0 => \q0_reg[3]_0\(3),
      I1 => outpix_0_reg_4623(0),
      I2 => outpix_0_reg_4623(2),
      I3 => outpix_0_reg_4623(1),
      I4 => \^buf_0_v_address0\(0),
      O => \^ap_cs_fsm_reg[6]_0\
    );
\ram_reg_0_7_0_0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5AA00"
    )
        port map (
      I0 => \q0_reg[3]_0\(3),
      I1 => outpix_0_reg_4623(0),
      I2 => outpix_0_reg_4623(2),
      I3 => outpix_0_reg_4623(1),
      I4 => \^buf_0_v_address0\(1),
      O => \^ap_cs_fsm_reg[6]_2\
    );
\ram_reg_0_7_0_0_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F5A020"
    )
        port map (
      I0 => \q0_reg[3]_0\(3),
      I1 => outpix_0_reg_4623(0),
      I2 => outpix_0_reg_4623(2),
      I3 => outpix_0_reg_4623(1),
      I4 => \^buf_0_v_address0\(2),
      O => \^ap_cs_fsm_reg[6]_1\
    );
ram_reg_0_7_0_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^d\(1),
      I4 => Q(0),
      I5 => \^d\(0),
      O => ram_reg_0_7_0_0_i_6_n_1
    );
ram_reg_0_7_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^buf_0_v_ce0\,
      I1 => \q0_reg[3]_0\(2),
      I2 => Q(4),
      O => \^ap_cs_fsm_reg[4]\
    );
ram_reg_0_7_0_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A888A8A8A8"
    )
        port map (
      I0 => \^buf_0_v_ce0\,
      I1 => icmp_ln145_fu_4634_p2,
      I2 => \q0_reg[3]_0\(3),
      I3 => outpix_0_reg_4623(0),
      I4 => outpix_0_reg_4623(2),
      I5 => outpix_0_reg_4623(1),
      O => \^ap_cs_fsm_reg[6]\
    );
ram_reg_0_7_0_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
        port map (
      I0 => ram_reg_0_7_0_0_i_8_0,
      I1 => ram_reg_0_7_0_0_i_5(0),
      I2 => \^xp_0_reg_4600_reg[0]\(0),
      I3 => \q0_reg[3]_0\(1),
      I4 => \q0_reg[3]_0\(2),
      O => \^buf_0_v_address0\(0)
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[6]_0\,
      A1 => \^ap_cs_fsm_reg[6]_2\,
      A2 => \^ap_cs_fsm_reg[6]_1\,
      A3 => '0',
      A4 => '0',
      D => d0_1(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[3]_0\(2),
      I1 => Q(1),
      O => d0_1(1)
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[6]_0\,
      A1 => \^ap_cs_fsm_reg[6]_2\,
      A2 => \^ap_cs_fsm_reg[6]_1\,
      A3 => '0',
      A4 => '0',
      D => d0_1(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_2_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[3]_0\(2),
      I1 => Q(2),
      O => d0_1(2)
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[6]_0\,
      A1 => \^ap_cs_fsm_reg[6]_2\,
      A2 => \^ap_cs_fsm_reg[6]_1\,
      A3 => '0',
      A4 => '0',
      D => d0(0),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[512]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \ireg_reg[512]_1\ : out STD_LOGIC_VECTOR ( 512 downto 0 );
    \ireg_reg[512]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_V_TREADY_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[512]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    \ireg_reg[511]_0\ : in STD_LOGIC_VECTOR ( 511 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ireg_reg[512]_0\ : STD_LOGIC;
  signal \^ireg_reg[512]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[100]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[101]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[102]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[103]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[104]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[105]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[106]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[107]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[108]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[109]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[110]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[111]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[112]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[113]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[114]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[115]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[116]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[117]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[118]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[119]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[120]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[121]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[122]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[123]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[124]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[125]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[126]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[127]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[128]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[129]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[130]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[131]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[132]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[133]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[134]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[135]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[136]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[137]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[138]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[139]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[140]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[141]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[142]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[143]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[144]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[145]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[146]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[147]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[148]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[149]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[150]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[151]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[152]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[153]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[154]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[155]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[156]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[157]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[158]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[159]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[160]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[161]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[162]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[163]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[164]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[165]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[166]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[167]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[168]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[169]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[170]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[171]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[172]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[173]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[174]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[175]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[176]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[177]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[178]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[179]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[180]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[181]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[182]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[183]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[184]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[185]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[186]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[187]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[188]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[189]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[190]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[191]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[192]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[193]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[194]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[195]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[196]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[197]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[198]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[199]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[200]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[201]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[202]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[203]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[204]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[205]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[206]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[207]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[208]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[209]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[210]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[211]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[212]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[213]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[214]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[215]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[216]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[217]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[218]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[219]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[220]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[221]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[222]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[223]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[224]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[225]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[226]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[227]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[228]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[229]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[230]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[231]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[232]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[233]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[234]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[235]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[236]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[237]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[238]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[239]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[240]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[241]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[242]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[243]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[244]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[245]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[246]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[247]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[248]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[249]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[250]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[251]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[252]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[253]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[254]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[255]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[256]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[257]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[258]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[259]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[260]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[261]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[262]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[263]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[264]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[265]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[266]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[267]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[268]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[269]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[270]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[271]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[272]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[273]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[274]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[275]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[276]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[277]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[278]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[279]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[280]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[281]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[282]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[283]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[284]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[285]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[286]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[287]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[288]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[289]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[290]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[291]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[292]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[293]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[294]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[295]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[296]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[297]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[298]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[299]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[300]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[301]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[302]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[303]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[304]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[305]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[306]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[307]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[308]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[309]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[310]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[311]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[312]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[313]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[314]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[315]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[316]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[317]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[318]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[319]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[320]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[321]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[322]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[323]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[324]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[325]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[326]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[327]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[328]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[329]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[32]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[330]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[331]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[332]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[333]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[334]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[335]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[336]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[337]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[338]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[339]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[33]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[340]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[341]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[342]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[343]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[344]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[345]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[346]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[347]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[348]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[349]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[34]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[350]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[351]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[352]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[353]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[354]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[355]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[356]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[357]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[358]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[359]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[35]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[360]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[361]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[362]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[363]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[364]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[365]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[366]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[367]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[368]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[369]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[36]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[370]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[371]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[372]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[373]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[374]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[375]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[376]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[377]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[378]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[379]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[37]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[380]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[381]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[382]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[383]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[384]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[385]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[386]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[387]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[388]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[389]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[38]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[390]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[391]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[392]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[393]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[394]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[395]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[396]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[397]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[398]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[399]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[39]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[400]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[401]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[402]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[403]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[404]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[405]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[406]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[407]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[408]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[409]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[40]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[410]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[411]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[412]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[413]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[414]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[415]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[416]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[417]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[418]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[419]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[41]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[420]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[421]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[422]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[423]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[424]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[425]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[426]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[427]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[428]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[429]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[42]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[430]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[431]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[432]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[433]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[434]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[435]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[436]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[437]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[438]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[439]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[43]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[440]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[441]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[442]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[443]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[444]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[445]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[446]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[447]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[448]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[449]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[44]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[450]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[451]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[452]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[453]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[454]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[455]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[456]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[457]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[458]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[459]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[45]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[460]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[461]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[462]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[463]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[464]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[465]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[466]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[467]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[468]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[469]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[46]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[470]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[471]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[472]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[473]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[474]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[475]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[476]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[477]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[478]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[479]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[47]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[480]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[481]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[482]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[483]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[484]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[485]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[486]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[487]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[488]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[489]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[48]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[490]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[491]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[492]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[493]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[494]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[495]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[496]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[497]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[498]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[499]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[49]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[500]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[501]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[502]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[503]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[504]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[505]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[506]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[507]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[508]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[509]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[50]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[510]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[511]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[51]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[52]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[53]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[54]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[55]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[56]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[57]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[58]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[59]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[60]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[61]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[62]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[63]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[64]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[65]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[66]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[67]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[68]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[69]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[70]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[71]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[72]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[73]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[74]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[75]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[76]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[77]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[78]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[79]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[80]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[81]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[82]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[83]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[84]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[85]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[86]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[87]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[88]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[89]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[90]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[91]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[92]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[93]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[94]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[95]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[96]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[97]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[98]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[99]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  signal \odata[511]_i_4_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[512]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \odata[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \odata[100]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \odata[101]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \odata[102]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \odata[103]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \odata[104]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \odata[105]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \odata[106]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \odata[107]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \odata[108]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \odata[109]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \odata[10]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \odata[110]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \odata[111]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \odata[112]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \odata[113]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \odata[114]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \odata[115]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \odata[116]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \odata[117]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \odata[118]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \odata[119]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \odata[11]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \odata[120]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \odata[121]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \odata[122]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \odata[123]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \odata[124]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \odata[125]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \odata[126]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \odata[127]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \odata[128]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \odata[129]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \odata[12]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \odata[130]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \odata[131]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \odata[132]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \odata[133]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \odata[134]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \odata[135]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \odata[136]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \odata[137]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \odata[138]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \odata[139]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \odata[13]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \odata[140]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \odata[141]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \odata[142]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \odata[143]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \odata[144]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \odata[145]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \odata[146]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \odata[147]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \odata[148]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \odata[149]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \odata[14]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \odata[150]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \odata[151]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \odata[152]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \odata[153]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \odata[154]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \odata[155]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \odata[156]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \odata[157]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \odata[158]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \odata[159]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \odata[15]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \odata[160]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \odata[161]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \odata[162]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \odata[163]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \odata[164]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \odata[165]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \odata[166]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \odata[167]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \odata[168]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \odata[169]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \odata[16]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \odata[170]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \odata[171]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \odata[172]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \odata[173]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \odata[174]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \odata[175]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \odata[176]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \odata[177]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \odata[178]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \odata[179]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \odata[17]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \odata[180]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \odata[181]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \odata[182]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \odata[183]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \odata[184]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \odata[185]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \odata[186]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \odata[187]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \odata[188]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \odata[189]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \odata[18]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \odata[190]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \odata[191]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \odata[192]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \odata[193]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \odata[194]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \odata[195]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \odata[196]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \odata[197]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \odata[198]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \odata[199]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \odata[19]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \odata[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \odata[200]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \odata[201]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \odata[202]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \odata[203]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \odata[204]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \odata[205]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \odata[206]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \odata[207]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \odata[208]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \odata[209]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \odata[20]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \odata[210]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \odata[211]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \odata[212]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \odata[213]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \odata[214]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \odata[215]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \odata[216]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \odata[217]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \odata[218]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \odata[219]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \odata[21]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \odata[220]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \odata[221]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \odata[222]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \odata[223]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \odata[224]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \odata[225]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \odata[226]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \odata[227]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \odata[228]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \odata[229]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \odata[22]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \odata[230]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \odata[231]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \odata[232]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \odata[233]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \odata[234]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \odata[235]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \odata[236]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \odata[237]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \odata[238]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \odata[239]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \odata[23]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \odata[240]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \odata[241]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \odata[242]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \odata[243]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \odata[244]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \odata[245]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \odata[246]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \odata[247]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \odata[248]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \odata[249]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \odata[24]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \odata[250]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \odata[251]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \odata[252]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \odata[253]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \odata[254]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \odata[255]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \odata[256]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \odata[257]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \odata[258]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \odata[259]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \odata[25]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \odata[260]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \odata[261]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \odata[262]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \odata[263]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \odata[264]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \odata[265]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \odata[266]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \odata[267]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \odata[268]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \odata[269]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \odata[26]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \odata[270]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \odata[271]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \odata[272]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \odata[273]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \odata[274]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \odata[275]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \odata[276]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \odata[277]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \odata[278]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \odata[279]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \odata[27]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \odata[280]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \odata[281]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \odata[282]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \odata[283]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \odata[284]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \odata[285]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \odata[286]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \odata[287]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \odata[288]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \odata[289]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \odata[28]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \odata[290]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \odata[291]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \odata[292]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \odata[293]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \odata[294]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \odata[295]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \odata[296]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \odata[297]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \odata[298]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \odata[299]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \odata[29]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \odata[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \odata[300]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \odata[301]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \odata[302]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \odata[303]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \odata[304]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \odata[305]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \odata[306]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \odata[307]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \odata[308]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \odata[309]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \odata[30]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \odata[310]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \odata[311]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \odata[312]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \odata[313]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \odata[314]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \odata[315]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \odata[316]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \odata[317]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \odata[318]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \odata[319]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \odata[31]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \odata[320]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \odata[321]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \odata[322]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \odata[323]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \odata[324]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \odata[325]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \odata[326]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \odata[327]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \odata[328]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \odata[329]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \odata[32]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \odata[330]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \odata[331]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \odata[332]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \odata[333]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \odata[334]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \odata[335]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \odata[336]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \odata[337]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \odata[338]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \odata[339]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \odata[33]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \odata[340]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \odata[341]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \odata[342]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \odata[343]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \odata[344]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \odata[345]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \odata[346]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \odata[347]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \odata[348]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \odata[349]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \odata[34]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \odata[350]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \odata[351]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \odata[352]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \odata[353]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \odata[354]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \odata[355]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \odata[356]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \odata[357]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \odata[358]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \odata[359]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \odata[35]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \odata[360]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \odata[361]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \odata[362]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \odata[363]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \odata[364]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \odata[365]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \odata[366]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \odata[367]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \odata[368]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \odata[369]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \odata[36]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \odata[370]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \odata[371]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \odata[372]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \odata[373]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \odata[374]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \odata[375]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \odata[376]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \odata[377]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \odata[378]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \odata[379]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \odata[37]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \odata[380]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \odata[381]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \odata[382]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \odata[383]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \odata[384]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \odata[385]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \odata[386]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \odata[387]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \odata[388]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \odata[389]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \odata[38]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \odata[390]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \odata[391]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \odata[392]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \odata[393]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \odata[394]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \odata[395]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \odata[396]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \odata[397]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \odata[398]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \odata[399]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \odata[39]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \odata[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \odata[400]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \odata[401]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \odata[402]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \odata[403]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \odata[404]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \odata[405]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \odata[406]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \odata[407]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \odata[408]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \odata[409]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \odata[40]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \odata[410]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \odata[411]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \odata[412]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \odata[413]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \odata[414]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \odata[415]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \odata[416]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \odata[417]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \odata[418]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \odata[419]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \odata[41]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \odata[420]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \odata[421]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \odata[422]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \odata[423]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \odata[424]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \odata[425]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \odata[426]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \odata[427]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \odata[428]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \odata[429]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \odata[42]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \odata[430]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \odata[431]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \odata[432]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \odata[433]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \odata[434]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \odata[435]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \odata[436]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \odata[437]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \odata[438]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \odata[439]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \odata[43]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \odata[440]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \odata[441]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \odata[442]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \odata[443]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \odata[444]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \odata[445]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \odata[446]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \odata[447]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \odata[448]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \odata[449]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \odata[44]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \odata[450]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \odata[451]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \odata[452]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \odata[453]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \odata[454]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \odata[455]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \odata[456]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \odata[457]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \odata[458]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \odata[459]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \odata[45]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \odata[460]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \odata[461]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \odata[462]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \odata[463]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \odata[464]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \odata[465]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \odata[466]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \odata[467]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \odata[468]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \odata[469]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \odata[46]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \odata[470]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \odata[471]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \odata[472]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \odata[473]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \odata[474]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \odata[475]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \odata[476]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \odata[477]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \odata[478]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \odata[479]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \odata[47]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \odata[480]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \odata[481]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \odata[482]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \odata[483]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \odata[484]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \odata[485]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \odata[486]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \odata[487]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \odata[488]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \odata[489]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \odata[48]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \odata[490]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \odata[491]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \odata[492]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \odata[493]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \odata[494]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \odata[495]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \odata[496]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \odata[497]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \odata[498]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \odata[499]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \odata[49]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \odata[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \odata[500]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \odata[501]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \odata[502]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \odata[503]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \odata[504]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \odata[505]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \odata[506]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \odata[507]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \odata[508]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \odata[509]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \odata[50]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \odata[510]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \odata[511]_i_3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \odata[512]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \odata[51]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \odata[52]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \odata[53]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \odata[54]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \odata[55]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \odata[56]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \odata[57]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \odata[58]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \odata[59]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \odata[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \odata[60]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \odata[61]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \odata[62]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \odata[63]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \odata[64]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \odata[65]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \odata[66]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \odata[67]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \odata[68]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \odata[69]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \odata[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \odata[70]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \odata[71]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \odata[72]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \odata[73]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \odata[74]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \odata[75]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \odata[76]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \odata[77]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \odata[78]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \odata[79]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \odata[7]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \odata[80]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \odata[81]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \odata[82]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \odata[83]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \odata[84]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \odata[85]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \odata[86]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \odata[87]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \odata[88]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \odata[89]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \odata[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \odata[90]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \odata[91]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \odata[92]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \odata[93]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \odata[94]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \odata[95]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \odata[96]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \odata[97]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \odata[98]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \odata[99]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \odata[9]_i_1\ : label is "soft_lutpair18";
begin
  D(0) <= \^d\(0);
  \ireg_reg[512]_0\ <= \^ireg_reg[512]_0\;
  \ireg_reg[512]_2\(0) <= \^ireg_reg[512]_2\(0);
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \count_reg[0]\,
      I2 => \count_reg[0]_0\,
      I3 => out_V_V_TREADY,
      I4 => \^d\(0),
      O => ap_rst_n_0
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBBBFBFBFB"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \count_reg[0]\,
      I2 => \count_reg[0]_0\,
      I3 => \ireg_reg[512]_3\(0),
      I4 => Q(0),
      I5 => \^ireg_reg[512]_0\,
      O => out_V_V_TREADY_0
    );
\ireg[512]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ireg_reg[512]_0\,
      I1 => Q(0),
      I2 => \ireg_reg[512]_3\(0),
      O => \^d\(0)
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(100),
      Q => \ireg_reg_n_1_[100]\,
      R => SR(0)
    );
\ireg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(101),
      Q => \ireg_reg_n_1_[101]\,
      R => SR(0)
    );
\ireg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(102),
      Q => \ireg_reg_n_1_[102]\,
      R => SR(0)
    );
\ireg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(103),
      Q => \ireg_reg_n_1_[103]\,
      R => SR(0)
    );
\ireg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(104),
      Q => \ireg_reg_n_1_[104]\,
      R => SR(0)
    );
\ireg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(105),
      Q => \ireg_reg_n_1_[105]\,
      R => SR(0)
    );
\ireg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(106),
      Q => \ireg_reg_n_1_[106]\,
      R => SR(0)
    );
\ireg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(107),
      Q => \ireg_reg_n_1_[107]\,
      R => SR(0)
    );
\ireg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(108),
      Q => \ireg_reg_n_1_[108]\,
      R => SR(0)
    );
\ireg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(109),
      Q => \ireg_reg_n_1_[109]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(110),
      Q => \ireg_reg_n_1_[110]\,
      R => SR(0)
    );
\ireg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(111),
      Q => \ireg_reg_n_1_[111]\,
      R => SR(0)
    );
\ireg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(112),
      Q => \ireg_reg_n_1_[112]\,
      R => SR(0)
    );
\ireg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(113),
      Q => \ireg_reg_n_1_[113]\,
      R => SR(0)
    );
\ireg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(114),
      Q => \ireg_reg_n_1_[114]\,
      R => SR(0)
    );
\ireg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(115),
      Q => \ireg_reg_n_1_[115]\,
      R => SR(0)
    );
\ireg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(116),
      Q => \ireg_reg_n_1_[116]\,
      R => SR(0)
    );
\ireg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(117),
      Q => \ireg_reg_n_1_[117]\,
      R => SR(0)
    );
\ireg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(118),
      Q => \ireg_reg_n_1_[118]\,
      R => SR(0)
    );
\ireg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(119),
      Q => \ireg_reg_n_1_[119]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(120),
      Q => \ireg_reg_n_1_[120]\,
      R => SR(0)
    );
\ireg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(121),
      Q => \ireg_reg_n_1_[121]\,
      R => SR(0)
    );
\ireg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(122),
      Q => \ireg_reg_n_1_[122]\,
      R => SR(0)
    );
\ireg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(123),
      Q => \ireg_reg_n_1_[123]\,
      R => SR(0)
    );
\ireg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(124),
      Q => \ireg_reg_n_1_[124]\,
      R => SR(0)
    );
\ireg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(125),
      Q => \ireg_reg_n_1_[125]\,
      R => SR(0)
    );
\ireg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(126),
      Q => \ireg_reg_n_1_[126]\,
      R => SR(0)
    );
\ireg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(127),
      Q => \ireg_reg_n_1_[127]\,
      R => SR(0)
    );
\ireg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(128),
      Q => \ireg_reg_n_1_[128]\,
      R => SR(0)
    );
\ireg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(129),
      Q => \ireg_reg_n_1_[129]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(130),
      Q => \ireg_reg_n_1_[130]\,
      R => SR(0)
    );
\ireg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(131),
      Q => \ireg_reg_n_1_[131]\,
      R => SR(0)
    );
\ireg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(132),
      Q => \ireg_reg_n_1_[132]\,
      R => SR(0)
    );
\ireg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(133),
      Q => \ireg_reg_n_1_[133]\,
      R => SR(0)
    );
\ireg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(134),
      Q => \ireg_reg_n_1_[134]\,
      R => SR(0)
    );
\ireg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(135),
      Q => \ireg_reg_n_1_[135]\,
      R => SR(0)
    );
\ireg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(136),
      Q => \ireg_reg_n_1_[136]\,
      R => SR(0)
    );
\ireg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(137),
      Q => \ireg_reg_n_1_[137]\,
      R => SR(0)
    );
\ireg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(138),
      Q => \ireg_reg_n_1_[138]\,
      R => SR(0)
    );
\ireg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(139),
      Q => \ireg_reg_n_1_[139]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(140),
      Q => \ireg_reg_n_1_[140]\,
      R => SR(0)
    );
\ireg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(141),
      Q => \ireg_reg_n_1_[141]\,
      R => SR(0)
    );
\ireg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(142),
      Q => \ireg_reg_n_1_[142]\,
      R => SR(0)
    );
\ireg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(143),
      Q => \ireg_reg_n_1_[143]\,
      R => SR(0)
    );
\ireg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(144),
      Q => \ireg_reg_n_1_[144]\,
      R => SR(0)
    );
\ireg_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(145),
      Q => \ireg_reg_n_1_[145]\,
      R => SR(0)
    );
\ireg_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(146),
      Q => \ireg_reg_n_1_[146]\,
      R => SR(0)
    );
\ireg_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(147),
      Q => \ireg_reg_n_1_[147]\,
      R => SR(0)
    );
\ireg_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(148),
      Q => \ireg_reg_n_1_[148]\,
      R => SR(0)
    );
\ireg_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(149),
      Q => \ireg_reg_n_1_[149]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(150),
      Q => \ireg_reg_n_1_[150]\,
      R => SR(0)
    );
\ireg_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(151),
      Q => \ireg_reg_n_1_[151]\,
      R => SR(0)
    );
\ireg_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(152),
      Q => \ireg_reg_n_1_[152]\,
      R => SR(0)
    );
\ireg_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(153),
      Q => \ireg_reg_n_1_[153]\,
      R => SR(0)
    );
\ireg_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(154),
      Q => \ireg_reg_n_1_[154]\,
      R => SR(0)
    );
\ireg_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(155),
      Q => \ireg_reg_n_1_[155]\,
      R => SR(0)
    );
\ireg_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(156),
      Q => \ireg_reg_n_1_[156]\,
      R => SR(0)
    );
\ireg_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(157),
      Q => \ireg_reg_n_1_[157]\,
      R => SR(0)
    );
\ireg_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(158),
      Q => \ireg_reg_n_1_[158]\,
      R => SR(0)
    );
\ireg_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(159),
      Q => \ireg_reg_n_1_[159]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(160),
      Q => \ireg_reg_n_1_[160]\,
      R => SR(0)
    );
\ireg_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(161),
      Q => \ireg_reg_n_1_[161]\,
      R => SR(0)
    );
\ireg_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(162),
      Q => \ireg_reg_n_1_[162]\,
      R => SR(0)
    );
\ireg_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(163),
      Q => \ireg_reg_n_1_[163]\,
      R => SR(0)
    );
\ireg_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(164),
      Q => \ireg_reg_n_1_[164]\,
      R => SR(0)
    );
\ireg_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(165),
      Q => \ireg_reg_n_1_[165]\,
      R => SR(0)
    );
\ireg_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(166),
      Q => \ireg_reg_n_1_[166]\,
      R => SR(0)
    );
\ireg_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(167),
      Q => \ireg_reg_n_1_[167]\,
      R => SR(0)
    );
\ireg_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(168),
      Q => \ireg_reg_n_1_[168]\,
      R => SR(0)
    );
\ireg_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(169),
      Q => \ireg_reg_n_1_[169]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(170),
      Q => \ireg_reg_n_1_[170]\,
      R => SR(0)
    );
\ireg_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(171),
      Q => \ireg_reg_n_1_[171]\,
      R => SR(0)
    );
\ireg_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(172),
      Q => \ireg_reg_n_1_[172]\,
      R => SR(0)
    );
\ireg_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(173),
      Q => \ireg_reg_n_1_[173]\,
      R => SR(0)
    );
\ireg_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(174),
      Q => \ireg_reg_n_1_[174]\,
      R => SR(0)
    );
\ireg_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(175),
      Q => \ireg_reg_n_1_[175]\,
      R => SR(0)
    );
\ireg_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(176),
      Q => \ireg_reg_n_1_[176]\,
      R => SR(0)
    );
\ireg_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(177),
      Q => \ireg_reg_n_1_[177]\,
      R => SR(0)
    );
\ireg_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(178),
      Q => \ireg_reg_n_1_[178]\,
      R => SR(0)
    );
\ireg_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(179),
      Q => \ireg_reg_n_1_[179]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(180),
      Q => \ireg_reg_n_1_[180]\,
      R => SR(0)
    );
\ireg_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(181),
      Q => \ireg_reg_n_1_[181]\,
      R => SR(0)
    );
\ireg_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(182),
      Q => \ireg_reg_n_1_[182]\,
      R => SR(0)
    );
\ireg_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(183),
      Q => \ireg_reg_n_1_[183]\,
      R => SR(0)
    );
\ireg_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(184),
      Q => \ireg_reg_n_1_[184]\,
      R => SR(0)
    );
\ireg_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(185),
      Q => \ireg_reg_n_1_[185]\,
      R => SR(0)
    );
\ireg_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(186),
      Q => \ireg_reg_n_1_[186]\,
      R => SR(0)
    );
\ireg_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(187),
      Q => \ireg_reg_n_1_[187]\,
      R => SR(0)
    );
\ireg_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(188),
      Q => \ireg_reg_n_1_[188]\,
      R => SR(0)
    );
\ireg_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(189),
      Q => \ireg_reg_n_1_[189]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(190),
      Q => \ireg_reg_n_1_[190]\,
      R => SR(0)
    );
\ireg_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(191),
      Q => \ireg_reg_n_1_[191]\,
      R => SR(0)
    );
\ireg_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(192),
      Q => \ireg_reg_n_1_[192]\,
      R => SR(0)
    );
\ireg_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(193),
      Q => \ireg_reg_n_1_[193]\,
      R => SR(0)
    );
\ireg_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(194),
      Q => \ireg_reg_n_1_[194]\,
      R => SR(0)
    );
\ireg_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(195),
      Q => \ireg_reg_n_1_[195]\,
      R => SR(0)
    );
\ireg_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(196),
      Q => \ireg_reg_n_1_[196]\,
      R => SR(0)
    );
\ireg_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(197),
      Q => \ireg_reg_n_1_[197]\,
      R => SR(0)
    );
\ireg_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(198),
      Q => \ireg_reg_n_1_[198]\,
      R => SR(0)
    );
\ireg_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(199),
      Q => \ireg_reg_n_1_[199]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(200),
      Q => \ireg_reg_n_1_[200]\,
      R => SR(0)
    );
\ireg_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(201),
      Q => \ireg_reg_n_1_[201]\,
      R => SR(0)
    );
\ireg_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(202),
      Q => \ireg_reg_n_1_[202]\,
      R => SR(0)
    );
\ireg_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(203),
      Q => \ireg_reg_n_1_[203]\,
      R => SR(0)
    );
\ireg_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(204),
      Q => \ireg_reg_n_1_[204]\,
      R => SR(0)
    );
\ireg_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(205),
      Q => \ireg_reg_n_1_[205]\,
      R => SR(0)
    );
\ireg_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(206),
      Q => \ireg_reg_n_1_[206]\,
      R => SR(0)
    );
\ireg_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(207),
      Q => \ireg_reg_n_1_[207]\,
      R => SR(0)
    );
\ireg_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(208),
      Q => \ireg_reg_n_1_[208]\,
      R => SR(0)
    );
\ireg_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(209),
      Q => \ireg_reg_n_1_[209]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(210),
      Q => \ireg_reg_n_1_[210]\,
      R => SR(0)
    );
\ireg_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(211),
      Q => \ireg_reg_n_1_[211]\,
      R => SR(0)
    );
\ireg_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(212),
      Q => \ireg_reg_n_1_[212]\,
      R => SR(0)
    );
\ireg_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(213),
      Q => \ireg_reg_n_1_[213]\,
      R => SR(0)
    );
\ireg_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(214),
      Q => \ireg_reg_n_1_[214]\,
      R => SR(0)
    );
\ireg_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(215),
      Q => \ireg_reg_n_1_[215]\,
      R => SR(0)
    );
\ireg_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(216),
      Q => \ireg_reg_n_1_[216]\,
      R => SR(0)
    );
\ireg_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(217),
      Q => \ireg_reg_n_1_[217]\,
      R => SR(0)
    );
\ireg_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(218),
      Q => \ireg_reg_n_1_[218]\,
      R => SR(0)
    );
\ireg_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(219),
      Q => \ireg_reg_n_1_[219]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(220),
      Q => \ireg_reg_n_1_[220]\,
      R => SR(0)
    );
\ireg_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(221),
      Q => \ireg_reg_n_1_[221]\,
      R => SR(0)
    );
\ireg_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(222),
      Q => \ireg_reg_n_1_[222]\,
      R => SR(0)
    );
\ireg_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(223),
      Q => \ireg_reg_n_1_[223]\,
      R => SR(0)
    );
\ireg_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(224),
      Q => \ireg_reg_n_1_[224]\,
      R => SR(0)
    );
\ireg_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(225),
      Q => \ireg_reg_n_1_[225]\,
      R => SR(0)
    );
\ireg_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(226),
      Q => \ireg_reg_n_1_[226]\,
      R => SR(0)
    );
\ireg_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(227),
      Q => \ireg_reg_n_1_[227]\,
      R => SR(0)
    );
\ireg_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(228),
      Q => \ireg_reg_n_1_[228]\,
      R => SR(0)
    );
\ireg_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(229),
      Q => \ireg_reg_n_1_[229]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(230),
      Q => \ireg_reg_n_1_[230]\,
      R => SR(0)
    );
\ireg_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(231),
      Q => \ireg_reg_n_1_[231]\,
      R => SR(0)
    );
\ireg_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(232),
      Q => \ireg_reg_n_1_[232]\,
      R => SR(0)
    );
\ireg_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(233),
      Q => \ireg_reg_n_1_[233]\,
      R => SR(0)
    );
\ireg_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(234),
      Q => \ireg_reg_n_1_[234]\,
      R => SR(0)
    );
\ireg_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(235),
      Q => \ireg_reg_n_1_[235]\,
      R => SR(0)
    );
\ireg_reg[236]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(236),
      Q => \ireg_reg_n_1_[236]\,
      R => SR(0)
    );
\ireg_reg[237]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(237),
      Q => \ireg_reg_n_1_[237]\,
      R => SR(0)
    );
\ireg_reg[238]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(238),
      Q => \ireg_reg_n_1_[238]\,
      R => SR(0)
    );
\ireg_reg[239]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(239),
      Q => \ireg_reg_n_1_[239]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[240]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(240),
      Q => \ireg_reg_n_1_[240]\,
      R => SR(0)
    );
\ireg_reg[241]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(241),
      Q => \ireg_reg_n_1_[241]\,
      R => SR(0)
    );
\ireg_reg[242]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(242),
      Q => \ireg_reg_n_1_[242]\,
      R => SR(0)
    );
\ireg_reg[243]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(243),
      Q => \ireg_reg_n_1_[243]\,
      R => SR(0)
    );
\ireg_reg[244]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(244),
      Q => \ireg_reg_n_1_[244]\,
      R => SR(0)
    );
\ireg_reg[245]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(245),
      Q => \ireg_reg_n_1_[245]\,
      R => SR(0)
    );
\ireg_reg[246]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(246),
      Q => \ireg_reg_n_1_[246]\,
      R => SR(0)
    );
\ireg_reg[247]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(247),
      Q => \ireg_reg_n_1_[247]\,
      R => SR(0)
    );
\ireg_reg[248]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(248),
      Q => \ireg_reg_n_1_[248]\,
      R => SR(0)
    );
\ireg_reg[249]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(249),
      Q => \ireg_reg_n_1_[249]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[250]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(250),
      Q => \ireg_reg_n_1_[250]\,
      R => SR(0)
    );
\ireg_reg[251]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(251),
      Q => \ireg_reg_n_1_[251]\,
      R => SR(0)
    );
\ireg_reg[252]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(252),
      Q => \ireg_reg_n_1_[252]\,
      R => SR(0)
    );
\ireg_reg[253]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(253),
      Q => \ireg_reg_n_1_[253]\,
      R => SR(0)
    );
\ireg_reg[254]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(254),
      Q => \ireg_reg_n_1_[254]\,
      R => SR(0)
    );
\ireg_reg[255]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(255),
      Q => \ireg_reg_n_1_[255]\,
      R => SR(0)
    );
\ireg_reg[256]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(256),
      Q => \ireg_reg_n_1_[256]\,
      R => SR(0)
    );
\ireg_reg[257]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(257),
      Q => \ireg_reg_n_1_[257]\,
      R => SR(0)
    );
\ireg_reg[258]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(258),
      Q => \ireg_reg_n_1_[258]\,
      R => SR(0)
    );
\ireg_reg[259]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(259),
      Q => \ireg_reg_n_1_[259]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[260]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(260),
      Q => \ireg_reg_n_1_[260]\,
      R => SR(0)
    );
\ireg_reg[261]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(261),
      Q => \ireg_reg_n_1_[261]\,
      R => SR(0)
    );
\ireg_reg[262]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(262),
      Q => \ireg_reg_n_1_[262]\,
      R => SR(0)
    );
\ireg_reg[263]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(263),
      Q => \ireg_reg_n_1_[263]\,
      R => SR(0)
    );
\ireg_reg[264]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(264),
      Q => \ireg_reg_n_1_[264]\,
      R => SR(0)
    );
\ireg_reg[265]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(265),
      Q => \ireg_reg_n_1_[265]\,
      R => SR(0)
    );
\ireg_reg[266]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(266),
      Q => \ireg_reg_n_1_[266]\,
      R => SR(0)
    );
\ireg_reg[267]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(267),
      Q => \ireg_reg_n_1_[267]\,
      R => SR(0)
    );
\ireg_reg[268]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(268),
      Q => \ireg_reg_n_1_[268]\,
      R => SR(0)
    );
\ireg_reg[269]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(269),
      Q => \ireg_reg_n_1_[269]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[270]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(270),
      Q => \ireg_reg_n_1_[270]\,
      R => SR(0)
    );
\ireg_reg[271]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(271),
      Q => \ireg_reg_n_1_[271]\,
      R => SR(0)
    );
\ireg_reg[272]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(272),
      Q => \ireg_reg_n_1_[272]\,
      R => SR(0)
    );
\ireg_reg[273]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(273),
      Q => \ireg_reg_n_1_[273]\,
      R => SR(0)
    );
\ireg_reg[274]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(274),
      Q => \ireg_reg_n_1_[274]\,
      R => SR(0)
    );
\ireg_reg[275]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(275),
      Q => \ireg_reg_n_1_[275]\,
      R => SR(0)
    );
\ireg_reg[276]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(276),
      Q => \ireg_reg_n_1_[276]\,
      R => SR(0)
    );
\ireg_reg[277]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(277),
      Q => \ireg_reg_n_1_[277]\,
      R => SR(0)
    );
\ireg_reg[278]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(278),
      Q => \ireg_reg_n_1_[278]\,
      R => SR(0)
    );
\ireg_reg[279]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(279),
      Q => \ireg_reg_n_1_[279]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[280]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(280),
      Q => \ireg_reg_n_1_[280]\,
      R => SR(0)
    );
\ireg_reg[281]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(281),
      Q => \ireg_reg_n_1_[281]\,
      R => SR(0)
    );
\ireg_reg[282]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(282),
      Q => \ireg_reg_n_1_[282]\,
      R => SR(0)
    );
\ireg_reg[283]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(283),
      Q => \ireg_reg_n_1_[283]\,
      R => SR(0)
    );
\ireg_reg[284]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(284),
      Q => \ireg_reg_n_1_[284]\,
      R => SR(0)
    );
\ireg_reg[285]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(285),
      Q => \ireg_reg_n_1_[285]\,
      R => SR(0)
    );
\ireg_reg[286]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(286),
      Q => \ireg_reg_n_1_[286]\,
      R => SR(0)
    );
\ireg_reg[287]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(287),
      Q => \ireg_reg_n_1_[287]\,
      R => SR(0)
    );
\ireg_reg[288]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(288),
      Q => \ireg_reg_n_1_[288]\,
      R => SR(0)
    );
\ireg_reg[289]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(289),
      Q => \ireg_reg_n_1_[289]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[290]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(290),
      Q => \ireg_reg_n_1_[290]\,
      R => SR(0)
    );
\ireg_reg[291]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(291),
      Q => \ireg_reg_n_1_[291]\,
      R => SR(0)
    );
\ireg_reg[292]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(292),
      Q => \ireg_reg_n_1_[292]\,
      R => SR(0)
    );
\ireg_reg[293]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(293),
      Q => \ireg_reg_n_1_[293]\,
      R => SR(0)
    );
\ireg_reg[294]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(294),
      Q => \ireg_reg_n_1_[294]\,
      R => SR(0)
    );
\ireg_reg[295]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(295),
      Q => \ireg_reg_n_1_[295]\,
      R => SR(0)
    );
\ireg_reg[296]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(296),
      Q => \ireg_reg_n_1_[296]\,
      R => SR(0)
    );
\ireg_reg[297]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(297),
      Q => \ireg_reg_n_1_[297]\,
      R => SR(0)
    );
\ireg_reg[298]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(298),
      Q => \ireg_reg_n_1_[298]\,
      R => SR(0)
    );
\ireg_reg[299]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(299),
      Q => \ireg_reg_n_1_[299]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[300]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(300),
      Q => \ireg_reg_n_1_[300]\,
      R => SR(0)
    );
\ireg_reg[301]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(301),
      Q => \ireg_reg_n_1_[301]\,
      R => SR(0)
    );
\ireg_reg[302]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(302),
      Q => \ireg_reg_n_1_[302]\,
      R => SR(0)
    );
\ireg_reg[303]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(303),
      Q => \ireg_reg_n_1_[303]\,
      R => SR(0)
    );
\ireg_reg[304]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(304),
      Q => \ireg_reg_n_1_[304]\,
      R => SR(0)
    );
\ireg_reg[305]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(305),
      Q => \ireg_reg_n_1_[305]\,
      R => SR(0)
    );
\ireg_reg[306]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(306),
      Q => \ireg_reg_n_1_[306]\,
      R => SR(0)
    );
\ireg_reg[307]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(307),
      Q => \ireg_reg_n_1_[307]\,
      R => SR(0)
    );
\ireg_reg[308]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(308),
      Q => \ireg_reg_n_1_[308]\,
      R => SR(0)
    );
\ireg_reg[309]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(309),
      Q => \ireg_reg_n_1_[309]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[310]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(310),
      Q => \ireg_reg_n_1_[310]\,
      R => SR(0)
    );
\ireg_reg[311]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(311),
      Q => \ireg_reg_n_1_[311]\,
      R => SR(0)
    );
\ireg_reg[312]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(312),
      Q => \ireg_reg_n_1_[312]\,
      R => SR(0)
    );
\ireg_reg[313]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(313),
      Q => \ireg_reg_n_1_[313]\,
      R => SR(0)
    );
\ireg_reg[314]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(314),
      Q => \ireg_reg_n_1_[314]\,
      R => SR(0)
    );
\ireg_reg[315]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(315),
      Q => \ireg_reg_n_1_[315]\,
      R => SR(0)
    );
\ireg_reg[316]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(316),
      Q => \ireg_reg_n_1_[316]\,
      R => SR(0)
    );
\ireg_reg[317]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(317),
      Q => \ireg_reg_n_1_[317]\,
      R => SR(0)
    );
\ireg_reg[318]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(318),
      Q => \ireg_reg_n_1_[318]\,
      R => SR(0)
    );
\ireg_reg[319]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(319),
      Q => \ireg_reg_n_1_[319]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[320]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(320),
      Q => \ireg_reg_n_1_[320]\,
      R => SR(0)
    );
\ireg_reg[321]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(321),
      Q => \ireg_reg_n_1_[321]\,
      R => SR(0)
    );
\ireg_reg[322]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(322),
      Q => \ireg_reg_n_1_[322]\,
      R => SR(0)
    );
\ireg_reg[323]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(323),
      Q => \ireg_reg_n_1_[323]\,
      R => SR(0)
    );
\ireg_reg[324]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(324),
      Q => \ireg_reg_n_1_[324]\,
      R => SR(0)
    );
\ireg_reg[325]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(325),
      Q => \ireg_reg_n_1_[325]\,
      R => SR(0)
    );
\ireg_reg[326]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(326),
      Q => \ireg_reg_n_1_[326]\,
      R => SR(0)
    );
\ireg_reg[327]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(327),
      Q => \ireg_reg_n_1_[327]\,
      R => SR(0)
    );
\ireg_reg[328]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(328),
      Q => \ireg_reg_n_1_[328]\,
      R => SR(0)
    );
\ireg_reg[329]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(329),
      Q => \ireg_reg_n_1_[329]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(32),
      Q => \ireg_reg_n_1_[32]\,
      R => SR(0)
    );
\ireg_reg[330]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(330),
      Q => \ireg_reg_n_1_[330]\,
      R => SR(0)
    );
\ireg_reg[331]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(331),
      Q => \ireg_reg_n_1_[331]\,
      R => SR(0)
    );
\ireg_reg[332]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(332),
      Q => \ireg_reg_n_1_[332]\,
      R => SR(0)
    );
\ireg_reg[333]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(333),
      Q => \ireg_reg_n_1_[333]\,
      R => SR(0)
    );
\ireg_reg[334]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(334),
      Q => \ireg_reg_n_1_[334]\,
      R => SR(0)
    );
\ireg_reg[335]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(335),
      Q => \ireg_reg_n_1_[335]\,
      R => SR(0)
    );
\ireg_reg[336]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(336),
      Q => \ireg_reg_n_1_[336]\,
      R => SR(0)
    );
\ireg_reg[337]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(337),
      Q => \ireg_reg_n_1_[337]\,
      R => SR(0)
    );
\ireg_reg[338]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(338),
      Q => \ireg_reg_n_1_[338]\,
      R => SR(0)
    );
\ireg_reg[339]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(339),
      Q => \ireg_reg_n_1_[339]\,
      R => SR(0)
    );
\ireg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(33),
      Q => \ireg_reg_n_1_[33]\,
      R => SR(0)
    );
\ireg_reg[340]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(340),
      Q => \ireg_reg_n_1_[340]\,
      R => SR(0)
    );
\ireg_reg[341]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(341),
      Q => \ireg_reg_n_1_[341]\,
      R => SR(0)
    );
\ireg_reg[342]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(342),
      Q => \ireg_reg_n_1_[342]\,
      R => SR(0)
    );
\ireg_reg[343]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(343),
      Q => \ireg_reg_n_1_[343]\,
      R => SR(0)
    );
\ireg_reg[344]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(344),
      Q => \ireg_reg_n_1_[344]\,
      R => SR(0)
    );
\ireg_reg[345]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(345),
      Q => \ireg_reg_n_1_[345]\,
      R => SR(0)
    );
\ireg_reg[346]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(346),
      Q => \ireg_reg_n_1_[346]\,
      R => SR(0)
    );
\ireg_reg[347]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(347),
      Q => \ireg_reg_n_1_[347]\,
      R => SR(0)
    );
\ireg_reg[348]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(348),
      Q => \ireg_reg_n_1_[348]\,
      R => SR(0)
    );
\ireg_reg[349]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(349),
      Q => \ireg_reg_n_1_[349]\,
      R => SR(0)
    );
\ireg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(34),
      Q => \ireg_reg_n_1_[34]\,
      R => SR(0)
    );
\ireg_reg[350]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(350),
      Q => \ireg_reg_n_1_[350]\,
      R => SR(0)
    );
\ireg_reg[351]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(351),
      Q => \ireg_reg_n_1_[351]\,
      R => SR(0)
    );
\ireg_reg[352]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(352),
      Q => \ireg_reg_n_1_[352]\,
      R => SR(0)
    );
\ireg_reg[353]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(353),
      Q => \ireg_reg_n_1_[353]\,
      R => SR(0)
    );
\ireg_reg[354]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(354),
      Q => \ireg_reg_n_1_[354]\,
      R => SR(0)
    );
\ireg_reg[355]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(355),
      Q => \ireg_reg_n_1_[355]\,
      R => SR(0)
    );
\ireg_reg[356]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(356),
      Q => \ireg_reg_n_1_[356]\,
      R => SR(0)
    );
\ireg_reg[357]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(357),
      Q => \ireg_reg_n_1_[357]\,
      R => SR(0)
    );
\ireg_reg[358]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(358),
      Q => \ireg_reg_n_1_[358]\,
      R => SR(0)
    );
\ireg_reg[359]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(359),
      Q => \ireg_reg_n_1_[359]\,
      R => SR(0)
    );
\ireg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(35),
      Q => \ireg_reg_n_1_[35]\,
      R => SR(0)
    );
\ireg_reg[360]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(360),
      Q => \ireg_reg_n_1_[360]\,
      R => SR(0)
    );
\ireg_reg[361]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(361),
      Q => \ireg_reg_n_1_[361]\,
      R => SR(0)
    );
\ireg_reg[362]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(362),
      Q => \ireg_reg_n_1_[362]\,
      R => SR(0)
    );
\ireg_reg[363]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(363),
      Q => \ireg_reg_n_1_[363]\,
      R => SR(0)
    );
\ireg_reg[364]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(364),
      Q => \ireg_reg_n_1_[364]\,
      R => SR(0)
    );
\ireg_reg[365]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(365),
      Q => \ireg_reg_n_1_[365]\,
      R => SR(0)
    );
\ireg_reg[366]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(366),
      Q => \ireg_reg_n_1_[366]\,
      R => SR(0)
    );
\ireg_reg[367]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(367),
      Q => \ireg_reg_n_1_[367]\,
      R => SR(0)
    );
\ireg_reg[368]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(368),
      Q => \ireg_reg_n_1_[368]\,
      R => SR(0)
    );
\ireg_reg[369]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(369),
      Q => \ireg_reg_n_1_[369]\,
      R => SR(0)
    );
\ireg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(36),
      Q => \ireg_reg_n_1_[36]\,
      R => SR(0)
    );
\ireg_reg[370]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(370),
      Q => \ireg_reg_n_1_[370]\,
      R => SR(0)
    );
\ireg_reg[371]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(371),
      Q => \ireg_reg_n_1_[371]\,
      R => SR(0)
    );
\ireg_reg[372]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(372),
      Q => \ireg_reg_n_1_[372]\,
      R => SR(0)
    );
\ireg_reg[373]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(373),
      Q => \ireg_reg_n_1_[373]\,
      R => SR(0)
    );
\ireg_reg[374]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(374),
      Q => \ireg_reg_n_1_[374]\,
      R => SR(0)
    );
\ireg_reg[375]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(375),
      Q => \ireg_reg_n_1_[375]\,
      R => SR(0)
    );
\ireg_reg[376]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(376),
      Q => \ireg_reg_n_1_[376]\,
      R => SR(0)
    );
\ireg_reg[377]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(377),
      Q => \ireg_reg_n_1_[377]\,
      R => SR(0)
    );
\ireg_reg[378]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(378),
      Q => \ireg_reg_n_1_[378]\,
      R => SR(0)
    );
\ireg_reg[379]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(379),
      Q => \ireg_reg_n_1_[379]\,
      R => SR(0)
    );
\ireg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(37),
      Q => \ireg_reg_n_1_[37]\,
      R => SR(0)
    );
\ireg_reg[380]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(380),
      Q => \ireg_reg_n_1_[380]\,
      R => SR(0)
    );
\ireg_reg[381]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(381),
      Q => \ireg_reg_n_1_[381]\,
      R => SR(0)
    );
\ireg_reg[382]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(382),
      Q => \ireg_reg_n_1_[382]\,
      R => SR(0)
    );
\ireg_reg[383]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(383),
      Q => \ireg_reg_n_1_[383]\,
      R => SR(0)
    );
\ireg_reg[384]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(384),
      Q => \ireg_reg_n_1_[384]\,
      R => SR(0)
    );
\ireg_reg[385]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(385),
      Q => \ireg_reg_n_1_[385]\,
      R => SR(0)
    );
\ireg_reg[386]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(386),
      Q => \ireg_reg_n_1_[386]\,
      R => SR(0)
    );
\ireg_reg[387]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(387),
      Q => \ireg_reg_n_1_[387]\,
      R => SR(0)
    );
\ireg_reg[388]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(388),
      Q => \ireg_reg_n_1_[388]\,
      R => SR(0)
    );
\ireg_reg[389]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(389),
      Q => \ireg_reg_n_1_[389]\,
      R => SR(0)
    );
\ireg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(38),
      Q => \ireg_reg_n_1_[38]\,
      R => SR(0)
    );
\ireg_reg[390]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(390),
      Q => \ireg_reg_n_1_[390]\,
      R => SR(0)
    );
\ireg_reg[391]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(391),
      Q => \ireg_reg_n_1_[391]\,
      R => SR(0)
    );
\ireg_reg[392]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(392),
      Q => \ireg_reg_n_1_[392]\,
      R => SR(0)
    );
\ireg_reg[393]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(393),
      Q => \ireg_reg_n_1_[393]\,
      R => SR(0)
    );
\ireg_reg[394]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(394),
      Q => \ireg_reg_n_1_[394]\,
      R => SR(0)
    );
\ireg_reg[395]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(395),
      Q => \ireg_reg_n_1_[395]\,
      R => SR(0)
    );
\ireg_reg[396]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(396),
      Q => \ireg_reg_n_1_[396]\,
      R => SR(0)
    );
\ireg_reg[397]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(397),
      Q => \ireg_reg_n_1_[397]\,
      R => SR(0)
    );
\ireg_reg[398]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(398),
      Q => \ireg_reg_n_1_[398]\,
      R => SR(0)
    );
\ireg_reg[399]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(399),
      Q => \ireg_reg_n_1_[399]\,
      R => SR(0)
    );
\ireg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(39),
      Q => \ireg_reg_n_1_[39]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[400]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(400),
      Q => \ireg_reg_n_1_[400]\,
      R => SR(0)
    );
\ireg_reg[401]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(401),
      Q => \ireg_reg_n_1_[401]\,
      R => SR(0)
    );
\ireg_reg[402]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(402),
      Q => \ireg_reg_n_1_[402]\,
      R => SR(0)
    );
\ireg_reg[403]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(403),
      Q => \ireg_reg_n_1_[403]\,
      R => SR(0)
    );
\ireg_reg[404]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(404),
      Q => \ireg_reg_n_1_[404]\,
      R => SR(0)
    );
\ireg_reg[405]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(405),
      Q => \ireg_reg_n_1_[405]\,
      R => SR(0)
    );
\ireg_reg[406]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(406),
      Q => \ireg_reg_n_1_[406]\,
      R => SR(0)
    );
\ireg_reg[407]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(407),
      Q => \ireg_reg_n_1_[407]\,
      R => SR(0)
    );
\ireg_reg[408]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(408),
      Q => \ireg_reg_n_1_[408]\,
      R => SR(0)
    );
\ireg_reg[409]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(409),
      Q => \ireg_reg_n_1_[409]\,
      R => SR(0)
    );
\ireg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(40),
      Q => \ireg_reg_n_1_[40]\,
      R => SR(0)
    );
\ireg_reg[410]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(410),
      Q => \ireg_reg_n_1_[410]\,
      R => SR(0)
    );
\ireg_reg[411]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(411),
      Q => \ireg_reg_n_1_[411]\,
      R => SR(0)
    );
\ireg_reg[412]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(412),
      Q => \ireg_reg_n_1_[412]\,
      R => SR(0)
    );
\ireg_reg[413]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(413),
      Q => \ireg_reg_n_1_[413]\,
      R => SR(0)
    );
\ireg_reg[414]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(414),
      Q => \ireg_reg_n_1_[414]\,
      R => SR(0)
    );
\ireg_reg[415]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(415),
      Q => \ireg_reg_n_1_[415]\,
      R => SR(0)
    );
\ireg_reg[416]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(416),
      Q => \ireg_reg_n_1_[416]\,
      R => SR(0)
    );
\ireg_reg[417]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(417),
      Q => \ireg_reg_n_1_[417]\,
      R => SR(0)
    );
\ireg_reg[418]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(418),
      Q => \ireg_reg_n_1_[418]\,
      R => SR(0)
    );
\ireg_reg[419]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(419),
      Q => \ireg_reg_n_1_[419]\,
      R => SR(0)
    );
\ireg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(41),
      Q => \ireg_reg_n_1_[41]\,
      R => SR(0)
    );
\ireg_reg[420]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(420),
      Q => \ireg_reg_n_1_[420]\,
      R => SR(0)
    );
\ireg_reg[421]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(421),
      Q => \ireg_reg_n_1_[421]\,
      R => SR(0)
    );
\ireg_reg[422]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(422),
      Q => \ireg_reg_n_1_[422]\,
      R => SR(0)
    );
\ireg_reg[423]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(423),
      Q => \ireg_reg_n_1_[423]\,
      R => SR(0)
    );
\ireg_reg[424]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(424),
      Q => \ireg_reg_n_1_[424]\,
      R => SR(0)
    );
\ireg_reg[425]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(425),
      Q => \ireg_reg_n_1_[425]\,
      R => SR(0)
    );
\ireg_reg[426]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(426),
      Q => \ireg_reg_n_1_[426]\,
      R => SR(0)
    );
\ireg_reg[427]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(427),
      Q => \ireg_reg_n_1_[427]\,
      R => SR(0)
    );
\ireg_reg[428]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(428),
      Q => \ireg_reg_n_1_[428]\,
      R => SR(0)
    );
\ireg_reg[429]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(429),
      Q => \ireg_reg_n_1_[429]\,
      R => SR(0)
    );
\ireg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(42),
      Q => \ireg_reg_n_1_[42]\,
      R => SR(0)
    );
\ireg_reg[430]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(430),
      Q => \ireg_reg_n_1_[430]\,
      R => SR(0)
    );
\ireg_reg[431]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(431),
      Q => \ireg_reg_n_1_[431]\,
      R => SR(0)
    );
\ireg_reg[432]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(432),
      Q => \ireg_reg_n_1_[432]\,
      R => SR(0)
    );
\ireg_reg[433]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(433),
      Q => \ireg_reg_n_1_[433]\,
      R => SR(0)
    );
\ireg_reg[434]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(434),
      Q => \ireg_reg_n_1_[434]\,
      R => SR(0)
    );
\ireg_reg[435]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(435),
      Q => \ireg_reg_n_1_[435]\,
      R => SR(0)
    );
\ireg_reg[436]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(436),
      Q => \ireg_reg_n_1_[436]\,
      R => SR(0)
    );
\ireg_reg[437]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(437),
      Q => \ireg_reg_n_1_[437]\,
      R => SR(0)
    );
\ireg_reg[438]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(438),
      Q => \ireg_reg_n_1_[438]\,
      R => SR(0)
    );
\ireg_reg[439]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(439),
      Q => \ireg_reg_n_1_[439]\,
      R => SR(0)
    );
\ireg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(43),
      Q => \ireg_reg_n_1_[43]\,
      R => SR(0)
    );
\ireg_reg[440]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(440),
      Q => \ireg_reg_n_1_[440]\,
      R => SR(0)
    );
\ireg_reg[441]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(441),
      Q => \ireg_reg_n_1_[441]\,
      R => SR(0)
    );
\ireg_reg[442]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(442),
      Q => \ireg_reg_n_1_[442]\,
      R => SR(0)
    );
\ireg_reg[443]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(443),
      Q => \ireg_reg_n_1_[443]\,
      R => SR(0)
    );
\ireg_reg[444]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(444),
      Q => \ireg_reg_n_1_[444]\,
      R => SR(0)
    );
\ireg_reg[445]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(445),
      Q => \ireg_reg_n_1_[445]\,
      R => SR(0)
    );
\ireg_reg[446]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(446),
      Q => \ireg_reg_n_1_[446]\,
      R => SR(0)
    );
\ireg_reg[447]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(447),
      Q => \ireg_reg_n_1_[447]\,
      R => SR(0)
    );
\ireg_reg[448]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(448),
      Q => \ireg_reg_n_1_[448]\,
      R => SR(0)
    );
\ireg_reg[449]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(449),
      Q => \ireg_reg_n_1_[449]\,
      R => SR(0)
    );
\ireg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(44),
      Q => \ireg_reg_n_1_[44]\,
      R => SR(0)
    );
\ireg_reg[450]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(450),
      Q => \ireg_reg_n_1_[450]\,
      R => SR(0)
    );
\ireg_reg[451]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(451),
      Q => \ireg_reg_n_1_[451]\,
      R => SR(0)
    );
\ireg_reg[452]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(452),
      Q => \ireg_reg_n_1_[452]\,
      R => SR(0)
    );
\ireg_reg[453]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(453),
      Q => \ireg_reg_n_1_[453]\,
      R => SR(0)
    );
\ireg_reg[454]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(454),
      Q => \ireg_reg_n_1_[454]\,
      R => SR(0)
    );
\ireg_reg[455]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(455),
      Q => \ireg_reg_n_1_[455]\,
      R => SR(0)
    );
\ireg_reg[456]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(456),
      Q => \ireg_reg_n_1_[456]\,
      R => SR(0)
    );
\ireg_reg[457]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(457),
      Q => \ireg_reg_n_1_[457]\,
      R => SR(0)
    );
\ireg_reg[458]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(458),
      Q => \ireg_reg_n_1_[458]\,
      R => SR(0)
    );
\ireg_reg[459]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(459),
      Q => \ireg_reg_n_1_[459]\,
      R => SR(0)
    );
\ireg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(45),
      Q => \ireg_reg_n_1_[45]\,
      R => SR(0)
    );
\ireg_reg[460]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(460),
      Q => \ireg_reg_n_1_[460]\,
      R => SR(0)
    );
\ireg_reg[461]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(461),
      Q => \ireg_reg_n_1_[461]\,
      R => SR(0)
    );
\ireg_reg[462]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(462),
      Q => \ireg_reg_n_1_[462]\,
      R => SR(0)
    );
\ireg_reg[463]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(463),
      Q => \ireg_reg_n_1_[463]\,
      R => SR(0)
    );
\ireg_reg[464]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(464),
      Q => \ireg_reg_n_1_[464]\,
      R => SR(0)
    );
\ireg_reg[465]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(465),
      Q => \ireg_reg_n_1_[465]\,
      R => SR(0)
    );
\ireg_reg[466]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(466),
      Q => \ireg_reg_n_1_[466]\,
      R => SR(0)
    );
\ireg_reg[467]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(467),
      Q => \ireg_reg_n_1_[467]\,
      R => SR(0)
    );
\ireg_reg[468]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(468),
      Q => \ireg_reg_n_1_[468]\,
      R => SR(0)
    );
\ireg_reg[469]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(469),
      Q => \ireg_reg_n_1_[469]\,
      R => SR(0)
    );
\ireg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(46),
      Q => \ireg_reg_n_1_[46]\,
      R => SR(0)
    );
\ireg_reg[470]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(470),
      Q => \ireg_reg_n_1_[470]\,
      R => SR(0)
    );
\ireg_reg[471]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(471),
      Q => \ireg_reg_n_1_[471]\,
      R => SR(0)
    );
\ireg_reg[472]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(472),
      Q => \ireg_reg_n_1_[472]\,
      R => SR(0)
    );
\ireg_reg[473]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(473),
      Q => \ireg_reg_n_1_[473]\,
      R => SR(0)
    );
\ireg_reg[474]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(474),
      Q => \ireg_reg_n_1_[474]\,
      R => SR(0)
    );
\ireg_reg[475]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(475),
      Q => \ireg_reg_n_1_[475]\,
      R => SR(0)
    );
\ireg_reg[476]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(476),
      Q => \ireg_reg_n_1_[476]\,
      R => SR(0)
    );
\ireg_reg[477]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(477),
      Q => \ireg_reg_n_1_[477]\,
      R => SR(0)
    );
\ireg_reg[478]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(478),
      Q => \ireg_reg_n_1_[478]\,
      R => SR(0)
    );
\ireg_reg[479]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(479),
      Q => \ireg_reg_n_1_[479]\,
      R => SR(0)
    );
\ireg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(47),
      Q => \ireg_reg_n_1_[47]\,
      R => SR(0)
    );
\ireg_reg[480]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(480),
      Q => \ireg_reg_n_1_[480]\,
      R => SR(0)
    );
\ireg_reg[481]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(481),
      Q => \ireg_reg_n_1_[481]\,
      R => SR(0)
    );
\ireg_reg[482]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(482),
      Q => \ireg_reg_n_1_[482]\,
      R => SR(0)
    );
\ireg_reg[483]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(483),
      Q => \ireg_reg_n_1_[483]\,
      R => SR(0)
    );
\ireg_reg[484]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(484),
      Q => \ireg_reg_n_1_[484]\,
      R => SR(0)
    );
\ireg_reg[485]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(485),
      Q => \ireg_reg_n_1_[485]\,
      R => SR(0)
    );
\ireg_reg[486]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(486),
      Q => \ireg_reg_n_1_[486]\,
      R => SR(0)
    );
\ireg_reg[487]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(487),
      Q => \ireg_reg_n_1_[487]\,
      R => SR(0)
    );
\ireg_reg[488]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(488),
      Q => \ireg_reg_n_1_[488]\,
      R => SR(0)
    );
\ireg_reg[489]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(489),
      Q => \ireg_reg_n_1_[489]\,
      R => SR(0)
    );
\ireg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(48),
      Q => \ireg_reg_n_1_[48]\,
      R => SR(0)
    );
\ireg_reg[490]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(490),
      Q => \ireg_reg_n_1_[490]\,
      R => SR(0)
    );
\ireg_reg[491]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(491),
      Q => \ireg_reg_n_1_[491]\,
      R => SR(0)
    );
\ireg_reg[492]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(492),
      Q => \ireg_reg_n_1_[492]\,
      R => SR(0)
    );
\ireg_reg[493]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(493),
      Q => \ireg_reg_n_1_[493]\,
      R => SR(0)
    );
\ireg_reg[494]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(494),
      Q => \ireg_reg_n_1_[494]\,
      R => SR(0)
    );
\ireg_reg[495]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(495),
      Q => \ireg_reg_n_1_[495]\,
      R => SR(0)
    );
\ireg_reg[496]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(496),
      Q => \ireg_reg_n_1_[496]\,
      R => SR(0)
    );
\ireg_reg[497]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(497),
      Q => \ireg_reg_n_1_[497]\,
      R => SR(0)
    );
\ireg_reg[498]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(498),
      Q => \ireg_reg_n_1_[498]\,
      R => SR(0)
    );
\ireg_reg[499]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(499),
      Q => \ireg_reg_n_1_[499]\,
      R => SR(0)
    );
\ireg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(49),
      Q => \ireg_reg_n_1_[49]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[500]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(500),
      Q => \ireg_reg_n_1_[500]\,
      R => SR(0)
    );
\ireg_reg[501]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(501),
      Q => \ireg_reg_n_1_[501]\,
      R => SR(0)
    );
\ireg_reg[502]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(502),
      Q => \ireg_reg_n_1_[502]\,
      R => SR(0)
    );
\ireg_reg[503]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(503),
      Q => \ireg_reg_n_1_[503]\,
      R => SR(0)
    );
\ireg_reg[504]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(504),
      Q => \ireg_reg_n_1_[504]\,
      R => SR(0)
    );
\ireg_reg[505]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(505),
      Q => \ireg_reg_n_1_[505]\,
      R => SR(0)
    );
\ireg_reg[506]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(506),
      Q => \ireg_reg_n_1_[506]\,
      R => SR(0)
    );
\ireg_reg[507]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(507),
      Q => \ireg_reg_n_1_[507]\,
      R => SR(0)
    );
\ireg_reg[508]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(508),
      Q => \ireg_reg_n_1_[508]\,
      R => SR(0)
    );
\ireg_reg[509]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(509),
      Q => \ireg_reg_n_1_[509]\,
      R => SR(0)
    );
\ireg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(50),
      Q => \ireg_reg_n_1_[50]\,
      R => SR(0)
    );
\ireg_reg[510]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(510),
      Q => \ireg_reg_n_1_[510]\,
      R => SR(0)
    );
\ireg_reg[511]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(511),
      Q => \ireg_reg_n_1_[511]\,
      R => SR(0)
    );
\ireg_reg[512]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(0),
      Q => \^ireg_reg[512]_2\(0),
      R => SR(0)
    );
\ireg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(51),
      Q => \ireg_reg_n_1_[51]\,
      R => SR(0)
    );
\ireg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(52),
      Q => \ireg_reg_n_1_[52]\,
      R => SR(0)
    );
\ireg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(53),
      Q => \ireg_reg_n_1_[53]\,
      R => SR(0)
    );
\ireg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(54),
      Q => \ireg_reg_n_1_[54]\,
      R => SR(0)
    );
\ireg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(55),
      Q => \ireg_reg_n_1_[55]\,
      R => SR(0)
    );
\ireg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(56),
      Q => \ireg_reg_n_1_[56]\,
      R => SR(0)
    );
\ireg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(57),
      Q => \ireg_reg_n_1_[57]\,
      R => SR(0)
    );
\ireg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(58),
      Q => \ireg_reg_n_1_[58]\,
      R => SR(0)
    );
\ireg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(59),
      Q => \ireg_reg_n_1_[59]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(60),
      Q => \ireg_reg_n_1_[60]\,
      R => SR(0)
    );
\ireg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(61),
      Q => \ireg_reg_n_1_[61]\,
      R => SR(0)
    );
\ireg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(62),
      Q => \ireg_reg_n_1_[62]\,
      R => SR(0)
    );
\ireg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(63),
      Q => \ireg_reg_n_1_[63]\,
      R => SR(0)
    );
\ireg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(64),
      Q => \ireg_reg_n_1_[64]\,
      R => SR(0)
    );
\ireg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(65),
      Q => \ireg_reg_n_1_[65]\,
      R => SR(0)
    );
\ireg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(66),
      Q => \ireg_reg_n_1_[66]\,
      R => SR(0)
    );
\ireg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(67),
      Q => \ireg_reg_n_1_[67]\,
      R => SR(0)
    );
\ireg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(68),
      Q => \ireg_reg_n_1_[68]\,
      R => SR(0)
    );
\ireg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(69),
      Q => \ireg_reg_n_1_[69]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(70),
      Q => \ireg_reg_n_1_[70]\,
      R => SR(0)
    );
\ireg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(71),
      Q => \ireg_reg_n_1_[71]\,
      R => SR(0)
    );
\ireg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(72),
      Q => \ireg_reg_n_1_[72]\,
      R => SR(0)
    );
\ireg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(73),
      Q => \ireg_reg_n_1_[73]\,
      R => SR(0)
    );
\ireg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(74),
      Q => \ireg_reg_n_1_[74]\,
      R => SR(0)
    );
\ireg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(75),
      Q => \ireg_reg_n_1_[75]\,
      R => SR(0)
    );
\ireg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(76),
      Q => \ireg_reg_n_1_[76]\,
      R => SR(0)
    );
\ireg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(77),
      Q => \ireg_reg_n_1_[77]\,
      R => SR(0)
    );
\ireg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(78),
      Q => \ireg_reg_n_1_[78]\,
      R => SR(0)
    );
\ireg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(79),
      Q => \ireg_reg_n_1_[79]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(80),
      Q => \ireg_reg_n_1_[80]\,
      R => SR(0)
    );
\ireg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(81),
      Q => \ireg_reg_n_1_[81]\,
      R => SR(0)
    );
\ireg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(82),
      Q => \ireg_reg_n_1_[82]\,
      R => SR(0)
    );
\ireg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(83),
      Q => \ireg_reg_n_1_[83]\,
      R => SR(0)
    );
\ireg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(84),
      Q => \ireg_reg_n_1_[84]\,
      R => SR(0)
    );
\ireg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(85),
      Q => \ireg_reg_n_1_[85]\,
      R => SR(0)
    );
\ireg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(86),
      Q => \ireg_reg_n_1_[86]\,
      R => SR(0)
    );
\ireg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(87),
      Q => \ireg_reg_n_1_[87]\,
      R => SR(0)
    );
\ireg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(88),
      Q => \ireg_reg_n_1_[88]\,
      R => SR(0)
    );
\ireg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(89),
      Q => \ireg_reg_n_1_[89]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(90),
      Q => \ireg_reg_n_1_[90]\,
      R => SR(0)
    );
\ireg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(91),
      Q => \ireg_reg_n_1_[91]\,
      R => SR(0)
    );
\ireg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(92),
      Q => \ireg_reg_n_1_[92]\,
      R => SR(0)
    );
\ireg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(93),
      Q => \ireg_reg_n_1_[93]\,
      R => SR(0)
    );
\ireg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(94),
      Q => \ireg_reg_n_1_[94]\,
      R => SR(0)
    );
\ireg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(95),
      Q => \ireg_reg_n_1_[95]\,
      R => SR(0)
    );
\ireg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(96),
      Q => \ireg_reg_n_1_[96]\,
      R => SR(0)
    );
\ireg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(97),
      Q => \ireg_reg_n_1_[97]\,
      R => SR(0)
    );
\ireg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(98),
      Q => \ireg_reg_n_1_[98]\,
      R => SR(0)
    );
\ireg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(99),
      Q => \ireg_reg_n_1_[99]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[511]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[511]_0\(0),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(0)
    );
\odata[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[100]\,
      I1 => \ireg_reg[511]_0\(100),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(100)
    );
\odata[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[101]\,
      I1 => \ireg_reg[511]_0\(101),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(101)
    );
\odata[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[102]\,
      I1 => \ireg_reg[511]_0\(102),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(102)
    );
\odata[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[103]\,
      I1 => \ireg_reg[511]_0\(103),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(103)
    );
\odata[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[104]\,
      I1 => \ireg_reg[511]_0\(104),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(104)
    );
\odata[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[105]\,
      I1 => \ireg_reg[511]_0\(105),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(105)
    );
\odata[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[106]\,
      I1 => \ireg_reg[511]_0\(106),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(106)
    );
\odata[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[107]\,
      I1 => \ireg_reg[511]_0\(107),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(107)
    );
\odata[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[108]\,
      I1 => \ireg_reg[511]_0\(108),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(108)
    );
\odata[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[109]\,
      I1 => \ireg_reg[511]_0\(109),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(109)
    );
\odata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[511]_0\(10),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(10)
    );
\odata[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[110]\,
      I1 => \ireg_reg[511]_0\(110),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(110)
    );
\odata[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[111]\,
      I1 => \ireg_reg[511]_0\(111),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(111)
    );
\odata[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[112]\,
      I1 => \ireg_reg[511]_0\(112),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(112)
    );
\odata[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[113]\,
      I1 => \ireg_reg[511]_0\(113),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(113)
    );
\odata[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[114]\,
      I1 => \ireg_reg[511]_0\(114),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(114)
    );
\odata[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[115]\,
      I1 => \ireg_reg[511]_0\(115),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(115)
    );
\odata[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[116]\,
      I1 => \ireg_reg[511]_0\(116),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(116)
    );
\odata[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[117]\,
      I1 => \ireg_reg[511]_0\(117),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(117)
    );
\odata[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[118]\,
      I1 => \ireg_reg[511]_0\(118),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(118)
    );
\odata[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[119]\,
      I1 => \ireg_reg[511]_0\(119),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(119)
    );
\odata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[511]_0\(11),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(11)
    );
\odata[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[120]\,
      I1 => \ireg_reg[511]_0\(120),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(120)
    );
\odata[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[121]\,
      I1 => \ireg_reg[511]_0\(121),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(121)
    );
\odata[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[122]\,
      I1 => \ireg_reg[511]_0\(122),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(122)
    );
\odata[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[123]\,
      I1 => \ireg_reg[511]_0\(123),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(123)
    );
\odata[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[124]\,
      I1 => \ireg_reg[511]_0\(124),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(124)
    );
\odata[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[125]\,
      I1 => \ireg_reg[511]_0\(125),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(125)
    );
\odata[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[126]\,
      I1 => \ireg_reg[511]_0\(126),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(126)
    );
\odata[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[127]\,
      I1 => \ireg_reg[511]_0\(127),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(127)
    );
\odata[128]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[128]\,
      I1 => \ireg_reg[511]_0\(128),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(128)
    );
\odata[129]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[129]\,
      I1 => \ireg_reg[511]_0\(129),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(129)
    );
\odata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[511]_0\(12),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(12)
    );
\odata[130]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[130]\,
      I1 => \ireg_reg[511]_0\(130),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(130)
    );
\odata[131]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[131]\,
      I1 => \ireg_reg[511]_0\(131),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(131)
    );
\odata[132]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[132]\,
      I1 => \ireg_reg[511]_0\(132),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(132)
    );
\odata[133]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[133]\,
      I1 => \ireg_reg[511]_0\(133),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(133)
    );
\odata[134]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[134]\,
      I1 => \ireg_reg[511]_0\(134),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(134)
    );
\odata[135]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[135]\,
      I1 => \ireg_reg[511]_0\(135),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(135)
    );
\odata[136]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[136]\,
      I1 => \ireg_reg[511]_0\(136),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(136)
    );
\odata[137]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[137]\,
      I1 => \ireg_reg[511]_0\(137),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(137)
    );
\odata[138]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[138]\,
      I1 => \ireg_reg[511]_0\(138),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(138)
    );
\odata[139]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[139]\,
      I1 => \ireg_reg[511]_0\(139),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(139)
    );
\odata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[511]_0\(13),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(13)
    );
\odata[140]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[140]\,
      I1 => \ireg_reg[511]_0\(140),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(140)
    );
\odata[141]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[141]\,
      I1 => \ireg_reg[511]_0\(141),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(141)
    );
\odata[142]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[142]\,
      I1 => \ireg_reg[511]_0\(142),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(142)
    );
\odata[143]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[143]\,
      I1 => \ireg_reg[511]_0\(143),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(143)
    );
\odata[144]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[144]\,
      I1 => \ireg_reg[511]_0\(144),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(144)
    );
\odata[145]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[145]\,
      I1 => \ireg_reg[511]_0\(145),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(145)
    );
\odata[146]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[146]\,
      I1 => \ireg_reg[511]_0\(146),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(146)
    );
\odata[147]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[147]\,
      I1 => \ireg_reg[511]_0\(147),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(147)
    );
\odata[148]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[148]\,
      I1 => \ireg_reg[511]_0\(148),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(148)
    );
\odata[149]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[149]\,
      I1 => \ireg_reg[511]_0\(149),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(149)
    );
\odata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[511]_0\(14),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(14)
    );
\odata[150]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[150]\,
      I1 => \ireg_reg[511]_0\(150),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(150)
    );
\odata[151]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[151]\,
      I1 => \ireg_reg[511]_0\(151),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(151)
    );
\odata[152]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[152]\,
      I1 => \ireg_reg[511]_0\(152),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(152)
    );
\odata[153]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[153]\,
      I1 => \ireg_reg[511]_0\(153),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(153)
    );
\odata[154]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[154]\,
      I1 => \ireg_reg[511]_0\(154),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(154)
    );
\odata[155]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[155]\,
      I1 => \ireg_reg[511]_0\(155),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(155)
    );
\odata[156]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[156]\,
      I1 => \ireg_reg[511]_0\(156),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(156)
    );
\odata[157]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[157]\,
      I1 => \ireg_reg[511]_0\(157),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(157)
    );
\odata[158]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[158]\,
      I1 => \ireg_reg[511]_0\(158),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(158)
    );
\odata[159]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[159]\,
      I1 => \ireg_reg[511]_0\(159),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(159)
    );
\odata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[511]_0\(15),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(15)
    );
\odata[160]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[160]\,
      I1 => \ireg_reg[511]_0\(160),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(160)
    );
\odata[161]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[161]\,
      I1 => \ireg_reg[511]_0\(161),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(161)
    );
\odata[162]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[162]\,
      I1 => \ireg_reg[511]_0\(162),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(162)
    );
\odata[163]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[163]\,
      I1 => \ireg_reg[511]_0\(163),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(163)
    );
\odata[164]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[164]\,
      I1 => \ireg_reg[511]_0\(164),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(164)
    );
\odata[165]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[165]\,
      I1 => \ireg_reg[511]_0\(165),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(165)
    );
\odata[166]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[166]\,
      I1 => \ireg_reg[511]_0\(166),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(166)
    );
\odata[167]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[167]\,
      I1 => \ireg_reg[511]_0\(167),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(167)
    );
\odata[168]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[168]\,
      I1 => \ireg_reg[511]_0\(168),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(168)
    );
\odata[169]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[169]\,
      I1 => \ireg_reg[511]_0\(169),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(169)
    );
\odata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[511]_0\(16),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(16)
    );
\odata[170]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[170]\,
      I1 => \ireg_reg[511]_0\(170),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(170)
    );
\odata[171]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[171]\,
      I1 => \ireg_reg[511]_0\(171),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(171)
    );
\odata[172]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[172]\,
      I1 => \ireg_reg[511]_0\(172),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(172)
    );
\odata[173]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[173]\,
      I1 => \ireg_reg[511]_0\(173),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(173)
    );
\odata[174]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[174]\,
      I1 => \ireg_reg[511]_0\(174),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(174)
    );
\odata[175]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[175]\,
      I1 => \ireg_reg[511]_0\(175),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(175)
    );
\odata[176]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[176]\,
      I1 => \ireg_reg[511]_0\(176),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(176)
    );
\odata[177]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[177]\,
      I1 => \ireg_reg[511]_0\(177),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(177)
    );
\odata[178]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[178]\,
      I1 => \ireg_reg[511]_0\(178),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(178)
    );
\odata[179]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[179]\,
      I1 => \ireg_reg[511]_0\(179),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(179)
    );
\odata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[511]_0\(17),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(17)
    );
\odata[180]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[180]\,
      I1 => \ireg_reg[511]_0\(180),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(180)
    );
\odata[181]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[181]\,
      I1 => \ireg_reg[511]_0\(181),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(181)
    );
\odata[182]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[182]\,
      I1 => \ireg_reg[511]_0\(182),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(182)
    );
\odata[183]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[183]\,
      I1 => \ireg_reg[511]_0\(183),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(183)
    );
\odata[184]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[184]\,
      I1 => \ireg_reg[511]_0\(184),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(184)
    );
\odata[185]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[185]\,
      I1 => \ireg_reg[511]_0\(185),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(185)
    );
\odata[186]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[186]\,
      I1 => \ireg_reg[511]_0\(186),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(186)
    );
\odata[187]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[187]\,
      I1 => \ireg_reg[511]_0\(187),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(187)
    );
\odata[188]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[188]\,
      I1 => \ireg_reg[511]_0\(188),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(188)
    );
\odata[189]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[189]\,
      I1 => \ireg_reg[511]_0\(189),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(189)
    );
\odata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[511]_0\(18),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(18)
    );
\odata[190]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[190]\,
      I1 => \ireg_reg[511]_0\(190),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(190)
    );
\odata[191]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[191]\,
      I1 => \ireg_reg[511]_0\(191),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(191)
    );
\odata[192]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[192]\,
      I1 => \ireg_reg[511]_0\(192),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(192)
    );
\odata[193]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[193]\,
      I1 => \ireg_reg[511]_0\(193),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(193)
    );
\odata[194]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[194]\,
      I1 => \ireg_reg[511]_0\(194),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(194)
    );
\odata[195]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[195]\,
      I1 => \ireg_reg[511]_0\(195),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(195)
    );
\odata[196]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[196]\,
      I1 => \ireg_reg[511]_0\(196),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(196)
    );
\odata[197]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[197]\,
      I1 => \ireg_reg[511]_0\(197),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(197)
    );
\odata[198]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[198]\,
      I1 => \ireg_reg[511]_0\(198),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(198)
    );
\odata[199]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[199]\,
      I1 => \ireg_reg[511]_0\(199),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(199)
    );
\odata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[511]_0\(19),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(19)
    );
\odata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[511]_0\(1),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(1)
    );
\odata[200]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[200]\,
      I1 => \ireg_reg[511]_0\(200),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(200)
    );
\odata[201]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[201]\,
      I1 => \ireg_reg[511]_0\(201),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(201)
    );
\odata[202]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[202]\,
      I1 => \ireg_reg[511]_0\(202),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(202)
    );
\odata[203]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[203]\,
      I1 => \ireg_reg[511]_0\(203),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(203)
    );
\odata[204]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[204]\,
      I1 => \ireg_reg[511]_0\(204),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(204)
    );
\odata[205]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[205]\,
      I1 => \ireg_reg[511]_0\(205),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(205)
    );
\odata[206]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[206]\,
      I1 => \ireg_reg[511]_0\(206),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(206)
    );
\odata[207]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[207]\,
      I1 => \ireg_reg[511]_0\(207),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(207)
    );
\odata[208]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[208]\,
      I1 => \ireg_reg[511]_0\(208),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(208)
    );
\odata[209]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[209]\,
      I1 => \ireg_reg[511]_0\(209),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(209)
    );
\odata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[511]_0\(20),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(20)
    );
\odata[210]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[210]\,
      I1 => \ireg_reg[511]_0\(210),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(210)
    );
\odata[211]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[211]\,
      I1 => \ireg_reg[511]_0\(211),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(211)
    );
\odata[212]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[212]\,
      I1 => \ireg_reg[511]_0\(212),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(212)
    );
\odata[213]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[213]\,
      I1 => \ireg_reg[511]_0\(213),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(213)
    );
\odata[214]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[214]\,
      I1 => \ireg_reg[511]_0\(214),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(214)
    );
\odata[215]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[215]\,
      I1 => \ireg_reg[511]_0\(215),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(215)
    );
\odata[216]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[216]\,
      I1 => \ireg_reg[511]_0\(216),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(216)
    );
\odata[217]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[217]\,
      I1 => \ireg_reg[511]_0\(217),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(217)
    );
\odata[218]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[218]\,
      I1 => \ireg_reg[511]_0\(218),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(218)
    );
\odata[219]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[219]\,
      I1 => \ireg_reg[511]_0\(219),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(219)
    );
\odata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[511]_0\(21),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(21)
    );
\odata[220]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[220]\,
      I1 => \ireg_reg[511]_0\(220),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(220)
    );
\odata[221]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[221]\,
      I1 => \ireg_reg[511]_0\(221),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(221)
    );
\odata[222]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[222]\,
      I1 => \ireg_reg[511]_0\(222),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(222)
    );
\odata[223]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[223]\,
      I1 => \ireg_reg[511]_0\(223),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(223)
    );
\odata[224]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[224]\,
      I1 => \ireg_reg[511]_0\(224),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(224)
    );
\odata[225]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[225]\,
      I1 => \ireg_reg[511]_0\(225),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(225)
    );
\odata[226]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[226]\,
      I1 => \ireg_reg[511]_0\(226),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(226)
    );
\odata[227]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[227]\,
      I1 => \ireg_reg[511]_0\(227),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(227)
    );
\odata[228]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[228]\,
      I1 => \ireg_reg[511]_0\(228),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(228)
    );
\odata[229]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[229]\,
      I1 => \ireg_reg[511]_0\(229),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(229)
    );
\odata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[511]_0\(22),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(22)
    );
\odata[230]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[230]\,
      I1 => \ireg_reg[511]_0\(230),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(230)
    );
\odata[231]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[231]\,
      I1 => \ireg_reg[511]_0\(231),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(231)
    );
\odata[232]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[232]\,
      I1 => \ireg_reg[511]_0\(232),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(232)
    );
\odata[233]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[233]\,
      I1 => \ireg_reg[511]_0\(233),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(233)
    );
\odata[234]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[234]\,
      I1 => \ireg_reg[511]_0\(234),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(234)
    );
\odata[235]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[235]\,
      I1 => \ireg_reg[511]_0\(235),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(235)
    );
\odata[236]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[236]\,
      I1 => \ireg_reg[511]_0\(236),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(236)
    );
\odata[237]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[237]\,
      I1 => \ireg_reg[511]_0\(237),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(237)
    );
\odata[238]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[238]\,
      I1 => \ireg_reg[511]_0\(238),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(238)
    );
\odata[239]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[239]\,
      I1 => \ireg_reg[511]_0\(239),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(239)
    );
\odata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[511]_0\(23),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(23)
    );
\odata[240]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[240]\,
      I1 => \ireg_reg[511]_0\(240),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(240)
    );
\odata[241]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[241]\,
      I1 => \ireg_reg[511]_0\(241),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(241)
    );
\odata[242]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[242]\,
      I1 => \ireg_reg[511]_0\(242),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(242)
    );
\odata[243]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[243]\,
      I1 => \ireg_reg[511]_0\(243),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(243)
    );
\odata[244]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[244]\,
      I1 => \ireg_reg[511]_0\(244),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(244)
    );
\odata[245]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[245]\,
      I1 => \ireg_reg[511]_0\(245),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(245)
    );
\odata[246]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[246]\,
      I1 => \ireg_reg[511]_0\(246),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(246)
    );
\odata[247]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[247]\,
      I1 => \ireg_reg[511]_0\(247),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(247)
    );
\odata[248]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[248]\,
      I1 => \ireg_reg[511]_0\(248),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(248)
    );
\odata[249]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[249]\,
      I1 => \ireg_reg[511]_0\(249),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(249)
    );
\odata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[511]_0\(24),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(24)
    );
\odata[250]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[250]\,
      I1 => \ireg_reg[511]_0\(250),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(250)
    );
\odata[251]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[251]\,
      I1 => \ireg_reg[511]_0\(251),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(251)
    );
\odata[252]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[252]\,
      I1 => \ireg_reg[511]_0\(252),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(252)
    );
\odata[253]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[253]\,
      I1 => \ireg_reg[511]_0\(253),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(253)
    );
\odata[254]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[254]\,
      I1 => \ireg_reg[511]_0\(254),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(254)
    );
\odata[255]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[255]\,
      I1 => \ireg_reg[511]_0\(255),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(255)
    );
\odata[256]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[256]\,
      I1 => \ireg_reg[511]_0\(256),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(256)
    );
\odata[257]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[257]\,
      I1 => \ireg_reg[511]_0\(257),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(257)
    );
\odata[258]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[258]\,
      I1 => \ireg_reg[511]_0\(258),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(258)
    );
\odata[259]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[259]\,
      I1 => \ireg_reg[511]_0\(259),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(259)
    );
\odata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[511]_0\(25),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(25)
    );
\odata[260]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[260]\,
      I1 => \ireg_reg[511]_0\(260),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(260)
    );
\odata[261]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[261]\,
      I1 => \ireg_reg[511]_0\(261),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(261)
    );
\odata[262]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[262]\,
      I1 => \ireg_reg[511]_0\(262),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(262)
    );
\odata[263]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[263]\,
      I1 => \ireg_reg[511]_0\(263),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(263)
    );
\odata[264]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[264]\,
      I1 => \ireg_reg[511]_0\(264),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(264)
    );
\odata[265]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[265]\,
      I1 => \ireg_reg[511]_0\(265),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(265)
    );
\odata[266]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[266]\,
      I1 => \ireg_reg[511]_0\(266),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(266)
    );
\odata[267]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[267]\,
      I1 => \ireg_reg[511]_0\(267),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(267)
    );
\odata[268]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[268]\,
      I1 => \ireg_reg[511]_0\(268),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(268)
    );
\odata[269]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[269]\,
      I1 => \ireg_reg[511]_0\(269),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(269)
    );
\odata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[511]_0\(26),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(26)
    );
\odata[270]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[270]\,
      I1 => \ireg_reg[511]_0\(270),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(270)
    );
\odata[271]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[271]\,
      I1 => \ireg_reg[511]_0\(271),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(271)
    );
\odata[272]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[272]\,
      I1 => \ireg_reg[511]_0\(272),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(272)
    );
\odata[273]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[273]\,
      I1 => \ireg_reg[511]_0\(273),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(273)
    );
\odata[274]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[274]\,
      I1 => \ireg_reg[511]_0\(274),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(274)
    );
\odata[275]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[275]\,
      I1 => \ireg_reg[511]_0\(275),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(275)
    );
\odata[276]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[276]\,
      I1 => \ireg_reg[511]_0\(276),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(276)
    );
\odata[277]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[277]\,
      I1 => \ireg_reg[511]_0\(277),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(277)
    );
\odata[278]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[278]\,
      I1 => \ireg_reg[511]_0\(278),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(278)
    );
\odata[279]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[279]\,
      I1 => \ireg_reg[511]_0\(279),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(279)
    );
\odata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[511]_0\(27),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(27)
    );
\odata[280]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[280]\,
      I1 => \ireg_reg[511]_0\(280),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(280)
    );
\odata[281]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[281]\,
      I1 => \ireg_reg[511]_0\(281),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(281)
    );
\odata[282]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[282]\,
      I1 => \ireg_reg[511]_0\(282),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(282)
    );
\odata[283]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[283]\,
      I1 => \ireg_reg[511]_0\(283),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(283)
    );
\odata[284]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[284]\,
      I1 => \ireg_reg[511]_0\(284),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(284)
    );
\odata[285]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[285]\,
      I1 => \ireg_reg[511]_0\(285),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(285)
    );
\odata[286]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[286]\,
      I1 => \ireg_reg[511]_0\(286),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(286)
    );
\odata[287]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[287]\,
      I1 => \ireg_reg[511]_0\(287),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(287)
    );
\odata[288]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[288]\,
      I1 => \ireg_reg[511]_0\(288),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(288)
    );
\odata[289]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[289]\,
      I1 => \ireg_reg[511]_0\(289),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(289)
    );
\odata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[511]_0\(28),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(28)
    );
\odata[290]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[290]\,
      I1 => \ireg_reg[511]_0\(290),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(290)
    );
\odata[291]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[291]\,
      I1 => \ireg_reg[511]_0\(291),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(291)
    );
\odata[292]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[292]\,
      I1 => \ireg_reg[511]_0\(292),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(292)
    );
\odata[293]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[293]\,
      I1 => \ireg_reg[511]_0\(293),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(293)
    );
\odata[294]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[294]\,
      I1 => \ireg_reg[511]_0\(294),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(294)
    );
\odata[295]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[295]\,
      I1 => \ireg_reg[511]_0\(295),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(295)
    );
\odata[296]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[296]\,
      I1 => \ireg_reg[511]_0\(296),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(296)
    );
\odata[297]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[297]\,
      I1 => \ireg_reg[511]_0\(297),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(297)
    );
\odata[298]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[298]\,
      I1 => \ireg_reg[511]_0\(298),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(298)
    );
\odata[299]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[299]\,
      I1 => \ireg_reg[511]_0\(299),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(299)
    );
\odata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[511]_0\(29),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(29)
    );
\odata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[511]_0\(2),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(2)
    );
\odata[300]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[300]\,
      I1 => \ireg_reg[511]_0\(300),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(300)
    );
\odata[301]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[301]\,
      I1 => \ireg_reg[511]_0\(301),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(301)
    );
\odata[302]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[302]\,
      I1 => \ireg_reg[511]_0\(302),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(302)
    );
\odata[303]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[303]\,
      I1 => \ireg_reg[511]_0\(303),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(303)
    );
\odata[304]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[304]\,
      I1 => \ireg_reg[511]_0\(304),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(304)
    );
\odata[305]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[305]\,
      I1 => \ireg_reg[511]_0\(305),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(305)
    );
\odata[306]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[306]\,
      I1 => \ireg_reg[511]_0\(306),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(306)
    );
\odata[307]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[307]\,
      I1 => \ireg_reg[511]_0\(307),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(307)
    );
\odata[308]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[308]\,
      I1 => \ireg_reg[511]_0\(308),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(308)
    );
\odata[309]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[309]\,
      I1 => \ireg_reg[511]_0\(309),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(309)
    );
\odata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[511]_0\(30),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(30)
    );
\odata[310]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[310]\,
      I1 => \ireg_reg[511]_0\(310),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(310)
    );
\odata[311]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[311]\,
      I1 => \ireg_reg[511]_0\(311),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(311)
    );
\odata[312]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[312]\,
      I1 => \ireg_reg[511]_0\(312),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(312)
    );
\odata[313]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[313]\,
      I1 => \ireg_reg[511]_0\(313),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(313)
    );
\odata[314]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[314]\,
      I1 => \ireg_reg[511]_0\(314),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(314)
    );
\odata[315]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[315]\,
      I1 => \ireg_reg[511]_0\(315),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(315)
    );
\odata[316]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[316]\,
      I1 => \ireg_reg[511]_0\(316),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(316)
    );
\odata[317]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[317]\,
      I1 => \ireg_reg[511]_0\(317),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(317)
    );
\odata[318]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[318]\,
      I1 => \ireg_reg[511]_0\(318),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(318)
    );
\odata[319]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[319]\,
      I1 => \ireg_reg[511]_0\(319),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(319)
    );
\odata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[511]_0\(31),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(31)
    );
\odata[320]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[320]\,
      I1 => \ireg_reg[511]_0\(320),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(320)
    );
\odata[321]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[321]\,
      I1 => \ireg_reg[511]_0\(321),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(321)
    );
\odata[322]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[322]\,
      I1 => \ireg_reg[511]_0\(322),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(322)
    );
\odata[323]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[323]\,
      I1 => \ireg_reg[511]_0\(323),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(323)
    );
\odata[324]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[324]\,
      I1 => \ireg_reg[511]_0\(324),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(324)
    );
\odata[325]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[325]\,
      I1 => \ireg_reg[511]_0\(325),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(325)
    );
\odata[326]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[326]\,
      I1 => \ireg_reg[511]_0\(326),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(326)
    );
\odata[327]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[327]\,
      I1 => \ireg_reg[511]_0\(327),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(327)
    );
\odata[328]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[328]\,
      I1 => \ireg_reg[511]_0\(328),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(328)
    );
\odata[329]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[329]\,
      I1 => \ireg_reg[511]_0\(329),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(329)
    );
\odata[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[32]\,
      I1 => \ireg_reg[511]_0\(32),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(32)
    );
\odata[330]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[330]\,
      I1 => \ireg_reg[511]_0\(330),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(330)
    );
\odata[331]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[331]\,
      I1 => \ireg_reg[511]_0\(331),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(331)
    );
\odata[332]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[332]\,
      I1 => \ireg_reg[511]_0\(332),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(332)
    );
\odata[333]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[333]\,
      I1 => \ireg_reg[511]_0\(333),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(333)
    );
\odata[334]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[334]\,
      I1 => \ireg_reg[511]_0\(334),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(334)
    );
\odata[335]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[335]\,
      I1 => \ireg_reg[511]_0\(335),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(335)
    );
\odata[336]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[336]\,
      I1 => \ireg_reg[511]_0\(336),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(336)
    );
\odata[337]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[337]\,
      I1 => \ireg_reg[511]_0\(337),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(337)
    );
\odata[338]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[338]\,
      I1 => \ireg_reg[511]_0\(338),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(338)
    );
\odata[339]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[339]\,
      I1 => \ireg_reg[511]_0\(339),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(339)
    );
\odata[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[33]\,
      I1 => \ireg_reg[511]_0\(33),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(33)
    );
\odata[340]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[340]\,
      I1 => \ireg_reg[511]_0\(340),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(340)
    );
\odata[341]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[341]\,
      I1 => \ireg_reg[511]_0\(341),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(341)
    );
\odata[342]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[342]\,
      I1 => \ireg_reg[511]_0\(342),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(342)
    );
\odata[343]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[343]\,
      I1 => \ireg_reg[511]_0\(343),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(343)
    );
\odata[344]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[344]\,
      I1 => \ireg_reg[511]_0\(344),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(344)
    );
\odata[345]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[345]\,
      I1 => \ireg_reg[511]_0\(345),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(345)
    );
\odata[346]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[346]\,
      I1 => \ireg_reg[511]_0\(346),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(346)
    );
\odata[347]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[347]\,
      I1 => \ireg_reg[511]_0\(347),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(347)
    );
\odata[348]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[348]\,
      I1 => \ireg_reg[511]_0\(348),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(348)
    );
\odata[349]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[349]\,
      I1 => \ireg_reg[511]_0\(349),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(349)
    );
\odata[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[34]\,
      I1 => \ireg_reg[511]_0\(34),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(34)
    );
\odata[350]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[350]\,
      I1 => \ireg_reg[511]_0\(350),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(350)
    );
\odata[351]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[351]\,
      I1 => \ireg_reg[511]_0\(351),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(351)
    );
\odata[352]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[352]\,
      I1 => \ireg_reg[511]_0\(352),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(352)
    );
\odata[353]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[353]\,
      I1 => \ireg_reg[511]_0\(353),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(353)
    );
\odata[354]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[354]\,
      I1 => \ireg_reg[511]_0\(354),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(354)
    );
\odata[355]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[355]\,
      I1 => \ireg_reg[511]_0\(355),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(355)
    );
\odata[356]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[356]\,
      I1 => \ireg_reg[511]_0\(356),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(356)
    );
\odata[357]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[357]\,
      I1 => \ireg_reg[511]_0\(357),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(357)
    );
\odata[358]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[358]\,
      I1 => \ireg_reg[511]_0\(358),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(358)
    );
\odata[359]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[359]\,
      I1 => \ireg_reg[511]_0\(359),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(359)
    );
\odata[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[35]\,
      I1 => \ireg_reg[511]_0\(35),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(35)
    );
\odata[360]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[360]\,
      I1 => \ireg_reg[511]_0\(360),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(360)
    );
\odata[361]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[361]\,
      I1 => \ireg_reg[511]_0\(361),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(361)
    );
\odata[362]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[362]\,
      I1 => \ireg_reg[511]_0\(362),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(362)
    );
\odata[363]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[363]\,
      I1 => \ireg_reg[511]_0\(363),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(363)
    );
\odata[364]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[364]\,
      I1 => \ireg_reg[511]_0\(364),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(364)
    );
\odata[365]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[365]\,
      I1 => \ireg_reg[511]_0\(365),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(365)
    );
\odata[366]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[366]\,
      I1 => \ireg_reg[511]_0\(366),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(366)
    );
\odata[367]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[367]\,
      I1 => \ireg_reg[511]_0\(367),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(367)
    );
\odata[368]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[368]\,
      I1 => \ireg_reg[511]_0\(368),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(368)
    );
\odata[369]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[369]\,
      I1 => \ireg_reg[511]_0\(369),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(369)
    );
\odata[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[36]\,
      I1 => \ireg_reg[511]_0\(36),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(36)
    );
\odata[370]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[370]\,
      I1 => \ireg_reg[511]_0\(370),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(370)
    );
\odata[371]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[371]\,
      I1 => \ireg_reg[511]_0\(371),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(371)
    );
\odata[372]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[372]\,
      I1 => \ireg_reg[511]_0\(372),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(372)
    );
\odata[373]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[373]\,
      I1 => \ireg_reg[511]_0\(373),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(373)
    );
\odata[374]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[374]\,
      I1 => \ireg_reg[511]_0\(374),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(374)
    );
\odata[375]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[375]\,
      I1 => \ireg_reg[511]_0\(375),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(375)
    );
\odata[376]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[376]\,
      I1 => \ireg_reg[511]_0\(376),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(376)
    );
\odata[377]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[377]\,
      I1 => \ireg_reg[511]_0\(377),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(377)
    );
\odata[378]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[378]\,
      I1 => \ireg_reg[511]_0\(378),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(378)
    );
\odata[379]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[379]\,
      I1 => \ireg_reg[511]_0\(379),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(379)
    );
\odata[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[37]\,
      I1 => \ireg_reg[511]_0\(37),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(37)
    );
\odata[380]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[380]\,
      I1 => \ireg_reg[511]_0\(380),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(380)
    );
\odata[381]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[381]\,
      I1 => \ireg_reg[511]_0\(381),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(381)
    );
\odata[382]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[382]\,
      I1 => \ireg_reg[511]_0\(382),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(382)
    );
\odata[383]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[383]\,
      I1 => \ireg_reg[511]_0\(383),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(383)
    );
\odata[384]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[384]\,
      I1 => \ireg_reg[511]_0\(384),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(384)
    );
\odata[385]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[385]\,
      I1 => \ireg_reg[511]_0\(385),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(385)
    );
\odata[386]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[386]\,
      I1 => \ireg_reg[511]_0\(386),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(386)
    );
\odata[387]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[387]\,
      I1 => \ireg_reg[511]_0\(387),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(387)
    );
\odata[388]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[388]\,
      I1 => \ireg_reg[511]_0\(388),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(388)
    );
\odata[389]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[389]\,
      I1 => \ireg_reg[511]_0\(389),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(389)
    );
\odata[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[38]\,
      I1 => \ireg_reg[511]_0\(38),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(38)
    );
\odata[390]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[390]\,
      I1 => \ireg_reg[511]_0\(390),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(390)
    );
\odata[391]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[391]\,
      I1 => \ireg_reg[511]_0\(391),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(391)
    );
\odata[392]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[392]\,
      I1 => \ireg_reg[511]_0\(392),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(392)
    );
\odata[393]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[393]\,
      I1 => \ireg_reg[511]_0\(393),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(393)
    );
\odata[394]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[394]\,
      I1 => \ireg_reg[511]_0\(394),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(394)
    );
\odata[395]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[395]\,
      I1 => \ireg_reg[511]_0\(395),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(395)
    );
\odata[396]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[396]\,
      I1 => \ireg_reg[511]_0\(396),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(396)
    );
\odata[397]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[397]\,
      I1 => \ireg_reg[511]_0\(397),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(397)
    );
\odata[398]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[398]\,
      I1 => \ireg_reg[511]_0\(398),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(398)
    );
\odata[399]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[399]\,
      I1 => \ireg_reg[511]_0\(399),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(399)
    );
\odata[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[39]\,
      I1 => \ireg_reg[511]_0\(39),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(39)
    );
\odata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[511]_0\(3),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(3)
    );
\odata[400]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[400]\,
      I1 => \ireg_reg[511]_0\(400),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(400)
    );
\odata[401]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[401]\,
      I1 => \ireg_reg[511]_0\(401),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(401)
    );
\odata[402]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[402]\,
      I1 => \ireg_reg[511]_0\(402),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(402)
    );
\odata[403]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[403]\,
      I1 => \ireg_reg[511]_0\(403),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(403)
    );
\odata[404]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[404]\,
      I1 => \ireg_reg[511]_0\(404),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(404)
    );
\odata[405]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[405]\,
      I1 => \ireg_reg[511]_0\(405),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(405)
    );
\odata[406]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[406]\,
      I1 => \ireg_reg[511]_0\(406),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(406)
    );
\odata[407]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[407]\,
      I1 => \ireg_reg[511]_0\(407),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(407)
    );
\odata[408]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[408]\,
      I1 => \ireg_reg[511]_0\(408),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(408)
    );
\odata[409]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[409]\,
      I1 => \ireg_reg[511]_0\(409),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(409)
    );
\odata[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[40]\,
      I1 => \ireg_reg[511]_0\(40),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(40)
    );
\odata[410]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[410]\,
      I1 => \ireg_reg[511]_0\(410),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(410)
    );
\odata[411]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[411]\,
      I1 => \ireg_reg[511]_0\(411),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(411)
    );
\odata[412]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[412]\,
      I1 => \ireg_reg[511]_0\(412),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(412)
    );
\odata[413]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[413]\,
      I1 => \ireg_reg[511]_0\(413),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(413)
    );
\odata[414]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[414]\,
      I1 => \ireg_reg[511]_0\(414),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(414)
    );
\odata[415]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[415]\,
      I1 => \ireg_reg[511]_0\(415),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(415)
    );
\odata[416]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[416]\,
      I1 => \ireg_reg[511]_0\(416),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(416)
    );
\odata[417]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[417]\,
      I1 => \ireg_reg[511]_0\(417),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(417)
    );
\odata[418]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[418]\,
      I1 => \ireg_reg[511]_0\(418),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(418)
    );
\odata[419]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[419]\,
      I1 => \ireg_reg[511]_0\(419),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(419)
    );
\odata[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[41]\,
      I1 => \ireg_reg[511]_0\(41),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(41)
    );
\odata[420]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[420]\,
      I1 => \ireg_reg[511]_0\(420),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(420)
    );
\odata[421]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[421]\,
      I1 => \ireg_reg[511]_0\(421),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(421)
    );
\odata[422]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[422]\,
      I1 => \ireg_reg[511]_0\(422),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(422)
    );
\odata[423]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[423]\,
      I1 => \ireg_reg[511]_0\(423),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(423)
    );
\odata[424]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[424]\,
      I1 => \ireg_reg[511]_0\(424),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(424)
    );
\odata[425]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[425]\,
      I1 => \ireg_reg[511]_0\(425),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(425)
    );
\odata[426]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[426]\,
      I1 => \ireg_reg[511]_0\(426),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(426)
    );
\odata[427]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[427]\,
      I1 => \ireg_reg[511]_0\(427),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(427)
    );
\odata[428]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[428]\,
      I1 => \ireg_reg[511]_0\(428),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(428)
    );
\odata[429]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[429]\,
      I1 => \ireg_reg[511]_0\(429),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(429)
    );
\odata[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[42]\,
      I1 => \ireg_reg[511]_0\(42),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(42)
    );
\odata[430]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[430]\,
      I1 => \ireg_reg[511]_0\(430),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(430)
    );
\odata[431]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[431]\,
      I1 => \ireg_reg[511]_0\(431),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(431)
    );
\odata[432]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[432]\,
      I1 => \ireg_reg[511]_0\(432),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(432)
    );
\odata[433]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[433]\,
      I1 => \ireg_reg[511]_0\(433),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(433)
    );
\odata[434]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[434]\,
      I1 => \ireg_reg[511]_0\(434),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(434)
    );
\odata[435]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[435]\,
      I1 => \ireg_reg[511]_0\(435),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(435)
    );
\odata[436]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[436]\,
      I1 => \ireg_reg[511]_0\(436),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(436)
    );
\odata[437]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[437]\,
      I1 => \ireg_reg[511]_0\(437),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(437)
    );
\odata[438]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[438]\,
      I1 => \ireg_reg[511]_0\(438),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(438)
    );
\odata[439]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[439]\,
      I1 => \ireg_reg[511]_0\(439),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(439)
    );
\odata[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[43]\,
      I1 => \ireg_reg[511]_0\(43),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(43)
    );
\odata[440]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[440]\,
      I1 => \ireg_reg[511]_0\(440),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(440)
    );
\odata[441]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[441]\,
      I1 => \ireg_reg[511]_0\(441),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(441)
    );
\odata[442]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[442]\,
      I1 => \ireg_reg[511]_0\(442),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(442)
    );
\odata[443]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[443]\,
      I1 => \ireg_reg[511]_0\(443),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(443)
    );
\odata[444]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[444]\,
      I1 => \ireg_reg[511]_0\(444),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(444)
    );
\odata[445]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[445]\,
      I1 => \ireg_reg[511]_0\(445),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(445)
    );
\odata[446]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[446]\,
      I1 => \ireg_reg[511]_0\(446),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(446)
    );
\odata[447]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[447]\,
      I1 => \ireg_reg[511]_0\(447),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(447)
    );
\odata[448]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[448]\,
      I1 => \ireg_reg[511]_0\(448),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(448)
    );
\odata[449]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[449]\,
      I1 => \ireg_reg[511]_0\(449),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(449)
    );
\odata[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[44]\,
      I1 => \ireg_reg[511]_0\(44),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(44)
    );
\odata[450]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[450]\,
      I1 => \ireg_reg[511]_0\(450),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(450)
    );
\odata[451]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[451]\,
      I1 => \ireg_reg[511]_0\(451),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(451)
    );
\odata[452]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[452]\,
      I1 => \ireg_reg[511]_0\(452),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(452)
    );
\odata[453]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[453]\,
      I1 => \ireg_reg[511]_0\(453),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(453)
    );
\odata[454]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[454]\,
      I1 => \ireg_reg[511]_0\(454),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(454)
    );
\odata[455]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[455]\,
      I1 => \ireg_reg[511]_0\(455),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(455)
    );
\odata[456]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[456]\,
      I1 => \ireg_reg[511]_0\(456),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(456)
    );
\odata[457]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[457]\,
      I1 => \ireg_reg[511]_0\(457),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(457)
    );
\odata[458]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[458]\,
      I1 => \ireg_reg[511]_0\(458),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(458)
    );
\odata[459]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[459]\,
      I1 => \ireg_reg[511]_0\(459),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(459)
    );
\odata[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[45]\,
      I1 => \ireg_reg[511]_0\(45),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(45)
    );
\odata[460]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[460]\,
      I1 => \ireg_reg[511]_0\(460),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(460)
    );
\odata[461]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[461]\,
      I1 => \ireg_reg[511]_0\(461),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(461)
    );
\odata[462]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[462]\,
      I1 => \ireg_reg[511]_0\(462),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(462)
    );
\odata[463]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[463]\,
      I1 => \ireg_reg[511]_0\(463),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(463)
    );
\odata[464]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[464]\,
      I1 => \ireg_reg[511]_0\(464),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(464)
    );
\odata[465]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[465]\,
      I1 => \ireg_reg[511]_0\(465),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(465)
    );
\odata[466]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[466]\,
      I1 => \ireg_reg[511]_0\(466),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(466)
    );
\odata[467]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[467]\,
      I1 => \ireg_reg[511]_0\(467),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(467)
    );
\odata[468]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[468]\,
      I1 => \ireg_reg[511]_0\(468),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(468)
    );
\odata[469]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[469]\,
      I1 => \ireg_reg[511]_0\(469),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(469)
    );
\odata[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[46]\,
      I1 => \ireg_reg[511]_0\(46),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(46)
    );
\odata[470]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[470]\,
      I1 => \ireg_reg[511]_0\(470),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(470)
    );
\odata[471]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[471]\,
      I1 => \ireg_reg[511]_0\(471),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(471)
    );
\odata[472]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[472]\,
      I1 => \ireg_reg[511]_0\(472),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(472)
    );
\odata[473]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[473]\,
      I1 => \ireg_reg[511]_0\(473),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(473)
    );
\odata[474]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[474]\,
      I1 => \ireg_reg[511]_0\(474),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(474)
    );
\odata[475]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[475]\,
      I1 => \ireg_reg[511]_0\(475),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(475)
    );
\odata[476]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[476]\,
      I1 => \ireg_reg[511]_0\(476),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(476)
    );
\odata[477]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[477]\,
      I1 => \ireg_reg[511]_0\(477),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(477)
    );
\odata[478]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[478]\,
      I1 => \ireg_reg[511]_0\(478),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(478)
    );
\odata[479]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[479]\,
      I1 => \ireg_reg[511]_0\(479),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(479)
    );
\odata[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[47]\,
      I1 => \ireg_reg[511]_0\(47),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(47)
    );
\odata[480]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[480]\,
      I1 => \ireg_reg[511]_0\(480),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(480)
    );
\odata[481]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[481]\,
      I1 => \ireg_reg[511]_0\(481),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(481)
    );
\odata[482]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[482]\,
      I1 => \ireg_reg[511]_0\(482),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(482)
    );
\odata[483]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[483]\,
      I1 => \ireg_reg[511]_0\(483),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(483)
    );
\odata[484]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[484]\,
      I1 => \ireg_reg[511]_0\(484),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(484)
    );
\odata[485]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[485]\,
      I1 => \ireg_reg[511]_0\(485),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(485)
    );
\odata[486]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[486]\,
      I1 => \ireg_reg[511]_0\(486),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(486)
    );
\odata[487]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[487]\,
      I1 => \ireg_reg[511]_0\(487),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(487)
    );
\odata[488]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[488]\,
      I1 => \ireg_reg[511]_0\(488),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(488)
    );
\odata[489]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[489]\,
      I1 => \ireg_reg[511]_0\(489),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(489)
    );
\odata[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[48]\,
      I1 => \ireg_reg[511]_0\(48),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(48)
    );
\odata[490]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[490]\,
      I1 => \ireg_reg[511]_0\(490),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(490)
    );
\odata[491]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[491]\,
      I1 => \ireg_reg[511]_0\(491),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(491)
    );
\odata[492]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[492]\,
      I1 => \ireg_reg[511]_0\(492),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(492)
    );
\odata[493]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[493]\,
      I1 => \ireg_reg[511]_0\(493),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(493)
    );
\odata[494]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[494]\,
      I1 => \ireg_reg[511]_0\(494),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(494)
    );
\odata[495]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[495]\,
      I1 => \ireg_reg[511]_0\(495),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(495)
    );
\odata[496]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[496]\,
      I1 => \ireg_reg[511]_0\(496),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(496)
    );
\odata[497]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[497]\,
      I1 => \ireg_reg[511]_0\(497),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(497)
    );
\odata[498]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[498]\,
      I1 => \ireg_reg[511]_0\(498),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(498)
    );
\odata[499]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[499]\,
      I1 => \ireg_reg[511]_0\(499),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(499)
    );
\odata[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[49]\,
      I1 => \ireg_reg[511]_0\(49),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(49)
    );
\odata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[511]_0\(4),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(4)
    );
\odata[500]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[500]\,
      I1 => \ireg_reg[511]_0\(500),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(500)
    );
\odata[501]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[501]\,
      I1 => \ireg_reg[511]_0\(501),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(501)
    );
\odata[502]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[502]\,
      I1 => \ireg_reg[511]_0\(502),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(502)
    );
\odata[503]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[503]\,
      I1 => \ireg_reg[511]_0\(503),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(503)
    );
\odata[504]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[504]\,
      I1 => \ireg_reg[511]_0\(504),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(504)
    );
\odata[505]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[505]\,
      I1 => \ireg_reg[511]_0\(505),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(505)
    );
\odata[506]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[506]\,
      I1 => \ireg_reg[511]_0\(506),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(506)
    );
\odata[507]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[507]\,
      I1 => \ireg_reg[511]_0\(507),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(507)
    );
\odata[508]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[508]\,
      I1 => \ireg_reg[511]_0\(508),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(508)
    );
\odata[509]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[509]\,
      I1 => \ireg_reg[511]_0\(509),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(509)
    );
\odata[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[50]\,
      I1 => \ireg_reg[511]_0\(50),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(50)
    );
\odata[510]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[510]\,
      I1 => \ireg_reg[511]_0\(510),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(510)
    );
\odata[511]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[511]\,
      I1 => \ireg_reg[511]_0\(511),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(511)
    );
\odata[511]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ireg_reg[512]_2\(0),
      I1 => ap_rst_n,
      O => \odata[511]_i_4_n_1\
    );
\odata[512]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^ireg_reg[512]_2\(0),
      I1 => \^ireg_reg[512]_0\,
      I2 => Q(0),
      I3 => \ireg_reg[512]_3\(0),
      O => \ireg_reg[512]_1\(512)
    );
\odata[512]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ireg_reg[512]_2\(0),
      I1 => ap_rst_n,
      O => \^ireg_reg[512]_0\
    );
\odata[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[51]\,
      I1 => \ireg_reg[511]_0\(51),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(51)
    );
\odata[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[52]\,
      I1 => \ireg_reg[511]_0\(52),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(52)
    );
\odata[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[53]\,
      I1 => \ireg_reg[511]_0\(53),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(53)
    );
\odata[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[54]\,
      I1 => \ireg_reg[511]_0\(54),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(54)
    );
\odata[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[55]\,
      I1 => \ireg_reg[511]_0\(55),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(55)
    );
\odata[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[56]\,
      I1 => \ireg_reg[511]_0\(56),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(56)
    );
\odata[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[57]\,
      I1 => \ireg_reg[511]_0\(57),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(57)
    );
\odata[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[58]\,
      I1 => \ireg_reg[511]_0\(58),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(58)
    );
\odata[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[59]\,
      I1 => \ireg_reg[511]_0\(59),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(59)
    );
\odata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[511]_0\(5),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(5)
    );
\odata[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[60]\,
      I1 => \ireg_reg[511]_0\(60),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(60)
    );
\odata[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[61]\,
      I1 => \ireg_reg[511]_0\(61),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(61)
    );
\odata[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[62]\,
      I1 => \ireg_reg[511]_0\(62),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(62)
    );
\odata[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[63]\,
      I1 => \ireg_reg[511]_0\(63),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(63)
    );
\odata[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[64]\,
      I1 => \ireg_reg[511]_0\(64),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(64)
    );
\odata[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[65]\,
      I1 => \ireg_reg[511]_0\(65),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(65)
    );
\odata[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[66]\,
      I1 => \ireg_reg[511]_0\(66),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(66)
    );
\odata[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[67]\,
      I1 => \ireg_reg[511]_0\(67),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(67)
    );
\odata[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[68]\,
      I1 => \ireg_reg[511]_0\(68),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(68)
    );
\odata[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[69]\,
      I1 => \ireg_reg[511]_0\(69),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(69)
    );
\odata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[511]_0\(6),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(6)
    );
\odata[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[70]\,
      I1 => \ireg_reg[511]_0\(70),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(70)
    );
\odata[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[71]\,
      I1 => \ireg_reg[511]_0\(71),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(71)
    );
\odata[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[72]\,
      I1 => \ireg_reg[511]_0\(72),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(72)
    );
\odata[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[73]\,
      I1 => \ireg_reg[511]_0\(73),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(73)
    );
\odata[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[74]\,
      I1 => \ireg_reg[511]_0\(74),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(74)
    );
\odata[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[75]\,
      I1 => \ireg_reg[511]_0\(75),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(75)
    );
\odata[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[76]\,
      I1 => \ireg_reg[511]_0\(76),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(76)
    );
\odata[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[77]\,
      I1 => \ireg_reg[511]_0\(77),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(77)
    );
\odata[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[78]\,
      I1 => \ireg_reg[511]_0\(78),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(78)
    );
\odata[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[79]\,
      I1 => \ireg_reg[511]_0\(79),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(79)
    );
\odata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[511]_0\(7),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(7)
    );
\odata[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[80]\,
      I1 => \ireg_reg[511]_0\(80),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(80)
    );
\odata[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[81]\,
      I1 => \ireg_reg[511]_0\(81),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(81)
    );
\odata[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[82]\,
      I1 => \ireg_reg[511]_0\(82),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(82)
    );
\odata[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[83]\,
      I1 => \ireg_reg[511]_0\(83),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(83)
    );
\odata[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[84]\,
      I1 => \ireg_reg[511]_0\(84),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(84)
    );
\odata[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[85]\,
      I1 => \ireg_reg[511]_0\(85),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(85)
    );
\odata[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[86]\,
      I1 => \ireg_reg[511]_0\(86),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(86)
    );
\odata[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[87]\,
      I1 => \ireg_reg[511]_0\(87),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(87)
    );
\odata[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[88]\,
      I1 => \ireg_reg[511]_0\(88),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(88)
    );
\odata[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[89]\,
      I1 => \ireg_reg[511]_0\(89),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(89)
    );
\odata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[511]_0\(8),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(8)
    );
\odata[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[90]\,
      I1 => \ireg_reg[511]_0\(90),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(90)
    );
\odata[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[91]\,
      I1 => \ireg_reg[511]_0\(91),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(91)
    );
\odata[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[92]\,
      I1 => \ireg_reg[511]_0\(92),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(92)
    );
\odata[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[93]\,
      I1 => \ireg_reg[511]_0\(93),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(93)
    );
\odata[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[94]\,
      I1 => \ireg_reg[511]_0\(94),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(94)
    );
\odata[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[95]\,
      I1 => \ireg_reg[511]_0\(95),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(95)
    );
\odata[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[96]\,
      I1 => \ireg_reg[511]_0\(96),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(96)
    );
\odata[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[97]\,
      I1 => \ireg_reg[511]_0\(97),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(97)
    );
\odata[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[98]\,
      I1 => \ireg_reg[511]_0\(98),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(98)
    );
\odata[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[99]\,
      I1 => \ireg_reg[511]_0\(99),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(99)
    );
\odata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[511]_0\(9),
      I2 => \odata[511]_i_4_n_1\,
      O => \ireg_reg[512]_1\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1 is
  port (
    in0_V_V_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[512]_0\ : out STD_LOGIC_VECTOR ( 512 downto 0 );
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 512 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1 : entity is "ibuf";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[100]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[101]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[102]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[103]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[104]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[105]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[106]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[107]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[108]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[109]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[110]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[111]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[112]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[113]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[114]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[115]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[116]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[117]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[118]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[119]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[120]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[121]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[122]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[123]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[124]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[125]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[126]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[127]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[128]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[129]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[130]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[131]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[132]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[133]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[134]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[135]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[136]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[137]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[138]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[139]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[140]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[141]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[142]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[143]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[144]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[145]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[146]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[147]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[148]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[149]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[150]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[151]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[152]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[153]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[154]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[155]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[156]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[157]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[158]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[159]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[160]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[161]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[162]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[163]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[164]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[165]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[166]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[167]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[168]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[169]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[170]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[171]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[172]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[173]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[174]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[175]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[176]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[177]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[178]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[179]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[180]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[181]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[182]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[183]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[184]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[185]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[186]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[187]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[188]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[189]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[190]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[191]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[192]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[193]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[194]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[195]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[196]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[197]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[198]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[199]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[200]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[201]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[202]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[203]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[204]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[205]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[206]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[207]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[208]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[209]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[210]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[211]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[212]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[213]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[214]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[215]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[216]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[217]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[218]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[219]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[220]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[221]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[222]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[223]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[224]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[225]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[226]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[227]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[228]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[229]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[230]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[231]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[232]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[233]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[234]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[235]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[236]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[237]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[238]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[239]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[240]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[241]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[242]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[243]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[244]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[245]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[246]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[247]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[248]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[249]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[250]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[251]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[252]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[253]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[254]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[255]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[256]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[257]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[258]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[259]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[260]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[261]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[262]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[263]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[264]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[265]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[266]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[267]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[268]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[269]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[270]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[271]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[272]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[273]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[274]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[275]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[276]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[277]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[278]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[279]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[280]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[281]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[282]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[283]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[284]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[285]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[286]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[287]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[288]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[289]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[290]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[291]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[292]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[293]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[294]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[295]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[296]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[297]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[298]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[299]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[300]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[301]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[302]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[303]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[304]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[305]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[306]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[307]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[308]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[309]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[310]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[311]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[312]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[313]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[314]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[315]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[316]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[317]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[318]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[319]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[320]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[321]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[322]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[323]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[324]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[325]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[326]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[327]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[328]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[329]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[32]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[330]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[331]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[332]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[333]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[334]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[335]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[336]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[337]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[338]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[339]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[33]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[340]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[341]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[342]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[343]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[344]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[345]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[346]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[347]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[348]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[349]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[34]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[350]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[351]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[352]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[353]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[354]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[355]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[356]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[357]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[358]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[359]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[35]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[360]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[361]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[362]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[363]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[364]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[365]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[366]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[367]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[368]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[369]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[36]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[370]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[371]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[372]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[373]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[374]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[375]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[376]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[377]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[378]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[379]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[37]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[380]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[381]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[382]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[383]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[384]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[385]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[386]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[387]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[388]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[389]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[38]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[390]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[391]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[392]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[393]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[394]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[395]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[396]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[397]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[398]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[399]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[39]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[400]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[401]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[402]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[403]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[404]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[405]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[406]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[407]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[408]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[409]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[40]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[410]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[411]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[412]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[413]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[414]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[415]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[416]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[417]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[418]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[419]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[41]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[420]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[421]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[422]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[423]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[424]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[425]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[426]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[427]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[428]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[429]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[42]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[430]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[431]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[432]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[433]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[434]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[435]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[436]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[437]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[438]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[439]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[43]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[440]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[441]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[442]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[443]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[444]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[445]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[446]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[447]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[448]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[449]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[44]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[450]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[451]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[452]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[453]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[454]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[455]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[456]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[457]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[458]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[459]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[45]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[460]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[461]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[462]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[463]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[464]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[465]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[466]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[467]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[468]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[469]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[46]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[470]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[471]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[472]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[473]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[474]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[475]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[476]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[477]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[478]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[479]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[47]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[480]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[481]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[482]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[483]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[484]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[485]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[486]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[487]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[488]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[489]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[48]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[490]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[491]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[492]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[493]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[494]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[495]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[496]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[497]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[498]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[499]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[49]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[500]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[501]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[502]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[503]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[504]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[505]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[506]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[507]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[508]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[509]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[50]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[510]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[511]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[51]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[52]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[53]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[54]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[55]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[56]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[57]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[58]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[59]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[60]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[61]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[62]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[63]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[64]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[65]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[66]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[67]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[68]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[69]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[70]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[71]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[72]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[73]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[74]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[75]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[76]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[77]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[78]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[79]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[80]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[81]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[82]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[83]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[84]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[85]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[86]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[87]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[88]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[89]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[90]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[91]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[92]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[93]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[94]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[95]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[96]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[97]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[98]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[99]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in0_V_V_TREADY_INST_0 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \odata[510]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \odata[511]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \odata[512]_i_2\ : label is "soft_lutpair10";
begin
  Q(0) <= \^q\(0);
in0_V_V_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => D(512),
      O => in0_V_V_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(100),
      Q => \ireg_reg_n_1_[100]\,
      R => SR(0)
    );
\ireg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(101),
      Q => \ireg_reg_n_1_[101]\,
      R => SR(0)
    );
\ireg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(102),
      Q => \ireg_reg_n_1_[102]\,
      R => SR(0)
    );
\ireg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(103),
      Q => \ireg_reg_n_1_[103]\,
      R => SR(0)
    );
\ireg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(104),
      Q => \ireg_reg_n_1_[104]\,
      R => SR(0)
    );
\ireg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(105),
      Q => \ireg_reg_n_1_[105]\,
      R => SR(0)
    );
\ireg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(106),
      Q => \ireg_reg_n_1_[106]\,
      R => SR(0)
    );
\ireg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(107),
      Q => \ireg_reg_n_1_[107]\,
      R => SR(0)
    );
\ireg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(108),
      Q => \ireg_reg_n_1_[108]\,
      R => SR(0)
    );
\ireg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(109),
      Q => \ireg_reg_n_1_[109]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(110),
      Q => \ireg_reg_n_1_[110]\,
      R => SR(0)
    );
\ireg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(111),
      Q => \ireg_reg_n_1_[111]\,
      R => SR(0)
    );
\ireg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(112),
      Q => \ireg_reg_n_1_[112]\,
      R => SR(0)
    );
\ireg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(113),
      Q => \ireg_reg_n_1_[113]\,
      R => SR(0)
    );
\ireg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(114),
      Q => \ireg_reg_n_1_[114]\,
      R => SR(0)
    );
\ireg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(115),
      Q => \ireg_reg_n_1_[115]\,
      R => SR(0)
    );
\ireg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(116),
      Q => \ireg_reg_n_1_[116]\,
      R => SR(0)
    );
\ireg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(117),
      Q => \ireg_reg_n_1_[117]\,
      R => SR(0)
    );
\ireg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(118),
      Q => \ireg_reg_n_1_[118]\,
      R => SR(0)
    );
\ireg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(119),
      Q => \ireg_reg_n_1_[119]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(120),
      Q => \ireg_reg_n_1_[120]\,
      R => SR(0)
    );
\ireg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(121),
      Q => \ireg_reg_n_1_[121]\,
      R => SR(0)
    );
\ireg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(122),
      Q => \ireg_reg_n_1_[122]\,
      R => SR(0)
    );
\ireg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(123),
      Q => \ireg_reg_n_1_[123]\,
      R => SR(0)
    );
\ireg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(124),
      Q => \ireg_reg_n_1_[124]\,
      R => SR(0)
    );
\ireg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(125),
      Q => \ireg_reg_n_1_[125]\,
      R => SR(0)
    );
\ireg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(126),
      Q => \ireg_reg_n_1_[126]\,
      R => SR(0)
    );
\ireg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(127),
      Q => \ireg_reg_n_1_[127]\,
      R => SR(0)
    );
\ireg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(128),
      Q => \ireg_reg_n_1_[128]\,
      R => SR(0)
    );
\ireg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(129),
      Q => \ireg_reg_n_1_[129]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(130),
      Q => \ireg_reg_n_1_[130]\,
      R => SR(0)
    );
\ireg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(131),
      Q => \ireg_reg_n_1_[131]\,
      R => SR(0)
    );
\ireg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(132),
      Q => \ireg_reg_n_1_[132]\,
      R => SR(0)
    );
\ireg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(133),
      Q => \ireg_reg_n_1_[133]\,
      R => SR(0)
    );
\ireg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(134),
      Q => \ireg_reg_n_1_[134]\,
      R => SR(0)
    );
\ireg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(135),
      Q => \ireg_reg_n_1_[135]\,
      R => SR(0)
    );
\ireg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(136),
      Q => \ireg_reg_n_1_[136]\,
      R => SR(0)
    );
\ireg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(137),
      Q => \ireg_reg_n_1_[137]\,
      R => SR(0)
    );
\ireg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(138),
      Q => \ireg_reg_n_1_[138]\,
      R => SR(0)
    );
\ireg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(139),
      Q => \ireg_reg_n_1_[139]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(140),
      Q => \ireg_reg_n_1_[140]\,
      R => SR(0)
    );
\ireg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(141),
      Q => \ireg_reg_n_1_[141]\,
      R => SR(0)
    );
\ireg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(142),
      Q => \ireg_reg_n_1_[142]\,
      R => SR(0)
    );
\ireg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(143),
      Q => \ireg_reg_n_1_[143]\,
      R => SR(0)
    );
\ireg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(144),
      Q => \ireg_reg_n_1_[144]\,
      R => SR(0)
    );
\ireg_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(145),
      Q => \ireg_reg_n_1_[145]\,
      R => SR(0)
    );
\ireg_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(146),
      Q => \ireg_reg_n_1_[146]\,
      R => SR(0)
    );
\ireg_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(147),
      Q => \ireg_reg_n_1_[147]\,
      R => SR(0)
    );
\ireg_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(148),
      Q => \ireg_reg_n_1_[148]\,
      R => SR(0)
    );
\ireg_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(149),
      Q => \ireg_reg_n_1_[149]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(150),
      Q => \ireg_reg_n_1_[150]\,
      R => SR(0)
    );
\ireg_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(151),
      Q => \ireg_reg_n_1_[151]\,
      R => SR(0)
    );
\ireg_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(152),
      Q => \ireg_reg_n_1_[152]\,
      R => SR(0)
    );
\ireg_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(153),
      Q => \ireg_reg_n_1_[153]\,
      R => SR(0)
    );
\ireg_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(154),
      Q => \ireg_reg_n_1_[154]\,
      R => SR(0)
    );
\ireg_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(155),
      Q => \ireg_reg_n_1_[155]\,
      R => SR(0)
    );
\ireg_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(156),
      Q => \ireg_reg_n_1_[156]\,
      R => SR(0)
    );
\ireg_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(157),
      Q => \ireg_reg_n_1_[157]\,
      R => SR(0)
    );
\ireg_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(158),
      Q => \ireg_reg_n_1_[158]\,
      R => SR(0)
    );
\ireg_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(159),
      Q => \ireg_reg_n_1_[159]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(160),
      Q => \ireg_reg_n_1_[160]\,
      R => SR(0)
    );
\ireg_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(161),
      Q => \ireg_reg_n_1_[161]\,
      R => SR(0)
    );
\ireg_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(162),
      Q => \ireg_reg_n_1_[162]\,
      R => SR(0)
    );
\ireg_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(163),
      Q => \ireg_reg_n_1_[163]\,
      R => SR(0)
    );
\ireg_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(164),
      Q => \ireg_reg_n_1_[164]\,
      R => SR(0)
    );
\ireg_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(165),
      Q => \ireg_reg_n_1_[165]\,
      R => SR(0)
    );
\ireg_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(166),
      Q => \ireg_reg_n_1_[166]\,
      R => SR(0)
    );
\ireg_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(167),
      Q => \ireg_reg_n_1_[167]\,
      R => SR(0)
    );
\ireg_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(168),
      Q => \ireg_reg_n_1_[168]\,
      R => SR(0)
    );
\ireg_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(169),
      Q => \ireg_reg_n_1_[169]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(170),
      Q => \ireg_reg_n_1_[170]\,
      R => SR(0)
    );
\ireg_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(171),
      Q => \ireg_reg_n_1_[171]\,
      R => SR(0)
    );
\ireg_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(172),
      Q => \ireg_reg_n_1_[172]\,
      R => SR(0)
    );
\ireg_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(173),
      Q => \ireg_reg_n_1_[173]\,
      R => SR(0)
    );
\ireg_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(174),
      Q => \ireg_reg_n_1_[174]\,
      R => SR(0)
    );
\ireg_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(175),
      Q => \ireg_reg_n_1_[175]\,
      R => SR(0)
    );
\ireg_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(176),
      Q => \ireg_reg_n_1_[176]\,
      R => SR(0)
    );
\ireg_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(177),
      Q => \ireg_reg_n_1_[177]\,
      R => SR(0)
    );
\ireg_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(178),
      Q => \ireg_reg_n_1_[178]\,
      R => SR(0)
    );
\ireg_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(179),
      Q => \ireg_reg_n_1_[179]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(180),
      Q => \ireg_reg_n_1_[180]\,
      R => SR(0)
    );
\ireg_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(181),
      Q => \ireg_reg_n_1_[181]\,
      R => SR(0)
    );
\ireg_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(182),
      Q => \ireg_reg_n_1_[182]\,
      R => SR(0)
    );
\ireg_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(183),
      Q => \ireg_reg_n_1_[183]\,
      R => SR(0)
    );
\ireg_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(184),
      Q => \ireg_reg_n_1_[184]\,
      R => SR(0)
    );
\ireg_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(185),
      Q => \ireg_reg_n_1_[185]\,
      R => SR(0)
    );
\ireg_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(186),
      Q => \ireg_reg_n_1_[186]\,
      R => SR(0)
    );
\ireg_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(187),
      Q => \ireg_reg_n_1_[187]\,
      R => SR(0)
    );
\ireg_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(188),
      Q => \ireg_reg_n_1_[188]\,
      R => SR(0)
    );
\ireg_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(189),
      Q => \ireg_reg_n_1_[189]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(190),
      Q => \ireg_reg_n_1_[190]\,
      R => SR(0)
    );
\ireg_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(191),
      Q => \ireg_reg_n_1_[191]\,
      R => SR(0)
    );
\ireg_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(192),
      Q => \ireg_reg_n_1_[192]\,
      R => SR(0)
    );
\ireg_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(193),
      Q => \ireg_reg_n_1_[193]\,
      R => SR(0)
    );
\ireg_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(194),
      Q => \ireg_reg_n_1_[194]\,
      R => SR(0)
    );
\ireg_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(195),
      Q => \ireg_reg_n_1_[195]\,
      R => SR(0)
    );
\ireg_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(196),
      Q => \ireg_reg_n_1_[196]\,
      R => SR(0)
    );
\ireg_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(197),
      Q => \ireg_reg_n_1_[197]\,
      R => SR(0)
    );
\ireg_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(198),
      Q => \ireg_reg_n_1_[198]\,
      R => SR(0)
    );
\ireg_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(199),
      Q => \ireg_reg_n_1_[199]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(200),
      Q => \ireg_reg_n_1_[200]\,
      R => SR(0)
    );
\ireg_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(201),
      Q => \ireg_reg_n_1_[201]\,
      R => SR(0)
    );
\ireg_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(202),
      Q => \ireg_reg_n_1_[202]\,
      R => SR(0)
    );
\ireg_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(203),
      Q => \ireg_reg_n_1_[203]\,
      R => SR(0)
    );
\ireg_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(204),
      Q => \ireg_reg_n_1_[204]\,
      R => SR(0)
    );
\ireg_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(205),
      Q => \ireg_reg_n_1_[205]\,
      R => SR(0)
    );
\ireg_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(206),
      Q => \ireg_reg_n_1_[206]\,
      R => SR(0)
    );
\ireg_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(207),
      Q => \ireg_reg_n_1_[207]\,
      R => SR(0)
    );
\ireg_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(208),
      Q => \ireg_reg_n_1_[208]\,
      R => SR(0)
    );
\ireg_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(209),
      Q => \ireg_reg_n_1_[209]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(210),
      Q => \ireg_reg_n_1_[210]\,
      R => SR(0)
    );
\ireg_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(211),
      Q => \ireg_reg_n_1_[211]\,
      R => SR(0)
    );
\ireg_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(212),
      Q => \ireg_reg_n_1_[212]\,
      R => SR(0)
    );
\ireg_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(213),
      Q => \ireg_reg_n_1_[213]\,
      R => SR(0)
    );
\ireg_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(214),
      Q => \ireg_reg_n_1_[214]\,
      R => SR(0)
    );
\ireg_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(215),
      Q => \ireg_reg_n_1_[215]\,
      R => SR(0)
    );
\ireg_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(216),
      Q => \ireg_reg_n_1_[216]\,
      R => SR(0)
    );
\ireg_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(217),
      Q => \ireg_reg_n_1_[217]\,
      R => SR(0)
    );
\ireg_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(218),
      Q => \ireg_reg_n_1_[218]\,
      R => SR(0)
    );
\ireg_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(219),
      Q => \ireg_reg_n_1_[219]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(220),
      Q => \ireg_reg_n_1_[220]\,
      R => SR(0)
    );
\ireg_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(221),
      Q => \ireg_reg_n_1_[221]\,
      R => SR(0)
    );
\ireg_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(222),
      Q => \ireg_reg_n_1_[222]\,
      R => SR(0)
    );
\ireg_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(223),
      Q => \ireg_reg_n_1_[223]\,
      R => SR(0)
    );
\ireg_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(224),
      Q => \ireg_reg_n_1_[224]\,
      R => SR(0)
    );
\ireg_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(225),
      Q => \ireg_reg_n_1_[225]\,
      R => SR(0)
    );
\ireg_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(226),
      Q => \ireg_reg_n_1_[226]\,
      R => SR(0)
    );
\ireg_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(227),
      Q => \ireg_reg_n_1_[227]\,
      R => SR(0)
    );
\ireg_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(228),
      Q => \ireg_reg_n_1_[228]\,
      R => SR(0)
    );
\ireg_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(229),
      Q => \ireg_reg_n_1_[229]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(230),
      Q => \ireg_reg_n_1_[230]\,
      R => SR(0)
    );
\ireg_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(231),
      Q => \ireg_reg_n_1_[231]\,
      R => SR(0)
    );
\ireg_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(232),
      Q => \ireg_reg_n_1_[232]\,
      R => SR(0)
    );
\ireg_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(233),
      Q => \ireg_reg_n_1_[233]\,
      R => SR(0)
    );
\ireg_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(234),
      Q => \ireg_reg_n_1_[234]\,
      R => SR(0)
    );
\ireg_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(235),
      Q => \ireg_reg_n_1_[235]\,
      R => SR(0)
    );
\ireg_reg[236]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(236),
      Q => \ireg_reg_n_1_[236]\,
      R => SR(0)
    );
\ireg_reg[237]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(237),
      Q => \ireg_reg_n_1_[237]\,
      R => SR(0)
    );
\ireg_reg[238]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(238),
      Q => \ireg_reg_n_1_[238]\,
      R => SR(0)
    );
\ireg_reg[239]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(239),
      Q => \ireg_reg_n_1_[239]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[240]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(240),
      Q => \ireg_reg_n_1_[240]\,
      R => SR(0)
    );
\ireg_reg[241]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(241),
      Q => \ireg_reg_n_1_[241]\,
      R => SR(0)
    );
\ireg_reg[242]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(242),
      Q => \ireg_reg_n_1_[242]\,
      R => SR(0)
    );
\ireg_reg[243]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(243),
      Q => \ireg_reg_n_1_[243]\,
      R => SR(0)
    );
\ireg_reg[244]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(244),
      Q => \ireg_reg_n_1_[244]\,
      R => SR(0)
    );
\ireg_reg[245]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(245),
      Q => \ireg_reg_n_1_[245]\,
      R => SR(0)
    );
\ireg_reg[246]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(246),
      Q => \ireg_reg_n_1_[246]\,
      R => SR(0)
    );
\ireg_reg[247]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(247),
      Q => \ireg_reg_n_1_[247]\,
      R => SR(0)
    );
\ireg_reg[248]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(248),
      Q => \ireg_reg_n_1_[248]\,
      R => SR(0)
    );
\ireg_reg[249]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(249),
      Q => \ireg_reg_n_1_[249]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[250]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(250),
      Q => \ireg_reg_n_1_[250]\,
      R => SR(0)
    );
\ireg_reg[251]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(251),
      Q => \ireg_reg_n_1_[251]\,
      R => SR(0)
    );
\ireg_reg[252]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(252),
      Q => \ireg_reg_n_1_[252]\,
      R => SR(0)
    );
\ireg_reg[253]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(253),
      Q => \ireg_reg_n_1_[253]\,
      R => SR(0)
    );
\ireg_reg[254]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(254),
      Q => \ireg_reg_n_1_[254]\,
      R => SR(0)
    );
\ireg_reg[255]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(255),
      Q => \ireg_reg_n_1_[255]\,
      R => SR(0)
    );
\ireg_reg[256]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(256),
      Q => \ireg_reg_n_1_[256]\,
      R => SR(0)
    );
\ireg_reg[257]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(257),
      Q => \ireg_reg_n_1_[257]\,
      R => SR(0)
    );
\ireg_reg[258]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(258),
      Q => \ireg_reg_n_1_[258]\,
      R => SR(0)
    );
\ireg_reg[259]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(259),
      Q => \ireg_reg_n_1_[259]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[260]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(260),
      Q => \ireg_reg_n_1_[260]\,
      R => SR(0)
    );
\ireg_reg[261]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(261),
      Q => \ireg_reg_n_1_[261]\,
      R => SR(0)
    );
\ireg_reg[262]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(262),
      Q => \ireg_reg_n_1_[262]\,
      R => SR(0)
    );
\ireg_reg[263]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(263),
      Q => \ireg_reg_n_1_[263]\,
      R => SR(0)
    );
\ireg_reg[264]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(264),
      Q => \ireg_reg_n_1_[264]\,
      R => SR(0)
    );
\ireg_reg[265]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(265),
      Q => \ireg_reg_n_1_[265]\,
      R => SR(0)
    );
\ireg_reg[266]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(266),
      Q => \ireg_reg_n_1_[266]\,
      R => SR(0)
    );
\ireg_reg[267]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(267),
      Q => \ireg_reg_n_1_[267]\,
      R => SR(0)
    );
\ireg_reg[268]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(268),
      Q => \ireg_reg_n_1_[268]\,
      R => SR(0)
    );
\ireg_reg[269]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(269),
      Q => \ireg_reg_n_1_[269]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[270]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(270),
      Q => \ireg_reg_n_1_[270]\,
      R => SR(0)
    );
\ireg_reg[271]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(271),
      Q => \ireg_reg_n_1_[271]\,
      R => SR(0)
    );
\ireg_reg[272]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(272),
      Q => \ireg_reg_n_1_[272]\,
      R => SR(0)
    );
\ireg_reg[273]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(273),
      Q => \ireg_reg_n_1_[273]\,
      R => SR(0)
    );
\ireg_reg[274]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(274),
      Q => \ireg_reg_n_1_[274]\,
      R => SR(0)
    );
\ireg_reg[275]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(275),
      Q => \ireg_reg_n_1_[275]\,
      R => SR(0)
    );
\ireg_reg[276]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(276),
      Q => \ireg_reg_n_1_[276]\,
      R => SR(0)
    );
\ireg_reg[277]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(277),
      Q => \ireg_reg_n_1_[277]\,
      R => SR(0)
    );
\ireg_reg[278]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(278),
      Q => \ireg_reg_n_1_[278]\,
      R => SR(0)
    );
\ireg_reg[279]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(279),
      Q => \ireg_reg_n_1_[279]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[280]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(280),
      Q => \ireg_reg_n_1_[280]\,
      R => SR(0)
    );
\ireg_reg[281]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(281),
      Q => \ireg_reg_n_1_[281]\,
      R => SR(0)
    );
\ireg_reg[282]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(282),
      Q => \ireg_reg_n_1_[282]\,
      R => SR(0)
    );
\ireg_reg[283]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(283),
      Q => \ireg_reg_n_1_[283]\,
      R => SR(0)
    );
\ireg_reg[284]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(284),
      Q => \ireg_reg_n_1_[284]\,
      R => SR(0)
    );
\ireg_reg[285]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(285),
      Q => \ireg_reg_n_1_[285]\,
      R => SR(0)
    );
\ireg_reg[286]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(286),
      Q => \ireg_reg_n_1_[286]\,
      R => SR(0)
    );
\ireg_reg[287]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(287),
      Q => \ireg_reg_n_1_[287]\,
      R => SR(0)
    );
\ireg_reg[288]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(288),
      Q => \ireg_reg_n_1_[288]\,
      R => SR(0)
    );
\ireg_reg[289]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(289),
      Q => \ireg_reg_n_1_[289]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[290]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(290),
      Q => \ireg_reg_n_1_[290]\,
      R => SR(0)
    );
\ireg_reg[291]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(291),
      Q => \ireg_reg_n_1_[291]\,
      R => SR(0)
    );
\ireg_reg[292]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(292),
      Q => \ireg_reg_n_1_[292]\,
      R => SR(0)
    );
\ireg_reg[293]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(293),
      Q => \ireg_reg_n_1_[293]\,
      R => SR(0)
    );
\ireg_reg[294]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(294),
      Q => \ireg_reg_n_1_[294]\,
      R => SR(0)
    );
\ireg_reg[295]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(295),
      Q => \ireg_reg_n_1_[295]\,
      R => SR(0)
    );
\ireg_reg[296]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(296),
      Q => \ireg_reg_n_1_[296]\,
      R => SR(0)
    );
\ireg_reg[297]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(297),
      Q => \ireg_reg_n_1_[297]\,
      R => SR(0)
    );
\ireg_reg[298]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(298),
      Q => \ireg_reg_n_1_[298]\,
      R => SR(0)
    );
\ireg_reg[299]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(299),
      Q => \ireg_reg_n_1_[299]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[300]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(300),
      Q => \ireg_reg_n_1_[300]\,
      R => SR(0)
    );
\ireg_reg[301]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(301),
      Q => \ireg_reg_n_1_[301]\,
      R => SR(0)
    );
\ireg_reg[302]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(302),
      Q => \ireg_reg_n_1_[302]\,
      R => SR(0)
    );
\ireg_reg[303]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(303),
      Q => \ireg_reg_n_1_[303]\,
      R => SR(0)
    );
\ireg_reg[304]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(304),
      Q => \ireg_reg_n_1_[304]\,
      R => SR(0)
    );
\ireg_reg[305]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(305),
      Q => \ireg_reg_n_1_[305]\,
      R => SR(0)
    );
\ireg_reg[306]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(306),
      Q => \ireg_reg_n_1_[306]\,
      R => SR(0)
    );
\ireg_reg[307]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(307),
      Q => \ireg_reg_n_1_[307]\,
      R => SR(0)
    );
\ireg_reg[308]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(308),
      Q => \ireg_reg_n_1_[308]\,
      R => SR(0)
    );
\ireg_reg[309]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(309),
      Q => \ireg_reg_n_1_[309]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[310]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(310),
      Q => \ireg_reg_n_1_[310]\,
      R => SR(0)
    );
\ireg_reg[311]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(311),
      Q => \ireg_reg_n_1_[311]\,
      R => SR(0)
    );
\ireg_reg[312]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(312),
      Q => \ireg_reg_n_1_[312]\,
      R => SR(0)
    );
\ireg_reg[313]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(313),
      Q => \ireg_reg_n_1_[313]\,
      R => SR(0)
    );
\ireg_reg[314]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(314),
      Q => \ireg_reg_n_1_[314]\,
      R => SR(0)
    );
\ireg_reg[315]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(315),
      Q => \ireg_reg_n_1_[315]\,
      R => SR(0)
    );
\ireg_reg[316]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(316),
      Q => \ireg_reg_n_1_[316]\,
      R => SR(0)
    );
\ireg_reg[317]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(317),
      Q => \ireg_reg_n_1_[317]\,
      R => SR(0)
    );
\ireg_reg[318]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(318),
      Q => \ireg_reg_n_1_[318]\,
      R => SR(0)
    );
\ireg_reg[319]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(319),
      Q => \ireg_reg_n_1_[319]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[320]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(320),
      Q => \ireg_reg_n_1_[320]\,
      R => SR(0)
    );
\ireg_reg[321]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(321),
      Q => \ireg_reg_n_1_[321]\,
      R => SR(0)
    );
\ireg_reg[322]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(322),
      Q => \ireg_reg_n_1_[322]\,
      R => SR(0)
    );
\ireg_reg[323]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(323),
      Q => \ireg_reg_n_1_[323]\,
      R => SR(0)
    );
\ireg_reg[324]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(324),
      Q => \ireg_reg_n_1_[324]\,
      R => SR(0)
    );
\ireg_reg[325]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(325),
      Q => \ireg_reg_n_1_[325]\,
      R => SR(0)
    );
\ireg_reg[326]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(326),
      Q => \ireg_reg_n_1_[326]\,
      R => SR(0)
    );
\ireg_reg[327]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(327),
      Q => \ireg_reg_n_1_[327]\,
      R => SR(0)
    );
\ireg_reg[328]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(328),
      Q => \ireg_reg_n_1_[328]\,
      R => SR(0)
    );
\ireg_reg[329]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(329),
      Q => \ireg_reg_n_1_[329]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \ireg_reg_n_1_[32]\,
      R => SR(0)
    );
\ireg_reg[330]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(330),
      Q => \ireg_reg_n_1_[330]\,
      R => SR(0)
    );
\ireg_reg[331]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(331),
      Q => \ireg_reg_n_1_[331]\,
      R => SR(0)
    );
\ireg_reg[332]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(332),
      Q => \ireg_reg_n_1_[332]\,
      R => SR(0)
    );
\ireg_reg[333]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(333),
      Q => \ireg_reg_n_1_[333]\,
      R => SR(0)
    );
\ireg_reg[334]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(334),
      Q => \ireg_reg_n_1_[334]\,
      R => SR(0)
    );
\ireg_reg[335]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(335),
      Q => \ireg_reg_n_1_[335]\,
      R => SR(0)
    );
\ireg_reg[336]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(336),
      Q => \ireg_reg_n_1_[336]\,
      R => SR(0)
    );
\ireg_reg[337]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(337),
      Q => \ireg_reg_n_1_[337]\,
      R => SR(0)
    );
\ireg_reg[338]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(338),
      Q => \ireg_reg_n_1_[338]\,
      R => SR(0)
    );
\ireg_reg[339]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(339),
      Q => \ireg_reg_n_1_[339]\,
      R => SR(0)
    );
\ireg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(33),
      Q => \ireg_reg_n_1_[33]\,
      R => SR(0)
    );
\ireg_reg[340]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(340),
      Q => \ireg_reg_n_1_[340]\,
      R => SR(0)
    );
\ireg_reg[341]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(341),
      Q => \ireg_reg_n_1_[341]\,
      R => SR(0)
    );
\ireg_reg[342]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(342),
      Q => \ireg_reg_n_1_[342]\,
      R => SR(0)
    );
\ireg_reg[343]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(343),
      Q => \ireg_reg_n_1_[343]\,
      R => SR(0)
    );
\ireg_reg[344]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(344),
      Q => \ireg_reg_n_1_[344]\,
      R => SR(0)
    );
\ireg_reg[345]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(345),
      Q => \ireg_reg_n_1_[345]\,
      R => SR(0)
    );
\ireg_reg[346]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(346),
      Q => \ireg_reg_n_1_[346]\,
      R => SR(0)
    );
\ireg_reg[347]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(347),
      Q => \ireg_reg_n_1_[347]\,
      R => SR(0)
    );
\ireg_reg[348]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(348),
      Q => \ireg_reg_n_1_[348]\,
      R => SR(0)
    );
\ireg_reg[349]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(349),
      Q => \ireg_reg_n_1_[349]\,
      R => SR(0)
    );
\ireg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(34),
      Q => \ireg_reg_n_1_[34]\,
      R => SR(0)
    );
\ireg_reg[350]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(350),
      Q => \ireg_reg_n_1_[350]\,
      R => SR(0)
    );
\ireg_reg[351]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(351),
      Q => \ireg_reg_n_1_[351]\,
      R => SR(0)
    );
\ireg_reg[352]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(352),
      Q => \ireg_reg_n_1_[352]\,
      R => SR(0)
    );
\ireg_reg[353]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(353),
      Q => \ireg_reg_n_1_[353]\,
      R => SR(0)
    );
\ireg_reg[354]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(354),
      Q => \ireg_reg_n_1_[354]\,
      R => SR(0)
    );
\ireg_reg[355]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(355),
      Q => \ireg_reg_n_1_[355]\,
      R => SR(0)
    );
\ireg_reg[356]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(356),
      Q => \ireg_reg_n_1_[356]\,
      R => SR(0)
    );
\ireg_reg[357]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(357),
      Q => \ireg_reg_n_1_[357]\,
      R => SR(0)
    );
\ireg_reg[358]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(358),
      Q => \ireg_reg_n_1_[358]\,
      R => SR(0)
    );
\ireg_reg[359]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(359),
      Q => \ireg_reg_n_1_[359]\,
      R => SR(0)
    );
\ireg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(35),
      Q => \ireg_reg_n_1_[35]\,
      R => SR(0)
    );
\ireg_reg[360]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(360),
      Q => \ireg_reg_n_1_[360]\,
      R => SR(0)
    );
\ireg_reg[361]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(361),
      Q => \ireg_reg_n_1_[361]\,
      R => SR(0)
    );
\ireg_reg[362]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(362),
      Q => \ireg_reg_n_1_[362]\,
      R => SR(0)
    );
\ireg_reg[363]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(363),
      Q => \ireg_reg_n_1_[363]\,
      R => SR(0)
    );
\ireg_reg[364]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(364),
      Q => \ireg_reg_n_1_[364]\,
      R => SR(0)
    );
\ireg_reg[365]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(365),
      Q => \ireg_reg_n_1_[365]\,
      R => SR(0)
    );
\ireg_reg[366]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(366),
      Q => \ireg_reg_n_1_[366]\,
      R => SR(0)
    );
\ireg_reg[367]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(367),
      Q => \ireg_reg_n_1_[367]\,
      R => SR(0)
    );
\ireg_reg[368]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(368),
      Q => \ireg_reg_n_1_[368]\,
      R => SR(0)
    );
\ireg_reg[369]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(369),
      Q => \ireg_reg_n_1_[369]\,
      R => SR(0)
    );
\ireg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(36),
      Q => \ireg_reg_n_1_[36]\,
      R => SR(0)
    );
\ireg_reg[370]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(370),
      Q => \ireg_reg_n_1_[370]\,
      R => SR(0)
    );
\ireg_reg[371]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(371),
      Q => \ireg_reg_n_1_[371]\,
      R => SR(0)
    );
\ireg_reg[372]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(372),
      Q => \ireg_reg_n_1_[372]\,
      R => SR(0)
    );
\ireg_reg[373]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(373),
      Q => \ireg_reg_n_1_[373]\,
      R => SR(0)
    );
\ireg_reg[374]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(374),
      Q => \ireg_reg_n_1_[374]\,
      R => SR(0)
    );
\ireg_reg[375]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(375),
      Q => \ireg_reg_n_1_[375]\,
      R => SR(0)
    );
\ireg_reg[376]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(376),
      Q => \ireg_reg_n_1_[376]\,
      R => SR(0)
    );
\ireg_reg[377]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(377),
      Q => \ireg_reg_n_1_[377]\,
      R => SR(0)
    );
\ireg_reg[378]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(378),
      Q => \ireg_reg_n_1_[378]\,
      R => SR(0)
    );
\ireg_reg[379]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(379),
      Q => \ireg_reg_n_1_[379]\,
      R => SR(0)
    );
\ireg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(37),
      Q => \ireg_reg_n_1_[37]\,
      R => SR(0)
    );
\ireg_reg[380]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(380),
      Q => \ireg_reg_n_1_[380]\,
      R => SR(0)
    );
\ireg_reg[381]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(381),
      Q => \ireg_reg_n_1_[381]\,
      R => SR(0)
    );
\ireg_reg[382]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(382),
      Q => \ireg_reg_n_1_[382]\,
      R => SR(0)
    );
\ireg_reg[383]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(383),
      Q => \ireg_reg_n_1_[383]\,
      R => SR(0)
    );
\ireg_reg[384]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(384),
      Q => \ireg_reg_n_1_[384]\,
      R => SR(0)
    );
\ireg_reg[385]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(385),
      Q => \ireg_reg_n_1_[385]\,
      R => SR(0)
    );
\ireg_reg[386]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(386),
      Q => \ireg_reg_n_1_[386]\,
      R => SR(0)
    );
\ireg_reg[387]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(387),
      Q => \ireg_reg_n_1_[387]\,
      R => SR(0)
    );
\ireg_reg[388]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(388),
      Q => \ireg_reg_n_1_[388]\,
      R => SR(0)
    );
\ireg_reg[389]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(389),
      Q => \ireg_reg_n_1_[389]\,
      R => SR(0)
    );
\ireg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(38),
      Q => \ireg_reg_n_1_[38]\,
      R => SR(0)
    );
\ireg_reg[390]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(390),
      Q => \ireg_reg_n_1_[390]\,
      R => SR(0)
    );
\ireg_reg[391]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(391),
      Q => \ireg_reg_n_1_[391]\,
      R => SR(0)
    );
\ireg_reg[392]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(392),
      Q => \ireg_reg_n_1_[392]\,
      R => SR(0)
    );
\ireg_reg[393]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(393),
      Q => \ireg_reg_n_1_[393]\,
      R => SR(0)
    );
\ireg_reg[394]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(394),
      Q => \ireg_reg_n_1_[394]\,
      R => SR(0)
    );
\ireg_reg[395]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(395),
      Q => \ireg_reg_n_1_[395]\,
      R => SR(0)
    );
\ireg_reg[396]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(396),
      Q => \ireg_reg_n_1_[396]\,
      R => SR(0)
    );
\ireg_reg[397]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(397),
      Q => \ireg_reg_n_1_[397]\,
      R => SR(0)
    );
\ireg_reg[398]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(398),
      Q => \ireg_reg_n_1_[398]\,
      R => SR(0)
    );
\ireg_reg[399]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(399),
      Q => \ireg_reg_n_1_[399]\,
      R => SR(0)
    );
\ireg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(39),
      Q => \ireg_reg_n_1_[39]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[400]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(400),
      Q => \ireg_reg_n_1_[400]\,
      R => SR(0)
    );
\ireg_reg[401]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(401),
      Q => \ireg_reg_n_1_[401]\,
      R => SR(0)
    );
\ireg_reg[402]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(402),
      Q => \ireg_reg_n_1_[402]\,
      R => SR(0)
    );
\ireg_reg[403]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(403),
      Q => \ireg_reg_n_1_[403]\,
      R => SR(0)
    );
\ireg_reg[404]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(404),
      Q => \ireg_reg_n_1_[404]\,
      R => SR(0)
    );
\ireg_reg[405]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(405),
      Q => \ireg_reg_n_1_[405]\,
      R => SR(0)
    );
\ireg_reg[406]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(406),
      Q => \ireg_reg_n_1_[406]\,
      R => SR(0)
    );
\ireg_reg[407]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(407),
      Q => \ireg_reg_n_1_[407]\,
      R => SR(0)
    );
\ireg_reg[408]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(408),
      Q => \ireg_reg_n_1_[408]\,
      R => SR(0)
    );
\ireg_reg[409]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(409),
      Q => \ireg_reg_n_1_[409]\,
      R => SR(0)
    );
\ireg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(40),
      Q => \ireg_reg_n_1_[40]\,
      R => SR(0)
    );
\ireg_reg[410]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(410),
      Q => \ireg_reg_n_1_[410]\,
      R => SR(0)
    );
\ireg_reg[411]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(411),
      Q => \ireg_reg_n_1_[411]\,
      R => SR(0)
    );
\ireg_reg[412]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(412),
      Q => \ireg_reg_n_1_[412]\,
      R => SR(0)
    );
\ireg_reg[413]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(413),
      Q => \ireg_reg_n_1_[413]\,
      R => SR(0)
    );
\ireg_reg[414]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(414),
      Q => \ireg_reg_n_1_[414]\,
      R => SR(0)
    );
\ireg_reg[415]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(415),
      Q => \ireg_reg_n_1_[415]\,
      R => SR(0)
    );
\ireg_reg[416]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(416),
      Q => \ireg_reg_n_1_[416]\,
      R => SR(0)
    );
\ireg_reg[417]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(417),
      Q => \ireg_reg_n_1_[417]\,
      R => SR(0)
    );
\ireg_reg[418]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(418),
      Q => \ireg_reg_n_1_[418]\,
      R => SR(0)
    );
\ireg_reg[419]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(419),
      Q => \ireg_reg_n_1_[419]\,
      R => SR(0)
    );
\ireg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(41),
      Q => \ireg_reg_n_1_[41]\,
      R => SR(0)
    );
\ireg_reg[420]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(420),
      Q => \ireg_reg_n_1_[420]\,
      R => SR(0)
    );
\ireg_reg[421]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(421),
      Q => \ireg_reg_n_1_[421]\,
      R => SR(0)
    );
\ireg_reg[422]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(422),
      Q => \ireg_reg_n_1_[422]\,
      R => SR(0)
    );
\ireg_reg[423]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(423),
      Q => \ireg_reg_n_1_[423]\,
      R => SR(0)
    );
\ireg_reg[424]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(424),
      Q => \ireg_reg_n_1_[424]\,
      R => SR(0)
    );
\ireg_reg[425]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(425),
      Q => \ireg_reg_n_1_[425]\,
      R => SR(0)
    );
\ireg_reg[426]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(426),
      Q => \ireg_reg_n_1_[426]\,
      R => SR(0)
    );
\ireg_reg[427]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(427),
      Q => \ireg_reg_n_1_[427]\,
      R => SR(0)
    );
\ireg_reg[428]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(428),
      Q => \ireg_reg_n_1_[428]\,
      R => SR(0)
    );
\ireg_reg[429]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(429),
      Q => \ireg_reg_n_1_[429]\,
      R => SR(0)
    );
\ireg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(42),
      Q => \ireg_reg_n_1_[42]\,
      R => SR(0)
    );
\ireg_reg[430]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(430),
      Q => \ireg_reg_n_1_[430]\,
      R => SR(0)
    );
\ireg_reg[431]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(431),
      Q => \ireg_reg_n_1_[431]\,
      R => SR(0)
    );
\ireg_reg[432]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(432),
      Q => \ireg_reg_n_1_[432]\,
      R => SR(0)
    );
\ireg_reg[433]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(433),
      Q => \ireg_reg_n_1_[433]\,
      R => SR(0)
    );
\ireg_reg[434]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(434),
      Q => \ireg_reg_n_1_[434]\,
      R => SR(0)
    );
\ireg_reg[435]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(435),
      Q => \ireg_reg_n_1_[435]\,
      R => SR(0)
    );
\ireg_reg[436]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(436),
      Q => \ireg_reg_n_1_[436]\,
      R => SR(0)
    );
\ireg_reg[437]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(437),
      Q => \ireg_reg_n_1_[437]\,
      R => SR(0)
    );
\ireg_reg[438]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(438),
      Q => \ireg_reg_n_1_[438]\,
      R => SR(0)
    );
\ireg_reg[439]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(439),
      Q => \ireg_reg_n_1_[439]\,
      R => SR(0)
    );
\ireg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(43),
      Q => \ireg_reg_n_1_[43]\,
      R => SR(0)
    );
\ireg_reg[440]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(440),
      Q => \ireg_reg_n_1_[440]\,
      R => SR(0)
    );
\ireg_reg[441]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(441),
      Q => \ireg_reg_n_1_[441]\,
      R => SR(0)
    );
\ireg_reg[442]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(442),
      Q => \ireg_reg_n_1_[442]\,
      R => SR(0)
    );
\ireg_reg[443]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(443),
      Q => \ireg_reg_n_1_[443]\,
      R => SR(0)
    );
\ireg_reg[444]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(444),
      Q => \ireg_reg_n_1_[444]\,
      R => SR(0)
    );
\ireg_reg[445]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(445),
      Q => \ireg_reg_n_1_[445]\,
      R => SR(0)
    );
\ireg_reg[446]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(446),
      Q => \ireg_reg_n_1_[446]\,
      R => SR(0)
    );
\ireg_reg[447]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(447),
      Q => \ireg_reg_n_1_[447]\,
      R => SR(0)
    );
\ireg_reg[448]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(448),
      Q => \ireg_reg_n_1_[448]\,
      R => SR(0)
    );
\ireg_reg[449]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(449),
      Q => \ireg_reg_n_1_[449]\,
      R => SR(0)
    );
\ireg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(44),
      Q => \ireg_reg_n_1_[44]\,
      R => SR(0)
    );
\ireg_reg[450]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(450),
      Q => \ireg_reg_n_1_[450]\,
      R => SR(0)
    );
\ireg_reg[451]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(451),
      Q => \ireg_reg_n_1_[451]\,
      R => SR(0)
    );
\ireg_reg[452]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(452),
      Q => \ireg_reg_n_1_[452]\,
      R => SR(0)
    );
\ireg_reg[453]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(453),
      Q => \ireg_reg_n_1_[453]\,
      R => SR(0)
    );
\ireg_reg[454]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(454),
      Q => \ireg_reg_n_1_[454]\,
      R => SR(0)
    );
\ireg_reg[455]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(455),
      Q => \ireg_reg_n_1_[455]\,
      R => SR(0)
    );
\ireg_reg[456]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(456),
      Q => \ireg_reg_n_1_[456]\,
      R => SR(0)
    );
\ireg_reg[457]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(457),
      Q => \ireg_reg_n_1_[457]\,
      R => SR(0)
    );
\ireg_reg[458]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(458),
      Q => \ireg_reg_n_1_[458]\,
      R => SR(0)
    );
\ireg_reg[459]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(459),
      Q => \ireg_reg_n_1_[459]\,
      R => SR(0)
    );
\ireg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(45),
      Q => \ireg_reg_n_1_[45]\,
      R => SR(0)
    );
\ireg_reg[460]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(460),
      Q => \ireg_reg_n_1_[460]\,
      R => SR(0)
    );
\ireg_reg[461]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(461),
      Q => \ireg_reg_n_1_[461]\,
      R => SR(0)
    );
\ireg_reg[462]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(462),
      Q => \ireg_reg_n_1_[462]\,
      R => SR(0)
    );
\ireg_reg[463]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(463),
      Q => \ireg_reg_n_1_[463]\,
      R => SR(0)
    );
\ireg_reg[464]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(464),
      Q => \ireg_reg_n_1_[464]\,
      R => SR(0)
    );
\ireg_reg[465]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(465),
      Q => \ireg_reg_n_1_[465]\,
      R => SR(0)
    );
\ireg_reg[466]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(466),
      Q => \ireg_reg_n_1_[466]\,
      R => SR(0)
    );
\ireg_reg[467]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(467),
      Q => \ireg_reg_n_1_[467]\,
      R => SR(0)
    );
\ireg_reg[468]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(468),
      Q => \ireg_reg_n_1_[468]\,
      R => SR(0)
    );
\ireg_reg[469]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(469),
      Q => \ireg_reg_n_1_[469]\,
      R => SR(0)
    );
\ireg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(46),
      Q => \ireg_reg_n_1_[46]\,
      R => SR(0)
    );
\ireg_reg[470]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(470),
      Q => \ireg_reg_n_1_[470]\,
      R => SR(0)
    );
\ireg_reg[471]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(471),
      Q => \ireg_reg_n_1_[471]\,
      R => SR(0)
    );
\ireg_reg[472]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(472),
      Q => \ireg_reg_n_1_[472]\,
      R => SR(0)
    );
\ireg_reg[473]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(473),
      Q => \ireg_reg_n_1_[473]\,
      R => SR(0)
    );
\ireg_reg[474]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(474),
      Q => \ireg_reg_n_1_[474]\,
      R => SR(0)
    );
\ireg_reg[475]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(475),
      Q => \ireg_reg_n_1_[475]\,
      R => SR(0)
    );
\ireg_reg[476]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(476),
      Q => \ireg_reg_n_1_[476]\,
      R => SR(0)
    );
\ireg_reg[477]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(477),
      Q => \ireg_reg_n_1_[477]\,
      R => SR(0)
    );
\ireg_reg[478]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(478),
      Q => \ireg_reg_n_1_[478]\,
      R => SR(0)
    );
\ireg_reg[479]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(479),
      Q => \ireg_reg_n_1_[479]\,
      R => SR(0)
    );
\ireg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(47),
      Q => \ireg_reg_n_1_[47]\,
      R => SR(0)
    );
\ireg_reg[480]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(480),
      Q => \ireg_reg_n_1_[480]\,
      R => SR(0)
    );
\ireg_reg[481]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(481),
      Q => \ireg_reg_n_1_[481]\,
      R => SR(0)
    );
\ireg_reg[482]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(482),
      Q => \ireg_reg_n_1_[482]\,
      R => SR(0)
    );
\ireg_reg[483]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(483),
      Q => \ireg_reg_n_1_[483]\,
      R => SR(0)
    );
\ireg_reg[484]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(484),
      Q => \ireg_reg_n_1_[484]\,
      R => SR(0)
    );
\ireg_reg[485]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(485),
      Q => \ireg_reg_n_1_[485]\,
      R => SR(0)
    );
\ireg_reg[486]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(486),
      Q => \ireg_reg_n_1_[486]\,
      R => SR(0)
    );
\ireg_reg[487]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(487),
      Q => \ireg_reg_n_1_[487]\,
      R => SR(0)
    );
\ireg_reg[488]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(488),
      Q => \ireg_reg_n_1_[488]\,
      R => SR(0)
    );
\ireg_reg[489]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(489),
      Q => \ireg_reg_n_1_[489]\,
      R => SR(0)
    );
\ireg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(48),
      Q => \ireg_reg_n_1_[48]\,
      R => SR(0)
    );
\ireg_reg[490]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(490),
      Q => \ireg_reg_n_1_[490]\,
      R => SR(0)
    );
\ireg_reg[491]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(491),
      Q => \ireg_reg_n_1_[491]\,
      R => SR(0)
    );
\ireg_reg[492]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(492),
      Q => \ireg_reg_n_1_[492]\,
      R => SR(0)
    );
\ireg_reg[493]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(493),
      Q => \ireg_reg_n_1_[493]\,
      R => SR(0)
    );
\ireg_reg[494]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(494),
      Q => \ireg_reg_n_1_[494]\,
      R => SR(0)
    );
\ireg_reg[495]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(495),
      Q => \ireg_reg_n_1_[495]\,
      R => SR(0)
    );
\ireg_reg[496]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(496),
      Q => \ireg_reg_n_1_[496]\,
      R => SR(0)
    );
\ireg_reg[497]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(497),
      Q => \ireg_reg_n_1_[497]\,
      R => SR(0)
    );
\ireg_reg[498]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(498),
      Q => \ireg_reg_n_1_[498]\,
      R => SR(0)
    );
\ireg_reg[499]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(499),
      Q => \ireg_reg_n_1_[499]\,
      R => SR(0)
    );
\ireg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(49),
      Q => \ireg_reg_n_1_[49]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[500]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(500),
      Q => \ireg_reg_n_1_[500]\,
      R => SR(0)
    );
\ireg_reg[501]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(501),
      Q => \ireg_reg_n_1_[501]\,
      R => SR(0)
    );
\ireg_reg[502]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(502),
      Q => \ireg_reg_n_1_[502]\,
      R => SR(0)
    );
\ireg_reg[503]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(503),
      Q => \ireg_reg_n_1_[503]\,
      R => SR(0)
    );
\ireg_reg[504]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(504),
      Q => \ireg_reg_n_1_[504]\,
      R => SR(0)
    );
\ireg_reg[505]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(505),
      Q => \ireg_reg_n_1_[505]\,
      R => SR(0)
    );
\ireg_reg[506]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(506),
      Q => \ireg_reg_n_1_[506]\,
      R => SR(0)
    );
\ireg_reg[507]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(507),
      Q => \ireg_reg_n_1_[507]\,
      R => SR(0)
    );
\ireg_reg[508]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(508),
      Q => \ireg_reg_n_1_[508]\,
      R => SR(0)
    );
\ireg_reg[509]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(509),
      Q => \ireg_reg_n_1_[509]\,
      R => SR(0)
    );
\ireg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(50),
      Q => \ireg_reg_n_1_[50]\,
      R => SR(0)
    );
\ireg_reg[510]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(510),
      Q => \ireg_reg_n_1_[510]\,
      R => SR(0)
    );
\ireg_reg[511]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(511),
      Q => \ireg_reg_n_1_[511]\,
      R => SR(0)
    );
\ireg_reg[512]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(512),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(51),
      Q => \ireg_reg_n_1_[51]\,
      R => SR(0)
    );
\ireg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(52),
      Q => \ireg_reg_n_1_[52]\,
      R => SR(0)
    );
\ireg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(53),
      Q => \ireg_reg_n_1_[53]\,
      R => SR(0)
    );
\ireg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(54),
      Q => \ireg_reg_n_1_[54]\,
      R => SR(0)
    );
\ireg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(55),
      Q => \ireg_reg_n_1_[55]\,
      R => SR(0)
    );
\ireg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(56),
      Q => \ireg_reg_n_1_[56]\,
      R => SR(0)
    );
\ireg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(57),
      Q => \ireg_reg_n_1_[57]\,
      R => SR(0)
    );
\ireg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(58),
      Q => \ireg_reg_n_1_[58]\,
      R => SR(0)
    );
\ireg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(59),
      Q => \ireg_reg_n_1_[59]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(60),
      Q => \ireg_reg_n_1_[60]\,
      R => SR(0)
    );
\ireg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(61),
      Q => \ireg_reg_n_1_[61]\,
      R => SR(0)
    );
\ireg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(62),
      Q => \ireg_reg_n_1_[62]\,
      R => SR(0)
    );
\ireg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(63),
      Q => \ireg_reg_n_1_[63]\,
      R => SR(0)
    );
\ireg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(64),
      Q => \ireg_reg_n_1_[64]\,
      R => SR(0)
    );
\ireg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(65),
      Q => \ireg_reg_n_1_[65]\,
      R => SR(0)
    );
\ireg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(66),
      Q => \ireg_reg_n_1_[66]\,
      R => SR(0)
    );
\ireg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(67),
      Q => \ireg_reg_n_1_[67]\,
      R => SR(0)
    );
\ireg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(68),
      Q => \ireg_reg_n_1_[68]\,
      R => SR(0)
    );
\ireg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(69),
      Q => \ireg_reg_n_1_[69]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(70),
      Q => \ireg_reg_n_1_[70]\,
      R => SR(0)
    );
\ireg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(71),
      Q => \ireg_reg_n_1_[71]\,
      R => SR(0)
    );
\ireg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(72),
      Q => \ireg_reg_n_1_[72]\,
      R => SR(0)
    );
\ireg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(73),
      Q => \ireg_reg_n_1_[73]\,
      R => SR(0)
    );
\ireg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(74),
      Q => \ireg_reg_n_1_[74]\,
      R => SR(0)
    );
\ireg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(75),
      Q => \ireg_reg_n_1_[75]\,
      R => SR(0)
    );
\ireg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(76),
      Q => \ireg_reg_n_1_[76]\,
      R => SR(0)
    );
\ireg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(77),
      Q => \ireg_reg_n_1_[77]\,
      R => SR(0)
    );
\ireg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(78),
      Q => \ireg_reg_n_1_[78]\,
      R => SR(0)
    );
\ireg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(79),
      Q => \ireg_reg_n_1_[79]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(80),
      Q => \ireg_reg_n_1_[80]\,
      R => SR(0)
    );
\ireg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(81),
      Q => \ireg_reg_n_1_[81]\,
      R => SR(0)
    );
\ireg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(82),
      Q => \ireg_reg_n_1_[82]\,
      R => SR(0)
    );
\ireg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(83),
      Q => \ireg_reg_n_1_[83]\,
      R => SR(0)
    );
\ireg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(84),
      Q => \ireg_reg_n_1_[84]\,
      R => SR(0)
    );
\ireg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(85),
      Q => \ireg_reg_n_1_[85]\,
      R => SR(0)
    );
\ireg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(86),
      Q => \ireg_reg_n_1_[86]\,
      R => SR(0)
    );
\ireg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(87),
      Q => \ireg_reg_n_1_[87]\,
      R => SR(0)
    );
\ireg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(88),
      Q => \ireg_reg_n_1_[88]\,
      R => SR(0)
    );
\ireg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(89),
      Q => \ireg_reg_n_1_[89]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(90),
      Q => \ireg_reg_n_1_[90]\,
      R => SR(0)
    );
\ireg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(91),
      Q => \ireg_reg_n_1_[91]\,
      R => SR(0)
    );
\ireg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(92),
      Q => \ireg_reg_n_1_[92]\,
      R => SR(0)
    );
\ireg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(93),
      Q => \ireg_reg_n_1_[93]\,
      R => SR(0)
    );
\ireg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(94),
      Q => \ireg_reg_n_1_[94]\,
      R => SR(0)
    );
\ireg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(95),
      Q => \ireg_reg_n_1_[95]\,
      R => SR(0)
    );
\ireg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(96),
      Q => \ireg_reg_n_1_[96]\,
      R => SR(0)
    );
\ireg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(97),
      Q => \ireg_reg_n_1_[97]\,
      R => SR(0)
    );
\ireg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(98),
      Q => \ireg_reg_n_1_[98]\,
      R => SR(0)
    );
\ireg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(99),
      Q => \ireg_reg_n_1_[99]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[0]\,
      I3 => D(0),
      O => \ireg_reg[512]_0\(0)
    );
\odata[100]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[100]\,
      I3 => D(100),
      O => \ireg_reg[512]_0\(100)
    );
\odata[101]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[101]\,
      I3 => D(101),
      O => \ireg_reg[512]_0\(101)
    );
\odata[102]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[102]\,
      I3 => D(102),
      O => \ireg_reg[512]_0\(102)
    );
\odata[103]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[103]\,
      I3 => D(103),
      O => \ireg_reg[512]_0\(103)
    );
\odata[104]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[104]\,
      I3 => D(104),
      O => \ireg_reg[512]_0\(104)
    );
\odata[105]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[105]\,
      I3 => D(105),
      O => \ireg_reg[512]_0\(105)
    );
\odata[106]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[106]\,
      I3 => D(106),
      O => \ireg_reg[512]_0\(106)
    );
\odata[107]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[107]\,
      I3 => D(107),
      O => \ireg_reg[512]_0\(107)
    );
\odata[108]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[108]\,
      I3 => D(108),
      O => \ireg_reg[512]_0\(108)
    );
\odata[109]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[109]\,
      I3 => D(109),
      O => \ireg_reg[512]_0\(109)
    );
\odata[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[10]\,
      I3 => D(10),
      O => \ireg_reg[512]_0\(10)
    );
\odata[110]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[110]\,
      I3 => D(110),
      O => \ireg_reg[512]_0\(110)
    );
\odata[111]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[111]\,
      I3 => D(111),
      O => \ireg_reg[512]_0\(111)
    );
\odata[112]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[112]\,
      I3 => D(112),
      O => \ireg_reg[512]_0\(112)
    );
\odata[113]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[113]\,
      I3 => D(113),
      O => \ireg_reg[512]_0\(113)
    );
\odata[114]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[114]\,
      I3 => D(114),
      O => \ireg_reg[512]_0\(114)
    );
\odata[115]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[115]\,
      I3 => D(115),
      O => \ireg_reg[512]_0\(115)
    );
\odata[116]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[116]\,
      I3 => D(116),
      O => \ireg_reg[512]_0\(116)
    );
\odata[117]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[117]\,
      I3 => D(117),
      O => \ireg_reg[512]_0\(117)
    );
\odata[118]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[118]\,
      I3 => D(118),
      O => \ireg_reg[512]_0\(118)
    );
\odata[119]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[119]\,
      I3 => D(119),
      O => \ireg_reg[512]_0\(119)
    );
\odata[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[11]\,
      I3 => D(11),
      O => \ireg_reg[512]_0\(11)
    );
\odata[120]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[120]\,
      I3 => D(120),
      O => \ireg_reg[512]_0\(120)
    );
\odata[121]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[121]\,
      I3 => D(121),
      O => \ireg_reg[512]_0\(121)
    );
\odata[122]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[122]\,
      I3 => D(122),
      O => \ireg_reg[512]_0\(122)
    );
\odata[123]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[123]\,
      I3 => D(123),
      O => \ireg_reg[512]_0\(123)
    );
\odata[124]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[124]\,
      I3 => D(124),
      O => \ireg_reg[512]_0\(124)
    );
\odata[125]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[125]\,
      I3 => D(125),
      O => \ireg_reg[512]_0\(125)
    );
\odata[126]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[126]\,
      I3 => D(126),
      O => \ireg_reg[512]_0\(126)
    );
\odata[127]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[127]\,
      I3 => D(127),
      O => \ireg_reg[512]_0\(127)
    );
\odata[128]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[128]\,
      I3 => D(128),
      O => \ireg_reg[512]_0\(128)
    );
\odata[129]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[129]\,
      I3 => D(129),
      O => \ireg_reg[512]_0\(129)
    );
\odata[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[12]\,
      I3 => D(12),
      O => \ireg_reg[512]_0\(12)
    );
\odata[130]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[130]\,
      I3 => D(130),
      O => \ireg_reg[512]_0\(130)
    );
\odata[131]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[131]\,
      I3 => D(131),
      O => \ireg_reg[512]_0\(131)
    );
\odata[132]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[132]\,
      I3 => D(132),
      O => \ireg_reg[512]_0\(132)
    );
\odata[133]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[133]\,
      I3 => D(133),
      O => \ireg_reg[512]_0\(133)
    );
\odata[134]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[134]\,
      I3 => D(134),
      O => \ireg_reg[512]_0\(134)
    );
\odata[135]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[135]\,
      I3 => D(135),
      O => \ireg_reg[512]_0\(135)
    );
\odata[136]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[136]\,
      I3 => D(136),
      O => \ireg_reg[512]_0\(136)
    );
\odata[137]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[137]\,
      I3 => D(137),
      O => \ireg_reg[512]_0\(137)
    );
\odata[138]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[138]\,
      I3 => D(138),
      O => \ireg_reg[512]_0\(138)
    );
\odata[139]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[139]\,
      I3 => D(139),
      O => \ireg_reg[512]_0\(139)
    );
\odata[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[13]\,
      I3 => D(13),
      O => \ireg_reg[512]_0\(13)
    );
\odata[140]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[140]\,
      I3 => D(140),
      O => \ireg_reg[512]_0\(140)
    );
\odata[141]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[141]\,
      I3 => D(141),
      O => \ireg_reg[512]_0\(141)
    );
\odata[142]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[142]\,
      I3 => D(142),
      O => \ireg_reg[512]_0\(142)
    );
\odata[143]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[143]\,
      I3 => D(143),
      O => \ireg_reg[512]_0\(143)
    );
\odata[144]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[144]\,
      I3 => D(144),
      O => \ireg_reg[512]_0\(144)
    );
\odata[145]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[145]\,
      I3 => D(145),
      O => \ireg_reg[512]_0\(145)
    );
\odata[146]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[146]\,
      I3 => D(146),
      O => \ireg_reg[512]_0\(146)
    );
\odata[147]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[147]\,
      I3 => D(147),
      O => \ireg_reg[512]_0\(147)
    );
\odata[148]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[148]\,
      I3 => D(148),
      O => \ireg_reg[512]_0\(148)
    );
\odata[149]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[149]\,
      I3 => D(149),
      O => \ireg_reg[512]_0\(149)
    );
\odata[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[14]\,
      I3 => D(14),
      O => \ireg_reg[512]_0\(14)
    );
\odata[150]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[150]\,
      I3 => D(150),
      O => \ireg_reg[512]_0\(150)
    );
\odata[151]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[151]\,
      I3 => D(151),
      O => \ireg_reg[512]_0\(151)
    );
\odata[152]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[152]\,
      I3 => D(152),
      O => \ireg_reg[512]_0\(152)
    );
\odata[153]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[153]\,
      I3 => D(153),
      O => \ireg_reg[512]_0\(153)
    );
\odata[154]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[154]\,
      I3 => D(154),
      O => \ireg_reg[512]_0\(154)
    );
\odata[155]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[155]\,
      I3 => D(155),
      O => \ireg_reg[512]_0\(155)
    );
\odata[156]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[156]\,
      I3 => D(156),
      O => \ireg_reg[512]_0\(156)
    );
\odata[157]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[157]\,
      I3 => D(157),
      O => \ireg_reg[512]_0\(157)
    );
\odata[158]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[158]\,
      I3 => D(158),
      O => \ireg_reg[512]_0\(158)
    );
\odata[159]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[159]\,
      I3 => D(159),
      O => \ireg_reg[512]_0\(159)
    );
\odata[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[15]\,
      I3 => D(15),
      O => \ireg_reg[512]_0\(15)
    );
\odata[160]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[160]\,
      I3 => D(160),
      O => \ireg_reg[512]_0\(160)
    );
\odata[161]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[161]\,
      I3 => D(161),
      O => \ireg_reg[512]_0\(161)
    );
\odata[162]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[162]\,
      I3 => D(162),
      O => \ireg_reg[512]_0\(162)
    );
\odata[163]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[163]\,
      I3 => D(163),
      O => \ireg_reg[512]_0\(163)
    );
\odata[164]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[164]\,
      I3 => D(164),
      O => \ireg_reg[512]_0\(164)
    );
\odata[165]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[165]\,
      I3 => D(165),
      O => \ireg_reg[512]_0\(165)
    );
\odata[166]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[166]\,
      I3 => D(166),
      O => \ireg_reg[512]_0\(166)
    );
\odata[167]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[167]\,
      I3 => D(167),
      O => \ireg_reg[512]_0\(167)
    );
\odata[168]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[168]\,
      I3 => D(168),
      O => \ireg_reg[512]_0\(168)
    );
\odata[169]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[169]\,
      I3 => D(169),
      O => \ireg_reg[512]_0\(169)
    );
\odata[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[16]\,
      I3 => D(16),
      O => \ireg_reg[512]_0\(16)
    );
\odata[170]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[170]\,
      I3 => D(170),
      O => \ireg_reg[512]_0\(170)
    );
\odata[171]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[171]\,
      I3 => D(171),
      O => \ireg_reg[512]_0\(171)
    );
\odata[172]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[172]\,
      I3 => D(172),
      O => \ireg_reg[512]_0\(172)
    );
\odata[173]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[173]\,
      I3 => D(173),
      O => \ireg_reg[512]_0\(173)
    );
\odata[174]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[174]\,
      I3 => D(174),
      O => \ireg_reg[512]_0\(174)
    );
\odata[175]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[175]\,
      I3 => D(175),
      O => \ireg_reg[512]_0\(175)
    );
\odata[176]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[176]\,
      I3 => D(176),
      O => \ireg_reg[512]_0\(176)
    );
\odata[177]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[177]\,
      I3 => D(177),
      O => \ireg_reg[512]_0\(177)
    );
\odata[178]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[178]\,
      I3 => D(178),
      O => \ireg_reg[512]_0\(178)
    );
\odata[179]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[179]\,
      I3 => D(179),
      O => \ireg_reg[512]_0\(179)
    );
\odata[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[17]\,
      I3 => D(17),
      O => \ireg_reg[512]_0\(17)
    );
\odata[180]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[180]\,
      I3 => D(180),
      O => \ireg_reg[512]_0\(180)
    );
\odata[181]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[181]\,
      I3 => D(181),
      O => \ireg_reg[512]_0\(181)
    );
\odata[182]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[182]\,
      I3 => D(182),
      O => \ireg_reg[512]_0\(182)
    );
\odata[183]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[183]\,
      I3 => D(183),
      O => \ireg_reg[512]_0\(183)
    );
\odata[184]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[184]\,
      I3 => D(184),
      O => \ireg_reg[512]_0\(184)
    );
\odata[185]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[185]\,
      I3 => D(185),
      O => \ireg_reg[512]_0\(185)
    );
\odata[186]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[186]\,
      I3 => D(186),
      O => \ireg_reg[512]_0\(186)
    );
\odata[187]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[187]\,
      I3 => D(187),
      O => \ireg_reg[512]_0\(187)
    );
\odata[188]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[188]\,
      I3 => D(188),
      O => \ireg_reg[512]_0\(188)
    );
\odata[189]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[189]\,
      I3 => D(189),
      O => \ireg_reg[512]_0\(189)
    );
\odata[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[18]\,
      I3 => D(18),
      O => \ireg_reg[512]_0\(18)
    );
\odata[190]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[190]\,
      I3 => D(190),
      O => \ireg_reg[512]_0\(190)
    );
\odata[191]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[191]\,
      I3 => D(191),
      O => \ireg_reg[512]_0\(191)
    );
\odata[192]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[192]\,
      I3 => D(192),
      O => \ireg_reg[512]_0\(192)
    );
\odata[193]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[193]\,
      I3 => D(193),
      O => \ireg_reg[512]_0\(193)
    );
\odata[194]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[194]\,
      I3 => D(194),
      O => \ireg_reg[512]_0\(194)
    );
\odata[195]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[195]\,
      I3 => D(195),
      O => \ireg_reg[512]_0\(195)
    );
\odata[196]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[196]\,
      I3 => D(196),
      O => \ireg_reg[512]_0\(196)
    );
\odata[197]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[197]\,
      I3 => D(197),
      O => \ireg_reg[512]_0\(197)
    );
\odata[198]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[198]\,
      I3 => D(198),
      O => \ireg_reg[512]_0\(198)
    );
\odata[199]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[199]\,
      I3 => D(199),
      O => \ireg_reg[512]_0\(199)
    );
\odata[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[19]\,
      I3 => D(19),
      O => \ireg_reg[512]_0\(19)
    );
\odata[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[1]\,
      I3 => D(1),
      O => \ireg_reg[512]_0\(1)
    );
\odata[200]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[200]\,
      I3 => D(200),
      O => \ireg_reg[512]_0\(200)
    );
\odata[201]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[201]\,
      I3 => D(201),
      O => \ireg_reg[512]_0\(201)
    );
\odata[202]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[202]\,
      I3 => D(202),
      O => \ireg_reg[512]_0\(202)
    );
\odata[203]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[203]\,
      I3 => D(203),
      O => \ireg_reg[512]_0\(203)
    );
\odata[204]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[204]\,
      I3 => D(204),
      O => \ireg_reg[512]_0\(204)
    );
\odata[205]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[205]\,
      I3 => D(205),
      O => \ireg_reg[512]_0\(205)
    );
\odata[206]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[206]\,
      I3 => D(206),
      O => \ireg_reg[512]_0\(206)
    );
\odata[207]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[207]\,
      I3 => D(207),
      O => \ireg_reg[512]_0\(207)
    );
\odata[208]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[208]\,
      I3 => D(208),
      O => \ireg_reg[512]_0\(208)
    );
\odata[209]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[209]\,
      I3 => D(209),
      O => \ireg_reg[512]_0\(209)
    );
\odata[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[20]\,
      I3 => D(20),
      O => \ireg_reg[512]_0\(20)
    );
\odata[210]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[210]\,
      I3 => D(210),
      O => \ireg_reg[512]_0\(210)
    );
\odata[211]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[211]\,
      I3 => D(211),
      O => \ireg_reg[512]_0\(211)
    );
\odata[212]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[212]\,
      I3 => D(212),
      O => \ireg_reg[512]_0\(212)
    );
\odata[213]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[213]\,
      I3 => D(213),
      O => \ireg_reg[512]_0\(213)
    );
\odata[214]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[214]\,
      I3 => D(214),
      O => \ireg_reg[512]_0\(214)
    );
\odata[215]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[215]\,
      I3 => D(215),
      O => \ireg_reg[512]_0\(215)
    );
\odata[216]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[216]\,
      I3 => D(216),
      O => \ireg_reg[512]_0\(216)
    );
\odata[217]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[217]\,
      I3 => D(217),
      O => \ireg_reg[512]_0\(217)
    );
\odata[218]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[218]\,
      I3 => D(218),
      O => \ireg_reg[512]_0\(218)
    );
\odata[219]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[219]\,
      I3 => D(219),
      O => \ireg_reg[512]_0\(219)
    );
\odata[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[21]\,
      I3 => D(21),
      O => \ireg_reg[512]_0\(21)
    );
\odata[220]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[220]\,
      I3 => D(220),
      O => \ireg_reg[512]_0\(220)
    );
\odata[221]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[221]\,
      I3 => D(221),
      O => \ireg_reg[512]_0\(221)
    );
\odata[222]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[222]\,
      I3 => D(222),
      O => \ireg_reg[512]_0\(222)
    );
\odata[223]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[223]\,
      I3 => D(223),
      O => \ireg_reg[512]_0\(223)
    );
\odata[224]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[224]\,
      I3 => D(224),
      O => \ireg_reg[512]_0\(224)
    );
\odata[225]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[225]\,
      I3 => D(225),
      O => \ireg_reg[512]_0\(225)
    );
\odata[226]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[226]\,
      I3 => D(226),
      O => \ireg_reg[512]_0\(226)
    );
\odata[227]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[227]\,
      I3 => D(227),
      O => \ireg_reg[512]_0\(227)
    );
\odata[228]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[228]\,
      I3 => D(228),
      O => \ireg_reg[512]_0\(228)
    );
\odata[229]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[229]\,
      I3 => D(229),
      O => \ireg_reg[512]_0\(229)
    );
\odata[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[22]\,
      I3 => D(22),
      O => \ireg_reg[512]_0\(22)
    );
\odata[230]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[230]\,
      I3 => D(230),
      O => \ireg_reg[512]_0\(230)
    );
\odata[231]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[231]\,
      I3 => D(231),
      O => \ireg_reg[512]_0\(231)
    );
\odata[232]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[232]\,
      I3 => D(232),
      O => \ireg_reg[512]_0\(232)
    );
\odata[233]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[233]\,
      I3 => D(233),
      O => \ireg_reg[512]_0\(233)
    );
\odata[234]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[234]\,
      I3 => D(234),
      O => \ireg_reg[512]_0\(234)
    );
\odata[235]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[235]\,
      I3 => D(235),
      O => \ireg_reg[512]_0\(235)
    );
\odata[236]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[236]\,
      I3 => D(236),
      O => \ireg_reg[512]_0\(236)
    );
\odata[237]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[237]\,
      I3 => D(237),
      O => \ireg_reg[512]_0\(237)
    );
\odata[238]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[238]\,
      I3 => D(238),
      O => \ireg_reg[512]_0\(238)
    );
\odata[239]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[239]\,
      I3 => D(239),
      O => \ireg_reg[512]_0\(239)
    );
\odata[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[23]\,
      I3 => D(23),
      O => \ireg_reg[512]_0\(23)
    );
\odata[240]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[240]\,
      I3 => D(240),
      O => \ireg_reg[512]_0\(240)
    );
\odata[241]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[241]\,
      I3 => D(241),
      O => \ireg_reg[512]_0\(241)
    );
\odata[242]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[242]\,
      I3 => D(242),
      O => \ireg_reg[512]_0\(242)
    );
\odata[243]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[243]\,
      I3 => D(243),
      O => \ireg_reg[512]_0\(243)
    );
\odata[244]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[244]\,
      I3 => D(244),
      O => \ireg_reg[512]_0\(244)
    );
\odata[245]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[245]\,
      I3 => D(245),
      O => \ireg_reg[512]_0\(245)
    );
\odata[246]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[246]\,
      I3 => D(246),
      O => \ireg_reg[512]_0\(246)
    );
\odata[247]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[247]\,
      I3 => D(247),
      O => \ireg_reg[512]_0\(247)
    );
\odata[248]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[248]\,
      I3 => D(248),
      O => \ireg_reg[512]_0\(248)
    );
\odata[249]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[249]\,
      I3 => D(249),
      O => \ireg_reg[512]_0\(249)
    );
\odata[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[24]\,
      I3 => D(24),
      O => \ireg_reg[512]_0\(24)
    );
\odata[250]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[250]\,
      I3 => D(250),
      O => \ireg_reg[512]_0\(250)
    );
\odata[251]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[251]\,
      I3 => D(251),
      O => \ireg_reg[512]_0\(251)
    );
\odata[252]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[252]\,
      I3 => D(252),
      O => \ireg_reg[512]_0\(252)
    );
\odata[253]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[253]\,
      I3 => D(253),
      O => \ireg_reg[512]_0\(253)
    );
\odata[254]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[254]\,
      I3 => D(254),
      O => \ireg_reg[512]_0\(254)
    );
\odata[255]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[255]\,
      I3 => D(255),
      O => \ireg_reg[512]_0\(255)
    );
\odata[256]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[256]\,
      I3 => D(256),
      O => \ireg_reg[512]_0\(256)
    );
\odata[257]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[257]\,
      I3 => D(257),
      O => \ireg_reg[512]_0\(257)
    );
\odata[258]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[258]\,
      I3 => D(258),
      O => \ireg_reg[512]_0\(258)
    );
\odata[259]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[259]\,
      I3 => D(259),
      O => \ireg_reg[512]_0\(259)
    );
\odata[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[25]\,
      I3 => D(25),
      O => \ireg_reg[512]_0\(25)
    );
\odata[260]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[260]\,
      I3 => D(260),
      O => \ireg_reg[512]_0\(260)
    );
\odata[261]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[261]\,
      I3 => D(261),
      O => \ireg_reg[512]_0\(261)
    );
\odata[262]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[262]\,
      I3 => D(262),
      O => \ireg_reg[512]_0\(262)
    );
\odata[263]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[263]\,
      I3 => D(263),
      O => \ireg_reg[512]_0\(263)
    );
\odata[264]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[264]\,
      I3 => D(264),
      O => \ireg_reg[512]_0\(264)
    );
\odata[265]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[265]\,
      I3 => D(265),
      O => \ireg_reg[512]_0\(265)
    );
\odata[266]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[266]\,
      I3 => D(266),
      O => \ireg_reg[512]_0\(266)
    );
\odata[267]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[267]\,
      I3 => D(267),
      O => \ireg_reg[512]_0\(267)
    );
\odata[268]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[268]\,
      I3 => D(268),
      O => \ireg_reg[512]_0\(268)
    );
\odata[269]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[269]\,
      I3 => D(269),
      O => \ireg_reg[512]_0\(269)
    );
\odata[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[26]\,
      I3 => D(26),
      O => \ireg_reg[512]_0\(26)
    );
\odata[270]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[270]\,
      I3 => D(270),
      O => \ireg_reg[512]_0\(270)
    );
\odata[271]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[271]\,
      I3 => D(271),
      O => \ireg_reg[512]_0\(271)
    );
\odata[272]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[272]\,
      I3 => D(272),
      O => \ireg_reg[512]_0\(272)
    );
\odata[273]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[273]\,
      I3 => D(273),
      O => \ireg_reg[512]_0\(273)
    );
\odata[274]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[274]\,
      I3 => D(274),
      O => \ireg_reg[512]_0\(274)
    );
\odata[275]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[275]\,
      I3 => D(275),
      O => \ireg_reg[512]_0\(275)
    );
\odata[276]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[276]\,
      I3 => D(276),
      O => \ireg_reg[512]_0\(276)
    );
\odata[277]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[277]\,
      I3 => D(277),
      O => \ireg_reg[512]_0\(277)
    );
\odata[278]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[278]\,
      I3 => D(278),
      O => \ireg_reg[512]_0\(278)
    );
\odata[279]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[279]\,
      I3 => D(279),
      O => \ireg_reg[512]_0\(279)
    );
\odata[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[27]\,
      I3 => D(27),
      O => \ireg_reg[512]_0\(27)
    );
\odata[280]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[280]\,
      I3 => D(280),
      O => \ireg_reg[512]_0\(280)
    );
\odata[281]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[281]\,
      I3 => D(281),
      O => \ireg_reg[512]_0\(281)
    );
\odata[282]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[282]\,
      I3 => D(282),
      O => \ireg_reg[512]_0\(282)
    );
\odata[283]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[283]\,
      I3 => D(283),
      O => \ireg_reg[512]_0\(283)
    );
\odata[284]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[284]\,
      I3 => D(284),
      O => \ireg_reg[512]_0\(284)
    );
\odata[285]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[285]\,
      I3 => D(285),
      O => \ireg_reg[512]_0\(285)
    );
\odata[286]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[286]\,
      I3 => D(286),
      O => \ireg_reg[512]_0\(286)
    );
\odata[287]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[287]\,
      I3 => D(287),
      O => \ireg_reg[512]_0\(287)
    );
\odata[288]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[288]\,
      I3 => D(288),
      O => \ireg_reg[512]_0\(288)
    );
\odata[289]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[289]\,
      I3 => D(289),
      O => \ireg_reg[512]_0\(289)
    );
\odata[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[28]\,
      I3 => D(28),
      O => \ireg_reg[512]_0\(28)
    );
\odata[290]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[290]\,
      I3 => D(290),
      O => \ireg_reg[512]_0\(290)
    );
\odata[291]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[291]\,
      I3 => D(291),
      O => \ireg_reg[512]_0\(291)
    );
\odata[292]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[292]\,
      I3 => D(292),
      O => \ireg_reg[512]_0\(292)
    );
\odata[293]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[293]\,
      I3 => D(293),
      O => \ireg_reg[512]_0\(293)
    );
\odata[294]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[294]\,
      I3 => D(294),
      O => \ireg_reg[512]_0\(294)
    );
\odata[295]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[295]\,
      I3 => D(295),
      O => \ireg_reg[512]_0\(295)
    );
\odata[296]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[296]\,
      I3 => D(296),
      O => \ireg_reg[512]_0\(296)
    );
\odata[297]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[297]\,
      I3 => D(297),
      O => \ireg_reg[512]_0\(297)
    );
\odata[298]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[298]\,
      I3 => D(298),
      O => \ireg_reg[512]_0\(298)
    );
\odata[299]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[299]\,
      I3 => D(299),
      O => \ireg_reg[512]_0\(299)
    );
\odata[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[29]\,
      I3 => D(29),
      O => \ireg_reg[512]_0\(29)
    );
\odata[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[2]\,
      I3 => D(2),
      O => \ireg_reg[512]_0\(2)
    );
\odata[300]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[300]\,
      I3 => D(300),
      O => \ireg_reg[512]_0\(300)
    );
\odata[301]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[301]\,
      I3 => D(301),
      O => \ireg_reg[512]_0\(301)
    );
\odata[302]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[302]\,
      I3 => D(302),
      O => \ireg_reg[512]_0\(302)
    );
\odata[303]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[303]\,
      I3 => D(303),
      O => \ireg_reg[512]_0\(303)
    );
\odata[304]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[304]\,
      I3 => D(304),
      O => \ireg_reg[512]_0\(304)
    );
\odata[305]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[305]\,
      I3 => D(305),
      O => \ireg_reg[512]_0\(305)
    );
\odata[306]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[306]\,
      I3 => D(306),
      O => \ireg_reg[512]_0\(306)
    );
\odata[307]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[307]\,
      I3 => D(307),
      O => \ireg_reg[512]_0\(307)
    );
\odata[308]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[308]\,
      I3 => D(308),
      O => \ireg_reg[512]_0\(308)
    );
\odata[309]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[309]\,
      I3 => D(309),
      O => \ireg_reg[512]_0\(309)
    );
\odata[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[30]\,
      I3 => D(30),
      O => \ireg_reg[512]_0\(30)
    );
\odata[310]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[310]\,
      I3 => D(310),
      O => \ireg_reg[512]_0\(310)
    );
\odata[311]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[311]\,
      I3 => D(311),
      O => \ireg_reg[512]_0\(311)
    );
\odata[312]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[312]\,
      I3 => D(312),
      O => \ireg_reg[512]_0\(312)
    );
\odata[313]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[313]\,
      I3 => D(313),
      O => \ireg_reg[512]_0\(313)
    );
\odata[314]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[314]\,
      I3 => D(314),
      O => \ireg_reg[512]_0\(314)
    );
\odata[315]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[315]\,
      I3 => D(315),
      O => \ireg_reg[512]_0\(315)
    );
\odata[316]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[316]\,
      I3 => D(316),
      O => \ireg_reg[512]_0\(316)
    );
\odata[317]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[317]\,
      I3 => D(317),
      O => \ireg_reg[512]_0\(317)
    );
\odata[318]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[318]\,
      I3 => D(318),
      O => \ireg_reg[512]_0\(318)
    );
\odata[319]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[319]\,
      I3 => D(319),
      O => \ireg_reg[512]_0\(319)
    );
\odata[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[31]\,
      I3 => D(31),
      O => \ireg_reg[512]_0\(31)
    );
\odata[320]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[320]\,
      I3 => D(320),
      O => \ireg_reg[512]_0\(320)
    );
\odata[321]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[321]\,
      I3 => D(321),
      O => \ireg_reg[512]_0\(321)
    );
\odata[322]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[322]\,
      I3 => D(322),
      O => \ireg_reg[512]_0\(322)
    );
\odata[323]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[323]\,
      I3 => D(323),
      O => \ireg_reg[512]_0\(323)
    );
\odata[324]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[324]\,
      I3 => D(324),
      O => \ireg_reg[512]_0\(324)
    );
\odata[325]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[325]\,
      I3 => D(325),
      O => \ireg_reg[512]_0\(325)
    );
\odata[326]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[326]\,
      I3 => D(326),
      O => \ireg_reg[512]_0\(326)
    );
\odata[327]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[327]\,
      I3 => D(327),
      O => \ireg_reg[512]_0\(327)
    );
\odata[328]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[328]\,
      I3 => D(328),
      O => \ireg_reg[512]_0\(328)
    );
\odata[329]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[329]\,
      I3 => D(329),
      O => \ireg_reg[512]_0\(329)
    );
\odata[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[32]\,
      I3 => D(32),
      O => \ireg_reg[512]_0\(32)
    );
\odata[330]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[330]\,
      I3 => D(330),
      O => \ireg_reg[512]_0\(330)
    );
\odata[331]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[331]\,
      I3 => D(331),
      O => \ireg_reg[512]_0\(331)
    );
\odata[332]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[332]\,
      I3 => D(332),
      O => \ireg_reg[512]_0\(332)
    );
\odata[333]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[333]\,
      I3 => D(333),
      O => \ireg_reg[512]_0\(333)
    );
\odata[334]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[334]\,
      I3 => D(334),
      O => \ireg_reg[512]_0\(334)
    );
\odata[335]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[335]\,
      I3 => D(335),
      O => \ireg_reg[512]_0\(335)
    );
\odata[336]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[336]\,
      I3 => D(336),
      O => \ireg_reg[512]_0\(336)
    );
\odata[337]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[337]\,
      I3 => D(337),
      O => \ireg_reg[512]_0\(337)
    );
\odata[338]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[338]\,
      I3 => D(338),
      O => \ireg_reg[512]_0\(338)
    );
\odata[339]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[339]\,
      I3 => D(339),
      O => \ireg_reg[512]_0\(339)
    );
\odata[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[33]\,
      I3 => D(33),
      O => \ireg_reg[512]_0\(33)
    );
\odata[340]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[340]\,
      I3 => D(340),
      O => \ireg_reg[512]_0\(340)
    );
\odata[341]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[341]\,
      I3 => D(341),
      O => \ireg_reg[512]_0\(341)
    );
\odata[342]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[342]\,
      I3 => D(342),
      O => \ireg_reg[512]_0\(342)
    );
\odata[343]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[343]\,
      I3 => D(343),
      O => \ireg_reg[512]_0\(343)
    );
\odata[344]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[344]\,
      I3 => D(344),
      O => \ireg_reg[512]_0\(344)
    );
\odata[345]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[345]\,
      I3 => D(345),
      O => \ireg_reg[512]_0\(345)
    );
\odata[346]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[346]\,
      I3 => D(346),
      O => \ireg_reg[512]_0\(346)
    );
\odata[347]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[347]\,
      I3 => D(347),
      O => \ireg_reg[512]_0\(347)
    );
\odata[348]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[348]\,
      I3 => D(348),
      O => \ireg_reg[512]_0\(348)
    );
\odata[349]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[349]\,
      I3 => D(349),
      O => \ireg_reg[512]_0\(349)
    );
\odata[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[34]\,
      I3 => D(34),
      O => \ireg_reg[512]_0\(34)
    );
\odata[350]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[350]\,
      I3 => D(350),
      O => \ireg_reg[512]_0\(350)
    );
\odata[351]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[351]\,
      I3 => D(351),
      O => \ireg_reg[512]_0\(351)
    );
\odata[352]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[352]\,
      I3 => D(352),
      O => \ireg_reg[512]_0\(352)
    );
\odata[353]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[353]\,
      I3 => D(353),
      O => \ireg_reg[512]_0\(353)
    );
\odata[354]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[354]\,
      I3 => D(354),
      O => \ireg_reg[512]_0\(354)
    );
\odata[355]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[355]\,
      I3 => D(355),
      O => \ireg_reg[512]_0\(355)
    );
\odata[356]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[356]\,
      I3 => D(356),
      O => \ireg_reg[512]_0\(356)
    );
\odata[357]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[357]\,
      I3 => D(357),
      O => \ireg_reg[512]_0\(357)
    );
\odata[358]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[358]\,
      I3 => D(358),
      O => \ireg_reg[512]_0\(358)
    );
\odata[359]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[359]\,
      I3 => D(359),
      O => \ireg_reg[512]_0\(359)
    );
\odata[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[35]\,
      I3 => D(35),
      O => \ireg_reg[512]_0\(35)
    );
\odata[360]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[360]\,
      I3 => D(360),
      O => \ireg_reg[512]_0\(360)
    );
\odata[361]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[361]\,
      I3 => D(361),
      O => \ireg_reg[512]_0\(361)
    );
\odata[362]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[362]\,
      I3 => D(362),
      O => \ireg_reg[512]_0\(362)
    );
\odata[363]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[363]\,
      I3 => D(363),
      O => \ireg_reg[512]_0\(363)
    );
\odata[364]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[364]\,
      I3 => D(364),
      O => \ireg_reg[512]_0\(364)
    );
\odata[365]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[365]\,
      I3 => D(365),
      O => \ireg_reg[512]_0\(365)
    );
\odata[366]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[366]\,
      I3 => D(366),
      O => \ireg_reg[512]_0\(366)
    );
\odata[367]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[367]\,
      I3 => D(367),
      O => \ireg_reg[512]_0\(367)
    );
\odata[368]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[368]\,
      I3 => D(368),
      O => \ireg_reg[512]_0\(368)
    );
\odata[369]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[369]\,
      I3 => D(369),
      O => \ireg_reg[512]_0\(369)
    );
\odata[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[36]\,
      I3 => D(36),
      O => \ireg_reg[512]_0\(36)
    );
\odata[370]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[370]\,
      I3 => D(370),
      O => \ireg_reg[512]_0\(370)
    );
\odata[371]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[371]\,
      I3 => D(371),
      O => \ireg_reg[512]_0\(371)
    );
\odata[372]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[372]\,
      I3 => D(372),
      O => \ireg_reg[512]_0\(372)
    );
\odata[373]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[373]\,
      I3 => D(373),
      O => \ireg_reg[512]_0\(373)
    );
\odata[374]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[374]\,
      I3 => D(374),
      O => \ireg_reg[512]_0\(374)
    );
\odata[375]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[375]\,
      I3 => D(375),
      O => \ireg_reg[512]_0\(375)
    );
\odata[376]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[376]\,
      I3 => D(376),
      O => \ireg_reg[512]_0\(376)
    );
\odata[377]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[377]\,
      I3 => D(377),
      O => \ireg_reg[512]_0\(377)
    );
\odata[378]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[378]\,
      I3 => D(378),
      O => \ireg_reg[512]_0\(378)
    );
\odata[379]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[379]\,
      I3 => D(379),
      O => \ireg_reg[512]_0\(379)
    );
\odata[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[37]\,
      I3 => D(37),
      O => \ireg_reg[512]_0\(37)
    );
\odata[380]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[380]\,
      I3 => D(380),
      O => \ireg_reg[512]_0\(380)
    );
\odata[381]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[381]\,
      I3 => D(381),
      O => \ireg_reg[512]_0\(381)
    );
\odata[382]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[382]\,
      I3 => D(382),
      O => \ireg_reg[512]_0\(382)
    );
\odata[383]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[383]\,
      I3 => D(383),
      O => \ireg_reg[512]_0\(383)
    );
\odata[384]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[384]\,
      I3 => D(384),
      O => \ireg_reg[512]_0\(384)
    );
\odata[385]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[385]\,
      I3 => D(385),
      O => \ireg_reg[512]_0\(385)
    );
\odata[386]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[386]\,
      I3 => D(386),
      O => \ireg_reg[512]_0\(386)
    );
\odata[387]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[387]\,
      I3 => D(387),
      O => \ireg_reg[512]_0\(387)
    );
\odata[388]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[388]\,
      I3 => D(388),
      O => \ireg_reg[512]_0\(388)
    );
\odata[389]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[389]\,
      I3 => D(389),
      O => \ireg_reg[512]_0\(389)
    );
\odata[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[38]\,
      I3 => D(38),
      O => \ireg_reg[512]_0\(38)
    );
\odata[390]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[390]\,
      I3 => D(390),
      O => \ireg_reg[512]_0\(390)
    );
\odata[391]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[391]\,
      I3 => D(391),
      O => \ireg_reg[512]_0\(391)
    );
\odata[392]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[392]\,
      I3 => D(392),
      O => \ireg_reg[512]_0\(392)
    );
\odata[393]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[393]\,
      I3 => D(393),
      O => \ireg_reg[512]_0\(393)
    );
\odata[394]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[394]\,
      I3 => D(394),
      O => \ireg_reg[512]_0\(394)
    );
\odata[395]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[395]\,
      I3 => D(395),
      O => \ireg_reg[512]_0\(395)
    );
\odata[396]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[396]\,
      I3 => D(396),
      O => \ireg_reg[512]_0\(396)
    );
\odata[397]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[397]\,
      I3 => D(397),
      O => \ireg_reg[512]_0\(397)
    );
\odata[398]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[398]\,
      I3 => D(398),
      O => \ireg_reg[512]_0\(398)
    );
\odata[399]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[399]\,
      I3 => D(399),
      O => \ireg_reg[512]_0\(399)
    );
\odata[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[39]\,
      I3 => D(39),
      O => \ireg_reg[512]_0\(39)
    );
\odata[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[3]\,
      I3 => D(3),
      O => \ireg_reg[512]_0\(3)
    );
\odata[400]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[400]\,
      I3 => D(400),
      O => \ireg_reg[512]_0\(400)
    );
\odata[401]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[401]\,
      I3 => D(401),
      O => \ireg_reg[512]_0\(401)
    );
\odata[402]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[402]\,
      I3 => D(402),
      O => \ireg_reg[512]_0\(402)
    );
\odata[403]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[403]\,
      I3 => D(403),
      O => \ireg_reg[512]_0\(403)
    );
\odata[404]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[404]\,
      I3 => D(404),
      O => \ireg_reg[512]_0\(404)
    );
\odata[405]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[405]\,
      I3 => D(405),
      O => \ireg_reg[512]_0\(405)
    );
\odata[406]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[406]\,
      I3 => D(406),
      O => \ireg_reg[512]_0\(406)
    );
\odata[407]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[407]\,
      I3 => D(407),
      O => \ireg_reg[512]_0\(407)
    );
\odata[408]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[408]\,
      I3 => D(408),
      O => \ireg_reg[512]_0\(408)
    );
\odata[409]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[409]\,
      I3 => D(409),
      O => \ireg_reg[512]_0\(409)
    );
\odata[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[40]\,
      I3 => D(40),
      O => \ireg_reg[512]_0\(40)
    );
\odata[410]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[410]\,
      I3 => D(410),
      O => \ireg_reg[512]_0\(410)
    );
\odata[411]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[411]\,
      I3 => D(411),
      O => \ireg_reg[512]_0\(411)
    );
\odata[412]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[412]\,
      I3 => D(412),
      O => \ireg_reg[512]_0\(412)
    );
\odata[413]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[413]\,
      I3 => D(413),
      O => \ireg_reg[512]_0\(413)
    );
\odata[414]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[414]\,
      I3 => D(414),
      O => \ireg_reg[512]_0\(414)
    );
\odata[415]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[415]\,
      I3 => D(415),
      O => \ireg_reg[512]_0\(415)
    );
\odata[416]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[416]\,
      I3 => D(416),
      O => \ireg_reg[512]_0\(416)
    );
\odata[417]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[417]\,
      I3 => D(417),
      O => \ireg_reg[512]_0\(417)
    );
\odata[418]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[418]\,
      I3 => D(418),
      O => \ireg_reg[512]_0\(418)
    );
\odata[419]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[419]\,
      I3 => D(419),
      O => \ireg_reg[512]_0\(419)
    );
\odata[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[41]\,
      I3 => D(41),
      O => \ireg_reg[512]_0\(41)
    );
\odata[420]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[420]\,
      I3 => D(420),
      O => \ireg_reg[512]_0\(420)
    );
\odata[421]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[421]\,
      I3 => D(421),
      O => \ireg_reg[512]_0\(421)
    );
\odata[422]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[422]\,
      I3 => D(422),
      O => \ireg_reg[512]_0\(422)
    );
\odata[423]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[423]\,
      I3 => D(423),
      O => \ireg_reg[512]_0\(423)
    );
\odata[424]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[424]\,
      I3 => D(424),
      O => \ireg_reg[512]_0\(424)
    );
\odata[425]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[425]\,
      I3 => D(425),
      O => \ireg_reg[512]_0\(425)
    );
\odata[426]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[426]\,
      I3 => D(426),
      O => \ireg_reg[512]_0\(426)
    );
\odata[427]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[427]\,
      I3 => D(427),
      O => \ireg_reg[512]_0\(427)
    );
\odata[428]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[428]\,
      I3 => D(428),
      O => \ireg_reg[512]_0\(428)
    );
\odata[429]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[429]\,
      I3 => D(429),
      O => \ireg_reg[512]_0\(429)
    );
\odata[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[42]\,
      I3 => D(42),
      O => \ireg_reg[512]_0\(42)
    );
\odata[430]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[430]\,
      I3 => D(430),
      O => \ireg_reg[512]_0\(430)
    );
\odata[431]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[431]\,
      I3 => D(431),
      O => \ireg_reg[512]_0\(431)
    );
\odata[432]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[432]\,
      I3 => D(432),
      O => \ireg_reg[512]_0\(432)
    );
\odata[433]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[433]\,
      I3 => D(433),
      O => \ireg_reg[512]_0\(433)
    );
\odata[434]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[434]\,
      I3 => D(434),
      O => \ireg_reg[512]_0\(434)
    );
\odata[435]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[435]\,
      I3 => D(435),
      O => \ireg_reg[512]_0\(435)
    );
\odata[436]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[436]\,
      I3 => D(436),
      O => \ireg_reg[512]_0\(436)
    );
\odata[437]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[437]\,
      I3 => D(437),
      O => \ireg_reg[512]_0\(437)
    );
\odata[438]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[438]\,
      I3 => D(438),
      O => \ireg_reg[512]_0\(438)
    );
\odata[439]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[439]\,
      I3 => D(439),
      O => \ireg_reg[512]_0\(439)
    );
\odata[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[43]\,
      I3 => D(43),
      O => \ireg_reg[512]_0\(43)
    );
\odata[440]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[440]\,
      I3 => D(440),
      O => \ireg_reg[512]_0\(440)
    );
\odata[441]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[441]\,
      I3 => D(441),
      O => \ireg_reg[512]_0\(441)
    );
\odata[442]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[442]\,
      I3 => D(442),
      O => \ireg_reg[512]_0\(442)
    );
\odata[443]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[443]\,
      I3 => D(443),
      O => \ireg_reg[512]_0\(443)
    );
\odata[444]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[444]\,
      I3 => D(444),
      O => \ireg_reg[512]_0\(444)
    );
\odata[445]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[445]\,
      I3 => D(445),
      O => \ireg_reg[512]_0\(445)
    );
\odata[446]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[446]\,
      I3 => D(446),
      O => \ireg_reg[512]_0\(446)
    );
\odata[447]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[447]\,
      I3 => D(447),
      O => \ireg_reg[512]_0\(447)
    );
\odata[448]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[448]\,
      I3 => D(448),
      O => \ireg_reg[512]_0\(448)
    );
\odata[449]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[449]\,
      I3 => D(449),
      O => \ireg_reg[512]_0\(449)
    );
\odata[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[44]\,
      I3 => D(44),
      O => \ireg_reg[512]_0\(44)
    );
\odata[450]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[450]\,
      I3 => D(450),
      O => \ireg_reg[512]_0\(450)
    );
\odata[451]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[451]\,
      I3 => D(451),
      O => \ireg_reg[512]_0\(451)
    );
\odata[452]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[452]\,
      I3 => D(452),
      O => \ireg_reg[512]_0\(452)
    );
\odata[453]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[453]\,
      I3 => D(453),
      O => \ireg_reg[512]_0\(453)
    );
\odata[454]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[454]\,
      I3 => D(454),
      O => \ireg_reg[512]_0\(454)
    );
\odata[455]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[455]\,
      I3 => D(455),
      O => \ireg_reg[512]_0\(455)
    );
\odata[456]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[456]\,
      I3 => D(456),
      O => \ireg_reg[512]_0\(456)
    );
\odata[457]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[457]\,
      I3 => D(457),
      O => \ireg_reg[512]_0\(457)
    );
\odata[458]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[458]\,
      I3 => D(458),
      O => \ireg_reg[512]_0\(458)
    );
\odata[459]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[459]\,
      I3 => D(459),
      O => \ireg_reg[512]_0\(459)
    );
\odata[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[45]\,
      I3 => D(45),
      O => \ireg_reg[512]_0\(45)
    );
\odata[460]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[460]\,
      I3 => D(460),
      O => \ireg_reg[512]_0\(460)
    );
\odata[461]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[461]\,
      I3 => D(461),
      O => \ireg_reg[512]_0\(461)
    );
\odata[462]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[462]\,
      I3 => D(462),
      O => \ireg_reg[512]_0\(462)
    );
\odata[463]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[463]\,
      I3 => D(463),
      O => \ireg_reg[512]_0\(463)
    );
\odata[464]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[464]\,
      I3 => D(464),
      O => \ireg_reg[512]_0\(464)
    );
\odata[465]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[465]\,
      I3 => D(465),
      O => \ireg_reg[512]_0\(465)
    );
\odata[466]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[466]\,
      I3 => D(466),
      O => \ireg_reg[512]_0\(466)
    );
\odata[467]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[467]\,
      I3 => D(467),
      O => \ireg_reg[512]_0\(467)
    );
\odata[468]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[468]\,
      I3 => D(468),
      O => \ireg_reg[512]_0\(468)
    );
\odata[469]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[469]\,
      I3 => D(469),
      O => \ireg_reg[512]_0\(469)
    );
\odata[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[46]\,
      I3 => D(46),
      O => \ireg_reg[512]_0\(46)
    );
\odata[470]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[470]\,
      I3 => D(470),
      O => \ireg_reg[512]_0\(470)
    );
\odata[471]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[471]\,
      I3 => D(471),
      O => \ireg_reg[512]_0\(471)
    );
\odata[472]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[472]\,
      I3 => D(472),
      O => \ireg_reg[512]_0\(472)
    );
\odata[473]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[473]\,
      I3 => D(473),
      O => \ireg_reg[512]_0\(473)
    );
\odata[474]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[474]\,
      I3 => D(474),
      O => \ireg_reg[512]_0\(474)
    );
\odata[475]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[475]\,
      I3 => D(475),
      O => \ireg_reg[512]_0\(475)
    );
\odata[476]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[476]\,
      I3 => D(476),
      O => \ireg_reg[512]_0\(476)
    );
\odata[477]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[477]\,
      I3 => D(477),
      O => \ireg_reg[512]_0\(477)
    );
\odata[478]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[478]\,
      I3 => D(478),
      O => \ireg_reg[512]_0\(478)
    );
\odata[479]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[479]\,
      I3 => D(479),
      O => \ireg_reg[512]_0\(479)
    );
\odata[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[47]\,
      I3 => D(47),
      O => \ireg_reg[512]_0\(47)
    );
\odata[480]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[480]\,
      I3 => D(480),
      O => \ireg_reg[512]_0\(480)
    );
\odata[481]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[481]\,
      I3 => D(481),
      O => \ireg_reg[512]_0\(481)
    );
\odata[482]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[482]\,
      I3 => D(482),
      O => \ireg_reg[512]_0\(482)
    );
\odata[483]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[483]\,
      I3 => D(483),
      O => \ireg_reg[512]_0\(483)
    );
\odata[484]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[484]\,
      I3 => D(484),
      O => \ireg_reg[512]_0\(484)
    );
\odata[485]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[485]\,
      I3 => D(485),
      O => \ireg_reg[512]_0\(485)
    );
\odata[486]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[486]\,
      I3 => D(486),
      O => \ireg_reg[512]_0\(486)
    );
\odata[487]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[487]\,
      I3 => D(487),
      O => \ireg_reg[512]_0\(487)
    );
\odata[488]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[488]\,
      I3 => D(488),
      O => \ireg_reg[512]_0\(488)
    );
\odata[489]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[489]\,
      I3 => D(489),
      O => \ireg_reg[512]_0\(489)
    );
\odata[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[48]\,
      I3 => D(48),
      O => \ireg_reg[512]_0\(48)
    );
\odata[490]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[490]\,
      I3 => D(490),
      O => \ireg_reg[512]_0\(490)
    );
\odata[491]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[491]\,
      I3 => D(491),
      O => \ireg_reg[512]_0\(491)
    );
\odata[492]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[492]\,
      I3 => D(492),
      O => \ireg_reg[512]_0\(492)
    );
\odata[493]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[493]\,
      I3 => D(493),
      O => \ireg_reg[512]_0\(493)
    );
\odata[494]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[494]\,
      I3 => D(494),
      O => \ireg_reg[512]_0\(494)
    );
\odata[495]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[495]\,
      I3 => D(495),
      O => \ireg_reg[512]_0\(495)
    );
\odata[496]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[496]\,
      I3 => D(496),
      O => \ireg_reg[512]_0\(496)
    );
\odata[497]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[497]\,
      I3 => D(497),
      O => \ireg_reg[512]_0\(497)
    );
\odata[498]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[498]\,
      I3 => D(498),
      O => \ireg_reg[512]_0\(498)
    );
\odata[499]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[499]\,
      I3 => D(499),
      O => \ireg_reg[512]_0\(499)
    );
\odata[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[49]\,
      I3 => D(49),
      O => \ireg_reg[512]_0\(49)
    );
\odata[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[4]\,
      I3 => D(4),
      O => \ireg_reg[512]_0\(4)
    );
\odata[500]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[500]\,
      I3 => D(500),
      O => \ireg_reg[512]_0\(500)
    );
\odata[501]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[501]\,
      I3 => D(501),
      O => \ireg_reg[512]_0\(501)
    );
\odata[502]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[502]\,
      I3 => D(502),
      O => \ireg_reg[512]_0\(502)
    );
\odata[503]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[503]\,
      I3 => D(503),
      O => \ireg_reg[512]_0\(503)
    );
\odata[504]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[504]\,
      I3 => D(504),
      O => \ireg_reg[512]_0\(504)
    );
\odata[505]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[505]\,
      I3 => D(505),
      O => \ireg_reg[512]_0\(505)
    );
\odata[506]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[506]\,
      I3 => D(506),
      O => \ireg_reg[512]_0\(506)
    );
\odata[507]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[507]\,
      I3 => D(507),
      O => \ireg_reg[512]_0\(507)
    );
\odata[508]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[508]\,
      I3 => D(508),
      O => \ireg_reg[512]_0\(508)
    );
\odata[509]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[509]\,
      I3 => D(509),
      O => \ireg_reg[512]_0\(509)
    );
\odata[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[50]\,
      I3 => D(50),
      O => \ireg_reg[512]_0\(50)
    );
\odata[510]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[510]\,
      I3 => D(510),
      O => \ireg_reg[512]_0\(510)
    );
\odata[511]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[511]\,
      I3 => D(511),
      O => \ireg_reg[512]_0\(511)
    );
\odata[512]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => D(512),
      O => \ireg_reg[512]_0\(512)
    );
\odata[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[51]\,
      I3 => D(51),
      O => \ireg_reg[512]_0\(51)
    );
\odata[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[52]\,
      I3 => D(52),
      O => \ireg_reg[512]_0\(52)
    );
\odata[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[53]\,
      I3 => D(53),
      O => \ireg_reg[512]_0\(53)
    );
\odata[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[54]\,
      I3 => D(54),
      O => \ireg_reg[512]_0\(54)
    );
\odata[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[55]\,
      I3 => D(55),
      O => \ireg_reg[512]_0\(55)
    );
\odata[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[56]\,
      I3 => D(56),
      O => \ireg_reg[512]_0\(56)
    );
\odata[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[57]\,
      I3 => D(57),
      O => \ireg_reg[512]_0\(57)
    );
\odata[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[58]\,
      I3 => D(58),
      O => \ireg_reg[512]_0\(58)
    );
\odata[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[59]\,
      I3 => D(59),
      O => \ireg_reg[512]_0\(59)
    );
\odata[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[5]\,
      I3 => D(5),
      O => \ireg_reg[512]_0\(5)
    );
\odata[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[60]\,
      I3 => D(60),
      O => \ireg_reg[512]_0\(60)
    );
\odata[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[61]\,
      I3 => D(61),
      O => \ireg_reg[512]_0\(61)
    );
\odata[62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[62]\,
      I3 => D(62),
      O => \ireg_reg[512]_0\(62)
    );
\odata[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[63]\,
      I3 => D(63),
      O => \ireg_reg[512]_0\(63)
    );
\odata[64]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[64]\,
      I3 => D(64),
      O => \ireg_reg[512]_0\(64)
    );
\odata[65]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[65]\,
      I3 => D(65),
      O => \ireg_reg[512]_0\(65)
    );
\odata[66]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[66]\,
      I3 => D(66),
      O => \ireg_reg[512]_0\(66)
    );
\odata[67]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[67]\,
      I3 => D(67),
      O => \ireg_reg[512]_0\(67)
    );
\odata[68]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[68]\,
      I3 => D(68),
      O => \ireg_reg[512]_0\(68)
    );
\odata[69]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[69]\,
      I3 => D(69),
      O => \ireg_reg[512]_0\(69)
    );
\odata[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[6]\,
      I3 => D(6),
      O => \ireg_reg[512]_0\(6)
    );
\odata[70]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[70]\,
      I3 => D(70),
      O => \ireg_reg[512]_0\(70)
    );
\odata[71]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[71]\,
      I3 => D(71),
      O => \ireg_reg[512]_0\(71)
    );
\odata[72]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[72]\,
      I3 => D(72),
      O => \ireg_reg[512]_0\(72)
    );
\odata[73]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[73]\,
      I3 => D(73),
      O => \ireg_reg[512]_0\(73)
    );
\odata[74]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[74]\,
      I3 => D(74),
      O => \ireg_reg[512]_0\(74)
    );
\odata[75]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[75]\,
      I3 => D(75),
      O => \ireg_reg[512]_0\(75)
    );
\odata[76]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[76]\,
      I3 => D(76),
      O => \ireg_reg[512]_0\(76)
    );
\odata[77]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[77]\,
      I3 => D(77),
      O => \ireg_reg[512]_0\(77)
    );
\odata[78]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[78]\,
      I3 => D(78),
      O => \ireg_reg[512]_0\(78)
    );
\odata[79]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[79]\,
      I3 => D(79),
      O => \ireg_reg[512]_0\(79)
    );
\odata[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[7]\,
      I3 => D(7),
      O => \ireg_reg[512]_0\(7)
    );
\odata[80]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[80]\,
      I3 => D(80),
      O => \ireg_reg[512]_0\(80)
    );
\odata[81]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[81]\,
      I3 => D(81),
      O => \ireg_reg[512]_0\(81)
    );
\odata[82]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[82]\,
      I3 => D(82),
      O => \ireg_reg[512]_0\(82)
    );
\odata[83]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[83]\,
      I3 => D(83),
      O => \ireg_reg[512]_0\(83)
    );
\odata[84]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[84]\,
      I3 => D(84),
      O => \ireg_reg[512]_0\(84)
    );
\odata[85]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[85]\,
      I3 => D(85),
      O => \ireg_reg[512]_0\(85)
    );
\odata[86]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[86]\,
      I3 => D(86),
      O => \ireg_reg[512]_0\(86)
    );
\odata[87]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[87]\,
      I3 => D(87),
      O => \ireg_reg[512]_0\(87)
    );
\odata[88]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[88]\,
      I3 => D(88),
      O => \ireg_reg[512]_0\(88)
    );
\odata[89]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[89]\,
      I3 => D(89),
      O => \ireg_reg[512]_0\(89)
    );
\odata[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[8]\,
      I3 => D(8),
      O => \ireg_reg[512]_0\(8)
    );
\odata[90]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[90]\,
      I3 => D(90),
      O => \ireg_reg[512]_0\(90)
    );
\odata[91]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[91]\,
      I3 => D(91),
      O => \ireg_reg[512]_0\(91)
    );
\odata[92]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[92]\,
      I3 => D(92),
      O => \ireg_reg[512]_0\(92)
    );
\odata[93]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[93]\,
      I3 => D(93),
      O => \ireg_reg[512]_0\(93)
    );
\odata[94]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[94]\,
      I3 => D(94),
      O => \ireg_reg[512]_0\(94)
    );
\odata[95]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[95]\,
      I3 => D(95),
      O => \ireg_reg[512]_0\(95)
    );
\odata[96]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[96]\,
      I3 => D(96),
      O => \ireg_reg[512]_0\(96)
    );
\odata[97]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[97]\,
      I3 => D(97),
      O => \ireg_reg[512]_0\(97)
    );
\odata[98]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[98]\,
      I3 => D(98),
      O => \ireg_reg[512]_0\(98)
    );
\odata[99]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[99]\,
      I3 => D(99),
      O => \ireg_reg[512]_0\(99)
    );
\odata[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[9]\,
      I3 => D(9),
      O => \ireg_reg[512]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 512 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_V_TREADY_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 512 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 512 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \odata[511]_i_2_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[512]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \ireg[512]_i_2__0\ : label is "soft_lutpair270";
begin
  Q(512 downto 0) <= \^q\(512 downto 0);
  SR(0) <= \^sr\(0);
\ireg[512]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \^q\(512),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => out_V_V_TREADY_0(0)
    );
\ireg[512]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(512),
      I1 => out_V_V_TREADY,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[511]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\odata[511]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(512),
      I1 => out_V_V_TREADY,
      O => \odata[511]_i_2_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\odata_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(100),
      Q => \^q\(100),
      R => \^sr\(0)
    );
\odata_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(101),
      Q => \^q\(101),
      R => \^sr\(0)
    );
\odata_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(102),
      Q => \^q\(102),
      R => \^sr\(0)
    );
\odata_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(103),
      Q => \^q\(103),
      R => \^sr\(0)
    );
\odata_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(104),
      Q => \^q\(104),
      R => \^sr\(0)
    );
\odata_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(105),
      Q => \^q\(105),
      R => \^sr\(0)
    );
\odata_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(106),
      Q => \^q\(106),
      R => \^sr\(0)
    );
\odata_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(107),
      Q => \^q\(107),
      R => \^sr\(0)
    );
\odata_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(108),
      Q => \^q\(108),
      R => \^sr\(0)
    );
\odata_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(109),
      Q => \^q\(109),
      R => \^sr\(0)
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(10),
      Q => \^q\(10),
      R => \^sr\(0)
    );
\odata_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(110),
      Q => \^q\(110),
      R => \^sr\(0)
    );
\odata_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(111),
      Q => \^q\(111),
      R => \^sr\(0)
    );
\odata_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(112),
      Q => \^q\(112),
      R => \^sr\(0)
    );
\odata_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(113),
      Q => \^q\(113),
      R => \^sr\(0)
    );
\odata_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(114),
      Q => \^q\(114),
      R => \^sr\(0)
    );
\odata_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(115),
      Q => \^q\(115),
      R => \^sr\(0)
    );
\odata_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(116),
      Q => \^q\(116),
      R => \^sr\(0)
    );
\odata_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(117),
      Q => \^q\(117),
      R => \^sr\(0)
    );
\odata_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(118),
      Q => \^q\(118),
      R => \^sr\(0)
    );
\odata_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(119),
      Q => \^q\(119),
      R => \^sr\(0)
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(11),
      Q => \^q\(11),
      R => \^sr\(0)
    );
\odata_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(120),
      Q => \^q\(120),
      R => \^sr\(0)
    );
\odata_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(121),
      Q => \^q\(121),
      R => \^sr\(0)
    );
\odata_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(122),
      Q => \^q\(122),
      R => \^sr\(0)
    );
\odata_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(123),
      Q => \^q\(123),
      R => \^sr\(0)
    );
\odata_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(124),
      Q => \^q\(124),
      R => \^sr\(0)
    );
\odata_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(125),
      Q => \^q\(125),
      R => \^sr\(0)
    );
\odata_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(126),
      Q => \^q\(126),
      R => \^sr\(0)
    );
\odata_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(127),
      Q => \^q\(127),
      R => \^sr\(0)
    );
\odata_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(128),
      Q => \^q\(128),
      R => \^sr\(0)
    );
\odata_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(129),
      Q => \^q\(129),
      R => \^sr\(0)
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(12),
      Q => \^q\(12),
      R => \^sr\(0)
    );
\odata_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(130),
      Q => \^q\(130),
      R => \^sr\(0)
    );
\odata_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(131),
      Q => \^q\(131),
      R => \^sr\(0)
    );
\odata_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(132),
      Q => \^q\(132),
      R => \^sr\(0)
    );
\odata_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(133),
      Q => \^q\(133),
      R => \^sr\(0)
    );
\odata_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(134),
      Q => \^q\(134),
      R => \^sr\(0)
    );
\odata_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(135),
      Q => \^q\(135),
      R => \^sr\(0)
    );
\odata_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(136),
      Q => \^q\(136),
      R => \^sr\(0)
    );
\odata_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(137),
      Q => \^q\(137),
      R => \^sr\(0)
    );
\odata_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(138),
      Q => \^q\(138),
      R => \^sr\(0)
    );
\odata_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(139),
      Q => \^q\(139),
      R => \^sr\(0)
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(13),
      Q => \^q\(13),
      R => \^sr\(0)
    );
\odata_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(140),
      Q => \^q\(140),
      R => \^sr\(0)
    );
\odata_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(141),
      Q => \^q\(141),
      R => \^sr\(0)
    );
\odata_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(142),
      Q => \^q\(142),
      R => \^sr\(0)
    );
\odata_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(143),
      Q => \^q\(143),
      R => \^sr\(0)
    );
\odata_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(144),
      Q => \^q\(144),
      R => \^sr\(0)
    );
\odata_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(145),
      Q => \^q\(145),
      R => \^sr\(0)
    );
\odata_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(146),
      Q => \^q\(146),
      R => \^sr\(0)
    );
\odata_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(147),
      Q => \^q\(147),
      R => \^sr\(0)
    );
\odata_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(148),
      Q => \^q\(148),
      R => \^sr\(0)
    );
\odata_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(149),
      Q => \^q\(149),
      R => \^sr\(0)
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(14),
      Q => \^q\(14),
      R => \^sr\(0)
    );
\odata_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(150),
      Q => \^q\(150),
      R => \^sr\(0)
    );
\odata_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(151),
      Q => \^q\(151),
      R => \^sr\(0)
    );
\odata_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(152),
      Q => \^q\(152),
      R => \^sr\(0)
    );
\odata_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(153),
      Q => \^q\(153),
      R => \^sr\(0)
    );
\odata_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(154),
      Q => \^q\(154),
      R => \^sr\(0)
    );
\odata_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(155),
      Q => \^q\(155),
      R => \^sr\(0)
    );
\odata_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(156),
      Q => \^q\(156),
      R => \^sr\(0)
    );
\odata_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(157),
      Q => \^q\(157),
      R => \^sr\(0)
    );
\odata_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(158),
      Q => \^q\(158),
      R => \^sr\(0)
    );
\odata_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(159),
      Q => \^q\(159),
      R => \^sr\(0)
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(15),
      Q => \^q\(15),
      R => \^sr\(0)
    );
\odata_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(160),
      Q => \^q\(160),
      R => \^sr\(0)
    );
\odata_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(161),
      Q => \^q\(161),
      R => \^sr\(0)
    );
\odata_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(162),
      Q => \^q\(162),
      R => \^sr\(0)
    );
\odata_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(163),
      Q => \^q\(163),
      R => \^sr\(0)
    );
\odata_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(164),
      Q => \^q\(164),
      R => \^sr\(0)
    );
\odata_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(165),
      Q => \^q\(165),
      R => \^sr\(0)
    );
\odata_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(166),
      Q => \^q\(166),
      R => \^sr\(0)
    );
\odata_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(167),
      Q => \^q\(167),
      R => \^sr\(0)
    );
\odata_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(168),
      Q => \^q\(168),
      R => \^sr\(0)
    );
\odata_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(169),
      Q => \^q\(169),
      R => \^sr\(0)
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(16),
      Q => \^q\(16),
      R => \^sr\(0)
    );
\odata_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(170),
      Q => \^q\(170),
      R => \^sr\(0)
    );
\odata_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(171),
      Q => \^q\(171),
      R => \^sr\(0)
    );
\odata_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(172),
      Q => \^q\(172),
      R => \^sr\(0)
    );
\odata_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(173),
      Q => \^q\(173),
      R => \^sr\(0)
    );
\odata_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(174),
      Q => \^q\(174),
      R => \^sr\(0)
    );
\odata_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(175),
      Q => \^q\(175),
      R => \^sr\(0)
    );
\odata_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(176),
      Q => \^q\(176),
      R => \^sr\(0)
    );
\odata_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(177),
      Q => \^q\(177),
      R => \^sr\(0)
    );
\odata_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(178),
      Q => \^q\(178),
      R => \^sr\(0)
    );
\odata_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(179),
      Q => \^q\(179),
      R => \^sr\(0)
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(17),
      Q => \^q\(17),
      R => \^sr\(0)
    );
\odata_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(180),
      Q => \^q\(180),
      R => \^sr\(0)
    );
\odata_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(181),
      Q => \^q\(181),
      R => \^sr\(0)
    );
\odata_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(182),
      Q => \^q\(182),
      R => \^sr\(0)
    );
\odata_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(183),
      Q => \^q\(183),
      R => \^sr\(0)
    );
\odata_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(184),
      Q => \^q\(184),
      R => \^sr\(0)
    );
\odata_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(185),
      Q => \^q\(185),
      R => \^sr\(0)
    );
\odata_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(186),
      Q => \^q\(186),
      R => \^sr\(0)
    );
\odata_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(187),
      Q => \^q\(187),
      R => \^sr\(0)
    );
\odata_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(188),
      Q => \^q\(188),
      R => \^sr\(0)
    );
\odata_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(189),
      Q => \^q\(189),
      R => \^sr\(0)
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(18),
      Q => \^q\(18),
      R => \^sr\(0)
    );
\odata_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(190),
      Q => \^q\(190),
      R => \^sr\(0)
    );
\odata_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(191),
      Q => \^q\(191),
      R => \^sr\(0)
    );
\odata_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(192),
      Q => \^q\(192),
      R => \^sr\(0)
    );
\odata_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(193),
      Q => \^q\(193),
      R => \^sr\(0)
    );
\odata_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(194),
      Q => \^q\(194),
      R => \^sr\(0)
    );
\odata_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(195),
      Q => \^q\(195),
      R => \^sr\(0)
    );
\odata_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(196),
      Q => \^q\(196),
      R => \^sr\(0)
    );
\odata_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(197),
      Q => \^q\(197),
      R => \^sr\(0)
    );
\odata_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(198),
      Q => \^q\(198),
      R => \^sr\(0)
    );
\odata_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(199),
      Q => \^q\(199),
      R => \^sr\(0)
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(19),
      Q => \^q\(19),
      R => \^sr\(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\odata_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(200),
      Q => \^q\(200),
      R => \^sr\(0)
    );
\odata_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(201),
      Q => \^q\(201),
      R => \^sr\(0)
    );
\odata_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(202),
      Q => \^q\(202),
      R => \^sr\(0)
    );
\odata_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(203),
      Q => \^q\(203),
      R => \^sr\(0)
    );
\odata_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(204),
      Q => \^q\(204),
      R => \^sr\(0)
    );
\odata_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(205),
      Q => \^q\(205),
      R => \^sr\(0)
    );
\odata_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(206),
      Q => \^q\(206),
      R => \^sr\(0)
    );
\odata_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(207),
      Q => \^q\(207),
      R => \^sr\(0)
    );
\odata_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(208),
      Q => \^q\(208),
      R => \^sr\(0)
    );
\odata_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(209),
      Q => \^q\(209),
      R => \^sr\(0)
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(20),
      Q => \^q\(20),
      R => \^sr\(0)
    );
\odata_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(210),
      Q => \^q\(210),
      R => \^sr\(0)
    );
\odata_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(211),
      Q => \^q\(211),
      R => \^sr\(0)
    );
\odata_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(212),
      Q => \^q\(212),
      R => \^sr\(0)
    );
\odata_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(213),
      Q => \^q\(213),
      R => \^sr\(0)
    );
\odata_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(214),
      Q => \^q\(214),
      R => \^sr\(0)
    );
\odata_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(215),
      Q => \^q\(215),
      R => \^sr\(0)
    );
\odata_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(216),
      Q => \^q\(216),
      R => \^sr\(0)
    );
\odata_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(217),
      Q => \^q\(217),
      R => \^sr\(0)
    );
\odata_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(218),
      Q => \^q\(218),
      R => \^sr\(0)
    );
\odata_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(219),
      Q => \^q\(219),
      R => \^sr\(0)
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(21),
      Q => \^q\(21),
      R => \^sr\(0)
    );
\odata_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(220),
      Q => \^q\(220),
      R => \^sr\(0)
    );
\odata_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(221),
      Q => \^q\(221),
      R => \^sr\(0)
    );
\odata_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(222),
      Q => \^q\(222),
      R => \^sr\(0)
    );
\odata_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(223),
      Q => \^q\(223),
      R => \^sr\(0)
    );
\odata_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(224),
      Q => \^q\(224),
      R => \^sr\(0)
    );
\odata_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(225),
      Q => \^q\(225),
      R => \^sr\(0)
    );
\odata_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(226),
      Q => \^q\(226),
      R => \^sr\(0)
    );
\odata_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(227),
      Q => \^q\(227),
      R => \^sr\(0)
    );
\odata_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(228),
      Q => \^q\(228),
      R => \^sr\(0)
    );
\odata_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(229),
      Q => \^q\(229),
      R => \^sr\(0)
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(22),
      Q => \^q\(22),
      R => \^sr\(0)
    );
\odata_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(230),
      Q => \^q\(230),
      R => \^sr\(0)
    );
\odata_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(231),
      Q => \^q\(231),
      R => \^sr\(0)
    );
\odata_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(232),
      Q => \^q\(232),
      R => \^sr\(0)
    );
\odata_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(233),
      Q => \^q\(233),
      R => \^sr\(0)
    );
\odata_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(234),
      Q => \^q\(234),
      R => \^sr\(0)
    );
\odata_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(235),
      Q => \^q\(235),
      R => \^sr\(0)
    );
\odata_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(236),
      Q => \^q\(236),
      R => \^sr\(0)
    );
\odata_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(237),
      Q => \^q\(237),
      R => \^sr\(0)
    );
\odata_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(238),
      Q => \^q\(238),
      R => \^sr\(0)
    );
\odata_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(239),
      Q => \^q\(239),
      R => \^sr\(0)
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(23),
      Q => \^q\(23),
      R => \^sr\(0)
    );
\odata_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(240),
      Q => \^q\(240),
      R => \^sr\(0)
    );
\odata_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(241),
      Q => \^q\(241),
      R => \^sr\(0)
    );
\odata_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(242),
      Q => \^q\(242),
      R => \^sr\(0)
    );
\odata_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(243),
      Q => \^q\(243),
      R => \^sr\(0)
    );
\odata_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(244),
      Q => \^q\(244),
      R => \^sr\(0)
    );
\odata_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(245),
      Q => \^q\(245),
      R => \^sr\(0)
    );
\odata_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(246),
      Q => \^q\(246),
      R => \^sr\(0)
    );
\odata_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(247),
      Q => \^q\(247),
      R => \^sr\(0)
    );
\odata_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(248),
      Q => \^q\(248),
      R => \^sr\(0)
    );
\odata_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(249),
      Q => \^q\(249),
      R => \^sr\(0)
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(24),
      Q => \^q\(24),
      R => \^sr\(0)
    );
\odata_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(250),
      Q => \^q\(250),
      R => \^sr\(0)
    );
\odata_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(251),
      Q => \^q\(251),
      R => \^sr\(0)
    );
\odata_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(252),
      Q => \^q\(252),
      R => \^sr\(0)
    );
\odata_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(253),
      Q => \^q\(253),
      R => \^sr\(0)
    );
\odata_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(254),
      Q => \^q\(254),
      R => \^sr\(0)
    );
\odata_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(255),
      Q => \^q\(255),
      R => \^sr\(0)
    );
\odata_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(256),
      Q => \^q\(256),
      R => \^sr\(0)
    );
\odata_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(257),
      Q => \^q\(257),
      R => \^sr\(0)
    );
\odata_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(258),
      Q => \^q\(258),
      R => \^sr\(0)
    );
\odata_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(259),
      Q => \^q\(259),
      R => \^sr\(0)
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(25),
      Q => \^q\(25),
      R => \^sr\(0)
    );
\odata_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(260),
      Q => \^q\(260),
      R => \^sr\(0)
    );
\odata_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(261),
      Q => \^q\(261),
      R => \^sr\(0)
    );
\odata_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(262),
      Q => \^q\(262),
      R => \^sr\(0)
    );
\odata_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(263),
      Q => \^q\(263),
      R => \^sr\(0)
    );
\odata_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(264),
      Q => \^q\(264),
      R => \^sr\(0)
    );
\odata_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(265),
      Q => \^q\(265),
      R => \^sr\(0)
    );
\odata_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(266),
      Q => \^q\(266),
      R => \^sr\(0)
    );
\odata_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(267),
      Q => \^q\(267),
      R => \^sr\(0)
    );
\odata_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(268),
      Q => \^q\(268),
      R => \^sr\(0)
    );
\odata_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(269),
      Q => \^q\(269),
      R => \^sr\(0)
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(26),
      Q => \^q\(26),
      R => \^sr\(0)
    );
\odata_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(270),
      Q => \^q\(270),
      R => \^sr\(0)
    );
\odata_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(271),
      Q => \^q\(271),
      R => \^sr\(0)
    );
\odata_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(272),
      Q => \^q\(272),
      R => \^sr\(0)
    );
\odata_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(273),
      Q => \^q\(273),
      R => \^sr\(0)
    );
\odata_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(274),
      Q => \^q\(274),
      R => \^sr\(0)
    );
\odata_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(275),
      Q => \^q\(275),
      R => \^sr\(0)
    );
\odata_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(276),
      Q => \^q\(276),
      R => \^sr\(0)
    );
\odata_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(277),
      Q => \^q\(277),
      R => \^sr\(0)
    );
\odata_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(278),
      Q => \^q\(278),
      R => \^sr\(0)
    );
\odata_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(279),
      Q => \^q\(279),
      R => \^sr\(0)
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(27),
      Q => \^q\(27),
      R => \^sr\(0)
    );
\odata_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(280),
      Q => \^q\(280),
      R => \^sr\(0)
    );
\odata_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(281),
      Q => \^q\(281),
      R => \^sr\(0)
    );
\odata_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(282),
      Q => \^q\(282),
      R => \^sr\(0)
    );
\odata_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(283),
      Q => \^q\(283),
      R => \^sr\(0)
    );
\odata_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(284),
      Q => \^q\(284),
      R => \^sr\(0)
    );
\odata_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(285),
      Q => \^q\(285),
      R => \^sr\(0)
    );
\odata_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(286),
      Q => \^q\(286),
      R => \^sr\(0)
    );
\odata_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(287),
      Q => \^q\(287),
      R => \^sr\(0)
    );
\odata_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(288),
      Q => \^q\(288),
      R => \^sr\(0)
    );
\odata_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(289),
      Q => \^q\(289),
      R => \^sr\(0)
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(28),
      Q => \^q\(28),
      R => \^sr\(0)
    );
\odata_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(290),
      Q => \^q\(290),
      R => \^sr\(0)
    );
\odata_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(291),
      Q => \^q\(291),
      R => \^sr\(0)
    );
\odata_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(292),
      Q => \^q\(292),
      R => \^sr\(0)
    );
\odata_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(293),
      Q => \^q\(293),
      R => \^sr\(0)
    );
\odata_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(294),
      Q => \^q\(294),
      R => \^sr\(0)
    );
\odata_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(295),
      Q => \^q\(295),
      R => \^sr\(0)
    );
\odata_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(296),
      Q => \^q\(296),
      R => \^sr\(0)
    );
\odata_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(297),
      Q => \^q\(297),
      R => \^sr\(0)
    );
\odata_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(298),
      Q => \^q\(298),
      R => \^sr\(0)
    );
\odata_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(299),
      Q => \^q\(299),
      R => \^sr\(0)
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(29),
      Q => \^q\(29),
      R => \^sr\(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\odata_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(300),
      Q => \^q\(300),
      R => \^sr\(0)
    );
\odata_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(301),
      Q => \^q\(301),
      R => \^sr\(0)
    );
\odata_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(302),
      Q => \^q\(302),
      R => \^sr\(0)
    );
\odata_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(303),
      Q => \^q\(303),
      R => \^sr\(0)
    );
\odata_reg[304]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(304),
      Q => \^q\(304),
      R => \^sr\(0)
    );
\odata_reg[305]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(305),
      Q => \^q\(305),
      R => \^sr\(0)
    );
\odata_reg[306]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(306),
      Q => \^q\(306),
      R => \^sr\(0)
    );
\odata_reg[307]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(307),
      Q => \^q\(307),
      R => \^sr\(0)
    );
\odata_reg[308]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(308),
      Q => \^q\(308),
      R => \^sr\(0)
    );
\odata_reg[309]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(309),
      Q => \^q\(309),
      R => \^sr\(0)
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(30),
      Q => \^q\(30),
      R => \^sr\(0)
    );
\odata_reg[310]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(310),
      Q => \^q\(310),
      R => \^sr\(0)
    );
\odata_reg[311]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(311),
      Q => \^q\(311),
      R => \^sr\(0)
    );
\odata_reg[312]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(312),
      Q => \^q\(312),
      R => \^sr\(0)
    );
\odata_reg[313]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(313),
      Q => \^q\(313),
      R => \^sr\(0)
    );
\odata_reg[314]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(314),
      Q => \^q\(314),
      R => \^sr\(0)
    );
\odata_reg[315]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(315),
      Q => \^q\(315),
      R => \^sr\(0)
    );
\odata_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(316),
      Q => \^q\(316),
      R => \^sr\(0)
    );
\odata_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(317),
      Q => \^q\(317),
      R => \^sr\(0)
    );
\odata_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(318),
      Q => \^q\(318),
      R => \^sr\(0)
    );
\odata_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(319),
      Q => \^q\(319),
      R => \^sr\(0)
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(31),
      Q => \^q\(31),
      R => \^sr\(0)
    );
\odata_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(320),
      Q => \^q\(320),
      R => \^sr\(0)
    );
\odata_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(321),
      Q => \^q\(321),
      R => \^sr\(0)
    );
\odata_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(322),
      Q => \^q\(322),
      R => \^sr\(0)
    );
\odata_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(323),
      Q => \^q\(323),
      R => \^sr\(0)
    );
\odata_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(324),
      Q => \^q\(324),
      R => \^sr\(0)
    );
\odata_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(325),
      Q => \^q\(325),
      R => \^sr\(0)
    );
\odata_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(326),
      Q => \^q\(326),
      R => \^sr\(0)
    );
\odata_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(327),
      Q => \^q\(327),
      R => \^sr\(0)
    );
\odata_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(328),
      Q => \^q\(328),
      R => \^sr\(0)
    );
\odata_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(329),
      Q => \^q\(329),
      R => \^sr\(0)
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(32),
      Q => \^q\(32),
      R => \^sr\(0)
    );
\odata_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(330),
      Q => \^q\(330),
      R => \^sr\(0)
    );
\odata_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(331),
      Q => \^q\(331),
      R => \^sr\(0)
    );
\odata_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(332),
      Q => \^q\(332),
      R => \^sr\(0)
    );
\odata_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(333),
      Q => \^q\(333),
      R => \^sr\(0)
    );
\odata_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(334),
      Q => \^q\(334),
      R => \^sr\(0)
    );
\odata_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(335),
      Q => \^q\(335),
      R => \^sr\(0)
    );
\odata_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(336),
      Q => \^q\(336),
      R => \^sr\(0)
    );
\odata_reg[337]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(337),
      Q => \^q\(337),
      R => \^sr\(0)
    );
\odata_reg[338]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(338),
      Q => \^q\(338),
      R => \^sr\(0)
    );
\odata_reg[339]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(339),
      Q => \^q\(339),
      R => \^sr\(0)
    );
\odata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(33),
      Q => \^q\(33),
      R => \^sr\(0)
    );
\odata_reg[340]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(340),
      Q => \^q\(340),
      R => \^sr\(0)
    );
\odata_reg[341]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(341),
      Q => \^q\(341),
      R => \^sr\(0)
    );
\odata_reg[342]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(342),
      Q => \^q\(342),
      R => \^sr\(0)
    );
\odata_reg[343]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(343),
      Q => \^q\(343),
      R => \^sr\(0)
    );
\odata_reg[344]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(344),
      Q => \^q\(344),
      R => \^sr\(0)
    );
\odata_reg[345]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(345),
      Q => \^q\(345),
      R => \^sr\(0)
    );
\odata_reg[346]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(346),
      Q => \^q\(346),
      R => \^sr\(0)
    );
\odata_reg[347]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(347),
      Q => \^q\(347),
      R => \^sr\(0)
    );
\odata_reg[348]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(348),
      Q => \^q\(348),
      R => \^sr\(0)
    );
\odata_reg[349]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(349),
      Q => \^q\(349),
      R => \^sr\(0)
    );
\odata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(34),
      Q => \^q\(34),
      R => \^sr\(0)
    );
\odata_reg[350]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(350),
      Q => \^q\(350),
      R => \^sr\(0)
    );
\odata_reg[351]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(351),
      Q => \^q\(351),
      R => \^sr\(0)
    );
\odata_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(352),
      Q => \^q\(352),
      R => \^sr\(0)
    );
\odata_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(353),
      Q => \^q\(353),
      R => \^sr\(0)
    );
\odata_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(354),
      Q => \^q\(354),
      R => \^sr\(0)
    );
\odata_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(355),
      Q => \^q\(355),
      R => \^sr\(0)
    );
\odata_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(356),
      Q => \^q\(356),
      R => \^sr\(0)
    );
\odata_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(357),
      Q => \^q\(357),
      R => \^sr\(0)
    );
\odata_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(358),
      Q => \^q\(358),
      R => \^sr\(0)
    );
\odata_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(359),
      Q => \^q\(359),
      R => \^sr\(0)
    );
\odata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(35),
      Q => \^q\(35),
      R => \^sr\(0)
    );
\odata_reg[360]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(360),
      Q => \^q\(360),
      R => \^sr\(0)
    );
\odata_reg[361]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(361),
      Q => \^q\(361),
      R => \^sr\(0)
    );
\odata_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(362),
      Q => \^q\(362),
      R => \^sr\(0)
    );
\odata_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(363),
      Q => \^q\(363),
      R => \^sr\(0)
    );
\odata_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(364),
      Q => \^q\(364),
      R => \^sr\(0)
    );
\odata_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(365),
      Q => \^q\(365),
      R => \^sr\(0)
    );
\odata_reg[366]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(366),
      Q => \^q\(366),
      R => \^sr\(0)
    );
\odata_reg[367]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(367),
      Q => \^q\(367),
      R => \^sr\(0)
    );
\odata_reg[368]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(368),
      Q => \^q\(368),
      R => \^sr\(0)
    );
\odata_reg[369]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(369),
      Q => \^q\(369),
      R => \^sr\(0)
    );
\odata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(36),
      Q => \^q\(36),
      R => \^sr\(0)
    );
\odata_reg[370]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(370),
      Q => \^q\(370),
      R => \^sr\(0)
    );
\odata_reg[371]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(371),
      Q => \^q\(371),
      R => \^sr\(0)
    );
\odata_reg[372]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(372),
      Q => \^q\(372),
      R => \^sr\(0)
    );
\odata_reg[373]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(373),
      Q => \^q\(373),
      R => \^sr\(0)
    );
\odata_reg[374]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(374),
      Q => \^q\(374),
      R => \^sr\(0)
    );
\odata_reg[375]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(375),
      Q => \^q\(375),
      R => \^sr\(0)
    );
\odata_reg[376]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(376),
      Q => \^q\(376),
      R => \^sr\(0)
    );
\odata_reg[377]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(377),
      Q => \^q\(377),
      R => \^sr\(0)
    );
\odata_reg[378]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(378),
      Q => \^q\(378),
      R => \^sr\(0)
    );
\odata_reg[379]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(379),
      Q => \^q\(379),
      R => \^sr\(0)
    );
\odata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(37),
      Q => \^q\(37),
      R => \^sr\(0)
    );
\odata_reg[380]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(380),
      Q => \^q\(380),
      R => \^sr\(0)
    );
\odata_reg[381]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(381),
      Q => \^q\(381),
      R => \^sr\(0)
    );
\odata_reg[382]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(382),
      Q => \^q\(382),
      R => \^sr\(0)
    );
\odata_reg[383]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(383),
      Q => \^q\(383),
      R => \^sr\(0)
    );
\odata_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(384),
      Q => \^q\(384),
      R => \^sr\(0)
    );
\odata_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(385),
      Q => \^q\(385),
      R => \^sr\(0)
    );
\odata_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(386),
      Q => \^q\(386),
      R => \^sr\(0)
    );
\odata_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(387),
      Q => \^q\(387),
      R => \^sr\(0)
    );
\odata_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(388),
      Q => \^q\(388),
      R => \^sr\(0)
    );
\odata_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(389),
      Q => \^q\(389),
      R => \^sr\(0)
    );
\odata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(38),
      Q => \^q\(38),
      R => \^sr\(0)
    );
\odata_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(390),
      Q => \^q\(390),
      R => \^sr\(0)
    );
\odata_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(391),
      Q => \^q\(391),
      R => \^sr\(0)
    );
\odata_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(392),
      Q => \^q\(392),
      R => \^sr\(0)
    );
\odata_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(393),
      Q => \^q\(393),
      R => \^sr\(0)
    );
\odata_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(394),
      Q => \^q\(394),
      R => \^sr\(0)
    );
\odata_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(395),
      Q => \^q\(395),
      R => \^sr\(0)
    );
\odata_reg[396]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(396),
      Q => \^q\(396),
      R => \^sr\(0)
    );
\odata_reg[397]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(397),
      Q => \^q\(397),
      R => \^sr\(0)
    );
\odata_reg[398]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(398),
      Q => \^q\(398),
      R => \^sr\(0)
    );
\odata_reg[399]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(399),
      Q => \^q\(399),
      R => \^sr\(0)
    );
\odata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(39),
      Q => \^q\(39),
      R => \^sr\(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(3),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\odata_reg[400]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(400),
      Q => \^q\(400),
      R => \^sr\(0)
    );
\odata_reg[401]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(401),
      Q => \^q\(401),
      R => \^sr\(0)
    );
\odata_reg[402]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(402),
      Q => \^q\(402),
      R => \^sr\(0)
    );
\odata_reg[403]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(403),
      Q => \^q\(403),
      R => \^sr\(0)
    );
\odata_reg[404]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(404),
      Q => \^q\(404),
      R => \^sr\(0)
    );
\odata_reg[405]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(405),
      Q => \^q\(405),
      R => \^sr\(0)
    );
\odata_reg[406]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(406),
      Q => \^q\(406),
      R => \^sr\(0)
    );
\odata_reg[407]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(407),
      Q => \^q\(407),
      R => \^sr\(0)
    );
\odata_reg[408]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(408),
      Q => \^q\(408),
      R => \^sr\(0)
    );
\odata_reg[409]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(409),
      Q => \^q\(409),
      R => \^sr\(0)
    );
\odata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(40),
      Q => \^q\(40),
      R => \^sr\(0)
    );
\odata_reg[410]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(410),
      Q => \^q\(410),
      R => \^sr\(0)
    );
\odata_reg[411]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(411),
      Q => \^q\(411),
      R => \^sr\(0)
    );
\odata_reg[412]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(412),
      Q => \^q\(412),
      R => \^sr\(0)
    );
\odata_reg[413]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(413),
      Q => \^q\(413),
      R => \^sr\(0)
    );
\odata_reg[414]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(414),
      Q => \^q\(414),
      R => \^sr\(0)
    );
\odata_reg[415]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(415),
      Q => \^q\(415),
      R => \^sr\(0)
    );
\odata_reg[416]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(416),
      Q => \^q\(416),
      R => \^sr\(0)
    );
\odata_reg[417]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(417),
      Q => \^q\(417),
      R => \^sr\(0)
    );
\odata_reg[418]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(418),
      Q => \^q\(418),
      R => \^sr\(0)
    );
\odata_reg[419]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(419),
      Q => \^q\(419),
      R => \^sr\(0)
    );
\odata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(41),
      Q => \^q\(41),
      R => \^sr\(0)
    );
\odata_reg[420]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(420),
      Q => \^q\(420),
      R => \^sr\(0)
    );
\odata_reg[421]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(421),
      Q => \^q\(421),
      R => \^sr\(0)
    );
\odata_reg[422]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(422),
      Q => \^q\(422),
      R => \^sr\(0)
    );
\odata_reg[423]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(423),
      Q => \^q\(423),
      R => \^sr\(0)
    );
\odata_reg[424]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(424),
      Q => \^q\(424),
      R => \^sr\(0)
    );
\odata_reg[425]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(425),
      Q => \^q\(425),
      R => \^sr\(0)
    );
\odata_reg[426]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(426),
      Q => \^q\(426),
      R => \^sr\(0)
    );
\odata_reg[427]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(427),
      Q => \^q\(427),
      R => \^sr\(0)
    );
\odata_reg[428]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(428),
      Q => \^q\(428),
      R => \^sr\(0)
    );
\odata_reg[429]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(429),
      Q => \^q\(429),
      R => \^sr\(0)
    );
\odata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(42),
      Q => \^q\(42),
      R => \^sr\(0)
    );
\odata_reg[430]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(430),
      Q => \^q\(430),
      R => \^sr\(0)
    );
\odata_reg[431]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(431),
      Q => \^q\(431),
      R => \^sr\(0)
    );
\odata_reg[432]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(432),
      Q => \^q\(432),
      R => \^sr\(0)
    );
\odata_reg[433]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(433),
      Q => \^q\(433),
      R => \^sr\(0)
    );
\odata_reg[434]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(434),
      Q => \^q\(434),
      R => \^sr\(0)
    );
\odata_reg[435]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(435),
      Q => \^q\(435),
      R => \^sr\(0)
    );
\odata_reg[436]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(436),
      Q => \^q\(436),
      R => \^sr\(0)
    );
\odata_reg[437]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(437),
      Q => \^q\(437),
      R => \^sr\(0)
    );
\odata_reg[438]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(438),
      Q => \^q\(438),
      R => \^sr\(0)
    );
\odata_reg[439]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(439),
      Q => \^q\(439),
      R => \^sr\(0)
    );
\odata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(43),
      Q => \^q\(43),
      R => \^sr\(0)
    );
\odata_reg[440]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(440),
      Q => \^q\(440),
      R => \^sr\(0)
    );
\odata_reg[441]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(441),
      Q => \^q\(441),
      R => \^sr\(0)
    );
\odata_reg[442]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(442),
      Q => \^q\(442),
      R => \^sr\(0)
    );
\odata_reg[443]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(443),
      Q => \^q\(443),
      R => \^sr\(0)
    );
\odata_reg[444]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(444),
      Q => \^q\(444),
      R => \^sr\(0)
    );
\odata_reg[445]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(445),
      Q => \^q\(445),
      R => \^sr\(0)
    );
\odata_reg[446]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(446),
      Q => \^q\(446),
      R => \^sr\(0)
    );
\odata_reg[447]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(447),
      Q => \^q\(447),
      R => \^sr\(0)
    );
\odata_reg[448]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(448),
      Q => \^q\(448),
      R => \^sr\(0)
    );
\odata_reg[449]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(449),
      Q => \^q\(449),
      R => \^sr\(0)
    );
\odata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(44),
      Q => \^q\(44),
      R => \^sr\(0)
    );
\odata_reg[450]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(450),
      Q => \^q\(450),
      R => \^sr\(0)
    );
\odata_reg[451]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(451),
      Q => \^q\(451),
      R => \^sr\(0)
    );
\odata_reg[452]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(452),
      Q => \^q\(452),
      R => \^sr\(0)
    );
\odata_reg[453]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(453),
      Q => \^q\(453),
      R => \^sr\(0)
    );
\odata_reg[454]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(454),
      Q => \^q\(454),
      R => \^sr\(0)
    );
\odata_reg[455]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(455),
      Q => \^q\(455),
      R => \^sr\(0)
    );
\odata_reg[456]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(456),
      Q => \^q\(456),
      R => \^sr\(0)
    );
\odata_reg[457]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(457),
      Q => \^q\(457),
      R => \^sr\(0)
    );
\odata_reg[458]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(458),
      Q => \^q\(458),
      R => \^sr\(0)
    );
\odata_reg[459]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(459),
      Q => \^q\(459),
      R => \^sr\(0)
    );
\odata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(45),
      Q => \^q\(45),
      R => \^sr\(0)
    );
\odata_reg[460]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(460),
      Q => \^q\(460),
      R => \^sr\(0)
    );
\odata_reg[461]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(461),
      Q => \^q\(461),
      R => \^sr\(0)
    );
\odata_reg[462]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(462),
      Q => \^q\(462),
      R => \^sr\(0)
    );
\odata_reg[463]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(463),
      Q => \^q\(463),
      R => \^sr\(0)
    );
\odata_reg[464]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(464),
      Q => \^q\(464),
      R => \^sr\(0)
    );
\odata_reg[465]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(465),
      Q => \^q\(465),
      R => \^sr\(0)
    );
\odata_reg[466]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(466),
      Q => \^q\(466),
      R => \^sr\(0)
    );
\odata_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(467),
      Q => \^q\(467),
      R => \^sr\(0)
    );
\odata_reg[468]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(468),
      Q => \^q\(468),
      R => \^sr\(0)
    );
\odata_reg[469]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(469),
      Q => \^q\(469),
      R => \^sr\(0)
    );
\odata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(46),
      Q => \^q\(46),
      R => \^sr\(0)
    );
\odata_reg[470]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(470),
      Q => \^q\(470),
      R => \^sr\(0)
    );
\odata_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(471),
      Q => \^q\(471),
      R => \^sr\(0)
    );
\odata_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(472),
      Q => \^q\(472),
      R => \^sr\(0)
    );
\odata_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(473),
      Q => \^q\(473),
      R => \^sr\(0)
    );
\odata_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(474),
      Q => \^q\(474),
      R => \^sr\(0)
    );
\odata_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(475),
      Q => \^q\(475),
      R => \^sr\(0)
    );
\odata_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(476),
      Q => \^q\(476),
      R => \^sr\(0)
    );
\odata_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(477),
      Q => \^q\(477),
      R => \^sr\(0)
    );
\odata_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(478),
      Q => \^q\(478),
      R => \^sr\(0)
    );
\odata_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(479),
      Q => \^q\(479),
      R => \^sr\(0)
    );
\odata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(47),
      Q => \^q\(47),
      R => \^sr\(0)
    );
\odata_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(480),
      Q => \^q\(480),
      R => \^sr\(0)
    );
\odata_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(481),
      Q => \^q\(481),
      R => \^sr\(0)
    );
\odata_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(482),
      Q => \^q\(482),
      R => \^sr\(0)
    );
\odata_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(483),
      Q => \^q\(483),
      R => \^sr\(0)
    );
\odata_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(484),
      Q => \^q\(484),
      R => \^sr\(0)
    );
\odata_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(485),
      Q => \^q\(485),
      R => \^sr\(0)
    );
\odata_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(486),
      Q => \^q\(486),
      R => \^sr\(0)
    );
\odata_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(487),
      Q => \^q\(487),
      R => \^sr\(0)
    );
\odata_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(488),
      Q => \^q\(488),
      R => \^sr\(0)
    );
\odata_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(489),
      Q => \^q\(489),
      R => \^sr\(0)
    );
\odata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(48),
      Q => \^q\(48),
      R => \^sr\(0)
    );
\odata_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(490),
      Q => \^q\(490),
      R => \^sr\(0)
    );
\odata_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(491),
      Q => \^q\(491),
      R => \^sr\(0)
    );
\odata_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(492),
      Q => \^q\(492),
      R => \^sr\(0)
    );
\odata_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(493),
      Q => \^q\(493),
      R => \^sr\(0)
    );
\odata_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(494),
      Q => \^q\(494),
      R => \^sr\(0)
    );
\odata_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(495),
      Q => \^q\(495),
      R => \^sr\(0)
    );
\odata_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(496),
      Q => \^q\(496),
      R => \^sr\(0)
    );
\odata_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(497),
      Q => \^q\(497),
      R => \^sr\(0)
    );
\odata_reg[498]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(498),
      Q => \^q\(498),
      R => \^sr\(0)
    );
\odata_reg[499]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(499),
      Q => \^q\(499),
      R => \^sr\(0)
    );
\odata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(49),
      Q => \^q\(49),
      R => \^sr\(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(4),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\odata_reg[500]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(500),
      Q => \^q\(500),
      R => \^sr\(0)
    );
\odata_reg[501]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(501),
      Q => \^q\(501),
      R => \^sr\(0)
    );
\odata_reg[502]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(502),
      Q => \^q\(502),
      R => \^sr\(0)
    );
\odata_reg[503]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(503),
      Q => \^q\(503),
      R => \^sr\(0)
    );
\odata_reg[504]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(504),
      Q => \^q\(504),
      R => \^sr\(0)
    );
\odata_reg[505]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(505),
      Q => \^q\(505),
      R => \^sr\(0)
    );
\odata_reg[506]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(506),
      Q => \^q\(506),
      R => \^sr\(0)
    );
\odata_reg[507]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(507),
      Q => \^q\(507),
      R => \^sr\(0)
    );
\odata_reg[508]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(508),
      Q => \^q\(508),
      R => \^sr\(0)
    );
\odata_reg[509]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(509),
      Q => \^q\(509),
      R => \^sr\(0)
    );
\odata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(50),
      Q => \^q\(50),
      R => \^sr\(0)
    );
\odata_reg[510]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(510),
      Q => \^q\(510),
      R => \^sr\(0)
    );
\odata_reg[511]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(511),
      Q => \^q\(511),
      R => \^sr\(0)
    );
\odata_reg[512]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(512),
      Q => \^q\(512),
      R => \^sr\(0)
    );
\odata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(51),
      Q => \^q\(51),
      R => \^sr\(0)
    );
\odata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(52),
      Q => \^q\(52),
      R => \^sr\(0)
    );
\odata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(53),
      Q => \^q\(53),
      R => \^sr\(0)
    );
\odata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(54),
      Q => \^q\(54),
      R => \^sr\(0)
    );
\odata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(55),
      Q => \^q\(55),
      R => \^sr\(0)
    );
\odata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(56),
      Q => \^q\(56),
      R => \^sr\(0)
    );
\odata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(57),
      Q => \^q\(57),
      R => \^sr\(0)
    );
\odata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(58),
      Q => \^q\(58),
      R => \^sr\(0)
    );
\odata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(59),
      Q => \^q\(59),
      R => \^sr\(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(5),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\odata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(60),
      Q => \^q\(60),
      R => \^sr\(0)
    );
\odata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(61),
      Q => \^q\(61),
      R => \^sr\(0)
    );
\odata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(62),
      Q => \^q\(62),
      R => \^sr\(0)
    );
\odata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(63),
      Q => \^q\(63),
      R => \^sr\(0)
    );
\odata_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(64),
      Q => \^q\(64),
      R => \^sr\(0)
    );
\odata_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(65),
      Q => \^q\(65),
      R => \^sr\(0)
    );
\odata_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(66),
      Q => \^q\(66),
      R => \^sr\(0)
    );
\odata_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(67),
      Q => \^q\(67),
      R => \^sr\(0)
    );
\odata_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(68),
      Q => \^q\(68),
      R => \^sr\(0)
    );
\odata_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(69),
      Q => \^q\(69),
      R => \^sr\(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(6),
      Q => \^q\(6),
      R => \^sr\(0)
    );
\odata_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(70),
      Q => \^q\(70),
      R => \^sr\(0)
    );
\odata_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(71),
      Q => \^q\(71),
      R => \^sr\(0)
    );
\odata_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(72),
      Q => \^q\(72),
      R => \^sr\(0)
    );
\odata_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(73),
      Q => \^q\(73),
      R => \^sr\(0)
    );
\odata_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(74),
      Q => \^q\(74),
      R => \^sr\(0)
    );
\odata_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(75),
      Q => \^q\(75),
      R => \^sr\(0)
    );
\odata_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(76),
      Q => \^q\(76),
      R => \^sr\(0)
    );
\odata_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(77),
      Q => \^q\(77),
      R => \^sr\(0)
    );
\odata_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(78),
      Q => \^q\(78),
      R => \^sr\(0)
    );
\odata_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(79),
      Q => \^q\(79),
      R => \^sr\(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(7),
      Q => \^q\(7),
      R => \^sr\(0)
    );
\odata_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(80),
      Q => \^q\(80),
      R => \^sr\(0)
    );
\odata_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(81),
      Q => \^q\(81),
      R => \^sr\(0)
    );
\odata_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(82),
      Q => \^q\(82),
      R => \^sr\(0)
    );
\odata_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(83),
      Q => \^q\(83),
      R => \^sr\(0)
    );
\odata_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(84),
      Q => \^q\(84),
      R => \^sr\(0)
    );
\odata_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(85),
      Q => \^q\(85),
      R => \^sr\(0)
    );
\odata_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(86),
      Q => \^q\(86),
      R => \^sr\(0)
    );
\odata_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(87),
      Q => \^q\(87),
      R => \^sr\(0)
    );
\odata_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(88),
      Q => \^q\(88),
      R => \^sr\(0)
    );
\odata_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(89),
      Q => \^q\(89),
      R => \^sr\(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(8),
      Q => \^q\(8),
      R => \^sr\(0)
    );
\odata_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(90),
      Q => \^q\(90),
      R => \^sr\(0)
    );
\odata_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(91),
      Q => \^q\(91),
      R => \^sr\(0)
    );
\odata_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(92),
      Q => \^q\(92),
      R => \^sr\(0)
    );
\odata_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(93),
      Q => \^q\(93),
      R => \^sr\(0)
    );
\odata_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(94),
      Q => \^q\(94),
      R => \^sr\(0)
    );
\odata_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(95),
      Q => \^q\(95),
      R => \^sr\(0)
    );
\odata_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(96),
      Q => \^q\(96),
      R => \^sr\(0)
    );
\odata_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(97),
      Q => \^q\(97),
      R => \^sr\(0)
    );
\odata_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(98),
      Q => \^q\(98),
      R => \^sr\(0)
    );
\odata_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(99),
      Q => \^q\(99),
      R => \^sr\(0)
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[511]_i_2_n_1\,
      D => D(9),
      Q => \^q\(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 512 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[35]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[39]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[43]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[47]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[51]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[55]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[59]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[63]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[67]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[71]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[75]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[79]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[83]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[87]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[91]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[95]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[99]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[103]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[107]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[111]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[115]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[119]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[123]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[127]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[131]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[135]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[139]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[143]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[147]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[151]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[155]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[159]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[163]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[167]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[171]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[175]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[179]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[183]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[187]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[191]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[195]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[199]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[203]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[207]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[211]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[215]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[219]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[223]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[227]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[231]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[235]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[239]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[243]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[247]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[251]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[255]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[259]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[263]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[267]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[271]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[275]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[279]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[283]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[287]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[291]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[295]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[299]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[303]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[307]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[311]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[315]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[319]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[323]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[327]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[331]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[335]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[339]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[343]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[347]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[351]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[355]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[359]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[363]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[367]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[371]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[375]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[379]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[383]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[387]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[391]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[395]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[399]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[403]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[407]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[411]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[415]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[419]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[423]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[427]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[431]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[435]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[439]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[443]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[447]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[451]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[455]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[459]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[463]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[467]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[471]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[475]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[479]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[483]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[487]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[491]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[495]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[499]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[503]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[507]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[511]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[512]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \odata_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 512 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2 : entity is "obuf";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 512 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[512]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ireg[512]_i_2\ : label is "soft_lutpair12";
begin
  Q(512 downto 0) <= \^q\(512 downto 0);
\indvar_flatten269_reg_4577[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(512),
      I1 => \odata_reg[0]_0\(0),
      O => E(0)
    );
\ireg[512]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F00FFFF"
    )
        port map (
      I0 => \odata_reg[0]_1\(0),
      I1 => \odata_reg[0]_0\(0),
      I2 => \^q\(512),
      I3 => \ireg_reg[0]\(0),
      I4 => ap_rst_n,
      O => SR(0)
    );
\ireg[512]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^q\(512),
      I1 => \odata_reg[0]_0\(0),
      I2 => \odata_reg[0]_1\(0),
      I3 => \ireg_reg[0]\(0),
      O => \odata_reg[512]_0\(0)
    );
\odata[512]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \^q\(512),
      I1 => \odata_reg[0]_0\(0),
      I2 => \odata_reg[0]_1\(0),
      O => p_0_in
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(0),
      Q => \^q\(0),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(100),
      Q => \^q\(100),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(101),
      Q => \^q\(101),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(102),
      Q => \^q\(102),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(103),
      Q => \^q\(103),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(104),
      Q => \^q\(104),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(105),
      Q => \^q\(105),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(106),
      Q => \^q\(106),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(107),
      Q => \^q\(107),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(108),
      Q => \^q\(108),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(109),
      Q => \^q\(109),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(10),
      Q => \^q\(10),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(110),
      Q => \^q\(110),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(111),
      Q => \^q\(111),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(112),
      Q => \^q\(112),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(113),
      Q => \^q\(113),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(114),
      Q => \^q\(114),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(115),
      Q => \^q\(115),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(116),
      Q => \^q\(116),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(117),
      Q => \^q\(117),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(118),
      Q => \^q\(118),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(119),
      Q => \^q\(119),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(11),
      Q => \^q\(11),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(120),
      Q => \^q\(120),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(121),
      Q => \^q\(121),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(122),
      Q => \^q\(122),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(123),
      Q => \^q\(123),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(124),
      Q => \^q\(124),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(125),
      Q => \^q\(125),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(126),
      Q => \^q\(126),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(127),
      Q => \^q\(127),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(128),
      Q => \^q\(128),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(129),
      Q => \^q\(129),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(12),
      Q => \^q\(12),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(130),
      Q => \^q\(130),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(131),
      Q => \^q\(131),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(132),
      Q => \^q\(132),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(133),
      Q => \^q\(133),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(134),
      Q => \^q\(134),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(135),
      Q => \^q\(135),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(136),
      Q => \^q\(136),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(137),
      Q => \^q\(137),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(138),
      Q => \^q\(138),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(139),
      Q => \^q\(139),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(13),
      Q => \^q\(13),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(140),
      Q => \^q\(140),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(141),
      Q => \^q\(141),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(142),
      Q => \^q\(142),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(143),
      Q => \^q\(143),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(144),
      Q => \^q\(144),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(145),
      Q => \^q\(145),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(146),
      Q => \^q\(146),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(147),
      Q => \^q\(147),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(148),
      Q => \^q\(148),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(149),
      Q => \^q\(149),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(14),
      Q => \^q\(14),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(150),
      Q => \^q\(150),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(151),
      Q => \^q\(151),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(152),
      Q => \^q\(152),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(153),
      Q => \^q\(153),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(154),
      Q => \^q\(154),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(155),
      Q => \^q\(155),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(156),
      Q => \^q\(156),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(157),
      Q => \^q\(157),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(158),
      Q => \^q\(158),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(159),
      Q => \^q\(159),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(15),
      Q => \^q\(15),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(160),
      Q => \^q\(160),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(161),
      Q => \^q\(161),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(162),
      Q => \^q\(162),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(163),
      Q => \^q\(163),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(164),
      Q => \^q\(164),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(165),
      Q => \^q\(165),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(166),
      Q => \^q\(166),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(167),
      Q => \^q\(167),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(168),
      Q => \^q\(168),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(169),
      Q => \^q\(169),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(16),
      Q => \^q\(16),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(170),
      Q => \^q\(170),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(171),
      Q => \^q\(171),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(172),
      Q => \^q\(172),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(173),
      Q => \^q\(173),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(174),
      Q => \^q\(174),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(175),
      Q => \^q\(175),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(176),
      Q => \^q\(176),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(177),
      Q => \^q\(177),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(178),
      Q => \^q\(178),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(179),
      Q => \^q\(179),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(17),
      Q => \^q\(17),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(180),
      Q => \^q\(180),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(181),
      Q => \^q\(181),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(182),
      Q => \^q\(182),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(183),
      Q => \^q\(183),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(184),
      Q => \^q\(184),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(185),
      Q => \^q\(185),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(186),
      Q => \^q\(186),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(187),
      Q => \^q\(187),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(188),
      Q => \^q\(188),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(189),
      Q => \^q\(189),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(18),
      Q => \^q\(18),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(190),
      Q => \^q\(190),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(191),
      Q => \^q\(191),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(192),
      Q => \^q\(192),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(193),
      Q => \^q\(193),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(194),
      Q => \^q\(194),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(195),
      Q => \^q\(195),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(196),
      Q => \^q\(196),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(197),
      Q => \^q\(197),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(198),
      Q => \^q\(198),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(199),
      Q => \^q\(199),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(19),
      Q => \^q\(19),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(1),
      Q => \^q\(1),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(200),
      Q => \^q\(200),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(201),
      Q => \^q\(201),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(202),
      Q => \^q\(202),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(203),
      Q => \^q\(203),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(204),
      Q => \^q\(204),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(205),
      Q => \^q\(205),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(206),
      Q => \^q\(206),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(207),
      Q => \^q\(207),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(208),
      Q => \^q\(208),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(209),
      Q => \^q\(209),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(20),
      Q => \^q\(20),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(210),
      Q => \^q\(210),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(211),
      Q => \^q\(211),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(212),
      Q => \^q\(212),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(213),
      Q => \^q\(213),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(214),
      Q => \^q\(214),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(215),
      Q => \^q\(215),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(216),
      Q => \^q\(216),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(217),
      Q => \^q\(217),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(218),
      Q => \^q\(218),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(219),
      Q => \^q\(219),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(21),
      Q => \^q\(21),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(220),
      Q => \^q\(220),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(221),
      Q => \^q\(221),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(222),
      Q => \^q\(222),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(223),
      Q => \^q\(223),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(224),
      Q => \^q\(224),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(225),
      Q => \^q\(225),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(226),
      Q => \^q\(226),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(227),
      Q => \^q\(227),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(228),
      Q => \^q\(228),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(229),
      Q => \^q\(229),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(22),
      Q => \^q\(22),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(230),
      Q => \^q\(230),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(231),
      Q => \^q\(231),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(232),
      Q => \^q\(232),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(233),
      Q => \^q\(233),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(234),
      Q => \^q\(234),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(235),
      Q => \^q\(235),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(236),
      Q => \^q\(236),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(237),
      Q => \^q\(237),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(238),
      Q => \^q\(238),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(239),
      Q => \^q\(239),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(23),
      Q => \^q\(23),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(240),
      Q => \^q\(240),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(241),
      Q => \^q\(241),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(242),
      Q => \^q\(242),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(243),
      Q => \^q\(243),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(244),
      Q => \^q\(244),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(245),
      Q => \^q\(245),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(246),
      Q => \^q\(246),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(247),
      Q => \^q\(247),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(248),
      Q => \^q\(248),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(249),
      Q => \^q\(249),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(24),
      Q => \^q\(24),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(250),
      Q => \^q\(250),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(251),
      Q => \^q\(251),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(252),
      Q => \^q\(252),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(253),
      Q => \^q\(253),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(254),
      Q => \^q\(254),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(255),
      Q => \^q\(255),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(256),
      Q => \^q\(256),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(257),
      Q => \^q\(257),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(258),
      Q => \^q\(258),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(259),
      Q => \^q\(259),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(25),
      Q => \^q\(25),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(260),
      Q => \^q\(260),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(261),
      Q => \^q\(261),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(262),
      Q => \^q\(262),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(263),
      Q => \^q\(263),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(264),
      Q => \^q\(264),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(265),
      Q => \^q\(265),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(266),
      Q => \^q\(266),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(267),
      Q => \^q\(267),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(268),
      Q => \^q\(268),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(269),
      Q => \^q\(269),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(26),
      Q => \^q\(26),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(270),
      Q => \^q\(270),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(271),
      Q => \^q\(271),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(272),
      Q => \^q\(272),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(273),
      Q => \^q\(273),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(274),
      Q => \^q\(274),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(275),
      Q => \^q\(275),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(276),
      Q => \^q\(276),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(277),
      Q => \^q\(277),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(278),
      Q => \^q\(278),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(279),
      Q => \^q\(279),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(27),
      Q => \^q\(27),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(280),
      Q => \^q\(280),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(281),
      Q => \^q\(281),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(282),
      Q => \^q\(282),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(283),
      Q => \^q\(283),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(284),
      Q => \^q\(284),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(285),
      Q => \^q\(285),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(286),
      Q => \^q\(286),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(287),
      Q => \^q\(287),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(288),
      Q => \^q\(288),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(289),
      Q => \^q\(289),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(28),
      Q => \^q\(28),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(290),
      Q => \^q\(290),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(291),
      Q => \^q\(291),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(292),
      Q => \^q\(292),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(293),
      Q => \^q\(293),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(294),
      Q => \^q\(294),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(295),
      Q => \^q\(295),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(296),
      Q => \^q\(296),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(297),
      Q => \^q\(297),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(298),
      Q => \^q\(298),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(299),
      Q => \^q\(299),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(29),
      Q => \^q\(29),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(2),
      Q => \^q\(2),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(300),
      Q => \^q\(300),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(301),
      Q => \^q\(301),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(302),
      Q => \^q\(302),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(303),
      Q => \^q\(303),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[304]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(304),
      Q => \^q\(304),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[305]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(305),
      Q => \^q\(305),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[306]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(306),
      Q => \^q\(306),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[307]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(307),
      Q => \^q\(307),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[308]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(308),
      Q => \^q\(308),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[309]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(309),
      Q => \^q\(309),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(30),
      Q => \^q\(30),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[310]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(310),
      Q => \^q\(310),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[311]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(311),
      Q => \^q\(311),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[312]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(312),
      Q => \^q\(312),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[313]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(313),
      Q => \^q\(313),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[314]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(314),
      Q => \^q\(314),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[315]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(315),
      Q => \^q\(315),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(316),
      Q => \^q\(316),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(317),
      Q => \^q\(317),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(318),
      Q => \^q\(318),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(319),
      Q => \^q\(319),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(31),
      Q => \^q\(31),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(320),
      Q => \^q\(320),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(321),
      Q => \^q\(321),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(322),
      Q => \^q\(322),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(323),
      Q => \^q\(323),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(324),
      Q => \^q\(324),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(325),
      Q => \^q\(325),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(326),
      Q => \^q\(326),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(327),
      Q => \^q\(327),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(328),
      Q => \^q\(328),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(329),
      Q => \^q\(329),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(32),
      Q => \^q\(32),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(330),
      Q => \^q\(330),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(331),
      Q => \^q\(331),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(332),
      Q => \^q\(332),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(333),
      Q => \^q\(333),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(334),
      Q => \^q\(334),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(335),
      Q => \^q\(335),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(336),
      Q => \^q\(336),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[337]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(337),
      Q => \^q\(337),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[338]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(338),
      Q => \^q\(338),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[339]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(339),
      Q => \^q\(339),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(33),
      Q => \^q\(33),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[340]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(340),
      Q => \^q\(340),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[341]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(341),
      Q => \^q\(341),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[342]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(342),
      Q => \^q\(342),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[343]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(343),
      Q => \^q\(343),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[344]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(344),
      Q => \^q\(344),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[345]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(345),
      Q => \^q\(345),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[346]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(346),
      Q => \^q\(346),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[347]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(347),
      Q => \^q\(347),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[348]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(348),
      Q => \^q\(348),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[349]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(349),
      Q => \^q\(349),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(34),
      Q => \^q\(34),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[350]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(350),
      Q => \^q\(350),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[351]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(351),
      Q => \^q\(351),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(352),
      Q => \^q\(352),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(353),
      Q => \^q\(353),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(354),
      Q => \^q\(354),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(355),
      Q => \^q\(355),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(356),
      Q => \^q\(356),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(357),
      Q => \^q\(357),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(358),
      Q => \^q\(358),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(359),
      Q => \^q\(359),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(35),
      Q => \^q\(35),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[360]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(360),
      Q => \^q\(360),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[361]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(361),
      Q => \^q\(361),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(362),
      Q => \^q\(362),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(363),
      Q => \^q\(363),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(364),
      Q => \^q\(364),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(365),
      Q => \^q\(365),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[366]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(366),
      Q => \^q\(366),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[367]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(367),
      Q => \^q\(367),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[368]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(368),
      Q => \^q\(368),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[369]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(369),
      Q => \^q\(369),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(36),
      Q => \^q\(36),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[370]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(370),
      Q => \^q\(370),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[371]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(371),
      Q => \^q\(371),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[372]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(372),
      Q => \^q\(372),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[373]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(373),
      Q => \^q\(373),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[374]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(374),
      Q => \^q\(374),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[375]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(375),
      Q => \^q\(375),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[376]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(376),
      Q => \^q\(376),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[377]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(377),
      Q => \^q\(377),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[378]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(378),
      Q => \^q\(378),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[379]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(379),
      Q => \^q\(379),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(37),
      Q => \^q\(37),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[380]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(380),
      Q => \^q\(380),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[381]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(381),
      Q => \^q\(381),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[382]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(382),
      Q => \^q\(382),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[383]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(383),
      Q => \^q\(383),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(384),
      Q => \^q\(384),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(385),
      Q => \^q\(385),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(386),
      Q => \^q\(386),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(387),
      Q => \^q\(387),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(388),
      Q => \^q\(388),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(389),
      Q => \^q\(389),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(38),
      Q => \^q\(38),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(390),
      Q => \^q\(390),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(391),
      Q => \^q\(391),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(392),
      Q => \^q\(392),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(393),
      Q => \^q\(393),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(394),
      Q => \^q\(394),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(395),
      Q => \^q\(395),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[396]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(396),
      Q => \^q\(396),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[397]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(397),
      Q => \^q\(397),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[398]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(398),
      Q => \^q\(398),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[399]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(399),
      Q => \^q\(399),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(39),
      Q => \^q\(39),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(3),
      Q => \^q\(3),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[400]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(400),
      Q => \^q\(400),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[401]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(401),
      Q => \^q\(401),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[402]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(402),
      Q => \^q\(402),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[403]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(403),
      Q => \^q\(403),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[404]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(404),
      Q => \^q\(404),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[405]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(405),
      Q => \^q\(405),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[406]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(406),
      Q => \^q\(406),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[407]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(407),
      Q => \^q\(407),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[408]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(408),
      Q => \^q\(408),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[409]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(409),
      Q => \^q\(409),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(40),
      Q => \^q\(40),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[410]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(410),
      Q => \^q\(410),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[411]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(411),
      Q => \^q\(411),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[412]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(412),
      Q => \^q\(412),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[413]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(413),
      Q => \^q\(413),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[414]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(414),
      Q => \^q\(414),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[415]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(415),
      Q => \^q\(415),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[416]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(416),
      Q => \^q\(416),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[417]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(417),
      Q => \^q\(417),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[418]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(418),
      Q => \^q\(418),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[419]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(419),
      Q => \^q\(419),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(41),
      Q => \^q\(41),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[420]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(420),
      Q => \^q\(420),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[421]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(421),
      Q => \^q\(421),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[422]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(422),
      Q => \^q\(422),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[423]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(423),
      Q => \^q\(423),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[424]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(424),
      Q => \^q\(424),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[425]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(425),
      Q => \^q\(425),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[426]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(426),
      Q => \^q\(426),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[427]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(427),
      Q => \^q\(427),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[428]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(428),
      Q => \^q\(428),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[429]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(429),
      Q => \^q\(429),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(42),
      Q => \^q\(42),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[430]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(430),
      Q => \^q\(430),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[431]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(431),
      Q => \^q\(431),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[432]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(432),
      Q => \^q\(432),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[433]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(433),
      Q => \^q\(433),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[434]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(434),
      Q => \^q\(434),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[435]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(435),
      Q => \^q\(435),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[436]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(436),
      Q => \^q\(436),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[437]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(437),
      Q => \^q\(437),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[438]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(438),
      Q => \^q\(438),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[439]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(439),
      Q => \^q\(439),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(43),
      Q => \^q\(43),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[440]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(440),
      Q => \^q\(440),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[441]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(441),
      Q => \^q\(441),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[442]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(442),
      Q => \^q\(442),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[443]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(443),
      Q => \^q\(443),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[444]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(444),
      Q => \^q\(444),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[445]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(445),
      Q => \^q\(445),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[446]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(446),
      Q => \^q\(446),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[447]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(447),
      Q => \^q\(447),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[448]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(448),
      Q => \^q\(448),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[449]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(449),
      Q => \^q\(449),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(44),
      Q => \^q\(44),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[450]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(450),
      Q => \^q\(450),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[451]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(451),
      Q => \^q\(451),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[452]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(452),
      Q => \^q\(452),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[453]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(453),
      Q => \^q\(453),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[454]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(454),
      Q => \^q\(454),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[455]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(455),
      Q => \^q\(455),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[456]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(456),
      Q => \^q\(456),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[457]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(457),
      Q => \^q\(457),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[458]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(458),
      Q => \^q\(458),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[459]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(459),
      Q => \^q\(459),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(45),
      Q => \^q\(45),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[460]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(460),
      Q => \^q\(460),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[461]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(461),
      Q => \^q\(461),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[462]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(462),
      Q => \^q\(462),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[463]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(463),
      Q => \^q\(463),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[464]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(464),
      Q => \^q\(464),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[465]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(465),
      Q => \^q\(465),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[466]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(466),
      Q => \^q\(466),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(467),
      Q => \^q\(467),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[468]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(468),
      Q => \^q\(468),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[469]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(469),
      Q => \^q\(469),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(46),
      Q => \^q\(46),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[470]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(470),
      Q => \^q\(470),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(471),
      Q => \^q\(471),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(472),
      Q => \^q\(472),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(473),
      Q => \^q\(473),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(474),
      Q => \^q\(474),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(475),
      Q => \^q\(475),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(476),
      Q => \^q\(476),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(477),
      Q => \^q\(477),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(478),
      Q => \^q\(478),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(479),
      Q => \^q\(479),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(47),
      Q => \^q\(47),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(480),
      Q => \^q\(480),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(481),
      Q => \^q\(481),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(482),
      Q => \^q\(482),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(483),
      Q => \^q\(483),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(484),
      Q => \^q\(484),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(485),
      Q => \^q\(485),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(486),
      Q => \^q\(486),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(487),
      Q => \^q\(487),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(488),
      Q => \^q\(488),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(489),
      Q => \^q\(489),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(48),
      Q => \^q\(48),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(490),
      Q => \^q\(490),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(491),
      Q => \^q\(491),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(492),
      Q => \^q\(492),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(493),
      Q => \^q\(493),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(494),
      Q => \^q\(494),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(495),
      Q => \^q\(495),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(496),
      Q => \^q\(496),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(497),
      Q => \^q\(497),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[498]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(498),
      Q => \^q\(498),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[499]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(499),
      Q => \^q\(499),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(49),
      Q => \^q\(49),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(4),
      Q => \^q\(4),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[500]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(500),
      Q => \^q\(500),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[501]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(501),
      Q => \^q\(501),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[502]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(502),
      Q => \^q\(502),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[503]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(503),
      Q => \^q\(503),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[504]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(504),
      Q => \^q\(504),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[505]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(505),
      Q => \^q\(505),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[506]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(506),
      Q => \^q\(506),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[507]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(507),
      Q => \^q\(507),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[508]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(508),
      Q => \^q\(508),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[509]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(509),
      Q => \^q\(509),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(50),
      Q => \^q\(50),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[510]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(510),
      Q => \^q\(510),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[511]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(511),
      Q => \^q\(511),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[512]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(512),
      Q => \^q\(512),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(51),
      Q => \^q\(51),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(52),
      Q => \^q\(52),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(53),
      Q => \^q\(53),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(54),
      Q => \^q\(54),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(55),
      Q => \^q\(55),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(56),
      Q => \^q\(56),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(57),
      Q => \^q\(57),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(58),
      Q => \^q\(58),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(59),
      Q => \^q\(59),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(5),
      Q => \^q\(5),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(60),
      Q => \^q\(60),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(61),
      Q => \^q\(61),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(62),
      Q => \^q\(62),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(63),
      Q => \^q\(63),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(64),
      Q => \^q\(64),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(65),
      Q => \^q\(65),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(66),
      Q => \^q\(66),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(67),
      Q => \^q\(67),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(68),
      Q => \^q\(68),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(69),
      Q => \^q\(69),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(6),
      Q => \^q\(6),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(70),
      Q => \^q\(70),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(71),
      Q => \^q\(71),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(72),
      Q => \^q\(72),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(73),
      Q => \^q\(73),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(74),
      Q => \^q\(74),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(75),
      Q => \^q\(75),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(76),
      Q => \^q\(76),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(77),
      Q => \^q\(77),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(78),
      Q => \^q\(78),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(79),
      Q => \^q\(79),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(7),
      Q => \^q\(7),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(80),
      Q => \^q\(80),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(81),
      Q => \^q\(81),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(82),
      Q => \^q\(82),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(83),
      Q => \^q\(83),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(84),
      Q => \^q\(84),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(85),
      Q => \^q\(85),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(86),
      Q => \^q\(86),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(87),
      Q => \^q\(87),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(88),
      Q => \^q\(88),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(89),
      Q => \^q\(89),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(8),
      Q => \^q\(8),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(90),
      Q => \^q\(90),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(91),
      Q => \^q\(91),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(92),
      Q => \^q\(92),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(93),
      Q => \^q\(93),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(94),
      Q => \^q\(94),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(95),
      Q => \^q\(95),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(96),
      Q => \^q\(96),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(97),
      Q => \^q\(97),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(98),
      Q => \^q\(98),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(99),
      Q => \^q\(99),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(9),
      Q => \^q\(9),
      R => \odata_reg[0]_2\(0)
    );
ram_reg_0_7_3_3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \odata_reg[0]_0\(0),
      O => d0(0)
    );
\ram_reg_0_7_3_3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[7]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(11),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[11]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(47),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[47]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(407),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[407]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(411),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[411]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(415),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[415]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(419),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[419]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(423),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[423]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(427),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[427]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(431),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[431]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(435),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[435]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(439),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[439]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(443),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[443]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(51),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[51]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(447),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[447]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(451),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[451]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(455),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[455]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(459),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[459]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(463),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[463]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(467),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[467]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(471),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[471]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(475),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[475]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(479),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[479]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(483),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[483]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(55),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[55]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(487),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[487]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(491),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[491]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(495),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[495]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(499),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[499]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(503),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[503]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(507),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[507]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(511),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[511]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(59),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[59]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(63),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[63]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(67),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[67]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(71),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[71]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(75),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[75]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(79),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[79]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(83),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[83]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(15),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[15]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(87),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[87]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(91),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[91]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(95),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[95]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(99),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[99]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(103),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[103]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(107),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[107]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(111),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[111]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(115),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[115]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(119),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[119]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(123),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[123]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(19),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[19]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(127),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[127]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(131),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[131]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(135),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[135]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(139),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[139]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(143),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[143]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(147),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[147]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(151),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[151]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(155),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[155]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(159),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[159]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(163),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[163]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(23),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[23]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(167),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[167]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(171),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[171]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(175),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[175]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(179),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[179]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(183),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[183]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(187),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[187]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(191),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[191]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(195),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[195]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(199),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[199]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(203),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[203]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(27),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[27]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(207),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[207]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(211),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[211]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(215),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[215]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(219),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[219]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(223),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[223]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(227),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[227]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(231),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[231]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(235),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[235]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(239),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[239]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(243),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[243]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(31),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[31]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(247),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[247]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(251),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[251]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(255),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[255]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(259),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[259]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(263),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[263]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(267),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[267]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(271),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[271]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(275),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[275]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(279),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[279]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(283),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[283]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(35),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[35]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(287),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[287]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(291),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[291]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(295),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[295]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(299),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[299]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(303),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[303]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(307),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[307]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(311),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[311]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(315),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[315]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(319),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[319]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(323),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[323]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(39),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[39]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(327),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[327]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(331),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[331]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(335),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[335]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(339),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[339]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(343),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[343]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(347),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[347]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(351),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[351]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(355),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[355]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(359),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[359]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(363),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[363]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(43),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[43]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(367),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[367]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(371),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[371]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(375),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[375]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(379),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[379]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(383),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[383]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(387),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[387]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(391),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[391]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(395),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[395]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(399),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[399]_0\(0)
    );
\ram_reg_0_7_3_3_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(403),
      I1 => \odata_reg[0]_0\(0),
      O => \odata_reg[403]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    buf_0_V_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \xp_0_reg_4600_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \indvar_flatten_reg_4588_reg[0]\ : out STD_LOGIC;
    addr0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    outpix_0_reg_4623 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_7_0_0_i_8 : in STD_LOGIC;
    ram_reg_0_7_0_0_i_8_0 : in STD_LOGIC;
    ram_reg_0_7_0_0_i_8_1 : in STD_LOGIC;
    ram_reg_0_7_0_0_i_5 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_0_V_addr_2_reg_7627_reg[0]\ : in STD_LOGIC;
    \buf_0_V_addr_2_reg_7627_reg[0]_0\ : in STD_LOGIC;
    \buf_0_V_addr_2_reg_7627_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln154_reg_7611_reg[0]\ : in STD_LOGIC;
    \icmp_ln154_reg_7611_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_256
     port map (
      D(3 downto 0) => D(3 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      \ap_CS_fsm_reg[6]_0\ => addr0(0),
      \ap_CS_fsm_reg[6]_1\ => addr0(2),
      \ap_CS_fsm_reg[6]_2\ => addr0(1),
      ap_clk => ap_clk,
      \buf_0_V_addr_2_reg_7627_reg[0]\ => \buf_0_V_addr_2_reg_7627_reg[0]\,
      \buf_0_V_addr_2_reg_7627_reg[0]_0\ => \buf_0_V_addr_2_reg_7627_reg[0]_0\,
      \buf_0_V_addr_2_reg_7627_reg[2]\(2 downto 0) => \buf_0_V_addr_2_reg_7627_reg[2]\(2 downto 0),
      buf_0_V_address0(2 downto 0) => buf_0_V_address0(2 downto 0),
      buf_0_V_ce0 => E(0),
      d0(0) => d0(0),
      \icmp_ln154_reg_7611_reg[0]\ => \icmp_ln154_reg_7611_reg[0]\,
      \icmp_ln154_reg_7611_reg[0]_0\(3 downto 0) => \icmp_ln154_reg_7611_reg[0]_0\(3 downto 0),
      \indvar_flatten_reg_4588_reg[0]\ => \indvar_flatten_reg_4588_reg[0]\,
      outpix_0_reg_4623(2 downto 0) => outpix_0_reg_4623(2 downto 0),
      \q0_reg[3]_0\(3 downto 0) => \q0_reg[3]\(3 downto 0),
      ram_reg_0_7_0_0_i_5(2 downto 0) => ram_reg_0_7_0_0_i_5(2 downto 0),
      ram_reg_0_7_0_0_i_8_0 => ram_reg_0_7_0_0_i_8,
      ram_reg_0_7_0_0_i_8_1 => ram_reg_0_7_0_0_i_8_0,
      ram_reg_0_7_0_0_i_8_2 => ram_reg_0_7_0_0_i_8_1,
      \xp_0_reg_4600_reg[0]\(2 downto 0) => \xp_0_reg_4600_reg[0]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_10 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_10 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_248
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_100 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_100 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_100 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_158
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_101 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_101 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_101 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_157
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_102 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_102 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_102;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_102 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_156
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_103 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_103 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_103;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_103 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_155
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_104 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_104 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_104;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_104 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_154
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_105 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_105 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_105;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_105 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_153
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_106 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_106 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_106;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_106 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_152
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_107 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_107 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_107;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_107 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_151
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_108 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_108 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_108;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_108 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_150
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_109 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_109 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_109;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_109 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_149
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_11 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_11 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_247
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_110 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_110 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_110;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_110 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_148
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_111 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_111 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_111;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_111 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_147
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_112 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_112 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_112;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_112 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_146
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_113 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_113 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_113;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_113 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_145
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_114 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_114 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_114;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_114 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_144
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_115 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_115 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_115;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_115 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_143
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_116 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_116 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_116;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_116 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_142
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_117 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_117 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_117;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_117 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_141
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_118 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_118 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_118;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_118 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_140
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_119 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_119 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_119;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_119 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_139
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_12 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_12 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_246
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_120 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_120 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_120;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_120 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_138
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_121 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_121 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_121;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_121 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_137
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_122 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_122 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_122;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_122 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_136
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_123 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_123 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_123;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_123 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_135
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_124 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_124 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_124;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_124 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_134
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_125 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_125 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_125;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_125 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_133
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_126 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_126 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_126;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_126 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_132
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_127 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_127 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_127;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_127 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_131
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_128 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_128 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_128 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_130
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_129 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_129 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_129;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_129 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_13 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_13 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_245
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_14 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_14 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_244
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_15 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_15 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_243
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_16 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_16 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_242
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_17 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_17 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_241
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_18 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_18 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_240
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_19 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_19 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_239
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_20 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_20 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_238
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_21 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_21 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_237
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_22 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_22 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_236
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_23 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_23 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_235
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_24 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_24 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_234
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_25 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_25 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_233
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_26 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_26 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_232
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_27 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_27 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_231
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_28 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_28 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_230
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_29 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_29 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_229
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_3 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_3 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_255
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_30 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_30 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_228
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_31 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_31 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_31 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_227
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    addr0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    outpix_0_reg_4623 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_0_V_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_32 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_32 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_226
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      buf_0_V_address0(2 downto 0) => buf_0_V_address0(2 downto 0),
      outpix_0_reg_4623(2 downto 0) => outpix_0_reg_4623(2 downto 0),
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\(1 downto 0) => \q0_reg[0]_1\(1 downto 0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_33 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_33 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_225
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_34 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_34 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_34 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_224
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_35 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_35 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_223
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_36 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_36 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_222
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_37 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_37 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_221
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_38 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_38 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_220
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_39 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_39 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_219
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_4 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_4 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_254
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_40 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_40 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_218
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_41 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_41 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_217
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_42 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_42 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_216
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_43 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_43 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_215
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_44 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_44 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_214
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_45 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_45 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_213
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_46 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_46 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_212
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_47 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_47 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_211
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_48 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_48 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_210
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_49 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_49 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_209
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_5 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_5 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_253
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_50 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_50 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_208
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_51 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_51 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_207
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_52 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_52 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_206
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_53 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_53 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_53 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_205
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_54 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_54 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_54 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_204
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_55 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    addr0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    outpix_0_reg_4623 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_0_V_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_55 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_55 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_203
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      \ap_CS_fsm_reg[6]\ => addr0(0),
      \ap_CS_fsm_reg[6]_0\ => addr0(2),
      \ap_CS_fsm_reg[6]_1\ => addr0(1),
      ap_clk => ap_clk,
      buf_0_V_address0(2 downto 0) => buf_0_V_address0(2 downto 0),
      outpix_0_reg_4623(2 downto 0) => outpix_0_reg_4623(2 downto 0),
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[3]_0\(1 downto 0) => \q0_reg[3]\(1 downto 0),
      \q0_reg[3]_1\(0) => \q0_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_56 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_56 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_56 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_202
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_57 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_57 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_57 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_201
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_58 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_58 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_58 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_200
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_59 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_59 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_59 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_199
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_6 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_6 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_252
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_60 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_60 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_60 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_198
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_61 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_61 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_61 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_197
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_62 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_62 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_62 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_196
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_63 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_63 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_63 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_195
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_64 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_64 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_64 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_194
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_65 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_65 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_65 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_193
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_66 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_66 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_66 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_192
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_67 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_67 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_67 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_191
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_68 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_68 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_68 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_190
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_69 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_69 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_69 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_189
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_7 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_7 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_251
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_70 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_70 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_70 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_188
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_71 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_71 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_71 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_187
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_72 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_72 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_72 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_186
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_73 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_73 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_73 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_185
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_74 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_74 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_74 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_184
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_75 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_75 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_75 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_183
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_76 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_76 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_76 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_182
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_77 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_77 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_77 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_181
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_78 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_78 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_78 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_180
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_79 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_79 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_79 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_179
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_8 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_8 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_250
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_80 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_80 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_80 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_178
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_81 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_81 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_81 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_177
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_82 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_82 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_82 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_176
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_83 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_83 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_83 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_175
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_84 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_84 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_84 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_174
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_85 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_85 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_85 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_173
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_86 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_86 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_86 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_172
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_87 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_87 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_87 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_171
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_88 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_88 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_88 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_170
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_89 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_89 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_89 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_169
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_9 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_9 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_249
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_90 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    addr0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    outpix_0_reg_4623 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_0_V_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_90 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_90 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_168
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      \ap_CS_fsm_reg[6]\ => addr0(0),
      \ap_CS_fsm_reg[6]_0\ => addr0(2),
      \ap_CS_fsm_reg[6]_1\ => addr0(1),
      ap_clk => ap_clk,
      buf_0_V_address0(2 downto 0) => buf_0_V_address0(2 downto 0),
      outpix_0_reg_4623(2 downto 0) => outpix_0_reg_4623(2 downto 0),
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[3]_0\(1 downto 0) => \q0_reg[3]\(1 downto 0),
      \q0_reg[3]_1\(0) => \q0_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_91 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_91 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_91 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_167
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_92 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_92 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_92 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_166
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_93 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_93 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_93 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_165
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_94 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_94 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_94 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_164
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_95 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_95 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_95 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_163
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_96 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_96 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_96 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_162
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_97 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_97 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_97 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_161
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_98 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_98 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_98 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_160
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_99 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_99 : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_99 is
begin
StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_159
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 512 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[35]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[39]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[43]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[47]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[51]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[55]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[59]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[63]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[67]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[71]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[75]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[79]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[83]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[87]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[91]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[95]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[99]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[103]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[107]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[111]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[115]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[119]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[123]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[127]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[131]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[135]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[139]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[143]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[147]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[151]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[155]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[159]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[163]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[167]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[171]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[175]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[179]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[183]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[187]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[191]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[195]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[199]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[203]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[207]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[211]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[215]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[219]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[223]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[227]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[231]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[235]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[239]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[243]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[247]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[251]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[255]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[259]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[263]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[267]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[271]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[275]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[279]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[283]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[287]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[291]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[295]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[299]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[303]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[307]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[311]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[315]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[319]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[323]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[327]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[331]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[335]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[339]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[343]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[347]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[351]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[355]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[359]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[363]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[367]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[371]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[375]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[379]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[383]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[387]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[391]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[395]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[399]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[403]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[407]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[411]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[415]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[419]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[423]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[427]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[431]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[435]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[439]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[443]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[447]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[451]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[455]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[459]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[463]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[467]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[471]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[475]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[479]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[483]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[487]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[491]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[495]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[499]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[503]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[507]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[511]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0_V_V_TREADY : out STD_LOGIC;
    \odata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 512 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  signal cdata : STD_LOGIC_VECTOR ( 512 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_644 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1
     port map (
      D(512 downto 0) => D(512 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_644,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_V_TREADY => in0_V_V_TREADY,
      \ireg_reg[512]_0\(512 downto 0) => cdata(512 downto 0)
    );
obuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2
     port map (
      D(512 downto 0) => cdata(512 downto 0),
      E(0) => E(0),
      Q(512 downto 0) => Q(512 downto 0),
      SR(0) => obuf_inst_n_644,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      d0(0) => d0(0),
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[0]_0\(0) => \odata_reg[0]\(0),
      \odata_reg[0]_1\(0) => \odata_reg[0]_0\(0),
      \odata_reg[0]_2\(0) => SR(0),
      \odata_reg[103]_0\(0) => \odata_reg[103]\(0),
      \odata_reg[107]_0\(0) => \odata_reg[107]\(0),
      \odata_reg[111]_0\(0) => \odata_reg[111]\(0),
      \odata_reg[115]_0\(0) => \odata_reg[115]\(0),
      \odata_reg[119]_0\(0) => \odata_reg[119]\(0),
      \odata_reg[11]_0\(0) => \odata_reg[11]\(0),
      \odata_reg[123]_0\(0) => \odata_reg[123]\(0),
      \odata_reg[127]_0\(0) => \odata_reg[127]\(0),
      \odata_reg[131]_0\(0) => \odata_reg[131]\(0),
      \odata_reg[135]_0\(0) => \odata_reg[135]\(0),
      \odata_reg[139]_0\(0) => \odata_reg[139]\(0),
      \odata_reg[143]_0\(0) => \odata_reg[143]\(0),
      \odata_reg[147]_0\(0) => \odata_reg[147]\(0),
      \odata_reg[151]_0\(0) => \odata_reg[151]\(0),
      \odata_reg[155]_0\(0) => \odata_reg[155]\(0),
      \odata_reg[159]_0\(0) => \odata_reg[159]\(0),
      \odata_reg[15]_0\(0) => \odata_reg[15]\(0),
      \odata_reg[163]_0\(0) => \odata_reg[163]\(0),
      \odata_reg[167]_0\(0) => \odata_reg[167]\(0),
      \odata_reg[171]_0\(0) => \odata_reg[171]\(0),
      \odata_reg[175]_0\(0) => \odata_reg[175]\(0),
      \odata_reg[179]_0\(0) => \odata_reg[179]\(0),
      \odata_reg[183]_0\(0) => \odata_reg[183]\(0),
      \odata_reg[187]_0\(0) => \odata_reg[187]\(0),
      \odata_reg[191]_0\(0) => \odata_reg[191]\(0),
      \odata_reg[195]_0\(0) => \odata_reg[195]\(0),
      \odata_reg[199]_0\(0) => \odata_reg[199]\(0),
      \odata_reg[19]_0\(0) => \odata_reg[19]\(0),
      \odata_reg[203]_0\(0) => \odata_reg[203]\(0),
      \odata_reg[207]_0\(0) => \odata_reg[207]\(0),
      \odata_reg[211]_0\(0) => \odata_reg[211]\(0),
      \odata_reg[215]_0\(0) => \odata_reg[215]\(0),
      \odata_reg[219]_0\(0) => \odata_reg[219]\(0),
      \odata_reg[223]_0\(0) => \odata_reg[223]\(0),
      \odata_reg[227]_0\(0) => \odata_reg[227]\(0),
      \odata_reg[231]_0\(0) => \odata_reg[231]\(0),
      \odata_reg[235]_0\(0) => \odata_reg[235]\(0),
      \odata_reg[239]_0\(0) => \odata_reg[239]\(0),
      \odata_reg[23]_0\(0) => \odata_reg[23]\(0),
      \odata_reg[243]_0\(0) => \odata_reg[243]\(0),
      \odata_reg[247]_0\(0) => \odata_reg[247]\(0),
      \odata_reg[251]_0\(0) => \odata_reg[251]\(0),
      \odata_reg[255]_0\(0) => \odata_reg[255]\(0),
      \odata_reg[259]_0\(0) => \odata_reg[259]\(0),
      \odata_reg[263]_0\(0) => \odata_reg[263]\(0),
      \odata_reg[267]_0\(0) => \odata_reg[267]\(0),
      \odata_reg[271]_0\(0) => \odata_reg[271]\(0),
      \odata_reg[275]_0\(0) => \odata_reg[275]\(0),
      \odata_reg[279]_0\(0) => \odata_reg[279]\(0),
      \odata_reg[27]_0\(0) => \odata_reg[27]\(0),
      \odata_reg[283]_0\(0) => \odata_reg[283]\(0),
      \odata_reg[287]_0\(0) => \odata_reg[287]\(0),
      \odata_reg[291]_0\(0) => \odata_reg[291]\(0),
      \odata_reg[295]_0\(0) => \odata_reg[295]\(0),
      \odata_reg[299]_0\(0) => \odata_reg[299]\(0),
      \odata_reg[303]_0\(0) => \odata_reg[303]\(0),
      \odata_reg[307]_0\(0) => \odata_reg[307]\(0),
      \odata_reg[311]_0\(0) => \odata_reg[311]\(0),
      \odata_reg[315]_0\(0) => \odata_reg[315]\(0),
      \odata_reg[319]_0\(0) => \odata_reg[319]\(0),
      \odata_reg[31]_0\(0) => \odata_reg[31]\(0),
      \odata_reg[323]_0\(0) => \odata_reg[323]\(0),
      \odata_reg[327]_0\(0) => \odata_reg[327]\(0),
      \odata_reg[331]_0\(0) => \odata_reg[331]\(0),
      \odata_reg[335]_0\(0) => \odata_reg[335]\(0),
      \odata_reg[339]_0\(0) => \odata_reg[339]\(0),
      \odata_reg[343]_0\(0) => \odata_reg[343]\(0),
      \odata_reg[347]_0\(0) => \odata_reg[347]\(0),
      \odata_reg[351]_0\(0) => \odata_reg[351]\(0),
      \odata_reg[355]_0\(0) => \odata_reg[355]\(0),
      \odata_reg[359]_0\(0) => \odata_reg[359]\(0),
      \odata_reg[35]_0\(0) => \odata_reg[35]\(0),
      \odata_reg[363]_0\(0) => \odata_reg[363]\(0),
      \odata_reg[367]_0\(0) => \odata_reg[367]\(0),
      \odata_reg[371]_0\(0) => \odata_reg[371]\(0),
      \odata_reg[375]_0\(0) => \odata_reg[375]\(0),
      \odata_reg[379]_0\(0) => \odata_reg[379]\(0),
      \odata_reg[383]_0\(0) => \odata_reg[383]\(0),
      \odata_reg[387]_0\(0) => \odata_reg[387]\(0),
      \odata_reg[391]_0\(0) => \odata_reg[391]\(0),
      \odata_reg[395]_0\(0) => \odata_reg[395]\(0),
      \odata_reg[399]_0\(0) => \odata_reg[399]\(0),
      \odata_reg[39]_0\(0) => \odata_reg[39]\(0),
      \odata_reg[403]_0\(0) => \odata_reg[403]\(0),
      \odata_reg[407]_0\(0) => \odata_reg[407]\(0),
      \odata_reg[411]_0\(0) => \odata_reg[411]\(0),
      \odata_reg[415]_0\(0) => \odata_reg[415]\(0),
      \odata_reg[419]_0\(0) => \odata_reg[419]\(0),
      \odata_reg[423]_0\(0) => \odata_reg[423]\(0),
      \odata_reg[427]_0\(0) => \odata_reg[427]\(0),
      \odata_reg[431]_0\(0) => \odata_reg[431]\(0),
      \odata_reg[435]_0\(0) => \odata_reg[435]\(0),
      \odata_reg[439]_0\(0) => \odata_reg[439]\(0),
      \odata_reg[43]_0\(0) => \odata_reg[43]\(0),
      \odata_reg[443]_0\(0) => \odata_reg[443]\(0),
      \odata_reg[447]_0\(0) => \odata_reg[447]\(0),
      \odata_reg[451]_0\(0) => \odata_reg[451]\(0),
      \odata_reg[455]_0\(0) => \odata_reg[455]\(0),
      \odata_reg[459]_0\(0) => \odata_reg[459]\(0),
      \odata_reg[463]_0\(0) => \odata_reg[463]\(0),
      \odata_reg[467]_0\(0) => \odata_reg[467]\(0),
      \odata_reg[471]_0\(0) => \odata_reg[471]\(0),
      \odata_reg[475]_0\(0) => \odata_reg[475]\(0),
      \odata_reg[479]_0\(0) => \odata_reg[479]\(0),
      \odata_reg[47]_0\(0) => \odata_reg[47]\(0),
      \odata_reg[483]_0\(0) => \odata_reg[483]\(0),
      \odata_reg[487]_0\(0) => \odata_reg[487]\(0),
      \odata_reg[491]_0\(0) => \odata_reg[491]\(0),
      \odata_reg[495]_0\(0) => \odata_reg[495]\(0),
      \odata_reg[499]_0\(0) => \odata_reg[499]\(0),
      \odata_reg[503]_0\(0) => \odata_reg[503]\(0),
      \odata_reg[507]_0\(0) => \odata_reg[507]\(0),
      \odata_reg[511]_0\(0) => \odata_reg[511]\(0),
      \odata_reg[512]_0\(0) => ireg01_out,
      \odata_reg[51]_0\(0) => \odata_reg[51]\(0),
      \odata_reg[55]_0\(0) => \odata_reg[55]\(0),
      \odata_reg[59]_0\(0) => \odata_reg[59]\(0),
      \odata_reg[63]_0\(0) => \odata_reg[63]\(0),
      \odata_reg[67]_0\(0) => \odata_reg[67]\(0),
      \odata_reg[71]_0\(0) => \odata_reg[71]\(0),
      \odata_reg[75]_0\(0) => \odata_reg[75]\(0),
      \odata_reg[79]_0\(0) => \odata_reg[79]\(0),
      \odata_reg[7]_0\(0) => \odata_reg[7]\(0),
      \odata_reg[83]_0\(0) => \odata_reg[83]\(0),
      \odata_reg[87]_0\(0) => \odata_reg[87]\(0),
      \odata_reg[91]_0\(0) => \odata_reg[91]\(0),
      \odata_reg[95]_0\(0) => \odata_reg[95]\(0),
      \odata_reg[99]_0\(0) => \odata_reg[99]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[512]\ : out STD_LOGIC;
    \rep_0_i_reg_36_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \odata_reg[512]\ : out STD_LOGIC_VECTOR ( 512 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[512]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC;
    \ireg_reg[511]\ : in STD_LOGIC_VECTOR ( 511 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0 : entity is "regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal \count_reg_n_1_[0]\ : STD_LOGIC;
  signal \count_reg_n_1_[1]\ : STD_LOGIC;
  signal ibuf_inst_n_10 : STD_LOGIC;
  signal ibuf_inst_n_100 : STD_LOGIC;
  signal ibuf_inst_n_101 : STD_LOGIC;
  signal ibuf_inst_n_102 : STD_LOGIC;
  signal ibuf_inst_n_103 : STD_LOGIC;
  signal ibuf_inst_n_104 : STD_LOGIC;
  signal ibuf_inst_n_105 : STD_LOGIC;
  signal ibuf_inst_n_106 : STD_LOGIC;
  signal ibuf_inst_n_107 : STD_LOGIC;
  signal ibuf_inst_n_108 : STD_LOGIC;
  signal ibuf_inst_n_109 : STD_LOGIC;
  signal ibuf_inst_n_11 : STD_LOGIC;
  signal ibuf_inst_n_110 : STD_LOGIC;
  signal ibuf_inst_n_111 : STD_LOGIC;
  signal ibuf_inst_n_112 : STD_LOGIC;
  signal ibuf_inst_n_113 : STD_LOGIC;
  signal ibuf_inst_n_114 : STD_LOGIC;
  signal ibuf_inst_n_115 : STD_LOGIC;
  signal ibuf_inst_n_116 : STD_LOGIC;
  signal ibuf_inst_n_117 : STD_LOGIC;
  signal ibuf_inst_n_118 : STD_LOGIC;
  signal ibuf_inst_n_119 : STD_LOGIC;
  signal ibuf_inst_n_12 : STD_LOGIC;
  signal ibuf_inst_n_120 : STD_LOGIC;
  signal ibuf_inst_n_121 : STD_LOGIC;
  signal ibuf_inst_n_122 : STD_LOGIC;
  signal ibuf_inst_n_123 : STD_LOGIC;
  signal ibuf_inst_n_124 : STD_LOGIC;
  signal ibuf_inst_n_125 : STD_LOGIC;
  signal ibuf_inst_n_126 : STD_LOGIC;
  signal ibuf_inst_n_127 : STD_LOGIC;
  signal ibuf_inst_n_128 : STD_LOGIC;
  signal ibuf_inst_n_129 : STD_LOGIC;
  signal ibuf_inst_n_13 : STD_LOGIC;
  signal ibuf_inst_n_130 : STD_LOGIC;
  signal ibuf_inst_n_131 : STD_LOGIC;
  signal ibuf_inst_n_132 : STD_LOGIC;
  signal ibuf_inst_n_133 : STD_LOGIC;
  signal ibuf_inst_n_134 : STD_LOGIC;
  signal ibuf_inst_n_135 : STD_LOGIC;
  signal ibuf_inst_n_136 : STD_LOGIC;
  signal ibuf_inst_n_137 : STD_LOGIC;
  signal ibuf_inst_n_138 : STD_LOGIC;
  signal ibuf_inst_n_139 : STD_LOGIC;
  signal ibuf_inst_n_14 : STD_LOGIC;
  signal ibuf_inst_n_140 : STD_LOGIC;
  signal ibuf_inst_n_141 : STD_LOGIC;
  signal ibuf_inst_n_142 : STD_LOGIC;
  signal ibuf_inst_n_143 : STD_LOGIC;
  signal ibuf_inst_n_144 : STD_LOGIC;
  signal ibuf_inst_n_145 : STD_LOGIC;
  signal ibuf_inst_n_146 : STD_LOGIC;
  signal ibuf_inst_n_147 : STD_LOGIC;
  signal ibuf_inst_n_148 : STD_LOGIC;
  signal ibuf_inst_n_149 : STD_LOGIC;
  signal ibuf_inst_n_15 : STD_LOGIC;
  signal ibuf_inst_n_150 : STD_LOGIC;
  signal ibuf_inst_n_151 : STD_LOGIC;
  signal ibuf_inst_n_152 : STD_LOGIC;
  signal ibuf_inst_n_153 : STD_LOGIC;
  signal ibuf_inst_n_154 : STD_LOGIC;
  signal ibuf_inst_n_155 : STD_LOGIC;
  signal ibuf_inst_n_156 : STD_LOGIC;
  signal ibuf_inst_n_157 : STD_LOGIC;
  signal ibuf_inst_n_158 : STD_LOGIC;
  signal ibuf_inst_n_159 : STD_LOGIC;
  signal ibuf_inst_n_16 : STD_LOGIC;
  signal ibuf_inst_n_160 : STD_LOGIC;
  signal ibuf_inst_n_161 : STD_LOGIC;
  signal ibuf_inst_n_162 : STD_LOGIC;
  signal ibuf_inst_n_163 : STD_LOGIC;
  signal ibuf_inst_n_164 : STD_LOGIC;
  signal ibuf_inst_n_165 : STD_LOGIC;
  signal ibuf_inst_n_166 : STD_LOGIC;
  signal ibuf_inst_n_167 : STD_LOGIC;
  signal ibuf_inst_n_168 : STD_LOGIC;
  signal ibuf_inst_n_169 : STD_LOGIC;
  signal ibuf_inst_n_17 : STD_LOGIC;
  signal ibuf_inst_n_170 : STD_LOGIC;
  signal ibuf_inst_n_171 : STD_LOGIC;
  signal ibuf_inst_n_172 : STD_LOGIC;
  signal ibuf_inst_n_173 : STD_LOGIC;
  signal ibuf_inst_n_174 : STD_LOGIC;
  signal ibuf_inst_n_175 : STD_LOGIC;
  signal ibuf_inst_n_176 : STD_LOGIC;
  signal ibuf_inst_n_177 : STD_LOGIC;
  signal ibuf_inst_n_178 : STD_LOGIC;
  signal ibuf_inst_n_179 : STD_LOGIC;
  signal ibuf_inst_n_18 : STD_LOGIC;
  signal ibuf_inst_n_180 : STD_LOGIC;
  signal ibuf_inst_n_181 : STD_LOGIC;
  signal ibuf_inst_n_182 : STD_LOGIC;
  signal ibuf_inst_n_183 : STD_LOGIC;
  signal ibuf_inst_n_184 : STD_LOGIC;
  signal ibuf_inst_n_185 : STD_LOGIC;
  signal ibuf_inst_n_186 : STD_LOGIC;
  signal ibuf_inst_n_187 : STD_LOGIC;
  signal ibuf_inst_n_188 : STD_LOGIC;
  signal ibuf_inst_n_189 : STD_LOGIC;
  signal ibuf_inst_n_19 : STD_LOGIC;
  signal ibuf_inst_n_190 : STD_LOGIC;
  signal ibuf_inst_n_191 : STD_LOGIC;
  signal ibuf_inst_n_192 : STD_LOGIC;
  signal ibuf_inst_n_193 : STD_LOGIC;
  signal ibuf_inst_n_194 : STD_LOGIC;
  signal ibuf_inst_n_195 : STD_LOGIC;
  signal ibuf_inst_n_196 : STD_LOGIC;
  signal ibuf_inst_n_197 : STD_LOGIC;
  signal ibuf_inst_n_198 : STD_LOGIC;
  signal ibuf_inst_n_199 : STD_LOGIC;
  signal ibuf_inst_n_20 : STD_LOGIC;
  signal ibuf_inst_n_200 : STD_LOGIC;
  signal ibuf_inst_n_201 : STD_LOGIC;
  signal ibuf_inst_n_202 : STD_LOGIC;
  signal ibuf_inst_n_203 : STD_LOGIC;
  signal ibuf_inst_n_204 : STD_LOGIC;
  signal ibuf_inst_n_205 : STD_LOGIC;
  signal ibuf_inst_n_206 : STD_LOGIC;
  signal ibuf_inst_n_207 : STD_LOGIC;
  signal ibuf_inst_n_208 : STD_LOGIC;
  signal ibuf_inst_n_209 : STD_LOGIC;
  signal ibuf_inst_n_21 : STD_LOGIC;
  signal ibuf_inst_n_210 : STD_LOGIC;
  signal ibuf_inst_n_211 : STD_LOGIC;
  signal ibuf_inst_n_212 : STD_LOGIC;
  signal ibuf_inst_n_213 : STD_LOGIC;
  signal ibuf_inst_n_214 : STD_LOGIC;
  signal ibuf_inst_n_215 : STD_LOGIC;
  signal ibuf_inst_n_216 : STD_LOGIC;
  signal ibuf_inst_n_217 : STD_LOGIC;
  signal ibuf_inst_n_218 : STD_LOGIC;
  signal ibuf_inst_n_219 : STD_LOGIC;
  signal ibuf_inst_n_22 : STD_LOGIC;
  signal ibuf_inst_n_220 : STD_LOGIC;
  signal ibuf_inst_n_221 : STD_LOGIC;
  signal ibuf_inst_n_222 : STD_LOGIC;
  signal ibuf_inst_n_223 : STD_LOGIC;
  signal ibuf_inst_n_224 : STD_LOGIC;
  signal ibuf_inst_n_225 : STD_LOGIC;
  signal ibuf_inst_n_226 : STD_LOGIC;
  signal ibuf_inst_n_227 : STD_LOGIC;
  signal ibuf_inst_n_228 : STD_LOGIC;
  signal ibuf_inst_n_229 : STD_LOGIC;
  signal ibuf_inst_n_23 : STD_LOGIC;
  signal ibuf_inst_n_230 : STD_LOGIC;
  signal ibuf_inst_n_231 : STD_LOGIC;
  signal ibuf_inst_n_232 : STD_LOGIC;
  signal ibuf_inst_n_233 : STD_LOGIC;
  signal ibuf_inst_n_234 : STD_LOGIC;
  signal ibuf_inst_n_235 : STD_LOGIC;
  signal ibuf_inst_n_236 : STD_LOGIC;
  signal ibuf_inst_n_237 : STD_LOGIC;
  signal ibuf_inst_n_238 : STD_LOGIC;
  signal ibuf_inst_n_239 : STD_LOGIC;
  signal ibuf_inst_n_24 : STD_LOGIC;
  signal ibuf_inst_n_240 : STD_LOGIC;
  signal ibuf_inst_n_241 : STD_LOGIC;
  signal ibuf_inst_n_242 : STD_LOGIC;
  signal ibuf_inst_n_243 : STD_LOGIC;
  signal ibuf_inst_n_244 : STD_LOGIC;
  signal ibuf_inst_n_245 : STD_LOGIC;
  signal ibuf_inst_n_246 : STD_LOGIC;
  signal ibuf_inst_n_247 : STD_LOGIC;
  signal ibuf_inst_n_248 : STD_LOGIC;
  signal ibuf_inst_n_249 : STD_LOGIC;
  signal ibuf_inst_n_25 : STD_LOGIC;
  signal ibuf_inst_n_250 : STD_LOGIC;
  signal ibuf_inst_n_251 : STD_LOGIC;
  signal ibuf_inst_n_252 : STD_LOGIC;
  signal ibuf_inst_n_253 : STD_LOGIC;
  signal ibuf_inst_n_254 : STD_LOGIC;
  signal ibuf_inst_n_255 : STD_LOGIC;
  signal ibuf_inst_n_256 : STD_LOGIC;
  signal ibuf_inst_n_257 : STD_LOGIC;
  signal ibuf_inst_n_258 : STD_LOGIC;
  signal ibuf_inst_n_259 : STD_LOGIC;
  signal ibuf_inst_n_26 : STD_LOGIC;
  signal ibuf_inst_n_260 : STD_LOGIC;
  signal ibuf_inst_n_261 : STD_LOGIC;
  signal ibuf_inst_n_262 : STD_LOGIC;
  signal ibuf_inst_n_263 : STD_LOGIC;
  signal ibuf_inst_n_264 : STD_LOGIC;
  signal ibuf_inst_n_265 : STD_LOGIC;
  signal ibuf_inst_n_266 : STD_LOGIC;
  signal ibuf_inst_n_267 : STD_LOGIC;
  signal ibuf_inst_n_268 : STD_LOGIC;
  signal ibuf_inst_n_269 : STD_LOGIC;
  signal ibuf_inst_n_27 : STD_LOGIC;
  signal ibuf_inst_n_270 : STD_LOGIC;
  signal ibuf_inst_n_271 : STD_LOGIC;
  signal ibuf_inst_n_272 : STD_LOGIC;
  signal ibuf_inst_n_273 : STD_LOGIC;
  signal ibuf_inst_n_274 : STD_LOGIC;
  signal ibuf_inst_n_275 : STD_LOGIC;
  signal ibuf_inst_n_276 : STD_LOGIC;
  signal ibuf_inst_n_277 : STD_LOGIC;
  signal ibuf_inst_n_278 : STD_LOGIC;
  signal ibuf_inst_n_279 : STD_LOGIC;
  signal ibuf_inst_n_28 : STD_LOGIC;
  signal ibuf_inst_n_280 : STD_LOGIC;
  signal ibuf_inst_n_281 : STD_LOGIC;
  signal ibuf_inst_n_282 : STD_LOGIC;
  signal ibuf_inst_n_283 : STD_LOGIC;
  signal ibuf_inst_n_284 : STD_LOGIC;
  signal ibuf_inst_n_285 : STD_LOGIC;
  signal ibuf_inst_n_286 : STD_LOGIC;
  signal ibuf_inst_n_287 : STD_LOGIC;
  signal ibuf_inst_n_288 : STD_LOGIC;
  signal ibuf_inst_n_289 : STD_LOGIC;
  signal ibuf_inst_n_29 : STD_LOGIC;
  signal ibuf_inst_n_290 : STD_LOGIC;
  signal ibuf_inst_n_291 : STD_LOGIC;
  signal ibuf_inst_n_292 : STD_LOGIC;
  signal ibuf_inst_n_293 : STD_LOGIC;
  signal ibuf_inst_n_294 : STD_LOGIC;
  signal ibuf_inst_n_295 : STD_LOGIC;
  signal ibuf_inst_n_296 : STD_LOGIC;
  signal ibuf_inst_n_297 : STD_LOGIC;
  signal ibuf_inst_n_298 : STD_LOGIC;
  signal ibuf_inst_n_299 : STD_LOGIC;
  signal ibuf_inst_n_3 : STD_LOGIC;
  signal ibuf_inst_n_30 : STD_LOGIC;
  signal ibuf_inst_n_300 : STD_LOGIC;
  signal ibuf_inst_n_301 : STD_LOGIC;
  signal ibuf_inst_n_302 : STD_LOGIC;
  signal ibuf_inst_n_303 : STD_LOGIC;
  signal ibuf_inst_n_304 : STD_LOGIC;
  signal ibuf_inst_n_305 : STD_LOGIC;
  signal ibuf_inst_n_306 : STD_LOGIC;
  signal ibuf_inst_n_307 : STD_LOGIC;
  signal ibuf_inst_n_308 : STD_LOGIC;
  signal ibuf_inst_n_309 : STD_LOGIC;
  signal ibuf_inst_n_31 : STD_LOGIC;
  signal ibuf_inst_n_310 : STD_LOGIC;
  signal ibuf_inst_n_311 : STD_LOGIC;
  signal ibuf_inst_n_312 : STD_LOGIC;
  signal ibuf_inst_n_313 : STD_LOGIC;
  signal ibuf_inst_n_314 : STD_LOGIC;
  signal ibuf_inst_n_315 : STD_LOGIC;
  signal ibuf_inst_n_316 : STD_LOGIC;
  signal ibuf_inst_n_317 : STD_LOGIC;
  signal ibuf_inst_n_318 : STD_LOGIC;
  signal ibuf_inst_n_319 : STD_LOGIC;
  signal ibuf_inst_n_32 : STD_LOGIC;
  signal ibuf_inst_n_320 : STD_LOGIC;
  signal ibuf_inst_n_321 : STD_LOGIC;
  signal ibuf_inst_n_322 : STD_LOGIC;
  signal ibuf_inst_n_323 : STD_LOGIC;
  signal ibuf_inst_n_324 : STD_LOGIC;
  signal ibuf_inst_n_325 : STD_LOGIC;
  signal ibuf_inst_n_326 : STD_LOGIC;
  signal ibuf_inst_n_327 : STD_LOGIC;
  signal ibuf_inst_n_328 : STD_LOGIC;
  signal ibuf_inst_n_329 : STD_LOGIC;
  signal ibuf_inst_n_33 : STD_LOGIC;
  signal ibuf_inst_n_330 : STD_LOGIC;
  signal ibuf_inst_n_331 : STD_LOGIC;
  signal ibuf_inst_n_332 : STD_LOGIC;
  signal ibuf_inst_n_333 : STD_LOGIC;
  signal ibuf_inst_n_334 : STD_LOGIC;
  signal ibuf_inst_n_335 : STD_LOGIC;
  signal ibuf_inst_n_336 : STD_LOGIC;
  signal ibuf_inst_n_337 : STD_LOGIC;
  signal ibuf_inst_n_338 : STD_LOGIC;
  signal ibuf_inst_n_339 : STD_LOGIC;
  signal ibuf_inst_n_34 : STD_LOGIC;
  signal ibuf_inst_n_340 : STD_LOGIC;
  signal ibuf_inst_n_341 : STD_LOGIC;
  signal ibuf_inst_n_342 : STD_LOGIC;
  signal ibuf_inst_n_343 : STD_LOGIC;
  signal ibuf_inst_n_344 : STD_LOGIC;
  signal ibuf_inst_n_345 : STD_LOGIC;
  signal ibuf_inst_n_346 : STD_LOGIC;
  signal ibuf_inst_n_347 : STD_LOGIC;
  signal ibuf_inst_n_348 : STD_LOGIC;
  signal ibuf_inst_n_349 : STD_LOGIC;
  signal ibuf_inst_n_35 : STD_LOGIC;
  signal ibuf_inst_n_350 : STD_LOGIC;
  signal ibuf_inst_n_351 : STD_LOGIC;
  signal ibuf_inst_n_352 : STD_LOGIC;
  signal ibuf_inst_n_353 : STD_LOGIC;
  signal ibuf_inst_n_354 : STD_LOGIC;
  signal ibuf_inst_n_355 : STD_LOGIC;
  signal ibuf_inst_n_356 : STD_LOGIC;
  signal ibuf_inst_n_357 : STD_LOGIC;
  signal ibuf_inst_n_358 : STD_LOGIC;
  signal ibuf_inst_n_359 : STD_LOGIC;
  signal ibuf_inst_n_36 : STD_LOGIC;
  signal ibuf_inst_n_360 : STD_LOGIC;
  signal ibuf_inst_n_361 : STD_LOGIC;
  signal ibuf_inst_n_362 : STD_LOGIC;
  signal ibuf_inst_n_363 : STD_LOGIC;
  signal ibuf_inst_n_364 : STD_LOGIC;
  signal ibuf_inst_n_365 : STD_LOGIC;
  signal ibuf_inst_n_366 : STD_LOGIC;
  signal ibuf_inst_n_367 : STD_LOGIC;
  signal ibuf_inst_n_368 : STD_LOGIC;
  signal ibuf_inst_n_369 : STD_LOGIC;
  signal ibuf_inst_n_37 : STD_LOGIC;
  signal ibuf_inst_n_370 : STD_LOGIC;
  signal ibuf_inst_n_371 : STD_LOGIC;
  signal ibuf_inst_n_372 : STD_LOGIC;
  signal ibuf_inst_n_373 : STD_LOGIC;
  signal ibuf_inst_n_374 : STD_LOGIC;
  signal ibuf_inst_n_375 : STD_LOGIC;
  signal ibuf_inst_n_376 : STD_LOGIC;
  signal ibuf_inst_n_377 : STD_LOGIC;
  signal ibuf_inst_n_378 : STD_LOGIC;
  signal ibuf_inst_n_379 : STD_LOGIC;
  signal ibuf_inst_n_38 : STD_LOGIC;
  signal ibuf_inst_n_380 : STD_LOGIC;
  signal ibuf_inst_n_381 : STD_LOGIC;
  signal ibuf_inst_n_382 : STD_LOGIC;
  signal ibuf_inst_n_383 : STD_LOGIC;
  signal ibuf_inst_n_384 : STD_LOGIC;
  signal ibuf_inst_n_385 : STD_LOGIC;
  signal ibuf_inst_n_386 : STD_LOGIC;
  signal ibuf_inst_n_387 : STD_LOGIC;
  signal ibuf_inst_n_388 : STD_LOGIC;
  signal ibuf_inst_n_389 : STD_LOGIC;
  signal ibuf_inst_n_39 : STD_LOGIC;
  signal ibuf_inst_n_390 : STD_LOGIC;
  signal ibuf_inst_n_391 : STD_LOGIC;
  signal ibuf_inst_n_392 : STD_LOGIC;
  signal ibuf_inst_n_393 : STD_LOGIC;
  signal ibuf_inst_n_394 : STD_LOGIC;
  signal ibuf_inst_n_395 : STD_LOGIC;
  signal ibuf_inst_n_396 : STD_LOGIC;
  signal ibuf_inst_n_397 : STD_LOGIC;
  signal ibuf_inst_n_398 : STD_LOGIC;
  signal ibuf_inst_n_399 : STD_LOGIC;
  signal ibuf_inst_n_4 : STD_LOGIC;
  signal ibuf_inst_n_40 : STD_LOGIC;
  signal ibuf_inst_n_400 : STD_LOGIC;
  signal ibuf_inst_n_401 : STD_LOGIC;
  signal ibuf_inst_n_402 : STD_LOGIC;
  signal ibuf_inst_n_403 : STD_LOGIC;
  signal ibuf_inst_n_404 : STD_LOGIC;
  signal ibuf_inst_n_405 : STD_LOGIC;
  signal ibuf_inst_n_406 : STD_LOGIC;
  signal ibuf_inst_n_407 : STD_LOGIC;
  signal ibuf_inst_n_408 : STD_LOGIC;
  signal ibuf_inst_n_409 : STD_LOGIC;
  signal ibuf_inst_n_41 : STD_LOGIC;
  signal ibuf_inst_n_410 : STD_LOGIC;
  signal ibuf_inst_n_411 : STD_LOGIC;
  signal ibuf_inst_n_412 : STD_LOGIC;
  signal ibuf_inst_n_413 : STD_LOGIC;
  signal ibuf_inst_n_414 : STD_LOGIC;
  signal ibuf_inst_n_415 : STD_LOGIC;
  signal ibuf_inst_n_416 : STD_LOGIC;
  signal ibuf_inst_n_417 : STD_LOGIC;
  signal ibuf_inst_n_418 : STD_LOGIC;
  signal ibuf_inst_n_419 : STD_LOGIC;
  signal ibuf_inst_n_42 : STD_LOGIC;
  signal ibuf_inst_n_420 : STD_LOGIC;
  signal ibuf_inst_n_421 : STD_LOGIC;
  signal ibuf_inst_n_422 : STD_LOGIC;
  signal ibuf_inst_n_423 : STD_LOGIC;
  signal ibuf_inst_n_424 : STD_LOGIC;
  signal ibuf_inst_n_425 : STD_LOGIC;
  signal ibuf_inst_n_426 : STD_LOGIC;
  signal ibuf_inst_n_427 : STD_LOGIC;
  signal ibuf_inst_n_428 : STD_LOGIC;
  signal ibuf_inst_n_429 : STD_LOGIC;
  signal ibuf_inst_n_43 : STD_LOGIC;
  signal ibuf_inst_n_430 : STD_LOGIC;
  signal ibuf_inst_n_431 : STD_LOGIC;
  signal ibuf_inst_n_432 : STD_LOGIC;
  signal ibuf_inst_n_433 : STD_LOGIC;
  signal ibuf_inst_n_434 : STD_LOGIC;
  signal ibuf_inst_n_435 : STD_LOGIC;
  signal ibuf_inst_n_436 : STD_LOGIC;
  signal ibuf_inst_n_437 : STD_LOGIC;
  signal ibuf_inst_n_438 : STD_LOGIC;
  signal ibuf_inst_n_439 : STD_LOGIC;
  signal ibuf_inst_n_44 : STD_LOGIC;
  signal ibuf_inst_n_440 : STD_LOGIC;
  signal ibuf_inst_n_441 : STD_LOGIC;
  signal ibuf_inst_n_442 : STD_LOGIC;
  signal ibuf_inst_n_443 : STD_LOGIC;
  signal ibuf_inst_n_444 : STD_LOGIC;
  signal ibuf_inst_n_445 : STD_LOGIC;
  signal ibuf_inst_n_446 : STD_LOGIC;
  signal ibuf_inst_n_447 : STD_LOGIC;
  signal ibuf_inst_n_448 : STD_LOGIC;
  signal ibuf_inst_n_449 : STD_LOGIC;
  signal ibuf_inst_n_45 : STD_LOGIC;
  signal ibuf_inst_n_450 : STD_LOGIC;
  signal ibuf_inst_n_451 : STD_LOGIC;
  signal ibuf_inst_n_452 : STD_LOGIC;
  signal ibuf_inst_n_453 : STD_LOGIC;
  signal ibuf_inst_n_454 : STD_LOGIC;
  signal ibuf_inst_n_455 : STD_LOGIC;
  signal ibuf_inst_n_456 : STD_LOGIC;
  signal ibuf_inst_n_457 : STD_LOGIC;
  signal ibuf_inst_n_458 : STD_LOGIC;
  signal ibuf_inst_n_459 : STD_LOGIC;
  signal ibuf_inst_n_46 : STD_LOGIC;
  signal ibuf_inst_n_460 : STD_LOGIC;
  signal ibuf_inst_n_461 : STD_LOGIC;
  signal ibuf_inst_n_462 : STD_LOGIC;
  signal ibuf_inst_n_463 : STD_LOGIC;
  signal ibuf_inst_n_464 : STD_LOGIC;
  signal ibuf_inst_n_465 : STD_LOGIC;
  signal ibuf_inst_n_466 : STD_LOGIC;
  signal ibuf_inst_n_467 : STD_LOGIC;
  signal ibuf_inst_n_468 : STD_LOGIC;
  signal ibuf_inst_n_469 : STD_LOGIC;
  signal ibuf_inst_n_47 : STD_LOGIC;
  signal ibuf_inst_n_470 : STD_LOGIC;
  signal ibuf_inst_n_471 : STD_LOGIC;
  signal ibuf_inst_n_472 : STD_LOGIC;
  signal ibuf_inst_n_473 : STD_LOGIC;
  signal ibuf_inst_n_474 : STD_LOGIC;
  signal ibuf_inst_n_475 : STD_LOGIC;
  signal ibuf_inst_n_476 : STD_LOGIC;
  signal ibuf_inst_n_477 : STD_LOGIC;
  signal ibuf_inst_n_478 : STD_LOGIC;
  signal ibuf_inst_n_479 : STD_LOGIC;
  signal ibuf_inst_n_48 : STD_LOGIC;
  signal ibuf_inst_n_480 : STD_LOGIC;
  signal ibuf_inst_n_481 : STD_LOGIC;
  signal ibuf_inst_n_482 : STD_LOGIC;
  signal ibuf_inst_n_483 : STD_LOGIC;
  signal ibuf_inst_n_484 : STD_LOGIC;
  signal ibuf_inst_n_485 : STD_LOGIC;
  signal ibuf_inst_n_486 : STD_LOGIC;
  signal ibuf_inst_n_487 : STD_LOGIC;
  signal ibuf_inst_n_488 : STD_LOGIC;
  signal ibuf_inst_n_489 : STD_LOGIC;
  signal ibuf_inst_n_49 : STD_LOGIC;
  signal ibuf_inst_n_490 : STD_LOGIC;
  signal ibuf_inst_n_491 : STD_LOGIC;
  signal ibuf_inst_n_492 : STD_LOGIC;
  signal ibuf_inst_n_493 : STD_LOGIC;
  signal ibuf_inst_n_494 : STD_LOGIC;
  signal ibuf_inst_n_495 : STD_LOGIC;
  signal ibuf_inst_n_496 : STD_LOGIC;
  signal ibuf_inst_n_497 : STD_LOGIC;
  signal ibuf_inst_n_498 : STD_LOGIC;
  signal ibuf_inst_n_499 : STD_LOGIC;
  signal ibuf_inst_n_5 : STD_LOGIC;
  signal ibuf_inst_n_50 : STD_LOGIC;
  signal ibuf_inst_n_500 : STD_LOGIC;
  signal ibuf_inst_n_501 : STD_LOGIC;
  signal ibuf_inst_n_502 : STD_LOGIC;
  signal ibuf_inst_n_503 : STD_LOGIC;
  signal ibuf_inst_n_504 : STD_LOGIC;
  signal ibuf_inst_n_505 : STD_LOGIC;
  signal ibuf_inst_n_506 : STD_LOGIC;
  signal ibuf_inst_n_507 : STD_LOGIC;
  signal ibuf_inst_n_508 : STD_LOGIC;
  signal ibuf_inst_n_509 : STD_LOGIC;
  signal ibuf_inst_n_51 : STD_LOGIC;
  signal ibuf_inst_n_510 : STD_LOGIC;
  signal ibuf_inst_n_511 : STD_LOGIC;
  signal ibuf_inst_n_512 : STD_LOGIC;
  signal ibuf_inst_n_513 : STD_LOGIC;
  signal ibuf_inst_n_514 : STD_LOGIC;
  signal ibuf_inst_n_515 : STD_LOGIC;
  signal ibuf_inst_n_516 : STD_LOGIC;
  signal ibuf_inst_n_518 : STD_LOGIC;
  signal ibuf_inst_n_52 : STD_LOGIC;
  signal ibuf_inst_n_53 : STD_LOGIC;
  signal ibuf_inst_n_54 : STD_LOGIC;
  signal ibuf_inst_n_55 : STD_LOGIC;
  signal ibuf_inst_n_56 : STD_LOGIC;
  signal ibuf_inst_n_57 : STD_LOGIC;
  signal ibuf_inst_n_58 : STD_LOGIC;
  signal ibuf_inst_n_59 : STD_LOGIC;
  signal ibuf_inst_n_6 : STD_LOGIC;
  signal ibuf_inst_n_60 : STD_LOGIC;
  signal ibuf_inst_n_61 : STD_LOGIC;
  signal ibuf_inst_n_62 : STD_LOGIC;
  signal ibuf_inst_n_63 : STD_LOGIC;
  signal ibuf_inst_n_64 : STD_LOGIC;
  signal ibuf_inst_n_65 : STD_LOGIC;
  signal ibuf_inst_n_66 : STD_LOGIC;
  signal ibuf_inst_n_67 : STD_LOGIC;
  signal ibuf_inst_n_68 : STD_LOGIC;
  signal ibuf_inst_n_69 : STD_LOGIC;
  signal ibuf_inst_n_7 : STD_LOGIC;
  signal ibuf_inst_n_70 : STD_LOGIC;
  signal ibuf_inst_n_71 : STD_LOGIC;
  signal ibuf_inst_n_72 : STD_LOGIC;
  signal ibuf_inst_n_73 : STD_LOGIC;
  signal ibuf_inst_n_74 : STD_LOGIC;
  signal ibuf_inst_n_75 : STD_LOGIC;
  signal ibuf_inst_n_76 : STD_LOGIC;
  signal ibuf_inst_n_77 : STD_LOGIC;
  signal ibuf_inst_n_78 : STD_LOGIC;
  signal ibuf_inst_n_79 : STD_LOGIC;
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal ibuf_inst_n_80 : STD_LOGIC;
  signal ibuf_inst_n_81 : STD_LOGIC;
  signal ibuf_inst_n_82 : STD_LOGIC;
  signal ibuf_inst_n_83 : STD_LOGIC;
  signal ibuf_inst_n_84 : STD_LOGIC;
  signal ibuf_inst_n_85 : STD_LOGIC;
  signal ibuf_inst_n_86 : STD_LOGIC;
  signal ibuf_inst_n_87 : STD_LOGIC;
  signal ibuf_inst_n_88 : STD_LOGIC;
  signal ibuf_inst_n_89 : STD_LOGIC;
  signal ibuf_inst_n_9 : STD_LOGIC;
  signal ibuf_inst_n_90 : STD_LOGIC;
  signal ibuf_inst_n_91 : STD_LOGIC;
  signal ibuf_inst_n_92 : STD_LOGIC;
  signal ibuf_inst_n_93 : STD_LOGIC;
  signal ibuf_inst_n_94 : STD_LOGIC;
  signal ibuf_inst_n_95 : STD_LOGIC;
  signal ibuf_inst_n_96 : STD_LOGIC;
  signal ibuf_inst_n_97 : STD_LOGIC;
  signal ibuf_inst_n_98 : STD_LOGIC;
  signal ibuf_inst_n_99 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_516 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair271";
begin
  SR(0) <= \^sr\(0);
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \count_reg_n_1_[1]\,
      I2 => \count_reg_n_1_[0]\,
      I3 => Q(2),
      O => \rep_0_i_reg_36_reg[0]\(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\,
      I1 => \ap_CS_fsm_reg[3]_0\,
      I2 => Q(0),
      I3 => ap_NS_fsm11_out,
      I4 => Q(2),
      O => \rep_0_i_reg_36_reg[0]\(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(2),
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => out_V_V_TREADY,
      O => ap_NS_fsm11_out
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ibuf_inst_n_3,
      Q => \count_reg_n_1_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ibuf_inst_n_518,
      Q => \count_reg_n_1_[1]\,
      R => \^sr\(0)
    );
ibuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf
     port map (
      D(0) => D(0),
      E(0) => ireg01_out,
      Q(0) => Q(1),
      SR(0) => obuf_inst_n_516,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ibuf_inst_n_3,
      \count_reg[0]\ => \count_reg_n_1_[0]\,
      \count_reg[0]_0\ => \count_reg_n_1_[1]\,
      \ireg_reg[511]_0\(511 downto 0) => \ireg_reg[511]\(511 downto 0),
      \ireg_reg[512]_0\ => \ireg_reg[512]\,
      \ireg_reg[512]_1\(512) => ibuf_inst_n_4,
      \ireg_reg[512]_1\(511) => ibuf_inst_n_5,
      \ireg_reg[512]_1\(510) => ibuf_inst_n_6,
      \ireg_reg[512]_1\(509) => ibuf_inst_n_7,
      \ireg_reg[512]_1\(508) => ibuf_inst_n_8,
      \ireg_reg[512]_1\(507) => ibuf_inst_n_9,
      \ireg_reg[512]_1\(506) => ibuf_inst_n_10,
      \ireg_reg[512]_1\(505) => ibuf_inst_n_11,
      \ireg_reg[512]_1\(504) => ibuf_inst_n_12,
      \ireg_reg[512]_1\(503) => ibuf_inst_n_13,
      \ireg_reg[512]_1\(502) => ibuf_inst_n_14,
      \ireg_reg[512]_1\(501) => ibuf_inst_n_15,
      \ireg_reg[512]_1\(500) => ibuf_inst_n_16,
      \ireg_reg[512]_1\(499) => ibuf_inst_n_17,
      \ireg_reg[512]_1\(498) => ibuf_inst_n_18,
      \ireg_reg[512]_1\(497) => ibuf_inst_n_19,
      \ireg_reg[512]_1\(496) => ibuf_inst_n_20,
      \ireg_reg[512]_1\(495) => ibuf_inst_n_21,
      \ireg_reg[512]_1\(494) => ibuf_inst_n_22,
      \ireg_reg[512]_1\(493) => ibuf_inst_n_23,
      \ireg_reg[512]_1\(492) => ibuf_inst_n_24,
      \ireg_reg[512]_1\(491) => ibuf_inst_n_25,
      \ireg_reg[512]_1\(490) => ibuf_inst_n_26,
      \ireg_reg[512]_1\(489) => ibuf_inst_n_27,
      \ireg_reg[512]_1\(488) => ibuf_inst_n_28,
      \ireg_reg[512]_1\(487) => ibuf_inst_n_29,
      \ireg_reg[512]_1\(486) => ibuf_inst_n_30,
      \ireg_reg[512]_1\(485) => ibuf_inst_n_31,
      \ireg_reg[512]_1\(484) => ibuf_inst_n_32,
      \ireg_reg[512]_1\(483) => ibuf_inst_n_33,
      \ireg_reg[512]_1\(482) => ibuf_inst_n_34,
      \ireg_reg[512]_1\(481) => ibuf_inst_n_35,
      \ireg_reg[512]_1\(480) => ibuf_inst_n_36,
      \ireg_reg[512]_1\(479) => ibuf_inst_n_37,
      \ireg_reg[512]_1\(478) => ibuf_inst_n_38,
      \ireg_reg[512]_1\(477) => ibuf_inst_n_39,
      \ireg_reg[512]_1\(476) => ibuf_inst_n_40,
      \ireg_reg[512]_1\(475) => ibuf_inst_n_41,
      \ireg_reg[512]_1\(474) => ibuf_inst_n_42,
      \ireg_reg[512]_1\(473) => ibuf_inst_n_43,
      \ireg_reg[512]_1\(472) => ibuf_inst_n_44,
      \ireg_reg[512]_1\(471) => ibuf_inst_n_45,
      \ireg_reg[512]_1\(470) => ibuf_inst_n_46,
      \ireg_reg[512]_1\(469) => ibuf_inst_n_47,
      \ireg_reg[512]_1\(468) => ibuf_inst_n_48,
      \ireg_reg[512]_1\(467) => ibuf_inst_n_49,
      \ireg_reg[512]_1\(466) => ibuf_inst_n_50,
      \ireg_reg[512]_1\(465) => ibuf_inst_n_51,
      \ireg_reg[512]_1\(464) => ibuf_inst_n_52,
      \ireg_reg[512]_1\(463) => ibuf_inst_n_53,
      \ireg_reg[512]_1\(462) => ibuf_inst_n_54,
      \ireg_reg[512]_1\(461) => ibuf_inst_n_55,
      \ireg_reg[512]_1\(460) => ibuf_inst_n_56,
      \ireg_reg[512]_1\(459) => ibuf_inst_n_57,
      \ireg_reg[512]_1\(458) => ibuf_inst_n_58,
      \ireg_reg[512]_1\(457) => ibuf_inst_n_59,
      \ireg_reg[512]_1\(456) => ibuf_inst_n_60,
      \ireg_reg[512]_1\(455) => ibuf_inst_n_61,
      \ireg_reg[512]_1\(454) => ibuf_inst_n_62,
      \ireg_reg[512]_1\(453) => ibuf_inst_n_63,
      \ireg_reg[512]_1\(452) => ibuf_inst_n_64,
      \ireg_reg[512]_1\(451) => ibuf_inst_n_65,
      \ireg_reg[512]_1\(450) => ibuf_inst_n_66,
      \ireg_reg[512]_1\(449) => ibuf_inst_n_67,
      \ireg_reg[512]_1\(448) => ibuf_inst_n_68,
      \ireg_reg[512]_1\(447) => ibuf_inst_n_69,
      \ireg_reg[512]_1\(446) => ibuf_inst_n_70,
      \ireg_reg[512]_1\(445) => ibuf_inst_n_71,
      \ireg_reg[512]_1\(444) => ibuf_inst_n_72,
      \ireg_reg[512]_1\(443) => ibuf_inst_n_73,
      \ireg_reg[512]_1\(442) => ibuf_inst_n_74,
      \ireg_reg[512]_1\(441) => ibuf_inst_n_75,
      \ireg_reg[512]_1\(440) => ibuf_inst_n_76,
      \ireg_reg[512]_1\(439) => ibuf_inst_n_77,
      \ireg_reg[512]_1\(438) => ibuf_inst_n_78,
      \ireg_reg[512]_1\(437) => ibuf_inst_n_79,
      \ireg_reg[512]_1\(436) => ibuf_inst_n_80,
      \ireg_reg[512]_1\(435) => ibuf_inst_n_81,
      \ireg_reg[512]_1\(434) => ibuf_inst_n_82,
      \ireg_reg[512]_1\(433) => ibuf_inst_n_83,
      \ireg_reg[512]_1\(432) => ibuf_inst_n_84,
      \ireg_reg[512]_1\(431) => ibuf_inst_n_85,
      \ireg_reg[512]_1\(430) => ibuf_inst_n_86,
      \ireg_reg[512]_1\(429) => ibuf_inst_n_87,
      \ireg_reg[512]_1\(428) => ibuf_inst_n_88,
      \ireg_reg[512]_1\(427) => ibuf_inst_n_89,
      \ireg_reg[512]_1\(426) => ibuf_inst_n_90,
      \ireg_reg[512]_1\(425) => ibuf_inst_n_91,
      \ireg_reg[512]_1\(424) => ibuf_inst_n_92,
      \ireg_reg[512]_1\(423) => ibuf_inst_n_93,
      \ireg_reg[512]_1\(422) => ibuf_inst_n_94,
      \ireg_reg[512]_1\(421) => ibuf_inst_n_95,
      \ireg_reg[512]_1\(420) => ibuf_inst_n_96,
      \ireg_reg[512]_1\(419) => ibuf_inst_n_97,
      \ireg_reg[512]_1\(418) => ibuf_inst_n_98,
      \ireg_reg[512]_1\(417) => ibuf_inst_n_99,
      \ireg_reg[512]_1\(416) => ibuf_inst_n_100,
      \ireg_reg[512]_1\(415) => ibuf_inst_n_101,
      \ireg_reg[512]_1\(414) => ibuf_inst_n_102,
      \ireg_reg[512]_1\(413) => ibuf_inst_n_103,
      \ireg_reg[512]_1\(412) => ibuf_inst_n_104,
      \ireg_reg[512]_1\(411) => ibuf_inst_n_105,
      \ireg_reg[512]_1\(410) => ibuf_inst_n_106,
      \ireg_reg[512]_1\(409) => ibuf_inst_n_107,
      \ireg_reg[512]_1\(408) => ibuf_inst_n_108,
      \ireg_reg[512]_1\(407) => ibuf_inst_n_109,
      \ireg_reg[512]_1\(406) => ibuf_inst_n_110,
      \ireg_reg[512]_1\(405) => ibuf_inst_n_111,
      \ireg_reg[512]_1\(404) => ibuf_inst_n_112,
      \ireg_reg[512]_1\(403) => ibuf_inst_n_113,
      \ireg_reg[512]_1\(402) => ibuf_inst_n_114,
      \ireg_reg[512]_1\(401) => ibuf_inst_n_115,
      \ireg_reg[512]_1\(400) => ibuf_inst_n_116,
      \ireg_reg[512]_1\(399) => ibuf_inst_n_117,
      \ireg_reg[512]_1\(398) => ibuf_inst_n_118,
      \ireg_reg[512]_1\(397) => ibuf_inst_n_119,
      \ireg_reg[512]_1\(396) => ibuf_inst_n_120,
      \ireg_reg[512]_1\(395) => ibuf_inst_n_121,
      \ireg_reg[512]_1\(394) => ibuf_inst_n_122,
      \ireg_reg[512]_1\(393) => ibuf_inst_n_123,
      \ireg_reg[512]_1\(392) => ibuf_inst_n_124,
      \ireg_reg[512]_1\(391) => ibuf_inst_n_125,
      \ireg_reg[512]_1\(390) => ibuf_inst_n_126,
      \ireg_reg[512]_1\(389) => ibuf_inst_n_127,
      \ireg_reg[512]_1\(388) => ibuf_inst_n_128,
      \ireg_reg[512]_1\(387) => ibuf_inst_n_129,
      \ireg_reg[512]_1\(386) => ibuf_inst_n_130,
      \ireg_reg[512]_1\(385) => ibuf_inst_n_131,
      \ireg_reg[512]_1\(384) => ibuf_inst_n_132,
      \ireg_reg[512]_1\(383) => ibuf_inst_n_133,
      \ireg_reg[512]_1\(382) => ibuf_inst_n_134,
      \ireg_reg[512]_1\(381) => ibuf_inst_n_135,
      \ireg_reg[512]_1\(380) => ibuf_inst_n_136,
      \ireg_reg[512]_1\(379) => ibuf_inst_n_137,
      \ireg_reg[512]_1\(378) => ibuf_inst_n_138,
      \ireg_reg[512]_1\(377) => ibuf_inst_n_139,
      \ireg_reg[512]_1\(376) => ibuf_inst_n_140,
      \ireg_reg[512]_1\(375) => ibuf_inst_n_141,
      \ireg_reg[512]_1\(374) => ibuf_inst_n_142,
      \ireg_reg[512]_1\(373) => ibuf_inst_n_143,
      \ireg_reg[512]_1\(372) => ibuf_inst_n_144,
      \ireg_reg[512]_1\(371) => ibuf_inst_n_145,
      \ireg_reg[512]_1\(370) => ibuf_inst_n_146,
      \ireg_reg[512]_1\(369) => ibuf_inst_n_147,
      \ireg_reg[512]_1\(368) => ibuf_inst_n_148,
      \ireg_reg[512]_1\(367) => ibuf_inst_n_149,
      \ireg_reg[512]_1\(366) => ibuf_inst_n_150,
      \ireg_reg[512]_1\(365) => ibuf_inst_n_151,
      \ireg_reg[512]_1\(364) => ibuf_inst_n_152,
      \ireg_reg[512]_1\(363) => ibuf_inst_n_153,
      \ireg_reg[512]_1\(362) => ibuf_inst_n_154,
      \ireg_reg[512]_1\(361) => ibuf_inst_n_155,
      \ireg_reg[512]_1\(360) => ibuf_inst_n_156,
      \ireg_reg[512]_1\(359) => ibuf_inst_n_157,
      \ireg_reg[512]_1\(358) => ibuf_inst_n_158,
      \ireg_reg[512]_1\(357) => ibuf_inst_n_159,
      \ireg_reg[512]_1\(356) => ibuf_inst_n_160,
      \ireg_reg[512]_1\(355) => ibuf_inst_n_161,
      \ireg_reg[512]_1\(354) => ibuf_inst_n_162,
      \ireg_reg[512]_1\(353) => ibuf_inst_n_163,
      \ireg_reg[512]_1\(352) => ibuf_inst_n_164,
      \ireg_reg[512]_1\(351) => ibuf_inst_n_165,
      \ireg_reg[512]_1\(350) => ibuf_inst_n_166,
      \ireg_reg[512]_1\(349) => ibuf_inst_n_167,
      \ireg_reg[512]_1\(348) => ibuf_inst_n_168,
      \ireg_reg[512]_1\(347) => ibuf_inst_n_169,
      \ireg_reg[512]_1\(346) => ibuf_inst_n_170,
      \ireg_reg[512]_1\(345) => ibuf_inst_n_171,
      \ireg_reg[512]_1\(344) => ibuf_inst_n_172,
      \ireg_reg[512]_1\(343) => ibuf_inst_n_173,
      \ireg_reg[512]_1\(342) => ibuf_inst_n_174,
      \ireg_reg[512]_1\(341) => ibuf_inst_n_175,
      \ireg_reg[512]_1\(340) => ibuf_inst_n_176,
      \ireg_reg[512]_1\(339) => ibuf_inst_n_177,
      \ireg_reg[512]_1\(338) => ibuf_inst_n_178,
      \ireg_reg[512]_1\(337) => ibuf_inst_n_179,
      \ireg_reg[512]_1\(336) => ibuf_inst_n_180,
      \ireg_reg[512]_1\(335) => ibuf_inst_n_181,
      \ireg_reg[512]_1\(334) => ibuf_inst_n_182,
      \ireg_reg[512]_1\(333) => ibuf_inst_n_183,
      \ireg_reg[512]_1\(332) => ibuf_inst_n_184,
      \ireg_reg[512]_1\(331) => ibuf_inst_n_185,
      \ireg_reg[512]_1\(330) => ibuf_inst_n_186,
      \ireg_reg[512]_1\(329) => ibuf_inst_n_187,
      \ireg_reg[512]_1\(328) => ibuf_inst_n_188,
      \ireg_reg[512]_1\(327) => ibuf_inst_n_189,
      \ireg_reg[512]_1\(326) => ibuf_inst_n_190,
      \ireg_reg[512]_1\(325) => ibuf_inst_n_191,
      \ireg_reg[512]_1\(324) => ibuf_inst_n_192,
      \ireg_reg[512]_1\(323) => ibuf_inst_n_193,
      \ireg_reg[512]_1\(322) => ibuf_inst_n_194,
      \ireg_reg[512]_1\(321) => ibuf_inst_n_195,
      \ireg_reg[512]_1\(320) => ibuf_inst_n_196,
      \ireg_reg[512]_1\(319) => ibuf_inst_n_197,
      \ireg_reg[512]_1\(318) => ibuf_inst_n_198,
      \ireg_reg[512]_1\(317) => ibuf_inst_n_199,
      \ireg_reg[512]_1\(316) => ibuf_inst_n_200,
      \ireg_reg[512]_1\(315) => ibuf_inst_n_201,
      \ireg_reg[512]_1\(314) => ibuf_inst_n_202,
      \ireg_reg[512]_1\(313) => ibuf_inst_n_203,
      \ireg_reg[512]_1\(312) => ibuf_inst_n_204,
      \ireg_reg[512]_1\(311) => ibuf_inst_n_205,
      \ireg_reg[512]_1\(310) => ibuf_inst_n_206,
      \ireg_reg[512]_1\(309) => ibuf_inst_n_207,
      \ireg_reg[512]_1\(308) => ibuf_inst_n_208,
      \ireg_reg[512]_1\(307) => ibuf_inst_n_209,
      \ireg_reg[512]_1\(306) => ibuf_inst_n_210,
      \ireg_reg[512]_1\(305) => ibuf_inst_n_211,
      \ireg_reg[512]_1\(304) => ibuf_inst_n_212,
      \ireg_reg[512]_1\(303) => ibuf_inst_n_213,
      \ireg_reg[512]_1\(302) => ibuf_inst_n_214,
      \ireg_reg[512]_1\(301) => ibuf_inst_n_215,
      \ireg_reg[512]_1\(300) => ibuf_inst_n_216,
      \ireg_reg[512]_1\(299) => ibuf_inst_n_217,
      \ireg_reg[512]_1\(298) => ibuf_inst_n_218,
      \ireg_reg[512]_1\(297) => ibuf_inst_n_219,
      \ireg_reg[512]_1\(296) => ibuf_inst_n_220,
      \ireg_reg[512]_1\(295) => ibuf_inst_n_221,
      \ireg_reg[512]_1\(294) => ibuf_inst_n_222,
      \ireg_reg[512]_1\(293) => ibuf_inst_n_223,
      \ireg_reg[512]_1\(292) => ibuf_inst_n_224,
      \ireg_reg[512]_1\(291) => ibuf_inst_n_225,
      \ireg_reg[512]_1\(290) => ibuf_inst_n_226,
      \ireg_reg[512]_1\(289) => ibuf_inst_n_227,
      \ireg_reg[512]_1\(288) => ibuf_inst_n_228,
      \ireg_reg[512]_1\(287) => ibuf_inst_n_229,
      \ireg_reg[512]_1\(286) => ibuf_inst_n_230,
      \ireg_reg[512]_1\(285) => ibuf_inst_n_231,
      \ireg_reg[512]_1\(284) => ibuf_inst_n_232,
      \ireg_reg[512]_1\(283) => ibuf_inst_n_233,
      \ireg_reg[512]_1\(282) => ibuf_inst_n_234,
      \ireg_reg[512]_1\(281) => ibuf_inst_n_235,
      \ireg_reg[512]_1\(280) => ibuf_inst_n_236,
      \ireg_reg[512]_1\(279) => ibuf_inst_n_237,
      \ireg_reg[512]_1\(278) => ibuf_inst_n_238,
      \ireg_reg[512]_1\(277) => ibuf_inst_n_239,
      \ireg_reg[512]_1\(276) => ibuf_inst_n_240,
      \ireg_reg[512]_1\(275) => ibuf_inst_n_241,
      \ireg_reg[512]_1\(274) => ibuf_inst_n_242,
      \ireg_reg[512]_1\(273) => ibuf_inst_n_243,
      \ireg_reg[512]_1\(272) => ibuf_inst_n_244,
      \ireg_reg[512]_1\(271) => ibuf_inst_n_245,
      \ireg_reg[512]_1\(270) => ibuf_inst_n_246,
      \ireg_reg[512]_1\(269) => ibuf_inst_n_247,
      \ireg_reg[512]_1\(268) => ibuf_inst_n_248,
      \ireg_reg[512]_1\(267) => ibuf_inst_n_249,
      \ireg_reg[512]_1\(266) => ibuf_inst_n_250,
      \ireg_reg[512]_1\(265) => ibuf_inst_n_251,
      \ireg_reg[512]_1\(264) => ibuf_inst_n_252,
      \ireg_reg[512]_1\(263) => ibuf_inst_n_253,
      \ireg_reg[512]_1\(262) => ibuf_inst_n_254,
      \ireg_reg[512]_1\(261) => ibuf_inst_n_255,
      \ireg_reg[512]_1\(260) => ibuf_inst_n_256,
      \ireg_reg[512]_1\(259) => ibuf_inst_n_257,
      \ireg_reg[512]_1\(258) => ibuf_inst_n_258,
      \ireg_reg[512]_1\(257) => ibuf_inst_n_259,
      \ireg_reg[512]_1\(256) => ibuf_inst_n_260,
      \ireg_reg[512]_1\(255) => ibuf_inst_n_261,
      \ireg_reg[512]_1\(254) => ibuf_inst_n_262,
      \ireg_reg[512]_1\(253) => ibuf_inst_n_263,
      \ireg_reg[512]_1\(252) => ibuf_inst_n_264,
      \ireg_reg[512]_1\(251) => ibuf_inst_n_265,
      \ireg_reg[512]_1\(250) => ibuf_inst_n_266,
      \ireg_reg[512]_1\(249) => ibuf_inst_n_267,
      \ireg_reg[512]_1\(248) => ibuf_inst_n_268,
      \ireg_reg[512]_1\(247) => ibuf_inst_n_269,
      \ireg_reg[512]_1\(246) => ibuf_inst_n_270,
      \ireg_reg[512]_1\(245) => ibuf_inst_n_271,
      \ireg_reg[512]_1\(244) => ibuf_inst_n_272,
      \ireg_reg[512]_1\(243) => ibuf_inst_n_273,
      \ireg_reg[512]_1\(242) => ibuf_inst_n_274,
      \ireg_reg[512]_1\(241) => ibuf_inst_n_275,
      \ireg_reg[512]_1\(240) => ibuf_inst_n_276,
      \ireg_reg[512]_1\(239) => ibuf_inst_n_277,
      \ireg_reg[512]_1\(238) => ibuf_inst_n_278,
      \ireg_reg[512]_1\(237) => ibuf_inst_n_279,
      \ireg_reg[512]_1\(236) => ibuf_inst_n_280,
      \ireg_reg[512]_1\(235) => ibuf_inst_n_281,
      \ireg_reg[512]_1\(234) => ibuf_inst_n_282,
      \ireg_reg[512]_1\(233) => ibuf_inst_n_283,
      \ireg_reg[512]_1\(232) => ibuf_inst_n_284,
      \ireg_reg[512]_1\(231) => ibuf_inst_n_285,
      \ireg_reg[512]_1\(230) => ibuf_inst_n_286,
      \ireg_reg[512]_1\(229) => ibuf_inst_n_287,
      \ireg_reg[512]_1\(228) => ibuf_inst_n_288,
      \ireg_reg[512]_1\(227) => ibuf_inst_n_289,
      \ireg_reg[512]_1\(226) => ibuf_inst_n_290,
      \ireg_reg[512]_1\(225) => ibuf_inst_n_291,
      \ireg_reg[512]_1\(224) => ibuf_inst_n_292,
      \ireg_reg[512]_1\(223) => ibuf_inst_n_293,
      \ireg_reg[512]_1\(222) => ibuf_inst_n_294,
      \ireg_reg[512]_1\(221) => ibuf_inst_n_295,
      \ireg_reg[512]_1\(220) => ibuf_inst_n_296,
      \ireg_reg[512]_1\(219) => ibuf_inst_n_297,
      \ireg_reg[512]_1\(218) => ibuf_inst_n_298,
      \ireg_reg[512]_1\(217) => ibuf_inst_n_299,
      \ireg_reg[512]_1\(216) => ibuf_inst_n_300,
      \ireg_reg[512]_1\(215) => ibuf_inst_n_301,
      \ireg_reg[512]_1\(214) => ibuf_inst_n_302,
      \ireg_reg[512]_1\(213) => ibuf_inst_n_303,
      \ireg_reg[512]_1\(212) => ibuf_inst_n_304,
      \ireg_reg[512]_1\(211) => ibuf_inst_n_305,
      \ireg_reg[512]_1\(210) => ibuf_inst_n_306,
      \ireg_reg[512]_1\(209) => ibuf_inst_n_307,
      \ireg_reg[512]_1\(208) => ibuf_inst_n_308,
      \ireg_reg[512]_1\(207) => ibuf_inst_n_309,
      \ireg_reg[512]_1\(206) => ibuf_inst_n_310,
      \ireg_reg[512]_1\(205) => ibuf_inst_n_311,
      \ireg_reg[512]_1\(204) => ibuf_inst_n_312,
      \ireg_reg[512]_1\(203) => ibuf_inst_n_313,
      \ireg_reg[512]_1\(202) => ibuf_inst_n_314,
      \ireg_reg[512]_1\(201) => ibuf_inst_n_315,
      \ireg_reg[512]_1\(200) => ibuf_inst_n_316,
      \ireg_reg[512]_1\(199) => ibuf_inst_n_317,
      \ireg_reg[512]_1\(198) => ibuf_inst_n_318,
      \ireg_reg[512]_1\(197) => ibuf_inst_n_319,
      \ireg_reg[512]_1\(196) => ibuf_inst_n_320,
      \ireg_reg[512]_1\(195) => ibuf_inst_n_321,
      \ireg_reg[512]_1\(194) => ibuf_inst_n_322,
      \ireg_reg[512]_1\(193) => ibuf_inst_n_323,
      \ireg_reg[512]_1\(192) => ibuf_inst_n_324,
      \ireg_reg[512]_1\(191) => ibuf_inst_n_325,
      \ireg_reg[512]_1\(190) => ibuf_inst_n_326,
      \ireg_reg[512]_1\(189) => ibuf_inst_n_327,
      \ireg_reg[512]_1\(188) => ibuf_inst_n_328,
      \ireg_reg[512]_1\(187) => ibuf_inst_n_329,
      \ireg_reg[512]_1\(186) => ibuf_inst_n_330,
      \ireg_reg[512]_1\(185) => ibuf_inst_n_331,
      \ireg_reg[512]_1\(184) => ibuf_inst_n_332,
      \ireg_reg[512]_1\(183) => ibuf_inst_n_333,
      \ireg_reg[512]_1\(182) => ibuf_inst_n_334,
      \ireg_reg[512]_1\(181) => ibuf_inst_n_335,
      \ireg_reg[512]_1\(180) => ibuf_inst_n_336,
      \ireg_reg[512]_1\(179) => ibuf_inst_n_337,
      \ireg_reg[512]_1\(178) => ibuf_inst_n_338,
      \ireg_reg[512]_1\(177) => ibuf_inst_n_339,
      \ireg_reg[512]_1\(176) => ibuf_inst_n_340,
      \ireg_reg[512]_1\(175) => ibuf_inst_n_341,
      \ireg_reg[512]_1\(174) => ibuf_inst_n_342,
      \ireg_reg[512]_1\(173) => ibuf_inst_n_343,
      \ireg_reg[512]_1\(172) => ibuf_inst_n_344,
      \ireg_reg[512]_1\(171) => ibuf_inst_n_345,
      \ireg_reg[512]_1\(170) => ibuf_inst_n_346,
      \ireg_reg[512]_1\(169) => ibuf_inst_n_347,
      \ireg_reg[512]_1\(168) => ibuf_inst_n_348,
      \ireg_reg[512]_1\(167) => ibuf_inst_n_349,
      \ireg_reg[512]_1\(166) => ibuf_inst_n_350,
      \ireg_reg[512]_1\(165) => ibuf_inst_n_351,
      \ireg_reg[512]_1\(164) => ibuf_inst_n_352,
      \ireg_reg[512]_1\(163) => ibuf_inst_n_353,
      \ireg_reg[512]_1\(162) => ibuf_inst_n_354,
      \ireg_reg[512]_1\(161) => ibuf_inst_n_355,
      \ireg_reg[512]_1\(160) => ibuf_inst_n_356,
      \ireg_reg[512]_1\(159) => ibuf_inst_n_357,
      \ireg_reg[512]_1\(158) => ibuf_inst_n_358,
      \ireg_reg[512]_1\(157) => ibuf_inst_n_359,
      \ireg_reg[512]_1\(156) => ibuf_inst_n_360,
      \ireg_reg[512]_1\(155) => ibuf_inst_n_361,
      \ireg_reg[512]_1\(154) => ibuf_inst_n_362,
      \ireg_reg[512]_1\(153) => ibuf_inst_n_363,
      \ireg_reg[512]_1\(152) => ibuf_inst_n_364,
      \ireg_reg[512]_1\(151) => ibuf_inst_n_365,
      \ireg_reg[512]_1\(150) => ibuf_inst_n_366,
      \ireg_reg[512]_1\(149) => ibuf_inst_n_367,
      \ireg_reg[512]_1\(148) => ibuf_inst_n_368,
      \ireg_reg[512]_1\(147) => ibuf_inst_n_369,
      \ireg_reg[512]_1\(146) => ibuf_inst_n_370,
      \ireg_reg[512]_1\(145) => ibuf_inst_n_371,
      \ireg_reg[512]_1\(144) => ibuf_inst_n_372,
      \ireg_reg[512]_1\(143) => ibuf_inst_n_373,
      \ireg_reg[512]_1\(142) => ibuf_inst_n_374,
      \ireg_reg[512]_1\(141) => ibuf_inst_n_375,
      \ireg_reg[512]_1\(140) => ibuf_inst_n_376,
      \ireg_reg[512]_1\(139) => ibuf_inst_n_377,
      \ireg_reg[512]_1\(138) => ibuf_inst_n_378,
      \ireg_reg[512]_1\(137) => ibuf_inst_n_379,
      \ireg_reg[512]_1\(136) => ibuf_inst_n_380,
      \ireg_reg[512]_1\(135) => ibuf_inst_n_381,
      \ireg_reg[512]_1\(134) => ibuf_inst_n_382,
      \ireg_reg[512]_1\(133) => ibuf_inst_n_383,
      \ireg_reg[512]_1\(132) => ibuf_inst_n_384,
      \ireg_reg[512]_1\(131) => ibuf_inst_n_385,
      \ireg_reg[512]_1\(130) => ibuf_inst_n_386,
      \ireg_reg[512]_1\(129) => ibuf_inst_n_387,
      \ireg_reg[512]_1\(128) => ibuf_inst_n_388,
      \ireg_reg[512]_1\(127) => ibuf_inst_n_389,
      \ireg_reg[512]_1\(126) => ibuf_inst_n_390,
      \ireg_reg[512]_1\(125) => ibuf_inst_n_391,
      \ireg_reg[512]_1\(124) => ibuf_inst_n_392,
      \ireg_reg[512]_1\(123) => ibuf_inst_n_393,
      \ireg_reg[512]_1\(122) => ibuf_inst_n_394,
      \ireg_reg[512]_1\(121) => ibuf_inst_n_395,
      \ireg_reg[512]_1\(120) => ibuf_inst_n_396,
      \ireg_reg[512]_1\(119) => ibuf_inst_n_397,
      \ireg_reg[512]_1\(118) => ibuf_inst_n_398,
      \ireg_reg[512]_1\(117) => ibuf_inst_n_399,
      \ireg_reg[512]_1\(116) => ibuf_inst_n_400,
      \ireg_reg[512]_1\(115) => ibuf_inst_n_401,
      \ireg_reg[512]_1\(114) => ibuf_inst_n_402,
      \ireg_reg[512]_1\(113) => ibuf_inst_n_403,
      \ireg_reg[512]_1\(112) => ibuf_inst_n_404,
      \ireg_reg[512]_1\(111) => ibuf_inst_n_405,
      \ireg_reg[512]_1\(110) => ibuf_inst_n_406,
      \ireg_reg[512]_1\(109) => ibuf_inst_n_407,
      \ireg_reg[512]_1\(108) => ibuf_inst_n_408,
      \ireg_reg[512]_1\(107) => ibuf_inst_n_409,
      \ireg_reg[512]_1\(106) => ibuf_inst_n_410,
      \ireg_reg[512]_1\(105) => ibuf_inst_n_411,
      \ireg_reg[512]_1\(104) => ibuf_inst_n_412,
      \ireg_reg[512]_1\(103) => ibuf_inst_n_413,
      \ireg_reg[512]_1\(102) => ibuf_inst_n_414,
      \ireg_reg[512]_1\(101) => ibuf_inst_n_415,
      \ireg_reg[512]_1\(100) => ibuf_inst_n_416,
      \ireg_reg[512]_1\(99) => ibuf_inst_n_417,
      \ireg_reg[512]_1\(98) => ibuf_inst_n_418,
      \ireg_reg[512]_1\(97) => ibuf_inst_n_419,
      \ireg_reg[512]_1\(96) => ibuf_inst_n_420,
      \ireg_reg[512]_1\(95) => ibuf_inst_n_421,
      \ireg_reg[512]_1\(94) => ibuf_inst_n_422,
      \ireg_reg[512]_1\(93) => ibuf_inst_n_423,
      \ireg_reg[512]_1\(92) => ibuf_inst_n_424,
      \ireg_reg[512]_1\(91) => ibuf_inst_n_425,
      \ireg_reg[512]_1\(90) => ibuf_inst_n_426,
      \ireg_reg[512]_1\(89) => ibuf_inst_n_427,
      \ireg_reg[512]_1\(88) => ibuf_inst_n_428,
      \ireg_reg[512]_1\(87) => ibuf_inst_n_429,
      \ireg_reg[512]_1\(86) => ibuf_inst_n_430,
      \ireg_reg[512]_1\(85) => ibuf_inst_n_431,
      \ireg_reg[512]_1\(84) => ibuf_inst_n_432,
      \ireg_reg[512]_1\(83) => ibuf_inst_n_433,
      \ireg_reg[512]_1\(82) => ibuf_inst_n_434,
      \ireg_reg[512]_1\(81) => ibuf_inst_n_435,
      \ireg_reg[512]_1\(80) => ibuf_inst_n_436,
      \ireg_reg[512]_1\(79) => ibuf_inst_n_437,
      \ireg_reg[512]_1\(78) => ibuf_inst_n_438,
      \ireg_reg[512]_1\(77) => ibuf_inst_n_439,
      \ireg_reg[512]_1\(76) => ibuf_inst_n_440,
      \ireg_reg[512]_1\(75) => ibuf_inst_n_441,
      \ireg_reg[512]_1\(74) => ibuf_inst_n_442,
      \ireg_reg[512]_1\(73) => ibuf_inst_n_443,
      \ireg_reg[512]_1\(72) => ibuf_inst_n_444,
      \ireg_reg[512]_1\(71) => ibuf_inst_n_445,
      \ireg_reg[512]_1\(70) => ibuf_inst_n_446,
      \ireg_reg[512]_1\(69) => ibuf_inst_n_447,
      \ireg_reg[512]_1\(68) => ibuf_inst_n_448,
      \ireg_reg[512]_1\(67) => ibuf_inst_n_449,
      \ireg_reg[512]_1\(66) => ibuf_inst_n_450,
      \ireg_reg[512]_1\(65) => ibuf_inst_n_451,
      \ireg_reg[512]_1\(64) => ibuf_inst_n_452,
      \ireg_reg[512]_1\(63) => ibuf_inst_n_453,
      \ireg_reg[512]_1\(62) => ibuf_inst_n_454,
      \ireg_reg[512]_1\(61) => ibuf_inst_n_455,
      \ireg_reg[512]_1\(60) => ibuf_inst_n_456,
      \ireg_reg[512]_1\(59) => ibuf_inst_n_457,
      \ireg_reg[512]_1\(58) => ibuf_inst_n_458,
      \ireg_reg[512]_1\(57) => ibuf_inst_n_459,
      \ireg_reg[512]_1\(56) => ibuf_inst_n_460,
      \ireg_reg[512]_1\(55) => ibuf_inst_n_461,
      \ireg_reg[512]_1\(54) => ibuf_inst_n_462,
      \ireg_reg[512]_1\(53) => ibuf_inst_n_463,
      \ireg_reg[512]_1\(52) => ibuf_inst_n_464,
      \ireg_reg[512]_1\(51) => ibuf_inst_n_465,
      \ireg_reg[512]_1\(50) => ibuf_inst_n_466,
      \ireg_reg[512]_1\(49) => ibuf_inst_n_467,
      \ireg_reg[512]_1\(48) => ibuf_inst_n_468,
      \ireg_reg[512]_1\(47) => ibuf_inst_n_469,
      \ireg_reg[512]_1\(46) => ibuf_inst_n_470,
      \ireg_reg[512]_1\(45) => ibuf_inst_n_471,
      \ireg_reg[512]_1\(44) => ibuf_inst_n_472,
      \ireg_reg[512]_1\(43) => ibuf_inst_n_473,
      \ireg_reg[512]_1\(42) => ibuf_inst_n_474,
      \ireg_reg[512]_1\(41) => ibuf_inst_n_475,
      \ireg_reg[512]_1\(40) => ibuf_inst_n_476,
      \ireg_reg[512]_1\(39) => ibuf_inst_n_477,
      \ireg_reg[512]_1\(38) => ibuf_inst_n_478,
      \ireg_reg[512]_1\(37) => ibuf_inst_n_479,
      \ireg_reg[512]_1\(36) => ibuf_inst_n_480,
      \ireg_reg[512]_1\(35) => ibuf_inst_n_481,
      \ireg_reg[512]_1\(34) => ibuf_inst_n_482,
      \ireg_reg[512]_1\(33) => ibuf_inst_n_483,
      \ireg_reg[512]_1\(32) => ibuf_inst_n_484,
      \ireg_reg[512]_1\(31) => ibuf_inst_n_485,
      \ireg_reg[512]_1\(30) => ibuf_inst_n_486,
      \ireg_reg[512]_1\(29) => ibuf_inst_n_487,
      \ireg_reg[512]_1\(28) => ibuf_inst_n_488,
      \ireg_reg[512]_1\(27) => ibuf_inst_n_489,
      \ireg_reg[512]_1\(26) => ibuf_inst_n_490,
      \ireg_reg[512]_1\(25) => ibuf_inst_n_491,
      \ireg_reg[512]_1\(24) => ibuf_inst_n_492,
      \ireg_reg[512]_1\(23) => ibuf_inst_n_493,
      \ireg_reg[512]_1\(22) => ibuf_inst_n_494,
      \ireg_reg[512]_1\(21) => ibuf_inst_n_495,
      \ireg_reg[512]_1\(20) => ibuf_inst_n_496,
      \ireg_reg[512]_1\(19) => ibuf_inst_n_497,
      \ireg_reg[512]_1\(18) => ibuf_inst_n_498,
      \ireg_reg[512]_1\(17) => ibuf_inst_n_499,
      \ireg_reg[512]_1\(16) => ibuf_inst_n_500,
      \ireg_reg[512]_1\(15) => ibuf_inst_n_501,
      \ireg_reg[512]_1\(14) => ibuf_inst_n_502,
      \ireg_reg[512]_1\(13) => ibuf_inst_n_503,
      \ireg_reg[512]_1\(12) => ibuf_inst_n_504,
      \ireg_reg[512]_1\(11) => ibuf_inst_n_505,
      \ireg_reg[512]_1\(10) => ibuf_inst_n_506,
      \ireg_reg[512]_1\(9) => ibuf_inst_n_507,
      \ireg_reg[512]_1\(8) => ibuf_inst_n_508,
      \ireg_reg[512]_1\(7) => ibuf_inst_n_509,
      \ireg_reg[512]_1\(6) => ibuf_inst_n_510,
      \ireg_reg[512]_1\(5) => ibuf_inst_n_511,
      \ireg_reg[512]_1\(4) => ibuf_inst_n_512,
      \ireg_reg[512]_1\(3) => ibuf_inst_n_513,
      \ireg_reg[512]_1\(2) => ibuf_inst_n_514,
      \ireg_reg[512]_1\(1) => ibuf_inst_n_515,
      \ireg_reg[512]_1\(0) => ibuf_inst_n_516,
      \ireg_reg[512]_2\(0) => p_0_in,
      \ireg_reg[512]_3\(0) => \ireg_reg[512]_0\(0),
      out_V_V_TREADY => out_V_V_TREADY,
      out_V_V_TREADY_0 => ibuf_inst_n_518
    );
obuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf
     port map (
      D(512) => ibuf_inst_n_4,
      D(511) => ibuf_inst_n_5,
      D(510) => ibuf_inst_n_6,
      D(509) => ibuf_inst_n_7,
      D(508) => ibuf_inst_n_8,
      D(507) => ibuf_inst_n_9,
      D(506) => ibuf_inst_n_10,
      D(505) => ibuf_inst_n_11,
      D(504) => ibuf_inst_n_12,
      D(503) => ibuf_inst_n_13,
      D(502) => ibuf_inst_n_14,
      D(501) => ibuf_inst_n_15,
      D(500) => ibuf_inst_n_16,
      D(499) => ibuf_inst_n_17,
      D(498) => ibuf_inst_n_18,
      D(497) => ibuf_inst_n_19,
      D(496) => ibuf_inst_n_20,
      D(495) => ibuf_inst_n_21,
      D(494) => ibuf_inst_n_22,
      D(493) => ibuf_inst_n_23,
      D(492) => ibuf_inst_n_24,
      D(491) => ibuf_inst_n_25,
      D(490) => ibuf_inst_n_26,
      D(489) => ibuf_inst_n_27,
      D(488) => ibuf_inst_n_28,
      D(487) => ibuf_inst_n_29,
      D(486) => ibuf_inst_n_30,
      D(485) => ibuf_inst_n_31,
      D(484) => ibuf_inst_n_32,
      D(483) => ibuf_inst_n_33,
      D(482) => ibuf_inst_n_34,
      D(481) => ibuf_inst_n_35,
      D(480) => ibuf_inst_n_36,
      D(479) => ibuf_inst_n_37,
      D(478) => ibuf_inst_n_38,
      D(477) => ibuf_inst_n_39,
      D(476) => ibuf_inst_n_40,
      D(475) => ibuf_inst_n_41,
      D(474) => ibuf_inst_n_42,
      D(473) => ibuf_inst_n_43,
      D(472) => ibuf_inst_n_44,
      D(471) => ibuf_inst_n_45,
      D(470) => ibuf_inst_n_46,
      D(469) => ibuf_inst_n_47,
      D(468) => ibuf_inst_n_48,
      D(467) => ibuf_inst_n_49,
      D(466) => ibuf_inst_n_50,
      D(465) => ibuf_inst_n_51,
      D(464) => ibuf_inst_n_52,
      D(463) => ibuf_inst_n_53,
      D(462) => ibuf_inst_n_54,
      D(461) => ibuf_inst_n_55,
      D(460) => ibuf_inst_n_56,
      D(459) => ibuf_inst_n_57,
      D(458) => ibuf_inst_n_58,
      D(457) => ibuf_inst_n_59,
      D(456) => ibuf_inst_n_60,
      D(455) => ibuf_inst_n_61,
      D(454) => ibuf_inst_n_62,
      D(453) => ibuf_inst_n_63,
      D(452) => ibuf_inst_n_64,
      D(451) => ibuf_inst_n_65,
      D(450) => ibuf_inst_n_66,
      D(449) => ibuf_inst_n_67,
      D(448) => ibuf_inst_n_68,
      D(447) => ibuf_inst_n_69,
      D(446) => ibuf_inst_n_70,
      D(445) => ibuf_inst_n_71,
      D(444) => ibuf_inst_n_72,
      D(443) => ibuf_inst_n_73,
      D(442) => ibuf_inst_n_74,
      D(441) => ibuf_inst_n_75,
      D(440) => ibuf_inst_n_76,
      D(439) => ibuf_inst_n_77,
      D(438) => ibuf_inst_n_78,
      D(437) => ibuf_inst_n_79,
      D(436) => ibuf_inst_n_80,
      D(435) => ibuf_inst_n_81,
      D(434) => ibuf_inst_n_82,
      D(433) => ibuf_inst_n_83,
      D(432) => ibuf_inst_n_84,
      D(431) => ibuf_inst_n_85,
      D(430) => ibuf_inst_n_86,
      D(429) => ibuf_inst_n_87,
      D(428) => ibuf_inst_n_88,
      D(427) => ibuf_inst_n_89,
      D(426) => ibuf_inst_n_90,
      D(425) => ibuf_inst_n_91,
      D(424) => ibuf_inst_n_92,
      D(423) => ibuf_inst_n_93,
      D(422) => ibuf_inst_n_94,
      D(421) => ibuf_inst_n_95,
      D(420) => ibuf_inst_n_96,
      D(419) => ibuf_inst_n_97,
      D(418) => ibuf_inst_n_98,
      D(417) => ibuf_inst_n_99,
      D(416) => ibuf_inst_n_100,
      D(415) => ibuf_inst_n_101,
      D(414) => ibuf_inst_n_102,
      D(413) => ibuf_inst_n_103,
      D(412) => ibuf_inst_n_104,
      D(411) => ibuf_inst_n_105,
      D(410) => ibuf_inst_n_106,
      D(409) => ibuf_inst_n_107,
      D(408) => ibuf_inst_n_108,
      D(407) => ibuf_inst_n_109,
      D(406) => ibuf_inst_n_110,
      D(405) => ibuf_inst_n_111,
      D(404) => ibuf_inst_n_112,
      D(403) => ibuf_inst_n_113,
      D(402) => ibuf_inst_n_114,
      D(401) => ibuf_inst_n_115,
      D(400) => ibuf_inst_n_116,
      D(399) => ibuf_inst_n_117,
      D(398) => ibuf_inst_n_118,
      D(397) => ibuf_inst_n_119,
      D(396) => ibuf_inst_n_120,
      D(395) => ibuf_inst_n_121,
      D(394) => ibuf_inst_n_122,
      D(393) => ibuf_inst_n_123,
      D(392) => ibuf_inst_n_124,
      D(391) => ibuf_inst_n_125,
      D(390) => ibuf_inst_n_126,
      D(389) => ibuf_inst_n_127,
      D(388) => ibuf_inst_n_128,
      D(387) => ibuf_inst_n_129,
      D(386) => ibuf_inst_n_130,
      D(385) => ibuf_inst_n_131,
      D(384) => ibuf_inst_n_132,
      D(383) => ibuf_inst_n_133,
      D(382) => ibuf_inst_n_134,
      D(381) => ibuf_inst_n_135,
      D(380) => ibuf_inst_n_136,
      D(379) => ibuf_inst_n_137,
      D(378) => ibuf_inst_n_138,
      D(377) => ibuf_inst_n_139,
      D(376) => ibuf_inst_n_140,
      D(375) => ibuf_inst_n_141,
      D(374) => ibuf_inst_n_142,
      D(373) => ibuf_inst_n_143,
      D(372) => ibuf_inst_n_144,
      D(371) => ibuf_inst_n_145,
      D(370) => ibuf_inst_n_146,
      D(369) => ibuf_inst_n_147,
      D(368) => ibuf_inst_n_148,
      D(367) => ibuf_inst_n_149,
      D(366) => ibuf_inst_n_150,
      D(365) => ibuf_inst_n_151,
      D(364) => ibuf_inst_n_152,
      D(363) => ibuf_inst_n_153,
      D(362) => ibuf_inst_n_154,
      D(361) => ibuf_inst_n_155,
      D(360) => ibuf_inst_n_156,
      D(359) => ibuf_inst_n_157,
      D(358) => ibuf_inst_n_158,
      D(357) => ibuf_inst_n_159,
      D(356) => ibuf_inst_n_160,
      D(355) => ibuf_inst_n_161,
      D(354) => ibuf_inst_n_162,
      D(353) => ibuf_inst_n_163,
      D(352) => ibuf_inst_n_164,
      D(351) => ibuf_inst_n_165,
      D(350) => ibuf_inst_n_166,
      D(349) => ibuf_inst_n_167,
      D(348) => ibuf_inst_n_168,
      D(347) => ibuf_inst_n_169,
      D(346) => ibuf_inst_n_170,
      D(345) => ibuf_inst_n_171,
      D(344) => ibuf_inst_n_172,
      D(343) => ibuf_inst_n_173,
      D(342) => ibuf_inst_n_174,
      D(341) => ibuf_inst_n_175,
      D(340) => ibuf_inst_n_176,
      D(339) => ibuf_inst_n_177,
      D(338) => ibuf_inst_n_178,
      D(337) => ibuf_inst_n_179,
      D(336) => ibuf_inst_n_180,
      D(335) => ibuf_inst_n_181,
      D(334) => ibuf_inst_n_182,
      D(333) => ibuf_inst_n_183,
      D(332) => ibuf_inst_n_184,
      D(331) => ibuf_inst_n_185,
      D(330) => ibuf_inst_n_186,
      D(329) => ibuf_inst_n_187,
      D(328) => ibuf_inst_n_188,
      D(327) => ibuf_inst_n_189,
      D(326) => ibuf_inst_n_190,
      D(325) => ibuf_inst_n_191,
      D(324) => ibuf_inst_n_192,
      D(323) => ibuf_inst_n_193,
      D(322) => ibuf_inst_n_194,
      D(321) => ibuf_inst_n_195,
      D(320) => ibuf_inst_n_196,
      D(319) => ibuf_inst_n_197,
      D(318) => ibuf_inst_n_198,
      D(317) => ibuf_inst_n_199,
      D(316) => ibuf_inst_n_200,
      D(315) => ibuf_inst_n_201,
      D(314) => ibuf_inst_n_202,
      D(313) => ibuf_inst_n_203,
      D(312) => ibuf_inst_n_204,
      D(311) => ibuf_inst_n_205,
      D(310) => ibuf_inst_n_206,
      D(309) => ibuf_inst_n_207,
      D(308) => ibuf_inst_n_208,
      D(307) => ibuf_inst_n_209,
      D(306) => ibuf_inst_n_210,
      D(305) => ibuf_inst_n_211,
      D(304) => ibuf_inst_n_212,
      D(303) => ibuf_inst_n_213,
      D(302) => ibuf_inst_n_214,
      D(301) => ibuf_inst_n_215,
      D(300) => ibuf_inst_n_216,
      D(299) => ibuf_inst_n_217,
      D(298) => ibuf_inst_n_218,
      D(297) => ibuf_inst_n_219,
      D(296) => ibuf_inst_n_220,
      D(295) => ibuf_inst_n_221,
      D(294) => ibuf_inst_n_222,
      D(293) => ibuf_inst_n_223,
      D(292) => ibuf_inst_n_224,
      D(291) => ibuf_inst_n_225,
      D(290) => ibuf_inst_n_226,
      D(289) => ibuf_inst_n_227,
      D(288) => ibuf_inst_n_228,
      D(287) => ibuf_inst_n_229,
      D(286) => ibuf_inst_n_230,
      D(285) => ibuf_inst_n_231,
      D(284) => ibuf_inst_n_232,
      D(283) => ibuf_inst_n_233,
      D(282) => ibuf_inst_n_234,
      D(281) => ibuf_inst_n_235,
      D(280) => ibuf_inst_n_236,
      D(279) => ibuf_inst_n_237,
      D(278) => ibuf_inst_n_238,
      D(277) => ibuf_inst_n_239,
      D(276) => ibuf_inst_n_240,
      D(275) => ibuf_inst_n_241,
      D(274) => ibuf_inst_n_242,
      D(273) => ibuf_inst_n_243,
      D(272) => ibuf_inst_n_244,
      D(271) => ibuf_inst_n_245,
      D(270) => ibuf_inst_n_246,
      D(269) => ibuf_inst_n_247,
      D(268) => ibuf_inst_n_248,
      D(267) => ibuf_inst_n_249,
      D(266) => ibuf_inst_n_250,
      D(265) => ibuf_inst_n_251,
      D(264) => ibuf_inst_n_252,
      D(263) => ibuf_inst_n_253,
      D(262) => ibuf_inst_n_254,
      D(261) => ibuf_inst_n_255,
      D(260) => ibuf_inst_n_256,
      D(259) => ibuf_inst_n_257,
      D(258) => ibuf_inst_n_258,
      D(257) => ibuf_inst_n_259,
      D(256) => ibuf_inst_n_260,
      D(255) => ibuf_inst_n_261,
      D(254) => ibuf_inst_n_262,
      D(253) => ibuf_inst_n_263,
      D(252) => ibuf_inst_n_264,
      D(251) => ibuf_inst_n_265,
      D(250) => ibuf_inst_n_266,
      D(249) => ibuf_inst_n_267,
      D(248) => ibuf_inst_n_268,
      D(247) => ibuf_inst_n_269,
      D(246) => ibuf_inst_n_270,
      D(245) => ibuf_inst_n_271,
      D(244) => ibuf_inst_n_272,
      D(243) => ibuf_inst_n_273,
      D(242) => ibuf_inst_n_274,
      D(241) => ibuf_inst_n_275,
      D(240) => ibuf_inst_n_276,
      D(239) => ibuf_inst_n_277,
      D(238) => ibuf_inst_n_278,
      D(237) => ibuf_inst_n_279,
      D(236) => ibuf_inst_n_280,
      D(235) => ibuf_inst_n_281,
      D(234) => ibuf_inst_n_282,
      D(233) => ibuf_inst_n_283,
      D(232) => ibuf_inst_n_284,
      D(231) => ibuf_inst_n_285,
      D(230) => ibuf_inst_n_286,
      D(229) => ibuf_inst_n_287,
      D(228) => ibuf_inst_n_288,
      D(227) => ibuf_inst_n_289,
      D(226) => ibuf_inst_n_290,
      D(225) => ibuf_inst_n_291,
      D(224) => ibuf_inst_n_292,
      D(223) => ibuf_inst_n_293,
      D(222) => ibuf_inst_n_294,
      D(221) => ibuf_inst_n_295,
      D(220) => ibuf_inst_n_296,
      D(219) => ibuf_inst_n_297,
      D(218) => ibuf_inst_n_298,
      D(217) => ibuf_inst_n_299,
      D(216) => ibuf_inst_n_300,
      D(215) => ibuf_inst_n_301,
      D(214) => ibuf_inst_n_302,
      D(213) => ibuf_inst_n_303,
      D(212) => ibuf_inst_n_304,
      D(211) => ibuf_inst_n_305,
      D(210) => ibuf_inst_n_306,
      D(209) => ibuf_inst_n_307,
      D(208) => ibuf_inst_n_308,
      D(207) => ibuf_inst_n_309,
      D(206) => ibuf_inst_n_310,
      D(205) => ibuf_inst_n_311,
      D(204) => ibuf_inst_n_312,
      D(203) => ibuf_inst_n_313,
      D(202) => ibuf_inst_n_314,
      D(201) => ibuf_inst_n_315,
      D(200) => ibuf_inst_n_316,
      D(199) => ibuf_inst_n_317,
      D(198) => ibuf_inst_n_318,
      D(197) => ibuf_inst_n_319,
      D(196) => ibuf_inst_n_320,
      D(195) => ibuf_inst_n_321,
      D(194) => ibuf_inst_n_322,
      D(193) => ibuf_inst_n_323,
      D(192) => ibuf_inst_n_324,
      D(191) => ibuf_inst_n_325,
      D(190) => ibuf_inst_n_326,
      D(189) => ibuf_inst_n_327,
      D(188) => ibuf_inst_n_328,
      D(187) => ibuf_inst_n_329,
      D(186) => ibuf_inst_n_330,
      D(185) => ibuf_inst_n_331,
      D(184) => ibuf_inst_n_332,
      D(183) => ibuf_inst_n_333,
      D(182) => ibuf_inst_n_334,
      D(181) => ibuf_inst_n_335,
      D(180) => ibuf_inst_n_336,
      D(179) => ibuf_inst_n_337,
      D(178) => ibuf_inst_n_338,
      D(177) => ibuf_inst_n_339,
      D(176) => ibuf_inst_n_340,
      D(175) => ibuf_inst_n_341,
      D(174) => ibuf_inst_n_342,
      D(173) => ibuf_inst_n_343,
      D(172) => ibuf_inst_n_344,
      D(171) => ibuf_inst_n_345,
      D(170) => ibuf_inst_n_346,
      D(169) => ibuf_inst_n_347,
      D(168) => ibuf_inst_n_348,
      D(167) => ibuf_inst_n_349,
      D(166) => ibuf_inst_n_350,
      D(165) => ibuf_inst_n_351,
      D(164) => ibuf_inst_n_352,
      D(163) => ibuf_inst_n_353,
      D(162) => ibuf_inst_n_354,
      D(161) => ibuf_inst_n_355,
      D(160) => ibuf_inst_n_356,
      D(159) => ibuf_inst_n_357,
      D(158) => ibuf_inst_n_358,
      D(157) => ibuf_inst_n_359,
      D(156) => ibuf_inst_n_360,
      D(155) => ibuf_inst_n_361,
      D(154) => ibuf_inst_n_362,
      D(153) => ibuf_inst_n_363,
      D(152) => ibuf_inst_n_364,
      D(151) => ibuf_inst_n_365,
      D(150) => ibuf_inst_n_366,
      D(149) => ibuf_inst_n_367,
      D(148) => ibuf_inst_n_368,
      D(147) => ibuf_inst_n_369,
      D(146) => ibuf_inst_n_370,
      D(145) => ibuf_inst_n_371,
      D(144) => ibuf_inst_n_372,
      D(143) => ibuf_inst_n_373,
      D(142) => ibuf_inst_n_374,
      D(141) => ibuf_inst_n_375,
      D(140) => ibuf_inst_n_376,
      D(139) => ibuf_inst_n_377,
      D(138) => ibuf_inst_n_378,
      D(137) => ibuf_inst_n_379,
      D(136) => ibuf_inst_n_380,
      D(135) => ibuf_inst_n_381,
      D(134) => ibuf_inst_n_382,
      D(133) => ibuf_inst_n_383,
      D(132) => ibuf_inst_n_384,
      D(131) => ibuf_inst_n_385,
      D(130) => ibuf_inst_n_386,
      D(129) => ibuf_inst_n_387,
      D(128) => ibuf_inst_n_388,
      D(127) => ibuf_inst_n_389,
      D(126) => ibuf_inst_n_390,
      D(125) => ibuf_inst_n_391,
      D(124) => ibuf_inst_n_392,
      D(123) => ibuf_inst_n_393,
      D(122) => ibuf_inst_n_394,
      D(121) => ibuf_inst_n_395,
      D(120) => ibuf_inst_n_396,
      D(119) => ibuf_inst_n_397,
      D(118) => ibuf_inst_n_398,
      D(117) => ibuf_inst_n_399,
      D(116) => ibuf_inst_n_400,
      D(115) => ibuf_inst_n_401,
      D(114) => ibuf_inst_n_402,
      D(113) => ibuf_inst_n_403,
      D(112) => ibuf_inst_n_404,
      D(111) => ibuf_inst_n_405,
      D(110) => ibuf_inst_n_406,
      D(109) => ibuf_inst_n_407,
      D(108) => ibuf_inst_n_408,
      D(107) => ibuf_inst_n_409,
      D(106) => ibuf_inst_n_410,
      D(105) => ibuf_inst_n_411,
      D(104) => ibuf_inst_n_412,
      D(103) => ibuf_inst_n_413,
      D(102) => ibuf_inst_n_414,
      D(101) => ibuf_inst_n_415,
      D(100) => ibuf_inst_n_416,
      D(99) => ibuf_inst_n_417,
      D(98) => ibuf_inst_n_418,
      D(97) => ibuf_inst_n_419,
      D(96) => ibuf_inst_n_420,
      D(95) => ibuf_inst_n_421,
      D(94) => ibuf_inst_n_422,
      D(93) => ibuf_inst_n_423,
      D(92) => ibuf_inst_n_424,
      D(91) => ibuf_inst_n_425,
      D(90) => ibuf_inst_n_426,
      D(89) => ibuf_inst_n_427,
      D(88) => ibuf_inst_n_428,
      D(87) => ibuf_inst_n_429,
      D(86) => ibuf_inst_n_430,
      D(85) => ibuf_inst_n_431,
      D(84) => ibuf_inst_n_432,
      D(83) => ibuf_inst_n_433,
      D(82) => ibuf_inst_n_434,
      D(81) => ibuf_inst_n_435,
      D(80) => ibuf_inst_n_436,
      D(79) => ibuf_inst_n_437,
      D(78) => ibuf_inst_n_438,
      D(77) => ibuf_inst_n_439,
      D(76) => ibuf_inst_n_440,
      D(75) => ibuf_inst_n_441,
      D(74) => ibuf_inst_n_442,
      D(73) => ibuf_inst_n_443,
      D(72) => ibuf_inst_n_444,
      D(71) => ibuf_inst_n_445,
      D(70) => ibuf_inst_n_446,
      D(69) => ibuf_inst_n_447,
      D(68) => ibuf_inst_n_448,
      D(67) => ibuf_inst_n_449,
      D(66) => ibuf_inst_n_450,
      D(65) => ibuf_inst_n_451,
      D(64) => ibuf_inst_n_452,
      D(63) => ibuf_inst_n_453,
      D(62) => ibuf_inst_n_454,
      D(61) => ibuf_inst_n_455,
      D(60) => ibuf_inst_n_456,
      D(59) => ibuf_inst_n_457,
      D(58) => ibuf_inst_n_458,
      D(57) => ibuf_inst_n_459,
      D(56) => ibuf_inst_n_460,
      D(55) => ibuf_inst_n_461,
      D(54) => ibuf_inst_n_462,
      D(53) => ibuf_inst_n_463,
      D(52) => ibuf_inst_n_464,
      D(51) => ibuf_inst_n_465,
      D(50) => ibuf_inst_n_466,
      D(49) => ibuf_inst_n_467,
      D(48) => ibuf_inst_n_468,
      D(47) => ibuf_inst_n_469,
      D(46) => ibuf_inst_n_470,
      D(45) => ibuf_inst_n_471,
      D(44) => ibuf_inst_n_472,
      D(43) => ibuf_inst_n_473,
      D(42) => ibuf_inst_n_474,
      D(41) => ibuf_inst_n_475,
      D(40) => ibuf_inst_n_476,
      D(39) => ibuf_inst_n_477,
      D(38) => ibuf_inst_n_478,
      D(37) => ibuf_inst_n_479,
      D(36) => ibuf_inst_n_480,
      D(35) => ibuf_inst_n_481,
      D(34) => ibuf_inst_n_482,
      D(33) => ibuf_inst_n_483,
      D(32) => ibuf_inst_n_484,
      D(31) => ibuf_inst_n_485,
      D(30) => ibuf_inst_n_486,
      D(29) => ibuf_inst_n_487,
      D(28) => ibuf_inst_n_488,
      D(27) => ibuf_inst_n_489,
      D(26) => ibuf_inst_n_490,
      D(25) => ibuf_inst_n_491,
      D(24) => ibuf_inst_n_492,
      D(23) => ibuf_inst_n_493,
      D(22) => ibuf_inst_n_494,
      D(21) => ibuf_inst_n_495,
      D(20) => ibuf_inst_n_496,
      D(19) => ibuf_inst_n_497,
      D(18) => ibuf_inst_n_498,
      D(17) => ibuf_inst_n_499,
      D(16) => ibuf_inst_n_500,
      D(15) => ibuf_inst_n_501,
      D(14) => ibuf_inst_n_502,
      D(13) => ibuf_inst_n_503,
      D(12) => ibuf_inst_n_504,
      D(11) => ibuf_inst_n_505,
      D(10) => ibuf_inst_n_506,
      D(9) => ibuf_inst_n_507,
      D(8) => ibuf_inst_n_508,
      D(7) => ibuf_inst_n_509,
      D(6) => ibuf_inst_n_510,
      D(5) => ibuf_inst_n_511,
      D(4) => ibuf_inst_n_512,
      D(3) => ibuf_inst_n_513,
      D(2) => ibuf_inst_n_514,
      D(1) => ibuf_inst_n_515,
      D(0) => ibuf_inst_n_516,
      E(0) => ireg01_out,
      Q(512 downto 0) => \odata_reg[512]\(512 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]\(0) => p_0_in,
      out_V_V_TREADY => out_V_V_TREADY,
      out_V_V_TREADY_0(0) => obuf_inst_n_516
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Pre is
  port (
    D : out STD_LOGIC_VECTOR ( 511 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rep_0_i_reg_36_reg[0]\ : out STD_LOGIC;
    \rep_0_i_reg_36_reg[1]\ : out STD_LOGIC;
    \rep_0_i_reg_36_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rep_0_i_reg_36_reg[1]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_StreamingMaxPool_Pre_fu_47_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 512 downto 0 );
    \ap_CS_fsm_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_0_reg_4623_reg[2]_0\ : in STD_LOGIC;
    \outpix_0_reg_4623_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rep_0_i_reg_36_reg[0]_1\ : in STD_LOGIC;
    rep_reg_70 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rep_0_i_reg_36_reg[1]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_24\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_25\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_28\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_31\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_32\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_33\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_34\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_35\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_36\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_38\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_39\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_40\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_41\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_42\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_43\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_44\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_45\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_46\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_51\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_52\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_53\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_54\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_55\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_56\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_57\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_58\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_59\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_60\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_61\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_62\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_63\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_64\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_65\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_66\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_67\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_68\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_69\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_70\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_71\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_72\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_73\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_74\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_75\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_76\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_77\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_78\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_79\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_80\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_81\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_82\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_83\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_84\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_85\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_86\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_87\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_88\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_89\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_90\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_91\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_92\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_93\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_94\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_95\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_96\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_97\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_98\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_99\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_100\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_101\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_102\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_103\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_104\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_105\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_106\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_107\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_108\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_109\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_110\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_111\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_112\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_113\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_114\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_115\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_116\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_117\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_118\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_119\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_120\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_121\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_122\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_123\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_124\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_125\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Pre;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Pre is
  signal add_ln153_fu_4796_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln153_reg_7606 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln154_1_fu_7168_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal addr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal and_ln154_reg_7617 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_NS_fsm1_0 : STD_LOGIC;
  signal buf_0_V_U_n_14 : STD_LOGIC;
  signal buf_0_V_U_n_15 : STD_LOGIC;
  signal buf_0_V_U_n_16 : STD_LOGIC;
  signal buf_0_V_U_n_17 : STD_LOGIC;
  signal buf_0_V_U_n_5 : STD_LOGIC;
  signal buf_0_V_U_n_6 : STD_LOGIC;
  signal buf_0_V_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_0_V_ce0 : STD_LOGIC;
  signal buf_32_V_U_n_5 : STD_LOGIC;
  signal buf_32_V_U_n_6 : STD_LOGIC;
  signal buf_32_V_U_n_7 : STD_LOGIC;
  signal buf_64_V_U_n_5 : STD_LOGIC;
  signal buf_64_V_U_n_6 : STD_LOGIC;
  signal buf_64_V_U_n_7 : STD_LOGIC;
  signal grp_StreamingMaxPool_Pre_fu_47_ap_ready : STD_LOGIC;
  signal \i_0_reg_4555[0]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_4555[1]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_4555[2]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_4555_reg_n_1_[0]\ : STD_LOGIC;
  signal \i_0_reg_4555_reg_n_1_[1]\ : STD_LOGIC;
  signal \i_0_reg_4555_reg_n_1_[2]\ : STD_LOGIC;
  signal icmp_ln154_reg_7611 : STD_LOGIC;
  signal indvar_flatten269_reg_4577 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \indvar_flatten269_reg_4577[4]_i_1_n_1\ : STD_LOGIC;
  signal indvar_flatten_reg_4588 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \indvar_flatten_reg_4588[0]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_4588_reg_n_1_[0]\ : STD_LOGIC;
  signal \indvar_flatten_reg_4588_reg_n_1_[1]\ : STD_LOGIC;
  signal \indvar_flatten_reg_4588_reg_n_1_[2]\ : STD_LOGIC;
  signal \indvar_flatten_reg_4588_reg_n_1_[3]\ : STD_LOGIC;
  signal \indvar_flatten_reg_4588_reg_n_1_[4]\ : STD_LOGIC;
  signal \kx_0_reg_4611[0]_i_1_n_1\ : STD_LOGIC;
  signal \kx_0_reg_4611[1]_i_1_n_1\ : STD_LOGIC;
  signal \kx_0_reg_4611_reg_n_1_[0]\ : STD_LOGIC;
  signal \kx_0_reg_4611_reg_n_1_[1]\ : STD_LOGIC;
  signal outpix_0_reg_4623 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \outpix_0_reg_4623[0]_i_1_n_1\ : STD_LOGIC;
  signal \outpix_0_reg_4623[1]_i_1_n_1\ : STD_LOGIC;
  signal \outpix_0_reg_4623[2]_i_1_n_1\ : STD_LOGIC;
  signal outpix_reg_8664 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \outpix_reg_8664[0]_i_1_n_1\ : STD_LOGIC;
  signal \outpix_reg_8664[1]_i_1_n_1\ : STD_LOGIC;
  signal \outpix_reg_8664[2]_i_1_n_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal select_ln164_fu_4840_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln164_reg_7622 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xp_0_reg_4600 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal yp_0_reg_4566 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \yp_0_reg_4566[0]_i_1_n_1\ : STD_LOGIC;
  signal \yp_0_reg_4566[1]_i_1_n_1\ : STD_LOGIC;
  signal \yp_0_reg_4566[2]_i_1_n_1\ : STD_LOGIC;
  signal yp_reg_7598 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \yp_reg_7598[0]_i_1_n_1\ : STD_LOGIC;
  signal \yp_reg_7598[1]_i_1_n_1\ : STD_LOGIC;
  signal \yp_reg_7598[2]_i_1_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln153_reg_7606[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \add_ln153_reg_7606[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \add_ln153_reg_7606[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \add_ln153_reg_7606[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__0\ : label is "soft_lutpair1";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_4588[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_4588[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_4588[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_4588[4]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \outpix_reg_8664[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \outpix_reg_8664[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \outpix_reg_8664[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \yp_0_reg_4566[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \yp_0_reg_4566[2]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \yp_reg_7598[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \yp_reg_7598[2]_i_1\ : label is "soft_lutpair5";
begin
  \ap_CS_fsm_reg[7]_0\(1 downto 0) <= \^ap_cs_fsm_reg[7]_0\(1 downto 0);
\add_ln153_reg_7606[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten269_reg_4577(0),
      O => add_ln153_fu_4796_p2(0)
    );
\add_ln153_reg_7606[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten269_reg_4577(0),
      I1 => indvar_flatten269_reg_4577(1),
      O => add_ln153_fu_4796_p2(1)
    );
\add_ln153_reg_7606[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => indvar_flatten269_reg_4577(0),
      I1 => indvar_flatten269_reg_4577(1),
      I2 => indvar_flatten269_reg_4577(2),
      O => add_ln153_fu_4796_p2(2)
    );
\add_ln153_reg_7606[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => indvar_flatten269_reg_4577(1),
      I1 => indvar_flatten269_reg_4577(0),
      I2 => indvar_flatten269_reg_4577(2),
      I3 => indvar_flatten269_reg_4577(3),
      O => add_ln153_fu_4796_p2(3)
    );
\add_ln153_reg_7606[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => indvar_flatten269_reg_4577(2),
      I1 => indvar_flatten269_reg_4577(0),
      I2 => indvar_flatten269_reg_4577(1),
      I3 => indvar_flatten269_reg_4577(3),
      I4 => indvar_flatten269_reg_4577(4),
      O => add_ln153_fu_4796_p2(4)
    );
\add_ln153_reg_7606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln153_fu_4796_p2(0),
      Q => add_ln153_reg_7606(0),
      R => '0'
    );
\add_ln153_reg_7606_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln153_fu_4796_p2(1),
      Q => add_ln153_reg_7606(1),
      R => '0'
    );
\add_ln153_reg_7606_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln153_fu_4796_p2(2),
      Q => add_ln153_reg_7606(2),
      R => '0'
    );
\add_ln153_reg_7606_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln153_fu_4796_p2(3),
      Q => add_ln153_reg_7606(3),
      R => '0'
    );
\add_ln153_reg_7606_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln153_fu_4796_p2(4),
      Q => add_ln153_reg_7606(4),
      R => '0'
    );
\and_ln154_reg_7617[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \kx_0_reg_4611_reg_n_1_[0]\,
      I1 => \kx_0_reg_4611_reg_n_1_[1]\,
      I2 => buf_0_V_U_n_14,
      O => p_0_in
    );
\and_ln154_reg_7617_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => p_0_in,
      Q => and_ln154_reg_7617,
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000800FFFF0800"
    )
        port map (
      I0 => yp_0_reg_4566(0),
      I1 => yp_0_reg_4566(2),
      I2 => yp_0_reg_4566(1),
      I3 => ap_CS_fsm_state3,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA2AAA2AAA2A"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_0_reg_4555_reg_n_1_[0]\,
      I2 => \i_0_reg_4555_reg_n_1_[2]\,
      I3 => \i_0_reg_4555_reg_n_1_[1]\,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEAAAA"
    )
        port map (
      I0 => \outpix_0_reg_4623_reg[2]_1\(0),
      I1 => grp_StreamingMaxPool_Pre_fu_47_ap_ready,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      I4 => \outpix_0_reg_4623_reg[2]_1\(2),
      O => \rep_0_i_reg_36_reg[0]_0\(0)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => yp_0_reg_4566(0),
      I1 => yp_0_reg_4566(2),
      I2 => yp_0_reg_4566(1),
      I3 => ap_CS_fsm_state3,
      O => grp_StreamingMaxPool_Pre_fu_47_ap_ready
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080008000800"
    )
        port map (
      I0 => outpix_0_reg_4623(0),
      I1 => outpix_0_reg_4623(2),
      I2 => outpix_0_reg_4623(1),
      I3 => ap_CS_fsm_state7,
      I4 => ap_NS_fsm11_out,
      I5 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFB0B0"
    )
        port map (
      I0 => \rep_0_i_reg_36_reg[0]_1\,
      I1 => \rep_0_i_reg_36_reg[1]_1\,
      I2 => \outpix_0_reg_4623_reg[2]_1\(1),
      I3 => ap_NS_fsm1,
      I4 => \outpix_0_reg_4623_reg[2]_1\(2),
      O => \rep_0_i_reg_36_reg[0]_0\(1)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_0_reg_4555_reg_n_1_[0]\,
      I2 => \i_0_reg_4555_reg_n_1_[2]\,
      I3 => \i_0_reg_4555_reg_n_1_[1]\,
      O => ap_NS_fsm11_out
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => grp_StreamingMaxPool_Pre_fu_47_ap_ready,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      I3 => \outpix_0_reg_4623_reg[2]_1\(2),
      O => ap_NS_fsm1
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFF88888888"
    )
        port map (
      I0 => Q(512),
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => yp_0_reg_4566(0),
      I3 => yp_0_reg_4566(2),
      I4 => yp_0_reg_4566(1),
      I5 => ap_CS_fsm_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => Q(512),
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => ap_NS_fsm10_out,
      I3 => ap_CS_fsm_state4,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => indvar_flatten269_reg_4577(1),
      I2 => indvar_flatten269_reg_4577(2),
      I3 => indvar_flatten269_reg_4577(4),
      I4 => indvar_flatten269_reg_4577(0),
      I5 => indvar_flatten269_reg_4577(3),
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \outpix_0_reg_4623_reg[2]_0\,
      I1 => \outpix_0_reg_4623_reg[2]_1\(2),
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      I3 => ap_CS_fsm_state6,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4FFF44444444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[7]_1\(0),
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => outpix_0_reg_4623(0),
      I3 => outpix_0_reg_4623(2),
      I4 => outpix_0_reg_4623(1),
      I5 => ap_CS_fsm_state7,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^ap_cs_fsm_reg[7]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => \^ap_cs_fsm_reg[7]_0\(1),
      R => SR(0)
    );
buf_0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => buf_0_V_ce0,
      Q(4) => Q(512),
      Q(3 downto 0) => Q(3 downto 0),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      \ap_CS_fsm_reg[4]\ => buf_0_V_U_n_5,
      \ap_CS_fsm_reg[6]\ => buf_0_V_U_n_6,
      ap_clk => ap_clk,
      \buf_0_V_addr_2_reg_7627_reg[0]\ => \kx_0_reg_4611_reg_n_1_[0]\,
      \buf_0_V_addr_2_reg_7627_reg[0]_0\ => \kx_0_reg_4611_reg_n_1_[1]\,
      \buf_0_V_addr_2_reg_7627_reg[2]\(2 downto 0) => xp_0_reg_4600(2 downto 0),
      buf_0_V_address0(2 downto 0) => buf_0_V_address0(2 downto 0),
      d0(0) => d0(0),
      \icmp_ln154_reg_7611_reg[0]\ => \indvar_flatten_reg_4588_reg_n_1_[0]\,
      \icmp_ln154_reg_7611_reg[0]_0\(3) => \indvar_flatten_reg_4588_reg_n_1_[4]\,
      \icmp_ln154_reg_7611_reg[0]_0\(2) => \indvar_flatten_reg_4588_reg_n_1_[3]\,
      \icmp_ln154_reg_7611_reg[0]_0\(1) => \indvar_flatten_reg_4588_reg_n_1_[2]\,
      \icmp_ln154_reg_7611_reg[0]_0\(0) => \indvar_flatten_reg_4588_reg_n_1_[1]\,
      \indvar_flatten_reg_4588_reg[0]\ => buf_0_V_U_n_14,
      outpix_0_reg_4623(2 downto 0) => outpix_0_reg_4623(2 downto 0),
      \q0_reg[3]\(3) => ap_CS_fsm_state7,
      \q0_reg[3]\(2) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(1) => ap_CS_fsm_state4,
      \q0_reg[3]\(0) => ap_CS_fsm_state2,
      ram_reg_0_7_0_0_i_5(2 downto 0) => select_ln164_reg_7622(2 downto 0),
      ram_reg_0_7_0_0_i_8 => \i_0_reg_4555_reg_n_1_[0]\,
      ram_reg_0_7_0_0_i_8_0 => \i_0_reg_4555_reg_n_1_[2]\,
      ram_reg_0_7_0_0_i_8_1 => \i_0_reg_4555_reg_n_1_[1]\,
      \xp_0_reg_4600_reg[0]\(2 downto 0) => select_ln164_fu_4840_p3(2 downto 0)
    );
\buf_0_V_addr_2_reg_7627[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00000000"
    )
        port map (
      I0 => indvar_flatten269_reg_4577(3),
      I1 => indvar_flatten269_reg_4577(0),
      I2 => indvar_flatten269_reg_4577(4),
      I3 => indvar_flatten269_reg_4577(2),
      I4 => indvar_flatten269_reg_4577(1),
      I5 => ap_CS_fsm_state4,
      O => ap_NS_fsm10_out
    );
\buf_0_V_addr_2_reg_7627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => select_ln164_fu_4840_p3(0),
      Q => select_ln164_reg_7622(0),
      R => '0'
    );
\buf_0_V_addr_2_reg_7627_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => select_ln164_fu_4840_p3(1),
      Q => select_ln164_reg_7622(1),
      R => '0'
    );
\buf_0_V_addr_2_reg_7627_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => select_ln164_fu_4840_p3(2),
      Q => select_ln164_reg_7622(2),
      R => '0'
    );
buf_100_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_3
     port map (
      D(3 downto 0) => D(403 downto 400),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(403 downto 400),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_98\(0)
    );
buf_101_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_4
     port map (
      D(3 downto 0) => D(407 downto 404),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(407 downto 404),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_99\(0)
    );
buf_102_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_5
     port map (
      D(3 downto 0) => D(411 downto 408),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(411 downto 408),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_100\(0)
    );
buf_103_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_6
     port map (
      D(3 downto 0) => D(415 downto 412),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(415 downto 412),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_101\(0)
    );
buf_104_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_7
     port map (
      D(3 downto 0) => D(419 downto 416),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(419 downto 416),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_102\(0)
    );
buf_105_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_8
     port map (
      D(3 downto 0) => D(423 downto 420),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(423 downto 420),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_103\(0)
    );
buf_106_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_9
     port map (
      D(3 downto 0) => D(427 downto 424),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(427 downto 424),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_104\(0)
    );
buf_107_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_10
     port map (
      D(3 downto 0) => D(431 downto 428),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(431 downto 428),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_105\(0)
    );
buf_108_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_11
     port map (
      D(3 downto 0) => D(435 downto 432),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(435 downto 432),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_106\(0)
    );
buf_109_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_12
     port map (
      D(3 downto 0) => D(439 downto 436),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(439 downto 436),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_107\(0)
    );
buf_10_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_13
     port map (
      D(3 downto 0) => D(43 downto 40),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(43 downto 40),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_8\(0)
    );
buf_110_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_14
     port map (
      D(3 downto 0) => D(443 downto 440),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(443 downto 440),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_108\(0)
    );
buf_111_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_15
     port map (
      D(3 downto 0) => D(447 downto 444),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(447 downto 444),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_109\(0)
    );
buf_112_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_16
     port map (
      D(3 downto 0) => D(451 downto 448),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(451 downto 448),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_110\(0)
    );
buf_113_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_17
     port map (
      D(3 downto 0) => D(455 downto 452),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(455 downto 452),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_111\(0)
    );
buf_114_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_18
     port map (
      D(3 downto 0) => D(459 downto 456),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(459 downto 456),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_112\(0)
    );
buf_115_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_19
     port map (
      D(3 downto 0) => D(463 downto 460),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(463 downto 460),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_113\(0)
    );
buf_116_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_20
     port map (
      D(3 downto 0) => D(467 downto 464),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(467 downto 464),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_114\(0)
    );
buf_117_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_21
     port map (
      D(3 downto 0) => D(471 downto 468),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(471 downto 468),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_115\(0)
    );
buf_118_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_22
     port map (
      D(3 downto 0) => D(475 downto 472),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(475 downto 472),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_116\(0)
    );
buf_119_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_23
     port map (
      D(3 downto 0) => D(479 downto 476),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(479 downto 476),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_117\(0)
    );
buf_11_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_24
     port map (
      D(3 downto 0) => D(47 downto 44),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(47 downto 44),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_9\(0)
    );
buf_120_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_25
     port map (
      D(3 downto 0) => D(483 downto 480),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(483 downto 480),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_118\(0)
    );
buf_121_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_26
     port map (
      D(3 downto 0) => D(487 downto 484),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(487 downto 484),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_119\(0)
    );
buf_122_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_27
     port map (
      D(3 downto 0) => D(491 downto 488),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(491 downto 488),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_120\(0)
    );
buf_123_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_28
     port map (
      D(3 downto 0) => D(495 downto 492),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(495 downto 492),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_121\(0)
    );
buf_124_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_29
     port map (
      D(3 downto 0) => D(499 downto 496),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(499 downto 496),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_122\(0)
    );
buf_125_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_30
     port map (
      D(3 downto 0) => D(503 downto 500),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(503 downto 500),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_123\(0)
    );
buf_126_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_31
     port map (
      D(3 downto 0) => D(507 downto 504),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(507 downto 504),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_124\(0)
    );
buf_127_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_32
     port map (
      D(3 downto 0) => D(511 downto 508),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(511 downto 508),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      buf_0_V_address0(2 downto 0) => buf_0_V_address0(2 downto 0),
      outpix_0_reg_4623(2 downto 0) => outpix_0_reg_4623(2 downto 0),
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[0]_1\(1) => ap_CS_fsm_state7,
      \q0_reg[0]_1\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_125\(0)
    );
buf_12_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_33
     port map (
      D(3 downto 0) => D(51 downto 48),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(51 downto 48),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_10\(0)
    );
buf_13_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_34
     port map (
      D(3 downto 0) => D(55 downto 52),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(55 downto 52),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_11\(0)
    );
buf_14_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_35
     port map (
      D(3 downto 0) => D(59 downto 56),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(59 downto 56),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_12\(0)
    );
buf_15_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_36
     port map (
      D(3 downto 0) => D(63 downto 60),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(63 downto 60),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_13\(0)
    );
buf_16_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_37
     port map (
      D(3 downto 0) => D(67 downto 64),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(67 downto 64),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_14\(0)
    );
buf_17_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_38
     port map (
      D(3 downto 0) => D(71 downto 68),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(71 downto 68),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_15\(0)
    );
buf_18_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_39
     port map (
      D(3 downto 0) => D(75 downto 72),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(75 downto 72),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_16\(0)
    );
buf_19_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_40
     port map (
      D(3 downto 0) => D(79 downto 76),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(79 downto 76),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_17\(0)
    );
buf_1_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_41
     port map (
      D(3 downto 0) => D(7 downto 4),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(7 downto 4),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]\(0)
    );
buf_20_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_42
     port map (
      D(3 downto 0) => D(83 downto 80),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(83 downto 80),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_18\(0)
    );
buf_21_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_43
     port map (
      D(3 downto 0) => D(87 downto 84),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(87 downto 84),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_19\(0)
    );
buf_22_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_44
     port map (
      D(3 downto 0) => D(91 downto 88),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(91 downto 88),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_20\(0)
    );
buf_23_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_45
     port map (
      D(3 downto 0) => D(95 downto 92),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(95 downto 92),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_21\(0)
    );
buf_24_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_46
     port map (
      D(3 downto 0) => D(99 downto 96),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(99 downto 96),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_22\(0)
    );
buf_25_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_47
     port map (
      D(3 downto 0) => D(103 downto 100),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(103 downto 100),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_23\(0)
    );
buf_26_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_48
     port map (
      D(3 downto 0) => D(107 downto 104),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(107 downto 104),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_24\(0)
    );
buf_27_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_49
     port map (
      D(3 downto 0) => D(111 downto 108),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(111 downto 108),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_25\(0)
    );
buf_28_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_50
     port map (
      D(3 downto 0) => D(115 downto 112),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(115 downto 112),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_26\(0)
    );
buf_29_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_51
     port map (
      D(3 downto 0) => D(119 downto 116),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(119 downto 116),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_27\(0)
    );
buf_2_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_52
     port map (
      D(3 downto 0) => D(11 downto 8),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(11 downto 8),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_0\(0)
    );
buf_30_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_53
     port map (
      D(3 downto 0) => D(123 downto 120),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(123 downto 120),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_28\(0)
    );
buf_31_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_54
     port map (
      D(3 downto 0) => D(127 downto 124),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(127 downto 124),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_29\(0)
    );
buf_32_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_55
     port map (
      D(3 downto 0) => D(131 downto 128),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(131 downto 128),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      buf_0_V_address0(2 downto 0) => buf_0_V_address0(2 downto 0),
      outpix_0_reg_4623(2 downto 0) => outpix_0_reg_4623(2 downto 0),
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[3]\(1) => ap_CS_fsm_state7,
      \q0_reg[3]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]_30\(0)
    );
buf_33_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_56
     port map (
      D(3 downto 0) => D(135 downto 132),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(135 downto 132),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_31\(0)
    );
buf_34_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_57
     port map (
      D(3 downto 0) => D(139 downto 136),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(139 downto 136),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_32\(0)
    );
buf_35_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_58
     port map (
      D(3 downto 0) => D(143 downto 140),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(143 downto 140),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_33\(0)
    );
buf_36_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_59
     port map (
      D(3 downto 0) => D(147 downto 144),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(147 downto 144),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_34\(0)
    );
buf_37_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_60
     port map (
      D(3 downto 0) => D(151 downto 148),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(151 downto 148),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_35\(0)
    );
buf_38_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_61
     port map (
      D(3 downto 0) => D(155 downto 152),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(155 downto 152),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_36\(0)
    );
buf_39_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_62
     port map (
      D(3 downto 0) => D(159 downto 156),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(159 downto 156),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_37\(0)
    );
buf_3_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_63
     port map (
      D(3 downto 0) => D(15 downto 12),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(15 downto 12),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_1\(0)
    );
buf_40_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_64
     port map (
      D(3 downto 0) => D(163 downto 160),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(163 downto 160),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_38\(0)
    );
buf_41_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_65
     port map (
      D(3 downto 0) => D(167 downto 164),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(167 downto 164),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_39\(0)
    );
buf_42_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_66
     port map (
      D(3 downto 0) => D(171 downto 168),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(171 downto 168),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_40\(0)
    );
buf_43_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_67
     port map (
      D(3 downto 0) => D(175 downto 172),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(175 downto 172),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_41\(0)
    );
buf_44_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_68
     port map (
      D(3 downto 0) => D(179 downto 176),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(179 downto 176),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_42\(0)
    );
buf_45_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_69
     port map (
      D(3 downto 0) => D(183 downto 180),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(183 downto 180),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_43\(0)
    );
buf_46_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_70
     port map (
      D(3 downto 0) => D(187 downto 184),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(187 downto 184),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_44\(0)
    );
buf_47_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_71
     port map (
      D(3 downto 0) => D(191 downto 188),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(191 downto 188),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_45\(0)
    );
buf_48_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_72
     port map (
      D(3 downto 0) => D(195 downto 192),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(195 downto 192),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_46\(0)
    );
buf_49_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_73
     port map (
      D(3 downto 0) => D(199 downto 196),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(199 downto 196),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_47\(0)
    );
buf_4_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_74
     port map (
      D(3 downto 0) => D(19 downto 16),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(19 downto 16),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_2\(0)
    );
buf_50_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_75
     port map (
      D(3 downto 0) => D(203 downto 200),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(203 downto 200),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_48\(0)
    );
buf_51_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_76
     port map (
      D(3 downto 0) => D(207 downto 204),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(207 downto 204),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_49\(0)
    );
buf_52_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_77
     port map (
      D(3 downto 0) => D(211 downto 208),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(211 downto 208),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_50\(0)
    );
buf_53_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_78
     port map (
      D(3 downto 0) => D(215 downto 212),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(215 downto 212),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_51\(0)
    );
buf_54_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_79
     port map (
      D(3 downto 0) => D(219 downto 216),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(219 downto 216),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_52\(0)
    );
buf_55_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_80
     port map (
      D(3 downto 0) => D(223 downto 220),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(223 downto 220),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_53\(0)
    );
buf_56_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_81
     port map (
      D(3 downto 0) => D(227 downto 224),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(227 downto 224),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_54\(0)
    );
buf_57_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_82
     port map (
      D(3 downto 0) => D(231 downto 228),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(231 downto 228),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_55\(0)
    );
buf_58_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_83
     port map (
      D(3 downto 0) => D(235 downto 232),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(235 downto 232),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_56\(0)
    );
buf_59_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_84
     port map (
      D(3 downto 0) => D(239 downto 236),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(239 downto 236),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_57\(0)
    );
buf_5_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_85
     port map (
      D(3 downto 0) => D(23 downto 20),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(23 downto 20),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_3\(0)
    );
buf_60_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_86
     port map (
      D(3 downto 0) => D(243 downto 240),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(243 downto 240),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_58\(0)
    );
buf_61_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_87
     port map (
      D(3 downto 0) => D(247 downto 244),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(247 downto 244),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_59\(0)
    );
buf_62_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_88
     port map (
      D(3 downto 0) => D(251 downto 248),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(251 downto 248),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_60\(0)
    );
buf_63_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_89
     port map (
      D(3 downto 0) => D(255 downto 252),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(255 downto 252),
      addr0(2) => buf_32_V_U_n_5,
      addr0(1) => buf_32_V_U_n_6,
      addr0(0) => buf_32_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_61\(0)
    );
buf_64_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_90
     port map (
      D(3 downto 0) => D(259 downto 256),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(259 downto 256),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      buf_0_V_address0(2 downto 0) => buf_0_V_address0(2 downto 0),
      outpix_0_reg_4623(2 downto 0) => outpix_0_reg_4623(2 downto 0),
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[3]\(1) => ap_CS_fsm_state7,
      \q0_reg[3]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]_0\(0) => \q0_reg[3]_62\(0)
    );
buf_65_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_91
     port map (
      D(3 downto 0) => D(263 downto 260),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(263 downto 260),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_63\(0)
    );
buf_66_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_92
     port map (
      D(3 downto 0) => D(267 downto 264),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(267 downto 264),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_64\(0)
    );
buf_67_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_93
     port map (
      D(3 downto 0) => D(271 downto 268),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(271 downto 268),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_65\(0)
    );
buf_68_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_94
     port map (
      D(3 downto 0) => D(275 downto 272),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(275 downto 272),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_66\(0)
    );
buf_69_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_95
     port map (
      D(3 downto 0) => D(279 downto 276),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(279 downto 276),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_67\(0)
    );
buf_6_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_96
     port map (
      D(3 downto 0) => D(27 downto 24),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(27 downto 24),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_4\(0)
    );
buf_70_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_97
     port map (
      D(3 downto 0) => D(283 downto 280),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(283 downto 280),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_68\(0)
    );
buf_71_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_98
     port map (
      D(3 downto 0) => D(287 downto 284),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(287 downto 284),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_69\(0)
    );
buf_72_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_99
     port map (
      D(3 downto 0) => D(291 downto 288),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(291 downto 288),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_70\(0)
    );
buf_73_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_100
     port map (
      D(3 downto 0) => D(295 downto 292),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(295 downto 292),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_71\(0)
    );
buf_74_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_101
     port map (
      D(3 downto 0) => D(299 downto 296),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(299 downto 296),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_72\(0)
    );
buf_75_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_102
     port map (
      D(3 downto 0) => D(303 downto 300),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(303 downto 300),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_73\(0)
    );
buf_76_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_103
     port map (
      D(3 downto 0) => D(307 downto 304),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(307 downto 304),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_74\(0)
    );
buf_77_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_104
     port map (
      D(3 downto 0) => D(311 downto 308),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(311 downto 308),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_75\(0)
    );
buf_78_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_105
     port map (
      D(3 downto 0) => D(315 downto 312),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(315 downto 312),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_76\(0)
    );
buf_79_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_106
     port map (
      D(3 downto 0) => D(319 downto 316),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(319 downto 316),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_77\(0)
    );
buf_7_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_107
     port map (
      D(3 downto 0) => D(31 downto 28),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(31 downto 28),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_5\(0)
    );
buf_80_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_108
     port map (
      D(3 downto 0) => D(323 downto 320),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(323 downto 320),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_78\(0)
    );
buf_81_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_109
     port map (
      D(3 downto 0) => D(327 downto 324),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(327 downto 324),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_79\(0)
    );
buf_82_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_110
     port map (
      D(3 downto 0) => D(331 downto 328),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(331 downto 328),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_80\(0)
    );
buf_83_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_111
     port map (
      D(3 downto 0) => D(335 downto 332),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(335 downto 332),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_81\(0)
    );
buf_84_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_112
     port map (
      D(3 downto 0) => D(339 downto 336),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(339 downto 336),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_82\(0)
    );
buf_85_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_113
     port map (
      D(3 downto 0) => D(343 downto 340),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(343 downto 340),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_83\(0)
    );
buf_86_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_114
     port map (
      D(3 downto 0) => D(347 downto 344),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(347 downto 344),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_84\(0)
    );
buf_87_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_115
     port map (
      D(3 downto 0) => D(351 downto 348),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(351 downto 348),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_85\(0)
    );
buf_88_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_116
     port map (
      D(3 downto 0) => D(355 downto 352),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(355 downto 352),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_86\(0)
    );
buf_89_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_117
     port map (
      D(3 downto 0) => D(359 downto 356),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(359 downto 356),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_87\(0)
    );
buf_8_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_118
     port map (
      D(3 downto 0) => D(35 downto 32),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(35 downto 32),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_6\(0)
    );
buf_90_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_119
     port map (
      D(3 downto 0) => D(363 downto 360),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(363 downto 360),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_88\(0)
    );
buf_91_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_120
     port map (
      D(3 downto 0) => D(367 downto 364),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(367 downto 364),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_89\(0)
    );
buf_92_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_121
     port map (
      D(3 downto 0) => D(371 downto 368),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(371 downto 368),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_90\(0)
    );
buf_93_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_122
     port map (
      D(3 downto 0) => D(375 downto 372),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(375 downto 372),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_91\(0)
    );
buf_94_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_123
     port map (
      D(3 downto 0) => D(379 downto 376),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(379 downto 376),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_92\(0)
    );
buf_95_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_124
     port map (
      D(3 downto 0) => D(383 downto 380),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(383 downto 380),
      addr0(2) => buf_64_V_U_n_5,
      addr0(1) => buf_64_V_U_n_6,
      addr0(0) => buf_64_V_U_n_7,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_93\(0)
    );
buf_96_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_125
     port map (
      D(3 downto 0) => D(387 downto 384),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(387 downto 384),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_94\(0)
    );
buf_97_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_126
     port map (
      D(3 downto 0) => D(391 downto 388),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(391 downto 388),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_95\(0)
    );
buf_98_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_127
     port map (
      D(3 downto 0) => D(395 downto 392),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(395 downto 392),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_96\(0)
    );
buf_99_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_128
     port map (
      D(3 downto 0) => D(399 downto 396),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(399 downto 396),
      addr0(2 downto 0) => addr0(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_97\(0)
    );
buf_9_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_129
     port map (
      D(3 downto 0) => D(39 downto 36),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => Q(39 downto 36),
      addr0(2) => buf_0_V_U_n_15,
      addr0(1) => buf_0_V_U_n_16,
      addr0(0) => buf_0_V_U_n_17,
      ap_clk => ap_clk,
      \q0_reg[0]\ => buf_0_V_U_n_5,
      \q0_reg[0]_0\ => buf_0_V_U_n_6,
      \q0_reg[2]\(0) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[3]\(0) => \q0_reg[3]_7\(0)
    );
grp_StreamingMaxPool_Pre_fu_47_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \rep_0_i_reg_36_reg[1]_1\,
      I1 => \rep_0_i_reg_36_reg[0]_1\,
      I2 => \outpix_0_reg_4623_reg[2]_1\(1),
      I3 => grp_StreamingMaxPool_Pre_fu_47_ap_ready,
      I4 => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      O => \rep_0_i_reg_36_reg[1]_0\
    );
\i_0_reg_4555[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222266E666E666E6"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_0_reg_4555_reg_n_1_[0]\,
      I2 => \i_0_reg_4555_reg_n_1_[2]\,
      I3 => \i_0_reg_4555_reg_n_1_[1]\,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      O => \i_0_reg_4555[0]_i_1_n_1\
    );
\i_0_reg_4555[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2208770877087708"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_0_reg_4555_reg_n_1_[0]\,
      I2 => \i_0_reg_4555_reg_n_1_[2]\,
      I3 => \i_0_reg_4555_reg_n_1_[1]\,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      O => \i_0_reg_4555[1]_i_1_n_1\
    );
\i_0_reg_4555[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"282078F078F078F0"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_0_reg_4555_reg_n_1_[0]\,
      I2 => \i_0_reg_4555_reg_n_1_[2]\,
      I3 => \i_0_reg_4555_reg_n_1_[1]\,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      O => \i_0_reg_4555[2]_i_1_n_1\
    );
\i_0_reg_4555_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_0_reg_4555[0]_i_1_n_1\,
      Q => \i_0_reg_4555_reg_n_1_[0]\,
      R => '0'
    );
\i_0_reg_4555_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_0_reg_4555[1]_i_1_n_1\,
      Q => \i_0_reg_4555_reg_n_1_[1]\,
      R => '0'
    );
\i_0_reg_4555_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_0_reg_4555[2]_i_1_n_1\,
      Q => \i_0_reg_4555_reg_n_1_[2]\,
      R => '0'
    );
\icmp_ln154_reg_7611_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => buf_0_V_U_n_14,
      Q => icmp_ln154_reg_7611,
      R => '0'
    );
\indvar_flatten269_reg_4577[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => yp_0_reg_4566(0),
      I2 => yp_0_reg_4566(2),
      I3 => yp_0_reg_4566(1),
      O => \indvar_flatten269_reg_4577[4]_i_1_n_1\
    );
\indvar_flatten269_reg_4577_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln153_reg_7606(0),
      Q => indvar_flatten269_reg_4577(0),
      R => \indvar_flatten269_reg_4577[4]_i_1_n_1\
    );
\indvar_flatten269_reg_4577_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln153_reg_7606(1),
      Q => indvar_flatten269_reg_4577(1),
      R => \indvar_flatten269_reg_4577[4]_i_1_n_1\
    );
\indvar_flatten269_reg_4577_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln153_reg_7606(2),
      Q => indvar_flatten269_reg_4577(2),
      R => \indvar_flatten269_reg_4577[4]_i_1_n_1\
    );
\indvar_flatten269_reg_4577_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln153_reg_7606(3),
      Q => indvar_flatten269_reg_4577(3),
      R => \indvar_flatten269_reg_4577[4]_i_1_n_1\
    );
\indvar_flatten269_reg_4577_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln153_reg_7606(4),
      Q => indvar_flatten269_reg_4577(4),
      R => \indvar_flatten269_reg_4577[4]_i_1_n_1\
    );
\indvar_flatten_reg_4588[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA6A"
    )
        port map (
      I0 => \indvar_flatten_reg_4588_reg_n_1_[0]\,
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => Q(512),
      I3 => icmp_ln154_reg_7611,
      I4 => \indvar_flatten269_reg_4577[4]_i_1_n_1\,
      O => \indvar_flatten_reg_4588[0]_i_1_n_1\
    );
\indvar_flatten_reg_4588[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_reg_4588_reg_n_1_[0]\,
      I1 => \indvar_flatten_reg_4588_reg_n_1_[1]\,
      O => add_ln154_1_fu_7168_p2(1)
    );
\indvar_flatten_reg_4588[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_reg_4588_reg_n_1_[0]\,
      I1 => \indvar_flatten_reg_4588_reg_n_1_[1]\,
      I2 => \indvar_flatten_reg_4588_reg_n_1_[2]\,
      O => add_ln154_1_fu_7168_p2(2)
    );
\indvar_flatten_reg_4588[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten_reg_4588_reg_n_1_[1]\,
      I1 => \indvar_flatten_reg_4588_reg_n_1_[0]\,
      I2 => \indvar_flatten_reg_4588_reg_n_1_[2]\,
      I3 => \indvar_flatten_reg_4588_reg_n_1_[3]\,
      O => add_ln154_1_fu_7168_p2(3)
    );
\indvar_flatten_reg_4588[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF88888888"
    )
        port map (
      I0 => E(0),
      I1 => icmp_ln154_reg_7611,
      I2 => yp_0_reg_4566(1),
      I3 => yp_0_reg_4566(2),
      I4 => yp_0_reg_4566(0),
      I5 => ap_CS_fsm_state3,
      O => indvar_flatten_reg_4588(3)
    );
\indvar_flatten_reg_4588[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten_reg_4588_reg_n_1_[2]\,
      I1 => \indvar_flatten_reg_4588_reg_n_1_[0]\,
      I2 => \indvar_flatten_reg_4588_reg_n_1_[1]\,
      I3 => \indvar_flatten_reg_4588_reg_n_1_[3]\,
      I4 => \indvar_flatten_reg_4588_reg_n_1_[4]\,
      O => add_ln154_1_fu_7168_p2(4)
    );
\indvar_flatten_reg_4588_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \indvar_flatten_reg_4588[0]_i_1_n_1\,
      Q => \indvar_flatten_reg_4588_reg_n_1_[0]\,
      R => '0'
    );
\indvar_flatten_reg_4588_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln154_1_fu_7168_p2(1),
      Q => \indvar_flatten_reg_4588_reg_n_1_[1]\,
      R => indvar_flatten_reg_4588(3)
    );
\indvar_flatten_reg_4588_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln154_1_fu_7168_p2(2),
      Q => \indvar_flatten_reg_4588_reg_n_1_[2]\,
      R => indvar_flatten_reg_4588(3)
    );
\indvar_flatten_reg_4588_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln154_1_fu_7168_p2(3),
      Q => \indvar_flatten_reg_4588_reg_n_1_[3]\,
      R => indvar_flatten_reg_4588(3)
    );
\indvar_flatten_reg_4588_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln154_1_fu_7168_p2(4),
      Q => \indvar_flatten_reg_4588_reg_n_1_[4]\,
      R => indvar_flatten_reg_4588(3)
    );
\kx_0_reg_4611[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAEA6A"
    )
        port map (
      I0 => \kx_0_reg_4611_reg_n_1_[0]\,
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => Q(512),
      I3 => icmp_ln154_reg_7611,
      I4 => and_ln154_reg_7617,
      I5 => \indvar_flatten269_reg_4577[4]_i_1_n_1\,
      O => \kx_0_reg_4611[0]_i_1_n_1\
    );
\kx_0_reg_4611[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000060A0A0A0A"
    )
        port map (
      I0 => \kx_0_reg_4611_reg_n_1_[1]\,
      I1 => \kx_0_reg_4611_reg_n_1_[0]\,
      I2 => \indvar_flatten269_reg_4577[4]_i_1_n_1\,
      I3 => icmp_ln154_reg_7611,
      I4 => and_ln154_reg_7617,
      I5 => E(0),
      O => \kx_0_reg_4611[1]_i_1_n_1\
    );
\kx_0_reg_4611_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \kx_0_reg_4611[0]_i_1_n_1\,
      Q => \kx_0_reg_4611_reg_n_1_[0]\,
      R => '0'
    );
\kx_0_reg_4611_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \kx_0_reg_4611[1]_i_1_n_1\,
      Q => \kx_0_reg_4611_reg_n_1_[1]\,
      R => '0'
    );
\outpix_0_reg_4623[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => outpix_0_reg_4623(0),
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => \outpix_0_reg_4623_reg[2]_1\(2),
      I3 => \outpix_0_reg_4623_reg[2]_0\,
      I4 => outpix_reg_8664(0),
      I5 => ap_CS_fsm_state6,
      O => \outpix_0_reg_4623[0]_i_1_n_1\
    );
\outpix_0_reg_4623[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => outpix_0_reg_4623(1),
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => \outpix_0_reg_4623_reg[2]_1\(2),
      I3 => \outpix_0_reg_4623_reg[2]_0\,
      I4 => outpix_reg_8664(1),
      I5 => ap_CS_fsm_state6,
      O => \outpix_0_reg_4623[1]_i_1_n_1\
    );
\outpix_0_reg_4623[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => outpix_0_reg_4623(2),
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => \outpix_0_reg_4623_reg[2]_1\(2),
      I3 => \outpix_0_reg_4623_reg[2]_0\,
      I4 => outpix_reg_8664(2),
      I5 => ap_CS_fsm_state6,
      O => \outpix_0_reg_4623[2]_i_1_n_1\
    );
\outpix_0_reg_4623_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outpix_0_reg_4623[0]_i_1_n_1\,
      Q => outpix_0_reg_4623(0),
      R => '0'
    );
\outpix_0_reg_4623_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outpix_0_reg_4623[1]_i_1_n_1\,
      Q => outpix_0_reg_4623(1),
      R => '0'
    );
\outpix_0_reg_4623_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outpix_0_reg_4623[2]_i_1_n_1\,
      Q => outpix_0_reg_4623(2),
      R => '0'
    );
\outpix_reg_8664[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => outpix_0_reg_4623(0),
      I1 => ap_CS_fsm_state7,
      I2 => outpix_reg_8664(0),
      O => \outpix_reg_8664[0]_i_1_n_1\
    );
\outpix_reg_8664[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => outpix_0_reg_4623(0),
      I1 => outpix_0_reg_4623(1),
      I2 => ap_CS_fsm_state7,
      I3 => outpix_reg_8664(1),
      O => \outpix_reg_8664[1]_i_1_n_1\
    );
\outpix_reg_8664[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => outpix_0_reg_4623(0),
      I1 => outpix_0_reg_4623(1),
      I2 => outpix_0_reg_4623(2),
      I3 => ap_CS_fsm_state7,
      I4 => outpix_reg_8664(2),
      O => \outpix_reg_8664[2]_i_1_n_1\
    );
\outpix_reg_8664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outpix_reg_8664[0]_i_1_n_1\,
      Q => outpix_reg_8664(0),
      R => '0'
    );
\outpix_reg_8664_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outpix_reg_8664[1]_i_1_n_1\,
      Q => outpix_reg_8664(1),
      R => '0'
    );
\outpix_reg_8664_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outpix_reg_8664[2]_i_1_n_1\,
      Q => outpix_reg_8664(2),
      R => '0'
    );
\rep_0_i_reg_36[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
        port map (
      I0 => \rep_0_i_reg_36_reg[0]_1\,
      I1 => rep_reg_70(0),
      I2 => ap_NS_fsm1,
      I3 => \outpix_0_reg_4623_reg[2]_1\(0),
      O => \rep_0_i_reg_36_reg[0]\
    );
\rep_0_i_reg_36[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
        port map (
      I0 => \rep_0_i_reg_36_reg[1]_1\,
      I1 => rep_reg_70(1),
      I2 => ap_NS_fsm1,
      I3 => \outpix_0_reg_4623_reg[2]_1\(0),
      O => \rep_0_i_reg_36_reg[1]\
    );
\xp_0_reg_4600_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => select_ln164_reg_7622(0),
      Q => xp_0_reg_4600(0),
      R => \indvar_flatten269_reg_4577[4]_i_1_n_1\
    );
\xp_0_reg_4600_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => select_ln164_reg_7622(1),
      Q => xp_0_reg_4600(1),
      R => \indvar_flatten269_reg_4577[4]_i_1_n_1\
    );
\xp_0_reg_4600_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => select_ln164_reg_7622(2),
      Q => xp_0_reg_4600(2),
      R => \indvar_flatten269_reg_4577[4]_i_1_n_1\
    );
\yp_0_reg_4566[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => yp_0_reg_4566(0),
      I1 => ap_NS_fsm1_0,
      I2 => yp_reg_7598(0),
      I3 => ap_NS_fsm11_out,
      O => \yp_0_reg_4566[0]_i_1_n_1\
    );
\yp_0_reg_4566[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => yp_0_reg_4566(1),
      I1 => ap_NS_fsm1_0,
      I2 => yp_reg_7598(1),
      I3 => ap_NS_fsm11_out,
      O => \yp_0_reg_4566[1]_i_1_n_1\
    );
\yp_0_reg_4566[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => yp_0_reg_4566(2),
      I1 => ap_NS_fsm1_0,
      I2 => yp_reg_7598(2),
      I3 => ap_NS_fsm11_out,
      O => \yp_0_reg_4566[2]_i_1_n_1\
    );
\yp_0_reg_4566[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => outpix_0_reg_4623(0),
      I1 => outpix_0_reg_4623(2),
      I2 => outpix_0_reg_4623(1),
      I3 => ap_CS_fsm_state7,
      O => ap_NS_fsm1_0
    );
\yp_0_reg_4566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \yp_0_reg_4566[0]_i_1_n_1\,
      Q => yp_0_reg_4566(0),
      R => '0'
    );
\yp_0_reg_4566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \yp_0_reg_4566[1]_i_1_n_1\,
      Q => yp_0_reg_4566(1),
      R => '0'
    );
\yp_0_reg_4566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \yp_0_reg_4566[2]_i_1_n_1\,
      Q => yp_0_reg_4566(2),
      R => '0'
    );
\yp_reg_7598[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => yp_0_reg_4566(0),
      I1 => ap_CS_fsm_state3,
      I2 => yp_reg_7598(0),
      O => \yp_reg_7598[0]_i_1_n_1\
    );
\yp_reg_7598[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => yp_0_reg_4566(0),
      I1 => yp_0_reg_4566(1),
      I2 => ap_CS_fsm_state3,
      I3 => yp_reg_7598(1),
      O => \yp_reg_7598[1]_i_1_n_1\
    );
\yp_reg_7598[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => yp_0_reg_4566(0),
      I1 => yp_0_reg_4566(1),
      I2 => yp_0_reg_4566(2),
      I3 => ap_CS_fsm_state3,
      I4 => yp_reg_7598(2),
      O => \yp_reg_7598[2]_i_1_n_1\
    );
\yp_reg_7598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \yp_reg_7598[0]_i_1_n_1\,
      Q => yp_reg_7598(0),
      R => '0'
    );
\yp_reg_7598_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \yp_reg_7598[1]_i_1_n_1\,
      Q => yp_reg_7598(1),
      R => '0'
    );
\yp_reg_7598_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \yp_reg_7598[2]_i_1_n_1\,
      Q => yp_reg_7598(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Batch_1 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_V_TDATA : in STD_LOGIC_VECTOR ( 511 downto 0 );
    in0_V_V_TVALID : in STD_LOGIC;
    in0_V_V_TREADY : out STD_LOGIC;
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 511 downto 0 );
    out_V_V_TVALID : out STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC
  );
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Batch_1 : entity is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Batch_1 : entity is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Batch_1 : entity is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Batch_1 : entity is "4'b1000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Batch_1 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Batch_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Batch_1 is
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal d0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal grp_StreamingMaxPool_Pre_fu_47_ap_start_reg : STD_LOGIC;
  signal grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY : STD_LOGIC;
  signal grp_StreamingMaxPool_Pre_fu_47_n_515 : STD_LOGIC;
  signal grp_StreamingMaxPool_Pre_fu_47_n_516 : STD_LOGIC;
  signal grp_StreamingMaxPool_Pre_fu_47_n_519 : STD_LOGIC;
  signal grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal grp_StreamingMaxPool_Pre_fu_47_out_V_V_TVALID : STD_LOGIC;
  signal in0_V_V_TDATA_int : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal in0_V_V_TVALID_int : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_516 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_517 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_518 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_519 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_520 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_521 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_522 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_523 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_524 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_525 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_526 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_527 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_528 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_529 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_530 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_531 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_532 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_533 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_534 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_535 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_536 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_537 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_538 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_539 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_540 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_541 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_542 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_543 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_544 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_545 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_546 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_547 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_548 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_549 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_550 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_551 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_552 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_553 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_554 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_555 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_556 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_557 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_558 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_559 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_560 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_561 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_562 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_563 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_564 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_565 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_566 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_567 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_568 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_569 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_570 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_571 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_572 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_573 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_574 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_575 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_576 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_577 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_578 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_579 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_580 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_581 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_582 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_583 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_584 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_585 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_586 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_587 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_588 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_589 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_590 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_591 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_592 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_593 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_594 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_595 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_596 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_597 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_598 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_599 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_600 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_601 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_602 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_603 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_604 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_605 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_606 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_607 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_608 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_609 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_610 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_611 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_612 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_613 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_614 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_615 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_616 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_617 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_618 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_619 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_620 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_621 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_622 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_623 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_624 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_625 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_626 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_627 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_628 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_629 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_630 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_631 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_632 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_633 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_634 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_635 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_636 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_637 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_638 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_639 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_640 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_641 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_642 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_3 : STD_LOGIC;
  signal \rep_0_i_reg_36_reg_n_1_[0]\ : STD_LOGIC;
  signal \rep_0_i_reg_36_reg_n_1_[1]\ : STD_LOGIC;
  signal rep_reg_70 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rep_reg_70[0]_i_1_n_1\ : STD_LOGIC;
  signal \rep_reg_70[1]_i_1_n_1\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rep_reg_70[0]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \rep_reg_70[1]_i_1\ : label is "soft_lutpair272";
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_StreamingMaxPool_Pre_fu_47: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Pre
     port map (
      D(511 downto 0) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(511 downto 0),
      E(0) => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      Q(512) => in0_V_V_TVALID_int,
      Q(511 downto 0) => in0_V_V_TDATA_int(511 downto 0),
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[7]_0\(1) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[7]_0\(0) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[7]_1\(0) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TVALID,
      ap_clk => ap_clk,
      d0(0) => d0(3),
      grp_StreamingMaxPool_Pre_fu_47_ap_start_reg => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      \outpix_0_reg_4623_reg[2]_0\ => regslice_both_out_V_V_U_n_3,
      \outpix_0_reg_4623_reg[2]_1\(2) => ap_CS_fsm_state3,
      \outpix_0_reg_4623_reg[2]_1\(1) => ap_CS_fsm_state2,
      \outpix_0_reg_4623_reg[2]_1\(0) => ap_CS_fsm_state1,
      \q0_reg[3]\(0) => regslice_both_in0_V_V_U_n_516,
      \q0_reg[3]_0\(0) => regslice_both_in0_V_V_U_n_517,
      \q0_reg[3]_1\(0) => regslice_both_in0_V_V_U_n_518,
      \q0_reg[3]_10\(0) => regslice_both_in0_V_V_U_n_527,
      \q0_reg[3]_100\(0) => regslice_both_in0_V_V_U_n_617,
      \q0_reg[3]_101\(0) => regslice_both_in0_V_V_U_n_618,
      \q0_reg[3]_102\(0) => regslice_both_in0_V_V_U_n_619,
      \q0_reg[3]_103\(0) => regslice_both_in0_V_V_U_n_620,
      \q0_reg[3]_104\(0) => regslice_both_in0_V_V_U_n_621,
      \q0_reg[3]_105\(0) => regslice_both_in0_V_V_U_n_622,
      \q0_reg[3]_106\(0) => regslice_both_in0_V_V_U_n_623,
      \q0_reg[3]_107\(0) => regslice_both_in0_V_V_U_n_624,
      \q0_reg[3]_108\(0) => regslice_both_in0_V_V_U_n_625,
      \q0_reg[3]_109\(0) => regslice_both_in0_V_V_U_n_626,
      \q0_reg[3]_11\(0) => regslice_both_in0_V_V_U_n_528,
      \q0_reg[3]_110\(0) => regslice_both_in0_V_V_U_n_627,
      \q0_reg[3]_111\(0) => regslice_both_in0_V_V_U_n_628,
      \q0_reg[3]_112\(0) => regslice_both_in0_V_V_U_n_629,
      \q0_reg[3]_113\(0) => regslice_both_in0_V_V_U_n_630,
      \q0_reg[3]_114\(0) => regslice_both_in0_V_V_U_n_631,
      \q0_reg[3]_115\(0) => regslice_both_in0_V_V_U_n_632,
      \q0_reg[3]_116\(0) => regslice_both_in0_V_V_U_n_633,
      \q0_reg[3]_117\(0) => regslice_both_in0_V_V_U_n_634,
      \q0_reg[3]_118\(0) => regslice_both_in0_V_V_U_n_635,
      \q0_reg[3]_119\(0) => regslice_both_in0_V_V_U_n_636,
      \q0_reg[3]_12\(0) => regslice_both_in0_V_V_U_n_529,
      \q0_reg[3]_120\(0) => regslice_both_in0_V_V_U_n_637,
      \q0_reg[3]_121\(0) => regslice_both_in0_V_V_U_n_638,
      \q0_reg[3]_122\(0) => regslice_both_in0_V_V_U_n_639,
      \q0_reg[3]_123\(0) => regslice_both_in0_V_V_U_n_640,
      \q0_reg[3]_124\(0) => regslice_both_in0_V_V_U_n_641,
      \q0_reg[3]_125\(0) => regslice_both_in0_V_V_U_n_642,
      \q0_reg[3]_13\(0) => regslice_both_in0_V_V_U_n_530,
      \q0_reg[3]_14\(0) => regslice_both_in0_V_V_U_n_531,
      \q0_reg[3]_15\(0) => regslice_both_in0_V_V_U_n_532,
      \q0_reg[3]_16\(0) => regslice_both_in0_V_V_U_n_533,
      \q0_reg[3]_17\(0) => regslice_both_in0_V_V_U_n_534,
      \q0_reg[3]_18\(0) => regslice_both_in0_V_V_U_n_535,
      \q0_reg[3]_19\(0) => regslice_both_in0_V_V_U_n_536,
      \q0_reg[3]_2\(0) => regslice_both_in0_V_V_U_n_519,
      \q0_reg[3]_20\(0) => regslice_both_in0_V_V_U_n_537,
      \q0_reg[3]_21\(0) => regslice_both_in0_V_V_U_n_538,
      \q0_reg[3]_22\(0) => regslice_both_in0_V_V_U_n_539,
      \q0_reg[3]_23\(0) => regslice_both_in0_V_V_U_n_540,
      \q0_reg[3]_24\(0) => regslice_both_in0_V_V_U_n_541,
      \q0_reg[3]_25\(0) => regslice_both_in0_V_V_U_n_542,
      \q0_reg[3]_26\(0) => regslice_both_in0_V_V_U_n_543,
      \q0_reg[3]_27\(0) => regslice_both_in0_V_V_U_n_544,
      \q0_reg[3]_28\(0) => regslice_both_in0_V_V_U_n_545,
      \q0_reg[3]_29\(0) => regslice_both_in0_V_V_U_n_546,
      \q0_reg[3]_3\(0) => regslice_both_in0_V_V_U_n_520,
      \q0_reg[3]_30\(0) => regslice_both_in0_V_V_U_n_547,
      \q0_reg[3]_31\(0) => regslice_both_in0_V_V_U_n_548,
      \q0_reg[3]_32\(0) => regslice_both_in0_V_V_U_n_549,
      \q0_reg[3]_33\(0) => regslice_both_in0_V_V_U_n_550,
      \q0_reg[3]_34\(0) => regslice_both_in0_V_V_U_n_551,
      \q0_reg[3]_35\(0) => regslice_both_in0_V_V_U_n_552,
      \q0_reg[3]_36\(0) => regslice_both_in0_V_V_U_n_553,
      \q0_reg[3]_37\(0) => regslice_both_in0_V_V_U_n_554,
      \q0_reg[3]_38\(0) => regslice_both_in0_V_V_U_n_555,
      \q0_reg[3]_39\(0) => regslice_both_in0_V_V_U_n_556,
      \q0_reg[3]_4\(0) => regslice_both_in0_V_V_U_n_521,
      \q0_reg[3]_40\(0) => regslice_both_in0_V_V_U_n_557,
      \q0_reg[3]_41\(0) => regslice_both_in0_V_V_U_n_558,
      \q0_reg[3]_42\(0) => regslice_both_in0_V_V_U_n_559,
      \q0_reg[3]_43\(0) => regslice_both_in0_V_V_U_n_560,
      \q0_reg[3]_44\(0) => regslice_both_in0_V_V_U_n_561,
      \q0_reg[3]_45\(0) => regslice_both_in0_V_V_U_n_562,
      \q0_reg[3]_46\(0) => regslice_both_in0_V_V_U_n_563,
      \q0_reg[3]_47\(0) => regslice_both_in0_V_V_U_n_564,
      \q0_reg[3]_48\(0) => regslice_both_in0_V_V_U_n_565,
      \q0_reg[3]_49\(0) => regslice_both_in0_V_V_U_n_566,
      \q0_reg[3]_5\(0) => regslice_both_in0_V_V_U_n_522,
      \q0_reg[3]_50\(0) => regslice_both_in0_V_V_U_n_567,
      \q0_reg[3]_51\(0) => regslice_both_in0_V_V_U_n_568,
      \q0_reg[3]_52\(0) => regslice_both_in0_V_V_U_n_569,
      \q0_reg[3]_53\(0) => regslice_both_in0_V_V_U_n_570,
      \q0_reg[3]_54\(0) => regslice_both_in0_V_V_U_n_571,
      \q0_reg[3]_55\(0) => regslice_both_in0_V_V_U_n_572,
      \q0_reg[3]_56\(0) => regslice_both_in0_V_V_U_n_573,
      \q0_reg[3]_57\(0) => regslice_both_in0_V_V_U_n_574,
      \q0_reg[3]_58\(0) => regslice_both_in0_V_V_U_n_575,
      \q0_reg[3]_59\(0) => regslice_both_in0_V_V_U_n_576,
      \q0_reg[3]_6\(0) => regslice_both_in0_V_V_U_n_523,
      \q0_reg[3]_60\(0) => regslice_both_in0_V_V_U_n_577,
      \q0_reg[3]_61\(0) => regslice_both_in0_V_V_U_n_578,
      \q0_reg[3]_62\(0) => regslice_both_in0_V_V_U_n_579,
      \q0_reg[3]_63\(0) => regslice_both_in0_V_V_U_n_580,
      \q0_reg[3]_64\(0) => regslice_both_in0_V_V_U_n_581,
      \q0_reg[3]_65\(0) => regslice_both_in0_V_V_U_n_582,
      \q0_reg[3]_66\(0) => regslice_both_in0_V_V_U_n_583,
      \q0_reg[3]_67\(0) => regslice_both_in0_V_V_U_n_584,
      \q0_reg[3]_68\(0) => regslice_both_in0_V_V_U_n_585,
      \q0_reg[3]_69\(0) => regslice_both_in0_V_V_U_n_586,
      \q0_reg[3]_7\(0) => regslice_both_in0_V_V_U_n_524,
      \q0_reg[3]_70\(0) => regslice_both_in0_V_V_U_n_587,
      \q0_reg[3]_71\(0) => regslice_both_in0_V_V_U_n_588,
      \q0_reg[3]_72\(0) => regslice_both_in0_V_V_U_n_589,
      \q0_reg[3]_73\(0) => regslice_both_in0_V_V_U_n_590,
      \q0_reg[3]_74\(0) => regslice_both_in0_V_V_U_n_591,
      \q0_reg[3]_75\(0) => regslice_both_in0_V_V_U_n_592,
      \q0_reg[3]_76\(0) => regslice_both_in0_V_V_U_n_593,
      \q0_reg[3]_77\(0) => regslice_both_in0_V_V_U_n_594,
      \q0_reg[3]_78\(0) => regslice_both_in0_V_V_U_n_595,
      \q0_reg[3]_79\(0) => regslice_both_in0_V_V_U_n_596,
      \q0_reg[3]_8\(0) => regslice_both_in0_V_V_U_n_525,
      \q0_reg[3]_80\(0) => regslice_both_in0_V_V_U_n_597,
      \q0_reg[3]_81\(0) => regslice_both_in0_V_V_U_n_598,
      \q0_reg[3]_82\(0) => regslice_both_in0_V_V_U_n_599,
      \q0_reg[3]_83\(0) => regslice_both_in0_V_V_U_n_600,
      \q0_reg[3]_84\(0) => regslice_both_in0_V_V_U_n_601,
      \q0_reg[3]_85\(0) => regslice_both_in0_V_V_U_n_602,
      \q0_reg[3]_86\(0) => regslice_both_in0_V_V_U_n_603,
      \q0_reg[3]_87\(0) => regslice_both_in0_V_V_U_n_604,
      \q0_reg[3]_88\(0) => regslice_both_in0_V_V_U_n_605,
      \q0_reg[3]_89\(0) => regslice_both_in0_V_V_U_n_606,
      \q0_reg[3]_9\(0) => regslice_both_in0_V_V_U_n_526,
      \q0_reg[3]_90\(0) => regslice_both_in0_V_V_U_n_607,
      \q0_reg[3]_91\(0) => regslice_both_in0_V_V_U_n_608,
      \q0_reg[3]_92\(0) => regslice_both_in0_V_V_U_n_609,
      \q0_reg[3]_93\(0) => regslice_both_in0_V_V_U_n_610,
      \q0_reg[3]_94\(0) => regslice_both_in0_V_V_U_n_611,
      \q0_reg[3]_95\(0) => regslice_both_in0_V_V_U_n_612,
      \q0_reg[3]_96\(0) => regslice_both_in0_V_V_U_n_613,
      \q0_reg[3]_97\(0) => regslice_both_in0_V_V_U_n_614,
      \q0_reg[3]_98\(0) => regslice_both_in0_V_V_U_n_615,
      \q0_reg[3]_99\(0) => regslice_both_in0_V_V_U_n_616,
      \rep_0_i_reg_36_reg[0]\ => grp_StreamingMaxPool_Pre_fu_47_n_515,
      \rep_0_i_reg_36_reg[0]_0\(1 downto 0) => ap_NS_fsm(2 downto 1),
      \rep_0_i_reg_36_reg[0]_1\ => \rep_0_i_reg_36_reg_n_1_[0]\,
      \rep_0_i_reg_36_reg[1]\ => grp_StreamingMaxPool_Pre_fu_47_n_516,
      \rep_0_i_reg_36_reg[1]_0\ => grp_StreamingMaxPool_Pre_fu_47_n_519,
      \rep_0_i_reg_36_reg[1]_1\ => \rep_0_i_reg_36_reg_n_1_[1]\,
      rep_reg_70(1 downto 0) => rep_reg_70(1 downto 0)
    );
grp_StreamingMaxPool_Pre_fu_47_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_StreamingMaxPool_Pre_fu_47_n_519,
      Q => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
     port map (
      D(512) => in0_V_V_TVALID,
      D(511 downto 0) => in0_V_V_TDATA(511 downto 0),
      E(0) => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      Q(512) => in0_V_V_TVALID_int,
      Q(511 downto 0) => in0_V_V_TDATA_int(511 downto 0),
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      d0(0) => d0(3),
      in0_V_V_TREADY => in0_V_V_TREADY,
      \odata_reg[0]\(0) => ap_CS_fsm_state5,
      \odata_reg[0]_0\(0) => ap_CS_fsm_state3,
      \odata_reg[103]\(0) => regslice_both_in0_V_V_U_n_540,
      \odata_reg[107]\(0) => regslice_both_in0_V_V_U_n_541,
      \odata_reg[111]\(0) => regslice_both_in0_V_V_U_n_542,
      \odata_reg[115]\(0) => regslice_both_in0_V_V_U_n_543,
      \odata_reg[119]\(0) => regslice_both_in0_V_V_U_n_544,
      \odata_reg[11]\(0) => regslice_both_in0_V_V_U_n_517,
      \odata_reg[123]\(0) => regslice_both_in0_V_V_U_n_545,
      \odata_reg[127]\(0) => regslice_both_in0_V_V_U_n_546,
      \odata_reg[131]\(0) => regslice_both_in0_V_V_U_n_547,
      \odata_reg[135]\(0) => regslice_both_in0_V_V_U_n_548,
      \odata_reg[139]\(0) => regslice_both_in0_V_V_U_n_549,
      \odata_reg[143]\(0) => regslice_both_in0_V_V_U_n_550,
      \odata_reg[147]\(0) => regslice_both_in0_V_V_U_n_551,
      \odata_reg[151]\(0) => regslice_both_in0_V_V_U_n_552,
      \odata_reg[155]\(0) => regslice_both_in0_V_V_U_n_553,
      \odata_reg[159]\(0) => regslice_both_in0_V_V_U_n_554,
      \odata_reg[15]\(0) => regslice_both_in0_V_V_U_n_518,
      \odata_reg[163]\(0) => regslice_both_in0_V_V_U_n_555,
      \odata_reg[167]\(0) => regslice_both_in0_V_V_U_n_556,
      \odata_reg[171]\(0) => regslice_both_in0_V_V_U_n_557,
      \odata_reg[175]\(0) => regslice_both_in0_V_V_U_n_558,
      \odata_reg[179]\(0) => regslice_both_in0_V_V_U_n_559,
      \odata_reg[183]\(0) => regslice_both_in0_V_V_U_n_560,
      \odata_reg[187]\(0) => regslice_both_in0_V_V_U_n_561,
      \odata_reg[191]\(0) => regslice_both_in0_V_V_U_n_562,
      \odata_reg[195]\(0) => regslice_both_in0_V_V_U_n_563,
      \odata_reg[199]\(0) => regslice_both_in0_V_V_U_n_564,
      \odata_reg[19]\(0) => regslice_both_in0_V_V_U_n_519,
      \odata_reg[203]\(0) => regslice_both_in0_V_V_U_n_565,
      \odata_reg[207]\(0) => regslice_both_in0_V_V_U_n_566,
      \odata_reg[211]\(0) => regslice_both_in0_V_V_U_n_567,
      \odata_reg[215]\(0) => regslice_both_in0_V_V_U_n_568,
      \odata_reg[219]\(0) => regslice_both_in0_V_V_U_n_569,
      \odata_reg[223]\(0) => regslice_both_in0_V_V_U_n_570,
      \odata_reg[227]\(0) => regslice_both_in0_V_V_U_n_571,
      \odata_reg[231]\(0) => regslice_both_in0_V_V_U_n_572,
      \odata_reg[235]\(0) => regslice_both_in0_V_V_U_n_573,
      \odata_reg[239]\(0) => regslice_both_in0_V_V_U_n_574,
      \odata_reg[23]\(0) => regslice_both_in0_V_V_U_n_520,
      \odata_reg[243]\(0) => regslice_both_in0_V_V_U_n_575,
      \odata_reg[247]\(0) => regslice_both_in0_V_V_U_n_576,
      \odata_reg[251]\(0) => regslice_both_in0_V_V_U_n_577,
      \odata_reg[255]\(0) => regslice_both_in0_V_V_U_n_578,
      \odata_reg[259]\(0) => regslice_both_in0_V_V_U_n_579,
      \odata_reg[263]\(0) => regslice_both_in0_V_V_U_n_580,
      \odata_reg[267]\(0) => regslice_both_in0_V_V_U_n_581,
      \odata_reg[271]\(0) => regslice_both_in0_V_V_U_n_582,
      \odata_reg[275]\(0) => regslice_both_in0_V_V_U_n_583,
      \odata_reg[279]\(0) => regslice_both_in0_V_V_U_n_584,
      \odata_reg[27]\(0) => regslice_both_in0_V_V_U_n_521,
      \odata_reg[283]\(0) => regslice_both_in0_V_V_U_n_585,
      \odata_reg[287]\(0) => regslice_both_in0_V_V_U_n_586,
      \odata_reg[291]\(0) => regslice_both_in0_V_V_U_n_587,
      \odata_reg[295]\(0) => regslice_both_in0_V_V_U_n_588,
      \odata_reg[299]\(0) => regslice_both_in0_V_V_U_n_589,
      \odata_reg[303]\(0) => regslice_both_in0_V_V_U_n_590,
      \odata_reg[307]\(0) => regslice_both_in0_V_V_U_n_591,
      \odata_reg[311]\(0) => regslice_both_in0_V_V_U_n_592,
      \odata_reg[315]\(0) => regslice_both_in0_V_V_U_n_593,
      \odata_reg[319]\(0) => regslice_both_in0_V_V_U_n_594,
      \odata_reg[31]\(0) => regslice_both_in0_V_V_U_n_522,
      \odata_reg[323]\(0) => regslice_both_in0_V_V_U_n_595,
      \odata_reg[327]\(0) => regslice_both_in0_V_V_U_n_596,
      \odata_reg[331]\(0) => regslice_both_in0_V_V_U_n_597,
      \odata_reg[335]\(0) => regslice_both_in0_V_V_U_n_598,
      \odata_reg[339]\(0) => regslice_both_in0_V_V_U_n_599,
      \odata_reg[343]\(0) => regslice_both_in0_V_V_U_n_600,
      \odata_reg[347]\(0) => regslice_both_in0_V_V_U_n_601,
      \odata_reg[351]\(0) => regslice_both_in0_V_V_U_n_602,
      \odata_reg[355]\(0) => regslice_both_in0_V_V_U_n_603,
      \odata_reg[359]\(0) => regslice_both_in0_V_V_U_n_604,
      \odata_reg[35]\(0) => regslice_both_in0_V_V_U_n_523,
      \odata_reg[363]\(0) => regslice_both_in0_V_V_U_n_605,
      \odata_reg[367]\(0) => regslice_both_in0_V_V_U_n_606,
      \odata_reg[371]\(0) => regslice_both_in0_V_V_U_n_607,
      \odata_reg[375]\(0) => regslice_both_in0_V_V_U_n_608,
      \odata_reg[379]\(0) => regslice_both_in0_V_V_U_n_609,
      \odata_reg[383]\(0) => regslice_both_in0_V_V_U_n_610,
      \odata_reg[387]\(0) => regslice_both_in0_V_V_U_n_611,
      \odata_reg[391]\(0) => regslice_both_in0_V_V_U_n_612,
      \odata_reg[395]\(0) => regslice_both_in0_V_V_U_n_613,
      \odata_reg[399]\(0) => regslice_both_in0_V_V_U_n_614,
      \odata_reg[39]\(0) => regslice_both_in0_V_V_U_n_524,
      \odata_reg[403]\(0) => regslice_both_in0_V_V_U_n_615,
      \odata_reg[407]\(0) => regslice_both_in0_V_V_U_n_616,
      \odata_reg[411]\(0) => regslice_both_in0_V_V_U_n_617,
      \odata_reg[415]\(0) => regslice_both_in0_V_V_U_n_618,
      \odata_reg[419]\(0) => regslice_both_in0_V_V_U_n_619,
      \odata_reg[423]\(0) => regslice_both_in0_V_V_U_n_620,
      \odata_reg[427]\(0) => regslice_both_in0_V_V_U_n_621,
      \odata_reg[431]\(0) => regslice_both_in0_V_V_U_n_622,
      \odata_reg[435]\(0) => regslice_both_in0_V_V_U_n_623,
      \odata_reg[439]\(0) => regslice_both_in0_V_V_U_n_624,
      \odata_reg[43]\(0) => regslice_both_in0_V_V_U_n_525,
      \odata_reg[443]\(0) => regslice_both_in0_V_V_U_n_625,
      \odata_reg[447]\(0) => regslice_both_in0_V_V_U_n_626,
      \odata_reg[451]\(0) => regslice_both_in0_V_V_U_n_627,
      \odata_reg[455]\(0) => regslice_both_in0_V_V_U_n_628,
      \odata_reg[459]\(0) => regslice_both_in0_V_V_U_n_629,
      \odata_reg[463]\(0) => regslice_both_in0_V_V_U_n_630,
      \odata_reg[467]\(0) => regslice_both_in0_V_V_U_n_631,
      \odata_reg[471]\(0) => regslice_both_in0_V_V_U_n_632,
      \odata_reg[475]\(0) => regslice_both_in0_V_V_U_n_633,
      \odata_reg[479]\(0) => regslice_both_in0_V_V_U_n_634,
      \odata_reg[47]\(0) => regslice_both_in0_V_V_U_n_526,
      \odata_reg[483]\(0) => regslice_both_in0_V_V_U_n_635,
      \odata_reg[487]\(0) => regslice_both_in0_V_V_U_n_636,
      \odata_reg[491]\(0) => regslice_both_in0_V_V_U_n_637,
      \odata_reg[495]\(0) => regslice_both_in0_V_V_U_n_638,
      \odata_reg[499]\(0) => regslice_both_in0_V_V_U_n_639,
      \odata_reg[503]\(0) => regslice_both_in0_V_V_U_n_640,
      \odata_reg[507]\(0) => regslice_both_in0_V_V_U_n_641,
      \odata_reg[511]\(0) => regslice_both_in0_V_V_U_n_642,
      \odata_reg[51]\(0) => regslice_both_in0_V_V_U_n_527,
      \odata_reg[55]\(0) => regslice_both_in0_V_V_U_n_528,
      \odata_reg[59]\(0) => regslice_both_in0_V_V_U_n_529,
      \odata_reg[63]\(0) => regslice_both_in0_V_V_U_n_530,
      \odata_reg[67]\(0) => regslice_both_in0_V_V_U_n_531,
      \odata_reg[71]\(0) => regslice_both_in0_V_V_U_n_532,
      \odata_reg[75]\(0) => regslice_both_in0_V_V_U_n_533,
      \odata_reg[79]\(0) => regslice_both_in0_V_V_U_n_534,
      \odata_reg[7]\(0) => regslice_both_in0_V_V_U_n_516,
      \odata_reg[83]\(0) => regslice_both_in0_V_V_U_n_535,
      \odata_reg[87]\(0) => regslice_both_in0_V_V_U_n_536,
      \odata_reg[91]\(0) => regslice_both_in0_V_V_U_n_537,
      \odata_reg[95]\(0) => regslice_both_in0_V_V_U_n_538,
      \odata_reg[99]\(0) => regslice_both_in0_V_V_U_n_539
    );
regslice_both_out_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0
     port map (
      D(0) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TVALID,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[3]\ => \rep_0_i_reg_36_reg_n_1_[0]\,
      \ap_CS_fsm_reg[3]_0\ => \rep_0_i_reg_36_reg_n_1_[1]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[511]\(511 downto 0) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(511 downto 0),
      \ireg_reg[512]\ => regslice_both_out_V_V_U_n_3,
      \ireg_reg[512]_0\(0) => ap_CS_fsm_state8,
      \odata_reg[512]\(512) => out_V_V_TVALID,
      \odata_reg[512]\(511 downto 0) => out_V_V_TDATA(511 downto 0),
      out_V_V_TREADY => out_V_V_TREADY,
      \rep_0_i_reg_36_reg[0]\(1) => ap_NS_fsm(3),
      \rep_0_i_reg_36_reg[0]\(0) => ap_NS_fsm(0)
    );
\rep_0_i_reg_36_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_StreamingMaxPool_Pre_fu_47_n_515,
      Q => \rep_0_i_reg_36_reg_n_1_[0]\,
      R => '0'
    );
\rep_0_i_reg_36_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_StreamingMaxPool_Pre_fu_47_n_516,
      Q => \rep_0_i_reg_36_reg_n_1_[1]\,
      R => '0'
    );
\rep_reg_70[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \rep_0_i_reg_36_reg_n_1_[0]\,
      I1 => ap_CS_fsm_state2,
      I2 => rep_reg_70(0),
      O => \rep_reg_70[0]_i_1_n_1\
    );
\rep_reg_70[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \rep_0_i_reg_36_reg_n_1_[0]\,
      I1 => \rep_0_i_reg_36_reg_n_1_[1]\,
      I2 => ap_CS_fsm_state2,
      I3 => rep_reg_70(1),
      O => \rep_reg_70[1]_i_1_n_1\
    );
\rep_reg_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rep_reg_70[0]_i_1_n_1\,
      Q => rep_reg_70(0),
      R => '0'
    );
\rep_reg_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rep_reg_70[1]_i_1_n_1\,
      Q => rep_reg_70(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_V_TVALID : in STD_LOGIC;
    in0_V_V_TREADY : out STD_LOGIC;
    in0_V_V_TDATA : in STD_LOGIC_VECTOR ( 511 downto 0 );
    out_V_V_TVALID : out STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 511 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1_0,StreamingMaxPool_Batch_1_StreamingMaxPool_Batch_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "StreamingMaxPool_Batch_1_StreamingMaxPool_Batch_1,Vivado 2020.1.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "4'b1000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V_V:out_V_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V_V TVALID";
  attribute X_INTERFACE_INFO of out_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V_V TREADY";
  attribute X_INTERFACE_INFO of out_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_V_TDATA : signal is "XIL_INTERFACENAME in0_V_V, TDATA_NUM_BYTES 64, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_V_TDATA : signal is "XIL_INTERFACENAME out_V_V, TDATA_NUM_BYTES 64, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Batch_1
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_V_TDATA(511 downto 0) => in0_V_V_TDATA(511 downto 0),
      in0_V_V_TREADY => in0_V_V_TREADY,
      in0_V_V_TVALID => in0_V_V_TVALID,
      out_V_V_TDATA(511 downto 0) => out_V_V_TDATA(511 downto 0),
      out_V_V_TREADY => out_V_V_TREADY,
      out_V_V_TVALID => out_V_V_TVALID
    );
end STRUCTURE;
