
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004965    0.129122    0.049087    4.049087 ^ ena (in)
                                                         ena (net)
                      0.129122    0.000000    4.049087 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024163    0.432454    0.391621    4.440708 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.432458    0.000681    4.441389 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.030234    0.400791    0.258118    4.699507 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.400792    0.000913    4.700421 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005313    0.452869    0.335481    5.035902 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.452869    0.000073    5.035975 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.035975   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025132    0.136166    0.062856   20.062857 ^ clk (in)
                                                         clk (net)
                      0.136167    0.000000   20.062857 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048770    0.113971    0.250720   20.313578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113973    0.000968   20.314545 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025063    0.093061    0.230280   20.544825 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093061    0.000291   20.545116 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295116   clock uncertainty
                                  0.000000   20.295116   clock reconvergence pessimism
                                 -0.362305   19.932814   library setup time
                                             19.932814   data required time
---------------------------------------------------------------------------------------------
                                             19.932814   data required time
                                             -5.035975   data arrival time
---------------------------------------------------------------------------------------------
                                             14.896839   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004965    0.129122    0.049087    4.049087 ^ ena (in)
                                                         ena (net)
                      0.129122    0.000000    4.049087 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024163    0.432454    0.391621    4.440708 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.432458    0.000681    4.441389 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.030234    0.400791    0.258118    4.699507 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.400791    0.000663    4.700170 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007724    0.361166    0.306232    5.006402 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.361166    0.000181    5.006583 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.006583   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025132    0.136166    0.062856   20.062857 ^ clk (in)
                                                         clk (net)
                      0.136167    0.000000   20.062857 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048770    0.113971    0.250720   20.313578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113973    0.000968   20.314545 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025063    0.093061    0.230280   20.544825 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093062    0.000448   20.545273 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295273   clock uncertainty
                                  0.000000   20.295273   clock reconvergence pessimism
                                 -0.348020   19.947254   library setup time
                                             19.947254   data required time
---------------------------------------------------------------------------------------------
                                             19.947254   data required time
                                             -5.006583   data arrival time
---------------------------------------------------------------------------------------------
                                             14.940670   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006199    0.148830    0.060956    4.060956 ^ rst_n (in)
                                                         rst_n (net)
                      0.148830    0.000000    4.060956 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033501    0.588005    0.486234    4.547190 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.588005    0.000461    4.547651 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.083445    0.376252    0.521329    5.068980 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.376254    0.001358    5.070339 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078565    0.354592    0.470600    5.540938 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.354613    0.002279    5.543217 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.543217   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025132    0.136166    0.062856   20.062857 ^ clk (in)
                                                         clk (net)
                      0.136167    0.000000   20.062857 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048770    0.113971    0.250720   20.313578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113973    0.000968   20.314545 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025063    0.093061    0.230280   20.544825 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093062    0.000421   20.545246 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295246   clock uncertainty
                                  0.000000   20.295246   clock reconvergence pessimism
                                  0.205499   20.500746   library recovery time
                                             20.500746   data required time
---------------------------------------------------------------------------------------------
                                             20.500746   data required time
                                             -5.543217   data arrival time
---------------------------------------------------------------------------------------------
                                             14.957529   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006199    0.148830    0.060956    4.060956 ^ rst_n (in)
                                                         rst_n (net)
                      0.148830    0.000000    4.060956 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033501    0.588005    0.486234    4.547190 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.588005    0.000461    4.547651 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.083445    0.376252    0.521329    5.068980 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.376254    0.001358    5.070339 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078565    0.354592    0.470600    5.540938 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.354611    0.002160    5.543098 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.543098   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025132    0.136166    0.062856   20.062857 ^ clk (in)
                                                         clk (net)
                      0.136167    0.000000   20.062857 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048770    0.113971    0.250720   20.313578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113973    0.000968   20.314545 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025063    0.093061    0.230280   20.544825 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093061    0.000291   20.545116 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295116   clock uncertainty
                                  0.000000   20.295116   clock reconvergence pessimism
                                  0.205499   20.500616   library recovery time
                                             20.500616   data required time
---------------------------------------------------------------------------------------------
                                             20.500616   data required time
                                             -5.543098   data arrival time
---------------------------------------------------------------------------------------------
                                             14.957519   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006199    0.148830    0.060956    4.060956 ^ rst_n (in)
                                                         rst_n (net)
                      0.148830    0.000000    4.060956 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033501    0.588005    0.486234    4.547190 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.588005    0.000461    4.547651 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.083445    0.376252    0.521329    5.068980 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.376254    0.001358    5.070339 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078565    0.354592    0.470600    5.540938 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.354603    0.001786    5.542725 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.542725   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025132    0.136166    0.062856   20.062857 ^ clk (in)
                                                         clk (net)
                      0.136167    0.000000   20.062857 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048770    0.113971    0.250720   20.313578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113973    0.000968   20.314545 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025063    0.093061    0.230280   20.544825 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093062    0.000403   20.545229 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295229   clock uncertainty
                                  0.000000   20.295229   clock reconvergence pessimism
                                  0.205500   20.500729   library recovery time
                                             20.500729   data required time
---------------------------------------------------------------------------------------------
                                             20.500729   data required time
                                             -5.542725   data arrival time
---------------------------------------------------------------------------------------------
                                             14.958005   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006199    0.148830    0.060956    4.060956 ^ rst_n (in)
                                                         rst_n (net)
                      0.148830    0.000000    4.060956 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033501    0.588005    0.486234    4.547190 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.588005    0.000461    4.547651 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.083445    0.376252    0.521329    5.068980 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.376254    0.001358    5.070339 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078565    0.354592    0.470600    5.540938 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.354594    0.001155    5.542094 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.542094   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025132    0.136166    0.062856   20.062857 ^ clk (in)
                                                         clk (net)
                      0.136167    0.000000   20.062857 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048770    0.113971    0.250720   20.313578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113973    0.000968   20.314545 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025063    0.093061    0.230280   20.544825 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093061    0.000298   20.545124 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295124   clock uncertainty
                                  0.000000   20.295124   clock reconvergence pessimism
                                  0.205502   20.500626   library recovery time
                                             20.500626   data required time
---------------------------------------------------------------------------------------------
                                             20.500626   data required time
                                             -5.542094   data arrival time
---------------------------------------------------------------------------------------------
                                             14.958532   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004965    0.129122    0.049087    4.049087 ^ ena (in)
                                                         ena (net)
                      0.129122    0.000000    4.049087 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024163    0.432454    0.391621    4.440708 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.432458    0.000681    4.441389 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.030234    0.400791    0.258118    4.699507 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.400791    0.000218    4.699726 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005239    0.296531    0.265244    4.964970 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.296531    0.000108    4.965078 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.965078   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025132    0.136166    0.062856   20.062857 ^ clk (in)
                                                         clk (net)
                      0.136167    0.000000   20.062857 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048770    0.113971    0.250720   20.313578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113973    0.000968   20.314545 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025063    0.093061    0.230280   20.544825 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093062    0.000421   20.545246 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295246   clock uncertainty
                                  0.000000   20.295246   clock reconvergence pessimism
                                 -0.337007   19.958241   library setup time
                                             19.958241   data required time
---------------------------------------------------------------------------------------------
                                             19.958241   data required time
                                             -4.965078   data arrival time
---------------------------------------------------------------------------------------------
                                             14.993163   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004965    0.129122    0.049087    4.049087 ^ ena (in)
                                                         ena (net)
                      0.129122    0.000000    4.049087 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024163    0.432454    0.391621    4.440708 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.432458    0.000681    4.441389 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.030234    0.400791    0.258118    4.699507 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.400792    0.000893    4.700400 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004218    0.270303    0.247326    4.947726 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.270303    0.000082    4.947808 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.947808   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025132    0.136166    0.062856   20.062857 ^ clk (in)
                                                         clk (net)
                      0.136167    0.000000   20.062857 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048770    0.113971    0.250720   20.313578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113973    0.000968   20.314545 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025063    0.093061    0.230280   20.544825 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093061    0.000298   20.545124 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295124   clock uncertainty
                                  0.000000   20.295124   clock reconvergence pessimism
                                 -0.332135   19.962990   library setup time
                                             19.962990   data required time
---------------------------------------------------------------------------------------------
                                             19.962990   data required time
                                             -4.947808   data arrival time
---------------------------------------------------------------------------------------------
                                             15.015182   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004965    0.129122    0.049087    4.049087 ^ ena (in)
                                                         ena (net)
                      0.129122    0.000000    4.049087 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024163    0.432454    0.391621    4.440708 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.432458    0.000681    4.441389 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.030234    0.400791    0.258118    4.699507 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.400791    0.000558    4.700065 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004230    0.277293    0.235141    4.935206 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.277293    0.000083    4.935290 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.935290   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025132    0.136166    0.062856   20.062857 ^ clk (in)
                                                         clk (net)
                      0.136167    0.000000   20.062857 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048770    0.113971    0.250720   20.313578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113973    0.000968   20.314545 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025063    0.093061    0.230280   20.544825 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093062    0.000403   20.545229 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295229   clock uncertainty
                                  0.000000   20.295229   clock reconvergence pessimism
                                 -0.333434   19.961796   library setup time
                                             19.961796   data required time
---------------------------------------------------------------------------------------------
                                             19.961796   data required time
                                             -4.935290   data arrival time
---------------------------------------------------------------------------------------------
                                             15.026506   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004965    0.129122    0.049087    4.049087 ^ ena (in)
                                                         ena (net)
                      0.129122    0.000000    4.049087 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024163    0.432454    0.391621    4.440708 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.432454    0.000432    4.441140 ^ _214_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003816    0.141409    0.320418    4.761558 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.141409    0.000042    4.761600 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.761600   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025132    0.136166    0.062856   20.062857 ^ clk (in)
                                                         clk (net)
                      0.136167    0.000000   20.062857 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048770    0.113971    0.250720   20.313578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113974    0.000995   20.314571 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.024184    0.092262    0.229551   20.544123 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092262    0.000343   20.544466 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.294468   clock uncertainty
                                  0.000000   20.294468   clock reconvergence pessimism
                                 -0.308368   19.986099   library setup time
                                             19.986099   data required time
---------------------------------------------------------------------------------------------
                                             19.986099   data required time
                                             -4.761600   data arrival time
---------------------------------------------------------------------------------------------
                                             15.224500   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006199    0.148830    0.060956    4.060956 ^ rst_n (in)
                                                         rst_n (net)
                      0.148830    0.000000    4.060956 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033501    0.588005    0.486234    4.547190 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.588005    0.000461    4.547651 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.083445    0.376252    0.521329    5.068980 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.376257    0.001803    5.070784 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.070784   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025132    0.136166    0.062856   20.062857 ^ clk (in)
                                                         clk (net)
                      0.136167    0.000000   20.062857 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048770    0.113971    0.250720   20.313578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113974    0.000995   20.314571 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.024184    0.092262    0.229551   20.544123 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092262    0.000400   20.544523 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.294523   clock uncertainty
                                  0.000000   20.294523   clock reconvergence pessimism
                                  0.202036   20.496559   library recovery time
                                             20.496559   data required time
---------------------------------------------------------------------------------------------
                                             20.496559   data required time
                                             -5.070784   data arrival time
---------------------------------------------------------------------------------------------
                                             15.425776   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006199    0.148830    0.060956    4.060956 ^ rst_n (in)
                                                         rst_n (net)
                      0.148830    0.000000    4.060956 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033501    0.588005    0.486234    4.547190 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.588005    0.000461    4.547651 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.083445    0.376252    0.521329    5.068980 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.376254    0.001511    5.070491 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.070491   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025132    0.136166    0.062856   20.062857 ^ clk (in)
                                                         clk (net)
                      0.136167    0.000000   20.062857 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048770    0.113971    0.250720   20.313578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113974    0.000995   20.314571 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.024184    0.092262    0.229551   20.544123 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092262    0.000218   20.544342 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.294342   clock uncertainty
                                  0.000000   20.294342   clock reconvergence pessimism
                                  0.202036   20.496378   library recovery time
                                             20.496378   data required time
---------------------------------------------------------------------------------------------
                                             20.496378   data required time
                                             -5.070491   data arrival time
---------------------------------------------------------------------------------------------
                                             15.425887   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006199    0.148830    0.060956    4.060956 ^ rst_n (in)
                                                         rst_n (net)
                      0.148830    0.000000    4.060956 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033501    0.588005    0.486234    4.547190 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.588005    0.000461    4.547651 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.083445    0.376252    0.521329    5.068980 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.376255    0.001616    5.070596 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.070596   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025132    0.136166    0.062856   20.062857 ^ clk (in)
                                                         clk (net)
                      0.136167    0.000000   20.062857 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048770    0.113971    0.250720   20.313578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113974    0.000995   20.314571 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.024184    0.092262    0.229551   20.544123 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092262    0.000393   20.544516 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.294518   clock uncertainty
                                  0.000000   20.294518   clock reconvergence pessimism
                                  0.202036   20.496553   library recovery time
                                             20.496553   data required time
---------------------------------------------------------------------------------------------
                                             20.496553   data required time
                                             -5.070596   data arrival time
---------------------------------------------------------------------------------------------
                                             15.425958   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006199    0.148830    0.060956    4.060956 ^ rst_n (in)
                                                         rst_n (net)
                      0.148830    0.000000    4.060956 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033501    0.588005    0.486234    4.547190 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.588005    0.000461    4.547651 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.083445    0.376252    0.521329    5.068980 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.376254    0.001402    5.070383 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.070383   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025132    0.136166    0.062856   20.062857 ^ clk (in)
                                                         clk (net)
                      0.136167    0.000000   20.062857 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048770    0.113971    0.250720   20.313578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113974    0.000995   20.314571 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.024184    0.092262    0.229551   20.544123 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092262    0.000343   20.544466 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.294468   clock uncertainty
                                  0.000000   20.294468   clock reconvergence pessimism
                                  0.202036   20.496502   library recovery time
                                             20.496502   data required time
---------------------------------------------------------------------------------------------
                                             20.496502   data required time
                                             -5.070383   data arrival time
---------------------------------------------------------------------------------------------
                                             15.426122   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006199    0.148830    0.060956    4.060956 ^ rst_n (in)
                                                         rst_n (net)
                      0.148830    0.000000    4.060956 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033501    0.588005    0.486234    4.547190 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.588005    0.000461    4.547651 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.083445    0.376252    0.521329    5.068980 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.376254    0.001527    5.070507 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.070507   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025132    0.136166    0.062856   20.062857 ^ clk (in)
                                                         clk (net)
                      0.136167    0.000000   20.062857 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048770    0.113971    0.250720   20.313578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113973    0.000968   20.314545 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025063    0.093061    0.230280   20.544825 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093062    0.000448   20.545273 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295273   clock uncertainty
                                  0.000000   20.295273   clock reconvergence pessimism
                                  0.202148   20.497421   library recovery time
                                             20.497421   data required time
---------------------------------------------------------------------------------------------
                                             20.497421   data required time
                                             -5.070507   data arrival time
---------------------------------------------------------------------------------------------
                                             15.426913   slack (MET)



