{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System.qsys Computer_System.BAK.qsys " "Backing up file \"Computer_System.qsys\" to \"Computer_System.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1600539547029 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System/synthesis/Computer_System.v Computer_System.BAK.v " "Backing up file \"Computer_System/synthesis/Computer_System.v\" to \"Computer_System.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1600539547057 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys Computer_System.qsys " "Started upgrading IP component Qsys with file \"Computer_System.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1600539547058 ""}
{ "Info" "" "" "2020.09.19.13:19:35 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2020.09.19.13:19:35 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1600539575811 ""}
{ "Info" "" "" "2020.09.19.13:19:35 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2020.09.19.13:19:35 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1600539575819 ""}
{ "Info" "Computer_System_generation.rpt" "" "2020.09.19.13:20:02 Info: Saving generation log to C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System" {  } {  } 0 0 "2020.09.19.13:20:02 Info: Saving generation log to C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System" 0 0 "Shell" 0 -1 1600539602212 ""}
{ "Info" "" "" "2020.09.19.13:20:02 Info: Starting: Create simulation model" {  } {  } 0 0 "2020.09.19.13:20:02 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1600539602212 ""}
{ "Info" "" "" "2020.09.19.13:20:02 Info: qsys-generate \"C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2020.09.19.13:20:02 Info: qsys-generate \"C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1600539602216 ""}
{ "Info" "Computer_System.qsys" "" "2020.09.19.13:20:02 Info: Loading verilog" {  } {  } 0 0 "2020.09.19.13:20:02 Info: Loading verilog" 0 0 "Shell" 0 -1 1600539602243 ""}
{ "Info" "" "" "2020.09.19.13:20:02 Info: Reading input file" {  } {  } 0 0 "2020.09.19.13:20:02 Info: Reading input file" 0 0 "Shell" 0 -1 1600539602731 ""}
{ "Info" "" "" "2020.09.19.13:20:02 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:02 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1600539602734 ""}
{ "Info" "" "" "2020.09.19.13:20:02 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2020.09.19.13:20:02 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1600539602736 ""}
{ "Info" "" "" "2020.09.19.13:20:02 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 0 "2020.09.19.13:20:02 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" 0 0 "Shell" 0 -1 1600539602741 ""}
{ "Info" "" "" "2020.09.19.13:20:02 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2020.09.19.13:20:02 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1600539602741 ""}
{ "Info" "" "" "2020.09.19.13:20:02 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" {  } {  } 0 0 "2020.09.19.13:20:02 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1600539602741 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module Audio_Subsystem" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module Audio_Subsystem" 0 0 "Shell" 0 -1 1600539603779 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding Expansion_JP1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding Expansion_JP1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539603780 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module Expansion_JP1" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module Expansion_JP1" 0 0 "Shell" 0 -1 1600539603780 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding Expansion_JP2 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding Expansion_JP2 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539603780 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module Expansion_JP2" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module Expansion_JP2" 0 0 "Shell" 0 -1 1600539603781 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1600539603781 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module F2H_Mem_Window_00000000" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module F2H_Mem_Window_00000000" 0 0 "Shell" 0 -1 1600539603781 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1600539603782 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module F2H_Mem_Window_FF600000" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module F2H_Mem_Window_FF600000" 0 0 "Shell" 0 -1 1600539603782 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1600539603782 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module F2H_Mem_Window_FF800000" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module F2H_Mem_Window_FF800000" 0 0 "Shell" 0 -1 1600539603782 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539603783 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module HEX3_HEX0" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module HEX3_HEX0" 0 0 "Shell" 0 -1 1600539603783 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539603783 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module HEX5_HEX4" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module HEX5_HEX4" 0 0 "Shell" 0 -1 1600539603783 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1600539603783 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module Interval_Timer" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module Interval_Timer" 0 0 "Shell" 0 -1 1600539603784 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1600539603784 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module Interval_Timer_2" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module Interval_Timer_2" 0 0 "Shell" 0 -1 1600539603784 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1600539603784 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module Interval_Timer_2nd_Core" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module Interval_Timer_2nd_Core" 0 0 "Shell" 0 -1 1600539603785 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1600539603785 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module Interval_Timer_2nd_Core_2" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module Interval_Timer_2nd_Core_2" 0 0 "Shell" 0 -1 1600539603785 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding IrDA \[altera_up_avalon_irda 18.0\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding IrDA \[altera_up_avalon_irda 18.0\]" 0 0 "Shell" 0 -1 1600539603785 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module IrDA" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module IrDA" 0 0 "Shell" 0 -1 1600539603785 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1600539603786 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module JTAG_UART" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module JTAG_UART" 0 0 "Shell" 0 -1 1600539603786 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1600539603786 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module JTAG_UART_2nd_Core" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module JTAG_UART_2nd_Core" 0 0 "Shell" 0 -1 1600539603786 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1600539603787 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module JTAG_UART_for_ARM_0" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module JTAG_UART_for_ARM_0" 0 0 "Shell" 0 -1 1600539603787 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1600539603787 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module JTAG_UART_for_ARM_1" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module JTAG_UART_for_ARM_1" 0 0 "Shell" 0 -1 1600539603788 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1600539603788 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module JTAG_to_FPGA_Bridge" 0 0 "Shell" 0 -1 1600539603788 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1600539603789 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module JTAG_to_HPS_Bridge" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module JTAG_to_HPS_Bridge" 0 0 "Shell" 0 -1 1600539603789 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding LEDs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539603789 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module LEDs" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module LEDs" 0 0 "Shell" 0 -1 1600539603789 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding Nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding Nios2 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1600539603790 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module Nios2" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module Nios2" 0 0 "Shell" 0 -1 1600539603790 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1600539603791 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module Nios2_2nd_Core" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module Nios2_2nd_Core" 0 0 "Shell" 0 -1 1600539603791 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" 0 0 "Shell" 0 -1 1600539603793 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module Nios2_Floating_Point" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module Nios2_Floating_Point" 0 0 "Shell" 0 -1 1600539603793 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\]" 0 0 "Shell" 0 -1 1600539603794 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module Nios2_Floating_Point_2nd_Core" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module Nios2_Floating_Point_2nd_Core" 0 0 "Shell" 0 -1 1600539603794 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1600539603794 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1600539603795 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding PS2_Port \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding PS2_Port \[altera_up_avalon_ps2 18.0\]" 0 0 "Shell" 0 -1 1600539603795 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module PS2_Port" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module PS2_Port" 0 0 "Shell" 0 -1 1600539603795 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\]" 0 0 "Shell" 0 -1 1600539603796 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module PS2_Port_Dual" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module PS2_Port_Dual" 0 0 "Shell" 0 -1 1600539603796 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1600539603797 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1600539603797 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539603797 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module Pushbuttons" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module Pushbuttons" 0 0 "Shell" 0 -1 1600539603798 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1600539603798 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1600539603798 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539603799 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1600539603799 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1600539603800 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module SysID" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module SysID" 0 0 "Shell" 0 -1 1600539603800 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1600539603800 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1600539603800 ""}
{ "Info" "" "" "2020.09.19.13:20:03 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2020.09.19.13:20:03 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1600539603801 ""}
{ "Info" "" "" "2020.09.19.13:20:04 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2020.09.19.13:20:04 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1600539604849 ""}
{ "Info" "" "" "2020.09.19.13:20:04 Info: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2020.09.19.13:20:04 Info: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1600539604850 ""}
{ "Info" "" "" "2020.09.19.13:20:04 Info: Parameterizing module Video_In_DMA_Addr_Translation" {  } {  } 0 0 "2020.09.19.13:20:04 Info: Parameterizing module Video_In_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1600539604850 ""}
{ "Info" "" "" "2020.09.19.13:20:04 Info: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\]" {  } {  } 0 0 "2020.09.19.13:20:04 Info: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1600539604850 ""}
{ "Info" "" "" "2020.09.19.13:20:05 Info: Parameterizing module Video_In_Subsystem" {  } {  } 0 0 "2020.09.19.13:20:05 Info: Parameterizing module Video_In_Subsystem" 0 0 "Shell" 0 -1 1600539605889 ""}
{ "Info" "" "" "2020.09.19.13:20:05 Info: Building connections" {  } {  } 0 0 "2020.09.19.13:20:05 Info: Building connections" 0 0 "Shell" 0 -1 1600539605889 ""}
{ "Info" "" "" "2020.09.19.13:20:05 Info: Parameterizing connections" {  } {  } 0 0 "2020.09.19.13:20:05 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1600539605892 ""}
{ "Info" "" "" "2020.09.19.13:20:05 Info: Validating" {  } {  } 0 0 "2020.09.19.13:20:05 Info: Validating" 0 0 "Shell" 0 -1 1600539605895 ""}
{ "Info" "" "" "2020.09.19.13:20:15 Info: Done reading input file" {  } {  } 0 0 "2020.09.19.13:20:15 Info: Done reading input file" 0 0 "Shell" 0 -1 1600539615467 ""}
{ "Info" "" "" "2020.09.19.13:20:21 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.09.19.13:20:21 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1600539621232 ""}
{ "Info" "" "" "2020.09.19.13:20:21 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.09.19.13:20:21 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1600539621232 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.09.19.13:20:21 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2020.09.19.13:20:21 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1600539621232 ""}
{ "Warning" "" "" "2020.09.19.13:20:21 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.09.19.13:20:21 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1600539621233 ""}
{ "Warning" "" "" "2020.09.19.13:20:21 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.09.19.13:20:21 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1600539621233 ""}
{ "Warning" "" "" "2020.09.19.13:20:21 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2020.09.19.13:20:21 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1600539621234 ""}
{ "Info" "" "" "2020.09.19.13:20:21 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2020.09.19.13:20:21 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1600539621234 ""}
{ "Info" "" "" "2020.09.19.13:20:21 Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.09.19.13:20:21 Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1600539621235 ""}
{ "Info" "" "" "2020.09.19.13:20:21 Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.09.19.13:20:21 Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1600539621235 ""}
{ "Info" "" "" "2020.09.19.13:20:21 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2020.09.19.13:20:21 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1600539621235 ""}
{ "Info" "" "" "2020.09.19.13:20:21 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 0 "2020.09.19.13:20:21 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1600539621236 ""}
{ "Info" "" "" "2020.09.19.13:20:21 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 0 "2020.09.19.13:20:21 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" 0 0 "Shell" 0 -1 1600539621236 ""}
{ "Error" "" "" "2020.09.19.13:20:21 Error: Computer_System.VGA_Subsystem.VGA_PLL: \"Video In Device\" (camera) \"5MP Digital Camera\" is out of range: \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\"" {  } {  } 0 0 "2020.09.19.13:20:21 Error: Computer_System.VGA_Subsystem.VGA_PLL: \"Video In Device\" (camera) \"5MP Digital Camera\" is out of range: \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\"" 0 0 "Shell" 0 -1 1600539621237 ""}
{ "Error" "MTL2 Modules"" "" "2020.09.19.13:20:21 Error: Computer_System.VGA_Subsystem.VGA_PLL: \"LCD Device\" (lcd) \"7\" LCD on VEEK-MT and MTL Module\" is out of range: \"2.4\" LCD on LT24\", \"4.3\" LCD (TRDB_LTM)\", \"8\" LCD on TPad/VEEK\", \"7\" LCD on VEEK-MT and MTL" {  } {  } 0 0 "2020.09.19.13:20:21 Error: Computer_System.VGA_Subsystem.VGA_PLL: \"LCD Device\" (lcd) \"7\" LCD on VEEK-MT and MTL Module\" is out of range: \"2.4\" LCD on LT24\", \"4.3\" LCD (TRDB_LTM)\", \"8\" LCD on TPad/VEEK\", \"7\" LCD on VEEK-MT and MTL" 0 0 "Shell" 0 -1 1600539621237 ""}
{ "Info" "" "" "2020.09.19.13:20:21 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2020.09.19.13:20:21 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1600539621237 ""}
{ "Warning" "" "" "2020.09.19.13:20:21 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2020.09.19.13:20:21 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1600539621237 ""}
{ "Warning" "" "" "2020.09.19.13:20:21 Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2020.09.19.13:20:21 Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1600539621239 ""}
{ "Warning" "" "" "2020.09.19.13:20:21 Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2020.09.19.13:20:21 Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1600539621239 ""}
{ "Warning" "" "" "2020.09.19.13:20:21 Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2020.09.19.13:20:21 Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1600539621239 ""}
{ "Info" "" "" "2020.09.19.13:20:22 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" {  } {  } 0 0 "2020.09.19.13:20:22 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1600539622480 ""}
{ "Info" "" "" "2020.09.19.13:20:35 Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2020.09.19.13:20:35 Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1600539635084 ""}
{ "Warning" "" "" "2020.09.19.13:20:35 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2020.09.19.13:20:35 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1600539635650 ""}
{ "Warning" "" "" "2020.09.19.13:20:35 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2020.09.19.13:20:35 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1600539635651 ""}
{ "Warning" "" "" "2020.09.19.13:20:35 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.09.19.13:20:35 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1600539635651 ""}
{ "Warning" "" "" "2020.09.19.13:20:35 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.09.19.13:20:35 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1600539635651 ""}
{ "Info" "" "" "2020.09.19.13:20:44 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2020.09.19.13:20:44 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1600539644547 ""}
{ "Info" "" "" "2020.09.19.13:20:45 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.09.19.13:20:45 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1600539645077 ""}
{ "Info" "" "" "2020.09.19.13:20:45 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.09.19.13:20:45 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1600539645463 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.09.19.13:20:45 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2020.09.19.13:20:45 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1600539645465 ""}
{ "Warning" "" "" "2020.09.19.13:20:45 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.09.19.13:20:45 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1600539645466 ""}
{ "Warning" "" "" "2020.09.19.13:20:45 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.09.19.13:20:45 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1600539645466 ""}
{ "Info" "" "" "2020.09.19.13:20:48 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2020.09.19.13:20:48 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1600539648419 ""}
{ "Info" "" "" "2020.09.19.13:20:48 Info: AV_Config: Starting Generation of Audio and Video Config" {  } {  } 0 0 "2020.09.19.13:20:48 Info: AV_Config: Starting Generation of Audio and Video Config" 0 0 "Shell" 0 -1 1600539648420 ""}
{ "Info" "" "" "2020.09.19.13:20:48 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" {  } {  } 0 0 "2020.09.19.13:20:48 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" 0 0 "Shell" 0 -1 1600539648564 ""}
{ "Info" "" "" "2020.09.19.13:20:50 Info: Audio_Subsystem: \"Computer_System\" instantiated Audio_Subsystem \"Audio_Subsystem\"" {  } {  } 0 0 "2020.09.19.13:20:50 Info: Audio_Subsystem: \"Computer_System\" instantiated Audio_Subsystem \"Audio_Subsystem\"" 0 0 "Shell" 0 -1 1600539650691 ""}
{ "Info" "" "" "2020.09.19.13:20:50 Info: F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\"" {  } {  } 0 0 "2020.09.19.13:20:50 Info: F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\"" 0 0 "Shell" 0 -1 1600539650702 ""}
{ "Info" "" "" "2020.09.19.13:20:50 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2020.09.19.13:20:50 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1600539650707 ""}
{ "Info" "  ]" "" "2020.09.19.13:20:50 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0004_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0004_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0004_HEX3_HEX0_gen" {  } {  } 0 0 "2020.09.19.13:20:50 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0004_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0004_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0004_HEX3_HEX0_gen" 0 0 "Shell" 0 -1 1600539650708 ""}
{ "Info" "" "" "2020.09.19.13:20:51 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2020.09.19.13:20:51 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1600539651383 ""}
{ "Info" "" "" "2020.09.19.13:20:51 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" {  } {  } 0 0 "2020.09.19.13:20:51 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" 0 0 "Shell" 0 -1 1600539651390 ""}
{ "Info" "" "" "2020.09.19.13:20:51 Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 0 "2020.09.19.13:20:51 Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'" 0 0 "Shell" 0 -1 1600539651393 ""}
{ "Info" "  ]" "" "2020.09.19.13:20:51 Info: LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0005_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0005_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0005_LEDs_gen" {  } {  } 0 0 "2020.09.19.13:20:51 Info: LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0005_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0005_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0005_LEDs_gen" 0 0 "Shell" 0 -1 1600539651393 ""}
{ "Info" "" "" "2020.09.19.13:20:51 Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 0 "2020.09.19.13:20:51 Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'" 0 0 "Shell" 0 -1 1600539651559 ""}
{ "Info" "" "" "2020.09.19.13:20:51 Info: LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 0 "2020.09.19.13:20:51 Info: LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" 0 0 "Shell" 0 -1 1600539651566 ""}
{ "Info" "" "" "2020.09.19.13:20:51 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2020.09.19.13:20:51 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1600539651572 ""}
{ "Info" "  ]" "" "2020.09.19.13:20:51 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0006_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0006_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0006_Onchip_SRAM_gen" {  } {  } 0 0 "2020.09.19.13:20:51 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0006_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0006_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0006_Onchip_SRAM_gen" 0 0 "Shell" 0 -1 1600539651572 ""}
{ "Info" "" "" "2020.09.19.13:20:52 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2020.09.19.13:20:52 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1600539652630 ""}
{ "Info" "" "" "2020.09.19.13:20:52 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2020.09.19.13:20:52 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1600539652649 ""}
{ "Info" "" "" "2020.09.19.13:20:52 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" {  } {  } 0 0 "2020.09.19.13:20:52 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" 0 0 "Shell" 0 -1 1600539652661 ""}
{ "Info" "" "" "2020.09.19.13:20:52 Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 0 "2020.09.19.13:20:52 Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" 0 0 "Shell" 0 -1 1600539652666 ""}
{ "Info" "  ]" "" "2020.09.19.13:20:52 Info: Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0008_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0008_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0008_Pushbuttons_gen" {  } {  } 0 0 "2020.09.19.13:20:52 Info: Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0008_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0008_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0008_Pushbuttons_gen" 0 0 "Shell" 0 -1 1600539652666 ""}
{ "Info" "" "" "2020.09.19.13:20:52 Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 0 "2020.09.19.13:20:52 Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" 0 0 "Shell" 0 -1 1600539652871 ""}
{ "Info" "" "" "2020.09.19.13:20:52 Info: Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" {  } {  } 0 0 "2020.09.19.13:20:52 Info: Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" 0 0 "Shell" 0 -1 1600539652883 ""}
{ "Info" "" "" "2020.09.19.13:20:52 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2020.09.19.13:20:52 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1600539652887 ""}
{ "Info" "  ]" "" "2020.09.19.13:20:52 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0009_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0009_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0009_SDRAM_gen" {  } {  } 0 0 "2020.09.19.13:20:52 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0009_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0009_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0009_SDRAM_gen" 0 0 "Shell" 0 -1 1600539652887 ""}
{ "Info" "" "" "2020.09.19.13:20:53 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2020.09.19.13:20:53 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1600539653284 ""}
{ "Info" "" "" "2020.09.19.13:20:53 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2020.09.19.13:20:53 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1600539653297 ""}
{ "Info" "" "" "2020.09.19.13:20:53 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2020.09.19.13:20:53 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1600539653302 ""}
{ "Info" "  ]" "" "2020.09.19.13:20:53 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0010_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0010_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0010_Slider_Switches_gen" {  } {  } 0 0 "2020.09.19.13:20:53 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0010_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0010_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0010_Slider_Switches_gen" 0 0 "Shell" 0 -1 1600539653303 ""}
{ "Info" "" "" "2020.09.19.13:20:53 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2020.09.19.13:20:53 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1600539653467 ""}
{ "Info" "" "" "2020.09.19.13:20:53 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 0 "2020.09.19.13:20:53 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" 0 0 "Shell" 0 -1 1600539653474 ""}
{ "Info" "" "" "2020.09.19.13:20:53 Info: SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 0 "2020.09.19.13:20:53 Info: SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\"" 0 0 "Shell" 0 -1 1600539653482 ""}
{ "Info" "" "" "2020.09.19.13:20:54 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2020.09.19.13:20:54 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1600539654669 ""}
{ "Info" "" "" "2020.09.19.13:20:56 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" {  } {  } 0 0 "2020.09.19.13:20:56 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" 0 0 "Shell" 0 -1 1600539656812 ""}
{ "Info" "" "" "2020.09.19.13:20:59 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.09.19.13:20:59 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1600539659385 ""}
{ "Info" "" "" "2020.09.19.13:21:03 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:21:03 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539663170 ""}
{ "Info" "" "" "2020.09.19.13:21:03 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:21:03 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539663688 ""}
{ "Info" "" "" "2020.09.19.13:21:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:21:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539664156 ""}
{ "Info" "" "" "2020.09.19.13:21:04 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:21:04 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539664628 ""}
{ "Info" "" "" "2020.09.19.13:21:07 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.09.19.13:21:07 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1600539667156 ""}
{ "Info" "" "" "2020.09.19.13:21:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:21:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539673006 ""}
{ "Info" "" "" "2020.09.19.13:21:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:21:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539673503 ""}
{ "Info" "" "" "2020.09.19.13:21:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:21:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539673997 ""}
{ "Info" "" "" "2020.09.19.13:21:14 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:21:14 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539674496 ""}
{ "Info" "" "" "2020.09.19.13:21:15 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:21:15 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539675017 ""}
{ "Info" "" "" "2020.09.19.13:21:15 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:21:15 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539675516 ""}
{ "Info" "" "" "2020.09.19.13:21:16 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:21:16 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539676007 ""}
{ "Info" "" "" "2020.09.19.13:21:16 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:21:16 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539676549 ""}
{ "Info" "" "" "2020.09.19.13:21:17 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:21:17 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539677074 ""}
{ "Info" "" "" "2020.09.19.13:21:22 Info: mm_interconnect_2: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2020.09.19.13:21:22 Info: mm_interconnect_2: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1600539682157 ""}
{ "Info" "" "" "2020.09.19.13:21:23 Info: mm_interconnect_3: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2020.09.19.13:21:23 Info: mm_interconnect_3: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1600539683607 ""}
{ "Info" "" "" "2020.09.19.13:21:23 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.09.19.13:21:23 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1600539683630 ""}
{ "Info" "" "" "2020.09.19.13:21:23 Info: irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2020.09.19.13:21:23 Info: irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1600539683632 ""}
{ "Info" "" "" "2020.09.19.13:21:23 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.09.19.13:21:23 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1600539683654 ""}
{ "Info" "" "" "2020.09.19.13:21:23 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.09.19.13:21:23 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1600539683781 ""}
{ "Info" "" "" "2020.09.19.13:21:24 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.09.19.13:21:24 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1600539684774 ""}
{ "Info" "" "" "2020.09.19.13:21:24 Info: Audio: Starting Generation of Audio Controller" {  } {  } 0 0 "2020.09.19.13:21:24 Info: Audio: Starting Generation of Audio Controller" 0 0 "Shell" 0 -1 1600539684775 ""}
{ "Info" "" "" "2020.09.19.13:21:24 Info: Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\"" {  } {  } 0 0 "2020.09.19.13:21:24 Info: Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\"" 0 0 "Shell" 0 -1 1600539684833 ""}
{ "Info" "" "" "2020.09.19.13:21:26 Info: Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\"" {  } {  } 0 0 "2020.09.19.13:21:26 Info: Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\"" 0 0 "Shell" 0 -1 1600539686013 ""}
{ "Info" "" "" "2020.09.19.13:21:26 Info: sys_pll: Generating simgen model" {  } {  } 0 0 "2020.09.19.13:21:26 Info: sys_pll: Generating simgen model" 0 0 "Shell" 0 -1 1600539686041 ""}
{ "Info" "Computer_System_System_PLL_sys_pll.v Line: 88\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "2"\n    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "-3000 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4784 megabytes\n    Info: Processing ended: Sat Sep 19 13:21:42 2020\n    Info: Elapsed time: 00:00:13\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4655 megabytes\n    Info: Processing ended: Sat Sep 19 13:21:42 2020\n    Info: Elapsed time: 00:00:14\n    Info: Total CPU time (on all processors): 00:00:01" "" "2020.09.19.13:21:44 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Sat Sep 19 13:21:28 2020\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Sat Sep 19 13:21:29 2020\nInfo: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_system_pll_sys_pll.v\n    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0017_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0017_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0017_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0017_sys_pll_gen" {  } {  } 0 0 "2020.09.19.13:21:44 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Sat Sep 19 13:21:28 2020\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Sat Sep 19 13:21:29 2020\nInfo: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_system_pll_sys_pll.v\n    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0017_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0017_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0017_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0017_sys_pll_gen" 0 0 "Shell" 0 -1 1600539704048 ""}
{ "Info" "" "" "2020.09.19.13:21:44 Info: sys_pll: Simgen was successful" {  } {  } 0 0 "2020.09.19.13:21:44 Info: sys_pll: Simgen was successful" 0 0 "Shell" 0 -1 1600539704050 ""}
{ "Info" "" "" "2020.09.19.13:21:44 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2020.09.19.13:21:44 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1600539704057 ""}
{ "Info" "" "" "2020.09.19.13:21:44 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2020.09.19.13:21:44 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1600539704064 ""}
{ "Info" "" "" "2020.09.19.13:21:44 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender" {  } {  } 0 0 "2020.09.19.13:21:44 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender" 0 0 "Shell" 0 -1 1600539704065 ""}
{ "Info" "" "" "2020.09.19.13:21:44 Info: VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" {  } {  } 0 0 "2020.09.19.13:21:44 Info: VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" 0 0 "Shell" 0 -1 1600539704099 ""}
{ "Info" "" "" "2020.09.19.13:21:44 Info: VGA_Char_Buffer: Starting Generation of Character Buffer" {  } {  } 0 0 "2020.09.19.13:21:44 Info: VGA_Char_Buffer: Starting Generation of Character Buffer" 0 0 "Shell" 0 -1 1600539704100 ""}
{ "Info" "" "" "2020.09.19.13:21:44 Info: VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" {  } {  } 0 0 "2020.09.19.13:21:44 Info: VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" 0 0 "Shell" 0 -1 1600539704145 ""}
{ "Info" "" "" "2020.09.19.13:21:44 Info: VGA_Controller: Starting Generation of VGA Controller" {  } {  } 0 0 "2020.09.19.13:21:44 Info: VGA_Controller: Starting Generation of VGA Controller" 0 0 "Shell" 0 -1 1600539704148 ""}
{ "Info" "" "" "2020.09.19.13:21:44 Info: VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" {  } {  } 0 0 "2020.09.19.13:21:44 Info: VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" 0 0 "Shell" 0 -1 1600539704187 ""}
{ "Info" "" "" "2020.09.19.13:21:44 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 0 "2020.09.19.13:21:44 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" 0 0 "Shell" 0 -1 1600539704188 ""}
{ "Info" "" "" "2020.09.19.13:21:44 Info: VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" {  } {  } 0 0 "2020.09.19.13:21:44 Info: VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" 0 0 "Shell" 0 -1 1600539704207 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" 0 0 "Shell" 0 -1 1600539705381 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" {  } {  } 0 0 "2020.09.19.13:21:45 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" 0 0 "Shell" 0 -1 1600539705383 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" 0 0 "Shell" 0 -1 1600539705417 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 0 "2020.09.19.13:21:45 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" 0 0 "Shell" 0 -1 1600539705418 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" 0 0 "Shell" 0 -1 1600539705443 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 0 "2020.09.19.13:21:45 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" 0 0 "Shell" 0 -1 1600539705444 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" 0 0 "Shell" 0 -1 1600539705470 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: F2H_Mem_Window_00000000_expanded_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"F2H_Mem_Window_00000000_expanded_master_translator\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: F2H_Mem_Window_00000000_expanded_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"F2H_Mem_Window_00000000_expanded_master_translator\"" 0 0 "Shell" 0 -1 1600539705478 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: F2H_Mem_Window_00000000_expanded_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"F2H_Mem_Window_00000000_expanded_master_agent\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: F2H_Mem_Window_00000000_expanded_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"F2H_Mem_Window_00000000_expanded_master_agent\"" 0 0 "Shell" 0 -1 1600539705486 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1600539705517 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1600539705538 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1600539705552 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: F2H_Mem_Window_00000000_expanded_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"F2H_Mem_Window_00000000_expanded_master_limiter\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: F2H_Mem_Window_00000000_expanded_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"F2H_Mem_Window_00000000_expanded_master_limiter\"" 0 0 "Shell" 0 -1 1600539705573 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539705583 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1600539705592 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1600539705614 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1600539705618 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1600539705626 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539705633 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1600539705643 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539705650 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539705656 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: VGA_Subsystem_char_buffer_slave_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"VGA_Subsystem_char_buffer_slave_translator\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: VGA_Subsystem_char_buffer_slave_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"VGA_Subsystem_char_buffer_slave_translator\"" 0 0 "Shell" 0 -1 1600539705663 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1600539705671 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539705672 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: VGA_Subsystem_char_buffer_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"VGA_Subsystem_char_buffer_slave_agent\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: VGA_Subsystem_char_buffer_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"VGA_Subsystem_char_buffer_slave_agent\"" 0 0 "Shell" 0 -1 1600539705681 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539705682 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: VGA_Subsystem_char_buffer_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"VGA_Subsystem_char_buffer_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: VGA_Subsystem_char_buffer_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"VGA_Subsystem_char_buffer_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1600539705684 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539705684 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1600539705697 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1600539705711 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1600539705726 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1600539705739 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1600539705754 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1600539705767 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: VGA_Subsystem_char_buffer_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"VGA_Subsystem_char_buffer_slave_burst_adapter\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: VGA_Subsystem_char_buffer_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"VGA_Subsystem_char_buffer_slave_burst_adapter\"" 0 0 "Shell" 0 -1 1600539705828 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539705832 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539705834 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1600539705836 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1600539705839 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1600539705848 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539705849 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1600539705856 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539705857 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1600539705865 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539705865 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: cmd_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: cmd_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" 0 0 "Shell" 0 -1 1600539705872 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539705873 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1600539705876 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1600539705879 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1600539705883 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: rsp_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: rsp_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" 0 0 "Shell" 0 -1 1600539705886 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1600539705894 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539705894 ""}
{ "Info" "" "" "2020.09.19.13:21:45 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2020.09.19.13:21:45 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1600539705902 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539705902 ""}
{ "Info" "" "" "2020.09.19.13:21:46 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.09.19.13:21:46 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1600539706854 ""}
{ "Info" "" "" "2020.09.19.13:21:47 Info: avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2020.09.19.13:21:47 Info: avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1600539707803 ""}
{ "Info" "" "" "2020.09.19.13:21:48 Info: avalon_st_adapter_002: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 0 "2020.09.19.13:21:48 Info: avalon_st_adapter_002: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" 0 0 "Shell" 0 -1 1600539708750 ""}
{ "Info" "" "" "2020.09.19.13:21:48 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.09.19.13:21:48 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1600539708766 ""}
{ "Info" "" "" "2020.09.19.13:21:48 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.09.19.13:21:48 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1600539708780 ""}
{ "Info" "" "" "2020.09.19.13:21:48 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.09.19.13:21:48 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1600539708784 ""}
{ "Info" "" "" "2020.09.19.13:21:48 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.09.19.13:21:48 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1600539708792 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539708792 ""}
{ "Info" "" "" "2020.09.19.13:21:48 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.09.19.13:21:48 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1600539708794 ""}
{ "Info" "" "" "2020.09.19.13:21:48 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.09.19.13:21:48 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1600539708803 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539708803 ""}
{ "Info" "" "" "2020.09.19.13:21:48 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.09.19.13:21:48 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1600539708885 ""}
{ "Info" "verbosity_pkg.sv" "" "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539708890 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539708896 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539708900 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539708906 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539708913 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539708920 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1600539708925 ""}
{ "Info" "" "" "2020.09.19.13:21:48 Info: audio_pll: Generating simgen model" {  } {  } 0 0 "2020.09.19.13:21:48 Info: audio_pll: Generating simgen model" 0 0 "Shell" 0 -1 1600539708952 ""}
{ "Info" "Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 85\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "1"\n    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4787 megabytes\n    Info: Processing ended: Sat Sep 19 13:21:59 2020\n    Info: Elapsed time: 00:00:09\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4655 megabytes\n    Info: Processing ended: Sat Sep 19 13:21:59 2020\n    Info: Elapsed time: 00:00:10\n    Info: Total CPU time (on all processors): 00:00:01" "" "2020.09.19.13:22:00 Info: audio_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Sat Sep 19 13:21:49 2020\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Sat Sep 19 13:21:50 2020\nInfo: Command: quartus_map Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_audio_subsystem_audio_pll_audio_pll.v\n    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0067_audio_pll_gen/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL_audio_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0067_audio_pll_gen/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0067_audio_pll_gen/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0067_audio_pll_gen" {  } {  } 0 0 "2020.09.19.13:22:00 Info: audio_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Sat Sep 19 13:21:49 2020\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Sat Sep 19 13:21:50 2020\nInfo: Command: quartus_map Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_audio_subsystem_audio_pll_audio_pll.v\n    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0067_audio_pll_gen/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL_audio_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0067_audio_pll_gen/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0067_audio_pll_gen/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0067_audio_pll_gen" 0 0 "Shell" 0 -1 1600539720401 ""}
{ "Info" "" "" "2020.09.19.13:22:00 Info: audio_pll: Simgen was successful" {  } {  } 0 0 "2020.09.19.13:22:00 Info: audio_pll: Simgen was successful" 0 0 "Shell" 0 -1 1600539720405 ""}
{ "Info" "" "" "2020.09.19.13:22:00 Info: audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\"" {  } {  } 0 0 "2020.09.19.13:22:00 Info: audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\"" 0 0 "Shell" 0 -1 1600539720412 ""}
{ "Info" "" "" "2020.09.19.13:22:00 Info: video_pll: Generating simgen model" {  } {  } 0 0 "2020.09.19.13:22:00 Info: video_pll: Generating simgen model" 0 0 "Shell" 0 -1 1600539720438 ""}
{ "Info" "Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "3"\n    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4784 megabytes\n    Info: Processing ended: Sat Sep 19 13:22:09 2020\n    Info: Elapsed time: 00:00:08\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4655 megabytes\n    Info: Processing ended: Sat Sep 19 13:22:09 2020\n    Info: Elapsed time: 00:00:08\n    Info: Total CPU time (on all processors): 00:00:01" "" "2020.09.19.13:22:10 Info: video_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Sat Sep 19 13:22:01 2020\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Sat Sep 19 13:22:01 2020\nInfo: Command: quartus_map Computer_System_VGA_Subsystem_VGA_PLL_video_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_vga_subsystem_vga_pll_video_pll.v\n    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0068_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_VGA_Subsystem_VGA_PLL_video_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0068_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0068_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0068_video_pll_gen" {  } {  } 0 0 "2020.09.19.13:22:10 Info: video_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Sat Sep 19 13:22:01 2020\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Sat Sep 19 13:22:01 2020\nInfo: Command: quartus_map Computer_System_VGA_Subsystem_VGA_PLL_video_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_vga_subsystem_vga_pll_video_pll.v\n    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0068_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_VGA_Subsystem_VGA_PLL_video_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0068_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0068_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0068_video_pll_gen" 0 0 "Shell" 0 -1 1600539730968 ""}
{ "Info" "" "" "2020.09.19.13:22:10 Info: video_pll: Simgen was successful" {  } {  } 0 0 "2020.09.19.13:22:10 Info: video_pll: Simgen was successful" 0 0 "Shell" 0 -1 1600539730969 ""}
{ "Info" "" "" "2020.09.19.13:22:10 Info: video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" {  } {  } 0 0 "2020.09.19.13:22:10 Info: video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" 0 0 "Shell" 0 -1 1600539730973 ""}
{ "Info" "" "" "2020.09.19.13:22:10 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.09.19.13:22:10 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1600539730983 ""}
{ "Info" "" "" "2020.09.19.13:22:10 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.09.19.13:22:10 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1600539730987 ""}
{ "Info" "" "" "2020.09.19.13:22:10 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.09.19.13:22:10 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1600539730991 ""}
{ "Info" "" "" "2020.09.19.13:22:10 Info: Computer_System: Done \"Computer_System\" with 85 modules, 140 files" {  } {  } 0 0 "2020.09.19.13:22:10 Info: Computer_System: Done \"Computer_System\" with 85 modules, 140 files" 0 0 "Shell" 0 -1 1600539730991 ""}
{ "Error" "" "" "2020.09.19.13:22:11 Error: qsys-generate failed with exit code 1: 2 Errors, 15 Warnings" {  } {  } 0 0 "2020.09.19.13:22:11 Error: qsys-generate failed with exit code 1: 2 Errors, 15 Warnings" 0 0 "Shell" 0 -1 1600539731026 ""}
{ "Info" "" "" "2020.09.19.13:22:11 Info: Finished: Create simulation model" {  } {  } 0 0 "2020.09.19.13:22:11 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1600539731026 ""}
{ "Info" "" "" "2020.09.19.13:22:11 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2020.09.19.13:22:11 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1600539731026 ""}
{ "Info" "" --use-relative-paths=true" "" "2020.09.19.13:22:11 Info: sim-script-gen --spd=\"C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\Computer_System.spd\" --output-directory=\"C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.09.19.13:22:11 Info: sim-script-gen --spd=\"C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\Computer_System.spd\" --output-directory=\"C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1600539731026 ""}
{ "Info" " --use-relative-paths=true" "" "2020.09.19.13:22:11 Info: Doing: ip-make-simscript --spd=C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\Computer_System.spd --output-directory=C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.09.19.13:22:11 Info: Doing: ip-make-simscript --spd=C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\Computer_System.spd --output-directory=C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1600539731029 ""}
{ "Info" " directory:" "" "2020.09.19.13:22:12 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.09.19.13:22:12 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1600539732242 ""}
{ "Info" "msim_setup.tcl" "" "2020.09.19.13:22:12 Info:     mentor" {  } {  } 0 0 "2020.09.19.13:22:12 Info:     mentor" 0 0 "Shell" 0 -1 1600539732243 ""}
{ "Info" " directory:" "" "2020.09.19.13:22:12 Info: Generating the following file(s) for VCS simulator in C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.09.19.13:22:12 Info: Generating the following file(s) for VCS simulator in C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1600539732247 ""}
{ "Info" "vcs_setup.sh" "" "2020.09.19.13:22:12 Info:     synopsys/vcs" {  } {  } 0 0 "2020.09.19.13:22:12 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1600539732248 ""}
{ "Info" " directory:" "" "2020.09.19.13:22:12 Info: Generating the following file(s) for VCSMX simulator in C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.09.19.13:22:12 Info: Generating the following file(s) for VCSMX simulator in C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1600539732253 ""}
{ "Info" "synopsys_sim.setup" "" "2020.09.19.13:22:12 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.09.19.13:22:12 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1600539732254 ""}
{ "Info" "vcsmx_setup.sh" "" "2020.09.19.13:22:12 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.09.19.13:22:12 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1600539732254 ""}
{ "Info" " directory:" "" "2020.09.19.13:22:12 Info: Generating the following file(s) for NCSIM simulator in C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.09.19.13:22:12 Info: Generating the following file(s) for NCSIM simulator in C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1600539732278 ""}
{ "Info" "cds.lib" "" "2020.09.19.13:22:12 Info:     cadence" {  } {  } 0 0 "2020.09.19.13:22:12 Info:     cadence" 0 0 "Shell" 0 -1 1600539732279 ""}
{ "Info" "hdl.var" "" "2020.09.19.13:22:12 Info:     cadence" {  } {  } 0 0 "2020.09.19.13:22:12 Info:     cadence" 0 0 "Shell" 0 -1 1600539732308 ""}
{ "Info" "ncsim_setup.sh" "" "2020.09.19.13:22:12 Info:     cadence" {  } {  } 0 0 "2020.09.19.13:22:12 Info:     cadence" 0 0 "Shell" 0 -1 1600539732309 ""}
{ "Info" " directory" "" "2020.09.19.13:22:12 Info:     71 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2020.09.19.13:22:12 Info:     71 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1600539732309 ""}
{ "Info" " directory:" "" "2020.09.19.13:22:12 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.09.19.13:22:12 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1600539732313 ""}
{ "Info" "rivierapro_setup.tcl" "" "2020.09.19.13:22:12 Info:     aldec" {  } {  } 0 0 "2020.09.19.13:22:12 Info:     aldec" 0 0 "Shell" 0 -1 1600539732314 ""}
{ "Info" "." "" "2020.09.19.13:22:12 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.09.19.13:22:12 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1600539732314 ""}
{ "Info" "" "" "2020.09.19.13:22:12 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2020.09.19.13:22:12 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1600539732314 ""}
{ "Info" "" "" "2020.09.19.13:22:12 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2020.09.19.13:22:12 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1600539732315 ""}
{ "Info" "" "" "2020.09.19.13:22:12 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.09.19.13:22:12 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1600539732315 ""}
{ "Info" "" "" "2020.09.19.13:22:12 Info: qsys-generate \"C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2020.09.19.13:22:12 Info: qsys-generate \"C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1600539732315 ""}
{ "Info" "Computer_System.qsys" "" "2020.09.19.13:22:12 Info: Loading verilog" {  } {  } 0 0 "2020.09.19.13:22:12 Info: Loading verilog" 0 0 "Shell" 0 -1 1600539732316 ""}
{ "Info" "" "" "2020.09.19.13:22:12 Info: Reading input file" {  } {  } 0 0 "2020.09.19.13:22:12 Info: Reading input file" 0 0 "Shell" 0 -1 1600539732774 ""}
{ "Info" "" "" "2020.09.19.13:22:12 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:12 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1600539732776 ""}
{ "Info" "" "" "2020.09.19.13:22:12 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2020.09.19.13:22:12 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1600539732777 ""}
{ "Info" "" "" "2020.09.19.13:22:12 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 0 "2020.09.19.13:22:12 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" 0 0 "Shell" 0 -1 1600539732779 ""}
{ "Info" "" "" "2020.09.19.13:22:12 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2020.09.19.13:22:12 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1600539732780 ""}
{ "Info" "" "" "2020.09.19.13:22:12 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" {  } {  } 0 0 "2020.09.19.13:22:12 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1600539732780 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module Audio_Subsystem" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module Audio_Subsystem" 0 0 "Shell" 0 -1 1600539733779 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding Expansion_JP1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding Expansion_JP1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539733779 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module Expansion_JP1" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module Expansion_JP1" 0 0 "Shell" 0 -1 1600539733780 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding Expansion_JP2 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding Expansion_JP2 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539733780 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module Expansion_JP2" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module Expansion_JP2" 0 0 "Shell" 0 -1 1600539733780 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1600539733780 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module F2H_Mem_Window_00000000" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module F2H_Mem_Window_00000000" 0 0 "Shell" 0 -1 1600539733780 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1600539733780 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module F2H_Mem_Window_FF600000" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module F2H_Mem_Window_FF600000" 0 0 "Shell" 0 -1 1600539733780 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1600539733781 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module F2H_Mem_Window_FF800000" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module F2H_Mem_Window_FF800000" 0 0 "Shell" 0 -1 1600539733781 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539733781 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module HEX3_HEX0" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module HEX3_HEX0" 0 0 "Shell" 0 -1 1600539733781 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539733782 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module HEX5_HEX4" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module HEX5_HEX4" 0 0 "Shell" 0 -1 1600539733782 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1600539733782 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module Interval_Timer" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module Interval_Timer" 0 0 "Shell" 0 -1 1600539733782 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1600539733782 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module Interval_Timer_2" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module Interval_Timer_2" 0 0 "Shell" 0 -1 1600539733782 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1600539733782 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module Interval_Timer_2nd_Core" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module Interval_Timer_2nd_Core" 0 0 "Shell" 0 -1 1600539733782 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1600539733783 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module Interval_Timer_2nd_Core_2" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module Interval_Timer_2nd_Core_2" 0 0 "Shell" 0 -1 1600539733783 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding IrDA \[altera_up_avalon_irda 18.0\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding IrDA \[altera_up_avalon_irda 18.0\]" 0 0 "Shell" 0 -1 1600539733783 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module IrDA" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module IrDA" 0 0 "Shell" 0 -1 1600539733783 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1600539733783 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module JTAG_UART" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module JTAG_UART" 0 0 "Shell" 0 -1 1600539733783 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1600539733783 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module JTAG_UART_2nd_Core" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module JTAG_UART_2nd_Core" 0 0 "Shell" 0 -1 1600539733783 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1600539733784 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module JTAG_UART_for_ARM_0" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module JTAG_UART_for_ARM_0" 0 0 "Shell" 0 -1 1600539733784 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1600539733784 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module JTAG_UART_for_ARM_1" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module JTAG_UART_for_ARM_1" 0 0 "Shell" 0 -1 1600539733784 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1600539733784 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module JTAG_to_FPGA_Bridge" 0 0 "Shell" 0 -1 1600539733784 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1600539733784 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module JTAG_to_HPS_Bridge" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module JTAG_to_HPS_Bridge" 0 0 "Shell" 0 -1 1600539733785 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding LEDs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539733785 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module LEDs" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module LEDs" 0 0 "Shell" 0 -1 1600539733785 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding Nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding Nios2 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1600539733785 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module Nios2" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module Nios2" 0 0 "Shell" 0 -1 1600539733785 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1600539733786 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module Nios2_2nd_Core" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module Nios2_2nd_Core" 0 0 "Shell" 0 -1 1600539733786 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" 0 0 "Shell" 0 -1 1600539733787 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module Nios2_Floating_Point" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module Nios2_Floating_Point" 0 0 "Shell" 0 -1 1600539733787 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\]" 0 0 "Shell" 0 -1 1600539733788 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module Nios2_Floating_Point_2nd_Core" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module Nios2_Floating_Point_2nd_Core" 0 0 "Shell" 0 -1 1600539733788 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1600539733788 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1600539733788 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding PS2_Port \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding PS2_Port \[altera_up_avalon_ps2 18.0\]" 0 0 "Shell" 0 -1 1600539733788 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module PS2_Port" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module PS2_Port" 0 0 "Shell" 0 -1 1600539733789 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\]" 0 0 "Shell" 0 -1 1600539733789 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module PS2_Port_Dual" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module PS2_Port_Dual" 0 0 "Shell" 0 -1 1600539733789 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1600539733789 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1600539733789 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539733789 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module Pushbuttons" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module Pushbuttons" 0 0 "Shell" 0 -1 1600539733789 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1600539733789 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1600539733790 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539733790 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1600539733790 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1600539733790 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module SysID" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module SysID" 0 0 "Shell" 0 -1 1600539733790 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1600539733790 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1600539733790 ""}
{ "Info" "" "" "2020.09.19.13:22:13 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2020.09.19.13:22:13 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1600539733791 ""}
{ "Info" "" "" "2020.09.19.13:22:14 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2020.09.19.13:22:14 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1600539734789 ""}
{ "Info" "" "" "2020.09.19.13:22:14 Info: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2020.09.19.13:22:14 Info: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1600539734789 ""}
{ "Info" "" "" "2020.09.19.13:22:14 Info: Parameterizing module Video_In_DMA_Addr_Translation" {  } {  } 0 0 "2020.09.19.13:22:14 Info: Parameterizing module Video_In_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1600539734789 ""}
{ "Info" "" "" "2020.09.19.13:22:14 Info: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\]" {  } {  } 0 0 "2020.09.19.13:22:14 Info: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1600539734790 ""}
{ "Info" "" "" "2020.09.19.13:22:15 Info: Parameterizing module Video_In_Subsystem" {  } {  } 0 0 "2020.09.19.13:22:15 Info: Parameterizing module Video_In_Subsystem" 0 0 "Shell" 0 -1 1600539735676 ""}
{ "Info" "" "" "2020.09.19.13:22:15 Info: Building connections" {  } {  } 0 0 "2020.09.19.13:22:15 Info: Building connections" 0 0 "Shell" 0 -1 1600539735677 ""}
{ "Info" "" "" "2020.09.19.13:22:15 Info: Parameterizing connections" {  } {  } 0 0 "2020.09.19.13:22:15 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1600539735679 ""}
{ "Info" "" "" "2020.09.19.13:22:15 Info: Validating" {  } {  } 0 0 "2020.09.19.13:22:15 Info: Validating" 0 0 "Shell" 0 -1 1600539735680 ""}
{ "Info" "" "" "2020.09.19.13:22:24 Info: Done reading input file" {  } {  } 0 0 "2020.09.19.13:22:24 Info: Done reading input file" 0 0 "Shell" 0 -1 1600539744405 ""}
{ "Info" "" "" "2020.09.19.13:22:29 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.09.19.13:22:29 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1600539749615 ""}
{ "Info" "" "" "2020.09.19.13:22:29 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.09.19.13:22:29 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1600539749615 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.09.19.13:22:29 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2020.09.19.13:22:29 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1600539749615 ""}
{ "Warning" "" "" "2020.09.19.13:22:29 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.09.19.13:22:29 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1600539749615 ""}
{ "Warning" "" "" "2020.09.19.13:22:29 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.09.19.13:22:29 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1600539749615 ""}
{ "Warning" "" "" "2020.09.19.13:22:29 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2020.09.19.13:22:29 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1600539749617 ""}
{ "Info" "" "" "2020.09.19.13:22:29 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2020.09.19.13:22:29 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1600539749617 ""}
{ "Info" "" "" "2020.09.19.13:22:29 Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.09.19.13:22:29 Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1600539749617 ""}
{ "Info" "" "" "2020.09.19.13:22:29 Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.09.19.13:22:29 Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1600539749617 ""}
{ "Info" "" "" "2020.09.19.13:22:29 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2020.09.19.13:22:29 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1600539749617 ""}
{ "Info" "" "" "2020.09.19.13:22:29 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 0 "2020.09.19.13:22:29 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1600539749618 ""}
{ "Info" "" "" "2020.09.19.13:22:29 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 0 "2020.09.19.13:22:29 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" 0 0 "Shell" 0 -1 1600539749618 ""}
{ "Error" "" "" "2020.09.19.13:22:29 Error: Computer_System.VGA_Subsystem.VGA_PLL: \"Video In Device\" (camera) \"5MP Digital Camera\" is out of range: \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\"" {  } {  } 0 0 "2020.09.19.13:22:29 Error: Computer_System.VGA_Subsystem.VGA_PLL: \"Video In Device\" (camera) \"5MP Digital Camera\" is out of range: \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\"" 0 0 "Shell" 0 -1 1600539749618 ""}
{ "Error" "MTL2 Modules"" "" "2020.09.19.13:22:29 Error: Computer_System.VGA_Subsystem.VGA_PLL: \"LCD Device\" (lcd) \"7\" LCD on VEEK-MT and MTL Module\" is out of range: \"2.4\" LCD on LT24\", \"4.3\" LCD (TRDB_LTM)\", \"8\" LCD on TPad/VEEK\", \"7\" LCD on VEEK-MT and MTL" {  } {  } 0 0 "2020.09.19.13:22:29 Error: Computer_System.VGA_Subsystem.VGA_PLL: \"LCD Device\" (lcd) \"7\" LCD on VEEK-MT and MTL Module\" is out of range: \"2.4\" LCD on LT24\", \"4.3\" LCD (TRDB_LTM)\", \"8\" LCD on TPad/VEEK\", \"7\" LCD on VEEK-MT and MTL" 0 0 "Shell" 0 -1 1600539749619 ""}
{ "Info" "" "" "2020.09.19.13:22:29 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2020.09.19.13:22:29 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1600539749619 ""}
{ "Warning" "" "" "2020.09.19.13:22:29 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2020.09.19.13:22:29 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1600539749619 ""}
{ "Warning" "" "" "2020.09.19.13:22:29 Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2020.09.19.13:22:29 Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1600539749620 ""}
{ "Warning" "" "" "2020.09.19.13:22:29 Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2020.09.19.13:22:29 Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1600539749620 ""}
{ "Warning" "" "" "2020.09.19.13:22:29 Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2020.09.19.13:22:29 Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1600539749620 ""}
{ "Info" "" "" "2020.09.19.13:22:29 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.09.19.13:22:29 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1600539749898 ""}
{ "Info" "" "" "2020.09.19.13:22:29 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.09.19.13:22:29 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1600539749899 ""}
{ "Info" "" "" "2020.09.19.13:22:29 Info:" {  } {  } 0 0 "2020.09.19.13:22:29 Info:" 0 0 "Shell" 0 -1 1600539749899 ""}
{ "Info" "" "" "2020.09.19.13:22:29 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2020.09.19.13:22:29 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1600539749899 ""}
{ "Info" "" "" "2020.09.19.13:22:29 Info: qsys-generate \"C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2020.09.19.13:22:29 Info: qsys-generate \"C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\grue\\Documents\\Courses\\ECE 643\\Cornell\\Univ_Computer\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1600539749900 ""}
{ "Info" "Computer_System.qsys" "" "2020.09.19.13:22:29 Info: Loading verilog" {  } {  } 0 0 "2020.09.19.13:22:29 Info: Loading verilog" 0 0 "Shell" 0 -1 1600539749904 ""}
{ "Info" "" "" "2020.09.19.13:22:30 Info: Reading input file" {  } {  } 0 0 "2020.09.19.13:22:30 Info: Reading input file" 0 0 "Shell" 0 -1 1600539750353 ""}
{ "Info" "" "" "2020.09.19.13:22:30 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:30 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1600539750354 ""}
{ "Info" "" "" "2020.09.19.13:22:30 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2020.09.19.13:22:30 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1600539750356 ""}
{ "Info" "" "" "2020.09.19.13:22:30 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 0 "2020.09.19.13:22:30 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" 0 0 "Shell" 0 -1 1600539750358 ""}
{ "Info" "" "" "2020.09.19.13:22:30 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2020.09.19.13:22:30 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1600539750358 ""}
{ "Info" "" "" "2020.09.19.13:22:30 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" {  } {  } 0 0 "2020.09.19.13:22:30 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1600539750359 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module Audio_Subsystem" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module Audio_Subsystem" 0 0 "Shell" 0 -1 1600539751348 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding Expansion_JP1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding Expansion_JP1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539751348 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module Expansion_JP1" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module Expansion_JP1" 0 0 "Shell" 0 -1 1600539751348 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding Expansion_JP2 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding Expansion_JP2 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539751348 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module Expansion_JP2" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module Expansion_JP2" 0 0 "Shell" 0 -1 1600539751348 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1600539751349 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module F2H_Mem_Window_00000000" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module F2H_Mem_Window_00000000" 0 0 "Shell" 0 -1 1600539751349 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1600539751349 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module F2H_Mem_Window_FF600000" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module F2H_Mem_Window_FF600000" 0 0 "Shell" 0 -1 1600539751349 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1600539751349 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module F2H_Mem_Window_FF800000" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module F2H_Mem_Window_FF800000" 0 0 "Shell" 0 -1 1600539751349 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539751349 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module HEX3_HEX0" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module HEX3_HEX0" 0 0 "Shell" 0 -1 1600539751349 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539751349 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module HEX5_HEX4" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module HEX5_HEX4" 0 0 "Shell" 0 -1 1600539751350 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1600539751350 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module Interval_Timer" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module Interval_Timer" 0 0 "Shell" 0 -1 1600539751350 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1600539751350 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module Interval_Timer_2" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module Interval_Timer_2" 0 0 "Shell" 0 -1 1600539751350 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1600539751350 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module Interval_Timer_2nd_Core" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module Interval_Timer_2nd_Core" 0 0 "Shell" 0 -1 1600539751350 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1600539751350 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module Interval_Timer_2nd_Core_2" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module Interval_Timer_2nd_Core_2" 0 0 "Shell" 0 -1 1600539751350 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding IrDA \[altera_up_avalon_irda 18.0\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding IrDA \[altera_up_avalon_irda 18.0\]" 0 0 "Shell" 0 -1 1600539751350 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module IrDA" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module IrDA" 0 0 "Shell" 0 -1 1600539751350 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1600539751351 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module JTAG_UART" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module JTAG_UART" 0 0 "Shell" 0 -1 1600539751351 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1600539751351 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module JTAG_UART_2nd_Core" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module JTAG_UART_2nd_Core" 0 0 "Shell" 0 -1 1600539751351 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1600539751351 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module JTAG_UART_for_ARM_0" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module JTAG_UART_for_ARM_0" 0 0 "Shell" 0 -1 1600539751351 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1600539751351 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module JTAG_UART_for_ARM_1" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module JTAG_UART_for_ARM_1" 0 0 "Shell" 0 -1 1600539751351 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1600539751351 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module JTAG_to_FPGA_Bridge" 0 0 "Shell" 0 -1 1600539751352 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1600539751352 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module JTAG_to_HPS_Bridge" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module JTAG_to_HPS_Bridge" 0 0 "Shell" 0 -1 1600539751352 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding LEDs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539751352 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module LEDs" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module LEDs" 0 0 "Shell" 0 -1 1600539751352 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding Nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding Nios2 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1600539751352 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module Nios2" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module Nios2" 0 0 "Shell" 0 -1 1600539751352 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1600539751353 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module Nios2_2nd_Core" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module Nios2_2nd_Core" 0 0 "Shell" 0 -1 1600539751353 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" 0 0 "Shell" 0 -1 1600539751354 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module Nios2_Floating_Point" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module Nios2_Floating_Point" 0 0 "Shell" 0 -1 1600539751354 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\]" 0 0 "Shell" 0 -1 1600539751354 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module Nios2_Floating_Point_2nd_Core" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module Nios2_Floating_Point_2nd_Core" 0 0 "Shell" 0 -1 1600539751354 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1600539751354 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1600539751354 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding PS2_Port \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding PS2_Port \[altera_up_avalon_ps2 18.0\]" 0 0 "Shell" 0 -1 1600539751355 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module PS2_Port" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module PS2_Port" 0 0 "Shell" 0 -1 1600539751355 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\]" 0 0 "Shell" 0 -1 1600539751355 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module PS2_Port_Dual" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module PS2_Port_Dual" 0 0 "Shell" 0 -1 1600539751355 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1600539751355 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1600539751355 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539751355 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module Pushbuttons" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module Pushbuttons" 0 0 "Shell" 0 -1 1600539751355 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1600539751356 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1600539751356 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1600539751356 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1600539751356 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1600539751356 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module SysID" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module SysID" 0 0 "Shell" 0 -1 1600539751356 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1600539751356 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1600539751357 ""}
{ "Info" "" "" "2020.09.19.13:22:31 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2020.09.19.13:22:31 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1600539751357 ""}
{ "Info" "" "" "2020.09.19.13:22:32 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2020.09.19.13:22:32 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1600539752360 ""}
{ "Info" "" "" "2020.09.19.13:22:32 Info: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2020.09.19.13:22:32 Info: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1600539752360 ""}
{ "Info" "" "" "2020.09.19.13:22:32 Info: Parameterizing module Video_In_DMA_Addr_Translation" {  } {  } 0 0 "2020.09.19.13:22:32 Info: Parameterizing module Video_In_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1600539752361 ""}
{ "Info" "" "" "2020.09.19.13:22:32 Info: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\]" {  } {  } 0 0 "2020.09.19.13:22:32 Info: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1600539752361 ""}
{ "Info" "" "" "2020.09.19.13:22:33 Info: Parameterizing module Video_In_Subsystem" {  } {  } 0 0 "2020.09.19.13:22:33 Info: Parameterizing module Video_In_Subsystem" 0 0 "Shell" 0 -1 1600539753274 ""}
{ "Info" "" "" "2020.09.19.13:22:33 Info: Building connections" {  } {  } 0 0 "2020.09.19.13:22:33 Info: Building connections" 0 0 "Shell" 0 -1 1600539753275 ""}
{ "Info" "" "" "2020.09.19.13:22:33 Info: Parameterizing connections" {  } {  } 0 0 "2020.09.19.13:22:33 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1600539753277 ""}
{ "Info" "" "" "2020.09.19.13:22:33 Info: Validating" {  } {  } 0 0 "2020.09.19.13:22:33 Info: Validating" 0 0 "Shell" 0 -1 1600539753277 ""}
{ "Info" "" "" "2020.09.19.13:22:41 Info: Done reading input file" {  } {  } 0 0 "2020.09.19.13:22:41 Info: Done reading input file" 0 0 "Shell" 0 -1 1600539761910 ""}
{ "Info" "" "" "2020.09.19.13:22:47 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.09.19.13:22:47 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1600539767069 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.09.19.13:22:47 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39\n2020.09.19.13:22:47 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2020.09.19.13:22:47 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39\n2020.09.19.13:22:47 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1600539767069 ""}
{ "Warning" "" "" "2020.09.19.13:22:47 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.09.19.13:22:47 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1600539767069 ""}
{ "Warning" "" "" "2020.09.19.13:22:47 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.09.19.13:22:47 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1600539767069 ""}
{ "Warning" "" "" "2020.09.19.13:22:47 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2020.09.19.13:22:47 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1600539767071 ""}
{ "Info" "" "" "2020.09.19.13:22:47 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2020.09.19.13:22:47 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1600539767071 ""}
{ "Info" "" "" "2020.09.19.13:22:47 Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.09.19.13:22:47 Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1600539767071 ""}
{ "Info" "" "" "2020.09.19.13:22:47 Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.\n2020.09.19.13:22:47 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2020.09.19.13:22:47 Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.\n2020.09.19.13:22:47 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1600539767071 ""}
{ "Info" "" "" "2020.09.19.13:22:47 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 0 "2020.09.19.13:22:47 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1600539767072 ""}
{ "Error" "" "" "2020.09.19.13:22:47 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane\n2020.09.19.13:22:47 Error: Computer_System.VGA_Subsystem.VGA_PLL: \"Video In Device\" (camera) \"5MP Digital Camera\" is out of range: \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\"" {  } {  } 0 0 "2020.09.19.13:22:47 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane\n2020.09.19.13:22:47 Error: Computer_System.VGA_Subsystem.VGA_PLL: \"Video In Device\" (camera) \"5MP Digital Camera\" is out of range: \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\"" 0 0 "Shell" 0 -1 1600539767072 ""}
{ "Error" "MTL2 Modules"" "" "2020.09.19.13:22:47 Error: Computer_System.VGA_Subsystem.VGA_PLL: \"LCD Device\" (lcd) \"7\" LCD on VEEK-MT and MTL Module\" is out of range: \"2.4\" LCD on LT24\", \"4.3\" LCD (TRDB_LTM)\", \"8\" LCD on TPad/VEEK\", \"7\" LCD on VEEK-MT and MTL" {  } {  } 0 0 "2020.09.19.13:22:47 Error: Computer_System.VGA_Subsystem.VGA_PLL: \"LCD Device\" (lcd) \"7\" LCD on VEEK-MT and MTL Module\" is out of range: \"2.4\" LCD on LT24\", \"4.3\" LCD (TRDB_LTM)\", \"8\" LCD on TPad/VEEK\", \"7\" LCD on VEEK-MT and MTL" 0 0 "Shell" 0 -1 1600539767072 ""}
{ "Info" "" "" "2020.09.19.13:22:47 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2020.09.19.13:22:47 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1600539767072 ""}
{ "Warning" "" "" "2020.09.19.13:22:47 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2020.09.19.13:22:47 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1600539767072 ""}
{ "Warning" "" "" "2020.09.19.13:22:47 Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2020.09.19.13:22:47 Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1600539767073 ""}
{ "Warning" "" "" "2020.09.19.13:22:47 Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2020.09.19.13:22:47 Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1600539767073 ""}
{ "Warning" "" "" "2020.09.19.13:22:47 Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2020.09.19.13:22:47 Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1600539767073 ""}
{ "Info" "" "" "2020.09.19.13:22:48 Info: Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" {  } {  } 0 0 "2020.09.19.13:22:48 Info: Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1600539768652 ""}
{ "Info" "" "" "2020.09.19.13:22:58 Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2020.09.19.13:22:58 Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1600539778640 ""}
{ "Warning" "" "" "2020.09.19.13:22:59 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2020.09.19.13:22:59 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1600539779154 ""}
{ "Warning" "" "" "2020.09.19.13:22:59 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2020.09.19.13:22:59 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1600539779154 ""}
{ "Warning" "" "" "2020.09.19.13:22:59 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.09.19.13:22:59 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1600539779154 ""}
{ "Warning" "" "" "2020.09.19.13:22:59 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.09.19.13:22:59 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1600539779154 ""}
{ "Info" "" "" "2020.09.19.13:23:07 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2020.09.19.13:23:07 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1600539787443 ""}
{ "Info" "" "" "2020.09.19.13:23:07 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.09.19.13:23:07 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1600539787961 ""}
{ "Info" "" "" "2020.09.19.13:23:08 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.09.19.13:23:08 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1600539788330 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.09.19.13:23:08 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2020.09.19.13:23:08 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1600539788332 ""}
{ "Warning" "" "" "2020.09.19.13:23:08 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.09.19.13:23:08 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1600539788332 ""}
{ "Warning" "" "" "2020.09.19.13:23:08 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.09.19.13:23:08 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1600539788333 ""}
{ "Info" "" "" "2020.09.19.13:23:10 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2020.09.19.13:23:10 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1600539790951 ""}
{ "Info" "" "" "2020.09.19.13:23:10 Info: AV_Config: Starting Generation of Audio and Video Config" {  } {  } 0 0 "2020.09.19.13:23:10 Info: AV_Config: Starting Generation of Audio and Video Config" 0 0 "Shell" 0 -1 1600539790952 ""}
{ "Info" "" "" "2020.09.19.13:23:11 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" {  } {  } 0 0 "2020.09.19.13:23:11 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" 0 0 "Shell" 0 -1 1600539791012 ""}
{ "Info" "" "" "2020.09.19.13:23:13 Info: Audio_Subsystem: \"Computer_System\" instantiated Audio_Subsystem \"Audio_Subsystem\"" {  } {  } 0 0 "2020.09.19.13:23:13 Info: Audio_Subsystem: \"Computer_System\" instantiated Audio_Subsystem \"Audio_Subsystem\"" 0 0 "Shell" 0 -1 1600539793024 ""}
{ "Info" "" "" "2020.09.19.13:23:13 Info: F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\"" {  } {  } 0 0 "2020.09.19.13:23:13 Info: F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\"" 0 0 "Shell" 0 -1 1600539793025 ""}
{ "Info" "" "" "2020.09.19.13:23:13 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2020.09.19.13:23:13 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1600539793045 ""}
{ "Info" "Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]" "" "2020.09.19.13:23:13 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0075_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0075_HEX3_HEX0_gen/" {  } {  } 0 0 "2020.09.19.13:23:13 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0075_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0075_HEX3_HEX0_gen/" 0 0 "Shell" 0 -1 1600539793045 ""}
{ "Info" "" "" "2020.09.19.13:23:13 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2020.09.19.13:23:13 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1600539793200 ""}
{ "Info" "" "" "2020.09.19.13:23:13 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" {  } {  } 0 0 "2020.09.19.13:23:13 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" 0 0 "Shell" 0 -1 1600539793206 ""}
{ "Info" "" "" "2020.09.19.13:23:13 Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 0 "2020.09.19.13:23:13 Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'" 0 0 "Shell" 0 -1 1600539793213 ""}
{ "Info" "Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  ]" "" "2020.09.19.13:23:13 Info: LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0076_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0076_LEDs_gen/" {  } {  } 0 0 "2020.09.19.13:23:13 Info: LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0076_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0076_LEDs_gen/" 0 0 "Shell" 0 -1 1600539793213 ""}
{ "Info" "" "" "2020.09.19.13:23:13 Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 0 "2020.09.19.13:23:13 Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'" 0 0 "Shell" 0 -1 1600539793367 ""}
{ "Info" "" "" "2020.09.19.13:23:13 Info: LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 0 "2020.09.19.13:23:13 Info: LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" 0 0 "Shell" 0 -1 1600539793373 ""}
{ "Info" "" "" "2020.09.19.13:23:13 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2020.09.19.13:23:13 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1600539793377 ""}
{ "Info" "Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2020.09.19.13:23:13 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0077_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0077_Onchip_SRAM_gen/" {  } {  } 0 0 "2020.09.19.13:23:13 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0077_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0077_Onchip_SRAM_gen/" 0 0 "Shell" 0 -1 1600539793377 ""}
{ "Info" "" "" "2020.09.19.13:23:14 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2020.09.19.13:23:14 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1600539794386 ""}
{ "Info" "" "" "2020.09.19.13:23:14 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2020.09.19.13:23:14 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1600539794402 ""}
{ "Info" "" "" "2020.09.19.13:23:14 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" {  } {  } 0 0 "2020.09.19.13:23:14 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" 0 0 "Shell" 0 -1 1600539794405 ""}
{ "Info" "" "" "2020.09.19.13:23:14 Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 0 "2020.09.19.13:23:14 Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" 0 0 "Shell" 0 -1 1600539794410 ""}
{ "Info" "Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  ]" "" "2020.09.19.13:23:14 Info: Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0079_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0079_Pushbuttons_gen/" {  } {  } 0 0 "2020.09.19.13:23:14 Info: Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0079_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0079_Pushbuttons_gen/" 0 0 "Shell" 0 -1 1600539794410 ""}
{ "Info" "" "" "2020.09.19.13:23:14 Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 0 "2020.09.19.13:23:14 Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" 0 0 "Shell" 0 -1 1600539794592 ""}
{ "Info" "" "" "2020.09.19.13:23:14 Info: Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" {  } {  } 0 0 "2020.09.19.13:23:14 Info: Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" 0 0 "Shell" 0 -1 1600539794594 ""}
{ "Info" "" "" "2020.09.19.13:23:14 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2020.09.19.13:23:14 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1600539794597 ""}
{ "Info" "Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2020.09.19.13:23:14 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0080_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0080_SDRAM_gen/" {  } {  } 0 0 "2020.09.19.13:23:14 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0080_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0080_SDRAM_gen/" 0 0 "Shell" 0 -1 1600539794597 ""}
{ "Info" "" "" "2020.09.19.13:23:14 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2020.09.19.13:23:14 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1600539794928 ""}
{ "Info" "" "" "2020.09.19.13:23:14 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2020.09.19.13:23:14 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1600539794940 ""}
{ "Info" "" "" "2020.09.19.13:23:14 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2020.09.19.13:23:14 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1600539794945 ""}
{ "Info" "Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]" "" "2020.09.19.13:23:14 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0081_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0081_Slider_Switches_gen/" {  } {  } 0 0 "2020.09.19.13:23:14 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0081_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0081_Slider_Switches_gen/" 0 0 "Shell" 0 -1 1600539794945 ""}
{ "Info" "" "" "2020.09.19.13:23:15 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2020.09.19.13:23:15 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1600539795098 ""}
{ "Info" "" "" "2020.09.19.13:23:15 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 0 "2020.09.19.13:23:15 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" 0 0 "Shell" 0 -1 1600539795104 ""}
{ "Info" "" "" "2020.09.19.13:23:15 Info: SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 0 "2020.09.19.13:23:15 Info: SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\"" 0 0 "Shell" 0 -1 1600539795106 ""}
{ "Info" "" "" "2020.09.19.13:23:16 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2020.09.19.13:23:16 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1600539796201 ""}
{ "Info" "" "" "2020.09.19.13:23:18 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" {  } {  } 0 0 "2020.09.19.13:23:18 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" 0 0 "Shell" 0 -1 1600539798316 ""}
{ "Info" "" "" "2020.09.19.13:23:20 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.09.19.13:23:20 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1600539800943 ""}
{ "Info" "" "" "2020.09.19.13:23:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:23:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539804602 ""}
{ "Info" "" "" "2020.09.19.13:23:25 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:23:25 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539805096 ""}
{ "Info" "" "" "2020.09.19.13:23:25 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:23:25 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539805585 ""}
{ "Info" "" "" "2020.09.19.13:23:26 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:23:26 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539806075 ""}
{ "Info" "" "" "2020.09.19.13:23:28 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.09.19.13:23:28 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1600539808639 ""}
{ "Info" "" "" "2020.09.19.13:23:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:23:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539814512 ""}
{ "Info" "" "" "2020.09.19.13:23:35 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:23:35 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539815010 ""}
{ "Info" "" "" "2020.09.19.13:23:35 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:23:35 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539815498 ""}
{ "Info" "" "" "2020.09.19.13:23:36 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:23:36 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539816001 ""}
{ "Info" "" "" "2020.09.19.13:23:36 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:23:36 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539816490 ""}
{ "Info" "" "" "2020.09.19.13:23:36 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:23:36 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539816985 ""}
{ "Info" "" "" "2020.09.19.13:23:37 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:23:37 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539817474 ""}
{ "Info" "" "" "2020.09.19.13:23:37 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:23:37 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539817963 ""}
{ "Info" "" "" "2020.09.19.13:23:38 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.09.19.13:23:38 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1600539818453 ""}
{ "Info" "" "" "2020.09.19.13:23:43 Info: mm_interconnect_2: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2020.09.19.13:23:43 Info: mm_interconnect_2: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1600539823482 ""}
{ "Info" "" "" "2020.09.19.13:23:44 Info: mm_interconnect_3: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2020.09.19.13:23:44 Info: mm_interconnect_3: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1600539824882 ""}
{ "Info" "" "" "2020.09.19.13:23:44 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.09.19.13:23:44 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1600539824884 ""}
{ "Info" "" "" "2020.09.19.13:23:44 Info: irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2020.09.19.13:23:44 Info: irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1600539824886 ""}
{ "Info" "" "" "2020.09.19.13:23:44 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.09.19.13:23:44 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1600539824888 ""}
{ "Info" "" "" "2020.09.19.13:23:44 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.09.19.13:23:44 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1600539824974 ""}
{ "Info" "" "" "2020.09.19.13:23:45 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.09.19.13:23:45 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1600539825899 ""}
{ "Info" "" "" "2020.09.19.13:23:45 Info: Audio: Starting Generation of Audio Controller" {  } {  } 0 0 "2020.09.19.13:23:45 Info: Audio: Starting Generation of Audio Controller" 0 0 "Shell" 0 -1 1600539825900 ""}
{ "Info" "" "" "2020.09.19.13:23:45 Info: Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\"" {  } {  } 0 0 "2020.09.19.13:23:45 Info: Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\"" 0 0 "Shell" 0 -1 1600539825951 ""}
{ "Info" "" "" "2020.09.19.13:23:47 Info: Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\"" {  } {  } 0 0 "2020.09.19.13:23:47 Info: Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\"" 0 0 "Shell" 0 -1 1600539827041 ""}
{ "Info" "" "" "2020.09.19.13:23:47 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2020.09.19.13:23:47 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1600539827068 ""}
{ "Info" "" "" "2020.09.19.13:23:47 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2020.09.19.13:23:47 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1600539827069 ""}
{ "Info" "" "" "2020.09.19.13:23:47 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender" {  } {  } 0 0 "2020.09.19.13:23:47 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender" 0 0 "Shell" 0 -1 1600539827070 ""}
{ "Info" "" "" "2020.09.19.13:23:47 Info: VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" {  } {  } 0 0 "2020.09.19.13:23:47 Info: VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" 0 0 "Shell" 0 -1 1600539827094 ""}
{ "Info" "" "" "2020.09.19.13:23:47 Info: VGA_Char_Buffer: Starting Generation of Character Buffer" {  } {  } 0 0 "2020.09.19.13:23:47 Info: VGA_Char_Buffer: Starting Generation of Character Buffer" 0 0 "Shell" 0 -1 1600539827096 ""}
{ "Info" "" "" "2020.09.19.13:23:47 Info: VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" {  } {  } 0 0 "2020.09.19.13:23:47 Info: VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" 0 0 "Shell" 0 -1 1600539827120 ""}
{ "Info" "" "" "2020.09.19.13:23:47 Info: VGA_Controller: Starting Generation of VGA Controller" {  } {  } 0 0 "2020.09.19.13:23:47 Info: VGA_Controller: Starting Generation of VGA Controller" 0 0 "Shell" 0 -1 1600539827122 ""}
{ "Info" "" "" "2020.09.19.13:23:47 Info: VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" {  } {  } 0 0 "2020.09.19.13:23:47 Info: VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" 0 0 "Shell" 0 -1 1600539827151 ""}
{ "Info" "" "" "2020.09.19.13:23:47 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 0 "2020.09.19.13:23:47 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" 0 0 "Shell" 0 -1 1600539827153 ""}
{ "Info" "" "" "2020.09.19.13:23:47 Info: VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" {  } {  } 0 0 "2020.09.19.13:23:47 Info: VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" 0 0 "Shell" 0 -1 1600539827163 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" 0 0 "Shell" 0 -1 1600539828277 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" {  } {  } 0 0 "2020.09.19.13:23:48 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" 0 0 "Shell" 0 -1 1600539828278 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" 0 0 "Shell" 0 -1 1600539828331 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 0 "2020.09.19.13:23:48 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" 0 0 "Shell" 0 -1 1600539828331 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" 0 0 "Shell" 0 -1 1600539828342 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 0 "2020.09.19.13:23:48 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" 0 0 "Shell" 0 -1 1600539828343 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" 0 0 "Shell" 0 -1 1600539828356 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: F2H_Mem_Window_00000000_expanded_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"F2H_Mem_Window_00000000_expanded_master_translator\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: F2H_Mem_Window_00000000_expanded_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"F2H_Mem_Window_00000000_expanded_master_translator\"" 0 0 "Shell" 0 -1 1600539828358 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: F2H_Mem_Window_00000000_expanded_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"F2H_Mem_Window_00000000_expanded_master_agent\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: F2H_Mem_Window_00000000_expanded_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"F2H_Mem_Window_00000000_expanded_master_agent\"" 0 0 "Shell" 0 -1 1600539828360 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1600539828362 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1600539828374 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1600539828382 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: F2H_Mem_Window_00000000_expanded_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"F2H_Mem_Window_00000000_expanded_master_limiter\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: F2H_Mem_Window_00000000_expanded_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"F2H_Mem_Window_00000000_expanded_master_limiter\"" 0 0 "Shell" 0 -1 1600539828385 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539828393 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1600539828396 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1600539828403 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1600539828406 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1600539828413 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539828420 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1600539828422 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539828428 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539828433 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: VGA_Subsystem_char_buffer_slave_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"VGA_Subsystem_char_buffer_slave_translator\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: VGA_Subsystem_char_buffer_slave_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"VGA_Subsystem_char_buffer_slave_translator\"" 0 0 "Shell" 0 -1 1600539828434 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1600539828435 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539828436 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: VGA_Subsystem_char_buffer_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"VGA_Subsystem_char_buffer_slave_agent\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: VGA_Subsystem_char_buffer_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"VGA_Subsystem_char_buffer_slave_agent\"" 0 0 "Shell" 0 -1 1600539828437 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539828438 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: VGA_Subsystem_char_buffer_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"VGA_Subsystem_char_buffer_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: VGA_Subsystem_char_buffer_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"VGA_Subsystem_char_buffer_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1600539828439 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539828439 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1600539828454 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1600539828467 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1600539828475 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1600539828488 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1600539828497 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1600539828504 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: VGA_Subsystem_char_buffer_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"VGA_Subsystem_char_buffer_slave_burst_adapter\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: VGA_Subsystem_char_buffer_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"VGA_Subsystem_char_buffer_slave_burst_adapter\"" 0 0 "Shell" 0 -1 1600539828508 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539828510 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539828511 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1600539828514 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1600539828516 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1600539828523 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539828524 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1600539828531 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539828533 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1600539828539 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539828540 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: cmd_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: cmd_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" 0 0 "Shell" 0 -1 1600539828546 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539828547 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1600539828549 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1600539828552 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1600539828554 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: rsp_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: rsp_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" 0 0 "Shell" 0 -1 1600539828557 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1600539828564 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539828565 ""}
{ "Info" "" "" "2020.09.19.13:23:48 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2020.09.19.13:23:48 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1600539828572 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539828572 ""}
{ "Info" "" "" "2020.09.19.13:23:49 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.09.19.13:23:49 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1600539829507 ""}
{ "Info" "" "" "2020.09.19.13:23:50 Info: avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2020.09.19.13:23:50 Info: avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1600539830397 ""}
{ "Info" "" "" "2020.09.19.13:23:51 Info: avalon_st_adapter_002: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 0 "2020.09.19.13:23:51 Info: avalon_st_adapter_002: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" 0 0 "Shell" 0 -1 1600539831287 ""}
{ "Info" "" "" "2020.09.19.13:23:51 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.09.19.13:23:51 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1600539831299 ""}
{ "Info" "" "" "2020.09.19.13:23:51 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.09.19.13:23:51 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1600539831306 ""}
{ "Info" "" "" "2020.09.19.13:23:51 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.09.19.13:23:51 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1600539831308 ""}
{ "Info" "" "" "2020.09.19.13:23:51 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.09.19.13:23:51 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1600539831315 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:23:51 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:51 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539831331 ""}
{ "Info" "" "" "2020.09.19.13:23:51 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.09.19.13:23:51 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1600539831337 ""}
{ "Info" "" "" "2020.09.19.13:23:51 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.09.19.13:23:51 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1600539831351 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.09.19.13:23:51 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.09.19.13:23:51 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1600539831351 ""}
{ "Info" "" "" "2020.09.19.13:24:11 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.09.19.13:24:11 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1600539851071 ""}
{ "Info" "" "" "2020.09.19.13:24:11 Info: audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\"" {  } {  } 0 0 "2020.09.19.13:24:11 Info: audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\"" 0 0 "Shell" 0 -1 1600539851112 ""}
{ "Info" "" "" "2020.09.19.13:24:11 Info: video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" {  } {  } 0 0 "2020.09.19.13:24:11 Info: video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" 0 0 "Shell" 0 -1 1600539851142 ""}
{ "Info" "" "" "2020.09.19.13:24:11 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.09.19.13:24:11 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1600539851146 ""}
{ "Info" "" "" "2020.09.19.13:24:11 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.09.19.13:24:11 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1600539851149 ""}
{ "Info" "" "" "2020.09.19.13:24:11 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.09.19.13:24:11 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1600539851152 ""}
{ "Info" "" "" "2020.09.19.13:24:11 Info: Computer_System: Done \"Computer_System\" with 85 modules, 173 files" {  } {  } 0 0 "2020.09.19.13:24:11 Info: Computer_System: Done \"Computer_System\" with 85 modules, 173 files" 0 0 "Shell" 0 -1 1600539851153 ""}
{ "Error" "" "" "2020.09.19.13:24:12 Error: qsys-generate failed with exit code 1: 2 Errors, 15 Warnings" {  } {  } 0 0 "2020.09.19.13:24:12 Error: qsys-generate failed with exit code 1: 2 Errors, 15 Warnings" 0 0 "Shell" 0 -1 1600539852444 ""}
{ "Info" "" "" "2020.09.19.13:24:12 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2020.09.19.13:24:12 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1600539852444 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "Computer_System.BAK.qsys Computer_System.qsys " "Restoring file \"Computer_System.BAK.qsys\" to \"Computer_System.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1600539852620 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "Computer_System.qsys " "Error upgrading Platform Designer file \"Computer_System.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1600539852620 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "Computer_System.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"Computer_System.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1600539852620 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1600539870186 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 11 s 38 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 11 errors, 38 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600539870186 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 19 13:24:30 2020 " "Processing ended: Sat Sep 19 13:24:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600539870186 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:05:36 " "Elapsed time: 00:05:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600539870186 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:04:59 " "Total CPU time (on all processors): 00:04:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600539870186 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1600539870186 ""}
