# This is an example/template file in fpga/constr/.
# Files in this directory define timing, clock, and pin constraints for the
# ASOC FPGA design (e.g., for the A3PE prototype kit).
# Replace these example constraints with board- and design-specific values.

# Example: create_clock -name {clk} -period 10.0 [get_ports {clk}]
# Example: set_input_delay 2.0 -clock {clk} [get_ports {asoc_data[*]}]

