;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -207, @-120
	CMP #72, @-200
	MOV -7, <-20
	SUB -207, <-120
	MOV -7, <-20
	JMN <-127, 100
	JMN <-127, 100
	SUB @-127, 100
	SLT 30, 9
	SUB -0, 2
	CMP @-127, 100
	SLT 800, 340
	SUB @127, -100
	SPL 0, <802
	SUB #72, @200
	SUB #72, @200
	MOV 11, @9
	SLT @80, 34
	ADD 800, 340
	SUB @127, -100
	SUB -207, <-120
	SUB -207, <-120
	ADD 711, 60
	SUB @1, @-0
	SPL 0, <802
	MOV 11, @9
	SLT 800, 340
	SUB -0, 2
	SPL <127, 106
	SUB -0, 2
	JMZ -200, 26
	SPL 0, 21
	MOV 11, @9
	SPL <127, 106
	SUB -207, <-120
	SUB @1, @-0
	SPL 0, <842
	SPL 0, <802
	SUB 0, 842
	SLT 800, 340
	SUB @-127, 100
	SLT 800, 340
	SUB -0, 2
	JMN 71, #6
	SPL 0, <802
	JMZ 0, 21
	JMZ 0, 21
	DJN -1, @-20
