Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 19 09:31:57 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/caravel-soc_fpga-lab/lab-fir/labfir_syn/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (157)
6. checking no_output_delay (167)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (157)
--------------------------------
 There are 157 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (167)
---------------------------------
 There are 167 ports with no output delay specified. (HIGH)

arready
awready
data_A[0]
data_A[10]
data_A[11]
data_A[1]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.876        0.000                      0                  505        0.137        0.000                      0                  505        3.500        0.000                       0                   302  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
Sysclk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Sysclk              0.876        0.000                      0                  505        0.137        0.000                      0                  505        3.500        0.000                       0                   302  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Sysclk                      
(none)                      Sysclk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Sysclk
  To Clock:  Sysclk

Setup :            0  Failing Endpoints,  Worst Slack        0.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 data_Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult10__1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_Xn[16]
                                                                      r  mult10__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.211     7.945 r  mult10__0/PCOUT[0]
                         net (fo=1, unplaced)         0.055     8.000    mult10__0_n_153
                         DSP48E1                                      r  mult10__1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439    10.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult10__1/CLK
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     8.876    mult10__1
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 data_Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult10__1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_Xn[16]
                                                                      r  mult10__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.211     7.945 r  mult10__0/PCOUT[10]
                         net (fo=1, unplaced)         0.055     8.000    mult10__0_n_143
                         DSP48E1                                      r  mult10__1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439    10.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult10__1/CLK
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     8.876    mult10__1
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 data_Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult10__1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_Xn[16]
                                                                      r  mult10__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.211     7.945 r  mult10__0/PCOUT[11]
                         net (fo=1, unplaced)         0.055     8.000    mult10__0_n_142
                         DSP48E1                                      r  mult10__1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439    10.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult10__1/CLK
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     8.876    mult10__1
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 data_Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult10__1/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_Xn[16]
                                                                      r  mult10__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.211     7.945 r  mult10__0/PCOUT[12]
                         net (fo=1, unplaced)         0.055     8.000    mult10__0_n_141
                         DSP48E1                                      r  mult10__1/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439    10.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult10__1/CLK
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     8.876    mult10__1
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 data_Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult10__1/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_Xn[16]
                                                                      r  mult10__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.211     7.945 r  mult10__0/PCOUT[13]
                         net (fo=1, unplaced)         0.055     8.000    mult10__0_n_140
                         DSP48E1                                      r  mult10__1/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439    10.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult10__1/CLK
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     8.876    mult10__1
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 data_Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult10__1/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_Xn[16]
                                                                      r  mult10__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.211     7.945 r  mult10__0/PCOUT[14]
                         net (fo=1, unplaced)         0.055     8.000    mult10__0_n_139
                         DSP48E1                                      r  mult10__1/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439    10.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult10__1/CLK
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     8.876    mult10__1
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 data_Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult10__1/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_Xn[16]
                                                                      r  mult10__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.211     7.945 r  mult10__0/PCOUT[15]
                         net (fo=1, unplaced)         0.055     8.000    mult10__0_n_138
                         DSP48E1                                      r  mult10__1/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439    10.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult10__1/CLK
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     8.876    mult10__1
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 data_Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult10__1/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_Xn[16]
                                                                      r  mult10__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.211     7.945 r  mult10__0/PCOUT[16]
                         net (fo=1, unplaced)         0.055     8.000    mult10__0_n_137
                         DSP48E1                                      r  mult10__1/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439    10.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult10__1/CLK
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     8.876    mult10__1
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 data_Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult10__1/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_Xn[16]
                                                                      r  mult10__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.211     7.945 r  mult10__0/PCOUT[17]
                         net (fo=1, unplaced)         0.055     8.000    mult10__0_n_136
                         DSP48E1                                      r  mult10__1/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439    10.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult10__1/CLK
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     8.876    mult10__1
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 data_Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult10__1/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_Xn[16]
                                                                      r  mult10__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.211     7.945 r  mult10__0/PCOUT[18]
                         net (fo=1, unplaced)         0.055     8.000    mult10__0_n_135
                         DSP48E1                                      r  mult10__1/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439    10.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult10__1/CLK
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     8.876    mult10__1
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 FSM_onehot_tap_rdata_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_tap_rdata_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_tap_rdata_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  FSM_onehot_tap_rdata_cnt_reg[0]/Q
                         net (fo=2, unplaced)         0.136     0.960    FSM_onehot_tap_rdata_cnt_reg_n_0_[0]
                                                                      r  FSM_onehot_tap_rdata_cnt[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.058 r  FSM_onehot_tap_rdata_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    FSM_onehot_tap_rdata_cnt[0]_i_1_n_0
                         FDPE                                         r  FSM_onehot_tap_rdata_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_tap_rdata_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    FSM_onehot_tap_rdata_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 FSM_onehot_tap_rdata_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_tap_rdata_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_tap_rdata_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  FSM_onehot_tap_rdata_cnt_reg[0]/Q
                         net (fo=2, unplaced)         0.136     0.960    FSM_onehot_tap_rdata_cnt_reg_n_0_[0]
                                                                      r  FSM_onehot_tap_rdata_cnt[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.058 r  FSM_onehot_tap_rdata_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    FSM_onehot_tap_rdata_cnt[1]_i_1_n_0
                         FDCE                                         r  FSM_onehot_tap_rdata_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_tap_rdata_cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    FSM_onehot_tap_rdata_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pattern_number_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pattern_number_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  pattern_number_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  pattern_number_reg[5]/Q
                         net (fo=4, unplaced)         0.141     0.966    pattern_number_reg[5]
                                                                      r  pattern_number[5]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.064 r  pattern_number[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    p_0_in__0[5]
                         FDCE                                         r  pattern_number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  pattern_number_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    pattern_number_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cal_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cal_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  cal_cnt_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    cal_cnt_reg_n_0_[0]
                                                                      f  cal_cnt[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.068 r  cal_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    cal_cnt[0]_i_1_n_0
                         FDCE                                         r  cal_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cal_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cal_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cal_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cal_cnt_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    cal_cnt_reg_n_0_[0]
                                                                      r  cal_cnt[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.068 r  cal_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    cal_cnt[1]_i_1_n_0
                         FDCE                                         r  cal_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cal_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pattern_cycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pattern_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  pattern_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  pattern_cycle_reg[1]/Q
                         net (fo=7, unplaced)         0.146     0.970    pattern_cycle[1]
                                                                      r  pattern_cycle[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.068 r  pattern_cycle[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    pattern_cycle_next[2]
                         FDCE                                         r  pattern_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  pattern_cycle_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    pattern_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pattern_number_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pattern_number_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  pattern_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  pattern_number_reg[2]/Q
                         net (fo=7, unplaced)         0.146     0.970    pattern_number_reg[2]
                                                                      r  pattern_number[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.068 r  pattern_number[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    p_0_in__0[2]
                         FDCE                                         r  pattern_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  pattern_number_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    pattern_number_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pattern_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pattern_number_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  pattern_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  pattern_number_reg[3]/Q
                         net (fo=7, unplaced)         0.146     0.970    pattern_number_reg[3]
                                                                      r  pattern_number[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.068 r  pattern_number[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    p_0_in__0[3]
                         FDCE                                         r  pattern_number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  pattern_number_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    pattern_number_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pattern_number_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pattern_number_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  pattern_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  pattern_number_reg[1]/Q
                         net (fo=8, unplaced)         0.147     0.972    pattern_number_reg[1]
                                                                      r  pattern_number[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.070 r  pattern_number[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    p_0_in__0[1]
                         FDCE                                         r  pattern_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  pattern_number_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    pattern_number_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cal_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cal_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cal_cnt_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    cal_cnt_reg_n_0_[1]
                                                                      r  cal_cnt[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.070 r  cal_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    cal_cnt[2]_i_1_n_0
                         FDCE                                         r  cal_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cal_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846                mult10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846                mult10__1/CLK
Min Period        n/a     FDPE/C       n/a            1.000         8.000       7.000                FSM_onehot_tap_rdata_cnt_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000                FSM_onehot_tap_rdata_cnt_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000                FSM_onehot_tap_rdata_cnt_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000                STATE_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000                STATE_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000                cal_cnt_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000                cal_cnt_reg[1]/C
Low Pulse Width   Slow    FDPE/C       n/a            0.500         4.000       3.500                FSM_onehot_tap_rdata_cnt_reg[0]/C
Low Pulse Width   Fast    FDPE/C       n/a            0.500         4.000       3.500                FSM_onehot_tap_rdata_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500                FSM_onehot_tap_rdata_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         4.000       3.500                FSM_onehot_tap_rdata_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500                FSM_onehot_tap_rdata_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         4.000       3.500                FSM_onehot_tap_rdata_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500                STATE_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         4.000       3.500                STATE_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500                STATE_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         4.000       3.500                STATE_reg[1]/C
High Pulse Width  Slow    FDPE/C       n/a            0.500         4.000       3.500                FSM_onehot_tap_rdata_cnt_reg[0]/C
High Pulse Width  Fast    FDPE/C       n/a            0.500         4.000       3.500                FSM_onehot_tap_rdata_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         4.000       3.500                FSM_onehot_tap_rdata_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500                FSM_onehot_tap_rdata_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         4.000       3.500                FSM_onehot_tap_rdata_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500                FSM_onehot_tap_rdata_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         4.000       3.500                STATE_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500                STATE_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         4.000       3.500                STATE_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500                STATE_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[2]
                            (input port)
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.354ns  (logic 3.754ns (70.124%)  route 1.599ns (29.876%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[2] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[2]
                                                                      r  tap_Do_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[2]
                                                                      r  rdata_OBUF[2]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     1.919 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.719    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.354 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.354    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[0]
                                                                      r  rdata_OBUF[0]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[10]
                                                                      r  rdata_OBUF[10]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[12]
                                                                      r  rdata_OBUF[12]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[14]
                                                                      r  rdata_OBUF[14]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  rdata_OBUF[16]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[18]
                            (input port)
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[18] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[18]
                                                                      r  tap_Do_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[18]
                                                                      r  rdata_OBUF[18]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[1]
                            (input port)
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[1] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[1]
                                                                      r  tap_Do_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[1]
                                                                      r  rdata_OBUF[1]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     1.895 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[20]
                            (input port)
  Destination:            rdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[20] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[20]
                                                                      r  tap_Do_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[20]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[20]
                                                                      r  rdata_OBUF[20]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[20]
                                                                      r  rdata_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[20]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[20]
                                                                      r  rdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[22]
                            (input port)
  Destination:            rdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[22] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[22]
                                                                      r  tap_Do_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[22]
                                                                      r  rdata_OBUF[22]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[22]
                                                                      r  rdata_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[22]
                                                                      r  rdata[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[2]
                            (input port)
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[2] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[2]
                                                                      r  tap_Do_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[2]
                                                                      r  rdata_OBUF[2]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.069    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[0]
                                                                      r  rdata_OBUF[0]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[10]
                                                                      r  rdata_OBUF[10]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[12]
                                                                      r  rdata_OBUF[12]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[14]
                                                                      r  rdata_OBUF[14]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[16]
                                                                      r  rdata_OBUF[16]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[18]
                            (input port)
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[18] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[18]
                                                                      r  tap_Do_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[18]
                                                                      r  rdata_OBUF[18]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[1]
                            (input port)
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[1] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[1]
                                                                      r  tap_Do_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[1]
                                                                      r  rdata_OBUF[1]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.045     0.583 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[20]
                            (input port)
  Destination:            rdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[20] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[20]
                                                                      r  tap_Do_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[20]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[20]
                                                                      r  rdata_OBUF[20]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  rdata_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[20]
                                                                      r  rdata_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[20]
                                                                      r  rdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[22]
                            (input port)
  Destination:            rdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[22] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[22]
                                                                      r  tap_Do_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[22]
                                                                      r  rdata_OBUF[22]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  rdata_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[22]
                                                                      r  rdata_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[22]
                                                                      r  rdata[22] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Sysclk
  To Clock:  

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_A_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.438ns  (logic 3.647ns (56.654%)  route 2.791ns (43.346%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_cnt_reg[1]/Q
                         net (fo=8, unplaced)         1.003     3.937    p_2_in[3]
                                                                      r  sm_tvalid_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 f  sm_tvalid_OBUF_inst_i_2/O
                         net (fo=68, unplaced)        0.539     4.771    sm_tvalid_OBUF_inst_i_2_n_0
                                                                      f  sm_tvalid_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.895 r  sm_tvalid_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.449     5.344    sm_tvalid_OBUF_inst_i_3_n_0
                                                                      r  sm_tvalid_OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.116     5.460 r  sm_tvalid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.260    sm_tvalid_OBUF
                                                                      r  sm_tvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.895 r  sm_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     8.895    sm_tvalid
                                                                      r  sm_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pattern_number_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.119ns  (logic 3.555ns (58.104%)  route 2.564ns (41.896%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  pattern_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  pattern_number_reg[1]/Q
                         net (fo=8, unplaced)         0.844     3.778    pattern_number_reg[1]
                                                                      f  sm_tlast_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.073 f  sm_tlast_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.920     4.993    sm_tlast_OBUF_inst_i_2_n_0
                                                                      f  sm_tlast_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.148     5.141 r  sm_tlast_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.941    sm_tlast_OBUF
                                                                      r  sm_tlast_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.576 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     8.576    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ss_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.270ns  (logic 3.407ns (64.656%)  route 1.863ns (35.344%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  STATE_reg[1]/Q
                         net (fo=93, unplaced)        1.063     3.997    STATE[1]
                                                                      r  ss_tready_OBUF_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.292 r  ss_tready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.092    ss_tready_OBUF
                                                                      r  ss_tready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.727 r  ss_tready_OBUF_inst/O
                         net (fo=0)                   0.000     7.727    ss_tready
                                                                      r  ss_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.053ns  (logic 3.431ns (67.907%)  route 1.622ns (32.093%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  STATE_reg[0]/Q
                         net (fo=47, unplaced)        0.822     3.756    STATE[0]
                                                                      r  rdata_OBUF[11]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.075 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.875    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.510 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.510    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.053ns  (logic 3.431ns (67.907%)  route 1.622ns (32.093%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  STATE_reg[0]/Q
                         net (fo=47, unplaced)        0.822     3.756    STATE[0]
                                                                      r  rdata_OBUF[13]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.075 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.875    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.510 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.510    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.053ns  (logic 3.431ns (67.907%)  route 1.622ns (32.093%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  STATE_reg[0]/Q
                         net (fo=47, unplaced)        0.822     3.756    STATE[0]
                                                                      r  rdata_OBUF[15]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.075 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.875    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.510 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.510    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.053ns  (logic 3.431ns (67.907%)  route 1.622ns (32.093%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  STATE_reg[0]/Q
                         net (fo=47, unplaced)        0.822     3.756    STATE[0]
                                                                      r  rdata_OBUF[17]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.075 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.875    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.510 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.510    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.053ns  (logic 3.431ns (67.907%)  route 1.622ns (32.093%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  STATE_reg[0]/Q
                         net (fo=47, unplaced)        0.822     3.756    STATE[0]
                                                                      r  rdata_OBUF[19]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.075 r  rdata_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.875    rdata_OBUF[19]
                                                                      r  rdata_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.510 r  rdata_OBUF[19]_inst/O
                         net (fo=0)                   0.000     7.510    rdata[19]
                                                                      r  rdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.053ns  (logic 3.431ns (67.907%)  route 1.622ns (32.093%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  STATE_reg[0]/Q
                         net (fo=47, unplaced)        0.822     3.756    STATE[0]
                                                                      r  rdata_OBUF[21]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.075 r  rdata_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.875    rdata_OBUF[21]
                                                                      r  rdata_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.510 r  rdata_OBUF[21]_inst/O
                         net (fo=0)                   0.000     7.510    rdata[21]
                                                                      r  rdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.053ns  (logic 3.431ns (67.907%)  route 1.622ns (32.093%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  STATE_reg[0]/Q
                         net (fo=47, unplaced)        0.822     3.756    STATE[0]
                                                                      r  rdata_OBUF[23]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.075 r  rdata_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.875    rdata_OBUF[23]
                                                                      r  rdata_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.510 r  rdata_OBUF[23]_inst/O
                         net (fo=0)                   0.000     7.510    rdata[23]
                                                                      r  rdata[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_tap_rdata_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_tap_rdata_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_onehot_tap_rdata_cnt_reg[1]/Q
                         net (fo=4, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_wdata_wen_reg/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_wdata_wen_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tap_wdata_wen_reg/Q
                         net (fo=45, unplaced)        0.337     1.162    wready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg_reg[0]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[0]
                                                                      r  data_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[0]
                                                                      r  data_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg_reg[10]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg_reg[11]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg_reg[1]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[1]
                                                                      r  data_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[1]
                                                                      r  data_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg_reg[2]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg_reg[3]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg_reg[4]/Q
                         net (fo=5, unplaced)         0.337     1.162    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg_reg[5]/Q
                         net (fo=5, unplaced)         0.337     1.162    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Sysclk

Max Delay           483 Endpoints
Min Delay           483 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[24]
                            (input port)
  Destination:            STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.531ns  (logic 1.468ns (32.389%)  route 3.064ns (67.611%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     0.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wdata_IBUF[24]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wdata_IBUF[24]
                                                                      r  STATE[1]_i_9/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  STATE[1]_i_9/O
                         net (fo=1, unplaced)         0.449     2.344    STATE[1]_i_9_n_0
                                                                      r  STATE[1]_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  STATE[1]_i_6/O
                         net (fo=1, unplaced)         0.902     3.370    STATE[1]_i_6_n_0
                                                                      r  STATE[1]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.494 r  STATE[1]_i_3/O
                         net (fo=2, unplaced)         0.913     4.407    STATE[1]_i_3_n_0
                                                                      r  STATE[0]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.531 r  STATE[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.531    next_state__0[0]
                         FDCE                                         r  STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  STATE_reg[0]/C

Slack:                    inf
  Source:                 wdata[24]
                            (input port)
  Destination:            STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.078ns  (logic 1.468ns (35.987%)  route 2.611ns (64.013%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wdata[24] (IN)
                         net (fo=0)                   0.000     0.000    wdata[24]
                                                                      f  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wdata_IBUF[24]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wdata_IBUF[24]
                                                                      f  STATE[1]_i_9/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  STATE[1]_i_9/O
                         net (fo=1, unplaced)         0.449     2.344    STATE[1]_i_9_n_0
                                                                      f  STATE[1]_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  STATE[1]_i_6/O
                         net (fo=1, unplaced)         0.902     3.370    STATE[1]_i_6_n_0
                                                                      f  STATE[1]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.494 f  STATE[1]_i_3/O
                         net (fo=2, unplaced)         0.460     3.954    STATE[1]_i_3_n_0
                                                                      f  STATE[1]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.078 r  STATE[1]_i_1/O
                         net (fo=1, unplaced)         0.000     4.078    next_state__0[1]
                         FDCE                                         r  STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  STATE_reg[1]/C

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            tap_A_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.078ns  (logic 1.468ns (35.987%)  route 2.611ns (64.013%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      f  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[2]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[2]
                                                                      f  data_A_reg[11]_i_24/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  data_A_reg[11]_i_24/O
                         net (fo=1, unplaced)         0.449     2.344    data_A_reg[11]_i_24_n_0
                                                                      f  data_A_reg[11]_i_23/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.468 f  data_A_reg[11]_i_23/O
                         net (fo=2, unplaced)         0.913     3.381    data_A_reg[11]_i_23_n_0
                                                                      f  tap_A_reg[4]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.505 r  tap_A_reg[4]_i_2/O
                         net (fo=1, unplaced)         0.449     3.954    tap_A_reg[4]_i_2_n_0
                                                                      r  tap_A_reg[4]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.078 r  tap_A_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     4.078    tap_A_reg0_in[4]
                         FDCE                                         r  tap_A_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_reg_reg[4]/C

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            data_A_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.998ns  (logic 1.344ns (33.605%)  route 2.655ns (66.395%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      f  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awvalid_IBUF_inst/O
                         net (fo=9, unplaced)         0.800     1.771    awvalid_IBUF
                                                                      f  data_A_reg[11]_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.895 r  data_A_reg[11]_i_3/O
                         net (fo=14, unplaced)        0.953     2.848    data_A_reg[11]_i_3_n_0
                                                                      r  data_A_reg[2]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.972 r  data_A_reg[2]_i_2/O
                         net (fo=1, unplaced)         0.902     3.874    data_A_reg[2]_i_2_n_0
                                                                      r  data_A_reg[2]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.998 r  data_A_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     3.998    data_A_reg[2]_i_1_n_0
                         FDCE                                         r  data_A_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[2]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            data_A_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 2.186ns (55.894%)  route 1.725ns (44.106%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  data_A_reg[7]_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  data_A_reg[7]_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    data_A_reg[7]_i_9_n_0
                                                                      r  data_A_reg_reg[7]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  data_A_reg_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    data_A_reg_reg[7]_i_3_n_0
                                                                      r  data_A_reg_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.693 r  data_A_reg_reg[11]_i_7/O[2]
                         net (fo=2, unplaced)         0.916     3.609    data0[10]
                                                                      r  data_A_reg[10]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.301     3.910 r  data_A_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     3.910    data_A_reg[10]_i_1_n_0
                         FDCE                                         r  data_A_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[10]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 2.186ns (55.894%)  route 1.725ns (44.106%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  data_A_reg[7]_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  data_A_reg[7]_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    data_A_reg[7]_i_9_n_0
                                                                      r  data_A_reg_reg[7]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  data_A_reg_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    data_A_reg_reg[7]_i_3_n_0
                                                                      r  data_A_reg_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.693 r  data_A_reg_reg[11]_i_7/O[2]
                         net (fo=2, unplaced)         0.916     3.609    data0[10]
                                                                      r  tap_A_reg[10]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.301     3.910 r  tap_A_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     3.910    tap_A_reg0_in[10]
                         FDCE                                         r  tap_A_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_reg_reg[10]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            data_A_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.899ns  (logic 1.975ns (50.641%)  route 1.925ns (49.359%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  data_A_reg[7]_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  data_A_reg[7]_i_6/O
                         net (fo=1, unplaced)         0.000     1.895    data_A_reg[7]_i_6_n_0
                                                                      r  data_A_reg_reg[7]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.473 r  data_A_reg_reg[7]_i_2/O[2]
                         net (fo=2, unplaced)         1.125     3.598    tap_A_reg0[6]
                                                                      r  data_A_reg[6]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.301     3.899 r  data_A_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     3.899    data_A_reg[6]_i_1_n_0
                         FDCE                                         r  data_A_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[6]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            data_A_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.894ns  (logic 2.267ns (58.204%)  route 1.628ns (41.796%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  data_A_reg[7]_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  data_A_reg[7]_i_6/O
                         net (fo=1, unplaced)         0.000     1.895    data_A_reg[7]_i_6_n_0
                                                                      r  data_A_reg_reg[7]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  data_A_reg_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    data_A_reg_reg[7]_i_2_n_0
                                                                      r  data_A_reg_reg[11]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     2.768 r  data_A_reg_reg[11]_i_4/O[3]
                         net (fo=2, unplaced)         0.819     3.587    tap_A_reg0[11]
                                                                      r  data_A_reg[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.307     3.894 r  data_A_reg[11]_i_2/O
                         net (fo=1, unplaced)         0.000     3.894    data_A_reg[11]_i_2_n_0
                         FDCE                                         r  data_A_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[11]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            data_A_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.808ns  (logic 2.272ns (59.649%)  route 1.537ns (40.351%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  data_A_reg[7]_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  data_A_reg[7]_i_6/O
                         net (fo=1, unplaced)         0.000     1.895    data_A_reg[7]_i_6_n_0
                                                                      r  data_A_reg_reg[7]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  data_A_reg_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    data_A_reg_reg[7]_i_2_n_0
                                                                      r  data_A_reg_reg[11]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.774 r  data_A_reg_reg[11]_i_4/O[1]
                         net (fo=2, unplaced)         0.728     3.502    tap_A_reg0[9]
                                                                      r  data_A_reg[9]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     3.808 r  data_A_reg[9]_i_1/O
                         net (fo=1, unplaced)         0.000     3.808    data_A_reg[9]_i_1_n_0
                         FDCE                                         r  data_A_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[9]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.716ns  (logic 2.156ns (58.005%)  route 1.561ns (41.995%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  data_A_reg[7]_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  data_A_reg[7]_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    data_A_reg[7]_i_9_n_0
                                                                      r  data_A_reg_reg[7]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  data_A_reg_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    data_A_reg_reg[7]_i_3_n_0
                                                                      r  data_A_reg_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     2.669 r  data_A_reg_reg[11]_i_7/O[0]
                         net (fo=2, unplaced)         0.752     3.421    data0[8]
                                                                      r  tap_A_reg[8]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     3.716 r  tap_A_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.000     3.716    tap_A_reg0_in[8]
                         FDCE                                         r  tap_A_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            coef_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[0]
                         FDCE                                         r  coef_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[0]/C

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            coef_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[10]
                         FDCE                                         r  coef_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[10]/C

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            coef_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[11]
                         FDCE                                         r  coef_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[11]/C

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            coef_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[12]
                         FDCE                                         r  coef_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[12]/C

Slack:                    inf
  Source:                 tap_Do[13]
                            (input port)
  Destination:            coef_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[13]
                                                                      r  tap_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[13]
                         FDCE                                         r  coef_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[13]/C

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            coef_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[14]
                         FDCE                                         r  coef_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[14]/C

Slack:                    inf
  Source:                 tap_Do[15]
                            (input port)
  Destination:            coef_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[15]
                                                                      r  tap_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[15]
                         FDCE                                         r  coef_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[15]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            coef_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[16]
                         FDCE                                         r  coef_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[16]/C

Slack:                    inf
  Source:                 tap_Do[17]
                            (input port)
  Destination:            coef_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[17] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[17]
                                                                      r  tap_Do_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[17]
                         FDCE                                         r  coef_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[17]/C

Slack:                    inf
  Source:                 tap_Do[18]
                            (input port)
  Destination:            coef_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[18] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[18]
                                                                      r  tap_Do_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[18]
                         FDCE                                         r  coef_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=301, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[18]/C





