Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May  3 01:07:03 2023
| Host         : DESKTOP-6TH33MP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 112 register/latch pins with no clock driven by root clock pin: cam_pclk (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: cam_pclk1 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 526 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.686        0.000                      0                57182        0.025        0.000                      0                57162        7.000        0.000                       0                 22389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
clk_fpga_0                      {0.000 10.000}     20.000          50.000          
  clk_out1_cameras_clk_wiz_0_0  {0.000 20.833}     41.667          24.000          
  clkfbout_cameras_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            7.493        0.000                      0                53963        0.025        0.000                      0                53963        7.000        0.000                       0                 22384  
  clk_out1_cameras_clk_wiz_0_0                                                                                                                                                   40.074        0.000                       0                     2  
  clkfbout_cameras_clk_wiz_0_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              clk_fpga_0        999.174        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.686        0.000                      0                 3199        0.391        0.000                      0                 3199  
**default**        clk_fpga_0                                 19.042        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.107ns  (logic 4.562ns (37.680%)  route 7.545ns (62.320%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT4=6 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 22.024 - 20.000 ) 
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.332     2.274    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X88Y46         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y46         FDRE (Prop_fdre_C_Q)         0.341     2.615 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/Q
                         net (fo=3, routed)           0.751     3.366    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525[0]
    SLICE_X91Y49         LUT2 (Prop_lut2_I0_O)        0.097     3.463 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258/O
                         net (fo=1, routed)           0.000     3.463    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258_n_1
    SLICE_X91Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.766 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228/O[1]
                         net (fo=6, routed)           0.931     4.696    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228_n_7
    SLICE_X89Y51         LUT6 (Prop_lut6_I2_O)        0.225     4.921 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189/O
                         net (fo=3, routed)           0.329     5.250    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189_n_1
    SLICE_X89Y51         LUT4 (Prop_lut4_I2_O)        0.105     5.355 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238/O
                         net (fo=4, routed)           0.464     5.819    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238_n_1
    SLICE_X88Y52         LUT4 (Prop_lut4_I3_O)        0.253     6.072 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224/O
                         net (fo=2, routed)           0.413     6.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224_n_1
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.239     6.724 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.396     7.119    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X89Y53         LUT4 (Prop_lut4_I3_O)        0.097     7.216 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X89Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.515 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.745 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.914     8.659    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X97Y55         LUT4 (Prop_lut4_I0_O)        0.225     8.884 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.389     9.273    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X96Y56         LUT6 (Prop_lut6_I4_O)        0.239     9.512 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.456     9.968    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X97Y56         LUT2 (Prop_lut2_I0_O)        0.097    10.065 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.420    10.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X96Y54         LUT5 (Prop_lut5_I4_O)        0.097    10.582 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0/O
                         net (fo=1, routed)           0.000    10.582    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0_n_1
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    10.866 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.985 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.816    11.801    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5__0[0]
    SLICE_X83Y58         LUT4 (Prop_lut4_I3_O)        0.251    12.052 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__1/O
                         net (fo=1, routed)           0.298    12.351    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_0
    SLICE_X83Y55         LUT6 (Prop_lut6_I1_O)        0.097    12.448 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2/O
                         net (fo=1, routed)           0.000    12.448    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2_n_1
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.843 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.843    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_n_1
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.932 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    12.932    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0_n_1
    SLICE_X83Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.091 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0/O[0]
                         net (fo=1, routed)           0.499    13.590    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/tmp_14_fu_1780_p4[0]
    SLICE_X82Y57         LUT4 (Prop_lut4_I0_O)        0.224    13.814 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1/O
                         net (fo=8, routed)           0.470    14.284    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1_n_1
    SLICE_X82Y57         LUT5 (Prop_lut5_I3_O)        0.097    14.381 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][4]_i_1__4/O
                         net (fo=1, routed)           0.000    14.381    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[4]
    SLICE_X82Y57         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.165    22.024    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][4]/C
                         clock pessimism              0.084    22.107    
                         clock uncertainty           -0.302    21.805    
    SLICE_X82Y57         FDRE (Setup_fdre_C_D)        0.069    21.874    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][4]
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                         -14.381    
  -------------------------------------------------------------------
                         slack                                  7.493    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.103ns  (logic 4.562ns (37.693%)  route 7.541ns (62.307%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT4=6 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 22.024 - 20.000 ) 
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.332     2.274    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X88Y46         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y46         FDRE (Prop_fdre_C_Q)         0.341     2.615 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/Q
                         net (fo=3, routed)           0.751     3.366    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525[0]
    SLICE_X91Y49         LUT2 (Prop_lut2_I0_O)        0.097     3.463 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258/O
                         net (fo=1, routed)           0.000     3.463    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258_n_1
    SLICE_X91Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.766 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228/O[1]
                         net (fo=6, routed)           0.931     4.696    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228_n_7
    SLICE_X89Y51         LUT6 (Prop_lut6_I2_O)        0.225     4.921 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189/O
                         net (fo=3, routed)           0.329     5.250    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189_n_1
    SLICE_X89Y51         LUT4 (Prop_lut4_I2_O)        0.105     5.355 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238/O
                         net (fo=4, routed)           0.464     5.819    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238_n_1
    SLICE_X88Y52         LUT4 (Prop_lut4_I3_O)        0.253     6.072 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224/O
                         net (fo=2, routed)           0.413     6.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224_n_1
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.239     6.724 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.396     7.119    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X89Y53         LUT4 (Prop_lut4_I3_O)        0.097     7.216 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X89Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.515 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.745 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.914     8.659    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X97Y55         LUT4 (Prop_lut4_I0_O)        0.225     8.884 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.389     9.273    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X96Y56         LUT6 (Prop_lut6_I4_O)        0.239     9.512 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.456     9.968    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X97Y56         LUT2 (Prop_lut2_I0_O)        0.097    10.065 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.420    10.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X96Y54         LUT5 (Prop_lut5_I4_O)        0.097    10.582 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0/O
                         net (fo=1, routed)           0.000    10.582    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0_n_1
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    10.866 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.985 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.816    11.801    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5__0[0]
    SLICE_X83Y58         LUT4 (Prop_lut4_I3_O)        0.251    12.052 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__1/O
                         net (fo=1, routed)           0.298    12.351    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_0
    SLICE_X83Y55         LUT6 (Prop_lut6_I1_O)        0.097    12.448 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2/O
                         net (fo=1, routed)           0.000    12.448    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2_n_1
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.843 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.843    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_n_1
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.932 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    12.932    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0_n_1
    SLICE_X83Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.091 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0/O[0]
                         net (fo=1, routed)           0.499    13.590    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/tmp_14_fu_1780_p4[0]
    SLICE_X82Y57         LUT4 (Prop_lut4_I0_O)        0.224    13.814 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1/O
                         net (fo=8, routed)           0.466    14.280    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1_n_1
    SLICE_X82Y57         LUT5 (Prop_lut5_I3_O)        0.097    14.377 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][5]_i_1__4/O
                         net (fo=1, routed)           0.000    14.377    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[5]
    SLICE_X82Y57         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.165    22.024    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][5]/C
                         clock pessimism              0.084    22.107    
                         clock uncertainty           -0.302    21.805    
    SLICE_X82Y57         FDRE (Setup_fdre_C_D)        0.072    21.877    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][5]
  -------------------------------------------------------------------
                         required time                         21.877    
                         arrival time                         -14.377    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.048ns  (logic 4.562ns (37.865%)  route 7.486ns (62.135%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT4=6 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 22.024 - 20.000 ) 
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.332     2.274    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X88Y46         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y46         FDRE (Prop_fdre_C_Q)         0.341     2.615 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/Q
                         net (fo=3, routed)           0.751     3.366    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525[0]
    SLICE_X91Y49         LUT2 (Prop_lut2_I0_O)        0.097     3.463 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258/O
                         net (fo=1, routed)           0.000     3.463    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258_n_1
    SLICE_X91Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.766 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228/O[1]
                         net (fo=6, routed)           0.931     4.696    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228_n_7
    SLICE_X89Y51         LUT6 (Prop_lut6_I2_O)        0.225     4.921 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189/O
                         net (fo=3, routed)           0.329     5.250    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189_n_1
    SLICE_X89Y51         LUT4 (Prop_lut4_I2_O)        0.105     5.355 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238/O
                         net (fo=4, routed)           0.464     5.819    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238_n_1
    SLICE_X88Y52         LUT4 (Prop_lut4_I3_O)        0.253     6.072 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224/O
                         net (fo=2, routed)           0.413     6.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224_n_1
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.239     6.724 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.396     7.119    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X89Y53         LUT4 (Prop_lut4_I3_O)        0.097     7.216 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X89Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.515 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.745 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.914     8.659    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X97Y55         LUT4 (Prop_lut4_I0_O)        0.225     8.884 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.389     9.273    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X96Y56         LUT6 (Prop_lut6_I4_O)        0.239     9.512 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.456     9.968    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X97Y56         LUT2 (Prop_lut2_I0_O)        0.097    10.065 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.420    10.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X96Y54         LUT5 (Prop_lut5_I4_O)        0.097    10.582 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0/O
                         net (fo=1, routed)           0.000    10.582    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0_n_1
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    10.866 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.985 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.816    11.801    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5__0[0]
    SLICE_X83Y58         LUT4 (Prop_lut4_I3_O)        0.251    12.052 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__1/O
                         net (fo=1, routed)           0.298    12.351    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_0
    SLICE_X83Y55         LUT6 (Prop_lut6_I1_O)        0.097    12.448 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2/O
                         net (fo=1, routed)           0.000    12.448    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2_n_1
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.843 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.843    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_n_1
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.932 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    12.932    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0_n_1
    SLICE_X83Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.091 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0/O[0]
                         net (fo=1, routed)           0.499    13.590    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/tmp_14_fu_1780_p4[0]
    SLICE_X82Y57         LUT4 (Prop_lut4_I0_O)        0.224    13.814 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1/O
                         net (fo=8, routed)           0.411    14.225    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1_n_1
    SLICE_X82Y55         LUT5 (Prop_lut5_I3_O)        0.097    14.322 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][1]_i_1__4/O
                         net (fo=1, routed)           0.000    14.322    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[1]
    SLICE_X82Y55         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.165    22.024    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X82Y55         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][1]/C
                         clock pessimism              0.084    22.107    
                         clock uncertainty           -0.302    21.805    
    SLICE_X82Y55         FDRE (Setup_fdre_C_D)        0.069    21.874    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][1]
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                         -14.322    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.986ns  (logic 4.634ns (38.661%)  route 7.352ns (61.339%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT3=1 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 22.024 - 20.000 ) 
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.332     2.274    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X88Y46         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y46         FDRE (Prop_fdre_C_Q)         0.341     2.615 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/Q
                         net (fo=3, routed)           0.751     3.366    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525[0]
    SLICE_X91Y49         LUT2 (Prop_lut2_I0_O)        0.097     3.463 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258/O
                         net (fo=1, routed)           0.000     3.463    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258_n_1
    SLICE_X91Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.766 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228/O[1]
                         net (fo=6, routed)           0.931     4.696    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228_n_7
    SLICE_X89Y51         LUT6 (Prop_lut6_I2_O)        0.225     4.921 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189/O
                         net (fo=3, routed)           0.329     5.250    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189_n_1
    SLICE_X89Y51         LUT4 (Prop_lut4_I2_O)        0.105     5.355 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238/O
                         net (fo=4, routed)           0.464     5.819    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238_n_1
    SLICE_X88Y52         LUT4 (Prop_lut4_I3_O)        0.253     6.072 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224/O
                         net (fo=2, routed)           0.413     6.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224_n_1
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.239     6.724 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.396     7.119    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X89Y53         LUT4 (Prop_lut4_I3_O)        0.097     7.216 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X89Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.515 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.745 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.914     8.659    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X97Y55         LUT4 (Prop_lut4_I0_O)        0.225     8.884 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.389     9.273    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X96Y56         LUT6 (Prop_lut6_I4_O)        0.239     9.512 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.456     9.968    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X97Y56         LUT2 (Prop_lut2_I0_O)        0.097    10.065 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.420    10.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X96Y54         LUT5 (Prop_lut5_I4_O)        0.097    10.582 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0/O
                         net (fo=1, routed)           0.000    10.582    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0_n_1
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    10.866 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.985 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.822    11.807    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5_0[0]
    SLICE_X85Y52         LUT4 (Prop_lut4_I3_O)        0.251    12.058 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__0/O
                         net (fo=1, routed)           0.308    12.366    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__1_0
    SLICE_X84Y50         LUT6 (Prop_lut6_I1_O)        0.097    12.463 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__1/O
                         net (fo=1, routed)           0.000    12.463    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__1_n_1
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.858 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.858    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__1_n_1
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.947 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.947    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3_n_1
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.177 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5/O[1]
                         net (fo=1, routed)           0.353    13.530    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[1]
    SLICE_X85Y52         LUT3 (Prop_lut3_I0_O)        0.225    13.755 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][7]_i_4__0/O
                         net (fo=8, routed)           0.408    14.163    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]
    SLICE_X83Y50         LUT5 (Prop_lut5_I1_O)        0.097    14.260 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][6]_i_1__3/O
                         net (fo=1, routed)           0.000    14.260    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_1[6]
    SLICE_X83Y50         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.165    22.024    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X83Y50         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][6]/C
                         clock pessimism              0.084    22.107    
                         clock uncertainty           -0.302    21.805    
    SLICE_X83Y50         FDRE (Setup_fdre_C_D)        0.032    21.837    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][6]
  -------------------------------------------------------------------
                         required time                         21.837    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  7.577    

Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.983ns  (logic 4.562ns (38.071%)  route 7.421ns (61.929%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT4=6 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 22.023 - 20.000 ) 
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.332     2.274    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X88Y46         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y46         FDRE (Prop_fdre_C_Q)         0.341     2.615 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/Q
                         net (fo=3, routed)           0.751     3.366    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525[0]
    SLICE_X91Y49         LUT2 (Prop_lut2_I0_O)        0.097     3.463 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258/O
                         net (fo=1, routed)           0.000     3.463    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258_n_1
    SLICE_X91Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.766 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228/O[1]
                         net (fo=6, routed)           0.931     4.696    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228_n_7
    SLICE_X89Y51         LUT6 (Prop_lut6_I2_O)        0.225     4.921 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189/O
                         net (fo=3, routed)           0.329     5.250    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189_n_1
    SLICE_X89Y51         LUT4 (Prop_lut4_I2_O)        0.105     5.355 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238/O
                         net (fo=4, routed)           0.464     5.819    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238_n_1
    SLICE_X88Y52         LUT4 (Prop_lut4_I3_O)        0.253     6.072 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224/O
                         net (fo=2, routed)           0.413     6.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224_n_1
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.239     6.724 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.396     7.119    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X89Y53         LUT4 (Prop_lut4_I3_O)        0.097     7.216 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X89Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.515 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.745 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.914     8.659    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X97Y55         LUT4 (Prop_lut4_I0_O)        0.225     8.884 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.389     9.273    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X96Y56         LUT6 (Prop_lut6_I4_O)        0.239     9.512 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.456     9.968    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X97Y56         LUT2 (Prop_lut2_I0_O)        0.097    10.065 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.420    10.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X96Y54         LUT5 (Prop_lut5_I4_O)        0.097    10.582 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0/O
                         net (fo=1, routed)           0.000    10.582    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0_n_1
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    10.866 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.985 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.816    11.801    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5__0[0]
    SLICE_X83Y58         LUT4 (Prop_lut4_I3_O)        0.251    12.052 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__1/O
                         net (fo=1, routed)           0.298    12.351    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_0
    SLICE_X83Y55         LUT6 (Prop_lut6_I1_O)        0.097    12.448 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2/O
                         net (fo=1, routed)           0.000    12.448    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2_n_1
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.843 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.843    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_n_1
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.932 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    12.932    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0_n_1
    SLICE_X83Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.091 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0/O[0]
                         net (fo=1, routed)           0.499    13.590    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/tmp_14_fu_1780_p4[0]
    SLICE_X82Y57         LUT4 (Prop_lut4_I0_O)        0.224    13.814 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1/O
                         net (fo=8, routed)           0.346    14.160    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1_n_1
    SLICE_X81Y55         LUT5 (Prop_lut5_I3_O)        0.097    14.257 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][0]_i_1__4/O
                         net (fo=1, routed)           0.000    14.257    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[0]
    SLICE_X81Y55         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.164    22.023    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X81Y55         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][0]/C
                         clock pessimism              0.084    22.106    
                         clock uncertainty           -0.302    21.804    
    SLICE_X81Y55         FDRE (Setup_fdre_C_D)        0.030    21.834    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][0]
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  7.577    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.985ns  (logic 4.634ns (38.664%)  route 7.351ns (61.336%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT3=1 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 22.024 - 20.000 ) 
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.332     2.274    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X88Y46         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y46         FDRE (Prop_fdre_C_Q)         0.341     2.615 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/Q
                         net (fo=3, routed)           0.751     3.366    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525[0]
    SLICE_X91Y49         LUT2 (Prop_lut2_I0_O)        0.097     3.463 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258/O
                         net (fo=1, routed)           0.000     3.463    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258_n_1
    SLICE_X91Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.766 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228/O[1]
                         net (fo=6, routed)           0.931     4.696    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228_n_7
    SLICE_X89Y51         LUT6 (Prop_lut6_I2_O)        0.225     4.921 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189/O
                         net (fo=3, routed)           0.329     5.250    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189_n_1
    SLICE_X89Y51         LUT4 (Prop_lut4_I2_O)        0.105     5.355 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238/O
                         net (fo=4, routed)           0.464     5.819    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238_n_1
    SLICE_X88Y52         LUT4 (Prop_lut4_I3_O)        0.253     6.072 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224/O
                         net (fo=2, routed)           0.413     6.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224_n_1
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.239     6.724 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.396     7.119    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X89Y53         LUT4 (Prop_lut4_I3_O)        0.097     7.216 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X89Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.515 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.745 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.914     8.659    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X97Y55         LUT4 (Prop_lut4_I0_O)        0.225     8.884 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.389     9.273    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X96Y56         LUT6 (Prop_lut6_I4_O)        0.239     9.512 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.456     9.968    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X97Y56         LUT2 (Prop_lut2_I0_O)        0.097    10.065 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.420    10.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X96Y54         LUT5 (Prop_lut5_I4_O)        0.097    10.582 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0/O
                         net (fo=1, routed)           0.000    10.582    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0_n_1
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    10.866 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.985 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.822    11.807    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5_0[0]
    SLICE_X85Y52         LUT4 (Prop_lut4_I3_O)        0.251    12.058 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__0/O
                         net (fo=1, routed)           0.308    12.366    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__1_0
    SLICE_X84Y50         LUT6 (Prop_lut6_I1_O)        0.097    12.463 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__1/O
                         net (fo=1, routed)           0.000    12.463    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__1_n_1
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.858 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.858    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__1_n_1
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.947 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.947    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3_n_1
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.177 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5/O[1]
                         net (fo=1, routed)           0.353    13.530    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[1]
    SLICE_X85Y52         LUT3 (Prop_lut3_I0_O)        0.225    13.755 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][7]_i_4__0/O
                         net (fo=8, routed)           0.407    14.162    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]
    SLICE_X83Y50         LUT5 (Prop_lut5_I1_O)        0.097    14.259 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][0]_i_1__3/O
                         net (fo=1, routed)           0.000    14.259    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_1[0]
    SLICE_X83Y50         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.165    22.024    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X83Y50         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][0]/C
                         clock pessimism              0.084    22.107    
                         clock uncertainty           -0.302    21.805    
    SLICE_X83Y50         FDRE (Setup_fdre_C_D)        0.033    21.838    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][0]
  -------------------------------------------------------------------
                         required time                         21.838    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.966ns  (logic 4.562ns (38.125%)  route 7.404ns (61.875%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT4=6 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 22.023 - 20.000 ) 
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.332     2.274    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X88Y46         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y46         FDRE (Prop_fdre_C_Q)         0.341     2.615 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/Q
                         net (fo=3, routed)           0.751     3.366    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525[0]
    SLICE_X91Y49         LUT2 (Prop_lut2_I0_O)        0.097     3.463 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258/O
                         net (fo=1, routed)           0.000     3.463    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258_n_1
    SLICE_X91Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.766 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228/O[1]
                         net (fo=6, routed)           0.931     4.696    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228_n_7
    SLICE_X89Y51         LUT6 (Prop_lut6_I2_O)        0.225     4.921 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189/O
                         net (fo=3, routed)           0.329     5.250    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189_n_1
    SLICE_X89Y51         LUT4 (Prop_lut4_I2_O)        0.105     5.355 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238/O
                         net (fo=4, routed)           0.464     5.819    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238_n_1
    SLICE_X88Y52         LUT4 (Prop_lut4_I3_O)        0.253     6.072 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224/O
                         net (fo=2, routed)           0.413     6.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224_n_1
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.239     6.724 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.396     7.119    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X89Y53         LUT4 (Prop_lut4_I3_O)        0.097     7.216 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X89Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.515 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.745 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.914     8.659    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X97Y55         LUT4 (Prop_lut4_I0_O)        0.225     8.884 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.389     9.273    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X96Y56         LUT6 (Prop_lut6_I4_O)        0.239     9.512 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.456     9.968    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X97Y56         LUT2 (Prop_lut2_I0_O)        0.097    10.065 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.420    10.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X96Y54         LUT5 (Prop_lut5_I4_O)        0.097    10.582 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0/O
                         net (fo=1, routed)           0.000    10.582    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0_n_1
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    10.866 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.985 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.816    11.801    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5__0[0]
    SLICE_X83Y58         LUT4 (Prop_lut4_I3_O)        0.251    12.052 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__1/O
                         net (fo=1, routed)           0.298    12.351    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_0
    SLICE_X83Y55         LUT6 (Prop_lut6_I1_O)        0.097    12.448 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2/O
                         net (fo=1, routed)           0.000    12.448    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2_n_1
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.843 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.843    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_n_1
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.932 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    12.932    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0_n_1
    SLICE_X83Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.091 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0/O[0]
                         net (fo=1, routed)           0.499    13.590    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/tmp_14_fu_1780_p4[0]
    SLICE_X82Y57         LUT4 (Prop_lut4_I0_O)        0.224    13.814 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1/O
                         net (fo=8, routed)           0.329    14.143    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1_n_1
    SLICE_X81Y56         LUT5 (Prop_lut5_I3_O)        0.097    14.240 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_2__0/O
                         net (fo=1, routed)           0.000    14.240    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[7]
    SLICE_X81Y56         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.164    22.023    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X81Y56         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]/C
                         clock pessimism              0.084    22.106    
                         clock uncertainty           -0.302    21.804    
    SLICE_X81Y56         FDRE (Setup_fdre_C_D)        0.030    21.834    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.605ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.998ns  (logic 4.562ns (38.023%)  route 7.436ns (61.977%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT4=6 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 22.024 - 20.000 ) 
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.332     2.274    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X88Y46         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y46         FDRE (Prop_fdre_C_Q)         0.341     2.615 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/Q
                         net (fo=3, routed)           0.751     3.366    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525[0]
    SLICE_X91Y49         LUT2 (Prop_lut2_I0_O)        0.097     3.463 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258/O
                         net (fo=1, routed)           0.000     3.463    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258_n_1
    SLICE_X91Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.766 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228/O[1]
                         net (fo=6, routed)           0.931     4.696    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228_n_7
    SLICE_X89Y51         LUT6 (Prop_lut6_I2_O)        0.225     4.921 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189/O
                         net (fo=3, routed)           0.329     5.250    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189_n_1
    SLICE_X89Y51         LUT4 (Prop_lut4_I2_O)        0.105     5.355 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238/O
                         net (fo=4, routed)           0.464     5.819    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238_n_1
    SLICE_X88Y52         LUT4 (Prop_lut4_I3_O)        0.253     6.072 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224/O
                         net (fo=2, routed)           0.413     6.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224_n_1
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.239     6.724 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.396     7.119    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X89Y53         LUT4 (Prop_lut4_I3_O)        0.097     7.216 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X89Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.515 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.745 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.914     8.659    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X97Y55         LUT4 (Prop_lut4_I0_O)        0.225     8.884 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.389     9.273    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X96Y56         LUT6 (Prop_lut6_I4_O)        0.239     9.512 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.456     9.968    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X97Y56         LUT2 (Prop_lut2_I0_O)        0.097    10.065 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.420    10.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X96Y54         LUT5 (Prop_lut5_I4_O)        0.097    10.582 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0/O
                         net (fo=1, routed)           0.000    10.582    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0_n_1
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    10.866 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.985 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.816    11.801    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5__0[0]
    SLICE_X83Y58         LUT4 (Prop_lut4_I3_O)        0.251    12.052 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__1/O
                         net (fo=1, routed)           0.298    12.351    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_0
    SLICE_X83Y55         LUT6 (Prop_lut6_I1_O)        0.097    12.448 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2/O
                         net (fo=1, routed)           0.000    12.448    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__2_n_1
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.843 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.843    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__2_n_1
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.932 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    12.932    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3__0_n_1
    SLICE_X83Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.091 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5__0/O[0]
                         net (fo=1, routed)           0.499    13.590    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/tmp_14_fu_1780_p4[0]
    SLICE_X82Y57         LUT4 (Prop_lut4_I0_O)        0.224    13.814 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1/O
                         net (fo=8, routed)           0.361    14.175    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_4__1_n_1
    SLICE_X82Y55         LUT5 (Prop_lut5_I3_O)        0.097    14.272 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][2]_i_1__4/O
                         net (fo=1, routed)           0.000    14.272    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[2]
    SLICE_X82Y55         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.165    22.024    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X82Y55         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][2]/C
                         clock pessimism              0.084    22.107    
                         clock uncertainty           -0.302    21.805    
    SLICE_X82Y55         FDRE (Setup_fdre_C_D)        0.072    21.877    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_2_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][2]
  -------------------------------------------------------------------
                         required time                         21.877    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  7.605    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_31_reg_2284_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_1_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.074ns  (logic 4.980ns (41.245%)  route 7.094ns (58.755%))
  Logic Levels:           23  (CARRY4=9 LUT2=1 LUT3=2 LUT4=6 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 22.147 - 20.000 ) 
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.446     2.388    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X56Y117        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_31_reg_2284_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y117        FDRE (Prop_fdre_C_Q)         0.341     2.729 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_31_reg_2284_reg[0]/Q
                         net (fo=2, routed)           0.812     3.541    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_31_reg_2284[0]
    SLICE_X53Y129        LUT2 (Prop_lut2_I1_O)        0.097     3.638 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254/O
                         net (fo=1, routed)           0.000     3.638    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_254_n_1
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.033 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_227_n_1
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.263 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_169/O[1]
                         net (fo=2, routed)           0.751     5.014    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_169_n_7
    SLICE_X48Y127        LUT6 (Prop_lut6_I0_O)        0.225     5.239 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167/O
                         net (fo=4, routed)           0.317     5.556    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_167_n_1
    SLICE_X48Y127        LUT4 (Prop_lut4_I2_O)        0.113     5.669 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231/O
                         net (fo=5, routed)           0.433     6.102    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_231_n_1
    SLICE_X46Y126        LUT4 (Prop_lut4_I1_O)        0.244     6.346 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223/O
                         net (fo=2, routed)           0.601     6.947    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_223_n_1
    SLICE_X45Y125        LUT6 (Prop_lut6_I4_O)        0.234     7.181 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.285     7.466    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X44Y125        LUT4 (Prop_lut4_I3_O)        0.097     7.563 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.563    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X44Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.862 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.862    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.092 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.643     8.735    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X43Y124        LUT4 (Prop_lut4_I0_O)        0.239     8.974 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.455     9.428    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X42Y126        LUT6 (Prop_lut6_I1_O)        0.239     9.667 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_94/O
                         net (fo=2, routed)           0.311     9.978    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_94_n_1
    SLICE_X41Y126        LUT4 (Prop_lut4_I0_O)        0.097    10.075 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_57__0/O
                         net (fo=2, routed)           0.323    10.398    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_57__0_n_1
    SLICE_X40Y126        LUT3 (Prop_lut3_I2_O)        0.097    10.495 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_61__0/O
                         net (fo=1, routed)           0.000    10.495    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_61__0_n_1
    SLICE_X40Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    10.796 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.796    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.916 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.759    11.675    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_1_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5_0[0]
    SLICE_X53Y120        LUT4 (Prop_lut4_I3_O)        0.249    11.924 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_1_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__0/O
                         net (fo=1, routed)           0.287    12.211    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__1_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I1_O)        0.097    12.308 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__1/O
                         net (fo=1, routed)           0.000    12.308    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__1_n_1
    SLICE_X52Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.703 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.703    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__1_n_1
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.792 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.792    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3_n_1
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.022 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5/O[1]
                         net (fo=1, routed)           0.676    13.697    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_1_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[1]
    SLICE_X54Y121        LUT3 (Prop_lut3_I0_O)        0.225    13.922 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_1_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][7]_i_4__0/O
                         net (fo=8, routed)           0.443    14.365    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]
    SLICE_X54Y120        LUT5 (Prop_lut5_I1_O)        0.097    14.462 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][4]_i_1__3/O
                         net (fo=1, routed)           0.000    14.462    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_1_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_1[4]
    SLICE_X54Y120        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_1_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.288    22.147    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_1_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X54Y120        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_1_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][4]/C
                         clock pessimism              0.183    22.330    
                         clock uncertainty           -0.302    22.028    
    SLICE_X54Y120        FDRE (Setup_fdre_C_D)        0.069    22.097    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/imgRgb_V_val_1_V_U/U_cameras_bayer0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][4]
  -------------------------------------------------------------------
                         required time                         22.097    
                         arrival time                         -14.462    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.965ns  (logic 4.634ns (38.730%)  route 7.331ns (61.270%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT3=1 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 22.024 - 20.000 ) 
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.332     2.274    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X88Y46         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y46         FDRE (Prop_fdre_C_Q)         0.341     2.615 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525_reg[0]/Q
                         net (fo=3, routed)           0.751     3.366    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_42_reg_525[0]
    SLICE_X91Y49         LUT2 (Prop_lut2_I0_O)        0.097     3.463 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258/O
                         net (fo=1, routed)           0.000     3.463    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_258_n_1
    SLICE_X91Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.766 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228/O[1]
                         net (fo=6, routed)           0.931     4.696    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_228_n_7
    SLICE_X89Y51         LUT6 (Prop_lut6_I2_O)        0.225     4.921 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189/O
                         net (fo=3, routed)           0.329     5.250    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_189_n_1
    SLICE_X89Y51         LUT4 (Prop_lut4_I2_O)        0.105     5.355 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238/O
                         net (fo=4, routed)           0.464     5.819    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_238_n_1
    SLICE_X88Y52         LUT4 (Prop_lut4_I3_O)        0.253     6.072 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224/O
                         net (fo=2, routed)           0.413     6.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_224_n_1
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.239     6.724 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160/O
                         net (fo=2, routed)           0.396     7.119    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_160_n_1
    SLICE_X89Y53         LUT4 (Prop_lut4_I3_O)        0.097     7.216 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_163_n_1
    SLICE_X89Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.515 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.515    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_103_n_1
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.745 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64/O[1]
                         net (fo=3, routed)           0.914     8.659    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_64_n_7
    SLICE_X97Y55         LUT4 (Prop_lut4_I0_O)        0.225     8.884 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155/O
                         net (fo=2, routed)           0.389     9.273    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_155_n_1
    SLICE_X96Y56         LUT6 (Prop_lut6_I4_O)        0.239     9.512 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92/O
                         net (fo=2, routed)           0.456     9.968    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_92_n_1
    SLICE_X97Y56         LUT2 (Prop_lut2_I0_O)        0.097    10.065 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0/O
                         net (fo=2, routed)           0.420    10.485    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_56__0_n_1
    SLICE_X96Y54         LUT5 (Prop_lut5_I4_O)        0.097    10.582 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0/O
                         net (fo=1, routed)           0.000    10.582    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][7]_i_60__0_n_1
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    10.866 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.866    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_33_n_1
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.985 f  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_14/CO[1]
                         net (fo=24, routed)          0.822    11.807    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_i_5_0[0]
    SLICE_X85Y52         LUT4 (Prop_lut4_I3_O)        0.251    12.058 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][3]_i_13__0/O
                         net (fo=1, routed)           0.308    12.366    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__1_0
    SLICE_X84Y50         LUT6 (Prop_lut6_I1_O)        0.097    12.463 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__1/O
                         net (fo=1, routed)           0.000    12.463    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][3]_i_6__1_n_1
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.858 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.858    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][3]_i_2__1_n_1
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.947 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.947    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_3_n_1
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.177 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]_i_5/O[1]
                         net (fo=1, routed)           0.353    13.530    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[1]
    SLICE_X85Y52         LUT3 (Prop_lut3_I0_O)        0.225    13.755 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG[0][7]_i_4__0/O
                         net (fo=8, routed)           0.386    14.142    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG_reg[0][7]
    SLICE_X82Y56         LUT5 (Prop_lut5_I1_O)        0.097    14.239 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/SRL_SIG[0][5]_i_1__3/O
                         net (fo=1, routed)           0.000    14.239    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_1[5]
    SLICE_X82Y56         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.165    22.024    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X82Y56         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][5]/C
                         clock pessimism              0.084    22.107    
                         clock uncertainty           -0.302    21.805    
    SLICE_X82Y56         FDRE (Setup_fdre_C_D)        0.069    21.874    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/imgRgb_V_val_1_V_U/U_cameras_bayer1_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][5]
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                         -14.239    
  -------------------------------------------------------------------
                         slack                                  7.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_17_fu_218_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_fu_206_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.246ns (62.686%)  route 0.146ns (37.314%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.584     0.920    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X82Y50         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_17_fu_218_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDRE (Prop_fdre_C_Q)         0.148     1.068 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_17_fu_218_reg[0]/Q
                         net (fo=2, routed)           0.146     1.214    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_17_fu_218[0]
    SLICE_X83Y49         LUT4 (Prop_lut4_I0_O)        0.098     1.312 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_fu_206[0]_i_1/O
                         net (fo=1, routed)           0.000     1.312    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_fu_206[0]_i_1_n_1
    SLICE_X83Y49         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_fu_206_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.859     1.225    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X83Y49         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_fu_206_reg[0]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X83Y49         FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_fu_206_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.552     0.888    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X43Y85         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]/Q
                         net (fo=1, routed)           0.112     1.141    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X42Y84         SRLC32E                                      r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.818     1.184    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y84         SRLC32E                                      r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.282     0.902    
    SLICE_X42Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.085    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.088%)  route 0.100ns (37.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.582     0.918    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X54Y43         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[14]/Q
                         net (fo=1, routed)           0.100     1.182    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[14]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.885     1.251    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.968    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.155     1.123    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.934%)  route 0.101ns (38.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.582     0.918    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X54Y44         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[43]/Q
                         net (fo=1, routed)           0.101     1.182    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[43]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.885     1.251    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.968    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     1.123    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.934%)  route 0.101ns (38.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.582     0.918    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X54Y44         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[45]/Q
                         net (fo=1, routed)           0.101     1.182    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[45]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.885     1.251    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.968    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     1.123    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.934%)  route 0.101ns (38.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.582     0.918    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X54Y44         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[47]/Q
                         net (fo=1, routed)           0.101     1.182    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[47]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.885     1.251    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.968    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.155     1.123    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.934%)  route 0.101ns (38.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.582     0.918    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X54Y43         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[53]/Q
                         net (fo=1, routed)           0.101     1.182    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[53]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.885     1.251    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.968    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.155     1.123    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.701%)  route 0.102ns (38.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.582     0.918    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X54Y44         FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[11]/Q
                         net (fo=1, routed)           0.102     1.183    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.885     1.251    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.968    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.123    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation3/Line_buffer_regin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation3/u_ShiftRegisterRAM/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.701%)  route 0.102ns (38.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.600     0.936    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation3/IPCORE_CLK
    SLICE_X90Y23         FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation3/Line_buffer_regin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y23         FDCE (Prop_fdce_C_Q)         0.164     1.100 r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation3/Line_buffer_regin_reg[4]/Q
                         net (fo=1, routed)           0.102     1.201    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation3/u_ShiftRegisterRAM/DIADI[4]
    RAMB18_X4Y9          RAMB18E1                                     r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation3/u_ShiftRegisterRAM/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.902     1.268    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation3/u_ShiftRegisterRAM/IPCORE_CLK
    RAMB18_X4Y9          RAMB18E1                                     r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation3/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.283     0.984    
    RAMB18_X4Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.139    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation3/u_ShiftRegisterRAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/v_demosaic_CTRL_s_axi_U/rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.666     1.002    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/v_demosaic_CTRL_s_axi_U/ap_clk
    SLICE_X87Y101        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/v_demosaic_CTRL_s_axi_U/rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/v_demosaic_CTRL_s_axi_U/rdata_reg[14]/Q
                         net (fo=1, routed)           0.055     1.198    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X86Y101        SRLC32E                                      r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.940     1.306    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X86Y101        SRLC32E                                      r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.291     1.015    
    SLICE_X86Y101        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.132    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X3Y38      design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/mul_ln568_1_reg_2502_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X3Y10      design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/mul_ln568_1_reg_2502_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X5Y46     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_0_V_U/cameras_bayer0_0_DebayerG_linebuf_bkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X5Y47     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_1_V_U/cameras_bayer0_0_DebayerG_linebuf_bkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X3Y22     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/cameras_bayer0_0_DebayerRatBorBatRjbC_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X4Y10     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/cameras_bayer1_0_DebayerRatBorBatRjbC_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X5Y44     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_2_V_U/cameras_bayer0_0_DebayerG_linebuf_bkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X5Y45     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/cameras_bayer0_0_DebayerG_linebuf_bkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X3Y23     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cameras_bayer0_0_DebayerRatBorBatRjbC_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X4Y9      design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cameras_bayer1_0_DebayerRatBorBatRjbC_ram_U/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59     design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y29     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y29     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y29     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y29     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y29     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y29     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y29     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y29     design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cameras_clk_wiz_0_0
  To Clock:  clk_out1_cameras_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cameras_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         41.667      40.074     BUFGCTRL_X0Y0    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cameras_clk_wiz_0_0
  To Clock:  clkfbout_cameras_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cameras_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      999.174ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.174ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.761ns  (logic 0.341ns (44.820%)  route 0.420ns (55.180%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.420     0.761    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X110Y116       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X110Y116       FDRE (Setup_fdre_C_D)       -0.065   999.935    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.935    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                999.174    

Slack (MET) :             999.180ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.641ns  (logic 0.313ns (48.811%)  route 0.328ns (51.189%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.313     0.313 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.328     0.641    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X110Y44        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X110Y44        FDRE (Setup_fdre_C_D)       -0.179   999.821    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.821    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                999.180    

Slack (MET) :             999.198ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.623ns  (logic 0.313ns (50.278%)  route 0.310ns (49.722%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.313     0.313 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.310     0.623    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X109Y116       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)       -0.179   999.821    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.821    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                999.198    

Slack (MET) :             999.201ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.734ns  (logic 0.341ns (46.477%)  route 0.393ns (53.523%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.393     0.734    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X111Y44        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X111Y44        FDRE (Setup_fdre_C_D)       -0.065   999.935    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.935    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                999.201    

Slack (MET) :             999.278ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.655ns  (logic 0.341ns (52.025%)  route 0.314ns (47.975%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.314     0.655    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X107Y47        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X107Y47        FDRE (Setup_fdre_C_D)       -0.067   999.933    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.933    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                999.278    

Slack (MET) :             999.293ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.640ns  (logic 0.341ns (53.309%)  route 0.299ns (46.691%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.299     0.640    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X110Y44        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X110Y44        FDRE (Setup_fdre_C_D)       -0.067   999.933    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.933    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                999.293    

Slack (MET) :             999.296ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.519ns  (logic 0.313ns (60.318%)  route 0.206ns (39.682%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.313     0.313 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.206     0.519    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X111Y118       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X111Y118       FDRE (Setup_fdre_C_D)       -0.185   999.815    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.815    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                999.296    

Slack (MET) :             999.297ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.518ns  (logic 0.313ns (60.435%)  route 0.205ns (39.565%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.313     0.313 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.205     0.518    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X111Y44        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X111Y44        FDRE (Setup_fdre_C_D)       -0.185   999.815    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.815    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                999.297    

Slack (MET) :             999.370ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.563ns  (logic 0.341ns (60.615%)  route 0.222ns (39.385%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.222     0.563    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X110Y116       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X110Y116       FDRE (Setup_fdre_C_D)       -0.067   999.933    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.933    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                999.370    

Slack (MET) :             999.381ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.552ns  (logic 0.341ns (61.756%)  route 0.211ns (38.244%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE                         0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.211     0.552    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X109Y116       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)       -0.067   999.933    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.933    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                999.381    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[5][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.443ns  (logic 0.393ns (2.390%)  route 16.050ns (97.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 21.991 - 20.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.409     2.351    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.393     2.744 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)       16.050    18.794    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/reset_out
    SLICE_X45Y2          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.133    21.991    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/IPCORE_CLK
    SLICE_X45Y2          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[5][1]/C
                         clock pessimism              0.084    22.075    
                         clock uncertainty           -0.302    21.773    
    SLICE_X45Y2          FDCE (Recov_fdce_C_CLR)     -0.293    21.480    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[5][1]
  -------------------------------------------------------------------
                         required time                         21.480    
                         arrival time                         -18.794    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[5][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.443ns  (logic 0.393ns (2.390%)  route 16.050ns (97.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 21.991 - 20.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.409     2.351    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.393     2.744 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)       16.050    18.794    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/reset_out
    SLICE_X45Y2          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.133    21.991    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/IPCORE_CLK
    SLICE_X45Y2          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[5][2]/C
                         clock pessimism              0.084    22.075    
                         clock uncertainty           -0.302    21.773    
    SLICE_X45Y2          FDCE (Recov_fdce_C_CLR)     -0.293    21.480    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[5][2]
  -------------------------------------------------------------------
                         required time                         21.480    
                         arrival time                         -18.794    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[5][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.443ns  (logic 0.393ns (2.390%)  route 16.050ns (97.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 21.991 - 20.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.409     2.351    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.393     2.744 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)       16.050    18.794    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/reset_out
    SLICE_X45Y2          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.133    21.991    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/IPCORE_CLK
    SLICE_X45Y2          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[5][3]/C
                         clock pessimism              0.084    22.075    
                         clock uncertainty           -0.302    21.773    
    SLICE_X45Y2          FDCE (Recov_fdce_C_CLR)     -0.293    21.480    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[5][3]
  -------------------------------------------------------------------
                         required time                         21.480    
                         arrival time                         -18.794    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.343ns  (logic 0.393ns (2.405%)  route 15.950ns (97.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 21.991 - 20.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.409     2.351    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.393     2.744 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)       15.950    18.694    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/reset_out
    SLICE_X42Y2          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.133    21.991    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/IPCORE_CLK
    SLICE_X42Y2          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][1]/C
                         clock pessimism              0.084    22.075    
                         clock uncertainty           -0.302    21.773    
    SLICE_X42Y2          FDCE (Recov_fdce_C_CLR)     -0.227    21.546    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][1]
  -------------------------------------------------------------------
                         required time                         21.546    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.343ns  (logic 0.393ns (2.405%)  route 15.950ns (97.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 21.991 - 20.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.409     2.351    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.393     2.744 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)       15.950    18.694    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/reset_out
    SLICE_X42Y2          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.133    21.991    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/IPCORE_CLK
    SLICE_X42Y2          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][2]/C
                         clock pessimism              0.084    22.075    
                         clock uncertainty           -0.302    21.773    
    SLICE_X42Y2          FDCE (Recov_fdce_C_CLR)     -0.227    21.546    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][2]
  -------------------------------------------------------------------
                         required time                         21.546    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.322ns  (logic 0.393ns (2.408%)  route 15.929ns (97.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 21.991 - 20.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.409     2.351    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.393     2.744 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)       15.929    18.673    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/reset_out
    SLICE_X42Y3          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.133    21.991    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/IPCORE_CLK
    SLICE_X42Y3          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][3]/C
                         clock pessimism              0.084    22.075    
                         clock uncertainty           -0.302    21.773    
    SLICE_X42Y3          FDCE (Recov_fdce_C_CLR)     -0.227    21.546    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][3]
  -------------------------------------------------------------------
                         required time                         21.546    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.322ns  (logic 0.393ns (2.408%)  route 15.929ns (97.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 21.991 - 20.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.409     2.351    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.393     2.744 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)       15.929    18.673    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/reset_out
    SLICE_X42Y3          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.133    21.991    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/IPCORE_CLK
    SLICE_X42Y3          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][4]/C
                         clock pessimism              0.084    22.075    
                         clock uncertainty           -0.302    21.773    
    SLICE_X42Y3          FDCE (Recov_fdce_C_CLR)     -0.227    21.546    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][4]
  -------------------------------------------------------------------
                         required time                         21.546    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.322ns  (logic 0.393ns (2.408%)  route 15.929ns (97.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 21.991 - 20.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.409     2.351    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.393     2.744 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)       15.929    18.673    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/reset_out
    SLICE_X42Y3          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.133    21.991    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/IPCORE_CLK
    SLICE_X42Y3          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][5]/C
                         clock pessimism              0.084    22.075    
                         clock uncertainty           -0.302    21.773    
    SLICE_X42Y3          FDCE (Recov_fdce_C_CLR)     -0.227    21.546    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][5]
  -------------------------------------------------------------------
                         required time                         21.546    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.322ns  (logic 0.393ns (2.408%)  route 15.929ns (97.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 21.991 - 20.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.409     2.351    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.393     2.744 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)       15.929    18.673    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/reset_out
    SLICE_X42Y3          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.133    21.991    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/IPCORE_CLK
    SLICE_X42Y3          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][6]/C
                         clock pessimism              0.084    22.075    
                         clock uncertainty           -0.302    21.773    
    SLICE_X42Y3          FDCE (Recov_fdce_C_CLR)     -0.227    21.546    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1/Delay2_out1_reg[6][6]
  -------------------------------------------------------------------
                         required time                         21.546    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer1_raddr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.106ns  (logic 0.393ns (2.440%)  route 15.713ns (97.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 21.991 - 20.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.409     2.351    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.393     2.744 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)       15.713    18.457    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/reset_out
    SLICE_X45Y5          FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer1_raddr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       1.133    21.991    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/IPCORE_CLK
    SLICE_X45Y5          FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer1_raddr_reg[6]/C
                         clock pessimism              0.084    22.075    
                         clock uncertainty           -0.302    21.773    
    SLICE_X45Y5          FDCE (Recov_fdce_C_CLR)     -0.293    21.480    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/Line_buffer1_raddr_reg[6]
  -------------------------------------------------------------------
                         required time                         21.480    
                         arrival time                         -18.457    
  -------------------------------------------------------------------
                         slack                                  3.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.199%)  route 0.176ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.637     0.973    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.137 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)        0.176     1.313    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/reset_out
    SLICE_X42Y107        FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.909     1.275    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X42Y107        FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]/C
                         clock pessimism             -0.286     0.989    
    SLICE_X42Y107        FDCE (Remov_fdce_C_CLR)     -0.067     0.922    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.137%)  route 0.245ns (59.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.637     0.973    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.137 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)        0.245     1.382    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/reset_out
    SLICE_X43Y105        FDPE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.910     1.276    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X43Y105        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                         clock pessimism             -0.286     0.990    
    SLICE_X43Y105        FDPE (Remov_fdpe_C_PRE)     -0.095     0.895    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.607%)  route 0.488ns (72.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.637     0.973    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X40Y107        FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDCE (Prop_fdce_C_Q)         0.141     1.114 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.279     1.393    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset
    SLICE_X40Y109        LUT2 (Prop_lut2_I1_O)        0.045     1.438 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset_pipe_i_1/O
                         net (fo=2, routed)           0.209     1.647    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_in
    SLICE_X42Y109        FDPE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.909     1.275    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                         clock pessimism             -0.286     0.989    
    SLICE_X42Y109        FDPE (Remov_fdpe_C_PRE)     -0.071     0.918    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_pipe_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.607%)  route 0.488ns (72.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.637     0.973    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X40Y107        FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDCE (Prop_fdce_C_Q)         0.141     1.114 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.279     1.393    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/soft_reset
    SLICE_X40Y109        LUT2 (Prop_lut2_I1_O)        0.045     1.438 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset_pipe_i_1/O
                         net (fo=2, routed)           0.209     1.647    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_in
    SLICE_X42Y109        FDPE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_pipe_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.909     1.275    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_pipe_reg/C
                         clock pessimism             -0.286     0.989    
    SLICE_X42Y109        FDPE (Remov_fdpe_C_PRE)     -0.071     0.918    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_pipe_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.164ns (12.124%)  route 1.189ns (87.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.637     0.973    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.137 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)        1.189     2.326    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/reset_out
    SLICE_X58Y55         FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.847     1.213    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X58Y55         FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X58Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.111    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.240ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in_Subsystem_ip_adapter_in_module/hlength_1_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.164ns (12.124%)  route 1.189ns (87.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.637     0.973    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.137 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)        1.189     2.326    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in_Subsystem_ip_adapter_in_module/reset_out
    SLICE_X59Y55         FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in_Subsystem_ip_adapter_in_module/hlength_1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.847     1.213    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in_Subsystem_ip_adapter_in_module/IPCORE_CLK
    SLICE_X59Y55         FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in_Subsystem_ip_adapter_in_module/hlength_1_reg[12]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X59Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in_Subsystem_ip_adapter_in_module/hlength_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.164ns (11.541%)  route 1.257ns (88.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.637     0.973    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.137 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)        1.257     2.394    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/reset_out
    SLICE_X58Y54         FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.847     1.213    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X58Y54         FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[10]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X58Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.111    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.164ns (11.541%)  route 1.257ns (88.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.637     0.973    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.137 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)        1.257     2.394    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/reset_out
    SLICE_X58Y54         FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.847     1.213    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X58Y54         FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[11]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X58Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.111    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.164ns (11.541%)  route 1.257ns (88.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.637     0.973    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.137 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)        1.257     2.394    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/reset_out
    SLICE_X58Y54         FDCE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.847     1.213    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X58Y54         FDCE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[9]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X58Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.111    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[8]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.164ns (11.541%)  route 1.257ns (88.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.637     0.973    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y109        FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.137 f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=3143, routed)        1.257     2.394    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/reset_out
    SLICE_X58Y54         FDPE                                         f  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22388, routed)       0.847     1.213    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X58Y54         FDPE                                         r  design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[8]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X58Y54         FDPE (Remov_fdpe_C_PRE)     -0.071     1.107    design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  1.287    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       19.042ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.042ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.777ns  (logic 0.313ns (40.259%)  route 0.464ns (59.741%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115                                    0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.313     0.313 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.464     0.777    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X110Y111       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X110Y111       FDRE (Setup_fdre_C_D)       -0.181    19.819    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.819    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                 19.042    

Slack (MET) :             19.179ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.640ns  (logic 0.313ns (48.905%)  route 0.327ns (51.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48                                     0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.313     0.313 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.327     0.640    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X109Y50        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X109Y50        FDRE (Setup_fdre_C_D)       -0.181    19.819    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.819    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                 19.179    

Slack (MET) :             19.180ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.753ns  (logic 0.341ns (45.278%)  route 0.412ns (54.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48                                     0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.412     0.753    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X109Y49        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X109Y49        FDRE (Setup_fdre_C_D)       -0.067    19.933    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                 19.180    

Slack (MET) :             19.202ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.615ns  (logic 0.313ns (50.895%)  route 0.302ns (49.105%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48                                     0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.313     0.313 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.302     0.615    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X109Y49        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X109Y49        FDRE (Setup_fdre_C_D)       -0.183    19.817    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.817    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                 19.202    

Slack (MET) :             19.211ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.762ns  (logic 0.341ns (44.766%)  route 0.421ns (55.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115                                    0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X111Y115       FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.421     0.762    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X108Y112       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X108Y112       FDRE (Setup_fdre_C_D)       -0.027    19.973    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.973    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                 19.211    

Slack (MET) :             19.216ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.638ns  (logic 0.313ns (49.037%)  route 0.325ns (50.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115                                    0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.313     0.313 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.325     0.638    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X108Y113       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X108Y113       FDRE (Setup_fdre_C_D)       -0.146    19.854    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.854    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                 19.216    

Slack (MET) :             19.263ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.670ns  (logic 0.341ns (50.933%)  route 0.329ns (49.067%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48                                     0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.329     0.670    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X110Y49        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X110Y49        FDRE (Setup_fdre_C_D)       -0.067    19.933    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                 19.263    

Slack (MET) :             19.271ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.664ns  (logic 0.341ns (51.322%)  route 0.323ns (48.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48                                     0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.323     0.664    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X110Y49        FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X110Y49        FDRE (Setup_fdre_C_D)       -0.065    19.935    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.935    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                 19.271    

Slack (MET) :             19.279ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.654ns  (logic 0.341ns (52.114%)  route 0.313ns (47.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115                                    0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.313     0.654    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X110Y112       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X110Y112       FDRE (Setup_fdre_C_D)       -0.067    19.933    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                 19.279    

Slack (MET) :             19.294ns  (required time - arrival time)
  Source:                 design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.678ns  (logic 0.341ns (50.329%)  route 0.337ns (49.671%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115                                    0.000     0.000 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.341     0.341 r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.337     0.678    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X108Y112       FDRE                                         r  design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X108Y112       FDRE (Setup_fdre_C_D)       -0.028    19.972    design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                 19.294    





