--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf nexys3.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1905698604726 paths analyzed, 1127 endpoints analyzed, 13 failing endpoints
 13 timing errors detected. (13 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.435ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/rand_hpos_9 (SLICE_X16Y17.CIN), 635232792974 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/lfsr_10_C_10 (FF)
  Destination:          rand_mod1/rand_hpos_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      19.384ns (Levels of Logic = 21)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/lfsr_10_C_10 to rand_mod1/rand_hpos_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.AQ       Tcko                  0.447   rand_mod1/lfsr_10_C_10
                                                       rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A3      net (fanout=5)        0.474   rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A       Tilo                  0.259   rand_mod1/lfsr_10_P_10
                                                       rand_mod1/lfsr_101_1
    SLICE_X17Y12.A2      net (fanout=3)        0.815   rand_mod1/lfsr_101
    SLICE_X17Y12.A       Tilo                  0.259   rand_mod1/lfsr_8_C_8
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3_SW0
    SLICE_X15Y12.A3      net (fanout=1)        0.477   N467
    SLICE_X15Y12.A       Tilo                  0.259   rand_mod1/lfsr_14_C_14
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3
    SLICE_X12Y10.C4      net (fanout=13)       0.818   N78
    SLICE_X12Y10.C       Tilo                  0.205   rand_mod1/lfsr_9_C_9
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o12_2
    SLICE_X6Y10.B6       net (fanout=4)        0.804   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o121
    SLICE_X6Y10.B        Tilo                  0.203   N58
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_19_OUT_cy<12>11_SW0
    SLICE_X10Y9.B5       net (fanout=10)       0.702   N58
    SLICE_X10Y9.B        Tilo                  0.203   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[14]_a[15]_MUX_553_o11
    SLICE_X7Y12.A3       net (fanout=3)        0.890   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
    SLICE_X7Y12.A        Tilo                  0.259   N67
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111_SW0
    SLICE_X6Y11.B1       net (fanout=1)        0.687   N734
    SLICE_X6Y11.B        Tilo                  0.203   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111
    SLICE_X6Y11.D1       net (fanout=2)        0.488   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o11
    SLICE_X6Y11.CMUX     Topdc                 0.368   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0_F
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0
    SLICE_X9Y9.B6        net (fanout=2)        0.621   N373
    SLICE_X9Y9.B         Tilo                  0.259   N652
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11
    SLICE_X9Y16.D4       net (fanout=9)        0.859   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[7]_a[15]_MUX_592_o
    SLICE_X9Y16.D        Tilo                  0.259   rand_mod1/lfsr_1_C_1
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0013_INV_295_o11_SW0_SW0
    SLICE_X12Y12.B3      net (fanout=2)        0.757   N412
    SLICE_X12Y12.CMUX    Topbc                 0.514   rand_mod1/lfsr_11_C_11
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[4]_a[15]_MUX_611_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_27_OUT_cy<6>
    SLICE_X15Y17.D3      net (fanout=4)        0.792   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_27_OUT<5>
    SLICE_X15Y17.D       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_SW3
    SLICE_X15Y17.A3      net (fanout=2)        0.296   N304
    SLICE_X15Y17.A       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_1
    SLICE_X14Y12.B4      net (fanout=12)       0.716   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22
    SLICE_X14Y12.CMUX    Topbc                 0.526   rand_mod1/lfsr_13_C_13
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[2]_a[15]_MUX_645_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_31_OUT_cy<4>
    SLICE_X15Y9.C5       net (fanout=1)        0.542   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_31_OUT<3>
    SLICE_X15Y9.C        Tilo                  0.259   rand_mod1/new_bit
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25_SW0
    SLICE_X15Y16.B6      net (fanout=1)        0.701   N90
    SLICE_X15Y16.B       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o26
    SLICE_X15Y16.A5      net (fanout=5)        0.198   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25
    SLICE_X15Y16.A       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_o21
    SLICE_X16Y16.AX      net (fanout=2)        0.523   rand_mod1/lfsr[15]_PWR_11_o_mod_7_OUT<1>
    SLICE_X16Y16.CQ      Tito_logic            0.748   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>11_cy
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7_rt
    SLICE_X16Y16.D3      net (fanout=3)        0.449   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
    SLICE_X16Y16.COUT    Topcyd                0.260   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>11_lut
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>11_cy
    SLICE_X16Y17.CIN     net (fanout=1)        0.003   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>
    SLICE_X16Y17.CLK     Tcinck                0.246   rand_mod1/rand_hpos<8>
                                                       PhysOnlyBuf
                                                       rand_mod1/rand_hpos_9
    -------------------------------------------------  ---------------------------
    Total                                     19.384ns (6.772ns logic, 12.612ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/lfsr_10_C_10 (FF)
  Destination:          rand_mod1/rand_hpos_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      19.383ns (Levels of Logic = 21)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/lfsr_10_C_10 to rand_mod1/rand_hpos_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.AQ       Tcko                  0.447   rand_mod1/lfsr_10_C_10
                                                       rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A3      net (fanout=5)        0.474   rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A       Tilo                  0.259   rand_mod1/lfsr_10_P_10
                                                       rand_mod1/lfsr_101_1
    SLICE_X17Y12.A2      net (fanout=3)        0.815   rand_mod1/lfsr_101
    SLICE_X17Y12.A       Tilo                  0.259   rand_mod1/lfsr_8_C_8
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3_SW0
    SLICE_X15Y12.A3      net (fanout=1)        0.477   N467
    SLICE_X15Y12.A       Tilo                  0.259   rand_mod1/lfsr_14_C_14
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3
    SLICE_X12Y10.C4      net (fanout=13)       0.818   N78
    SLICE_X12Y10.C       Tilo                  0.205   rand_mod1/lfsr_9_C_9
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o12_2
    SLICE_X6Y10.B6       net (fanout=4)        0.804   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o121
    SLICE_X6Y10.B        Tilo                  0.203   N58
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_19_OUT_cy<12>11_SW0
    SLICE_X10Y9.B5       net (fanout=10)       0.702   N58
    SLICE_X10Y9.B        Tilo                  0.203   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[14]_a[15]_MUX_553_o11
    SLICE_X7Y12.A3       net (fanout=3)        0.890   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
    SLICE_X7Y12.A        Tilo                  0.259   N67
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111_SW0
    SLICE_X6Y11.B1       net (fanout=1)        0.687   N734
    SLICE_X6Y11.B        Tilo                  0.203   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111
    SLICE_X6Y11.D1       net (fanout=2)        0.488   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o11
    SLICE_X6Y11.CMUX     Topdc                 0.368   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0_F
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0
    SLICE_X9Y9.B6        net (fanout=2)        0.621   N373
    SLICE_X9Y9.B         Tilo                  0.259   N652
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11
    SLICE_X9Y16.D4       net (fanout=9)        0.859   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[7]_a[15]_MUX_592_o
    SLICE_X9Y16.D        Tilo                  0.259   rand_mod1/lfsr_1_C_1
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0013_INV_295_o11_SW0_SW0
    SLICE_X12Y12.B3      net (fanout=2)        0.757   N412
    SLICE_X12Y12.CMUX    Topbc                 0.514   rand_mod1/lfsr_11_C_11
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[4]_a[15]_MUX_611_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_27_OUT_cy<6>
    SLICE_X15Y17.D3      net (fanout=4)        0.792   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_27_OUT<5>
    SLICE_X15Y17.D       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_SW3
    SLICE_X15Y17.A3      net (fanout=2)        0.296   N304
    SLICE_X15Y17.A       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_1
    SLICE_X14Y12.B4      net (fanout=12)       0.716   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22
    SLICE_X14Y12.DMUX    Topbd                 0.571   rand_mod1/lfsr_13_C_13
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[2]_a[15]_MUX_645_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_31_OUT_cy<4>
    SLICE_X15Y9.C6       net (fanout=1)        0.496   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_31_OUT<4>
    SLICE_X15Y9.C        Tilo                  0.259   rand_mod1/new_bit
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25_SW0
    SLICE_X15Y16.B6      net (fanout=1)        0.701   N90
    SLICE_X15Y16.B       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o26
    SLICE_X15Y16.A5      net (fanout=5)        0.198   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25
    SLICE_X15Y16.A       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_o21
    SLICE_X16Y16.AX      net (fanout=2)        0.523   rand_mod1/lfsr[15]_PWR_11_o_mod_7_OUT<1>
    SLICE_X16Y16.CQ      Tito_logic            0.748   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>11_cy
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7_rt
    SLICE_X16Y16.D3      net (fanout=3)        0.449   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
    SLICE_X16Y16.COUT    Topcyd                0.260   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>11_lut
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>11_cy
    SLICE_X16Y17.CIN     net (fanout=1)        0.003   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>
    SLICE_X16Y17.CLK     Tcinck                0.246   rand_mod1/rand_hpos<8>
                                                       PhysOnlyBuf
                                                       rand_mod1/rand_hpos_9
    -------------------------------------------------  ---------------------------
    Total                                     19.383ns (6.817ns logic, 12.566ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/lfsr_10_C_10 (FF)
  Destination:          rand_mod1/rand_hpos_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      19.365ns (Levels of Logic = 21)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/lfsr_10_C_10 to rand_mod1/rand_hpos_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.AQ       Tcko                  0.447   rand_mod1/lfsr_10_C_10
                                                       rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A3      net (fanout=5)        0.474   rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A       Tilo                  0.259   rand_mod1/lfsr_10_P_10
                                                       rand_mod1/lfsr_101_1
    SLICE_X17Y12.A2      net (fanout=3)        0.815   rand_mod1/lfsr_101
    SLICE_X17Y12.A       Tilo                  0.259   rand_mod1/lfsr_8_C_8
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3_SW0
    SLICE_X15Y12.A3      net (fanout=1)        0.477   N467
    SLICE_X15Y12.A       Tilo                  0.259   rand_mod1/lfsr_14_C_14
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3
    SLICE_X12Y10.C4      net (fanout=13)       0.818   N78
    SLICE_X12Y10.C       Tilo                  0.205   rand_mod1/lfsr_9_C_9
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o12_2
    SLICE_X6Y10.B6       net (fanout=4)        0.804   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o121
    SLICE_X6Y10.B        Tilo                  0.203   N58
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_19_OUT_cy<12>11_SW0
    SLICE_X10Y9.B5       net (fanout=10)       0.702   N58
    SLICE_X10Y9.B        Tilo                  0.203   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[14]_a[15]_MUX_553_o11
    SLICE_X7Y12.A3       net (fanout=3)        0.890   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
    SLICE_X7Y12.A        Tilo                  0.259   N67
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111_SW0
    SLICE_X6Y11.B1       net (fanout=1)        0.687   N734
    SLICE_X6Y11.B        Tilo                  0.203   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111
    SLICE_X6Y11.D1       net (fanout=2)        0.488   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o11
    SLICE_X6Y11.CMUX     Topdc                 0.368   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0_F
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0
    SLICE_X9Y9.B6        net (fanout=2)        0.621   N373
    SLICE_X9Y9.B         Tilo                  0.259   N652
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11
    SLICE_X9Y16.D4       net (fanout=9)        0.859   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[7]_a[15]_MUX_592_o
    SLICE_X9Y16.D        Tilo                  0.259   rand_mod1/lfsr_1_C_1
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0013_INV_295_o11_SW0_SW0
    SLICE_X12Y12.B3      net (fanout=2)        0.757   N412
    SLICE_X12Y12.CMUX    Topbc                 0.514   rand_mod1/lfsr_11_C_11
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[4]_a[15]_MUX_611_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_27_OUT_cy<6>
    SLICE_X15Y17.D3      net (fanout=4)        0.792   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_27_OUT<5>
    SLICE_X15Y17.D       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_SW3
    SLICE_X15Y17.A3      net (fanout=2)        0.296   N304
    SLICE_X15Y17.A       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_1
    SLICE_X14Y12.B4      net (fanout=12)       0.716   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22
    SLICE_X14Y12.BMUX    Topbb                 0.376   rand_mod1/lfsr_13_C_13
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[2]_a[15]_MUX_645_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_31_OUT_cy<4>
    SLICE_X15Y9.C4       net (fanout=1)        0.673   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_31_OUT<2>
    SLICE_X15Y9.C        Tilo                  0.259   rand_mod1/new_bit
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25_SW0
    SLICE_X15Y16.B6      net (fanout=1)        0.701   N90
    SLICE_X15Y16.B       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o26
    SLICE_X15Y16.A5      net (fanout=5)        0.198   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25
    SLICE_X15Y16.A       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_o21
    SLICE_X16Y16.AX      net (fanout=2)        0.523   rand_mod1/lfsr[15]_PWR_11_o_mod_7_OUT<1>
    SLICE_X16Y16.CQ      Tito_logic            0.748   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>11_cy
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7_rt
    SLICE_X16Y16.D3      net (fanout=3)        0.449   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
    SLICE_X16Y16.COUT    Topcyd                0.260   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>11_lut
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>11_cy
    SLICE_X16Y17.CIN     net (fanout=1)        0.003   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>
    SLICE_X16Y17.CLK     Tcinck                0.246   rand_mod1/rand_hpos<8>
                                                       PhysOnlyBuf
                                                       rand_mod1/rand_hpos_9
    -------------------------------------------------  ---------------------------
    Total                                     19.365ns (6.622ns logic, 12.743ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/rand_hpos_8 (SLICE_X16Y17.D5), 244320304990 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/lfsr_10_C_10 (FF)
  Destination:          rand_mod1/rand_hpos_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      19.143ns (Levels of Logic = 20)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/lfsr_10_C_10 to rand_mod1/rand_hpos_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.AQ       Tcko                  0.447   rand_mod1/lfsr_10_C_10
                                                       rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A3      net (fanout=5)        0.474   rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A       Tilo                  0.259   rand_mod1/lfsr_10_P_10
                                                       rand_mod1/lfsr_101_1
    SLICE_X17Y12.A2      net (fanout=3)        0.815   rand_mod1/lfsr_101
    SLICE_X17Y12.A       Tilo                  0.259   rand_mod1/lfsr_8_C_8
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3_SW0
    SLICE_X15Y12.A3      net (fanout=1)        0.477   N467
    SLICE_X15Y12.A       Tilo                  0.259   rand_mod1/lfsr_14_C_14
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3
    SLICE_X12Y10.C4      net (fanout=13)       0.818   N78
    SLICE_X12Y10.C       Tilo                  0.205   rand_mod1/lfsr_9_C_9
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o12_2
    SLICE_X6Y10.B6       net (fanout=4)        0.804   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o121
    SLICE_X6Y10.B        Tilo                  0.203   N58
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_19_OUT_cy<12>11_SW0
    SLICE_X10Y9.B5       net (fanout=10)       0.702   N58
    SLICE_X10Y9.B        Tilo                  0.203   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[14]_a[15]_MUX_553_o11
    SLICE_X7Y12.A3       net (fanout=3)        0.890   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
    SLICE_X7Y12.A        Tilo                  0.259   N67
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111_SW0
    SLICE_X6Y11.B1       net (fanout=1)        0.687   N734
    SLICE_X6Y11.B        Tilo                  0.203   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111
    SLICE_X6Y11.D1       net (fanout=2)        0.488   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o11
    SLICE_X6Y11.CMUX     Topdc                 0.368   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0_F
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0
    SLICE_X9Y9.B6        net (fanout=2)        0.621   N373
    SLICE_X9Y9.B         Tilo                  0.259   N652
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11
    SLICE_X9Y16.D4       net (fanout=9)        0.859   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[7]_a[15]_MUX_592_o
    SLICE_X9Y16.D        Tilo                  0.259   rand_mod1/lfsr_1_C_1
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0013_INV_295_o11_SW0_SW0
    SLICE_X12Y12.B3      net (fanout=2)        0.757   N412
    SLICE_X12Y12.CMUX    Topbc                 0.514   rand_mod1/lfsr_11_C_11
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[4]_a[15]_MUX_611_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_27_OUT_cy<6>
    SLICE_X15Y17.D3      net (fanout=4)        0.792   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_27_OUT<5>
    SLICE_X15Y17.D       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_SW3
    SLICE_X15Y17.A3      net (fanout=2)        0.296   N304
    SLICE_X15Y17.A       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_1
    SLICE_X14Y12.B4      net (fanout=12)       0.716   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22
    SLICE_X14Y12.CMUX    Topbc                 0.526   rand_mod1/lfsr_13_C_13
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[2]_a[15]_MUX_645_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_31_OUT_cy<4>
    SLICE_X15Y9.C5       net (fanout=1)        0.542   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_31_OUT<3>
    SLICE_X15Y9.C        Tilo                  0.259   rand_mod1/new_bit
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25_SW0
    SLICE_X15Y16.B6      net (fanout=1)        0.701   N90
    SLICE_X15Y16.B       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o26
    SLICE_X15Y16.A5      net (fanout=5)        0.198   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25
    SLICE_X15Y16.A       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_o21
    SLICE_X16Y16.AX      net (fanout=2)        0.523   rand_mod1/lfsr[15]_PWR_11_o_mod_7_OUT<1>
    SLICE_X16Y16.CQ      Tito_logic            0.748   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>11_cy
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7_rt
    SLICE_X16Y17.D5      net (fanout=3)        0.376   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
    SLICE_X16Y17.CLK     Tas                   0.341   rand_mod1/rand_hpos<8>
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_xor<7>11
                                                       rand_mod1/rand_hpos_8
    -------------------------------------------------  ---------------------------
    Total                                     19.143ns (6.607ns logic, 12.536ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/lfsr_10_C_10 (FF)
  Destination:          rand_mod1/rand_hpos_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      19.142ns (Levels of Logic = 20)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/lfsr_10_C_10 to rand_mod1/rand_hpos_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.AQ       Tcko                  0.447   rand_mod1/lfsr_10_C_10
                                                       rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A3      net (fanout=5)        0.474   rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A       Tilo                  0.259   rand_mod1/lfsr_10_P_10
                                                       rand_mod1/lfsr_101_1
    SLICE_X17Y12.A2      net (fanout=3)        0.815   rand_mod1/lfsr_101
    SLICE_X17Y12.A       Tilo                  0.259   rand_mod1/lfsr_8_C_8
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3_SW0
    SLICE_X15Y12.A3      net (fanout=1)        0.477   N467
    SLICE_X15Y12.A       Tilo                  0.259   rand_mod1/lfsr_14_C_14
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3
    SLICE_X12Y10.C4      net (fanout=13)       0.818   N78
    SLICE_X12Y10.C       Tilo                  0.205   rand_mod1/lfsr_9_C_9
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o12_2
    SLICE_X6Y10.B6       net (fanout=4)        0.804   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o121
    SLICE_X6Y10.B        Tilo                  0.203   N58
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_19_OUT_cy<12>11_SW0
    SLICE_X10Y9.B5       net (fanout=10)       0.702   N58
    SLICE_X10Y9.B        Tilo                  0.203   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[14]_a[15]_MUX_553_o11
    SLICE_X7Y12.A3       net (fanout=3)        0.890   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
    SLICE_X7Y12.A        Tilo                  0.259   N67
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111_SW0
    SLICE_X6Y11.B1       net (fanout=1)        0.687   N734
    SLICE_X6Y11.B        Tilo                  0.203   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111
    SLICE_X6Y11.D1       net (fanout=2)        0.488   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o11
    SLICE_X6Y11.CMUX     Topdc                 0.368   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0_F
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0
    SLICE_X9Y9.B6        net (fanout=2)        0.621   N373
    SLICE_X9Y9.B         Tilo                  0.259   N652
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11
    SLICE_X9Y16.D4       net (fanout=9)        0.859   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[7]_a[15]_MUX_592_o
    SLICE_X9Y16.D        Tilo                  0.259   rand_mod1/lfsr_1_C_1
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0013_INV_295_o11_SW0_SW0
    SLICE_X12Y12.B3      net (fanout=2)        0.757   N412
    SLICE_X12Y12.CMUX    Topbc                 0.514   rand_mod1/lfsr_11_C_11
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[4]_a[15]_MUX_611_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_27_OUT_cy<6>
    SLICE_X15Y17.D3      net (fanout=4)        0.792   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_27_OUT<5>
    SLICE_X15Y17.D       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_SW3
    SLICE_X15Y17.A3      net (fanout=2)        0.296   N304
    SLICE_X15Y17.A       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_1
    SLICE_X14Y12.B4      net (fanout=12)       0.716   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22
    SLICE_X14Y12.DMUX    Topbd                 0.571   rand_mod1/lfsr_13_C_13
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[2]_a[15]_MUX_645_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_31_OUT_cy<4>
    SLICE_X15Y9.C6       net (fanout=1)        0.496   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_31_OUT<4>
    SLICE_X15Y9.C        Tilo                  0.259   rand_mod1/new_bit
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25_SW0
    SLICE_X15Y16.B6      net (fanout=1)        0.701   N90
    SLICE_X15Y16.B       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o26
    SLICE_X15Y16.A5      net (fanout=5)        0.198   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25
    SLICE_X15Y16.A       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_o21
    SLICE_X16Y16.AX      net (fanout=2)        0.523   rand_mod1/lfsr[15]_PWR_11_o_mod_7_OUT<1>
    SLICE_X16Y16.CQ      Tito_logic            0.748   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>11_cy
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7_rt
    SLICE_X16Y17.D5      net (fanout=3)        0.376   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
    SLICE_X16Y17.CLK     Tas                   0.341   rand_mod1/rand_hpos<8>
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_xor<7>11
                                                       rand_mod1/rand_hpos_8
    -------------------------------------------------  ---------------------------
    Total                                     19.142ns (6.652ns logic, 12.490ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/lfsr_10_C_10 (FF)
  Destination:          rand_mod1/rand_hpos_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      19.124ns (Levels of Logic = 20)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/lfsr_10_C_10 to rand_mod1/rand_hpos_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.AQ       Tcko                  0.447   rand_mod1/lfsr_10_C_10
                                                       rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A3      net (fanout=5)        0.474   rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A       Tilo                  0.259   rand_mod1/lfsr_10_P_10
                                                       rand_mod1/lfsr_101_1
    SLICE_X17Y12.A2      net (fanout=3)        0.815   rand_mod1/lfsr_101
    SLICE_X17Y12.A       Tilo                  0.259   rand_mod1/lfsr_8_C_8
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3_SW0
    SLICE_X15Y12.A3      net (fanout=1)        0.477   N467
    SLICE_X15Y12.A       Tilo                  0.259   rand_mod1/lfsr_14_C_14
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3
    SLICE_X12Y10.C4      net (fanout=13)       0.818   N78
    SLICE_X12Y10.C       Tilo                  0.205   rand_mod1/lfsr_9_C_9
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o12_2
    SLICE_X6Y10.B6       net (fanout=4)        0.804   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o121
    SLICE_X6Y10.B        Tilo                  0.203   N58
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_19_OUT_cy<12>11_SW0
    SLICE_X10Y9.B5       net (fanout=10)       0.702   N58
    SLICE_X10Y9.B        Tilo                  0.203   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[14]_a[15]_MUX_553_o11
    SLICE_X7Y12.A3       net (fanout=3)        0.890   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
    SLICE_X7Y12.A        Tilo                  0.259   N67
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111_SW0
    SLICE_X6Y11.B1       net (fanout=1)        0.687   N734
    SLICE_X6Y11.B        Tilo                  0.203   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111
    SLICE_X6Y11.D1       net (fanout=2)        0.488   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o11
    SLICE_X6Y11.CMUX     Topdc                 0.368   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0_F
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0
    SLICE_X9Y9.B6        net (fanout=2)        0.621   N373
    SLICE_X9Y9.B         Tilo                  0.259   N652
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11
    SLICE_X9Y16.D4       net (fanout=9)        0.859   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[7]_a[15]_MUX_592_o
    SLICE_X9Y16.D        Tilo                  0.259   rand_mod1/lfsr_1_C_1
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0013_INV_295_o11_SW0_SW0
    SLICE_X12Y12.B3      net (fanout=2)        0.757   N412
    SLICE_X12Y12.CMUX    Topbc                 0.514   rand_mod1/lfsr_11_C_11
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[4]_a[15]_MUX_611_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_27_OUT_cy<6>
    SLICE_X15Y17.D3      net (fanout=4)        0.792   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_27_OUT<5>
    SLICE_X15Y17.D       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_SW3
    SLICE_X15Y17.A3      net (fanout=2)        0.296   N304
    SLICE_X15Y17.A       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_1
    SLICE_X14Y12.B4      net (fanout=12)       0.716   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22
    SLICE_X14Y12.BMUX    Topbb                 0.376   rand_mod1/lfsr_13_C_13
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[2]_a[15]_MUX_645_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_31_OUT_cy<4>
    SLICE_X15Y9.C4       net (fanout=1)        0.673   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_31_OUT<2>
    SLICE_X15Y9.C        Tilo                  0.259   rand_mod1/new_bit
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25_SW0
    SLICE_X15Y16.B6      net (fanout=1)        0.701   N90
    SLICE_X15Y16.B       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o26
    SLICE_X15Y16.A5      net (fanout=5)        0.198   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25
    SLICE_X15Y16.A       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_o21
    SLICE_X16Y16.AX      net (fanout=2)        0.523   rand_mod1/lfsr[15]_PWR_11_o_mod_7_OUT<1>
    SLICE_X16Y16.CQ      Tito_logic            0.748   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>11_cy
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7_rt
    SLICE_X16Y17.D5      net (fanout=3)        0.376   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
    SLICE_X16Y17.CLK     Tas                   0.341   rand_mod1/rand_hpos<8>
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_xor<7>11
                                                       rand_mod1/rand_hpos_8
    -------------------------------------------------  ---------------------------
    Total                                     19.124ns (6.457ns logic, 12.667ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/rand_hpos_7 (SLICE_X16Y17.B5), 244320304990 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/lfsr_10_C_10 (FF)
  Destination:          rand_mod1/rand_hpos_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      19.130ns (Levels of Logic = 20)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/lfsr_10_C_10 to rand_mod1/rand_hpos_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.AQ       Tcko                  0.447   rand_mod1/lfsr_10_C_10
                                                       rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A3      net (fanout=5)        0.474   rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A       Tilo                  0.259   rand_mod1/lfsr_10_P_10
                                                       rand_mod1/lfsr_101_1
    SLICE_X17Y12.A2      net (fanout=3)        0.815   rand_mod1/lfsr_101
    SLICE_X17Y12.A       Tilo                  0.259   rand_mod1/lfsr_8_C_8
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3_SW0
    SLICE_X15Y12.A3      net (fanout=1)        0.477   N467
    SLICE_X15Y12.A       Tilo                  0.259   rand_mod1/lfsr_14_C_14
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3
    SLICE_X12Y10.C4      net (fanout=13)       0.818   N78
    SLICE_X12Y10.C       Tilo                  0.205   rand_mod1/lfsr_9_C_9
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o12_2
    SLICE_X6Y10.B6       net (fanout=4)        0.804   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o121
    SLICE_X6Y10.B        Tilo                  0.203   N58
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_19_OUT_cy<12>11_SW0
    SLICE_X10Y9.B5       net (fanout=10)       0.702   N58
    SLICE_X10Y9.B        Tilo                  0.203   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[14]_a[15]_MUX_553_o11
    SLICE_X7Y12.A3       net (fanout=3)        0.890   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
    SLICE_X7Y12.A        Tilo                  0.259   N67
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111_SW0
    SLICE_X6Y11.B1       net (fanout=1)        0.687   N734
    SLICE_X6Y11.B        Tilo                  0.203   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111
    SLICE_X6Y11.D1       net (fanout=2)        0.488   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o11
    SLICE_X6Y11.CMUX     Topdc                 0.368   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0_F
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0
    SLICE_X9Y9.B6        net (fanout=2)        0.621   N373
    SLICE_X9Y9.B         Tilo                  0.259   N652
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11
    SLICE_X9Y16.D4       net (fanout=9)        0.859   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[7]_a[15]_MUX_592_o
    SLICE_X9Y16.D        Tilo                  0.259   rand_mod1/lfsr_1_C_1
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0013_INV_295_o11_SW0_SW0
    SLICE_X12Y12.B3      net (fanout=2)        0.757   N412
    SLICE_X12Y12.CMUX    Topbc                 0.514   rand_mod1/lfsr_11_C_11
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[4]_a[15]_MUX_611_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_27_OUT_cy<6>
    SLICE_X15Y17.D3      net (fanout=4)        0.792   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_27_OUT<5>
    SLICE_X15Y17.D       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_SW3
    SLICE_X15Y17.A3      net (fanout=2)        0.296   N304
    SLICE_X15Y17.A       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_1
    SLICE_X14Y12.B4      net (fanout=12)       0.716   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22
    SLICE_X14Y12.CMUX    Topbc                 0.526   rand_mod1/lfsr_13_C_13
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[2]_a[15]_MUX_645_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_31_OUT_cy<4>
    SLICE_X15Y9.C5       net (fanout=1)        0.542   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_31_OUT<3>
    SLICE_X15Y9.C        Tilo                  0.259   rand_mod1/new_bit
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25_SW0
    SLICE_X15Y16.B6      net (fanout=1)        0.701   N90
    SLICE_X15Y16.B       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o26
    SLICE_X15Y16.A5      net (fanout=5)        0.198   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25
    SLICE_X15Y16.A       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_o21
    SLICE_X16Y16.AX      net (fanout=2)        0.523   rand_mod1/lfsr[15]_PWR_11_o_mod_7_OUT<1>
    SLICE_X16Y16.CQ      Tito_logic            0.748   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>11_cy
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7_rt
    SLICE_X16Y17.B5      net (fanout=3)        0.363   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
    SLICE_X16Y17.CLK     Tas                   0.341   rand_mod1/rand_hpos<8>
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_xor<6>11
                                                       rand_mod1/rand_hpos_7
    -------------------------------------------------  ---------------------------
    Total                                     19.130ns (6.607ns logic, 12.523ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/lfsr_10_C_10 (FF)
  Destination:          rand_mod1/rand_hpos_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      19.129ns (Levels of Logic = 20)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/lfsr_10_C_10 to rand_mod1/rand_hpos_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.AQ       Tcko                  0.447   rand_mod1/lfsr_10_C_10
                                                       rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A3      net (fanout=5)        0.474   rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A       Tilo                  0.259   rand_mod1/lfsr_10_P_10
                                                       rand_mod1/lfsr_101_1
    SLICE_X17Y12.A2      net (fanout=3)        0.815   rand_mod1/lfsr_101
    SLICE_X17Y12.A       Tilo                  0.259   rand_mod1/lfsr_8_C_8
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3_SW0
    SLICE_X15Y12.A3      net (fanout=1)        0.477   N467
    SLICE_X15Y12.A       Tilo                  0.259   rand_mod1/lfsr_14_C_14
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3
    SLICE_X12Y10.C4      net (fanout=13)       0.818   N78
    SLICE_X12Y10.C       Tilo                  0.205   rand_mod1/lfsr_9_C_9
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o12_2
    SLICE_X6Y10.B6       net (fanout=4)        0.804   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o121
    SLICE_X6Y10.B        Tilo                  0.203   N58
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_19_OUT_cy<12>11_SW0
    SLICE_X10Y9.B5       net (fanout=10)       0.702   N58
    SLICE_X10Y9.B        Tilo                  0.203   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[14]_a[15]_MUX_553_o11
    SLICE_X7Y12.A3       net (fanout=3)        0.890   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
    SLICE_X7Y12.A        Tilo                  0.259   N67
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111_SW0
    SLICE_X6Y11.B1       net (fanout=1)        0.687   N734
    SLICE_X6Y11.B        Tilo                  0.203   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111
    SLICE_X6Y11.D1       net (fanout=2)        0.488   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o11
    SLICE_X6Y11.CMUX     Topdc                 0.368   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0_F
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0
    SLICE_X9Y9.B6        net (fanout=2)        0.621   N373
    SLICE_X9Y9.B         Tilo                  0.259   N652
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11
    SLICE_X9Y16.D4       net (fanout=9)        0.859   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[7]_a[15]_MUX_592_o
    SLICE_X9Y16.D        Tilo                  0.259   rand_mod1/lfsr_1_C_1
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0013_INV_295_o11_SW0_SW0
    SLICE_X12Y12.B3      net (fanout=2)        0.757   N412
    SLICE_X12Y12.CMUX    Topbc                 0.514   rand_mod1/lfsr_11_C_11
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[4]_a[15]_MUX_611_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_27_OUT_cy<6>
    SLICE_X15Y17.D3      net (fanout=4)        0.792   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_27_OUT<5>
    SLICE_X15Y17.D       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_SW3
    SLICE_X15Y17.A3      net (fanout=2)        0.296   N304
    SLICE_X15Y17.A       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_1
    SLICE_X14Y12.B4      net (fanout=12)       0.716   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22
    SLICE_X14Y12.DMUX    Topbd                 0.571   rand_mod1/lfsr_13_C_13
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[2]_a[15]_MUX_645_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_31_OUT_cy<4>
    SLICE_X15Y9.C6       net (fanout=1)        0.496   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_31_OUT<4>
    SLICE_X15Y9.C        Tilo                  0.259   rand_mod1/new_bit
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25_SW0
    SLICE_X15Y16.B6      net (fanout=1)        0.701   N90
    SLICE_X15Y16.B       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o26
    SLICE_X15Y16.A5      net (fanout=5)        0.198   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25
    SLICE_X15Y16.A       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_o21
    SLICE_X16Y16.AX      net (fanout=2)        0.523   rand_mod1/lfsr[15]_PWR_11_o_mod_7_OUT<1>
    SLICE_X16Y16.CQ      Tito_logic            0.748   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>11_cy
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7_rt
    SLICE_X16Y17.B5      net (fanout=3)        0.363   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
    SLICE_X16Y17.CLK     Tas                   0.341   rand_mod1/rand_hpos<8>
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_xor<6>11
                                                       rand_mod1/rand_hpos_7
    -------------------------------------------------  ---------------------------
    Total                                     19.129ns (6.652ns logic, 12.477ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/lfsr_10_C_10 (FF)
  Destination:          rand_mod1/rand_hpos_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      19.111ns (Levels of Logic = 20)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/lfsr_10_C_10 to rand_mod1/rand_hpos_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.AQ       Tcko                  0.447   rand_mod1/lfsr_10_C_10
                                                       rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A3      net (fanout=5)        0.474   rand_mod1/lfsr_10_C_10
    SLICE_X15Y10.A       Tilo                  0.259   rand_mod1/lfsr_10_P_10
                                                       rand_mod1/lfsr_101_1
    SLICE_X17Y12.A2      net (fanout=3)        0.815   rand_mod1/lfsr_101
    SLICE_X17Y12.A       Tilo                  0.259   rand_mod1/lfsr_8_C_8
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3_SW0
    SLICE_X15Y12.A3      net (fanout=1)        0.477   N467
    SLICE_X15Y12.A       Tilo                  0.259   rand_mod1/lfsr_14_C_14
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0008_INV_210_o_SW3
    SLICE_X12Y10.C4      net (fanout=13)       0.818   N78
    SLICE_X12Y10.C       Tilo                  0.205   rand_mod1/lfsr_9_C_9
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o12_2
    SLICE_X6Y10.B6       net (fanout=4)        0.804   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0009_INV_227_o121
    SLICE_X6Y10.B        Tilo                  0.203   N58
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_19_OUT_cy<12>11_SW0
    SLICE_X10Y9.B5       net (fanout=10)       0.702   N58
    SLICE_X10Y9.B        Tilo                  0.203   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[14]_a[15]_MUX_553_o11
    SLICE_X7Y12.A3       net (fanout=3)        0.890   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[14]_a[15]_MUX_553_o
    SLICE_X7Y12.A        Tilo                  0.259   N67
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111_SW0
    SLICE_X6Y11.B1       net (fanout=1)        0.687   N734
    SLICE_X6Y11.B        Tilo                  0.203   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o111
    SLICE_X6Y11.D1       net (fanout=2)        0.488   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[15]_a[15]_MUX_568_o11
    SLICE_X6Y11.CMUX     Topdc                 0.368   rand_mod1/lfsr_4_C_4
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0_F
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11_SW0_SW0
    SLICE_X9Y9.B6        net (fanout=2)        0.621   N373
    SLICE_X9Y9.B         Tilo                  0.259   N652
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[7]_a[15]_MUX_592_o11
    SLICE_X9Y16.D4       net (fanout=9)        0.859   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[7]_a[15]_MUX_592_o
    SLICE_X9Y16.D        Tilo                  0.259   rand_mod1/lfsr_1_C_1
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0013_INV_295_o11_SW0_SW0
    SLICE_X12Y12.B3      net (fanout=2)        0.757   N412
    SLICE_X12Y12.CMUX    Topbc                 0.514   rand_mod1/lfsr_11_C_11
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[4]_a[15]_MUX_611_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_27_OUT_cy<6>
    SLICE_X15Y17.D3      net (fanout=4)        0.792   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_27_OUT<5>
    SLICE_X15Y17.D       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_SW3
    SLICE_X15Y17.A3      net (fanout=2)        0.296   N304
    SLICE_X15Y17.A       Tilo                  0.259   N304
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22_1
    SLICE_X14Y12.B4      net (fanout=12)       0.716   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0015_INV_329_o22
    SLICE_X14Y12.BMUX    Topbb                 0.376   rand_mod1/lfsr_13_C_13
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_a[2]_a[15]_MUX_645_o1111
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_31_OUT_cy<4>
    SLICE_X15Y9.C4       net (fanout=1)        0.673   rand_mod1/lfsr[15]_PWR_11_o_mod_7/a[15]_GND_11_o_add_31_OUT<2>
    SLICE_X15Y9.C        Tilo                  0.259   rand_mod1/new_bit
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25_SW0
    SLICE_X15Y16.B6      net (fanout=1)        0.701   N90
    SLICE_X15Y16.B       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o26
    SLICE_X15Y16.A5      net (fanout=5)        0.198   rand_mod1/lfsr[15]_PWR_11_o_mod_7/BUS_0017_INV_363_o25
    SLICE_X15Y16.A       Tilo                  0.259   rand_mod1/lfsr[15]_PWR_11_o_mod_7/Madd_a[15]_GND_11_o_add_33_OUT_Madd_lut<1>
                                                       rand_mod1/lfsr[15]_PWR_11_o_mod_7/Mmux_o21
    SLICE_X16Y16.AX      net (fanout=2)        0.523   rand_mod1/lfsr[15]_PWR_11_o_mod_7_OUT<1>
    SLICE_X16Y16.CQ      Tito_logic            0.748   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_cy<7>11_cy
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7_rt
    SLICE_X16Y17.B5      net (fanout=3)        0.363   rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_7
    SLICE_X16Y17.CLK     Tas                   0.341   rand_mod1/rand_hpos<8>
                                                       rand_mod1/Maddsub_lfsr[15]_PWR_11_o_MuLt_8_OUT_Madd_xor<6>11
                                                       rand_mod1/rand_hpos_7
    -------------------------------------------------  ---------------------------
    Total                                     19.111ns (6.457ns logic, 12.654ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point points_display/BtoBCD/shiftCount_4 (SLICE_X27Y24.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               points_display/BtoBCD/shiftCount_4 (FF)
  Destination:          points_display/BtoBCD/shiftCount_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: points_display/BtoBCD/shiftCount_4 to points_display/BtoBCD/shiftCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y24.DQ      Tcko                  0.198   points_display/BtoBCD/shiftCount<4>
                                                       points_display/BtoBCD/shiftCount_4
    SLICE_X27Y24.D6      net (fanout=2)        0.023   points_display/BtoBCD/shiftCount<4>
    SLICE_X27Y24.CLK     Tah         (-Th)    -0.215   points_display/BtoBCD/shiftCount<4>
                                                       points_display/BtoBCD/Mcount_shiftCount_xor<4>12
                                                       points_display/BtoBCD/shiftCount_4
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point divider/platform_clk_reg (SLICE_X19Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider/platform_clk_reg (FF)
  Destination:          divider/platform_clk_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider/platform_clk_reg to divider/platform_clk_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.DQ      Tcko                  0.198   divider/platform_clk_reg
                                                       divider/platform_clk_reg
    SLICE_X19Y33.D6      net (fanout=2)        0.026   divider/platform_clk_reg
    SLICE_X19Y33.CLK     Tah         (-Th)    -0.215   divider/platform_clk_reg
                                                       divider/platform_clk_reg_INV_69_o1_INV_0
                                                       divider/platform_clk_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point divider/move_clk_reg (SLICE_X21Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider/move_clk_reg (FF)
  Destination:          divider/move_clk_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider/move_clk_reg to divider/move_clk_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y35.AQ      Tcko                  0.198   divider/move_clk_reg
                                                       divider/move_clk_reg
    SLICE_X21Y35.A6      net (fanout=2)        0.026   divider/move_clk_reg
    SLICE_X21Y35.CLK     Tah         (-Th)    -0.215   divider/move_clk_reg
                                                       divider/move_clk_reg_INV_3_o1_INV_0
                                                       divider/move_clk_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hs_rst_debouncer/counter<3>/CLK
  Logical resource: hs_rst_debouncer/counter_0/CK
  Location pin: SLICE_X20Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hs_rst_debouncer/counter<3>/CLK
  Logical resource: hs_rst_debouncer/counter_1/CK
  Location pin: SLICE_X20Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_15_LDC = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_15_LDC"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 34 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.387ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_15_LDC (SLICE_X9Y15.CLK), 17 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.613ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.387ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X9Y15.D4       net (fanout=96)       2.877   rst_debouncer/button_state
    SLICE_X9Y15.DMUX     Tilo                  0.313   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/rst_GND_10_o_AND_90_o1
    SLICE_X9Y15.CLK      net (fanout=2)        0.736   rand_mod1/rst_GND_10_o_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      4.387ns (0.774ns logic, 3.613ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.164ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.836ns (Levels of Logic = 5)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.DMUX     Tcind                 0.272   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X9Y15.D5       net (fanout=1)        0.404   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
    SLICE_X9Y15.DMUX     Tilo                  0.313   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/rst_GND_10_o_AND_90_o1
    SLICE_X9Y15.CLK      net (fanout=2)        0.736   rand_mod1/rst_GND_10_o_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      3.836ns (1.630ns logic, 2.206ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.527ns (requirement - data path)
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 5)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.DMUX     Tcind                 0.272   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X9Y15.D5       net (fanout=1)        0.404   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
    SLICE_X9Y15.DMUX     Tilo                  0.313   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/rst_GND_10_o_AND_90_o1
    SLICE_X9Y15.CLK      net (fanout=2)        0.736   rand_mod1/rst_GND_10_o_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (1.495ns logic, 1.978ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_15_LDC (SLICE_X9Y15.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.233ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_90_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X9Y15.D4       net (fanout=96)       2.877   rst_debouncer/button_state
    SLICE_X9Y15.D        Tilo                  0.259   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/rst_GND_10_o_AND_91_o1
    SLICE_X9Y15.SR       net (fanout=2)        0.310   rand_mod1/rst_GND_10_o_AND_91_o
    SLICE_X9Y15.CLK      Trck                  0.326   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/lfsr_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (1.046ns logic, 3.187ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.682ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_90_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.DMUX     Tcind                 0.272   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X9Y15.D5       net (fanout=1)        0.404   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
    SLICE_X9Y15.D        Tilo                  0.259   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/rst_GND_10_o_AND_91_o1
    SLICE_X9Y15.SR       net (fanout=2)        0.310   rand_mod1/rst_GND_10_o_AND_91_o
    SLICE_X9Y15.CLK      Trck                  0.326   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/lfsr_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.682ns (1.902ns logic, 1.780ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.319ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_90_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.DMUX     Tcind                 0.272   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X9Y15.D5       net (fanout=1)        0.404   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
    SLICE_X9Y15.D        Tilo                  0.259   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/rst_GND_10_o_AND_91_o1
    SLICE_X9Y15.SR       net (fanout=2)        0.310   rand_mod1/rst_GND_10_o_AND_91_o
    SLICE_X9Y15.CLK      Trck                  0.326   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/lfsr_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (1.767ns logic, 1.552ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_15_LDC = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_15_LDC"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_15_LDC (SLICE_X9Y15.SR), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_14 (LATCH)
  Destination:          rand_mod1/lfsr_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.424ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_90_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_14 to rand_mod1/lfsr_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.CQ      Tcklo                 0.277   rand_mod1/update_15
                                                       rand_mod1/update_14
    SLICE_X8Y15.C5       net (fanout=2)        0.200   rand_mod1/update_14
    SLICE_X8Y15.DMUX     Topcd                 0.279   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/update_14_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X9Y15.D5       net (fanout=1)        0.188   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
    SLICE_X9Y15.D        Tilo                  0.156   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/rst_GND_10_o_AND_91_o1
    SLICE_X9Y15.SR       net (fanout=2)        0.165   rand_mod1/rst_GND_10_o_AND_91_o
    SLICE_X9Y15.CLK      Tremck      (-Th)    -0.159   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/lfsr_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.424ns (0.871ns logic, 0.553ns route)
                                                       (61.2% logic, 38.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_10 (LATCH)
  Destination:          rand_mod1/lfsr_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.495ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_90_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_10 to rand_mod1/lfsr_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.CQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_10
    SLICE_X8Y14.C5       net (fanout=2)        0.200   rand_mod1/update_10
    SLICE_X8Y14.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/update_10_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.DMUX     Tcind                 0.154   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X9Y15.D5       net (fanout=1)        0.188   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
    SLICE_X9Y15.D        Tilo                  0.156   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/rst_GND_10_o_AND_91_o1
    SLICE_X9Y15.SR       net (fanout=2)        0.165   rand_mod1/rst_GND_10_o_AND_91_o
    SLICE_X9Y15.CLK      Tremck      (-Th)    -0.159   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/lfsr_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (0.941ns logic, 0.554ns route)
                                                       (62.9% logic, 37.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_13 (LATCH)
  Destination:          rand_mod1/lfsr_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.507ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_90_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_13 to rand_mod1/lfsr_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.BQ      Tcklo                 0.277   rand_mod1/update_15
                                                       rand_mod1/update_13
    SLICE_X8Y15.B5       net (fanout=2)        0.210   rand_mod1/update_13
    SLICE_X8Y15.DMUX     Topbd                 0.352   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/update_13_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X9Y15.D5       net (fanout=1)        0.188   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
    SLICE_X9Y15.D        Tilo                  0.156   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/rst_GND_10_o_AND_91_o1
    SLICE_X9Y15.SR       net (fanout=2)        0.165   rand_mod1/rst_GND_10_o_AND_91_o
    SLICE_X9Y15.CLK      Tremck      (-Th)    -0.159   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/lfsr_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.944ns logic, 0.563ns route)
                                                       (62.6% logic, 37.4% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_15_LDC (SLICE_X9Y15.CLK), 17 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.558ns (data path)
  Source:               rand_mod1/update_14 (LATCH)
  Destination:          rand_mod1/lfsr_15_LDC (LATCH)
  Data Path Delay:      1.558ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_14 to rand_mod1/lfsr_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.CQ      Tcklo                 0.277   rand_mod1/update_15
                                                       rand_mod1/update_14
    SLICE_X8Y15.C5       net (fanout=2)        0.200   rand_mod1/update_14
    SLICE_X8Y15.DMUX     Topcd                 0.279   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/update_14_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X9Y15.D5       net (fanout=1)        0.188   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
    SLICE_X9Y15.DMUX     Tilo                  0.203   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/rst_GND_10_o_AND_90_o1
    SLICE_X9Y15.CLK      net (fanout=2)        0.411   rand_mod1/rst_GND_10_o_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      1.558ns (0.759ns logic, 0.799ns route)
                                                       (48.7% logic, 51.3% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_15_LDC (SLICE_X9Y15.CLK), 17 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.629ns (data path)
  Source:               rand_mod1/update_10 (LATCH)
  Destination:          rand_mod1/lfsr_15_LDC (LATCH)
  Data Path Delay:      1.629ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_10 to rand_mod1/lfsr_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.CQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_10
    SLICE_X8Y14.C5       net (fanout=2)        0.200   rand_mod1/update_10
    SLICE_X8Y14.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/update_10_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.DMUX     Tcind                 0.154   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X9Y15.D5       net (fanout=1)        0.188   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
    SLICE_X9Y15.DMUX     Tilo                  0.203   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/rst_GND_10_o_AND_90_o1
    SLICE_X9Y15.CLK      net (fanout=2)        0.411   rand_mod1/rst_GND_10_o_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      1.629ns (0.829ns logic, 0.800ns route)
                                                       (50.9% logic, 49.1% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_15_LDC (SLICE_X9Y15.CLK), 17 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.641ns (data path)
  Source:               rand_mod1/update_13 (LATCH)
  Destination:          rand_mod1/lfsr_15_LDC (LATCH)
  Data Path Delay:      1.641ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_13 to rand_mod1/lfsr_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.BQ      Tcklo                 0.277   rand_mod1/update_15
                                                       rand_mod1/update_13
    SLICE_X8Y15.B5       net (fanout=2)        0.210   rand_mod1/update_13
    SLICE_X8Y15.DMUX     Topbd                 0.352   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/update_13_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X9Y15.D5       net (fanout=1)        0.188   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
    SLICE_X9Y15.DMUX     Tilo                  0.203   rand_mod1/lfsr_15_LDC
                                                       rand_mod1/rst_GND_10_o_AND_90_o1
    SLICE_X9Y15.CLK      net (fanout=2)        0.411   rand_mod1/rst_GND_10_o_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (0.832ns logic, 0.809ns route)
                                                       (50.7% logic, 49.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_0_LDC1 = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_0_LDC1"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.630ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_0_LDC1 (SLICE_X9Y8.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_0_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_0_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X9Y8.A5        net (fanout=96)       4.016   rst_debouncer/button_state
    SLICE_X9Y8.AMUX      Tilo                  0.313   rand_mod1/lfsr_0_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_120_o1
    SLICE_X9Y8.SR        net (fanout=2)        0.532   rand_mod1/lfsr_0_LDC
    SLICE_X9Y8.CLK       Trck                  0.308   rand_mod1/lfsr_0_LDC1
                                                       rand_mod1/lfsr_0_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      5.630ns (1.082ns logic, 4.548ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_0_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.059ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_0_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.AMUX     Topaa                 0.377   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X9Y8.A4        net (fanout=1)        0.974   rand_mod1/GND_10_o_update[15]_add_1_OUT<0>
    SLICE_X9Y8.AMUX      Tilo                  0.313   rand_mod1/lfsr_0_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_120_o1
    SLICE_X9Y8.SR        net (fanout=2)        0.532   rand_mod1/lfsr_0_LDC
    SLICE_X9Y8.CLK       Trck                  0.308   rand_mod1/lfsr_0_LDC1
                                                       rand_mod1/lfsr_0_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.496ns logic, 2.563ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_0_LDC1 (SLICE_X9Y8.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.787ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_0_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.213ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_0_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X9Y8.A5        net (fanout=96)       4.016   rst_debouncer/button_state
    SLICE_X9Y8.A         Tilo                  0.259   rand_mod1/lfsr_0_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_121_o1
    SLICE_X9Y8.CLK       net (fanout=2)        0.477   rand_mod1/rst_GND_10_o_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      5.213ns (0.720ns logic, 4.493ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.358ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_0_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.642ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_0_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.AMUX     Topaa                 0.377   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X9Y8.A4        net (fanout=1)        0.974   rand_mod1/GND_10_o_update[15]_add_1_OUT<0>
    SLICE_X9Y8.A         Tilo                  0.259   rand_mod1/lfsr_0_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_121_o1
    SLICE_X9Y8.CLK       net (fanout=2)        0.477   rand_mod1/rst_GND_10_o_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (1.134ns logic, 2.508ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_0_LDC1 = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_0_LDC1"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_0_LDC1 (SLICE_X9Y8.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_0_LDC1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.359ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_0_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        0.668   rand_mod1/update_0
    SLICE_X8Y12.AMUX     Topaa                 0.244   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X9Y8.A4        net (fanout=1)        0.528   rand_mod1/GND_10_o_update[15]_add_1_OUT<0>
    SLICE_X9Y8.AMUX      Tilo                  0.203   rand_mod1/lfsr_0_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_120_o1
    SLICE_X9Y8.SR        net (fanout=2)        0.260   rand_mod1/lfsr_0_LDC
    SLICE_X9Y8.CLK       Tremck      (-Th)    -0.179   rand_mod1/lfsr_0_LDC1
                                                       rand_mod1/lfsr_0_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (0.903ns logic, 1.456ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_0_LDC1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.364ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_0_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.244   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X9Y8.A5        net (fanout=96)       2.478   rst_debouncer/button_state
    SLICE_X9Y8.AMUX      Tilo                  0.203   rand_mod1/lfsr_0_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_120_o1
    SLICE_X9Y8.SR        net (fanout=2)        0.260   rand_mod1/lfsr_0_LDC
    SLICE_X9Y8.CLK       Tremck      (-Th)    -0.179   rand_mod1/lfsr_0_LDC1
                                                       rand_mod1/lfsr_0_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      3.364ns (0.626ns logic, 2.738ns route)
                                                       (18.6% logic, 81.4% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_0_LDC1 (SLICE_X9Y8.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.167ns (data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_0_LDC1 (LATCH)
  Data Path Delay:      2.167ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_0_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        0.668   rand_mod1/update_0
    SLICE_X8Y12.AMUX     Topaa                 0.244   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X9Y8.A4        net (fanout=1)        0.528   rand_mod1/GND_10_o_update[15]_add_1_OUT<0>
    SLICE_X9Y8.A         Tilo                  0.156   rand_mod1/lfsr_0_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_121_o1
    SLICE_X9Y8.CLK       net (fanout=2)        0.294   rand_mod1/rst_GND_10_o_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      2.167ns (0.677ns logic, 1.490ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_0_LDC1 (SLICE_X9Y8.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.172ns (data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_0_LDC1 (LATCH)
  Data Path Delay:      3.172ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_0_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.244   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X9Y8.A5        net (fanout=96)       2.478   rst_debouncer/button_state
    SLICE_X9Y8.A         Tilo                  0.156   rand_mod1/lfsr_0_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_121_o1
    SLICE_X9Y8.CLK       net (fanout=2)        0.294   rand_mod1/rst_GND_10_o_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (0.400ns logic, 2.772ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_1_LDC = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_1_LDC"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.543ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_1_LDC (SLICE_X8Y18.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.543ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_118_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.BMUX     Topab                 0.432   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y18.A2       net (fanout=1)        1.235   rand_mod1/GND_10_o_update[15]_add_1_OUT<1>
    SLICE_X8Y18.A        Tilo                  0.205   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/rst_GND_10_o_AND_119_o1
    SLICE_X8Y18.SR       net (fanout=2)        0.886   rand_mod1/rst_GND_10_o_AND_119_o
    SLICE_X8Y18.CLK      Trck                  0.230   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/lfsr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.543ns (1.365ns logic, 3.178ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_118_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X8Y18.A4       net (fanout=96)       2.665   rst_debouncer/button_state
    SLICE_X8Y18.A        Tilo                  0.205   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/rst_GND_10_o_AND_119_o1
    SLICE_X8Y18.SR       net (fanout=2)        0.886   rand_mod1/rst_GND_10_o_AND_119_o
    SLICE_X8Y18.CLK      Trck                  0.230   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/lfsr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.447ns (0.896ns logic, 3.551ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_1 (LATCH)
  Destination:          rand_mod1/lfsr_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.830ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_118_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_1 to rand_mod1/lfsr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_1
    SLICE_X8Y12.B5       net (fanout=2)        0.408   rand_mod1/update_1
    SLICE_X8Y12.BMUX     Topbb                 0.368   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_1_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y18.A2       net (fanout=1)        1.235   rand_mod1/GND_10_o_update[15]_add_1_OUT<1>
    SLICE_X8Y18.A        Tilo                  0.205   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/rst_GND_10_o_AND_119_o1
    SLICE_X8Y18.SR       net (fanout=2)        0.886   rand_mod1/rst_GND_10_o_AND_119_o
    SLICE_X8Y18.CLK      Trck                  0.230   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/lfsr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (1.301ns logic, 2.529ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_1_LDC (SLICE_X8Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.025ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.975ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.BMUX     Topab                 0.432   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y18.A2       net (fanout=1)        1.235   rand_mod1/GND_10_o_update[15]_add_1_OUT<1>
    SLICE_X8Y18.AMUX     Tilo                  0.251   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/rst_GND_10_o_AND_118_o1
    SLICE_X8Y18.CLK      net (fanout=2)        0.502   rand_mod1/rst_GND_10_o_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (1.181ns logic, 2.794ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.121ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.879ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X8Y18.A4       net (fanout=96)       2.665   rst_debouncer/button_state
    SLICE_X8Y18.AMUX     Tilo                  0.251   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/rst_GND_10_o_AND_118_o1
    SLICE_X8Y18.CLK      net (fanout=2)        0.502   rand_mod1/rst_GND_10_o_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      3.879ns (0.712ns logic, 3.167ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.738ns (requirement - data path)
  Source:               rand_mod1/update_1 (LATCH)
  Destination:          rand_mod1/lfsr_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.262ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_1 to rand_mod1/lfsr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_1
    SLICE_X8Y12.B5       net (fanout=2)        0.408   rand_mod1/update_1
    SLICE_X8Y12.BMUX     Topbb                 0.368   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_1_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y18.A2       net (fanout=1)        1.235   rand_mod1/GND_10_o_update[15]_add_1_OUT<1>
    SLICE_X8Y18.AMUX     Tilo                  0.251   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/rst_GND_10_o_AND_118_o1
    SLICE_X8Y18.CLK      net (fanout=2)        0.502   rand_mod1/rst_GND_10_o_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (1.117ns logic, 2.145ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_1_LDC = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_1_LDC"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_1_LDC (SLICE_X8Y18.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_1 (LATCH)
  Destination:          rand_mod1/lfsr_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.232ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_118_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_1 to rand_mod1/lfsr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_1
    SLICE_X8Y12.B5       net (fanout=2)        0.210   rand_mod1/update_1
    SLICE_X8Y12.BMUX     Topbb                 0.240   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_1_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y18.A2       net (fanout=1)        0.764   rand_mod1/GND_10_o_update[15]_add_1_OUT<1>
    SLICE_X8Y18.A        Tilo                  0.142   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/rst_GND_10_o_AND_119_o1
    SLICE_X8Y18.SR       net (fanout=2)        0.492   rand_mod1/rst_GND_10_o_AND_119_o
    SLICE_X8Y18.CLK      Tremck      (-Th)    -0.107   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/lfsr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.232ns (0.766ns logic, 1.466ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.626ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_118_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.244   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X8Y18.A4       net (fanout=96)       1.641   rst_debouncer/button_state
    SLICE_X8Y18.A        Tilo                  0.142   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/rst_GND_10_o_AND_119_o1
    SLICE_X8Y18.SR       net (fanout=2)        0.492   rand_mod1/rst_GND_10_o_AND_119_o
    SLICE_X8Y18.CLK      Tremck      (-Th)    -0.107   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/lfsr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.626ns (0.493ns logic, 2.133ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.717ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_118_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        0.668   rand_mod1/update_0
    SLICE_X8Y12.BMUX     Topab                 0.267   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y18.A2       net (fanout=1)        0.764   rand_mod1/GND_10_o_update[15]_add_1_OUT<1>
    SLICE_X8Y18.A        Tilo                  0.142   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/rst_GND_10_o_AND_119_o1
    SLICE_X8Y18.SR       net (fanout=2)        0.492   rand_mod1/rst_GND_10_o_AND_119_o
    SLICE_X8Y18.CLK      Tremck      (-Th)    -0.107   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/lfsr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.793ns logic, 1.924ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_1_LDC (SLICE_X8Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.975ns (data path)
  Source:               rand_mod1/update_1 (LATCH)
  Destination:          rand_mod1/lfsr_1_LDC (LATCH)
  Data Path Delay:      1.975ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_1 to rand_mod1/lfsr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_1
    SLICE_X8Y12.B5       net (fanout=2)        0.210   rand_mod1/update_1
    SLICE_X8Y12.BMUX     Topbb                 0.240   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_1_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y18.A2       net (fanout=1)        0.764   rand_mod1/GND_10_o_update[15]_add_1_OUT<1>
    SLICE_X8Y18.AMUX     Tilo                  0.183   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/rst_GND_10_o_AND_118_o1
    SLICE_X8Y18.CLK      net (fanout=2)        0.301   rand_mod1/rst_GND_10_o_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (0.700ns logic, 1.275ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_1_LDC (SLICE_X8Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.369ns (data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_1_LDC (LATCH)
  Data Path Delay:      2.369ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.244   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X8Y18.A4       net (fanout=96)       1.641   rst_debouncer/button_state
    SLICE_X8Y18.AMUX     Tilo                  0.183   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/rst_GND_10_o_AND_118_o1
    SLICE_X8Y18.CLK      net (fanout=2)        0.301   rand_mod1/rst_GND_10_o_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      2.369ns (0.427ns logic, 1.942ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_1_LDC (SLICE_X8Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.460ns (data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_1_LDC (LATCH)
  Data Path Delay:      2.460ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        0.668   rand_mod1/update_0
    SLICE_X8Y12.BMUX     Topab                 0.267   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y18.A2       net (fanout=1)        0.764   rand_mod1/GND_10_o_update[15]_add_1_OUT<1>
    SLICE_X8Y18.AMUX     Tilo                  0.183   rand_mod1/lfsr_1_LDC
                                                       rand_mod1/rst_GND_10_o_AND_118_o1
    SLICE_X8Y18.CLK      net (fanout=2)        0.301   rand_mod1/rst_GND_10_o_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (0.727ns logic, 1.733ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_2_LDC = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_2_LDC"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.575ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_2_LDC (SLICE_X17Y10.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_116_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X17Y10.D5      net (fanout=96)       3.227   rst_debouncer/button_state
    SLICE_X17Y10.D       Tilo                  0.259   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/rst_GND_10_o_AND_117_o1
    SLICE_X17Y10.SR      net (fanout=2)        0.302   rand_mod1/rst_GND_10_o_AND_117_o
    SLICE_X17Y10.CLK     Trck                  0.326   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/lfsr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (1.046ns logic, 3.529ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.297ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_116_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.CMUX     Topac                 0.533   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X17Y10.D2      net (fanout=1)        1.322   rand_mod1/GND_10_o_update[15]_add_1_OUT<2>
    SLICE_X17Y10.D       Tilo                  0.259   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/rst_GND_10_o_AND_117_o1
    SLICE_X17Y10.SR      net (fanout=2)        0.302   rand_mod1/rst_GND_10_o_AND_117_o
    SLICE_X17Y10.CLK     Trck                  0.326   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/lfsr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.297ns (1.616ns logic, 2.681ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_1 (LATCH)
  Destination:          rand_mod1/lfsr_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_116_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_1 to rand_mod1/lfsr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_1
    SLICE_X8Y12.B5       net (fanout=2)        0.408   rand_mod1/update_1
    SLICE_X8Y12.CMUX     Topbc                 0.514   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_1_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X17Y10.D2      net (fanout=1)        1.322   rand_mod1/GND_10_o_update[15]_add_1_OUT<2>
    SLICE_X17Y10.D       Tilo                  0.259   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/rst_GND_10_o_AND_117_o1
    SLICE_X17Y10.SR      net (fanout=2)        0.302   rand_mod1/rst_GND_10_o_AND_117_o
    SLICE_X17Y10.CLK     Trck                  0.326   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/lfsr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (1.597ns logic, 2.032ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_2_LDC (SLICE_X17Y10.CLK), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.684ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.316ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X17Y10.D5      net (fanout=96)       3.227   rst_debouncer/button_state
    SLICE_X17Y10.DMUX    Tilo                  0.313   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/rst_GND_10_o_AND_116_o1
    SLICE_X17Y10.CLK     net (fanout=2)        0.315   rand_mod1/rst_GND_10_o_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      4.316ns (0.774ns logic, 3.542ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.962ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.038ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.CMUX     Topac                 0.533   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X17Y10.D2      net (fanout=1)        1.322   rand_mod1/GND_10_o_update[15]_add_1_OUT<2>
    SLICE_X17Y10.DMUX    Tilo                  0.313   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/rst_GND_10_o_AND_116_o1
    SLICE_X17Y10.CLK     net (fanout=2)        0.315   rand_mod1/rst_GND_10_o_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (1.344ns logic, 2.694ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.630ns (requirement - data path)
  Source:               rand_mod1/update_1 (LATCH)
  Destination:          rand_mod1/lfsr_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.370ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_1 to rand_mod1/lfsr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_1
    SLICE_X8Y12.B5       net (fanout=2)        0.408   rand_mod1/update_1
    SLICE_X8Y12.CMUX     Topbc                 0.514   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_1_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X17Y10.D2      net (fanout=1)        1.322   rand_mod1/GND_10_o_update[15]_add_1_OUT<2>
    SLICE_X17Y10.DMUX    Tilo                  0.313   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/rst_GND_10_o_AND_116_o1
    SLICE_X17Y10.CLK     net (fanout=2)        0.315   rand_mod1/rst_GND_10_o_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      3.370ns (1.325ns logic, 2.045ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_2_LDC = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_2_LDC"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_2_LDC (SLICE_X17Y10.SR), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.013ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_116_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.CMUX     Topcc                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X17Y10.D2      net (fanout=1)        0.792   rand_mod1/GND_10_o_update[15]_add_1_OUT<2>
    SLICE_X17Y10.D       Tilo                  0.156   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/rst_GND_10_o_AND_117_o1
    SLICE_X17Y10.SR      net (fanout=2)        0.157   rand_mod1/rst_GND_10_o_AND_117_o
    SLICE_X17Y10.CLK     Tremck      (-Th)    -0.159   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/lfsr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.013ns (0.864ns logic, 1.149ns route)
                                                       (42.9% logic, 57.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_1 (LATCH)
  Destination:          rand_mod1/lfsr_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.068ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_116_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_1 to rand_mod1/lfsr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_1
    SLICE_X8Y12.B5       net (fanout=2)        0.210   rand_mod1/update_1
    SLICE_X8Y12.CMUX     Topbc                 0.317   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_1_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X17Y10.D2      net (fanout=1)        0.792   rand_mod1/GND_10_o_update[15]_add_1_OUT<2>
    SLICE_X17Y10.D       Tilo                  0.156   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/rst_GND_10_o_AND_117_o1
    SLICE_X17Y10.SR      net (fanout=2)        0.157   rand_mod1/rst_GND_10_o_AND_117_o
    SLICE_X17Y10.CLK     Tremck      (-Th)    -0.159   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/lfsr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (0.909ns logic, 1.159ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.532ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_116_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        0.668   rand_mod1/update_0
    SLICE_X8Y12.CMUX     Topac                 0.323   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X17Y10.D2      net (fanout=1)        0.792   rand_mod1/GND_10_o_update[15]_add_1_OUT<2>
    SLICE_X17Y10.D       Tilo                  0.156   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/rst_GND_10_o_AND_117_o1
    SLICE_X17Y10.SR      net (fanout=2)        0.157   rand_mod1/rst_GND_10_o_AND_117_o
    SLICE_X17Y10.CLK     Tremck      (-Th)    -0.159   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/lfsr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (0.915ns logic, 1.617ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_2_LDC (SLICE_X17Y10.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.916ns (data path)
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_2_LDC (LATCH)
  Data Path Delay:      1.916ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.CMUX     Topcc                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X17Y10.D2      net (fanout=1)        0.792   rand_mod1/GND_10_o_update[15]_add_1_OUT<2>
    SLICE_X17Y10.DMUX    Tilo                  0.203   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/rst_GND_10_o_AND_116_o1
    SLICE_X17Y10.CLK     net (fanout=2)        0.172   rand_mod1/rst_GND_10_o_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (0.752ns logic, 1.164ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_2_LDC (SLICE_X17Y10.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.971ns (data path)
  Source:               rand_mod1/update_1 (LATCH)
  Destination:          rand_mod1/lfsr_2_LDC (LATCH)
  Data Path Delay:      1.971ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_1 to rand_mod1/lfsr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_1
    SLICE_X8Y12.B5       net (fanout=2)        0.210   rand_mod1/update_1
    SLICE_X8Y12.CMUX     Topbc                 0.317   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_1_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X17Y10.D2      net (fanout=1)        0.792   rand_mod1/GND_10_o_update[15]_add_1_OUT<2>
    SLICE_X17Y10.DMUX    Tilo                  0.203   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/rst_GND_10_o_AND_116_o1
    SLICE_X17Y10.CLK     net (fanout=2)        0.172   rand_mod1/rst_GND_10_o_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.797ns logic, 1.174ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_2_LDC (SLICE_X17Y10.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.435ns (data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_2_LDC (LATCH)
  Data Path Delay:      2.435ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        0.668   rand_mod1/update_0
    SLICE_X8Y12.CMUX     Topac                 0.323   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X17Y10.D2      net (fanout=1)        0.792   rand_mod1/GND_10_o_update[15]_add_1_OUT<2>
    SLICE_X17Y10.DMUX    Tilo                  0.203   rand_mod1/lfsr_2_LDC
                                                       rand_mod1/rst_GND_10_o_AND_116_o1
    SLICE_X17Y10.CLK     net (fanout=2)        0.172   rand_mod1/rst_GND_10_o_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      2.435ns (0.803ns logic, 1.632ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_3_LDC1 = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_3_LDC1"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.508ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_3_LDC1 (SLICE_X6Y9.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_3_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.508ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_115_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_3_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X6Y9.C5        net (fanout=96)       3.704   rst_debouncer/button_state
    SLICE_X6Y9.CMUX      Tilo                  0.261   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_114_o1
    SLICE_X6Y9.SR        net (fanout=2)        0.848   rand_mod1/lfsr_3_LDC
    SLICE_X6Y9.CLK       Trck                  0.234   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/lfsr_3_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      5.508ns (0.956ns logic, 4.552ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_3_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.461ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_115_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_3_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.DMUX     Topad                 0.550   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X6Y9.C3        net (fanout=1)        1.013   rand_mod1/GND_10_o_update[15]_add_1_OUT<3>
    SLICE_X6Y9.CMUX      Tilo                  0.261   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_114_o1
    SLICE_X6Y9.SR        net (fanout=2)        0.848   rand_mod1/lfsr_3_LDC
    SLICE_X6Y9.CLK       Trck                  0.234   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/lfsr_3_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      4.461ns (1.543ns logic, 2.918ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_3_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.057ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_115_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_3_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.DMUX     Topdd                 0.374   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X6Y9.C3        net (fanout=1)        1.013   rand_mod1/GND_10_o_update[15]_add_1_OUT<3>
    SLICE_X6Y9.CMUX      Tilo                  0.261   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_114_o1
    SLICE_X6Y9.SR        net (fanout=2)        0.848   rand_mod1/lfsr_3_LDC
    SLICE_X6Y9.CLK       Trck                  0.234   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/lfsr_3_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (1.367ns logic, 2.690ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_3_LDC1 (SLICE_X6Y9.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.157ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_3_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.843ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_3_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X6Y9.C5        net (fanout=96)       3.704   rst_debouncer/button_state
    SLICE_X6Y9.C         Tilo                  0.204   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_115_o1
    SLICE_X6Y9.CLK       net (fanout=2)        0.474   rand_mod1/rst_GND_10_o_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.843ns (0.665ns logic, 4.178ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.204ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_3_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_3_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.DMUX     Topad                 0.550   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X6Y9.C3        net (fanout=1)        1.013   rand_mod1/GND_10_o_update[15]_add_1_OUT<3>
    SLICE_X6Y9.C         Tilo                  0.204   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_115_o1
    SLICE_X6Y9.CLK       net (fanout=2)        0.474   rand_mod1/rst_GND_10_o_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      3.796ns (1.252ns logic, 2.544ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.608ns (requirement - data path)
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_3_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.392ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_3_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.DMUX     Topdd                 0.374   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X6Y9.C3        net (fanout=1)        1.013   rand_mod1/GND_10_o_update[15]_add_1_OUT<3>
    SLICE_X6Y9.C         Tilo                  0.204   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_115_o1
    SLICE_X6Y9.CLK       net (fanout=2)        0.474   rand_mod1/rst_GND_10_o_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      3.392ns (1.076ns logic, 2.316ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_3_LDC1 = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_3_LDC1"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_3_LDC1 (SLICE_X6Y9.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_3_LDC1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.054ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_115_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_3_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.DMUX     Topcd                 0.279   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X6Y9.C3        net (fanout=1)        0.556   rand_mod1/GND_10_o_update[15]_add_1_OUT<3>
    SLICE_X6Y9.CMUX      Tilo                  0.191   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_114_o1
    SLICE_X6Y9.SR        net (fanout=2)        0.436   rand_mod1/lfsr_3_LDC
    SLICE_X6Y9.CLK       Tremck      (-Th)    -0.115   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/lfsr_3_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.054ns (0.862ns logic, 1.192ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_1 (LATCH)
  Destination:          rand_mod1/lfsr_3_LDC1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.137ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_115_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_1 to rand_mod1/lfsr_3_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_1
    SLICE_X8Y12.B5       net (fanout=2)        0.210   rand_mod1/update_1
    SLICE_X8Y12.DMUX     Topbd                 0.352   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_1_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X6Y9.C3        net (fanout=1)        0.556   rand_mod1/GND_10_o_update[15]_add_1_OUT<3>
    SLICE_X6Y9.CMUX      Tilo                  0.191   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_114_o1
    SLICE_X6Y9.SR        net (fanout=2)        0.436   rand_mod1/lfsr_3_LDC
    SLICE_X6Y9.CLK       Tremck      (-Th)    -0.115   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/lfsr_3_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (0.935ns logic, 1.202ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_3_LDC1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.338ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_115_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_3_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.520   rand_mod1/update_3
    SLICE_X8Y12.DMUX     Topdd                 0.243   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X6Y9.C3        net (fanout=1)        0.556   rand_mod1/GND_10_o_update[15]_add_1_OUT<3>
    SLICE_X6Y9.CMUX      Tilo                  0.191   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_114_o1
    SLICE_X6Y9.SR        net (fanout=2)        0.436   rand_mod1/lfsr_3_LDC
    SLICE_X6Y9.CLK       Tremck      (-Th)    -0.115   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/lfsr_3_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.338ns (0.826ns logic, 1.512ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_3_LDC1 (SLICE_X6Y9.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.759ns (data path)
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_3_LDC1 (LATCH)
  Data Path Delay:      1.759ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_3_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.DMUX     Topcd                 0.279   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X6Y9.C3        net (fanout=1)        0.556   rand_mod1/GND_10_o_update[15]_add_1_OUT<3>
    SLICE_X6Y9.C         Tilo                  0.156   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_115_o1
    SLICE_X6Y9.CLK       net (fanout=2)        0.291   rand_mod1/rst_GND_10_o_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.759ns (0.712ns logic, 1.047ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_3_LDC1 (SLICE_X6Y9.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.842ns (data path)
  Source:               rand_mod1/update_1 (LATCH)
  Destination:          rand_mod1/lfsr_3_LDC1 (LATCH)
  Data Path Delay:      1.842ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_1 to rand_mod1/lfsr_3_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_1
    SLICE_X8Y12.B5       net (fanout=2)        0.210   rand_mod1/update_1
    SLICE_X8Y12.DMUX     Topbd                 0.352   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_1_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X6Y9.C3        net (fanout=1)        0.556   rand_mod1/GND_10_o_update[15]_add_1_OUT<3>
    SLICE_X6Y9.C         Tilo                  0.156   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_115_o1
    SLICE_X6Y9.CLK       net (fanout=2)        0.291   rand_mod1/rst_GND_10_o_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.842ns (0.785ns logic, 1.057ns route)
                                                       (42.6% logic, 57.4% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_3_LDC1 (SLICE_X6Y9.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.043ns (data path)
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_3_LDC1 (LATCH)
  Data Path Delay:      2.043ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_3_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.520   rand_mod1/update_3
    SLICE_X8Y12.DMUX     Topdd                 0.243   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X6Y9.C3        net (fanout=1)        0.556   rand_mod1/GND_10_o_update[15]_add_1_OUT<3>
    SLICE_X6Y9.C         Tilo                  0.156   rand_mod1/lfsr_3_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_115_o1
    SLICE_X6Y9.CLK       net (fanout=2)        0.291   rand_mod1/rst_GND_10_o_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (0.676ns logic, 1.367ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_4_LDC = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_4_LDC"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.300ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_4_LDC (SLICE_X12Y9.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_112_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X12Y9.A2       net (fanout=96)       4.710   rst_debouncer/button_state
    SLICE_X12Y9.A        Tilo                  0.205   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/rst_GND_10_o_AND_113_o1
    SLICE_X12Y9.SR       net (fanout=2)        0.694   rand_mod1/rst_GND_10_o_AND_113_o
    SLICE_X12Y9.CLK      Trck                  0.230   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/lfsr_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.300ns (0.896ns logic, 5.404ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.951ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_112_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.AMUX     Tcina                 0.177   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X12Y9.A4       net (fanout=1)        0.692   rand_mod1/GND_10_o_update[15]_add_1_OUT<4>
    SLICE_X12Y9.A        Tilo                  0.205   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/rst_GND_10_o_AND_113_o1
    SLICE_X12Y9.SR       net (fanout=2)        0.694   rand_mod1/rst_GND_10_o_AND_113_o
    SLICE_X12Y9.CLK      Trck                  0.230   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/lfsr_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.951ns (1.505ns logic, 2.446ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_112_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.AMUX     Tcina                 0.177   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X12Y9.A4       net (fanout=1)        0.692   rand_mod1/GND_10_o_update[15]_add_1_OUT<4>
    SLICE_X12Y9.A        Tilo                  0.205   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/rst_GND_10_o_AND_113_o1
    SLICE_X12Y9.SR       net (fanout=2)        0.694   rand_mod1/rst_GND_10_o_AND_113_o
    SLICE_X12Y9.CLK      Trck                  0.230   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/lfsr_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (1.370ns logic, 2.218ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_4_LDC (SLICE_X12Y9.CLK), 6 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.987ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.013ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X12Y9.A2       net (fanout=96)       4.710   rst_debouncer/button_state
    SLICE_X12Y9.AMUX     Tilo                  0.251   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/rst_GND_10_o_AND_112_o1
    SLICE_X12Y9.CLK      net (fanout=2)        0.591   rand_mod1/rst_GND_10_o_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      6.013ns (0.712ns logic, 5.301ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.336ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.AMUX     Tcina                 0.177   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X12Y9.A4       net (fanout=1)        0.692   rand_mod1/GND_10_o_update[15]_add_1_OUT<4>
    SLICE_X12Y9.AMUX     Tilo                  0.251   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/rst_GND_10_o_AND_112_o1
    SLICE_X12Y9.CLK      net (fanout=2)        0.591   rand_mod1/rst_GND_10_o_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (1.321ns logic, 2.343ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.699ns (requirement - data path)
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.301ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.AMUX     Tcina                 0.177   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X12Y9.A4       net (fanout=1)        0.692   rand_mod1/GND_10_o_update[15]_add_1_OUT<4>
    SLICE_X12Y9.AMUX     Tilo                  0.251   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/rst_GND_10_o_AND_112_o1
    SLICE_X12Y9.CLK      net (fanout=2)        0.591   rand_mod1/rst_GND_10_o_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (1.186ns logic, 2.115ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_4_LDC = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_4_LDC"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_4_LDC (SLICE_X12Y9.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.760ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.760ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_112_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.AMUX     Tcina                 0.127   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X12Y9.A4       net (fanout=1)        0.355   rand_mod1/GND_10_o_update[15]_add_1_OUT<4>
    SLICE_X12Y9.A        Tilo                  0.142   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/rst_GND_10_o_AND_113_o1
    SLICE_X12Y9.SR       net (fanout=2)        0.356   rand_mod1/rst_GND_10_o_AND_113_o
    SLICE_X12Y9.CLK      Tremck      (-Th)    -0.107   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/lfsr_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.848ns logic, 0.912ns route)
                                                       (48.2% logic, 51.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_1 (LATCH)
  Destination:          rand_mod1/lfsr_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.834ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_112_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_1 to rand_mod1/lfsr_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_1
    SLICE_X8Y12.B5       net (fanout=2)        0.210   rand_mod1/update_1
    SLICE_X8Y12.COUT     Topcyb                0.259   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_1_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.AMUX     Tcina                 0.127   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X12Y9.A4       net (fanout=1)        0.355   rand_mod1/GND_10_o_update[15]_add_1_OUT<4>
    SLICE_X12Y9.A        Tilo                  0.142   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/rst_GND_10_o_AND_113_o1
    SLICE_X12Y9.SR       net (fanout=2)        0.356   rand_mod1/rst_GND_10_o_AND_113_o
    SLICE_X12Y9.CLK      Tremck      (-Th)    -0.107   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/lfsr_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.834ns (0.912ns logic, 0.922ns route)
                                                       (49.7% logic, 50.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_4 (LATCH)
  Destination:          rand_mod1/lfsr_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.860ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_112_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_4 to rand_mod1/lfsr_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_4
    SLICE_X8Y13.A2       net (fanout=2)        0.379   rand_mod1/update_4
    SLICE_X8Y13.AMUX     Topaa                 0.244   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_4_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X12Y9.A4       net (fanout=1)        0.355   rand_mod1/GND_10_o_update[15]_add_1_OUT<4>
    SLICE_X12Y9.A        Tilo                  0.142   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/rst_GND_10_o_AND_113_o1
    SLICE_X12Y9.SR       net (fanout=2)        0.356   rand_mod1/rst_GND_10_o_AND_113_o
    SLICE_X12Y9.CLK      Tremck      (-Th)    -0.107   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/lfsr_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.860ns (0.770ns logic, 1.090ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_4_LDC (SLICE_X12Y9.CLK), 6 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.556ns (data path)
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_4_LDC (LATCH)
  Data Path Delay:      1.556ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.AMUX     Tcina                 0.127   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X12Y9.A4       net (fanout=1)        0.355   rand_mod1/GND_10_o_update[15]_add_1_OUT<4>
    SLICE_X12Y9.AMUX     Tilo                  0.183   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/rst_GND_10_o_AND_112_o1
    SLICE_X12Y9.CLK      net (fanout=2)        0.218   rand_mod1/rst_GND_10_o_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (0.782ns logic, 0.774ns route)
                                                       (50.3% logic, 49.7% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_4_LDC (SLICE_X12Y9.CLK), 6 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.630ns (data path)
  Source:               rand_mod1/update_1 (LATCH)
  Destination:          rand_mod1/lfsr_4_LDC (LATCH)
  Data Path Delay:      1.630ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_1 to rand_mod1/lfsr_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_1
    SLICE_X8Y12.B5       net (fanout=2)        0.210   rand_mod1/update_1
    SLICE_X8Y12.COUT     Topcyb                0.259   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_1_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.AMUX     Tcina                 0.127   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X12Y9.A4       net (fanout=1)        0.355   rand_mod1/GND_10_o_update[15]_add_1_OUT<4>
    SLICE_X12Y9.AMUX     Tilo                  0.183   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/rst_GND_10_o_AND_112_o1
    SLICE_X12Y9.CLK      net (fanout=2)        0.218   rand_mod1/rst_GND_10_o_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      1.630ns (0.846ns logic, 0.784ns route)
                                                       (51.9% logic, 48.1% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_4_LDC (SLICE_X12Y9.CLK), 6 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.656ns (data path)
  Source:               rand_mod1/update_4 (LATCH)
  Destination:          rand_mod1/lfsr_4_LDC (LATCH)
  Data Path Delay:      1.656ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_4 to rand_mod1/lfsr_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_4
    SLICE_X8Y13.A2       net (fanout=2)        0.379   rand_mod1/update_4
    SLICE_X8Y13.AMUX     Topaa                 0.244   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_4_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X12Y9.A4       net (fanout=1)        0.355   rand_mod1/GND_10_o_update[15]_add_1_OUT<4>
    SLICE_X12Y9.AMUX     Tilo                  0.183   rand_mod1/lfsr_4_LDC
                                                       rand_mod1/rst_GND_10_o_AND_112_o1
    SLICE_X12Y9.CLK      net (fanout=2)        0.218   rand_mod1/rst_GND_10_o_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      1.656ns (0.704ns logic, 0.952ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_5_LDC = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_5_LDC"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.877ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_5_LDC (SLICE_X16Y9.CLK), 7 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.123ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.877ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X16Y9.D1       net (fanout=96)       4.977   rst_debouncer/button_state
    SLICE_X16Y9.DMUX     Tilo                  0.251   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/rst_GND_10_o_AND_110_o1
    SLICE_X16Y9.CLK      net (fanout=2)        1.188   rand_mod1/rst_GND_10_o_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      6.877ns (0.712ns logic, 6.165ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.934ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.066ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.BMUX     Tcinb                 0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X16Y9.D2       net (fanout=1)        1.414   rand_mod1/GND_10_o_update[15]_add_1_OUT<5>
    SLICE_X16Y9.DMUX     Tilo                  0.251   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/rst_GND_10_o_AND_110_o1
    SLICE_X16Y9.CLK      net (fanout=2)        1.188   rand_mod1/rst_GND_10_o_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (1.404ns logic, 3.662ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.297ns (requirement - data path)
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.BMUX     Tcinb                 0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X16Y9.D2       net (fanout=1)        1.414   rand_mod1/GND_10_o_update[15]_add_1_OUT<5>
    SLICE_X16Y9.DMUX     Tilo                  0.251   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/rst_GND_10_o_AND_110_o1
    SLICE_X16Y9.CLK      net (fanout=2)        1.188   rand_mod1/rst_GND_10_o_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (1.269ns logic, 3.434ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_5_LDC (SLICE_X16Y9.SR), 7 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_110_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X16Y9.D1       net (fanout=96)       4.977   rst_debouncer/button_state
    SLICE_X16Y9.D        Tilo                  0.205   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/rst_GND_10_o_AND_111_o1
    SLICE_X16Y9.SR       net (fanout=2)        0.310   rand_mod1/rst_GND_10_o_AND_111_o
    SLICE_X16Y9.CLK      Trck                  0.193   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/lfsr_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.146ns (0.859ns logic, 5.287ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_110_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.BMUX     Tcinb                 0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X16Y9.D2       net (fanout=1)        1.414   rand_mod1/GND_10_o_update[15]_add_1_OUT<5>
    SLICE_X16Y9.D        Tilo                  0.205   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/rst_GND_10_o_AND_111_o1
    SLICE_X16Y9.SR       net (fanout=2)        0.310   rand_mod1/rst_GND_10_o_AND_111_o
    SLICE_X16Y9.CLK      Trck                  0.193   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/lfsr_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (1.551ns logic, 2.784ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.972ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_110_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.BMUX     Tcinb                 0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X16Y9.D2       net (fanout=1)        1.414   rand_mod1/GND_10_o_update[15]_add_1_OUT<5>
    SLICE_X16Y9.D        Tilo                  0.205   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/rst_GND_10_o_AND_111_o1
    SLICE_X16Y9.SR       net (fanout=2)        0.310   rand_mod1/rst_GND_10_o_AND_111_o
    SLICE_X16Y9.CLK      Trck                  0.193   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/lfsr_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (1.416ns logic, 2.556ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_5_LDC = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_5_LDC"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_5_LDC (SLICE_X16Y9.SR), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_5 (LATCH)
  Destination:          rand_mod1/lfsr_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.911ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_110_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_5 to rand_mod1/lfsr_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.BQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_5
    SLICE_X8Y13.B5       net (fanout=2)        0.210   rand_mod1/update_5
    SLICE_X8Y13.BMUX     Topbb                 0.240   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_5_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X16Y9.D2       net (fanout=1)        0.794   rand_mod1/GND_10_o_update[15]_add_1_OUT<5>
    SLICE_X16Y9.D        Tilo                  0.142   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/rst_GND_10_o_AND_111_o1
    SLICE_X16Y9.SR       net (fanout=2)        0.165   rand_mod1/rst_GND_10_o_AND_111_o
    SLICE_X16Y9.CLK      Tremck      (-Th)    -0.083   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/lfsr_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (0.742ns logic, 1.169ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.012ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_110_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.BMUX     Tcinb                 0.155   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X16Y9.D2       net (fanout=1)        0.794   rand_mod1/GND_10_o_update[15]_add_1_OUT<5>
    SLICE_X16Y9.D        Tilo                  0.142   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/rst_GND_10_o_AND_111_o1
    SLICE_X16Y9.SR       net (fanout=2)        0.165   rand_mod1/rst_GND_10_o_AND_111_o
    SLICE_X16Y9.CLK      Tremck      (-Th)    -0.083   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/lfsr_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.012ns (0.852ns logic, 1.160ns route)
                                                       (42.3% logic, 57.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_1 (LATCH)
  Destination:          rand_mod1/lfsr_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.086ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_110_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_1 to rand_mod1/lfsr_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_1
    SLICE_X8Y12.B5       net (fanout=2)        0.210   rand_mod1/update_1
    SLICE_X8Y12.COUT     Topcyb                0.259   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_1_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.BMUX     Tcinb                 0.155   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X16Y9.D2       net (fanout=1)        0.794   rand_mod1/GND_10_o_update[15]_add_1_OUT<5>
    SLICE_X16Y9.D        Tilo                  0.142   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/rst_GND_10_o_AND_111_o1
    SLICE_X16Y9.SR       net (fanout=2)        0.165   rand_mod1/rst_GND_10_o_AND_111_o
    SLICE_X16Y9.CLK      Tremck      (-Th)    -0.083   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/lfsr_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (0.916ns logic, 1.170ns route)
                                                       (43.9% logic, 56.1% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_5_LDC (SLICE_X16Y9.CLK), 7 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.514ns (data path)
  Source:               rand_mod1/update_5 (LATCH)
  Destination:          rand_mod1/lfsr_5_LDC (LATCH)
  Data Path Delay:      2.514ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_5 to rand_mod1/lfsr_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.BQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_5
    SLICE_X8Y13.B5       net (fanout=2)        0.210   rand_mod1/update_5
    SLICE_X8Y13.BMUX     Topbb                 0.240   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_5_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X16Y9.D2       net (fanout=1)        0.794   rand_mod1/GND_10_o_update[15]_add_1_OUT<5>
    SLICE_X16Y9.DMUX     Tilo                  0.183   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/rst_GND_10_o_AND_110_o1
    SLICE_X16Y9.CLK      net (fanout=2)        0.810   rand_mod1/rst_GND_10_o_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (0.700ns logic, 1.814ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_5_LDC (SLICE_X16Y9.CLK), 7 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.615ns (data path)
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_5_LDC (LATCH)
  Data Path Delay:      2.615ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.BMUX     Tcinb                 0.155   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X16Y9.D2       net (fanout=1)        0.794   rand_mod1/GND_10_o_update[15]_add_1_OUT<5>
    SLICE_X16Y9.DMUX     Tilo                  0.183   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/rst_GND_10_o_AND_110_o1
    SLICE_X16Y9.CLK      net (fanout=2)        0.810   rand_mod1/rst_GND_10_o_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      2.615ns (0.810ns logic, 1.805ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_5_LDC (SLICE_X16Y9.CLK), 7 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.689ns (data path)
  Source:               rand_mod1/update_1 (LATCH)
  Destination:          rand_mod1/lfsr_5_LDC (LATCH)
  Data Path Delay:      2.689ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_1 to rand_mod1/lfsr_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_1
    SLICE_X8Y12.B5       net (fanout=2)        0.210   rand_mod1/update_1
    SLICE_X8Y12.COUT     Topcyb                0.259   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_1_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.BMUX     Tcinb                 0.155   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X16Y9.D2       net (fanout=1)        0.794   rand_mod1/GND_10_o_update[15]_add_1_OUT<5>
    SLICE_X16Y9.DMUX     Tilo                  0.183   rand_mod1/lfsr_5_LDC
                                                       rand_mod1/rst_GND_10_o_AND_110_o1
    SLICE_X16Y9.CLK      net (fanout=2)        0.810   rand_mod1/rst_GND_10_o_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (0.874ns logic, 1.815ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_6_LDC = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_6_LDC"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.433ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_6_LDC (SLICE_X7Y9.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_108_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X7Y9.A2        net (fanout=96)       3.956   rst_debouncer/button_state
    SLICE_X7Y9.A         Tilo                  0.259   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/rst_GND_10_o_AND_109_o1
    SLICE_X7Y9.SR        net (fanout=2)        0.477   rand_mod1/rst_GND_10_o_AND_109_o
    SLICE_X7Y9.CLK       Trck                  0.280   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/lfsr_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.433ns (1.000ns logic, 4.433ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_108_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CMUX     Tcinc                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y9.A4        net (fanout=1)        0.935   rand_mod1/GND_10_o_update[15]_add_1_OUT<6>
    SLICE_X7Y9.A         Tilo                  0.259   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/rst_GND_10_o_AND_109_o1
    SLICE_X7Y9.SR        net (fanout=2)        0.477   rand_mod1/rst_GND_10_o_AND_109_o
    SLICE_X7Y9.CLK       Trck                  0.280   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/lfsr_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (1.704ns logic, 2.472ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.813ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_108_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CMUX     Tcinc                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y9.A4        net (fanout=1)        0.935   rand_mod1/GND_10_o_update[15]_add_1_OUT<6>
    SLICE_X7Y9.A         Tilo                  0.259   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/rst_GND_10_o_AND_109_o1
    SLICE_X7Y9.SR        net (fanout=2)        0.477   rand_mod1/rst_GND_10_o_AND_109_o
    SLICE_X7Y9.CLK       Trck                  0.280   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/lfsr_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (1.569ns logic, 2.244ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_6_LDC (SLICE_X7Y9.CLK), 8 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.955ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.045ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X7Y9.A2        net (fanout=96)       3.956   rst_debouncer/button_state
    SLICE_X7Y9.AMUX      Tilo                  0.313   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/rst_GND_10_o_AND_108_o1
    SLICE_X7Y9.CLK       net (fanout=2)        0.315   rand_mod1/rst_GND_10_o_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      5.045ns (0.774ns logic, 4.271ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.212ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CMUX     Tcinc                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y9.A4        net (fanout=1)        0.935   rand_mod1/GND_10_o_update[15]_add_1_OUT<6>
    SLICE_X7Y9.AMUX      Tilo                  0.313   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/rst_GND_10_o_AND_108_o1
    SLICE_X7Y9.CLK       net (fanout=2)        0.315   rand_mod1/rst_GND_10_o_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (1.478ns logic, 2.310ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.575ns (requirement - data path)
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CMUX     Tcinc                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y9.A4        net (fanout=1)        0.935   rand_mod1/GND_10_o_update[15]_add_1_OUT<6>
    SLICE_X7Y9.AMUX      Tilo                  0.313   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/rst_GND_10_o_AND_108_o1
    SLICE_X7Y9.CLK       net (fanout=2)        0.315   rand_mod1/rst_GND_10_o_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.343ns logic, 2.082ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_6_LDC = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_6_LDC"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_6_LDC (SLICE_X7Y9.SR), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.858ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.858ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_108_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.CMUX     Topcc                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y9.A4        net (fanout=1)        0.504   rand_mod1/GND_10_o_update[15]_add_1_OUT<6>
    SLICE_X7Y9.A         Tilo                  0.156   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/rst_GND_10_o_AND_109_o1
    SLICE_X7Y9.SR        net (fanout=2)        0.294   rand_mod1/rst_GND_10_o_AND_109_o
    SLICE_X7Y9.CLK       Tremck      (-Th)    -0.155   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/lfsr_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (0.860ns logic, 0.998ns route)
                                                       (46.3% logic, 53.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.913ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_5 (LATCH)
  Destination:          rand_mod1/lfsr_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.913ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_108_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_5 to rand_mod1/lfsr_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.BQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_5
    SLICE_X8Y13.B5       net (fanout=2)        0.210   rand_mod1/update_5
    SLICE_X8Y13.CMUX     Topbc                 0.317   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_5_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y9.A4        net (fanout=1)        0.504   rand_mod1/GND_10_o_update[15]_add_1_OUT<6>
    SLICE_X7Y9.A         Tilo                  0.156   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/rst_GND_10_o_AND_109_o1
    SLICE_X7Y9.SR        net (fanout=2)        0.294   rand_mod1/rst_GND_10_o_AND_109_o
    SLICE_X7Y9.CLK       Tremck      (-Th)    -0.155   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/lfsr_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (0.905ns logic, 1.008ns route)
                                                       (47.3% logic, 52.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.931ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_108_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CMUX     Tcinc                 0.149   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y9.A4        net (fanout=1)        0.504   rand_mod1/GND_10_o_update[15]_add_1_OUT<6>
    SLICE_X7Y9.A         Tilo                  0.156   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/rst_GND_10_o_AND_109_o1
    SLICE_X7Y9.SR        net (fanout=2)        0.294   rand_mod1/rst_GND_10_o_AND_109_o
    SLICE_X7Y9.CLK       Tremck      (-Th)    -0.155   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/lfsr_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (0.932ns logic, 0.999ns route)
                                                       (48.3% logic, 51.7% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_6_LDC (SLICE_X7Y9.CLK), 8 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.628ns (data path)
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_6_LDC (LATCH)
  Data Path Delay:      1.628ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.CMUX     Topcc                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y9.A4        net (fanout=1)        0.504   rand_mod1/GND_10_o_update[15]_add_1_OUT<6>
    SLICE_X7Y9.AMUX      Tilo                  0.203   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/rst_GND_10_o_AND_108_o1
    SLICE_X7Y9.CLK       net (fanout=2)        0.172   rand_mod1/rst_GND_10_o_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      1.628ns (0.752ns logic, 0.876ns route)
                                                       (46.2% logic, 53.8% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_6_LDC (SLICE_X7Y9.CLK), 8 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.683ns (data path)
  Source:               rand_mod1/update_5 (LATCH)
  Destination:          rand_mod1/lfsr_6_LDC (LATCH)
  Data Path Delay:      1.683ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_5 to rand_mod1/lfsr_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.BQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_5
    SLICE_X8Y13.B5       net (fanout=2)        0.210   rand_mod1/update_5
    SLICE_X8Y13.CMUX     Topbc                 0.317   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_5_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y9.A4        net (fanout=1)        0.504   rand_mod1/GND_10_o_update[15]_add_1_OUT<6>
    SLICE_X7Y9.AMUX      Tilo                  0.203   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/rst_GND_10_o_AND_108_o1
    SLICE_X7Y9.CLK       net (fanout=2)        0.172   rand_mod1/rst_GND_10_o_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      1.683ns (0.797ns logic, 0.886ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_6_LDC (SLICE_X7Y9.CLK), 8 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.701ns (data path)
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_6_LDC (LATCH)
  Data Path Delay:      1.701ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CMUX     Tcinc                 0.149   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y9.A4        net (fanout=1)        0.504   rand_mod1/GND_10_o_update[15]_add_1_OUT<6>
    SLICE_X7Y9.AMUX      Tilo                  0.203   rand_mod1/lfsr_6_LDC
                                                       rand_mod1/rst_GND_10_o_AND_108_o1
    SLICE_X7Y9.CLK       net (fanout=2)        0.172   rand_mod1/rst_GND_10_o_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      1.701ns (0.824ns logic, 0.877ns route)
                                                       (48.4% logic, 51.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_7_LDC = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_7_LDC"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.202ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_7_LDC (SLICE_X7Y8.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_106_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X7Y8.A5        net (fanout=96)       3.725   rst_debouncer/button_state
    SLICE_X7Y8.A         Tilo                  0.259   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/rst_GND_10_o_AND_107_o1
    SLICE_X7Y8.SR        net (fanout=2)        0.477   rand_mod1/rst_GND_10_o_AND_107_o
    SLICE_X7Y8.CLK       Trck                  0.280   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/lfsr_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (1.000ns logic, 4.202ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.175ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_106_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.DMUX     Tcind                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y8.A3        net (fanout=1)        0.934   rand_mod1/GND_10_o_update[15]_add_1_OUT<7>
    SLICE_X7Y8.A         Tilo                  0.259   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/rst_GND_10_o_AND_107_o1
    SLICE_X7Y8.SR        net (fanout=2)        0.477   rand_mod1/rst_GND_10_o_AND_107_o
    SLICE_X7Y8.CLK       Trck                  0.280   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/lfsr_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.175ns (1.704ns logic, 2.471ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.812ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_106_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.DMUX     Tcind                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y8.A3        net (fanout=1)        0.934   rand_mod1/GND_10_o_update[15]_add_1_OUT<7>
    SLICE_X7Y8.A         Tilo                  0.259   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/rst_GND_10_o_AND_107_o1
    SLICE_X7Y8.SR        net (fanout=2)        0.477   rand_mod1/rst_GND_10_o_AND_107_o
    SLICE_X7Y8.CLK       Trck                  0.280   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/lfsr_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (1.569ns logic, 2.243ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_7_LDC (SLICE_X7Y8.CLK), 9 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.186ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X7Y8.A5        net (fanout=96)       3.725   rst_debouncer/button_state
    SLICE_X7Y8.AMUX      Tilo                  0.313   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/rst_GND_10_o_AND_106_o1
    SLICE_X7Y8.CLK       net (fanout=2)        0.315   rand_mod1/rst_GND_10_o_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (0.774ns logic, 4.040ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.213ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.787ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.DMUX     Tcind                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y8.A3        net (fanout=1)        0.934   rand_mod1/GND_10_o_update[15]_add_1_OUT<7>
    SLICE_X7Y8.AMUX      Tilo                  0.313   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/rst_GND_10_o_AND_106_o1
    SLICE_X7Y8.CLK       net (fanout=2)        0.315   rand_mod1/rst_GND_10_o_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      3.787ns (1.478ns logic, 2.309ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.576ns (requirement - data path)
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.424ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.DMUX     Tcind                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y8.A3        net (fanout=1)        0.934   rand_mod1/GND_10_o_update[15]_add_1_OUT<7>
    SLICE_X7Y8.AMUX      Tilo                  0.313   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/rst_GND_10_o_AND_106_o1
    SLICE_X7Y8.CLK       net (fanout=2)        0.315   rand_mod1/rst_GND_10_o_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (1.343ns logic, 2.081ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_7_LDC = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_7_LDC"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_7_LDC (SLICE_X7Y8.SR), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.899ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_106_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.DMUX     Topcd                 0.279   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y8.A3        net (fanout=1)        0.538   rand_mod1/GND_10_o_update[15]_add_1_OUT<7>
    SLICE_X7Y8.A         Tilo                  0.156   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/rst_GND_10_o_AND_107_o1
    SLICE_X7Y8.SR        net (fanout=2)        0.294   rand_mod1/rst_GND_10_o_AND_107_o
    SLICE_X7Y8.CLK       Tremck      (-Th)    -0.155   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/lfsr_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.899ns (0.867ns logic, 1.032ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.970ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.970ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_106_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.DMUX     Tcind                 0.154   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y8.A3        net (fanout=1)        0.538   rand_mod1/GND_10_o_update[15]_add_1_OUT<7>
    SLICE_X7Y8.A         Tilo                  0.156   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/rst_GND_10_o_AND_107_o1
    SLICE_X7Y8.SR        net (fanout=2)        0.294   rand_mod1/rst_GND_10_o_AND_107_o
    SLICE_X7Y8.CLK       Tremck      (-Th)    -0.155   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/lfsr_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.970ns (0.937ns logic, 1.033ns route)
                                                       (47.6% logic, 52.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.982ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_5 (LATCH)
  Destination:          rand_mod1/lfsr_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.982ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_106_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_5 to rand_mod1/lfsr_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.BQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_5
    SLICE_X8Y13.B5       net (fanout=2)        0.210   rand_mod1/update_5
    SLICE_X8Y13.DMUX     Topbd                 0.352   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_5_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y8.A3        net (fanout=1)        0.538   rand_mod1/GND_10_o_update[15]_add_1_OUT<7>
    SLICE_X7Y8.A         Tilo                  0.156   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/rst_GND_10_o_AND_107_o1
    SLICE_X7Y8.SR        net (fanout=2)        0.294   rand_mod1/rst_GND_10_o_AND_107_o
    SLICE_X7Y8.CLK       Tremck      (-Th)    -0.155   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/lfsr_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.982ns (0.940ns logic, 1.042ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_7_LDC (SLICE_X7Y8.CLK), 9 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.669ns (data path)
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_7_LDC (LATCH)
  Data Path Delay:      1.669ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.DMUX     Topcd                 0.279   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y8.A3        net (fanout=1)        0.538   rand_mod1/GND_10_o_update[15]_add_1_OUT<7>
    SLICE_X7Y8.AMUX      Tilo                  0.203   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/rst_GND_10_o_AND_106_o1
    SLICE_X7Y8.CLK       net (fanout=2)        0.172   rand_mod1/rst_GND_10_o_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      1.669ns (0.759ns logic, 0.910ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_7_LDC (SLICE_X7Y8.CLK), 9 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.740ns (data path)
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_7_LDC (LATCH)
  Data Path Delay:      1.740ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.DMUX     Tcind                 0.154   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y8.A3        net (fanout=1)        0.538   rand_mod1/GND_10_o_update[15]_add_1_OUT<7>
    SLICE_X7Y8.AMUX      Tilo                  0.203   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/rst_GND_10_o_AND_106_o1
    SLICE_X7Y8.CLK       net (fanout=2)        0.172   rand_mod1/rst_GND_10_o_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      1.740ns (0.829ns logic, 0.911ns route)
                                                       (47.6% logic, 52.4% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_7_LDC (SLICE_X7Y8.CLK), 9 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.752ns (data path)
  Source:               rand_mod1/update_5 (LATCH)
  Destination:          rand_mod1/lfsr_7_LDC (LATCH)
  Data Path Delay:      1.752ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_5 to rand_mod1/lfsr_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.BQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_5
    SLICE_X8Y13.B5       net (fanout=2)        0.210   rand_mod1/update_5
    SLICE_X8Y13.DMUX     Topbd                 0.352   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_5_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X7Y8.A3        net (fanout=1)        0.538   rand_mod1/GND_10_o_update[15]_add_1_OUT<7>
    SLICE_X7Y8.AMUX      Tilo                  0.203   rand_mod1/lfsr_7_LDC
                                                       rand_mod1/rst_GND_10_o_AND_106_o1
    SLICE_X7Y8.CLK       net (fanout=2)        0.172   rand_mod1/rst_GND_10_o_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (0.832ns logic, 0.920ns route)
                                                       (47.5% logic, 52.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_8_LDC1 = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_8_LDC1"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 20 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.285ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_8_LDC1 (SLICE_X9Y18.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_8_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.285ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_105_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_8_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.AMUX     Tcina                 0.177   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y18.A4       net (fanout=1)        0.974   rand_mod1/GND_10_o_update[15]_add_1_OUT<8>
    SLICE_X9Y18.AMUX     Tilo                  0.313   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_104_o1
    SLICE_X9Y18.SR       net (fanout=2)        0.481   rand_mod1/lfsr_8_LDC
    SLICE_X9Y18.CLK      Trck                  0.308   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/lfsr_8_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (1.767ns logic, 2.518ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_8_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_105_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_8_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X9Y18.A3       net (fanout=96)       2.717   rst_debouncer/button_state
    SLICE_X9Y18.AMUX     Tilo                  0.313   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_104_o1
    SLICE_X9Y18.SR       net (fanout=2)        0.481   rand_mod1/lfsr_8_LDC
    SLICE_X9Y18.CLK      Trck                  0.308   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/lfsr_8_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (1.082ns logic, 3.198ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_8_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.922ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_105_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_8_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.AMUX     Tcina                 0.177   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y18.A4       net (fanout=1)        0.974   rand_mod1/GND_10_o_update[15]_add_1_OUT<8>
    SLICE_X9Y18.AMUX     Tilo                  0.313   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_104_o1
    SLICE_X9Y18.SR       net (fanout=2)        0.481   rand_mod1/lfsr_8_LDC
    SLICE_X9Y18.CLK      Trck                  0.308   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/lfsr_8_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      3.922ns (1.632ns logic, 2.290ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_8_LDC1 (SLICE_X9Y18.CLK), 10 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.875ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_8_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.125ns (Levels of Logic = 4)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_8_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.AMUX     Tcina                 0.177   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y18.A4       net (fanout=1)        0.974   rand_mod1/GND_10_o_update[15]_add_1_OUT<8>
    SLICE_X9Y18.A        Tilo                  0.259   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_105_o1
    SLICE_X9Y18.CLK      net (fanout=2)        0.683   rand_mod1/rst_GND_10_o_AND_105_o
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (1.405ns logic, 2.720ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.880ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_8_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.120ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_8_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X9Y18.A3       net (fanout=96)       2.717   rst_debouncer/button_state
    SLICE_X9Y18.A        Tilo                  0.259   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_105_o1
    SLICE_X9Y18.CLK      net (fanout=2)        0.683   rand_mod1/rst_GND_10_o_AND_105_o
    -------------------------------------------------  ---------------------------
    Total                                      4.120ns (0.720ns logic, 3.400ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.238ns (requirement - data path)
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_8_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.762ns (Levels of Logic = 4)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_8_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.AMUX     Tcina                 0.177   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y18.A4       net (fanout=1)        0.974   rand_mod1/GND_10_o_update[15]_add_1_OUT<8>
    SLICE_X9Y18.A        Tilo                  0.259   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_105_o1
    SLICE_X9Y18.CLK      net (fanout=2)        0.683   rand_mod1/rst_GND_10_o_AND_105_o
    -------------------------------------------------  ---------------------------
    Total                                      3.762ns (1.270ns logic, 2.492ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_8_LDC1 = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_8_LDC1"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_8_LDC1 (SLICE_X9Y18.SR), 10 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_8_LDC1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.010ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_105_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_8_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.AMUX     Tcina                 0.127   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y18.A4       net (fanout=1)        0.528   rand_mod1/GND_10_o_update[15]_add_1_OUT<8>
    SLICE_X9Y18.AMUX     Tilo                  0.203   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_104_o1
    SLICE_X9Y18.SR       net (fanout=2)        0.300   rand_mod1/lfsr_8_LDC
    SLICE_X9Y18.CLK      Tremck      (-Th)    -0.179   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/lfsr_8_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.010ns (0.981ns logic, 1.029ns route)
                                                       (48.8% logic, 51.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_8_LDC1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.043ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_105_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_8_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.032   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.AMUX     Tcina                 0.127   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y18.A4       net (fanout=1)        0.528   rand_mod1/GND_10_o_update[15]_add_1_OUT<8>
    SLICE_X9Y18.AMUX     Tilo                  0.203   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_104_o1
    SLICE_X9Y18.SR       net (fanout=2)        0.300   rand_mod1/lfsr_8_LDC
    SLICE_X9Y18.CLK      Tremck      (-Th)    -0.179   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/lfsr_8_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.013ns logic, 1.030ns route)
                                                       (49.6% logic, 50.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_5 (LATCH)
  Destination:          rand_mod1/lfsr_8_LDC1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.084ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_105_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_5 to rand_mod1/lfsr_8_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.BQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_5
    SLICE_X8Y13.B5       net (fanout=2)        0.210   rand_mod1/update_5
    SLICE_X8Y13.COUT     Topcyb                0.259   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_5_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.AMUX     Tcina                 0.127   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y18.A4       net (fanout=1)        0.528   rand_mod1/GND_10_o_update[15]_add_1_OUT<8>
    SLICE_X9Y18.AMUX     Tilo                  0.203   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_104_o1
    SLICE_X9Y18.SR       net (fanout=2)        0.300   rand_mod1/lfsr_8_LDC
    SLICE_X9Y18.CLK      Tremck      (-Th)    -0.179   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/lfsr_8_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (1.045ns logic, 1.039ns route)
                                                       (50.1% logic, 49.9% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_8_LDC1 (SLICE_X9Y18.CLK), 10 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.840ns (data path)
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_8_LDC1 (LATCH)
  Data Path Delay:      1.840ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_8_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.AMUX     Tcina                 0.127   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y18.A4       net (fanout=1)        0.528   rand_mod1/GND_10_o_update[15]_add_1_OUT<8>
    SLICE_X9Y18.A        Tilo                  0.156   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_105_o1
    SLICE_X9Y18.CLK      net (fanout=2)        0.356   rand_mod1/rst_GND_10_o_AND_105_o
    -------------------------------------------------  ---------------------------
    Total                                      1.840ns (0.755ns logic, 1.085ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_8_LDC1 (SLICE_X9Y18.CLK), 10 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.873ns (data path)
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_8_LDC1 (LATCH)
  Data Path Delay:      1.873ns (Levels of Logic = 4)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_8_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.032   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.AMUX     Tcina                 0.127   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y18.A4       net (fanout=1)        0.528   rand_mod1/GND_10_o_update[15]_add_1_OUT<8>
    SLICE_X9Y18.A        Tilo                  0.156   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_105_o1
    SLICE_X9Y18.CLK      net (fanout=2)        0.356   rand_mod1/rst_GND_10_o_AND_105_o
    -------------------------------------------------  ---------------------------
    Total                                      1.873ns (0.787ns logic, 1.086ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_8_LDC1 (SLICE_X9Y18.CLK), 10 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.914ns (data path)
  Source:               rand_mod1/update_5 (LATCH)
  Destination:          rand_mod1/lfsr_8_LDC1 (LATCH)
  Data Path Delay:      1.914ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_5 to rand_mod1/lfsr_8_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.BQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_5
    SLICE_X8Y13.B5       net (fanout=2)        0.210   rand_mod1/update_5
    SLICE_X8Y13.COUT     Topcyb                0.259   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_5_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.AMUX     Tcina                 0.127   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y18.A4       net (fanout=1)        0.528   rand_mod1/GND_10_o_update[15]_add_1_OUT<8>
    SLICE_X9Y18.A        Tilo                  0.156   rand_mod1/lfsr_8_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_105_o1
    SLICE_X9Y18.CLK      net (fanout=2)        0.356   rand_mod1/rst_GND_10_o_AND_105_o
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (0.819ns logic, 1.095ns route)
                                                       (42.8% logic, 57.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_9_LDC1 = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_9_LDC1"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 22 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.492ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_9_LDC1 (SLICE_X9Y17.CLK), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.508ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_9_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.492ns (Levels of Logic = 4)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_9_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.BMUX     Tcinb                 0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y17.D3       net (fanout=1)        1.023   rand_mod1/GND_10_o_update[15]_add_1_OUT<9>
    SLICE_X9Y17.D        Tilo                  0.259   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_103_o1
    SLICE_X9Y17.CLK      net (fanout=2)        0.918   rand_mod1/rst_GND_10_o_AND_103_o
    -------------------------------------------------  ---------------------------
    Total                                      4.492ns (1.488ns logic, 3.004ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.672ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_9_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.328ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_9_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X9Y17.D4       net (fanout=96)       2.690   rst_debouncer/button_state
    SLICE_X9Y17.D        Tilo                  0.259   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_103_o1
    SLICE_X9Y17.CLK      net (fanout=2)        0.918   rand_mod1/rst_GND_10_o_AND_103_o
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (0.720ns logic, 3.608ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.871ns (requirement - data path)
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_9_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.129ns (Levels of Logic = 4)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_9_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.BMUX     Tcinb                 0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y17.D3       net (fanout=1)        1.023   rand_mod1/GND_10_o_update[15]_add_1_OUT<9>
    SLICE_X9Y17.D        Tilo                  0.259   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_103_o1
    SLICE_X9Y17.CLK      net (fanout=2)        0.918   rand_mod1/rst_GND_10_o_AND_103_o
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (1.353ns logic, 2.776ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_9_LDC1 (SLICE_X9Y17.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_9_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.297ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_103_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_9_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.BMUX     Tcinb                 0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y17.D3       net (fanout=1)        1.023   rand_mod1/GND_10_o_update[15]_add_1_OUT<9>
    SLICE_X9Y17.DMUX     Tilo                  0.313   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_102_o1
    SLICE_X9Y17.SR       net (fanout=2)        0.315   rand_mod1/lfsr_9_LDC
    SLICE_X9Y17.CLK      Trck                  0.354   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/lfsr_9_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      4.297ns (1.896ns logic, 2.401ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_9_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_103_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_9_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X9Y17.D4       net (fanout=96)       2.690   rst_debouncer/button_state
    SLICE_X9Y17.DMUX     Tilo                  0.313   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_102_o1
    SLICE_X9Y17.SR       net (fanout=2)        0.315   rand_mod1/lfsr_9_LDC
    SLICE_X9Y17.CLK      Trck                  0.354   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/lfsr_9_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      4.133ns (1.128ns logic, 3.005ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_9_LDC1 (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.934ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_103_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_9_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.BMUX     Tcinb                 0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y17.D3       net (fanout=1)        1.023   rand_mod1/GND_10_o_update[15]_add_1_OUT<9>
    SLICE_X9Y17.DMUX     Tilo                  0.313   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_102_o1
    SLICE_X9Y17.SR       net (fanout=2)        0.315   rand_mod1/lfsr_9_LDC
    SLICE_X9Y17.CLK      Trck                  0.354   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/lfsr_9_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (1.761ns logic, 2.173ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_9_LDC1 = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_9_LDC1"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_9_LDC1 (SLICE_X9Y17.SR), 11 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.900ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_9 (LATCH)
  Destination:          rand_mod1/lfsr_9_LDC1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.900ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_103_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_9 to rand_mod1/lfsr_9_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.BQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_9
    SLICE_X8Y14.B5       net (fanout=2)        0.210   rand_mod1/update_9
    SLICE_X8Y14.BMUX     Topbb                 0.240   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<9>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y17.D3       net (fanout=1)        0.615   rand_mod1/GND_10_o_update[15]_add_1_OUT<9>
    SLICE_X9Y17.DMUX     Tilo                  0.203   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_102_o1
    SLICE_X9Y17.SR       net (fanout=2)        0.172   rand_mod1/lfsr_9_LDC
    SLICE_X9Y17.CLK      Tremck      (-Th)    -0.183   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/lfsr_9_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (0.903ns logic, 0.997ns route)
                                                       (47.5% logic, 52.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_9_LDC1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.001ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_103_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_9_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.BMUX     Tcinb                 0.155   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y17.D3       net (fanout=1)        0.615   rand_mod1/GND_10_o_update[15]_add_1_OUT<9>
    SLICE_X9Y17.DMUX     Tilo                  0.203   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_102_o1
    SLICE_X9Y17.SR       net (fanout=2)        0.172   rand_mod1/lfsr_9_LDC
    SLICE_X9Y17.CLK      Tremck      (-Th)    -0.183   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/lfsr_9_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (1.013ns logic, 0.988ns route)
                                                       (50.6% logic, 49.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_9_LDC1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.034ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_103_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_9_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.032   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.BMUX     Tcinb                 0.155   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y17.D3       net (fanout=1)        0.615   rand_mod1/GND_10_o_update[15]_add_1_OUT<9>
    SLICE_X9Y17.DMUX     Tilo                  0.203   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_102_o1
    SLICE_X9Y17.SR       net (fanout=2)        0.172   rand_mod1/lfsr_9_LDC
    SLICE_X9Y17.CLK      Tremck      (-Th)    -0.183   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/lfsr_9_LDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (1.045ns logic, 0.989ns route)
                                                       (51.4% logic, 48.6% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_9_LDC1 (SLICE_X9Y17.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.010ns (data path)
  Source:               rand_mod1/update_9 (LATCH)
  Destination:          rand_mod1/lfsr_9_LDC1 (LATCH)
  Data Path Delay:      2.010ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_9 to rand_mod1/lfsr_9_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.BQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_9
    SLICE_X8Y14.B5       net (fanout=2)        0.210   rand_mod1/update_9
    SLICE_X8Y14.BMUX     Topbb                 0.240   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<9>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y17.D3       net (fanout=1)        0.615   rand_mod1/GND_10_o_update[15]_add_1_OUT<9>
    SLICE_X9Y17.D        Tilo                  0.156   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_103_o1
    SLICE_X9Y17.CLK      net (fanout=2)        0.512   rand_mod1/rst_GND_10_o_AND_103_o
    -------------------------------------------------  ---------------------------
    Total                                      2.010ns (0.673ns logic, 1.337ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_9_LDC1 (SLICE_X9Y17.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.111ns (data path)
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_9_LDC1 (LATCH)
  Data Path Delay:      2.111ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_9_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.BMUX     Tcinb                 0.155   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y17.D3       net (fanout=1)        0.615   rand_mod1/GND_10_o_update[15]_add_1_OUT<9>
    SLICE_X9Y17.D        Tilo                  0.156   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_103_o1
    SLICE_X9Y17.CLK      net (fanout=2)        0.512   rand_mod1/rst_GND_10_o_AND_103_o
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.783ns logic, 1.328ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_9_LDC1 (SLICE_X9Y17.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.144ns (data path)
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_9_LDC1 (LATCH)
  Data Path Delay:      2.144ns (Levels of Logic = 4)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_9_LDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.032   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.BMUX     Tcinb                 0.155   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X9Y17.D3       net (fanout=1)        0.615   rand_mod1/GND_10_o_update[15]_add_1_OUT<9>
    SLICE_X9Y17.D        Tilo                  0.156   rand_mod1/lfsr_9_LDC1
                                                       rand_mod1/rst_GND_10_o_AND_103_o1
    SLICE_X9Y17.CLK      net (fanout=2)        0.512   rand_mod1/rst_GND_10_o_AND_103_o
    -------------------------------------------------  ---------------------------
    Total                                      2.144ns (0.815ns logic, 1.329ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_10_LDC = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_10_LDC"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.964ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_10_LDC (SLICE_X5Y10.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_100_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X5Y10.A5       net (fanout=96)       3.487   rst_debouncer/button_state
    SLICE_X5Y10.A        Tilo                  0.259   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/rst_GND_10_o_AND_101_o1
    SLICE_X5Y10.SR       net (fanout=2)        0.477   rand_mod1/rst_GND_10_o_AND_101_o
    SLICE_X5Y10.CLK      Trck                  0.280   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/lfsr_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (1.000ns logic, 3.964ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.680ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_100_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CMUX     Tcinc                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X5Y10.A1       net (fanout=1)        1.360   rand_mod1/GND_10_o_update[15]_add_1_OUT<10>
    SLICE_X5Y10.A        Tilo                  0.259   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/rst_GND_10_o_AND_101_o1
    SLICE_X5Y10.SR       net (fanout=2)        0.477   rand_mod1/rst_GND_10_o_AND_101_o
    SLICE_X5Y10.CLK      Trck                  0.280   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/lfsr_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.680ns (1.780ns logic, 2.900ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.317ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_100_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CMUX     Tcinc                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X5Y10.A1       net (fanout=1)        1.360   rand_mod1/GND_10_o_update[15]_add_1_OUT<10>
    SLICE_X5Y10.A        Tilo                  0.259   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/rst_GND_10_o_AND_101_o1
    SLICE_X5Y10.SR       net (fanout=2)        0.477   rand_mod1/rst_GND_10_o_AND_101_o
    SLICE_X5Y10.CLK      Trck                  0.280   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/lfsr_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (1.645ns logic, 2.672ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_10_LDC (SLICE_X5Y10.CLK), 12 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.422ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.578ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X5Y10.A5       net (fanout=96)       3.487   rst_debouncer/button_state
    SLICE_X5Y10.AMUX     Tilo                  0.313   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/rst_GND_10_o_AND_100_o1
    SLICE_X5Y10.CLK      net (fanout=2)        0.317   rand_mod1/rst_GND_10_o_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (0.774ns logic, 3.804ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.706ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.294ns (Levels of Logic = 4)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CMUX     Tcinc                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X5Y10.A1       net (fanout=1)        1.360   rand_mod1/GND_10_o_update[15]_add_1_OUT<10>
    SLICE_X5Y10.AMUX     Tilo                  0.313   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/rst_GND_10_o_AND_100_o1
    SLICE_X5Y10.CLK      net (fanout=2)        0.317   rand_mod1/rst_GND_10_o_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      4.294ns (1.554ns logic, 2.740ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.069ns (requirement - data path)
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.931ns (Levels of Logic = 4)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CMUX     Tcinc                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X5Y10.A1       net (fanout=1)        1.360   rand_mod1/GND_10_o_update[15]_add_1_OUT<10>
    SLICE_X5Y10.AMUX     Tilo                  0.313   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/rst_GND_10_o_AND_100_o1
    SLICE_X5Y10.CLK      net (fanout=2)        0.317   rand_mod1/rst_GND_10_o_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      3.931ns (1.419ns logic, 2.512ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_10_LDC = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_10_LDC"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_10_LDC (SLICE_X5Y10.SR), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_10 (LATCH)
  Destination:          rand_mod1/lfsr_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.253ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_100_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_10 to rand_mod1/lfsr_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.CQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_10
    SLICE_X8Y14.C5       net (fanout=2)        0.200   rand_mod1/update_10
    SLICE_X8Y14.CMUX     Topcc                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/update_10_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X5Y10.A1       net (fanout=1)        0.899   rand_mod1/GND_10_o_update[15]_add_1_OUT<10>
    SLICE_X5Y10.A        Tilo                  0.156   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/rst_GND_10_o_AND_101_o1
    SLICE_X5Y10.SR       net (fanout=2)        0.294   rand_mod1/rst_GND_10_o_AND_101_o
    SLICE_X5Y10.CLK      Tremck      (-Th)    -0.155   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/lfsr_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.253ns (0.860ns logic, 1.393ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_9 (LATCH)
  Destination:          rand_mod1/lfsr_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.308ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_100_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_9 to rand_mod1/lfsr_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.BQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_9
    SLICE_X8Y14.B5       net (fanout=2)        0.210   rand_mod1/update_9
    SLICE_X8Y14.CMUX     Topbc                 0.317   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<9>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X5Y10.A1       net (fanout=1)        0.899   rand_mod1/GND_10_o_update[15]_add_1_OUT<10>
    SLICE_X5Y10.A        Tilo                  0.156   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/rst_GND_10_o_AND_101_o1
    SLICE_X5Y10.SR       net (fanout=2)        0.294   rand_mod1/rst_GND_10_o_AND_101_o
    SLICE_X5Y10.CLK      Tremck      (-Th)    -0.155   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/lfsr_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (0.905ns logic, 1.403ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.326ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_100_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CMUX     Tcinc                 0.149   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X5Y10.A1       net (fanout=1)        0.899   rand_mod1/GND_10_o_update[15]_add_1_OUT<10>
    SLICE_X5Y10.A        Tilo                  0.156   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/rst_GND_10_o_AND_101_o1
    SLICE_X5Y10.SR       net (fanout=2)        0.294   rand_mod1/rst_GND_10_o_AND_101_o
    SLICE_X5Y10.CLK      Tremck      (-Th)    -0.155   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/lfsr_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (0.932ns logic, 1.394ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_10_LDC (SLICE_X5Y10.CLK), 12 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.025ns (data path)
  Source:               rand_mod1/update_10 (LATCH)
  Destination:          rand_mod1/lfsr_10_LDC (LATCH)
  Data Path Delay:      2.025ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_10 to rand_mod1/lfsr_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.CQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_10
    SLICE_X8Y14.C5       net (fanout=2)        0.200   rand_mod1/update_10
    SLICE_X8Y14.CMUX     Topcc                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/update_10_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X5Y10.A1       net (fanout=1)        0.899   rand_mod1/GND_10_o_update[15]_add_1_OUT<10>
    SLICE_X5Y10.AMUX     Tilo                  0.203   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/rst_GND_10_o_AND_100_o1
    SLICE_X5Y10.CLK      net (fanout=2)        0.174   rand_mod1/rst_GND_10_o_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      2.025ns (0.752ns logic, 1.273ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_10_LDC (SLICE_X5Y10.CLK), 12 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.080ns (data path)
  Source:               rand_mod1/update_9 (LATCH)
  Destination:          rand_mod1/lfsr_10_LDC (LATCH)
  Data Path Delay:      2.080ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_9 to rand_mod1/lfsr_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.BQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_9
    SLICE_X8Y14.B5       net (fanout=2)        0.210   rand_mod1/update_9
    SLICE_X8Y14.CMUX     Topbc                 0.317   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<9>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X5Y10.A1       net (fanout=1)        0.899   rand_mod1/GND_10_o_update[15]_add_1_OUT<10>
    SLICE_X5Y10.AMUX     Tilo                  0.203   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/rst_GND_10_o_AND_100_o1
    SLICE_X5Y10.CLK      net (fanout=2)        0.174   rand_mod1/rst_GND_10_o_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (0.797ns logic, 1.283ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_10_LDC (SLICE_X5Y10.CLK), 12 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.098ns (data path)
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_10_LDC (LATCH)
  Data Path Delay:      2.098ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CMUX     Tcinc                 0.149   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X5Y10.A1       net (fanout=1)        0.899   rand_mod1/GND_10_o_update[15]_add_1_OUT<10>
    SLICE_X5Y10.AMUX     Tilo                  0.203   rand_mod1/lfsr_10_LDC
                                                       rand_mod1/rst_GND_10_o_AND_100_o1
    SLICE_X5Y10.CLK      net (fanout=2)        0.174   rand_mod1/rst_GND_10_o_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (0.824ns logic, 1.274ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_11_LDC = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_11_LDC"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 26 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.522ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_11_LDC (SLICE_X16Y18.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_98_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X16Y18.A2      net (fanout=96)       3.006   rst_debouncer/button_state
    SLICE_X16Y18.A       Tilo                  0.205   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/rst_GND_10_o_AND_99_o1
    SLICE_X16Y18.SR      net (fanout=2)        0.620   rand_mod1/rst_GND_10_o_AND_99_o
    SLICE_X16Y18.CLK     Trck                  0.230   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/lfsr_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.896ns logic, 3.626ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.284ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_98_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.DMUX     Tcind                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X16Y18.A5      net (fanout=1)        0.925   rand_mod1/GND_10_o_update[15]_add_1_OUT<11>
    SLICE_X16Y18.A       Tilo                  0.205   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/rst_GND_10_o_AND_99_o1
    SLICE_X16Y18.SR      net (fanout=2)        0.620   rand_mod1/rst_GND_10_o_AND_99_o
    SLICE_X16Y18.CLK     Trck                  0.230   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/lfsr_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (1.676ns logic, 2.608ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.921ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_98_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.DMUX     Tcind                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X16Y18.A5      net (fanout=1)        0.925   rand_mod1/GND_10_o_update[15]_add_1_OUT<11>
    SLICE_X16Y18.A       Tilo                  0.205   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/rst_GND_10_o_AND_99_o1
    SLICE_X16Y18.SR      net (fanout=2)        0.620   rand_mod1/rst_GND_10_o_AND_99_o
    SLICE_X16Y18.CLK     Trck                  0.230   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/lfsr_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.921ns (1.541ns logic, 2.380ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_11_LDC (SLICE_X16Y18.CLK), 13 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.777ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.223ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X16Y18.A2      net (fanout=96)       3.006   rst_debouncer/button_state
    SLICE_X16Y18.AMUX    Tilo                  0.251   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/rst_GND_10_o_AND_98_o1
    SLICE_X16Y18.CLK     net (fanout=2)        0.505   rand_mod1/rst_GND_10_o_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      4.223ns (0.712ns logic, 3.511ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.015ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.985ns (Levels of Logic = 4)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.DMUX     Tcind                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X16Y18.A5      net (fanout=1)        0.925   rand_mod1/GND_10_o_update[15]_add_1_OUT<11>
    SLICE_X16Y18.AMUX    Tilo                  0.251   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/rst_GND_10_o_AND_98_o1
    SLICE_X16Y18.CLK     net (fanout=2)        0.505   rand_mod1/rst_GND_10_o_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      3.985ns (1.492ns logic, 2.493ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.378ns (requirement - data path)
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.622ns (Levels of Logic = 4)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.DMUX     Tcind                 0.272   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X16Y18.A5      net (fanout=1)        0.925   rand_mod1/GND_10_o_update[15]_add_1_OUT<11>
    SLICE_X16Y18.AMUX    Tilo                  0.251   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/rst_GND_10_o_AND_98_o1
    SLICE_X16Y18.CLK     net (fanout=2)        0.505   rand_mod1/rst_GND_10_o_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      3.622ns (1.357ns logic, 2.265ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_11_LDC = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_11_LDC"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_11_LDC (SLICE_X16Y18.SR), 13 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_10 (LATCH)
  Destination:          rand_mod1/lfsr_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.791ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_98_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_10 to rand_mod1/lfsr_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.CQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_10
    SLICE_X8Y14.C5       net (fanout=2)        0.200   rand_mod1/update_10
    SLICE_X8Y14.DMUX     Topcd                 0.279   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/update_10_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X16Y18.A5      net (fanout=1)        0.453   rand_mod1/GND_10_o_update[15]_add_1_OUT<11>
    SLICE_X16Y18.A       Tilo                  0.142   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/rst_GND_10_o_AND_99_o1
    SLICE_X16Y18.SR      net (fanout=2)        0.333   rand_mod1/rst_GND_10_o_AND_99_o
    SLICE_X16Y18.CLK     Tremck      (-Th)    -0.107   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/lfsr_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (0.805ns logic, 0.986ns route)
                                                       (44.9% logic, 55.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.862ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_98_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.DMUX     Tcind                 0.154   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X16Y18.A5      net (fanout=1)        0.453   rand_mod1/GND_10_o_update[15]_add_1_OUT<11>
    SLICE_X16Y18.A       Tilo                  0.142   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/rst_GND_10_o_AND_99_o1
    SLICE_X16Y18.SR      net (fanout=2)        0.333   rand_mod1/rst_GND_10_o_AND_99_o
    SLICE_X16Y18.CLK     Tremck      (-Th)    -0.107   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/lfsr_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (0.875ns logic, 0.987ns route)
                                                       (47.0% logic, 53.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_9 (LATCH)
  Destination:          rand_mod1/lfsr_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.874ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_98_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_9 to rand_mod1/lfsr_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.BQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_9
    SLICE_X8Y14.B5       net (fanout=2)        0.210   rand_mod1/update_9
    SLICE_X8Y14.DMUX     Topbd                 0.352   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<9>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X16Y18.A5      net (fanout=1)        0.453   rand_mod1/GND_10_o_update[15]_add_1_OUT<11>
    SLICE_X16Y18.A       Tilo                  0.142   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/rst_GND_10_o_AND_99_o1
    SLICE_X16Y18.SR      net (fanout=2)        0.333   rand_mod1/rst_GND_10_o_AND_99_o
    SLICE_X16Y18.CLK     Tremck      (-Th)    -0.107   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/lfsr_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (0.878ns logic, 0.996ns route)
                                                       (46.9% logic, 53.1% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_11_LDC (SLICE_X16Y18.CLK), 13 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.696ns (data path)
  Source:               rand_mod1/update_10 (LATCH)
  Destination:          rand_mod1/lfsr_11_LDC (LATCH)
  Data Path Delay:      1.696ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_10 to rand_mod1/lfsr_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.CQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_10
    SLICE_X8Y14.C5       net (fanout=2)        0.200   rand_mod1/update_10
    SLICE_X8Y14.DMUX     Topcd                 0.279   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/update_10_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X16Y18.A5      net (fanout=1)        0.453   rand_mod1/GND_10_o_update[15]_add_1_OUT<11>
    SLICE_X16Y18.AMUX    Tilo                  0.183   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/rst_GND_10_o_AND_98_o1
    SLICE_X16Y18.CLK     net (fanout=2)        0.304   rand_mod1/rst_GND_10_o_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      1.696ns (0.739ns logic, 0.957ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_11_LDC (SLICE_X16Y18.CLK), 13 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.767ns (data path)
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_11_LDC (LATCH)
  Data Path Delay:      1.767ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.DMUX     Tcind                 0.154   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X16Y18.A5      net (fanout=1)        0.453   rand_mod1/GND_10_o_update[15]_add_1_OUT<11>
    SLICE_X16Y18.AMUX    Tilo                  0.183   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/rst_GND_10_o_AND_98_o1
    SLICE_X16Y18.CLK     net (fanout=2)        0.304   rand_mod1/rst_GND_10_o_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (0.809ns logic, 0.958ns route)
                                                       (45.8% logic, 54.2% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_11_LDC (SLICE_X16Y18.CLK), 13 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.779ns (data path)
  Source:               rand_mod1/update_9 (LATCH)
  Destination:          rand_mod1/lfsr_11_LDC (LATCH)
  Data Path Delay:      1.779ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_9 to rand_mod1/lfsr_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.BQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_9
    SLICE_X8Y14.B5       net (fanout=2)        0.210   rand_mod1/update_9
    SLICE_X8Y14.DMUX     Topbd                 0.352   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<9>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X16Y18.A5      net (fanout=1)        0.453   rand_mod1/GND_10_o_update[15]_add_1_OUT<11>
    SLICE_X16Y18.AMUX    Tilo                  0.183   rand_mod1/lfsr_11_LDC
                                                       rand_mod1/rst_GND_10_o_AND_98_o1
    SLICE_X16Y18.CLK     net (fanout=2)        0.304   rand_mod1/rst_GND_10_o_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.812ns logic, 0.967ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_12_LDC = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_12_LDC"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 28 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.083ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_12_LDC (SLICE_X13Y18.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_96_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.AMUX     Tcina                 0.177   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X13Y18.D5      net (fanout=1)        0.900   rand_mod1/GND_10_o_update[15]_add_1_OUT<12>
    SLICE_X13Y18.D       Tilo                  0.259   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/rst_GND_10_o_AND_97_o1
    SLICE_X13Y18.SR      net (fanout=2)        0.310   rand_mod1/rst_GND_10_o_AND_97_o
    SLICE_X13Y18.CLK     Trck                  0.326   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/lfsr_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.807ns logic, 2.276ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.949ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_96_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X13Y18.D4      net (fanout=96)       2.593   rst_debouncer/button_state
    SLICE_X13Y18.D       Tilo                  0.259   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/rst_GND_10_o_AND_97_o1
    SLICE_X13Y18.SR      net (fanout=2)        0.310   rand_mod1/rst_GND_10_o_AND_97_o
    SLICE_X13Y18.CLK     Trck                  0.326   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/lfsr_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.949ns (1.046ns logic, 2.903ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.720ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_96_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.AMUX     Tcina                 0.177   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X13Y18.D5      net (fanout=1)        0.900   rand_mod1/GND_10_o_update[15]_add_1_OUT<12>
    SLICE_X13Y18.D       Tilo                  0.259   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/rst_GND_10_o_AND_97_o1
    SLICE_X13Y18.SR      net (fanout=2)        0.310   rand_mod1/rst_GND_10_o_AND_97_o
    SLICE_X13Y18.CLK     Trck                  0.326   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/lfsr_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.720ns (1.672ns logic, 2.048ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_12_LDC (SLICE_X13Y18.CLK), 14 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.184ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.816ns (Levels of Logic = 5)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.AMUX     Tcina                 0.177   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X13Y18.D5      net (fanout=1)        0.900   rand_mod1/GND_10_o_update[15]_add_1_OUT<12>
    SLICE_X13Y18.DMUX    Tilo                  0.313   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/rst_GND_10_o_AND_96_o1
    SLICE_X13Y18.CLK     net (fanout=2)        0.315   rand_mod1/rst_GND_10_o_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      3.816ns (1.535ns logic, 2.281ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.318ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.682ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X13Y18.D4      net (fanout=96)       2.593   rst_debouncer/button_state
    SLICE_X13Y18.DMUX    Tilo                  0.313   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/rst_GND_10_o_AND_96_o1
    SLICE_X13Y18.CLK     net (fanout=2)        0.315   rand_mod1/rst_GND_10_o_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      3.682ns (0.774ns logic, 2.908ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.547ns (requirement - data path)
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 5)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.AMUX     Tcina                 0.177   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X13Y18.D5      net (fanout=1)        0.900   rand_mod1/GND_10_o_update[15]_add_1_OUT<12>
    SLICE_X13Y18.DMUX    Tilo                  0.313   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/rst_GND_10_o_AND_96_o1
    SLICE_X13Y18.CLK     net (fanout=2)        0.315   rand_mod1/rst_GND_10_o_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (1.400ns logic, 2.053ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_12_LDC = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_12_LDC"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_12_LDC (SLICE_X13Y18.SR), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.708ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_10 (LATCH)
  Destination:          rand_mod1/lfsr_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.708ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_96_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_10 to rand_mod1/lfsr_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.CQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_10
    SLICE_X8Y14.C5       net (fanout=2)        0.200   rand_mod1/update_10
    SLICE_X8Y14.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/update_10_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.AMUX     Tcina                 0.127   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X13Y18.D5      net (fanout=1)        0.428   rand_mod1/GND_10_o_update[15]_add_1_OUT<12>
    SLICE_X13Y18.D       Tilo                  0.156   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/rst_GND_10_o_AND_97_o1
    SLICE_X13Y18.SR      net (fanout=2)        0.165   rand_mod1/rst_GND_10_o_AND_97_o
    SLICE_X13Y18.CLK     Tremck      (-Th)    -0.159   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/lfsr_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.708ns (0.914ns logic, 0.794ns route)
                                                       (53.5% logic, 46.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.741ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_96_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.032   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.AMUX     Tcina                 0.127   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X13Y18.D5      net (fanout=1)        0.428   rand_mod1/GND_10_o_update[15]_add_1_OUT<12>
    SLICE_X13Y18.D       Tilo                  0.156   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/rst_GND_10_o_AND_97_o1
    SLICE_X13Y18.SR      net (fanout=2)        0.165   rand_mod1/rst_GND_10_o_AND_97_o
    SLICE_X13Y18.CLK     Tremck      (-Th)    -0.159   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/lfsr_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (0.946ns logic, 0.795ns route)
                                                       (54.3% logic, 45.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.774ns (Levels of Logic = 5)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_96_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.032   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.032   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.AMUX     Tcina                 0.127   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X13Y18.D5      net (fanout=1)        0.428   rand_mod1/GND_10_o_update[15]_add_1_OUT<12>
    SLICE_X13Y18.D       Tilo                  0.156   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/rst_GND_10_o_AND_97_o1
    SLICE_X13Y18.SR      net (fanout=2)        0.165   rand_mod1/rst_GND_10_o_AND_97_o
    SLICE_X13Y18.CLK     Tremck      (-Th)    -0.159   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/lfsr_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.978ns logic, 0.796ns route)
                                                       (55.1% logic, 44.9% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_12_LDC (SLICE_X13Y18.CLK), 14 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.603ns (data path)
  Source:               rand_mod1/update_10 (LATCH)
  Destination:          rand_mod1/lfsr_12_LDC (LATCH)
  Data Path Delay:      1.603ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_10 to rand_mod1/lfsr_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.CQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_10
    SLICE_X8Y14.C5       net (fanout=2)        0.200   rand_mod1/update_10
    SLICE_X8Y14.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/update_10_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.AMUX     Tcina                 0.127   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X13Y18.D5      net (fanout=1)        0.428   rand_mod1/GND_10_o_update[15]_add_1_OUT<12>
    SLICE_X13Y18.DMUX    Tilo                  0.203   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/rst_GND_10_o_AND_96_o1
    SLICE_X13Y18.CLK     net (fanout=2)        0.172   rand_mod1/rst_GND_10_o_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.802ns logic, 0.801ns route)
                                                       (50.0% logic, 50.0% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_12_LDC (SLICE_X13Y18.CLK), 14 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.636ns (data path)
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_12_LDC (LATCH)
  Data Path Delay:      1.636ns (Levels of Logic = 4)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.032   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.AMUX     Tcina                 0.127   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X13Y18.D5      net (fanout=1)        0.428   rand_mod1/GND_10_o_update[15]_add_1_OUT<12>
    SLICE_X13Y18.DMUX    Tilo                  0.203   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/rst_GND_10_o_AND_96_o1
    SLICE_X13Y18.CLK     net (fanout=2)        0.172   rand_mod1/rst_GND_10_o_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.834ns logic, 0.802ns route)
                                                       (51.0% logic, 49.0% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_12_LDC (SLICE_X13Y18.CLK), 14 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.669ns (data path)
  Source:               rand_mod1/update_2 (LATCH)
  Destination:          rand_mod1/lfsr_12_LDC (LATCH)
  Data Path Delay:      1.669ns (Levels of Logic = 5)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_2 to rand_mod1/lfsr_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcklo                 0.277   rand_mod1/update_3
                                                       rand_mod1/update_2
    SLICE_X8Y12.C5       net (fanout=2)        0.200   rand_mod1/update_2
    SLICE_X8Y12.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/update_2_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.032   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.032   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.AMUX     Tcina                 0.127   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X13Y18.D5      net (fanout=1)        0.428   rand_mod1/GND_10_o_update[15]_add_1_OUT<12>
    SLICE_X13Y18.DMUX    Tilo                  0.203   rand_mod1/lfsr_12_LDC
                                                       rand_mod1/rst_GND_10_o_AND_96_o1
    SLICE_X13Y18.CLK     net (fanout=2)        0.172   rand_mod1/rst_GND_10_o_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      1.669ns (0.866ns logic, 0.803ns route)
                                                       (51.9% logic, 48.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_13_LDC = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_13_LDC"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.393ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_13_LDC (SLICE_X11Y17.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_94_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X11Y17.A4      net (fanout=96)       2.914   rst_debouncer/button_state
    SLICE_X11Y17.A       Tilo                  0.259   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/rst_GND_10_o_AND_95_o1
    SLICE_X11Y17.SR      net (fanout=2)        0.479   rand_mod1/rst_GND_10_o_AND_95_o
    SLICE_X11Y17.CLK     Trck                  0.280   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/lfsr_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.393ns (1.000ns logic, 3.393ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.229ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_94_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.BMUX     Tcinb                 0.260   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X11Y17.A2      net (fanout=1)        0.840   rand_mod1/GND_10_o_update[15]_add_1_OUT<13>
    SLICE_X11Y17.A       Tilo                  0.259   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/rst_GND_10_o_AND_95_o1
    SLICE_X11Y17.SR      net (fanout=2)        0.479   rand_mod1/rst_GND_10_o_AND_95_o
    SLICE_X11Y17.CLK     Trck                  0.280   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/lfsr_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (1.844ns logic, 2.385ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_94_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.BMUX     Tcinb                 0.260   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X11Y17.A2      net (fanout=1)        0.840   rand_mod1/GND_10_o_update[15]_add_1_OUT<13>
    SLICE_X11Y17.A       Tilo                  0.259   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/rst_GND_10_o_AND_95_o1
    SLICE_X11Y17.SR      net (fanout=2)        0.479   rand_mod1/rst_GND_10_o_AND_95_o
    SLICE_X11Y17.CLK     Trck                  0.280   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/lfsr_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (1.709ns logic, 2.157ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_13_LDC (SLICE_X11Y17.CLK), 15 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.998ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.002ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X11Y17.A4      net (fanout=96)       2.914   rst_debouncer/button_state
    SLICE_X11Y17.AMUX    Tilo                  0.313   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/rst_GND_10_o_AND_94_o1
    SLICE_X11Y17.CLK     net (fanout=2)        0.314   rand_mod1/rst_GND_10_o_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      4.002ns (0.774ns logic, 3.228ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.162ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 5)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.BMUX     Tcinb                 0.260   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X11Y17.A2      net (fanout=1)        0.840   rand_mod1/GND_10_o_update[15]_add_1_OUT<13>
    SLICE_X11Y17.AMUX    Tilo                  0.313   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/rst_GND_10_o_AND_94_o1
    SLICE_X11Y17.CLK     net (fanout=2)        0.314   rand_mod1/rst_GND_10_o_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (1.618ns logic, 2.220ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.525ns (requirement - data path)
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.475ns (Levels of Logic = 5)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.BMUX     Tcinb                 0.260   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X11Y17.A2      net (fanout=1)        0.840   rand_mod1/GND_10_o_update[15]_add_1_OUT<13>
    SLICE_X11Y17.AMUX    Tilo                  0.313   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/rst_GND_10_o_AND_94_o1
    SLICE_X11Y17.CLK     net (fanout=2)        0.314   rand_mod1/rst_GND_10_o_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      3.475ns (1.483ns logic, 1.992ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_13_LDC = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_13_LDC"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_13_LDC (SLICE_X11Y17.SR), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_13 (LATCH)
  Destination:          rand_mod1/lfsr_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.819ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_94_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_13 to rand_mod1/lfsr_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.BQ      Tcklo                 0.277   rand_mod1/update_15
                                                       rand_mod1/update_13
    SLICE_X8Y15.B5       net (fanout=2)        0.210   rand_mod1/update_13
    SLICE_X8Y15.BMUX     Topbb                 0.240   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/update_13_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X11Y17.A2      net (fanout=1)        0.485   rand_mod1/GND_10_o_update[15]_add_1_OUT<13>
    SLICE_X11Y17.A       Tilo                  0.156   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/rst_GND_10_o_AND_95_o1
    SLICE_X11Y17.SR      net (fanout=2)        0.296   rand_mod1/rst_GND_10_o_AND_95_o
    SLICE_X11Y17.CLK     Tremck      (-Th)    -0.155   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/lfsr_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.819ns (0.828ns logic, 0.991ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.920ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_10 (LATCH)
  Destination:          rand_mod1/lfsr_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_94_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_10 to rand_mod1/lfsr_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.CQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_10
    SLICE_X8Y14.C5       net (fanout=2)        0.200   rand_mod1/update_10
    SLICE_X8Y14.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/update_10_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.BMUX     Tcinb                 0.155   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X11Y17.A2      net (fanout=1)        0.485   rand_mod1/GND_10_o_update[15]_add_1_OUT<13>
    SLICE_X11Y17.A       Tilo                  0.156   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/rst_GND_10_o_AND_95_o1
    SLICE_X11Y17.SR      net (fanout=2)        0.296   rand_mod1/rst_GND_10_o_AND_95_o
    SLICE_X11Y17.CLK     Tremck      (-Th)    -0.155   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/lfsr_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.938ns logic, 0.982ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.953ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_94_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.032   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.BMUX     Tcinb                 0.155   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X11Y17.A2      net (fanout=1)        0.485   rand_mod1/GND_10_o_update[15]_add_1_OUT<13>
    SLICE_X11Y17.A       Tilo                  0.156   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/rst_GND_10_o_AND_95_o1
    SLICE_X11Y17.SR      net (fanout=2)        0.296   rand_mod1/rst_GND_10_o_AND_95_o
    SLICE_X11Y17.CLK     Tremck      (-Th)    -0.155   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/lfsr_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.970ns logic, 0.983ns route)
                                                       (49.7% logic, 50.3% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_13_LDC (SLICE_X11Y17.CLK), 15 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.586ns (data path)
  Source:               rand_mod1/update_13 (LATCH)
  Destination:          rand_mod1/lfsr_13_LDC (LATCH)
  Data Path Delay:      1.586ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_13 to rand_mod1/lfsr_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.BQ      Tcklo                 0.277   rand_mod1/update_15
                                                       rand_mod1/update_13
    SLICE_X8Y15.B5       net (fanout=2)        0.210   rand_mod1/update_13
    SLICE_X8Y15.BMUX     Topbb                 0.240   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/update_13_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X11Y17.A2      net (fanout=1)        0.485   rand_mod1/GND_10_o_update[15]_add_1_OUT<13>
    SLICE_X11Y17.AMUX    Tilo                  0.203   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/rst_GND_10_o_AND_94_o1
    SLICE_X11Y17.CLK     net (fanout=2)        0.171   rand_mod1/rst_GND_10_o_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (0.720ns logic, 0.866ns route)
                                                       (45.4% logic, 54.6% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_13_LDC (SLICE_X11Y17.CLK), 15 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.687ns (data path)
  Source:               rand_mod1/update_10 (LATCH)
  Destination:          rand_mod1/lfsr_13_LDC (LATCH)
  Data Path Delay:      1.687ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_10 to rand_mod1/lfsr_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.CQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_10
    SLICE_X8Y14.C5       net (fanout=2)        0.200   rand_mod1/update_10
    SLICE_X8Y14.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/update_10_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.BMUX     Tcinb                 0.155   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X11Y17.A2      net (fanout=1)        0.485   rand_mod1/GND_10_o_update[15]_add_1_OUT<13>
    SLICE_X11Y17.AMUX    Tilo                  0.203   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/rst_GND_10_o_AND_94_o1
    SLICE_X11Y17.CLK     net (fanout=2)        0.171   rand_mod1/rst_GND_10_o_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (0.830ns logic, 0.857ns route)
                                                       (49.2% logic, 50.8% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_13_LDC (SLICE_X11Y17.CLK), 15 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.720ns (data path)
  Source:               rand_mod1/update_6 (LATCH)
  Destination:          rand_mod1/lfsr_13_LDC (LATCH)
  Data Path Delay:      1.720ns (Levels of Logic = 4)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_6 to rand_mod1/lfsr_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.CQ      Tcklo                 0.277   rand_mod1/update_7
                                                       rand_mod1/update_6
    SLICE_X8Y13.C5       net (fanout=2)        0.200   rand_mod1/update_6
    SLICE_X8Y13.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/update_6_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.032   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.BMUX     Tcinb                 0.155   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X11Y17.A2      net (fanout=1)        0.485   rand_mod1/GND_10_o_update[15]_add_1_OUT<13>
    SLICE_X11Y17.AMUX    Tilo                  0.203   rand_mod1/lfsr_13_LDC
                                                       rand_mod1/rst_GND_10_o_AND_94_o1
    SLICE_X11Y17.CLK     net (fanout=2)        0.171   rand_mod1/rst_GND_10_o_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (0.862ns logic, 0.858ns route)
                                                       (50.1% logic, 49.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_rand_mod1lfsr_14_LDC = MAXDELAY TO TIMEGRP 
"TO_rand_mod1lfsr_14_LDC"         TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.536ns.
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_14_LDC (SLICE_X7Y16.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_92_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X7Y16.C4       net (fanout=96)       2.985   rst_debouncer/button_state
    SLICE_X7Y16.C        Tilo                  0.259   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/rst_GND_10_o_AND_93_o1
    SLICE_X7Y16.SR       net (fanout=2)        0.529   rand_mod1/rst_GND_10_o_AND_93_o
    SLICE_X7Y16.CLK      Trck                  0.302   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/lfsr_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.536ns (1.022ns logic, 3.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.351ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_92_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CMUX     Tcinc                 0.272   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X7Y16.C1       net (fanout=1)        0.878   rand_mod1/GND_10_o_update[15]_add_1_OUT<14>
    SLICE_X7Y16.C        Tilo                  0.259   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/rst_GND_10_o_AND_93_o1
    SLICE_X7Y16.SR       net (fanout=2)        0.529   rand_mod1/rst_GND_10_o_AND_93_o
    SLICE_X7Y16.CLK      Trck                  0.302   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/lfsr_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.351ns (1.878ns logic, 2.473ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.988ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_92_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CMUX     Tcinc                 0.272   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X7Y16.C1       net (fanout=1)        0.878   rand_mod1/GND_10_o_update[15]_add_1_OUT<14>
    SLICE_X7Y16.C        Tilo                  0.259   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/rst_GND_10_o_AND_93_o1
    SLICE_X7Y16.SR       net (fanout=2)        0.529   rand_mod1/rst_GND_10_o_AND_93_o
    SLICE_X7Y16.CLK      Trck                  0.302   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/lfsr_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.988ns (1.743ns logic, 2.245ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_14_LDC (SLICE_X7Y16.CLK), 16 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.764ns (requirement - data path)
  Source:               rst_debouncer/button_state (FF)
  Destination:          rand_mod1/lfsr_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.236ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_debouncer/button_state to rand_mod1/lfsr_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BMUX    Tshcko                0.461   rst_debouncer/Mcount_counter_val12
                                                       rst_debouncer/button_state
    SLICE_X7Y16.C4       net (fanout=96)       2.985   rst_debouncer/button_state
    SLICE_X7Y16.CMUX     Tilo                  0.313   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/rst_GND_10_o_AND_92_o1
    SLICE_X7Y16.CLK      net (fanout=2)        0.477   rand_mod1/rst_GND_10_o_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (0.774ns logic, 3.462ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.949ns (requirement - data path)
  Source:               rand_mod1/update_0 (LATCH)
  Destination:          rand_mod1/lfsr_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.051ns (Levels of Logic = 5)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_0 to rand_mod1/lfsr_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_0
    SLICE_X8Y12.A2       net (fanout=2)        1.057   rand_mod1/update_0
    SLICE_X8Y12.COUT     Topcya                0.395   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<0>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CMUX     Tcinc                 0.272   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X7Y16.C1       net (fanout=1)        0.878   rand_mod1/GND_10_o_update[15]_add_1_OUT<14>
    SLICE_X7Y16.CMUX     Tilo                  0.313   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/rst_GND_10_o_AND_92_o1
    SLICE_X7Y16.CLK      net (fanout=2)        0.477   rand_mod1/rst_GND_10_o_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (1.630ns logic, 2.421ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.312ns (requirement - data path)
  Source:               rand_mod1/update_3 (LATCH)
  Destination:          rand_mod1/lfsr_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 5)
  Source Clock:         rst_debouncer/button_state falling

  Maximum Data Path at Slow Process Corner: rand_mod1/update_3 to rand_mod1/lfsr_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcklo                 0.498   rand_mod1/update_3
                                                       rand_mod1/update_3
    SLICE_X8Y12.D2       net (fanout=2)        0.829   rand_mod1/update_3
    SLICE_X8Y12.COUT     Topcyd                0.260   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_lut<3>_INV_0
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<3>
    SLICE_X8Y13.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<7>
    SLICE_X8Y14.COUT     Tbyp                  0.076   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CMUX     Tcinc                 0.272   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X7Y16.C1       net (fanout=1)        0.878   rand_mod1/GND_10_o_update[15]_add_1_OUT<14>
    SLICE_X7Y16.CMUX     Tilo                  0.313   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/rst_GND_10_o_AND_92_o1
    SLICE_X7Y16.CLK      net (fanout=2)        0.477   rand_mod1/rst_GND_10_o_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.495ns logic, 2.193ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_rand_mod1lfsr_14_LDC = MAXDELAY TO TIMEGRP "TO_rand_mod1lfsr_14_LDC"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_14_LDC (SLICE_X7Y16.SR), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_14 (LATCH)
  Destination:          rand_mod1/lfsr_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.847ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_92_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_14 to rand_mod1/lfsr_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.CQ      Tcklo                 0.277   rand_mod1/update_15
                                                       rand_mod1/update_14
    SLICE_X8Y15.C5       net (fanout=2)        0.200   rand_mod1/update_14
    SLICE_X8Y15.CMUX     Topcc                 0.272   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/update_14_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X7Y16.C1       net (fanout=1)        0.522   rand_mod1/GND_10_o_update[15]_add_1_OUT<14>
    SLICE_X7Y16.C        Tilo                  0.156   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/rst_GND_10_o_AND_93_o1
    SLICE_X7Y16.SR       net (fanout=2)        0.255   rand_mod1/rst_GND_10_o_AND_93_o
    SLICE_X7Y16.CLK      Tremck      (-Th)    -0.165   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/lfsr_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (0.870ns logic, 0.977ns route)
                                                       (47.1% logic, 52.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.902ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_13 (LATCH)
  Destination:          rand_mod1/lfsr_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.902ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_92_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_13 to rand_mod1/lfsr_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.BQ      Tcklo                 0.277   rand_mod1/update_15
                                                       rand_mod1/update_13
    SLICE_X8Y15.B5       net (fanout=2)        0.210   rand_mod1/update_13
    SLICE_X8Y15.CMUX     Topbc                 0.317   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/update_13_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X7Y16.C1       net (fanout=1)        0.522   rand_mod1/GND_10_o_update[15]_add_1_OUT<14>
    SLICE_X7Y16.C        Tilo                  0.156   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/rst_GND_10_o_AND_93_o1
    SLICE_X7Y16.SR       net (fanout=2)        0.255   rand_mod1/rst_GND_10_o_AND_93_o
    SLICE_X7Y16.CLK      Tremck      (-Th)    -0.165   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/lfsr_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.915ns logic, 0.987ns route)
                                                       (48.1% logic, 51.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.920ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_mod1/update_10 (LATCH)
  Destination:          rand_mod1/lfsr_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rst_debouncer/button_state falling
  Destination Clock:    rand_mod1/rst_GND_10_o_AND_92_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rand_mod1/update_10 to rand_mod1/lfsr_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.CQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_10
    SLICE_X8Y14.C5       net (fanout=2)        0.200   rand_mod1/update_10
    SLICE_X8Y14.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/update_10_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CMUX     Tcinc                 0.149   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X7Y16.C1       net (fanout=1)        0.522   rand_mod1/GND_10_o_update[15]_add_1_OUT<14>
    SLICE_X7Y16.C        Tilo                  0.156   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/rst_GND_10_o_AND_93_o1
    SLICE_X7Y16.SR       net (fanout=2)        0.255   rand_mod1/rst_GND_10_o_AND_93_o
    SLICE_X7Y16.CLK      Tremck      (-Th)    -0.165   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/lfsr_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.942ns logic, 0.978ns route)
                                                       (49.1% logic, 50.9% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_14_LDC (SLICE_X7Y16.CLK), 16 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.770ns (data path)
  Source:               rand_mod1/update_14 (LATCH)
  Destination:          rand_mod1/lfsr_14_LDC (LATCH)
  Data Path Delay:      1.770ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_14 to rand_mod1/lfsr_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.CQ      Tcklo                 0.277   rand_mod1/update_15
                                                       rand_mod1/update_14
    SLICE_X8Y15.C5       net (fanout=2)        0.200   rand_mod1/update_14
    SLICE_X8Y15.CMUX     Topcc                 0.272   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/update_14_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X7Y16.C1       net (fanout=1)        0.522   rand_mod1/GND_10_o_update[15]_add_1_OUT<14>
    SLICE_X7Y16.CMUX     Tilo                  0.203   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/rst_GND_10_o_AND_92_o1
    SLICE_X7Y16.CLK      net (fanout=2)        0.296   rand_mod1/rst_GND_10_o_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (0.752ns logic, 1.018ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_14_LDC (SLICE_X7Y16.CLK), 16 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.825ns (data path)
  Source:               rand_mod1/update_13 (LATCH)
  Destination:          rand_mod1/lfsr_14_LDC (LATCH)
  Data Path Delay:      1.825ns (Levels of Logic = 2)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_13 to rand_mod1/lfsr_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.BQ      Tcklo                 0.277   rand_mod1/update_15
                                                       rand_mod1/update_13
    SLICE_X8Y15.B5       net (fanout=2)        0.210   rand_mod1/update_13
    SLICE_X8Y15.CMUX     Topbc                 0.317   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/update_13_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X7Y16.C1       net (fanout=1)        0.522   rand_mod1/GND_10_o_update[15]_add_1_OUT<14>
    SLICE_X7Y16.CMUX     Tilo                  0.203   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/rst_GND_10_o_AND_92_o1
    SLICE_X7Y16.CLK      net (fanout=2)        0.296   rand_mod1/rst_GND_10_o_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      1.825ns (0.797ns logic, 1.028ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------

Paths for end point rand_mod1/lfsr_14_LDC (SLICE_X7Y16.CLK), 16 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.843ns (data path)
  Source:               rand_mod1/update_10 (LATCH)
  Destination:          rand_mod1/lfsr_14_LDC (LATCH)
  Data Path Delay:      1.843ns (Levels of Logic = 3)
  Source Clock:         rst_debouncer/button_state falling

  Minimum Data Path at Fast Process Corner: rand_mod1/update_10 to rand_mod1/lfsr_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.CQ      Tcklo                 0.277   rand_mod1/update_11
                                                       rand_mod1/update_10
    SLICE_X8Y14.C5       net (fanout=2)        0.200   rand_mod1/update_10
    SLICE_X8Y14.COUT     Topcyc                0.195   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
                                                       rand_mod1/update_10_rt
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.001   rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_cy<11>
    SLICE_X8Y15.CMUX     Tcinc                 0.149   rand_mod1/GND_10_o_update[15]_add_1_OUT<15>
                                                       rand_mod1/Madd_GND_10_o_update[15]_add_1_OUT_xor<15>
    SLICE_X7Y16.C1       net (fanout=1)        0.522   rand_mod1/GND_10_o_update[15]_add_1_OUT<14>
    SLICE_X7Y16.CMUX     Tilo                  0.203   rand_mod1/lfsr_14_LDC
                                                       rand_mod1/rst_GND_10_o_AND_92_o1
    SLICE_X7Y16.CLK      net (fanout=2)        0.296   rand_mod1/rst_GND_10_o_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (0.824ns logic, 1.019ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|     19.435ns|      6.877ns|           13|            0|1905698604726|          304|
| TS_TO_rand_mod1lfsr_15_LDC    |     10.000ns|      4.387ns|          N/A|            0|            0|           34|            0|
| TS_TO_rand_mod1lfsr_0_LDC1    |     10.000ns|      5.630ns|          N/A|            0|            0|            4|            0|
| TS_TO_rand_mod1lfsr_1_LDC     |     10.000ns|      4.543ns|          N/A|            0|            0|            6|            0|
| TS_TO_rand_mod1lfsr_2_LDC     |     10.000ns|      4.575ns|          N/A|            0|            0|            8|            0|
| TS_TO_rand_mod1lfsr_3_LDC1    |     10.000ns|      5.508ns|          N/A|            0|            0|           10|            0|
| TS_TO_rand_mod1lfsr_4_LDC     |     10.000ns|      6.300ns|          N/A|            0|            0|           12|            0|
| TS_TO_rand_mod1lfsr_5_LDC     |     10.000ns|      6.877ns|          N/A|            0|            0|           14|            0|
| TS_TO_rand_mod1lfsr_6_LDC     |     10.000ns|      5.433ns|          N/A|            0|            0|           16|            0|
| TS_TO_rand_mod1lfsr_7_LDC     |     10.000ns|      5.202ns|          N/A|            0|            0|           18|            0|
| TS_TO_rand_mod1lfsr_8_LDC1    |     10.000ns|      4.285ns|          N/A|            0|            0|           20|            0|
| TS_TO_rand_mod1lfsr_9_LDC1    |     10.000ns|      4.492ns|          N/A|            0|            0|           22|            0|
| TS_TO_rand_mod1lfsr_10_LDC    |     10.000ns|      4.964ns|          N/A|            0|            0|           24|            0|
| TS_TO_rand_mod1lfsr_11_LDC    |     10.000ns|      4.522ns|          N/A|            0|            0|           26|            0|
| TS_TO_rand_mod1lfsr_12_LDC    |     10.000ns|      4.083ns|          N/A|            0|            0|           28|            0|
| TS_TO_rand_mod1lfsr_13_LDC    |     10.000ns|      4.393ns|          N/A|            0|            0|           30|            0|
| TS_TO_rand_mod1lfsr_14_LDC    |     10.000ns|      4.536ns|          N/A|            0|            0|           32|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.435|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 13  Score: 109170  (Setup/Max: 109170, Hold: 0)

Constraints cover 1905698605030 paths, 0 nets, and 3243 connections

Design statistics:
   Minimum period:  19.435ns{1}   (Maximum frequency:  51.454MHz)
   Maximum path delay from/to any node:   6.877ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 29 11:46:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 241 MB



