// Seed: 3372095459
module module_0 #(
    parameter id_16 = 32'd3
) (
    output wire id_0,
    output wire id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri0 id_4
    , _id_16,
    input wor id_5,
    output uwire id_6,
    input supply0 id_7,
    input wand id_8,
    output tri0 id_9,
    input wor id_10,
    input wire id_11,
    input supply0 id_12
    , id_17,
    input tri1 id_13
    , id_18,
    input supply0 id_14
);
  assign  id_18  [  id_16  ]  =  !  id_8  ?  id_8  :  1  ?  -1 'b0 :  -1  ?  id_4  ==  -1  :  id_17  !==  id_17  ?  1  ~^  -1  :  id_7  ;
endmodule
module module_1 (
    output wor  id_0,
    output wand id_1,
    input  wand id_2
    , id_4
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  logic [7:0][1 : 1] id_5;
  assign id_5[""] = id_5;
endmodule
