 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MatrixMultiplier
Version: T-2022.03-SP4
Date   : Wed Apr 17 16:20:32 2024
****************************************

Operating Conditions: PVT_0P9V_125C   Library: slow_vdd1v0
Wire Load Model Mode: top

  Startpoint: loaded_num_b1[2]
              (input port clocked by clk)
  Endpoint: result3_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.1000     0.1000 f
  loaded_num_b1[2] (in)                  0.0145     0.1145 f
  U3957/Y (INVX2)                        0.0395     0.1541 r
  U7567/Y (NAND2BX1)                     0.0791     0.2331 r
  U6365/Y (OR2XL)                        0.0680     0.3011 r
  U5161/Y (OAI221X1)                     0.1520     0.4531 f
  U7581/Y (XNOR2XL)                      0.2420     0.6951 r
  U7582/Y (XNOR3XL)                      0.1426     0.8376 f
  U5056/Y (OR2XL)                        0.0904     0.9280 f
  U5084/Y (OAI2BB1XL)                    0.0828     1.0108 f
  U5092/Y (NOR2BX1)                      0.0810     1.0918 f
  U5091/Y (NAND3BX1)                     0.1403     1.2322 f
  U5137/Y (NAND3X1)                      0.0821     1.3143 r
  U5106/Y (CLKAND2X2)                    0.1087     1.4230 r
  U7673/Y (NAND2BX1)                     0.0767     1.4997 r
  U5241/Y (AOI33X2)                      0.1745     1.6742 f
  U5160/Y (NAND3BX1)                     0.2153     1.8895 f
  U4571/Y (NAND4BX2)                     0.0907     1.9802 r
  U4616/Y (NAND2X2)                      0.0739     2.0541 f
  U3364/Y (NOR2X1)                       0.0689     2.1230 r
  U5727/Y (NOR2X1)                       0.0515     2.1745 f
  U4477/Y (NAND3BX1)                     0.1394     2.3140 f
  U4433/Y (INVXL)                        0.0723     2.3863 r
  U7781/Y (AO22XL)                       0.1700     2.5563 r
  U5268/Y (OR4XL)                        0.0686     2.6249 r
  result3_reg[14]/D (DFFRHQX1)           0.0000     2.6249 r
  data arrival time                                 2.6249

  clock clk (rise edge)                  1.0000     1.0000
  clock network delay (ideal)            0.0000     1.0000
  clock uncertainty                     -0.0500     0.9500
  result3_reg[14]/CK (DFFRHQX1)          0.0000     0.9500 r
  library setup time                    -0.1214     0.8286
  data required time                                0.8286
  -----------------------------------------------------------
  data required time                                0.8286
  data arrival time                                -2.6249
  -----------------------------------------------------------
  slack (VIOLATED)                                 -1.7963


1
