

================================================================
== Vitis HLS Report for 'recvFrame_logic_1'
================================================================
* Date:           Thu Dec 22 10:53:25 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_recvFrame_logic_1_Pipeline_1_fu_572                 |recvFrame_logic_1_Pipeline_1                 |       94|       94|  0.940 us|  0.940 us|   94|   94|       no|
        |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2_fu_578  |recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1_fu_588  |recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1  |       12|       42|  0.120 us|  0.420 us|   12|   42|       no|
        |grp_write_ddr_1_fu_598                                  |write_ddr_1                                  |      138|      247|  1.380 us|  2.470 us|  138|  247|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    616|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|    1244|   2151|    0|
|Memory           |        0|    -|      16|     12|    0|
|Multiplexer      |        -|    -|       -|    732|    -|
|Register         |        -|    -|     447|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    1707|   3511|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |grp_recvFrame_logic_1_Pipeline_1_fu_572                 |recvFrame_logic_1_Pipeline_1                 |        0|   0|    9|    37|    0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1_fu_588  |recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1  |        0|   0|  159|   327|    0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2_fu_578  |recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2  |        0|   0|  243|   433|    0|
    |grp_write_ddr_1_fu_598                                  |write_ddr_1                                  |        0|   1|  833|  1354|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |Total                                                   |                                             |        0|   1| 1244|  2151|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |                   Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |can_frame_U  |recvFrame_logic_1_can_frame_RAM_AUTO_1R1W  |        0|  16|  12|    0|    92|    8|     1|          736|
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                                           |        0|  16|  12|    0|    92|    8|     1|          736|
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add156_fu_1267_p2                 |         +|   0|  0|  15|          15|          14|
    |add_ln168_1_fu_666_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln168_2_fu_632_p2             |         +|   0|  0|  15|          15|          15|
    |add_ln168_fu_638_p2               |         +|   0|  0|  15|          15|          14|
    |add_ln191_1_fu_719_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln191_fu_692_p2               |         +|   0|  0|  15|          15|          14|
    |add_ln214_fu_1256_p2              |         +|   0|  0|   7|           7|           4|
    |add_ln223_1_fu_1346_p2            |         +|   0|  0|   7|           5|           1|
    |add_ln223_fu_1278_p2              |         +|   0|  0|   6|           6|           2|
    |add_ln259_fu_1298_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln278_fu_1315_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln281_fu_1328_p2              |         +|   0|  0|  32|          32|           8|
    |id_can_fu_824_p2                  |         +|   0|  0|   7|           5|           4|
    |and_ln28_fu_978_p2                |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op209_call_state15   |       and|   0|  0|   1|           1|           1|
    |icmp_ln237_fu_1272_p2             |      icmp|   0|  0|   3|           7|           1|
    |icmp_ln28_fu_973_p2               |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_10_fu_1126_p2           |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_11_fu_1132_p2           |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_12_fu_1138_p2           |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_13_fu_1144_p2           |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_14_fu_1150_p2           |      icmp|   0|  0|  12|          32|          30|
    |icmp_ln32_1_fu_1002_p2            |      icmp|   0|  0|  12|          32|          30|
    |icmp_ln32_2_fu_1008_p2            |      icmp|   0|  0|  12|          32|          30|
    |icmp_ln32_3_fu_1040_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_4_fu_1046_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_5_fu_1074_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_6_fu_1080_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_7_fu_1108_p2            |      icmp|   0|  0|  12|          32|          33|
    |icmp_ln32_8_fu_1114_p2            |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_9_fu_1120_p2            |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_fu_992_p2               |      icmp|   0|  0|  12|          32|          29|
    |ap_block_state15_on_subcall_done  |        or|   0|  0|   1|           1|           1|
    |empty_86_fu_1235_p2               |        or|   0|  0|   1|           1|           1|
    |m_axi_can_addr_WDATA              |        or|   0|  0|  32|          32|           8|
    |or_ln32_1_fu_1060_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_2_fu_1094_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_3_fu_1166_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_4_fu_1189_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_5_fu_1212_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_fu_1022_p2                |        or|   0|  0|   1|           1|           1|
    |FrameID_1_fu_893_p3               |    select|   0|  0|  29|           1|          29|
    |NofBytes_fu_1239_p3               |    select|   0|  0|   7|           1|           7|
    |empty_fu_1228_p3                  |    select|   0|  0|   8|           1|           8|
    |select_ln176_fu_888_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln28_fu_984_p3             |    select|   0|  0|  33|           1|          33|
    |select_ln32_10_fu_1205_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln32_11_fu_1216_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln32_1_fu_1028_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln32_2_fu_1052_p3          |    select|   0|  0|   4|           1|           3|
    |select_ln32_3_fu_1066_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln32_4_fu_1086_p3          |    select|   0|  0|   3|           1|           2|
    |select_ln32_5_fu_1100_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln32_6_fu_1159_p3          |    select|   0|  0|   5|           1|           4|
    |select_ln32_7_fu_1170_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln32_8_fu_1182_p3          |    select|   0|  0|   6|           1|           5|
    |select_ln32_9_fu_1193_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln32_fu_1014_p3            |    select|   0|  0|   3|           1|           2|
    |xor_ln28_fu_968_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 616|         822|         785|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  145|         32|    1|         32|
    |can_addr_blk_n_AR        |    9|          2|    1|          2|
    |can_addr_blk_n_AW        |    9|          2|    1|          2|
    |can_addr_blk_n_B         |    9|          2|    1|          2|
    |can_addr_blk_n_R         |    9|          2|    1|          2|
    |can_addr_blk_n_W         |    9|          2|    1|          2|
    |can_frame_address0       |   61|         15|    7|        105|
    |can_frame_address1       |   53|         13|    7|         91|
    |can_frame_ce0            |   25|          6|    1|          6|
    |can_frame_ce1            |   17|          4|    1|          4|
    |can_frame_d0             |   57|         14|    8|        112|
    |can_frame_d1             |   53|         13|    8|        104|
    |can_frame_we0            |   21|          5|    1|          5|
    |can_frame_we1            |   17|          4|    1|          4|
    |m_axi_can_addr_ARADDR    |   25|          6|   32|        192|
    |m_axi_can_addr_ARBURST   |   13|          3|    2|          6|
    |m_axi_can_addr_ARCACHE   |   13|          3|    4|         12|
    |m_axi_can_addr_ARID      |   13|          3|    1|          3|
    |m_axi_can_addr_ARLEN     |   17|          4|   32|        128|
    |m_axi_can_addr_ARLOCK    |   13|          3|    2|          6|
    |m_axi_can_addr_ARPROT    |   13|          3|    3|          9|
    |m_axi_can_addr_ARQOS     |   13|          3|    4|         12|
    |m_axi_can_addr_ARREGION  |   13|          3|    4|         12|
    |m_axi_can_addr_ARSIZE    |   13|          3|    3|          9|
    |m_axi_can_addr_ARUSER    |   13|          3|    1|          3|
    |m_axi_can_addr_ARVALID   |   17|          4|    1|          4|
    |m_axi_can_addr_RREADY    |   17|          4|    1|          4|
    |m_axi_ps_ddr_ARVALID     |    9|          2|    1|          2|
    |m_axi_ps_ddr_AWVALID     |    9|          2|    1|          2|
    |m_axi_ps_ddr_BREADY      |    9|          2|    1|          2|
    |m_axi_ps_ddr_RREADY      |    9|          2|    1|          2|
    |m_axi_ps_ddr_WVALID      |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  732|        171|  135|        883|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |NofBytes_reg_1548                                                    |   7|   0|    7|          0|
    |add156_reg_1553                                                      |  12|   0|   15|          3|
    |add_ln168_2_reg_1377                                                 |  12|   0|   15|          3|
    |add_ln223_1_reg_1573                                                 |   5|   0|    5|          0|
    |ap_CS_fsm                                                            |  31|   0|   31|          0|
    |can_addr_addr_2_read_reg_1585                                        |  32|   0|   32|          0|
    |can_addr_addr_2_reg_1578                                             |  32|   0|   32|          0|
    |counter_can_2                                                        |  32|   0|   32|          0|
    |frameDLC_reg_1483                                                    |  32|   0|   32|          0|
    |grp_recvFrame_logic_1_Pipeline_1_fu_572_ap_start_reg                 |   1|   0|    1|          0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1_fu_588_ap_start_reg  |   1|   0|    1|          0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2_fu_578_ap_start_reg  |   1|   0|    1|          0|
    |grp_write_ddr_1_fu_598_ap_start_reg                                  |   1|   0|    1|          0|
    |icmp_ln237_reg_1559                                                  |   1|   0|    1|          0|
    |icmp_ln32_10_reg_1515                                                |   1|   0|    1|          0|
    |icmp_ln32_11_reg_1521                                                |   1|   0|    1|          0|
    |icmp_ln32_12_reg_1526                                                |   1|   0|    1|          0|
    |icmp_ln32_13_reg_1532                                                |   1|   0|    1|          0|
    |icmp_ln32_14_reg_1537                                                |   1|   0|    1|          0|
    |icmp_ln32_7_reg_1499                                                 |   1|   0|    1|          0|
    |icmp_ln32_8_reg_1504                                                 |   1|   0|    1|          0|
    |icmp_ln32_9_reg_1510                                                 |   1|   0|    1|          0|
    |internal_can_counter                                                 |  32|   0|   32|          0|
    |select_ln32_5_reg_1494                                               |   3|   0|    3|          0|
    |tmp_2_reg_1440                                                       |   1|   0|    1|          0|
    |tmp_3_reg_1463                                                       |   5|   0|    5|          0|
    |tmp_6_reg_1453                                                       |   1|   0|    1|          0|
    |tmp_7_reg_1489                                                       |   1|   0|    1|          0|
    |trunc_ln11_reg_1399                                                  |   8|   0|    8|          0|
    |trunc_ln12_reg_1404                                                  |   8|   0|    8|          0|
    |trunc_ln13_reg_1409                                                  |   8|   0|    8|          0|
    |trunc_ln14_reg_1414                                                  |   8|   0|    8|          0|
    |trunc_ln15_reg_1419                                                  |   8|   0|    8|          0|
    |trunc_ln164_reg_1435                                                 |   1|   0|    1|          0|
    |trunc_ln168_1_reg_1383                                               |  30|   0|   30|          0|
    |trunc_ln16_reg_1563                                                  |   4|   0|    4|          0|
    |trunc_ln176_1_reg_1447                                               |  11|   0|   11|          0|
    |trunc_ln179_2_reg_1458                                               |  18|   0|   18|          0|
    |trunc_ln17_reg_1568                                                  |  30|   0|   30|          0|
    |trunc_ln186_reg_1478                                                 |   8|   0|    8|          0|
    |trunc_ln191_1_reg_1394                                               |  30|   0|   30|          0|
    |trunc_ln210_reg_1424                                                 |   8|   0|    8|          0|
    |trunc_ln8_reg_1473                                                   |   8|   0|    8|          0|
    |trunc_ln_reg_1468                                                    |   8|   0|    8|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 447|   0|  453|          6|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|m_axi_can_addr_AWVALID   |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWREADY   |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWADDR    |  out|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWID      |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWLEN     |  out|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWSIZE    |  out|    3|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWBURST   |  out|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWLOCK    |  out|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWCACHE   |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWPROT    |  out|    3|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWQOS     |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWREGION  |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWUSER    |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WVALID    |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WREADY    |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WDATA     |  out|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WSTRB     |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WLAST     |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WID       |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WUSER     |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARVALID   |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARREADY   |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARADDR    |  out|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARID      |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARLEN     |  out|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARSIZE    |  out|    3|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARBURST   |  out|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARLOCK    |  out|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARCACHE   |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARPROT    |  out|    3|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARQOS     |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARREGION  |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARUSER    |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RVALID    |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RREADY    |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RDATA     |   in|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RLAST     |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RID       |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RFIFONUM  |   in|    9|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RUSER     |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RRESP     |   in|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_BVALID    |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_BREADY    |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_BRESP     |   in|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_BID       |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_BUSER     |   in|    1|       m_axi|           can_addr|       pointer|
|canbase                  |   in|   32|     ap_none|            canbase|        scalar|
|m_axi_ps_ddr_AWVALID     |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY     |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR      |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWID        |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN       |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST     |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK      |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE     |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS       |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION    |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY      |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA       |  out|    8|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB       |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST       |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WID         |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER       |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID     |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY     |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR      |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARID        |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN       |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST     |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK      |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE     |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS       |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION    |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID      |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA       |   in|    8|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST       |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RID         |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM    |   in|   11|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER       |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP       |   in|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID      |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP       |   in|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BID         |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER       |   in|    1|       m_axi|             ps_ddr|       pointer|
|ddr                      |   in|   32|     ap_none|                ddr|        scalar|
|readIndex                |   in|    8|     ap_none|          readIndex|        scalar|
|EN                       |   in|    4|     ap_none|                 EN|        scalar|
|timestamp                |   in|   64|     ap_none|          timestamp|        scalar|
|can_0_received           |  out|   32|      ap_vld|     can_0_received|       pointer|
|can_0_received_ap_vld    |  out|    1|      ap_vld|     can_0_received|       pointer|
|can_1_received           |  out|   32|      ap_vld|     can_1_received|       pointer|
|can_1_received_ap_vld    |  out|    1|      ap_vld|     can_1_received|       pointer|
|can_2_received           |  out|   32|      ap_vld|     can_2_received|       pointer|
|can_2_received_ap_vld    |  out|    1|      ap_vld|     can_2_received|       pointer|
|can_3_received           |  out|   32|      ap_vld|     can_3_received|       pointer|
|can_3_received_ap_vld    |  out|    1|      ap_vld|     can_3_received|       pointer|
|can_dropped              |  out|   32|      ap_vld|        can_dropped|       pointer|
|can_dropped_ap_vld       |  out|    1|      ap_vld|        can_dropped|       pointer|
|received_can             |  out|   32|      ap_vld|       received_can|       pointer|
|received_can_ap_vld      |  out|    1|      ap_vld|       received_can|       pointer|
+-------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 15 16 
14 --> 15 
15 --> 17 
16 --> 15 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.96>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%readIndex_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %readIndex"   --->   Operation 32 'read' 'readIndex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%canbase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %canbase"   --->   Operation 33 'read' 'canbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.75ns)   --->   "%can_frame = alloca i32 1" [can.c:166]   --->   Operation 34 'alloca' 'can_frame' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_1 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @recvFrame_logic.1_Pipeline_1, i8 %can_frame"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %readIndex_read, i6 0" [can.c:168]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i14 %shl_ln" [can.c:168]   --->   Operation 37 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln168_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %readIndex_read, i3 0" [can.c:168]   --->   Operation 38 'bitconcatenate' 'shl_ln168_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i11 %shl_ln168_1" [can.c:168]   --->   Operation 39 'zext' 'zext_ln168_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.52ns)   --->   "%add_ln168_2 = add i15 %zext_ln168, i15 %zext_ln168_1" [can.c:168]   --->   Operation 40 'add' 'add_ln168_2' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.53ns)   --->   "%add_ln168 = add i15 %add_ln168_2, i15 8448" [can.c:168]   --->   Operation 41 'add' 'add_ln168' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln168, i32 2, i32 14" [can.c:168]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln168_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp, i2 0" [can.c:168]   --->   Operation 43 'bitconcatenate' 'shl_ln168_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i15 %shl_ln168_2" [can.c:168]   --->   Operation 44 'zext' 'zext_ln168_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.89ns)   --->   "%add_ln168_1 = add i32 %zext_ln168_2, i32 %canbase_read" [can.c:168]   --->   Operation 45 'add' 'add_ln168_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln168_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln168_1, i32 2, i32 31" [can.c:168]   --->   Operation 46 'partselect' 'trunc_ln168_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @recvFrame_logic.1_Pipeline_1, i8 %can_frame"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln168 = sext i30 %trunc_ln168_1" [can.c:168]   --->   Operation 48 'sext' 'sext_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%can_addr_addr = getelementptr i32 %can_addr, i32 %sext_ln168" [can.c:168]   --->   Operation 49 'getelementptr' 'can_addr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [7/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:168]   --->   Operation 50 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp"   --->   Operation 51 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [6/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:168]   --->   Operation 52 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 53 [1/1] (1.53ns)   --->   "%add_ln191 = add i15 %add_ln168_2, i15 8452" [can.c:191]   --->   Operation 53 'add' 'add_ln191' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln191, i32 2, i32 14" [can.c:191]   --->   Operation 54 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp_4, i2 0" [can.c:191]   --->   Operation 55 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i15 %shl_ln1" [can.c:191]   --->   Operation 56 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.89ns)   --->   "%add_ln191_1 = add i32 %zext_ln191, i32 %canbase_read" [can.c:191]   --->   Operation 57 'add' 'add_ln191_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln191_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln191_1, i32 2, i32 31" [can.c:191]   --->   Operation 58 'partselect' 'trunc_ln191_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 56, i32 63" [can.c:203]   --->   Operation 59 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%can_frame_addr_7 = getelementptr i8 %can_frame, i32 0, i32 0" [can.c:203]   --->   Operation 60 'getelementptr' 'can_frame_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.75ns)   --->   "%store_ln203 = store i8 %trunc_ln9, i7 %can_frame_addr_7" [can.c:203]   --->   Operation 61 'store' 'store_ln203' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 48, i32 55" [can.c:204]   --->   Operation 62 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%can_frame_addr_8 = getelementptr i8 %can_frame, i32 0, i32 1" [can.c:204]   --->   Operation 63 'getelementptr' 'can_frame_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.75ns)   --->   "%store_ln204 = store i8 %trunc_ln10, i7 %can_frame_addr_8" [can.c:204]   --->   Operation 64 'store' 'store_ln204' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 40, i32 47" [can.c:205]   --->   Operation 65 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 32, i32 39" [can.c:206]   --->   Operation 66 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 24, i32 31" [can.c:207]   --->   Operation 67 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 16, i32 23" [can.c:208]   --->   Operation 68 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 8, i32 15" [can.c:209]   --->   Operation 69 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i64 %timestamp_read" [can.c:210]   --->   Operation 70 'trunc' 'trunc_ln210' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 71 [5/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:168]   --->   Operation 71 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i30 %trunc_ln191_1" [can.c:191]   --->   Operation 72 'sext' 'sext_ln191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%can_addr_addr_1 = getelementptr i32 %can_addr, i32 %sext_ln191" [can.c:191]   --->   Operation 73 'getelementptr' 'can_addr_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [7/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [can.c:191]   --->   Operation 74 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%can_frame_addr_9 = getelementptr i8 %can_frame, i32 0, i32 2" [can.c:205]   --->   Operation 75 'getelementptr' 'can_frame_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.75ns)   --->   "%store_ln205 = store i8 %trunc_ln11, i7 %can_frame_addr_9" [can.c:205]   --->   Operation 76 'store' 'store_ln205' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%can_frame_addr_10 = getelementptr i8 %can_frame, i32 0, i32 3" [can.c:206]   --->   Operation 77 'getelementptr' 'can_frame_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.75ns)   --->   "%store_ln206 = store i8 %trunc_ln12, i7 %can_frame_addr_10" [can.c:206]   --->   Operation 78 'store' 'store_ln206' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 79 [4/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:168]   --->   Operation 79 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 80 [6/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [can.c:191]   --->   Operation 80 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%can_frame_addr_11 = getelementptr i8 %can_frame, i32 0, i32 4" [can.c:207]   --->   Operation 81 'getelementptr' 'can_frame_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.75ns)   --->   "%store_ln207 = store i8 %trunc_ln13, i7 %can_frame_addr_11" [can.c:207]   --->   Operation 82 'store' 'store_ln207' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%can_frame_addr_12 = getelementptr i8 %can_frame, i32 0, i32 5" [can.c:208]   --->   Operation 83 'getelementptr' 'can_frame_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.75ns)   --->   "%store_ln208 = store i8 %trunc_ln14, i7 %can_frame_addr_12" [can.c:208]   --->   Operation 84 'store' 'store_ln208' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 85 [3/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:168]   --->   Operation 85 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 86 [5/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [can.c:191]   --->   Operation 86 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%can_frame_addr_13 = getelementptr i8 %can_frame, i32 0, i32 6" [can.c:209]   --->   Operation 87 'getelementptr' 'can_frame_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.75ns)   --->   "%store_ln209 = store i8 %trunc_ln15, i7 %can_frame_addr_13" [can.c:209]   --->   Operation 88 'store' 'store_ln209' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%can_frame_addr_14 = getelementptr i8 %can_frame, i32 0, i32 7" [can.c:210]   --->   Operation 89 'getelementptr' 'can_frame_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.75ns)   --->   "%store_ln210 = store i8 %trunc_ln210, i7 %can_frame_addr_14" [can.c:210]   --->   Operation 90 'store' 'store_ln210' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%EN_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %EN"   --->   Operation 91 'read' 'EN_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [2/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:168]   --->   Operation 92 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 93 [4/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [can.c:191]   --->   Operation 93 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i4 %EN_read" [can.c:197]   --->   Operation 94 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.02ns)   --->   "%id_can = add i5 %zext_ln197, i5 8" [can.c:197]   --->   Operation 95 'add' 'id_can' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i5 %id_can" [can.c:197]   --->   Operation 96 'zext' 'zext_ln197_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%can_frame_addr_15 = getelementptr i8 %can_frame, i32 0, i32 8" [can.c:211]   --->   Operation 97 'getelementptr' 'can_frame_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.75ns)   --->   "%store_ln211 = store i8 2, i7 %can_frame_addr_15" [can.c:211]   --->   Operation 98 'store' 'store_ln211' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%can_frame_addr_16 = getelementptr i8 %can_frame, i32 0, i32 9" [can.c:212]   --->   Operation 99 'getelementptr' 'can_frame_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.75ns)   --->   "%store_ln212 = store i8 %zext_ln197_1, i7 %can_frame_addr_16" [can.c:212]   --->   Operation 100 'store' 'store_ln212' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [1/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:168]   --->   Operation 101 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [3/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [can.c:191]   --->   Operation 102 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%can_frame_addr_17 = getelementptr i8 %can_frame, i32 0, i32 10" [can.c:213]   --->   Operation 103 'getelementptr' 'can_frame_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.75ns)   --->   "%store_ln213 = store i8 0, i7 %can_frame_addr_17" [can.c:213]   --->   Operation 104 'store' 'store_ln213' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%can_frame_addr_19 = getelementptr i8 %can_frame, i32 0, i32 18" [can.c:216]   --->   Operation 105 'getelementptr' 'can_frame_addr_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (1.75ns)   --->   "%store_ln216 = store i8 0, i7 %can_frame_addr_19" [can.c:216]   --->   Operation 106 'store' 'store_ln216' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 107 [1/1] (7.30ns)   --->   "%orFrameID = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr" [can.c:168]   --->   Operation 107 'read' 'orFrameID' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln164 = trunc i32 %orFrameID" [can.c:164]   --->   Operation 108 'trunc' 'trunc_ln164' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %orFrameID, i32 19" [can.c:171]   --->   Operation 109 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln176_1 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %orFrameID, i32 21, i32 31" [can.c:176]   --->   Operation 110 'partselect' 'trunc_ln176_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %orFrameID, i32 20" [can.c:179]   --->   Operation 111 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln179_2 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %orFrameID, i32 1, i32 18" [can.c:179]   --->   Operation 112 'partselect' 'trunc_ln179_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [2/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [can.c:191]   --->   Operation 113 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i1 %tmp_2" [can.c:171]   --->   Operation 114 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%can_frame_addr = getelementptr i8 %can_frame, i32 0, i32 16" [can.c:171]   --->   Operation 115 'getelementptr' 'can_frame_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (1.75ns)   --->   "%store_ln171 = store i8 %zext_ln171, i7 %can_frame_addr" [can.c:171]   --->   Operation 116 'store' 'store_ln171' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i11 %trunc_ln176_1" [can.c:176]   --->   Operation 117 'zext' 'zext_ln176' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%can_frame_addr_1 = getelementptr i8 %can_frame, i32 0, i32 17" [can.c:176]   --->   Operation 118 'getelementptr' 'can_frame_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%FrameID = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i11.i18, i11 %trunc_ln176_1, i18 %trunc_ln179_2" [can.c:179]   --->   Operation 119 'bitconcatenate' 'FrameID' <Predicate = (tmp_2)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.81ns)   --->   "%select_ln176 = select i1 %tmp_2, i1 %trunc_ln164, i1 %tmp_6" [can.c:176]   --->   Operation 120 'select' 'select_ln176' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.73ns)   --->   "%FrameID_1 = select i1 %tmp_2, i29 %FrameID, i29 %zext_ln176" [can.c:172]   --->   Operation 121 'select' 'FrameID_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln176_1 = zext i1 %select_ln176" [can.c:176]   --->   Operation 122 'zext' 'zext_ln176_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (1.75ns)   --->   "%store_ln176 = store i8 %zext_ln176_1, i7 %can_frame_addr_1" [can.c:176]   --->   Operation 123 'store' 'store_ln176' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i29.i32.i32, i29 %FrameID_1, i32 24, i32 28" [can.c:183]   --->   Operation 124 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %FrameID_1, i32 16, i32 23" [can.c:184]   --->   Operation 125 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %FrameID_1, i32 8, i32 15" [can.c:185]   --->   Operation 126 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i29 %FrameID_1" [can.c:186]   --->   Operation 127 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [can.c:191]   --->   Operation 128 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i5 %tmp_3" [can.c:183]   --->   Operation 129 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%can_frame_addr_3 = getelementptr i8 %can_frame, i32 0, i32 12" [can.c:183]   --->   Operation 130 'getelementptr' 'can_frame_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (1.75ns)   --->   "%store_ln183 = store i8 %zext_ln183, i7 %can_frame_addr_3" [can.c:183]   --->   Operation 131 'store' 'store_ln183' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%can_frame_addr_4 = getelementptr i8 %can_frame, i32 0, i32 13" [can.c:184]   --->   Operation 132 'getelementptr' 'can_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (1.75ns)   --->   "%store_ln184 = store i8 %trunc_ln, i7 %can_frame_addr_4" [can.c:184]   --->   Operation 133 'store' 'store_ln184' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 134 [1/1] (7.30ns)   --->   "%frameDLC = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr_1" [can.c:191]   --->   Operation 134 'read' 'frameDLC' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %frameDLC, i32 27" [can.c:28]   --->   Operation 135 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.15>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%can_frame_addr_5 = getelementptr i8 %can_frame, i32 0, i32 14" [can.c:185]   --->   Operation 136 'getelementptr' 'can_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (1.75ns)   --->   "%store_ln185 = store i8 %trunc_ln8, i7 %can_frame_addr_5" [can.c:185]   --->   Operation 137 'store' 'store_ln185' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%can_frame_addr_6 = getelementptr i8 %can_frame, i32 0, i32 15" [can.c:186]   --->   Operation 138 'getelementptr' 'can_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (1.75ns)   --->   "%store_ln186 = store i8 %trunc_ln186, i7 %can_frame_addr_6" [can.c:186]   --->   Operation 139 'store' 'store_ln186' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_12 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %frameDLC, i32 28, i32 31" [can.c:196]   --->   Operation 140 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%Dlc_assign = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %tmp_5, i28 0" [can.c:196]   --->   Operation 141 'bitconcatenate' 'Dlc_assign' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%xor_ln28 = xor i1 %tmp_7, i1 1" [can.c:28]   --->   Operation 142 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (1.96ns)   --->   "%icmp_ln28 = icmp_ugt  i32 %frameDLC, i32 2415919103" [can.c:28]   --->   Operation 143 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %icmp_ln28, i1 %xor_ln28" [can.c:28]   --->   Operation 144 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, i32 2147483648, i32 %Dlc_assign" [can.c:28]   --->   Operation 145 'select' 'select_ln28' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (1.96ns)   --->   "%icmp_ln32 = icmp_eq  i32 %select_ln28, i32 268435456" [can.c:32]   --->   Operation 146 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%zext_ln32 = zext i1 %icmp_ln32" [can.c:32]   --->   Operation 147 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (1.96ns)   --->   "%icmp_ln32_1 = icmp_eq  i32 %select_ln28, i32 536870912" [can.c:32]   --->   Operation 148 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (1.96ns)   --->   "%icmp_ln32_2 = icmp_eq  i32 %select_ln28, i32 805306368" [can.c:32]   --->   Operation 149 'icmp' 'icmp_ln32_2' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%select_ln32 = select i1 %icmp_ln32_2, i2 3, i2 2" [can.c:32]   --->   Operation 150 'select' 'select_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%or_ln32 = or i1 %icmp_ln32_2, i1 %icmp_ln32_1" [can.c:32]   --->   Operation 151 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln32_1 = select i1 %or_ln32, i2 %select_ln32, i2 %zext_ln32" [can.c:32]   --->   Operation 152 'select' 'select_ln32_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%zext_ln32_1 = zext i2 %select_ln32_1" [can.c:32]   --->   Operation 153 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (1.96ns)   --->   "%icmp_ln32_3 = icmp_eq  i32 %select_ln28, i32 1073741824" [can.c:32]   --->   Operation 154 'icmp' 'icmp_ln32_3' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (1.96ns)   --->   "%icmp_ln32_4 = icmp_eq  i32 %select_ln28, i32 1342177280" [can.c:32]   --->   Operation 155 'icmp' 'icmp_ln32_4' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%select_ln32_2 = select i1 %icmp_ln32_4, i3 5, i3 4" [can.c:32]   --->   Operation 156 'select' 'select_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%or_ln32_1 = or i1 %icmp_ln32_4, i1 %icmp_ln32_3" [can.c:32]   --->   Operation 157 'or' 'or_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln32_3 = select i1 %or_ln32_1, i3 %select_ln32_2, i3 %zext_ln32_1" [can.c:32]   --->   Operation 158 'select' 'select_ln32_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (1.96ns)   --->   "%icmp_ln32_5 = icmp_eq  i32 %select_ln28, i32 1610612736" [can.c:32]   --->   Operation 159 'icmp' 'icmp_ln32_5' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (1.96ns)   --->   "%icmp_ln32_6 = icmp_eq  i32 %select_ln28, i32 1879048192" [can.c:32]   --->   Operation 160 'icmp' 'icmp_ln32_6' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_5)   --->   "%select_ln32_4 = select i1 %icmp_ln32_6, i3 7, i3 6" [can.c:32]   --->   Operation 161 'select' 'select_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_5)   --->   "%or_ln32_2 = or i1 %icmp_ln32_6, i1 %icmp_ln32_5" [can.c:32]   --->   Operation 162 'or' 'or_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln32_5 = select i1 %or_ln32_2, i3 %select_ln32_4, i3 %select_ln32_3" [can.c:32]   --->   Operation 163 'select' 'select_ln32_5' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (1.96ns)   --->   "%icmp_ln32_7 = icmp_eq  i32 %select_ln28, i32 2147483648" [can.c:32]   --->   Operation 164 'icmp' 'icmp_ln32_7' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (1.96ns)   --->   "%icmp_ln32_8 = icmp_eq  i32 %select_ln28, i32 2415919104" [can.c:32]   --->   Operation 165 'icmp' 'icmp_ln32_8' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (1.96ns)   --->   "%icmp_ln32_9 = icmp_eq  i32 %select_ln28, i32 2684354560" [can.c:32]   --->   Operation 166 'icmp' 'icmp_ln32_9' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (1.96ns)   --->   "%icmp_ln32_10 = icmp_eq  i32 %select_ln28, i32 2952790016" [can.c:32]   --->   Operation 167 'icmp' 'icmp_ln32_10' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (1.96ns)   --->   "%icmp_ln32_11 = icmp_eq  i32 %select_ln28, i32 3221225472" [can.c:32]   --->   Operation 168 'icmp' 'icmp_ln32_11' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (1.96ns)   --->   "%icmp_ln32_12 = icmp_eq  i32 %select_ln28, i32 3489660928" [can.c:32]   --->   Operation 169 'icmp' 'icmp_ln32_12' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (1.96ns)   --->   "%icmp_ln32_13 = icmp_eq  i32 %select_ln28, i32 3758096384" [can.c:32]   --->   Operation 170 'icmp' 'icmp_ln32_13' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (1.96ns)   --->   "%icmp_ln32_14 = icmp_eq  i32 %select_ln28, i32 4026531840" [can.c:32]   --->   Operation 171 'icmp' 'icmp_ln32_14' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.66>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%ddr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ddr"   --->   Operation 172 'read' 'ddr_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 10, void @empty_2, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_addr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 1, void @empty_44, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%specreset_ln157 = specreset void @_ssdm_op_SpecReset, i32 %counter_can_2, i64 1, void @empty_43" [can.c:157]   --->   Operation 175 'specreset' 'specreset_ln157' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%zext_ln32_2 = zext i3 %select_ln32_5" [can.c:32]   --->   Operation 176 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%select_ln32_6 = select i1 %icmp_ln32_8, i4 12, i4 8" [can.c:32]   --->   Operation 177 'select' 'select_ln32_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%or_ln32_3 = or i1 %icmp_ln32_8, i1 %icmp_ln32_7" [can.c:32]   --->   Operation 178 'or' 'or_ln32_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.83ns) (out node of the LUT)   --->   "%select_ln32_7 = select i1 %or_ln32_3, i4 %select_ln32_6, i4 %zext_ln32_2" [can.c:32]   --->   Operation 179 'select' 'select_ln32_7' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%zext_ln32_3 = zext i4 %select_ln32_7" [can.c:32]   --->   Operation 180 'zext' 'zext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%select_ln32_8 = select i1 %icmp_ln32_10, i5 20, i5 16" [can.c:32]   --->   Operation 181 'select' 'select_ln32_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%or_ln32_4 = or i1 %icmp_ln32_10, i1 %icmp_ln32_9" [can.c:32]   --->   Operation 182 'or' 'or_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln32_9 = select i1 %or_ln32_4, i5 %select_ln32_8, i5 %zext_ln32_3" [can.c:32]   --->   Operation 183 'select' 'select_ln32_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%zext_ln32_4 = zext i5 %select_ln32_9" [can.c:32]   --->   Operation 184 'zext' 'zext_ln32_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%select_ln32_10 = select i1 %icmp_ln32_12, i6 32, i6 24" [can.c:32]   --->   Operation 185 'select' 'select_ln32_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%or_ln32_5 = or i1 %icmp_ln32_12, i1 %icmp_ln32_11" [can.c:32]   --->   Operation 186 'or' 'or_ln32_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln32_11 = select i1 %or_ln32_5, i6 %select_ln32_10, i6 %zext_ln32_4" [can.c:32]   --->   Operation 187 'select' 'select_ln32_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%zext_ln32_5 = zext i6 %select_ln32_11" [can.c:32]   --->   Operation 188 'zext' 'zext_ln32_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%empty = select i1 %icmp_ln32_14, i7 64, i7 48" [can.c:32]   --->   Operation 189 'select' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%empty_86 = or i1 %icmp_ln32_14, i1 %icmp_ln32_13" [can.c:32]   --->   Operation 190 'or' 'empty_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.80ns) (out node of the LUT)   --->   "%NofBytes = select i1 %empty_86, i7 %empty, i7 %zext_ln32_5" [can.c:214]   --->   Operation 191 'select' 'NofBytes' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i7 %NofBytes" [can.c:27]   --->   Operation 192 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i7 %NofBytes" [can.c:214]   --->   Operation 193 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (1.31ns)   --->   "%add_ln214 = add i7 %NofBytes, i7 8" [can.c:214]   --->   Operation 194 'add' 'add_ln214' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln214_1 = zext i7 %add_ln214" [can.c:214]   --->   Operation 195 'zext' 'zext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%can_frame_addr_18 = getelementptr i8 %can_frame, i32 0, i32 11" [can.c:214]   --->   Operation 196 'getelementptr' 'can_frame_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (1.75ns)   --->   "%store_ln214 = store i8 %zext_ln214_1, i7 %can_frame_addr_18" [can.c:214]   --->   Operation 197 'store' 'store_ln214' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%can_frame_addr_20 = getelementptr i8 %can_frame, i32 0, i32 19" [can.c:218]   --->   Operation 198 'getelementptr' 'can_frame_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (1.75ns)   --->   "%store_ln218 = store i8 %zext_ln214, i7 %can_frame_addr_20" [can.c:218]   --->   Operation 199 'store' 'store_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_13 : Operation 200 [1/1] (1.53ns)   --->   "%add156 = add i15 %add_ln168_2, i15 8456" [can.c:168]   --->   Operation 200 'add' 'add156' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (1.06ns)   --->   "%icmp_ln237 = icmp_eq  i7 %NofBytes, i7 0" [can.c:237]   --->   Operation 201 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %tmp_7, void %for.inc189.preheader, void %VITIS_LOOP_223_1" [can.c:220]   --->   Operation 202 'br' 'br_ln220' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %icmp_ln237, void %for.body.lr.ph, void %for.end" [can.c:223]   --->   Operation 203 'br' 'br_ln223' <Predicate = (tmp_7)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (1.28ns)   --->   "%add_ln223 = add i6 %trunc_ln27, i6 63" [can.c:223]   --->   Operation 204 'add' 'add_ln223' <Predicate = (tmp_7 & !icmp_ln237)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln223, i32 2, i32 5" [can.c:223]   --->   Operation 205 'partselect' 'trunc_ln16' <Predicate = (tmp_7 & !icmp_ln237)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.96>
ST_14 : Operation 206 [2/2] (1.96ns)   --->   "%call_ln214 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2, i7 %NofBytes, i15 %add156, i32 %canbase_read, i32 %can_addr, i8 %can_frame" [can.c:214]   --->   Operation 206 'call' 'call_ln214' <Predicate = true> <Delay = 1.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.89>
ST_15 : Operation 207 [1/2] (0.00ns)   --->   "%call_ln214 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2, i7 %NofBytes, i15 %add156, i32 %canbase_read, i32 %can_addr, i8 %can_frame" [can.c:214]   --->   Operation 207 'call' 'call_ln214' <Predicate = (!tmp_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.bb198"   --->   Operation 208 'br' 'br_ln0' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_15 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln223 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1, i5 %add_ln223_1, i32 %canbase_read, i15 %add156, i32 %can_addr, i8 %can_frame" [can.c:223]   --->   Operation 209 'call' 'call_ln223' <Predicate = (tmp_7 & !icmp_ln237)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end"   --->   Operation 210 'br' 'br_ln0' <Predicate = (tmp_7 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln234 = br void %sw.bb198" [can.c:234]   --->   Operation 211 'br' 'br_ln234' <Predicate = (tmp_7)> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%counter_can_2_load = load i32 %counter_can_2" [can.c:259]   --->   Operation 212 'load' 'counter_can_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (1.89ns)   --->   "%add_ln259 = add i32 %counter_can_2_load, i32 1" [can.c:259]   --->   Operation 213 'add' 'add_ln259' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln259 = store i32 %add_ln259, i32 %counter_can_2" [can.c:259]   --->   Operation 214 'store' 'store_ln259' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%write_ln274 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_2_received, i32 %add_ln259" [can.c:274]   --->   Operation 215 'write' 'write_ln274' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%internal_can_counter_load = load i32 %internal_can_counter" [can.c:278]   --->   Operation 216 'load' 'internal_can_counter_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (1.89ns)   --->   "%add_ln278 = add i32 %internal_can_counter_load, i32 1" [can.c:278]   --->   Operation 217 'add' 'add_ln278' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln278 = store i32 %add_ln278, i32 %internal_can_counter" [can.c:278]   --->   Operation 218 'store' 'store_ln278' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln279 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %received_can, i32 %add_ln278" [can.c:279]   --->   Operation 219 'write' 'write_ln279' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (1.89ns)   --->   "%add_ln281 = add i32 %canbase_read, i32 232" [can.c:281]   --->   Operation 220 'add' 'add_ln281' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln281, i32 2, i32 31" [can.c:281]   --->   Operation 221 'partselect' 'trunc_ln17' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 4.58>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i4 %trunc_ln16" [can.c:223]   --->   Operation 222 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.99ns)   --->   "%add_ln223_1 = add i5 %zext_ln223, i5 1" [can.c:223]   --->   Operation 223 'add' 'add_ln223_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 224 [2/2] (3.58ns)   --->   "%call_ln223 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1, i5 %add_ln223_1, i32 %canbase_read, i15 %add156, i32 %can_addr, i8 %can_frame" [can.c:223]   --->   Operation 224 'call' 'call_ln223' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 225 [2/2] (7.30ns)   --->   "%call_ln280 = call void @write_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %can_frame, i16 %dropped_can_counter" [can.c:280]   --->   Operation 225 'call' 'call_ln280' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln281 = sext i30 %trunc_ln17" [can.c:281]   --->   Operation 226 'sext' 'sext_ln281' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%can_addr_addr_2 = getelementptr i32 %can_addr, i32 %sext_ln281" [can.c:281]   --->   Operation 227 'getelementptr' 'can_addr_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [7/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:281]   --->   Operation 228 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 229 [1/2] (0.00ns)   --->   "%call_ln280 = call void @write_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %can_frame, i16 %dropped_can_counter" [can.c:280]   --->   Operation 229 'call' 'call_ln280' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 230 [6/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:281]   --->   Operation 230 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 231 [5/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:281]   --->   Operation 231 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 7.30>
ST_20 : Operation 232 [4/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:281]   --->   Operation 232 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 7.30>
ST_21 : Operation 233 [3/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:281]   --->   Operation 233 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 7.30>
ST_22 : Operation 234 [2/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:281]   --->   Operation 234 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 7.30>
ST_23 : Operation 235 [1/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:281]   --->   Operation 235 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 22> <Delay = 7.30>
ST_24 : Operation 236 [1/1] (7.30ns)   --->   "%can_addr_addr_2_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr_2" [can.c:281]   --->   Operation 236 'read' 'can_addr_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 23> <Delay = 7.30>
ST_25 : Operation 237 [1/1] (7.30ns)   --->   "%can_addr_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:283]   --->   Operation 237 'writereq' 'can_addr_addr_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 24> <Delay = 7.30>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%or_ln282 = or i32 %can_addr_addr_2_read, i32 128" [can.c:282]   --->   Operation 238 'or' 'or_ln282' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (7.30ns)   --->   "%write_ln283 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %can_addr_addr_2, i32 %or_ln282, i4 15" [can.c:283]   --->   Operation 239 'write' 'write_ln283' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 25> <Delay = 7.30>
ST_27 : Operation 240 [5/5] (7.30ns)   --->   "%can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2" [can.c:283]   --->   Operation 240 'writeresp' 'can_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 26> <Delay = 7.30>
ST_28 : Operation 241 [4/5] (7.30ns)   --->   "%can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2" [can.c:283]   --->   Operation 241 'writeresp' 'can_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 27> <Delay = 7.30>
ST_29 : Operation 242 [3/5] (7.30ns)   --->   "%can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2" [can.c:283]   --->   Operation 242 'writeresp' 'can_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 28> <Delay = 7.30>
ST_30 : Operation 243 [2/5] (7.30ns)   --->   "%can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2" [can.c:283]   --->   Operation 243 'writeresp' 'can_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 29> <Delay = 7.30>
ST_31 : Operation 244 [1/1] (0.00ns)   --->   "%write_ln272 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_0_received, i32 0" [can.c:272]   --->   Operation 244 'write' 'write_ln272' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 245 [1/1] (0.00ns)   --->   "%write_ln273 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_1_received, i32 0" [can.c:273]   --->   Operation 245 'write' 'write_ln273' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 246 [1/1] (0.00ns)   --->   "%write_ln275 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_3_received, i32 0" [can.c:275]   --->   Operation 246 'write' 'write_ln275' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 247 [1/1] (0.00ns)   --->   "%write_ln276 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_dropped, i32 0" [can.c:276]   --->   Operation 247 'write' 'write_ln276' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 248 [1/5] (7.30ns)   --->   "%can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2" [can.c:283]   --->   Operation 248 'writeresp' 'can_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 249 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 249 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ can_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ canbase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ps_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ readIndex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timestamp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ can_0_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_1_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_2_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_3_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_dropped]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ received_can]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ counter_can_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ internal_can_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dropped_can_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
readIndex_read            (read          ) [ 00000000000000000000000000000000]
canbase_read              (read          ) [ 00111111111111111000000000000000]
can_frame                 (alloca        ) [ 00111111111111111110000000000000]
shl_ln                    (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln168                (zext          ) [ 00000000000000000000000000000000]
shl_ln168_1               (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln168_1              (zext          ) [ 00000000000000000000000000000000]
add_ln168_2               (add           ) [ 00111111111111000000000000000000]
add_ln168                 (add           ) [ 00000000000000000000000000000000]
tmp                       (partselect    ) [ 00000000000000000000000000000000]
shl_ln168_2               (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln168_2              (zext          ) [ 00000000000000000000000000000000]
add_ln168_1               (add           ) [ 00000000000000000000000000000000]
trunc_ln168_1             (partselect    ) [ 00100000000000000000000000000000]
call_ln0                  (call          ) [ 00000000000000000000000000000000]
sext_ln168                (sext          ) [ 00000000000000000000000000000000]
can_addr_addr             (getelementptr ) [ 00011111110000000000000000000000]
timestamp_read            (read          ) [ 00000000000000000000000000000000]
add_ln191                 (add           ) [ 00000000000000000000000000000000]
tmp_4                     (partselect    ) [ 00000000000000000000000000000000]
shl_ln1                   (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln191                (zext          ) [ 00000000000000000000000000000000]
add_ln191_1               (add           ) [ 00000000000000000000000000000000]
trunc_ln191_1             (partselect    ) [ 00001000000000000000000000000000]
trunc_ln9                 (partselect    ) [ 00000000000000000000000000000000]
can_frame_addr_7          (getelementptr ) [ 00000000000000000000000000000000]
store_ln203               (store         ) [ 00000000000000000000000000000000]
trunc_ln10                (partselect    ) [ 00000000000000000000000000000000]
can_frame_addr_8          (getelementptr ) [ 00000000000000000000000000000000]
store_ln204               (store         ) [ 00000000000000000000000000000000]
trunc_ln11                (partselect    ) [ 00001000000000000000000000000000]
trunc_ln12                (partselect    ) [ 00001000000000000000000000000000]
trunc_ln13                (partselect    ) [ 00001100000000000000000000000000]
trunc_ln14                (partselect    ) [ 00001100000000000000000000000000]
trunc_ln15                (partselect    ) [ 00001110000000000000000000000000]
trunc_ln210               (trunc         ) [ 00001110000000000000000000000000]
sext_ln191                (sext          ) [ 00000000000000000000000000000000]
can_addr_addr_1           (getelementptr ) [ 00000111111100000000000000000000]
can_frame_addr_9          (getelementptr ) [ 00000000000000000000000000000000]
store_ln205               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_10         (getelementptr ) [ 00000000000000000000000000000000]
store_ln206               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_11         (getelementptr ) [ 00000000000000000000000000000000]
store_ln207               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_12         (getelementptr ) [ 00000000000000000000000000000000]
store_ln208               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_13         (getelementptr ) [ 00000000000000000000000000000000]
store_ln209               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_14         (getelementptr ) [ 00000000000000000000000000000000]
store_ln210               (store         ) [ 00000000000000000000000000000000]
EN_read                   (read          ) [ 00000000000000000000000000000000]
zext_ln197                (zext          ) [ 00000000000000000000000000000000]
id_can                    (add           ) [ 00000000000000000000000000000000]
zext_ln197_1              (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_15         (getelementptr ) [ 00000000000000000000000000000000]
store_ln211               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_16         (getelementptr ) [ 00000000000000000000000000000000]
store_ln212               (store         ) [ 00000000000000000000000000000000]
orFrameID_req             (readreq       ) [ 00000000000000000000000000000000]
can_frame_addr_17         (getelementptr ) [ 00000000000000000000000000000000]
store_ln213               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_19         (getelementptr ) [ 00000000000000000000000000000000]
store_ln216               (store         ) [ 00000000000000000000000000000000]
orFrameID                 (read          ) [ 00000000000000000000000000000000]
trunc_ln164               (trunc         ) [ 00000000001000000000000000000000]
tmp_2                     (bitselect     ) [ 00000000001000000000000000000000]
trunc_ln176_1             (partselect    ) [ 00000000001000000000000000000000]
tmp_6                     (bitselect     ) [ 00000000001000000000000000000000]
trunc_ln179_2             (partselect    ) [ 00000000001000000000000000000000]
zext_ln171                (zext          ) [ 00000000000000000000000000000000]
can_frame_addr            (getelementptr ) [ 00000000000000000000000000000000]
store_ln171               (store         ) [ 00000000000000000000000000000000]
zext_ln176                (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_1          (getelementptr ) [ 00000000000000000000000000000000]
FrameID                   (bitconcatenate) [ 00000000000000000000000000000000]
select_ln176              (select        ) [ 00000000000000000000000000000000]
FrameID_1                 (select        ) [ 00000000000000000000000000000000]
zext_ln176_1              (zext          ) [ 00000000000000000000000000000000]
store_ln176               (store         ) [ 00000000000000000000000000000000]
tmp_3                     (partselect    ) [ 00000000000100000000000000000000]
trunc_ln                  (partselect    ) [ 00000000000100000000000000000000]
trunc_ln8                 (partselect    ) [ 00000000000110000000000000000000]
trunc_ln186               (trunc         ) [ 00000000000110000000000000000000]
frameDLC_req              (readreq       ) [ 00000000000000000000000000000000]
zext_ln183                (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_3          (getelementptr ) [ 00000000000000000000000000000000]
store_ln183               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_4          (getelementptr ) [ 00000000000000000000000000000000]
store_ln184               (store         ) [ 00000000000000000000000000000000]
frameDLC                  (read          ) [ 00000000000010000000000000000000]
tmp_7                     (bitselect     ) [ 00000000000011111000000000000000]
can_frame_addr_5          (getelementptr ) [ 00000000000000000000000000000000]
store_ln185               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_6          (getelementptr ) [ 00000000000000000000000000000000]
store_ln186               (store         ) [ 00000000000000000000000000000000]
tmp_5                     (partselect    ) [ 00000000000000000000000000000000]
Dlc_assign                (bitconcatenate) [ 00000000000000000000000000000000]
xor_ln28                  (xor           ) [ 00000000000000000000000000000000]
icmp_ln28                 (icmp          ) [ 00000000000000000000000000000000]
and_ln28                  (and           ) [ 00000000000000000000000000000000]
select_ln28               (select        ) [ 00000000000000000000000000000000]
icmp_ln32                 (icmp          ) [ 00000000000000000000000000000000]
zext_ln32                 (zext          ) [ 00000000000000000000000000000000]
icmp_ln32_1               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_2               (icmp          ) [ 00000000000000000000000000000000]
select_ln32               (select        ) [ 00000000000000000000000000000000]
or_ln32                   (or            ) [ 00000000000000000000000000000000]
select_ln32_1             (select        ) [ 00000000000000000000000000000000]
zext_ln32_1               (zext          ) [ 00000000000000000000000000000000]
icmp_ln32_3               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_4               (icmp          ) [ 00000000000000000000000000000000]
select_ln32_2             (select        ) [ 00000000000000000000000000000000]
or_ln32_1                 (or            ) [ 00000000000000000000000000000000]
select_ln32_3             (select        ) [ 00000000000000000000000000000000]
icmp_ln32_5               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_6               (icmp          ) [ 00000000000000000000000000000000]
select_ln32_4             (select        ) [ 00000000000000000000000000000000]
or_ln32_2                 (or            ) [ 00000000000000000000000000000000]
select_ln32_5             (select        ) [ 00000000000001000000000000000000]
icmp_ln32_7               (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_8               (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_9               (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_10              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_11              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_12              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_13              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_14              (icmp          ) [ 00000000000001000000000000000000]
ddr_read                  (read          ) [ 00000000000000111110000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000000]
specreset_ln157           (specreset     ) [ 00000000000000000000000000000000]
zext_ln32_2               (zext          ) [ 00000000000000000000000000000000]
select_ln32_6             (select        ) [ 00000000000000000000000000000000]
or_ln32_3                 (or            ) [ 00000000000000000000000000000000]
select_ln32_7             (select        ) [ 00000000000000000000000000000000]
zext_ln32_3               (zext          ) [ 00000000000000000000000000000000]
select_ln32_8             (select        ) [ 00000000000000000000000000000000]
or_ln32_4                 (or            ) [ 00000000000000000000000000000000]
select_ln32_9             (select        ) [ 00000000000000000000000000000000]
zext_ln32_4               (zext          ) [ 00000000000000000000000000000000]
select_ln32_10            (select        ) [ 00000000000000000000000000000000]
or_ln32_5                 (or            ) [ 00000000000000000000000000000000]
select_ln32_11            (select        ) [ 00000000000000000000000000000000]
zext_ln32_5               (zext          ) [ 00000000000000000000000000000000]
empty                     (select        ) [ 00000000000000000000000000000000]
empty_86                  (or            ) [ 00000000000000000000000000000000]
NofBytes                  (select        ) [ 00000000000000111000000000000000]
trunc_ln27                (trunc         ) [ 00000000000000000000000000000000]
zext_ln214                (zext          ) [ 00000000000000000000000000000000]
add_ln214                 (add           ) [ 00000000000000000000000000000000]
zext_ln214_1              (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_18         (getelementptr ) [ 00000000000000000000000000000000]
store_ln214               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_20         (getelementptr ) [ 00000000000000000000000000000000]
store_ln218               (store         ) [ 00000000000000000000000000000000]
add156                    (add           ) [ 00000000000000111000000000000000]
icmp_ln237                (icmp          ) [ 00000000000001111000000000000000]
br_ln220                  (br            ) [ 00000000000000000000000000000000]
br_ln223                  (br            ) [ 00000000000000000000000000000000]
add_ln223                 (add           ) [ 00000000000000000000000000000000]
trunc_ln16                (partselect    ) [ 00000000000000001000000000000000]
call_ln214                (call          ) [ 00000000000000000000000000000000]
br_ln0                    (br            ) [ 00000000000000000000000000000000]
call_ln223                (call          ) [ 00000000000000000000000000000000]
br_ln0                    (br            ) [ 00000000000000000000000000000000]
br_ln234                  (br            ) [ 00000000000000000000000000000000]
counter_can_2_load        (load          ) [ 00000000000000000000000000000000]
add_ln259                 (add           ) [ 00000000000000000000000000000000]
store_ln259               (store         ) [ 00000000000000000000000000000000]
write_ln274               (write         ) [ 00000000000000000000000000000000]
internal_can_counter_load (load          ) [ 00000000000000000000000000000000]
add_ln278                 (add           ) [ 00000000000000000000000000000000]
store_ln278               (store         ) [ 00000000000000000000000000000000]
write_ln279               (write         ) [ 00000000000000000000000000000000]
add_ln281                 (add           ) [ 00000000000000000000000000000000]
trunc_ln17                (partselect    ) [ 00000000000000000100000000000000]
zext_ln223                (zext          ) [ 00000000000000000000000000000000]
add_ln223_1               (add           ) [ 00000000000000010000000000000000]
sext_ln281                (sext          ) [ 00000000000000000000000000000000]
can_addr_addr_2           (getelementptr ) [ 00000000000000000011111111111111]
call_ln280                (call          ) [ 00000000000000000000000000000000]
can_addr_load_req         (readreq       ) [ 00000000000000000000000000000000]
can_addr_addr_2_read      (read          ) [ 00000000000000000000000001100000]
can_addr_addr_4_req       (writereq      ) [ 00000000000000000000000000000000]
or_ln282                  (or            ) [ 00000000000000000000000000000000]
write_ln283               (write         ) [ 00000000000000000000000000000000]
write_ln272               (write         ) [ 00000000000000000000000000000000]
write_ln273               (write         ) [ 00000000000000000000000000000000]
write_ln275               (write         ) [ 00000000000000000000000000000000]
write_ln276               (write         ) [ 00000000000000000000000000000000]
can_addr_addr_4_resp      (writeresp     ) [ 00000000000000000000000000000000]
ret_ln0                   (ret           ) [ 00000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="can_addr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_addr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="canbase">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canbase"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ps_ddr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_ddr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ddr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="readIndex">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readIndex"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="EN">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EN"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="timestamp">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="can_0_received">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_0_received"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="can_1_received">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_1_received"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="can_2_received">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_2_received"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="can_3_received">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_3_received"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="can_dropped">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_dropped"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="received_can">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_can"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="counter_can_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_can_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="internal_can_counter">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_can_counter"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dropped_can_counter">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dropped_can_counter"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i11.i18"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i4.i28"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_ddr.1"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="274" class="1004" name="can_frame_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="can_frame/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="readIndex_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="readIndex_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="canbase_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="canbase_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_readreq_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="orFrameID_req/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="timestamp_read_read_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timestamp_read/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_readreq_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="frameDLC_req/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="EN_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="EN_read/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="orFrameID_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="7"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="orFrameID/9 "/>
</bind>
</comp>

<comp id="321" class="1004" name="frameDLC_read_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="7"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frameDLC/11 "/>
</bind>
</comp>

<comp id="326" class="1004" name="ddr_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_read/13 "/>
</bind>
</comp>

<comp id="332" class="1004" name="write_ln274_write_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln274/15 "/>
</bind>
</comp>

<comp id="339" class="1004" name="write_ln279_write_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="0" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="32" slack="0"/>
<pin id="343" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln279/15 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_writeresp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="can_addr_load_req/17 can_addr_addr_4_req/25 can_addr_addr_4_resp/27 "/>
</bind>
</comp>

<comp id="353" class="1004" name="can_addr_addr_2_read_read_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="7"/>
<pin id="356" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="can_addr_addr_2_read/24 "/>
</bind>
</comp>

<comp id="359" class="1004" name="write_ln283_write_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="0" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="9"/>
<pin id="362" dir="0" index="2" bw="32" slack="0"/>
<pin id="363" dir="0" index="3" bw="1" slack="0"/>
<pin id="364" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln283/26 "/>
</bind>
</comp>

<comp id="368" class="1004" name="write_ln272_write_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln272/31 "/>
</bind>
</comp>

<comp id="376" class="1004" name="write_ln273_write_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln273/31 "/>
</bind>
</comp>

<comp id="384" class="1004" name="write_ln275_write_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln275/31 "/>
</bind>
</comp>

<comp id="392" class="1004" name="write_ln276_write_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="0" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln276/31 "/>
</bind>
</comp>

<comp id="400" class="1004" name="can_frame_addr_7_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_7/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_access_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="0" index="2" bw="0" slack="0"/>
<pin id="412" dir="0" index="4" bw="7" slack="0"/>
<pin id="413" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="414" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="415" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/3 store_ln204/3 store_ln205/4 store_ln206/4 store_ln207/5 store_ln208/5 store_ln209/6 store_ln210/6 store_ln211/7 store_ln212/7 store_ln213/8 store_ln216/8 store_ln171/10 store_ln176/10 store_ln183/11 store_ln184/11 store_ln185/12 store_ln186/12 store_ln214/13 store_ln218/13 "/>
</bind>
</comp>

<comp id="417" class="1004" name="can_frame_addr_8_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_8/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="can_frame_addr_9_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="3" slack="0"/>
<pin id="429" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_9/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="can_frame_addr_10_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="3" slack="0"/>
<pin id="437" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_10/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="can_frame_addr_11_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="4" slack="0"/>
<pin id="445" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_11/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="can_frame_addr_12_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="4" slack="0"/>
<pin id="453" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_12/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="can_frame_addr_13_gep_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="4" slack="0"/>
<pin id="461" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_13/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="can_frame_addr_14_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="4" slack="0"/>
<pin id="469" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_14/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="can_frame_addr_15_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="5" slack="0"/>
<pin id="477" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_15/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="can_frame_addr_16_gep_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="5" slack="0"/>
<pin id="486" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_16/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="can_frame_addr_17_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_17/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="can_frame_addr_19_gep_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="6" slack="0"/>
<pin id="503" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_19/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="can_frame_addr_gep_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="6" slack="0"/>
<pin id="512" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr/10 "/>
</bind>
</comp>

<comp id="516" class="1004" name="can_frame_addr_1_gep_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_1/10 "/>
</bind>
</comp>

<comp id="524" class="1004" name="can_frame_addr_3_gep_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_3/11 "/>
</bind>
</comp>

<comp id="532" class="1004" name="can_frame_addr_4_gep_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="0" index="2" bw="5" slack="0"/>
<pin id="536" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_4/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="can_frame_addr_5_gep_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="5" slack="0"/>
<pin id="544" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_5/12 "/>
</bind>
</comp>

<comp id="548" class="1004" name="can_frame_addr_6_gep_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="0" index="2" bw="5" slack="0"/>
<pin id="552" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_6/12 "/>
</bind>
</comp>

<comp id="556" class="1004" name="can_frame_addr_18_gep_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="5" slack="0"/>
<pin id="560" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_18/13 "/>
</bind>
</comp>

<comp id="564" class="1004" name="can_frame_addr_20_gep_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="6" slack="0"/>
<pin id="568" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_20/13 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_recvFrame_logic_1_Pipeline_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="0" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="0"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="0" slack="0"/>
<pin id="580" dir="0" index="1" bw="7" slack="1"/>
<pin id="581" dir="0" index="2" bw="15" slack="1"/>
<pin id="582" dir="0" index="3" bw="32" slack="13"/>
<pin id="583" dir="0" index="4" bw="32" slack="0"/>
<pin id="584" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="585" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln214/14 "/>
</bind>
</comp>

<comp id="588" class="1004" name="grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="0" slack="0"/>
<pin id="590" dir="0" index="1" bw="5" slack="0"/>
<pin id="591" dir="0" index="2" bw="32" slack="13"/>
<pin id="592" dir="0" index="3" bw="15" slack="1"/>
<pin id="593" dir="0" index="4" bw="32" slack="0"/>
<pin id="594" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="595" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln223/16 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_write_ddr_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="0" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="0" index="2" bw="32" slack="3"/>
<pin id="602" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="603" dir="0" index="4" bw="16" slack="0"/>
<pin id="604" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln280/17 "/>
</bind>
</comp>

<comp id="608" class="1004" name="shl_ln_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="0" index="2" bw="1" slack="0"/>
<pin id="612" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln168_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="14" slack="0"/>
<pin id="618" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="shl_ln168_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="11" slack="0"/>
<pin id="622" dir="0" index="1" bw="8" slack="0"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln168_1/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln168_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="11" slack="0"/>
<pin id="630" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_1/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln168_2_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="14" slack="0"/>
<pin id="634" dir="0" index="1" bw="11" slack="0"/>
<pin id="635" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168_2/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln168_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="15" slack="0"/>
<pin id="640" dir="0" index="1" bw="15" slack="0"/>
<pin id="641" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="13" slack="0"/>
<pin id="646" dir="0" index="1" bw="15" slack="0"/>
<pin id="647" dir="0" index="2" bw="3" slack="0"/>
<pin id="648" dir="0" index="3" bw="5" slack="0"/>
<pin id="649" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="shl_ln168_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="15" slack="0"/>
<pin id="656" dir="0" index="1" bw="13" slack="0"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln168_2/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln168_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="15" slack="0"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_2/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln168_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="15" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168_1/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="trunc_ln168_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="30" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="0" index="2" bw="3" slack="0"/>
<pin id="676" dir="0" index="3" bw="6" slack="0"/>
<pin id="677" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln168_1/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sext_ln168_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="30" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln168/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="can_addr_addr_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_addr_addr/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln191_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="15" slack="2"/>
<pin id="694" dir="0" index="1" bw="15" slack="0"/>
<pin id="695" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln191/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_4_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="13" slack="0"/>
<pin id="699" dir="0" index="1" bw="15" slack="0"/>
<pin id="700" dir="0" index="2" bw="3" slack="0"/>
<pin id="701" dir="0" index="3" bw="5" slack="0"/>
<pin id="702" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="shl_ln1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="15" slack="0"/>
<pin id="709" dir="0" index="1" bw="13" slack="0"/>
<pin id="710" dir="0" index="2" bw="1" slack="0"/>
<pin id="711" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln191_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="15" slack="0"/>
<pin id="717" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln191/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln191_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="15" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="2"/>
<pin id="722" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln191_1/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="trunc_ln191_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="30" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="0"/>
<pin id="727" dir="0" index="2" bw="3" slack="0"/>
<pin id="728" dir="0" index="3" bw="6" slack="0"/>
<pin id="729" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln191_1/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="trunc_ln9_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="0" index="1" bw="64" slack="0"/>
<pin id="737" dir="0" index="2" bw="7" slack="0"/>
<pin id="738" dir="0" index="3" bw="7" slack="0"/>
<pin id="739" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="trunc_ln10_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="0" index="1" bw="64" slack="0"/>
<pin id="748" dir="0" index="2" bw="7" slack="0"/>
<pin id="749" dir="0" index="3" bw="7" slack="0"/>
<pin id="750" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="trunc_ln11_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="0" index="1" bw="64" slack="0"/>
<pin id="759" dir="0" index="2" bw="7" slack="0"/>
<pin id="760" dir="0" index="3" bw="7" slack="0"/>
<pin id="761" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="trunc_ln12_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="0"/>
<pin id="768" dir="0" index="1" bw="64" slack="0"/>
<pin id="769" dir="0" index="2" bw="7" slack="0"/>
<pin id="770" dir="0" index="3" bw="7" slack="0"/>
<pin id="771" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="trunc_ln13_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="0" index="1" bw="64" slack="0"/>
<pin id="779" dir="0" index="2" bw="6" slack="0"/>
<pin id="780" dir="0" index="3" bw="6" slack="0"/>
<pin id="781" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln13/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="trunc_ln14_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="0"/>
<pin id="788" dir="0" index="1" bw="64" slack="0"/>
<pin id="789" dir="0" index="2" bw="6" slack="0"/>
<pin id="790" dir="0" index="3" bw="6" slack="0"/>
<pin id="791" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln14/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="trunc_ln15_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="0"/>
<pin id="798" dir="0" index="1" bw="64" slack="0"/>
<pin id="799" dir="0" index="2" bw="5" slack="0"/>
<pin id="800" dir="0" index="3" bw="5" slack="0"/>
<pin id="801" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln15/3 "/>
</bind>
</comp>

<comp id="806" class="1004" name="trunc_ln210_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="64" slack="0"/>
<pin id="808" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln210/3 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sext_ln191_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="30" slack="1"/>
<pin id="812" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln191/4 "/>
</bind>
</comp>

<comp id="813" class="1004" name="can_addr_addr_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="0" index="1" bw="32" slack="0"/>
<pin id="816" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_addr_addr_1/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln197_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="0"/>
<pin id="822" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197/7 "/>
</bind>
</comp>

<comp id="824" class="1004" name="id_can_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="4" slack="0"/>
<pin id="826" dir="0" index="1" bw="5" slack="0"/>
<pin id="827" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="id_can/7 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln197_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="5" slack="0"/>
<pin id="832" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197_1/7 "/>
</bind>
</comp>

<comp id="835" class="1004" name="trunc_ln164_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln164/9 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_2_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="0" index="2" bw="6" slack="0"/>
<pin id="843" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="847" class="1004" name="trunc_ln176_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="11" slack="0"/>
<pin id="849" dir="0" index="1" bw="32" slack="0"/>
<pin id="850" dir="0" index="2" bw="6" slack="0"/>
<pin id="851" dir="0" index="3" bw="6" slack="0"/>
<pin id="852" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln176_1/9 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_6_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="32" slack="0"/>
<pin id="860" dir="0" index="2" bw="6" slack="0"/>
<pin id="861" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="865" class="1004" name="trunc_ln179_2_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="18" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="0"/>
<pin id="868" dir="0" index="2" bw="1" slack="0"/>
<pin id="869" dir="0" index="3" bw="6" slack="0"/>
<pin id="870" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln179_2/9 "/>
</bind>
</comp>

<comp id="875" class="1004" name="zext_ln171_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="1"/>
<pin id="877" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/10 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln176_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="11" slack="1"/>
<pin id="881" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/10 "/>
</bind>
</comp>

<comp id="882" class="1004" name="FrameID_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="29" slack="0"/>
<pin id="884" dir="0" index="1" bw="11" slack="1"/>
<pin id="885" dir="0" index="2" bw="18" slack="1"/>
<pin id="886" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="FrameID/10 "/>
</bind>
</comp>

<comp id="888" class="1004" name="select_ln176_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="0" index="1" bw="1" slack="1"/>
<pin id="891" dir="0" index="2" bw="1" slack="1"/>
<pin id="892" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln176/10 "/>
</bind>
</comp>

<comp id="893" class="1004" name="FrameID_1_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="0" index="1" bw="29" slack="0"/>
<pin id="896" dir="0" index="2" bw="29" slack="0"/>
<pin id="897" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="FrameID_1/10 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln176_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176_1/10 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_3_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="5" slack="0"/>
<pin id="907" dir="0" index="1" bw="29" slack="0"/>
<pin id="908" dir="0" index="2" bw="6" slack="0"/>
<pin id="909" dir="0" index="3" bw="6" slack="0"/>
<pin id="910" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="915" class="1004" name="trunc_ln_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="0"/>
<pin id="917" dir="0" index="1" bw="29" slack="0"/>
<pin id="918" dir="0" index="2" bw="6" slack="0"/>
<pin id="919" dir="0" index="3" bw="6" slack="0"/>
<pin id="920" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="925" class="1004" name="trunc_ln8_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="0"/>
<pin id="927" dir="0" index="1" bw="29" slack="0"/>
<pin id="928" dir="0" index="2" bw="5" slack="0"/>
<pin id="929" dir="0" index="3" bw="5" slack="0"/>
<pin id="930" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/10 "/>
</bind>
</comp>

<comp id="935" class="1004" name="trunc_ln186_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="29" slack="0"/>
<pin id="937" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/10 "/>
</bind>
</comp>

<comp id="939" class="1004" name="zext_ln183_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="5" slack="1"/>
<pin id="941" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183/11 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_7_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="0"/>
<pin id="946" dir="0" index="2" bw="6" slack="0"/>
<pin id="947" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp_5_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="4" slack="0"/>
<pin id="953" dir="0" index="1" bw="32" slack="1"/>
<pin id="954" dir="0" index="2" bw="6" slack="0"/>
<pin id="955" dir="0" index="3" bw="6" slack="0"/>
<pin id="956" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="960" class="1004" name="Dlc_assign_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="0"/>
<pin id="962" dir="0" index="1" bw="4" slack="0"/>
<pin id="963" dir="0" index="2" bw="1" slack="0"/>
<pin id="964" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Dlc_assign/12 "/>
</bind>
</comp>

<comp id="968" class="1004" name="xor_ln28_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/12 "/>
</bind>
</comp>

<comp id="973" class="1004" name="icmp_ln28_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="0" index="1" bw="32" slack="0"/>
<pin id="976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/12 "/>
</bind>
</comp>

<comp id="978" class="1004" name="and_ln28_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="0"/>
<pin id="980" dir="0" index="1" bw="1" slack="0"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/12 "/>
</bind>
</comp>

<comp id="984" class="1004" name="select_ln28_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="32" slack="0"/>
<pin id="987" dir="0" index="2" bw="32" slack="0"/>
<pin id="988" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/12 "/>
</bind>
</comp>

<comp id="992" class="1004" name="icmp_ln32_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="0"/>
<pin id="994" dir="0" index="1" bw="32" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/12 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln32_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/12 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="icmp_ln32_1_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="0" index="1" bw="32" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_1/12 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="icmp_ln32_2_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="0"/>
<pin id="1010" dir="0" index="1" bw="32" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_2/12 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="select_ln32_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="2" slack="0"/>
<pin id="1017" dir="0" index="2" bw="2" slack="0"/>
<pin id="1018" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/12 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="or_ln32_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/12 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="select_ln32_1_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="2" slack="0"/>
<pin id="1031" dir="0" index="2" bw="2" slack="0"/>
<pin id="1032" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/12 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="zext_ln32_1_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="2" slack="0"/>
<pin id="1038" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/12 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="icmp_ln32_3_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_3/12 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="icmp_ln32_4_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="0"/>
<pin id="1048" dir="0" index="1" bw="32" slack="0"/>
<pin id="1049" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_4/12 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="select_ln32_2_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="0"/>
<pin id="1054" dir="0" index="1" bw="3" slack="0"/>
<pin id="1055" dir="0" index="2" bw="3" slack="0"/>
<pin id="1056" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/12 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="or_ln32_1_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_1/12 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="select_ln32_3_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="3" slack="0"/>
<pin id="1069" dir="0" index="2" bw="3" slack="0"/>
<pin id="1070" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_3/12 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="icmp_ln32_5_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="0"/>
<pin id="1076" dir="0" index="1" bw="32" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_5/12 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="icmp_ln32_6_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="0" index="1" bw="32" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_6/12 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="select_ln32_4_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="3" slack="0"/>
<pin id="1089" dir="0" index="2" bw="3" slack="0"/>
<pin id="1090" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_4/12 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="or_ln32_2_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_2/12 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="select_ln32_5_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="3" slack="0"/>
<pin id="1103" dir="0" index="2" bw="3" slack="0"/>
<pin id="1104" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_5/12 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="icmp_ln32_7_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="0"/>
<pin id="1110" dir="0" index="1" bw="32" slack="0"/>
<pin id="1111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_7/12 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="icmp_ln32_8_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="0"/>
<pin id="1116" dir="0" index="1" bw="32" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_8/12 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="icmp_ln32_9_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="0"/>
<pin id="1122" dir="0" index="1" bw="32" slack="0"/>
<pin id="1123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_9/12 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="icmp_ln32_10_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="0"/>
<pin id="1128" dir="0" index="1" bw="32" slack="0"/>
<pin id="1129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_10/12 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="icmp_ln32_11_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="0"/>
<pin id="1134" dir="0" index="1" bw="32" slack="0"/>
<pin id="1135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_11/12 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="icmp_ln32_12_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="0"/>
<pin id="1140" dir="0" index="1" bw="32" slack="0"/>
<pin id="1141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_12/12 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="icmp_ln32_13_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="0"/>
<pin id="1146" dir="0" index="1" bw="32" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_13/12 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="icmp_ln32_14_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="0"/>
<pin id="1152" dir="0" index="1" bw="32" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_14/12 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="zext_ln32_2_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="3" slack="1"/>
<pin id="1158" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/13 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="select_ln32_6_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="1"/>
<pin id="1161" dir="0" index="1" bw="4" slack="0"/>
<pin id="1162" dir="0" index="2" bw="4" slack="0"/>
<pin id="1163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_6/13 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="or_ln32_3_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="1"/>
<pin id="1168" dir="0" index="1" bw="1" slack="1"/>
<pin id="1169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_3/13 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="select_ln32_7_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="4" slack="0"/>
<pin id="1173" dir="0" index="2" bw="4" slack="0"/>
<pin id="1174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_7/13 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="zext_ln32_3_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="4" slack="0"/>
<pin id="1180" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_3/13 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="select_ln32_8_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="1"/>
<pin id="1184" dir="0" index="1" bw="5" slack="0"/>
<pin id="1185" dir="0" index="2" bw="5" slack="0"/>
<pin id="1186" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_8/13 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="or_ln32_4_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="1"/>
<pin id="1191" dir="0" index="1" bw="1" slack="1"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_4/13 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="select_ln32_9_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="0"/>
<pin id="1195" dir="0" index="1" bw="5" slack="0"/>
<pin id="1196" dir="0" index="2" bw="5" slack="0"/>
<pin id="1197" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_9/13 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="zext_ln32_4_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="5" slack="0"/>
<pin id="1203" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_4/13 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="select_ln32_10_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="1"/>
<pin id="1207" dir="0" index="1" bw="6" slack="0"/>
<pin id="1208" dir="0" index="2" bw="6" slack="0"/>
<pin id="1209" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_10/13 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="or_ln32_5_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="1"/>
<pin id="1214" dir="0" index="1" bw="1" slack="1"/>
<pin id="1215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_5/13 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="select_ln32_11_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="0"/>
<pin id="1218" dir="0" index="1" bw="6" slack="0"/>
<pin id="1219" dir="0" index="2" bw="6" slack="0"/>
<pin id="1220" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_11/13 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="zext_ln32_5_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="6" slack="0"/>
<pin id="1226" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_5/13 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="empty_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="1"/>
<pin id="1230" dir="0" index="1" bw="7" slack="0"/>
<pin id="1231" dir="0" index="2" bw="7" slack="0"/>
<pin id="1232" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/13 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="empty_86_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="1"/>
<pin id="1237" dir="0" index="1" bw="1" slack="1"/>
<pin id="1238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_86/13 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="NofBytes_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="0"/>
<pin id="1241" dir="0" index="1" bw="7" slack="0"/>
<pin id="1242" dir="0" index="2" bw="7" slack="0"/>
<pin id="1243" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NofBytes/13 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="trunc_ln27_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="7" slack="0"/>
<pin id="1249" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/13 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="zext_ln214_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="7" slack="0"/>
<pin id="1253" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214/13 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="add_ln214_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="7" slack="0"/>
<pin id="1258" dir="0" index="1" bw="5" slack="0"/>
<pin id="1259" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/13 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="zext_ln214_1_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="7" slack="0"/>
<pin id="1264" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214_1/13 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="add156_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="15" slack="12"/>
<pin id="1269" dir="0" index="1" bw="15" slack="0"/>
<pin id="1270" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add156/13 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="icmp_ln237_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="7" slack="0"/>
<pin id="1274" dir="0" index="1" bw="7" slack="0"/>
<pin id="1275" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/13 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="add_ln223_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="6" slack="0"/>
<pin id="1280" dir="0" index="1" bw="1" slack="0"/>
<pin id="1281" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/13 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="trunc_ln16_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="4" slack="0"/>
<pin id="1286" dir="0" index="1" bw="6" slack="0"/>
<pin id="1287" dir="0" index="2" bw="3" slack="0"/>
<pin id="1288" dir="0" index="3" bw="4" slack="0"/>
<pin id="1289" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln16/13 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="counter_can_2_load_load_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="0"/>
<pin id="1296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_can_2_load/15 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="add_ln259_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="32" slack="0"/>
<pin id="1300" dir="0" index="1" bw="1" slack="0"/>
<pin id="1301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln259/15 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="store_ln259_store_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="0"/>
<pin id="1307" dir="0" index="1" bw="32" slack="0"/>
<pin id="1308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln259/15 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="internal_can_counter_load_load_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="0"/>
<pin id="1313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="internal_can_counter_load/15 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="add_ln278_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="32" slack="0"/>
<pin id="1317" dir="0" index="1" bw="1" slack="0"/>
<pin id="1318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln278/15 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="store_ln278_store_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="0"/>
<pin id="1324" dir="0" index="1" bw="32" slack="0"/>
<pin id="1325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln278/15 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="add_ln281_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="14"/>
<pin id="1330" dir="0" index="1" bw="9" slack="0"/>
<pin id="1331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln281/15 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="trunc_ln17_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="30" slack="0"/>
<pin id="1335" dir="0" index="1" bw="32" slack="0"/>
<pin id="1336" dir="0" index="2" bw="3" slack="0"/>
<pin id="1337" dir="0" index="3" bw="6" slack="0"/>
<pin id="1338" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln17/15 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="zext_ln223_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="4" slack="1"/>
<pin id="1345" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/16 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="add_ln223_1_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="4" slack="0"/>
<pin id="1348" dir="0" index="1" bw="1" slack="0"/>
<pin id="1349" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223_1/16 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="sext_ln281_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="30" slack="1"/>
<pin id="1355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln281/17 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="can_addr_addr_2_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="0"/>
<pin id="1358" dir="0" index="1" bw="32" slack="0"/>
<pin id="1359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_addr_addr_2/17 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="or_ln282_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="32" slack="2"/>
<pin id="1365" dir="0" index="1" bw="32" slack="0"/>
<pin id="1366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln282/26 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="canbase_read_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="2"/>
<pin id="1371" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="canbase_read "/>
</bind>
</comp>

<comp id="1377" class="1005" name="add_ln168_2_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="15" slack="2"/>
<pin id="1379" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln168_2 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="trunc_ln168_1_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="30" slack="1"/>
<pin id="1385" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln168_1 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="can_addr_addr_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="1"/>
<pin id="1390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_addr_addr "/>
</bind>
</comp>

<comp id="1394" class="1005" name="trunc_ln191_1_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="30" slack="1"/>
<pin id="1396" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln191_1 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="trunc_ln11_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="8" slack="1"/>
<pin id="1401" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="trunc_ln12_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="8" slack="1"/>
<pin id="1406" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="trunc_ln13_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="8" slack="2"/>
<pin id="1411" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="trunc_ln14_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="8" slack="2"/>
<pin id="1416" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln14 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="trunc_ln15_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="8" slack="3"/>
<pin id="1421" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln15 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="trunc_ln210_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="8" slack="3"/>
<pin id="1426" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln210 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="can_addr_addr_1_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="32" slack="1"/>
<pin id="1431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_addr_addr_1 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="trunc_ln164_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="1"/>
<pin id="1437" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln164 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="tmp_2_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="1" slack="1"/>
<pin id="1442" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="trunc_ln176_1_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="11" slack="1"/>
<pin id="1449" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln176_1 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="tmp_6_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="1"/>
<pin id="1455" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="trunc_ln179_2_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="18" slack="1"/>
<pin id="1460" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln179_2 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="tmp_3_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="5" slack="1"/>
<pin id="1465" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="trunc_ln_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="8" slack="1"/>
<pin id="1470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1473" class="1005" name="trunc_ln8_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="8" slack="2"/>
<pin id="1475" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="trunc_ln186_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="8" slack="2"/>
<pin id="1480" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln186 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="frameDLC_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="32" slack="1"/>
<pin id="1485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frameDLC "/>
</bind>
</comp>

<comp id="1489" class="1005" name="tmp_7_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="1" slack="1"/>
<pin id="1491" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="select_ln32_5_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="3" slack="1"/>
<pin id="1496" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_5 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="icmp_ln32_7_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="1" slack="1"/>
<pin id="1501" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_7 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="icmp_ln32_8_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="1" slack="1"/>
<pin id="1506" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_8 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="icmp_ln32_9_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="1" slack="1"/>
<pin id="1512" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_9 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="icmp_ln32_10_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="1" slack="1"/>
<pin id="1517" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_10 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="icmp_ln32_11_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="1" slack="1"/>
<pin id="1523" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_11 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="icmp_ln32_12_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="1" slack="1"/>
<pin id="1528" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_12 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="icmp_ln32_13_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="1" slack="1"/>
<pin id="1534" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_13 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="icmp_ln32_14_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="1" slack="1"/>
<pin id="1539" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_14 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="ddr_read_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="32" slack="3"/>
<pin id="1545" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ddr_read "/>
</bind>
</comp>

<comp id="1548" class="1005" name="NofBytes_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="7" slack="1"/>
<pin id="1550" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="NofBytes "/>
</bind>
</comp>

<comp id="1553" class="1005" name="add156_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="15" slack="1"/>
<pin id="1555" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add156 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="icmp_ln237_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="1" slack="2"/>
<pin id="1561" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln237 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="trunc_ln16_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="4" slack="1"/>
<pin id="1565" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="trunc_ln17_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="30" slack="1"/>
<pin id="1570" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="add_ln223_1_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="5" slack="1"/>
<pin id="1575" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln223_1 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="can_addr_addr_2_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="32" slack="1"/>
<pin id="1580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_addr_addr_2 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="can_addr_addr_2_read_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="32" slack="2"/>
<pin id="1587" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="can_addr_addr_2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="277"><net_src comp="36" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="2" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="64" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="66" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="64" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="36" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="110" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="124" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="124" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="34" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="6" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="256" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="18" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="256" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="24" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="64" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="36" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="124" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="264" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="365"><net_src comp="268" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="270" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="367"><net_src comp="272" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="373"><net_src comp="256" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="14" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="76" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="256" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="16" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="76" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="389"><net_src comp="256" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="20" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="76" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="397"><net_src comp="256" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="22" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="76" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="76" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="76" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="416"><net_src comp="400" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="422"><net_src comp="76" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="36" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="424"><net_src comp="417" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="430"><net_src comp="76" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="431"><net_src comp="52" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="432"><net_src comp="425" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="438"><net_src comp="76" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="439"><net_src comp="100" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="440"><net_src comp="433" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="446"><net_src comp="76" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="447"><net_src comp="102" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="448"><net_src comp="441" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="454"><net_src comp="76" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="455"><net_src comp="104" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="456"><net_src comp="449" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="462"><net_src comp="76" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="106" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="464"><net_src comp="457" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="470"><net_src comp="76" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="471"><net_src comp="108" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="472"><net_src comp="465" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="478"><net_src comp="76" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="479"><net_src comp="96" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="480"><net_src comp="114" pin="0"/><net_sink comp="407" pin=4"/></net>

<net id="481"><net_src comp="473" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="487"><net_src comp="76" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="488"><net_src comp="116" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="489"><net_src comp="482" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="495"><net_src comp="76" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="496"><net_src comp="118" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="497"><net_src comp="120" pin="0"/><net_sink comp="407" pin=4"/></net>

<net id="498"><net_src comp="490" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="504"><net_src comp="76" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="122" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="506"><net_src comp="120" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="507"><net_src comp="499" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="513"><net_src comp="76" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="514"><net_src comp="92" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="515"><net_src comp="508" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="521"><net_src comp="76" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="522"><net_src comp="138" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="523"><net_src comp="516" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="529"><net_src comp="76" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="148" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="531"><net_src comp="524" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="537"><net_src comp="76" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="538"><net_src comp="150" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="539"><net_src comp="532" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="545"><net_src comp="76" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="546"><net_src comp="54" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="547"><net_src comp="540" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="553"><net_src comp="76" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="554"><net_src comp="98" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="555"><net_src comp="548" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="561"><net_src comp="76" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="562"><net_src comp="242" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="563"><net_src comp="556" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="569"><net_src comp="76" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="570"><net_src comp="128" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="571"><net_src comp="564" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="576"><net_src comp="38" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="274" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="586"><net_src comp="252" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="0" pin="0"/><net_sink comp="578" pin=4"/></net>

<net id="596"><net_src comp="254" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="0" pin="0"/><net_sink comp="588" pin=4"/></net>

<net id="605"><net_src comp="262" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="4" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="30" pin="0"/><net_sink comp="598" pin=4"/></net>

<net id="613"><net_src comp="40" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="278" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="42" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="619"><net_src comp="608" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="44" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="278" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="46" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="631"><net_src comp="620" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="616" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="628" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="48" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="650"><net_src comp="50" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="638" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="52" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="653"><net_src comp="54" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="659"><net_src comp="56" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="644" pin="4"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="58" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="665"><net_src comp="654" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="662" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="284" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="678"><net_src comp="60" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="666" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="52" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="681"><net_src comp="62" pin="0"/><net_sink comp="672" pin=3"/></net>

<net id="689"><net_src comp="0" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="691"><net_src comp="685" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="696"><net_src comp="68" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="50" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="692" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="705"><net_src comp="52" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="706"><net_src comp="54" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="712"><net_src comp="56" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="697" pin="4"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="58" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="718"><net_src comp="707" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="730"><net_src comp="60" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="719" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="732"><net_src comp="52" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="733"><net_src comp="62" pin="0"/><net_sink comp="724" pin=3"/></net>

<net id="740"><net_src comp="70" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="297" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="72" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="74" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="744"><net_src comp="734" pin="4"/><net_sink comp="407" pin=4"/></net>

<net id="751"><net_src comp="70" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="297" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="78" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="754"><net_src comp="80" pin="0"/><net_sink comp="745" pin=3"/></net>

<net id="755"><net_src comp="745" pin="4"/><net_sink comp="407" pin=1"/></net>

<net id="762"><net_src comp="70" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="297" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="82" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="84" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="772"><net_src comp="70" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="297" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="86" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="775"><net_src comp="88" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="782"><net_src comp="70" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="297" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="90" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="785"><net_src comp="62" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="792"><net_src comp="70" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="297" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="794"><net_src comp="92" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="795"><net_src comp="94" pin="0"/><net_sink comp="786" pin=3"/></net>

<net id="802"><net_src comp="70" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="297" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="804"><net_src comp="96" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="805"><net_src comp="98" pin="0"/><net_sink comp="796" pin=3"/></net>

<net id="809"><net_src comp="297" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="817"><net_src comp="0" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="810" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="819"><net_src comp="813" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="823"><net_src comp="310" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="820" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="112" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="833"><net_src comp="824" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="838"><net_src comp="316" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="844"><net_src comp="126" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="316" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="846"><net_src comp="128" pin="0"/><net_sink comp="839" pin=2"/></net>

<net id="853"><net_src comp="130" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="316" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="132" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="856"><net_src comp="62" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="862"><net_src comp="126" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="863"><net_src comp="316" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="864"><net_src comp="134" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="871"><net_src comp="136" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="316" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="873"><net_src comp="36" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="874"><net_src comp="122" pin="0"/><net_sink comp="865" pin=3"/></net>

<net id="878"><net_src comp="875" pin="1"/><net_sink comp="407" pin=4"/></net>

<net id="887"><net_src comp="140" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="898"><net_src comp="882" pin="3"/><net_sink comp="893" pin=1"/></net>

<net id="899"><net_src comp="879" pin="1"/><net_sink comp="893" pin=2"/></net>

<net id="903"><net_src comp="888" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="911"><net_src comp="142" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="893" pin="3"/><net_sink comp="905" pin=1"/></net>

<net id="913"><net_src comp="90" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="914"><net_src comp="144" pin="0"/><net_sink comp="905" pin=3"/></net>

<net id="921"><net_src comp="146" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="893" pin="3"/><net_sink comp="915" pin=1"/></net>

<net id="923"><net_src comp="92" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="924"><net_src comp="94" pin="0"/><net_sink comp="915" pin=3"/></net>

<net id="931"><net_src comp="146" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="893" pin="3"/><net_sink comp="925" pin=1"/></net>

<net id="933"><net_src comp="96" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="934"><net_src comp="98" pin="0"/><net_sink comp="925" pin=3"/></net>

<net id="938"><net_src comp="893" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="939" pin="1"/><net_sink comp="407" pin=4"/></net>

<net id="948"><net_src comp="126" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="321" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="950"><net_src comp="152" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="957"><net_src comp="154" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="144" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="959"><net_src comp="62" pin="0"/><net_sink comp="951" pin=3"/></net>

<net id="965"><net_src comp="156" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="951" pin="4"/><net_sink comp="960" pin=1"/></net>

<net id="967"><net_src comp="158" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="972"><net_src comp="160" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="977"><net_src comp="162" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="982"><net_src comp="973" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="968" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="989"><net_src comp="978" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="164" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="960" pin="3"/><net_sink comp="984" pin=2"/></net>

<net id="996"><net_src comp="984" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="166" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1001"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1006"><net_src comp="984" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="168" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1012"><net_src comp="984" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="170" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1019"><net_src comp="1008" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1020"><net_src comp="172" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1021"><net_src comp="174" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1026"><net_src comp="1008" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="1002" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1033"><net_src comp="1022" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="1014" pin="3"/><net_sink comp="1028" pin=1"/></net>

<net id="1035"><net_src comp="998" pin="1"/><net_sink comp="1028" pin=2"/></net>

<net id="1039"><net_src comp="1028" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1044"><net_src comp="984" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="176" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="984" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="178" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1057"><net_src comp="1046" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1058"><net_src comp="180" pin="0"/><net_sink comp="1052" pin=1"/></net>

<net id="1059"><net_src comp="182" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1064"><net_src comp="1046" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="1040" pin="2"/><net_sink comp="1060" pin=1"/></net>

<net id="1071"><net_src comp="1060" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="1052" pin="3"/><net_sink comp="1066" pin=1"/></net>

<net id="1073"><net_src comp="1036" pin="1"/><net_sink comp="1066" pin=2"/></net>

<net id="1078"><net_src comp="984" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="184" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1084"><net_src comp="984" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="186" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1091"><net_src comp="1080" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1092"><net_src comp="188" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1093"><net_src comp="190" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1098"><net_src comp="1080" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="1074" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1105"><net_src comp="1094" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="1086" pin="3"/><net_sink comp="1100" pin=1"/></net>

<net id="1107"><net_src comp="1066" pin="3"/><net_sink comp="1100" pin=2"/></net>

<net id="1112"><net_src comp="984" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="164" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1118"><net_src comp="984" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="192" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1124"><net_src comp="984" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="194" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="984" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="196" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1136"><net_src comp="984" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="198" pin="0"/><net_sink comp="1132" pin=1"/></net>

<net id="1142"><net_src comp="984" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="200" pin="0"/><net_sink comp="1138" pin=1"/></net>

<net id="1148"><net_src comp="984" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="202" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1154"><net_src comp="984" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="204" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1164"><net_src comp="224" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1165"><net_src comp="226" pin="0"/><net_sink comp="1159" pin=2"/></net>

<net id="1175"><net_src comp="1166" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="1159" pin="3"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="1156" pin="1"/><net_sink comp="1170" pin=2"/></net>

<net id="1181"><net_src comp="1170" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1187"><net_src comp="228" pin="0"/><net_sink comp="1182" pin=1"/></net>

<net id="1188"><net_src comp="230" pin="0"/><net_sink comp="1182" pin=2"/></net>

<net id="1198"><net_src comp="1189" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="1182" pin="3"/><net_sink comp="1193" pin=1"/></net>

<net id="1200"><net_src comp="1178" pin="1"/><net_sink comp="1193" pin=2"/></net>

<net id="1204"><net_src comp="1193" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1210"><net_src comp="232" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1211"><net_src comp="234" pin="0"/><net_sink comp="1205" pin=2"/></net>

<net id="1221"><net_src comp="1212" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1222"><net_src comp="1205" pin="3"/><net_sink comp="1216" pin=1"/></net>

<net id="1223"><net_src comp="1201" pin="1"/><net_sink comp="1216" pin=2"/></net>

<net id="1227"><net_src comp="1216" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1233"><net_src comp="236" pin="0"/><net_sink comp="1228" pin=1"/></net>

<net id="1234"><net_src comp="238" pin="0"/><net_sink comp="1228" pin=2"/></net>

<net id="1244"><net_src comp="1235" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1245"><net_src comp="1228" pin="3"/><net_sink comp="1239" pin=1"/></net>

<net id="1246"><net_src comp="1224" pin="1"/><net_sink comp="1239" pin=2"/></net>

<net id="1250"><net_src comp="1239" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1254"><net_src comp="1239" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1260"><net_src comp="1239" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="240" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1265"><net_src comp="1256" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="407" pin=4"/></net>

<net id="1271"><net_src comp="244" pin="0"/><net_sink comp="1267" pin=1"/></net>

<net id="1276"><net_src comp="1239" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1277"><net_src comp="246" pin="0"/><net_sink comp="1272" pin=1"/></net>

<net id="1282"><net_src comp="1247" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1283"><net_src comp="248" pin="0"/><net_sink comp="1278" pin=1"/></net>

<net id="1290"><net_src comp="250" pin="0"/><net_sink comp="1284" pin=0"/></net>

<net id="1291"><net_src comp="1278" pin="2"/><net_sink comp="1284" pin=1"/></net>

<net id="1292"><net_src comp="52" pin="0"/><net_sink comp="1284" pin=2"/></net>

<net id="1293"><net_src comp="104" pin="0"/><net_sink comp="1284" pin=3"/></net>

<net id="1297"><net_src comp="26" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1302"><net_src comp="1294" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1303"><net_src comp="36" pin="0"/><net_sink comp="1298" pin=1"/></net>

<net id="1304"><net_src comp="1298" pin="2"/><net_sink comp="332" pin=2"/></net>

<net id="1309"><net_src comp="1298" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1310"><net_src comp="26" pin="0"/><net_sink comp="1305" pin=1"/></net>

<net id="1314"><net_src comp="28" pin="0"/><net_sink comp="1311" pin=0"/></net>

<net id="1319"><net_src comp="1311" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1320"><net_src comp="36" pin="0"/><net_sink comp="1315" pin=1"/></net>

<net id="1321"><net_src comp="1315" pin="2"/><net_sink comp="339" pin=2"/></net>

<net id="1326"><net_src comp="1315" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="28" pin="0"/><net_sink comp="1322" pin=1"/></net>

<net id="1332"><net_src comp="258" pin="0"/><net_sink comp="1328" pin=1"/></net>

<net id="1339"><net_src comp="60" pin="0"/><net_sink comp="1333" pin=0"/></net>

<net id="1340"><net_src comp="1328" pin="2"/><net_sink comp="1333" pin=1"/></net>

<net id="1341"><net_src comp="52" pin="0"/><net_sink comp="1333" pin=2"/></net>

<net id="1342"><net_src comp="62" pin="0"/><net_sink comp="1333" pin=3"/></net>

<net id="1350"><net_src comp="1343" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="260" pin="0"/><net_sink comp="1346" pin=1"/></net>

<net id="1352"><net_src comp="1346" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="1360"><net_src comp="0" pin="0"/><net_sink comp="1356" pin=0"/></net>

<net id="1361"><net_src comp="1353" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1362"><net_src comp="1356" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="1367"><net_src comp="266" pin="0"/><net_sink comp="1363" pin=1"/></net>

<net id="1368"><net_src comp="1363" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="1372"><net_src comp="284" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1374"><net_src comp="1369" pin="1"/><net_sink comp="578" pin=3"/></net>

<net id="1375"><net_src comp="1369" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="1376"><net_src comp="1369" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1380"><net_src comp="632" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1386"><net_src comp="672" pin="4"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1391"><net_src comp="685" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1393"><net_src comp="1388" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1397"><net_src comp="724" pin="4"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1402"><net_src comp="756" pin="4"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="407" pin=4"/></net>

<net id="1407"><net_src comp="766" pin="4"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1412"><net_src comp="776" pin="4"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="407" pin=4"/></net>

<net id="1417"><net_src comp="786" pin="4"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1422"><net_src comp="796" pin="4"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="407" pin=4"/></net>

<net id="1427"><net_src comp="806" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1432"><net_src comp="813" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1434"><net_src comp="1429" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1438"><net_src comp="835" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1443"><net_src comp="839" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1446"><net_src comp="1440" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1450"><net_src comp="847" pin="4"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="1456"><net_src comp="857" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="888" pin=2"/></net>

<net id="1461"><net_src comp="865" pin="4"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="882" pin=2"/></net>

<net id="1466"><net_src comp="905" pin="4"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1471"><net_src comp="915" pin="4"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1476"><net_src comp="925" pin="4"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="407" pin=4"/></net>

<net id="1481"><net_src comp="935" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1486"><net_src comp="321" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1488"><net_src comp="1483" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1492"><net_src comp="943" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1497"><net_src comp="1100" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1502"><net_src comp="1108" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1507"><net_src comp="1114" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1509"><net_src comp="1504" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1513"><net_src comp="1120" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1518"><net_src comp="1126" pin="2"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1520"><net_src comp="1515" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1524"><net_src comp="1132" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="1529"><net_src comp="1138" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1531"><net_src comp="1526" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1535"><net_src comp="1144" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1540"><net_src comp="1150" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1542"><net_src comp="1537" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1546"><net_src comp="326" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="1551"><net_src comp="1239" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1556"><net_src comp="1267" pin="2"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="1558"><net_src comp="1553" pin="1"/><net_sink comp="588" pin=3"/></net>

<net id="1562"><net_src comp="1272" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1566"><net_src comp="1284" pin="4"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1571"><net_src comp="1333" pin="4"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1576"><net_src comp="1346" pin="2"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="1581"><net_src comp="1356" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1583"><net_src comp="1578" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1584"><net_src comp="1578" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="1588"><net_src comp="353" pin="2"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="1363" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: can_addr | {25 26 27 28 29 30 31 }
	Port: ps_ddr | {17 18 }
	Port: can_0_received | {31 }
	Port: can_1_received | {31 }
	Port: can_2_received | {15 }
	Port: can_3_received | {31 }
	Port: can_dropped | {31 }
	Port: received_can | {15 }
	Port: counter_can_2 | {15 }
	Port: internal_can_counter | {15 }
	Port: dropped_can_counter | {17 18 }
 - Input state : 
	Port: recvFrame_logic.1 : can_addr | {2 3 4 5 6 7 8 9 10 11 14 15 16 17 18 19 20 21 22 23 24 }
	Port: recvFrame_logic.1 : canbase | {1 }
	Port: recvFrame_logic.1 : ps_ddr | {17 18 }
	Port: recvFrame_logic.1 : ddr | {13 }
	Port: recvFrame_logic.1 : readIndex | {1 }
	Port: recvFrame_logic.1 : EN | {7 }
	Port: recvFrame_logic.1 : timestamp | {3 }
	Port: recvFrame_logic.1 : can_0_received | {}
	Port: recvFrame_logic.1 : can_1_received | {}
	Port: recvFrame_logic.1 : can_2_received | {}
	Port: recvFrame_logic.1 : can_3_received | {}
	Port: recvFrame_logic.1 : can_dropped | {}
	Port: recvFrame_logic.1 : received_can | {}
	Port: recvFrame_logic.1 : counter_can_2 | {15 }
	Port: recvFrame_logic.1 : internal_can_counter | {15 }
	Port: recvFrame_logic.1 : dropped_can_counter | {17 18 }
  - Chain level:
	State 1
		call_ln0 : 1
		zext_ln168 : 1
		zext_ln168_1 : 1
		add_ln168_2 : 2
		add_ln168 : 3
		tmp : 4
		shl_ln168_2 : 5
		zext_ln168_2 : 6
		add_ln168_1 : 7
		trunc_ln168_1 : 8
	State 2
		can_addr_addr : 1
		orFrameID_req : 2
	State 3
		tmp_4 : 1
		shl_ln1 : 2
		zext_ln191 : 3
		add_ln191_1 : 4
		trunc_ln191_1 : 5
		store_ln203 : 1
		store_ln204 : 1
	State 4
		can_addr_addr_1 : 1
		frameDLC_req : 2
		store_ln205 : 1
		store_ln206 : 1
	State 5
		store_ln207 : 1
		store_ln208 : 1
	State 6
		store_ln209 : 1
		store_ln210 : 1
	State 7
		id_can : 1
		zext_ln197_1 : 2
		store_ln211 : 1
		store_ln212 : 3
	State 8
		store_ln213 : 1
		store_ln216 : 1
	State 9
	State 10
		store_ln171 : 1
		FrameID_1 : 1
		zext_ln176_1 : 1
		store_ln176 : 2
		tmp_3 : 2
		trunc_ln : 2
		trunc_ln8 : 2
		trunc_ln186 : 2
	State 11
		store_ln183 : 1
		store_ln184 : 1
	State 12
		store_ln185 : 1
		store_ln186 : 1
		Dlc_assign : 1
		and_ln28 : 1
		select_ln28 : 1
		icmp_ln32 : 2
		zext_ln32 : 3
		icmp_ln32_1 : 2
		icmp_ln32_2 : 2
		select_ln32 : 3
		or_ln32 : 3
		select_ln32_1 : 3
		zext_ln32_1 : 4
		icmp_ln32_3 : 2
		icmp_ln32_4 : 2
		select_ln32_2 : 3
		or_ln32_1 : 3
		select_ln32_3 : 5
		icmp_ln32_5 : 2
		icmp_ln32_6 : 2
		select_ln32_4 : 3
		or_ln32_2 : 3
		select_ln32_5 : 6
		icmp_ln32_7 : 2
		icmp_ln32_8 : 2
		icmp_ln32_9 : 2
		icmp_ln32_10 : 2
		icmp_ln32_11 : 2
		icmp_ln32_12 : 2
		icmp_ln32_13 : 2
		icmp_ln32_14 : 2
	State 13
		zext_ln32_3 : 1
		select_ln32_9 : 2
		zext_ln32_4 : 3
		select_ln32_11 : 4
		zext_ln32_5 : 5
		NofBytes : 6
		trunc_ln27 : 7
		zext_ln214 : 7
		add_ln214 : 7
		zext_ln214_1 : 8
		store_ln214 : 9
		store_ln218 : 8
		icmp_ln237 : 7
		br_ln223 : 8
		add_ln223 : 8
		trunc_ln16 : 9
	State 14
	State 15
		add_ln259 : 1
		store_ln259 : 2
		write_ln274 : 2
		add_ln278 : 1
		store_ln278 : 2
		write_ln279 : 2
		trunc_ln17 : 1
	State 16
		add_ln223_1 : 1
		call_ln223 : 2
	State 17
		can_addr_addr_2 : 1
		can_addr_load_req : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |         grp_recvFrame_logic_1_Pipeline_1_fu_572        |    0    |    0    |    0    |    7    |    10   |    0    |
|   call   | grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2_fu_578 |    0    |    0    |   6.49  |   294   |   337   |    0    |
|          | grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1_fu_588 |    0    |    0    |   6.49  |   114   |   153   |    0    |
|          |                 grp_write_ddr_1_fu_598                 |    0    |    1    | 22.6345 |   915   |   711   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   add_ln168_2_fu_632                   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |                    add_ln168_fu_638                    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                   add_ln168_1_fu_666                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                    add_ln191_fu_692                    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                   add_ln191_1_fu_719                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                      id_can_fu_824                     |    0    |    0    |    0    |    0    |    7    |    0    |
|    add   |                    add_ln214_fu_1256                   |    0    |    0    |    0    |    0    |    7    |    0    |
|          |                     add156_fu_1267                     |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                    add_ln223_fu_1278                   |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                    add_ln259_fu_1298                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                    add_ln278_fu_1315                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                    add_ln281_fu_1328                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                   add_ln223_1_fu_1346                  |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    icmp_ln28_fu_973                    |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                    icmp_ln32_fu_992                    |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_1_fu_1002                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_2_fu_1008                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_3_fu_1040                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_4_fu_1046                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_5_fu_1074                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_6_fu_1080                  |    0    |    0    |    0    |    0    |    12   |    0    |
|   icmp   |                   icmp_ln32_7_fu_1108                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_8_fu_1114                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_9_fu_1120                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln32_10_fu_1126                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln32_11_fu_1132                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln32_12_fu_1138                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln32_13_fu_1144                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln32_14_fu_1150                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln237_fu_1272                   |    0    |    0    |    0    |    0    |    3    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   select_ln176_fu_888                  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                    FrameID_1_fu_893                    |    0    |    0    |    0    |    0    |    29   |    0    |
|          |                   select_ln28_fu_984                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                   select_ln32_fu_1014                  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                  select_ln32_1_fu_1028                 |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                  select_ln32_2_fu_1052                 |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                  select_ln32_3_fu_1066                 |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                  select_ln32_4_fu_1086                 |    0    |    0    |    0    |    0    |    3    |    0    |
|  select  |                  select_ln32_5_fu_1100                 |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                  select_ln32_6_fu_1159                 |    0    |    0    |    0    |    0    |    4    |    0    |
|          |                  select_ln32_7_fu_1170                 |    0    |    0    |    0    |    0    |    4    |    0    |
|          |                  select_ln32_8_fu_1182                 |    0    |    0    |    0    |    0    |    5    |    0    |
|          |                  select_ln32_9_fu_1193                 |    0    |    0    |    0    |    0    |    5    |    0    |
|          |                 select_ln32_10_fu_1205                 |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                 select_ln32_11_fu_1216                 |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                      empty_fu_1228                     |    0    |    0    |    0    |    0    |    7    |    0    |
|          |                    NofBytes_fu_1239                    |    0    |    0    |    0    |    0    |    7    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                     or_ln32_fu_1022                    |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln32_1_fu_1060                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln32_2_fu_1094                   |    0    |    0    |    0    |    0    |    1    |    0    |
|    or    |                    or_ln32_3_fu_1166                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln32_4_fu_1189                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln32_5_fu_1212                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    empty_86_fu_1235                    |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln282_fu_1363                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |                     xor_ln28_fu_968                    |    0    |    0    |    0    |    0    |    1    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |                     and_ln28_fu_978                    |    0    |    0    |    0    |    0    |    1    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               readIndex_read_read_fu_278               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                canbase_read_read_fu_284                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               timestamp_read_read_fu_297               |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                   EN_read_read_fu_310                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  orFrameID_read_fu_316                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  frameDLC_read_fu_321                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  ddr_read_read_fu_326                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            can_addr_addr_2_read_read_fu_353            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |                   grp_readreq_fu_290                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   grp_readreq_fu_303                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                write_ln274_write_fu_332                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln279_write_fu_339                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln283_write_fu_359                |    0    |    0    |    0    |    0    |    0    |    0    |
|   write  |                write_ln272_write_fu_368                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln273_write_fu_376                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln275_write_fu_384                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln276_write_fu_392                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| writeresp|                  grp_writeresp_fu_346                  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                      shl_ln_fu_608                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   shl_ln168_1_fu_620                   |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                   shl_ln168_2_fu_654                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     shl_ln1_fu_707                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     FrameID_fu_882                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    Dlc_assign_fu_960                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    zext_ln168_fu_616                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln168_1_fu_628                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln168_2_fu_662                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln191_fu_715                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln197_fu_820                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln197_1_fu_830                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln171_fu_875                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln176_fu_879                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln176_1_fu_900                  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                    zext_ln183_fu_939                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln32_fu_998                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_1_fu_1036                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_2_fu_1156                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_3_fu_1178                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_4_fu_1201                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_5_fu_1224                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln214_fu_1251                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  zext_ln214_1_fu_1262                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln223_fu_1343                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       tmp_fu_644                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln168_1_fu_672                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_4_fu_697                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln191_1_fu_724                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln9_fu_734                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln10_fu_745                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln11_fu_756                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln12_fu_766                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln13_fu_776                   |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|                    trunc_ln14_fu_786                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln15_fu_796                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln176_1_fu_847                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln179_2_fu_865                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_3_fu_905                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln_fu_915                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln8_fu_925                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_5_fu_951                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln16_fu_1284                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln17_fu_1333                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    sext_ln168_fu_682                   |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |                    sext_ln191_fu_810                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   sext_ln281_fu_1353                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   trunc_ln210_fu_806                   |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                   trunc_ln164_fu_835                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln186_fu_935                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln27_fu_1247                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                      tmp_2_fu_839                      |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|                      tmp_6_fu_857                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_7_fu_943                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                        |    0    |    1    | 35.6145 |   1330  |   1783  |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|can_frame|    0   |   16   |   12   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   16   |   12   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      NofBytes_reg_1548      |    7   |
|       add156_reg_1553       |   15   |
|     add_ln168_2_reg_1377    |   15   |
|     add_ln223_1_reg_1573    |    5   |
|   can_addr_addr_1_reg_1429  |   32   |
|can_addr_addr_2_read_reg_1585|   32   |
|   can_addr_addr_2_reg_1578  |   32   |
|    can_addr_addr_reg_1388   |   32   |
|    canbase_read_reg_1369    |   32   |
|      ddr_read_reg_1543      |   32   |
|      frameDLC_reg_1483      |   32   |
|     icmp_ln237_reg_1559     |    1   |
|    icmp_ln32_10_reg_1515    |    1   |
|    icmp_ln32_11_reg_1521    |    1   |
|    icmp_ln32_12_reg_1526    |    1   |
|    icmp_ln32_13_reg_1532    |    1   |
|    icmp_ln32_14_reg_1537    |    1   |
|     icmp_ln32_7_reg_1499    |    1   |
|     icmp_ln32_8_reg_1504    |    1   |
|     icmp_ln32_9_reg_1510    |    1   |
|    select_ln32_5_reg_1494   |    3   |
|        tmp_2_reg_1440       |    1   |
|        tmp_3_reg_1463       |    5   |
|        tmp_6_reg_1453       |    1   |
|        tmp_7_reg_1489       |    1   |
|     trunc_ln11_reg_1399     |    8   |
|     trunc_ln12_reg_1404     |    8   |
|     trunc_ln13_reg_1409     |    8   |
|     trunc_ln14_reg_1414     |    8   |
|     trunc_ln15_reg_1419     |    8   |
|     trunc_ln164_reg_1435    |    1   |
|    trunc_ln168_1_reg_1383   |   30   |
|     trunc_ln16_reg_1563     |    4   |
|    trunc_ln176_1_reg_1447   |   11   |
|    trunc_ln179_2_reg_1458   |   18   |
|     trunc_ln17_reg_1568     |   30   |
|     trunc_ln186_reg_1478    |    8   |
|    trunc_ln191_1_reg_1394   |   30   |
|     trunc_ln210_reg_1424    |    8   |
|      trunc_ln8_reg_1473     |    8   |
|      trunc_ln_reg_1468      |    8   |
+-----------------------------+--------+
|            Total            |   482  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                   grp_readreq_fu_290                   |  p1  |   2  |  32  |   64   ||    9    |
|                   grp_readreq_fu_303                   |  p1  |   2  |  32  |   64   ||    9    |
|                  grp_writeresp_fu_346                  |  p0  |   3  |   1  |    3   |
|                  grp_writeresp_fu_346                  |  p1  |   2  |  32  |   64   ||    9    |
|                    grp_access_fu_407                   |  p0  |  10  |   7  |   70   ||    41   |
|                    grp_access_fu_407                   |  p1  |  10  |   8  |   80   ||    41   |
|                    grp_access_fu_407                   |  p2  |  10  |   0  |    0   ||    41   |
|                    grp_access_fu_407                   |  p4  |  10  |   7  |   70   ||    37   |
| grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1_fu_588 |  p1  |   2  |   5  |   10   ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   425  || 12.5754 ||   196   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |   35   |  1330  |  1783  |    0   |
|   Memory  |    0   |    -   |    -   |   16   |   12   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   196  |    -   |
|  Register |    -   |    -   |    -   |   482  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   48   |  1828  |  1991  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
