# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -O0 -mtriple=tricore -global-isel -run-pass=instruction-select \
# RUN: -verify-machineinstrs %s -o - | FileCheck -check-prefixes=TC18OPS %s

---
name:            fminnum_s32
legalized: true
regBankSelected: true

registers:
  - { id: 0, class: dataregbank }
  - { id: 1, class: dataregbank }
  - { id: 2, class: dataregbank }

body: |
  bb.0:
    liveins: $d4, $d5

    ; TC18OPS-LABEL: name: fminnum_s32
    ; TC18OPS: [[COPY:%[0-9]+]]:dataregs = COPY $d4
    ; TC18OPS: [[COPY1:%[0-9]+]]:dataregs = COPY $d5
    ; TC18OPS: [[MINF_ddd:%[0-9]+]]:dataregs = MINF_ddd [[COPY]], [[COPY1]], implicit-def $psw
    ; TC18OPS: $d4 = COPY [[MINF_ddd]]
    %0(s32) = COPY $d4
    %1(s32) = COPY $d5
    %2(s32) = G_FMINNUM %0, %1
    $d4 = COPY %2
...

---
name:            fminnum_s64
legalized: true
regBankSelected: true

registers:
  - { id: 0, class: dataregbank }
  - { id: 1, class: dataregbank }
  - { id: 2, class: dataregbank }

body: |
  bb.0:
    liveins: $e4, $e6

    ; TC18OPS-LABEL: name: fminnum_s64
    ; TC18OPS: [[COPY:%[0-9]+]]:extdataregs = COPY $e4
    ; TC18OPS: [[COPY1:%[0-9]+]]:extdataregs = COPY $e6
    ; TC18OPS: [[MINDF_eee:%[0-9]+]]:extdataregs = MINDF_eee [[COPY]], [[COPY1]], implicit-def $psw
    ; TC18OPS: $e4 = COPY [[MINDF_eee]]
    %0(s64) = COPY $e4
    %1(s64) = COPY $e6
    %2(s64) = G_FMINNUM %0, %1
    $e4 = COPY %2
...
