{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665161888348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665161888348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 13:58:08 2022 " "Processing started: Fri Oct 07 13:58:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665161888348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665161888348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica_2 -c pratica_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica_2 -c pratica_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665161888348 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665161888718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file regn_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn_pc " "Found entity 1: regn_pc" {  } { { "regn_pc.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/regn_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux10to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux10to1 " "Found entity 1: Mux10to1" {  } { { "Mux10to1.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/Mux10to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alun.v 1 1 " "Found 1 design units, including 1 entities, in source file alun.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUn " "Found entity 1: ALUn" {  } { { "ALUn.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/ALUn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/upcount.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_lpm " "Found entity 1: ram_lpm" {  } { { "ram_lpm.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/ram_lpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_lpm " "Found entity 1: rom_lpm" {  } { { "rom_lpm.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/rom_lpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica_2.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica_2 " "Found entity 1: pratica_2" {  } { { "pratica_2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/pratica_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock pratica_2.v(12) " "Verilog HDL Implicit Net warning at pratica_2.v(12): created implicit net for \"clock\"" {  } { { "pratica_2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/pratica_2.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665161888835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data pratica_2.v(12) " "Verilog HDL Implicit Net warning at pratica_2.v(12): created implicit net for \"data\"" {  } { { "pratica_2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/pratica_2.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665161888835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_ram pratica_2.v(12) " "Verilog HDL Implicit Net warning at pratica_2.v(12): created implicit net for \"q_ram\"" {  } { { "pratica_2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/pratica_2.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665161888835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_rom pratica_2.v(13) " "Verilog HDL Implicit Net warning at pratica_2.v(13): created implicit net for \"q_rom\"" {  } { { "pratica_2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/pratica_2.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665161888835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica_2 " "Elaborating entity \"pratica_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665161888914 ""}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "RAM 6 ram_lpm 5 pratica_2.v(12) " "Verilog HDL Module Instantiation error at pratica_2.v(12): instance \"RAM\" specifies 6 actual port connections but module \"ram_lpm\" only expects 5" {  } { { "pratica_2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/pratica_2.v" 12 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "Quartus II" 0 -1 1665161888914 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1665161888914 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665161888987 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 07 13:58:08 2022 " "Processing ended: Fri Oct 07 13:58:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665161888987 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665161888987 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665161888987 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665161888987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665161888348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665161888348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 13:58:08 2022 " "Processing started: Fri Oct 07 13:58:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665161888348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665161888348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica_2 -c pratica_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica_2 -c pratica_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665161888348 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665161888718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file regn_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn_pc " "Found entity 1: regn_pc" {  } { { "regn_pc.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/regn_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux10to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux10to1 " "Found entity 1: Mux10to1" {  } { { "Mux10to1.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/Mux10to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alun.v 1 1 " "Found 1 design units, including 1 entities, in source file alun.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUn " "Found entity 1: ALUn" {  } { { "ALUn.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/ALUn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/upcount.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_lpm " "Found entity 1: ram_lpm" {  } { { "ram_lpm.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/ram_lpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_lpm " "Found entity 1: rom_lpm" {  } { { "rom_lpm.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/rom_lpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica_2.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica_2 " "Found entity 1: pratica_2" {  } { { "pratica_2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/pratica_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665161888835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665161888835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock pratica_2.v(12) " "Verilog HDL Implicit Net warning at pratica_2.v(12): created implicit net for \"clock\"" {  } { { "pratica_2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/pratica_2.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665161888835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data pratica_2.v(12) " "Verilog HDL Implicit Net warning at pratica_2.v(12): created implicit net for \"data\"" {  } { { "pratica_2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/pratica_2.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665161888835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_ram pratica_2.v(12) " "Verilog HDL Implicit Net warning at pratica_2.v(12): created implicit net for \"q_ram\"" {  } { { "pratica_2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/pratica_2.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665161888835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_rom pratica_2.v(13) " "Verilog HDL Implicit Net warning at pratica_2.v(13): created implicit net for \"q_rom\"" {  } { { "pratica_2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/pratica_2.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665161888835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica_2 " "Elaborating entity \"pratica_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665161888914 ""}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "RAM 6 ram_lpm 5 pratica_2.v(12) " "Verilog HDL Module Instantiation error at pratica_2.v(12): instance \"RAM\" specifies 6 actual port connections but module \"ram_lpm\" only expects 5" {  } { { "pratica_2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2022.2/Laboratório AOC II/Prática 2 - Rodrigo/pratica_2/pratica_2.v" 12 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "Quartus II" 0 -1 1665161888914 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1665161888914 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665161888987 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 07 13:58:08 2022 " "Processing ended: Fri Oct 07 13:58:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665161888987 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665161888987 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665161888987 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665161888987 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665161889618 ""}
