// Seed: 1931067934
module module_0 (
    input  tri1 id_0,
    output tri0 id_1,
    input  tri1 id_2,
    output wor  id_3,
    output tri0 id_4,
    input  wire id_5
);
  wand id_7, id_8, id_9, id_10, id_11 = 1 + 1;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    output wor id_4,
    input uwire id_5,
    input uwire id_6,
    input supply0 id_7,
    output wand id_8,
    input tri id_9,
    output wand id_10,
    output tri1 id_11,
    output wand id_12,
    output supply1 id_13,
    input tri1 id_14
);
  assign id_4 = id_9 - id_9;
  module_0(
      id_0, id_11, id_14, id_4, id_4, id_2
  );
  assign id_8 = 1;
endmodule
