// Seed: 1691712322
module module_0;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  module_0 modCall_1 ();
  always @(posedge {1, 1, 1, 1, 1} or posedge id_3) id_1 = 1;
  assign id_4 = "";
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
