/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
/*
 * Nexell NXP3220 SoC clock tree IDs
 * Copyright (c) 2018 Chanho Park <chanho61.park@samsung.com>
 */

#ifndef _DT_BINDINGS_CLOCK_NEXELL_NXP3220_CLOCK_H
#define _DT_BINDINGS_CLOCK_NEXELL_NXP3220_CLOCK_H

/*
 * CMU SRC
 */

#define CLK_FIN			1
#define CLK_PLL0		2
#define CLK_PLL1		3
#define CLK_PLL1_DIV		4
#define CLK_EXT_SRC		5

/* Muxes */
#define CLK_SRC_SYS0_AXI		11
#define CLK_SRC_SYS0_HSIF_AXI		12
#define CLK_SRC_CPU_BACKUP0		13
#define CLK_SRC_CSSYS0_HCLK		14
#define CLK_SRC_BLK_CMU0_APB		16
#define CLK_SRC_VIP_PADOUT0		18
#define CLK_SRC_VIP_PADOUT1		19
#define CLK_SRC_VIP_PADOUT2		20
#define CLK_SRC_VIP_PADOUT3		21
#define CLK_SRC_VIP_PADOUT4		22
#define CLK_SRC_HPM_SYS0		23
#define CLK_SRC_UART0_CORE		24
#define CLK_SRC_UART0_APB		25
#define CLK_SRC_I2S0_CORE		27
#define CLK_SRC_I2S1_CORE		28
#define CLK_SRC_I2S2_CORE		29
#define CLK_SRC_I2S3_CORE		30
#define CLK_SRC_I2C0_APB		31
#define CLK_SRC_SDMMC0_CORE		34
#define CLK_SRC_SDMMC1_CORE		35
#define CLK_SRC_SDMMC2_CORE		36
#define CLK_SRC_SPI0_APB		37
#define CLK_SRC_SPI0_CORE		38
#define CLK_SRC_PDM0_AXI		39
#define CLK_SRC_PDM0_CORE		40
#define CLK_SRC_PWM0_APB		41
#define CLK_SRC_PWM0_TCLK0		42
#define CLK_SRC_PWM0_TCLK1		43
#define CLK_SRC_PWM0_TCLK2		44
#define CLK_SRC_PWM0_TCLK3		45
#define CLK_SRC_CAN0_CORE		46
#define CLK_SRC_CAN1_CORE		47
#define CLK_SRC_TIMER0_APB		48
#define CLK_SRC_TIMER0_TCLK0		49
#define CLK_SRC_TIMER0_TCLK1		50
#define CLK_SRC_TIMER0_TCLK2		51
#define CLK_SRC_TIMER0_TCLK3		52
#define CLK_SRC_SECURE_TIMER0_APB	53
#define CLK_SRC_SECURE_TIMER0_TCLK0	54
#define CLK_SRC_SECURE_TIMER0_TCLK1	55
#define CLK_SRC_SECURE_TIMER0_TCLK2	56
#define CLK_SRC_SECURE_TIMER0_TCLK3	57
#define CLK_SRC_SMC0_AXI		58
#define CLK_SRC_SPDIFTX0_CORE		59
#define CLK_SRC_GMAC_RGMII0_TX		60
#define CLK_SRC_GMAC_RGMII0_PTP_REF	61
#define CLK_SRC_GMAC_RMII0_PTP_REF	63
#define CLK_SRC_NANDC0_AXI		65
#define CLK_SRC_MM0_AXI			66
#define CLK_SRC_VIP0_PADOUT0		67
#define CLK_SRC_VIP0_PADOUT1		68
#define CLK_SRC_DPC0_X2			69
#define CLK_SRC_LVDS0_VCLK		70
#define CLK_SRC_CODA960_0_CORE		71
#define CLK_SRC_USB0_AHB		72

/*
 * CMU SYS
 */

/* Dividers */
#define CLK_SYS_DIV_SYS0_AXI		81
#define CLK_SYS_DIV_SYS0_APB		82
#define CLK_SYS_DIV_SYS0_HSIF_AXI	83
#define CLK_SYS_DIV_SYS0_HSIF_APB	84
#define CLK_SYS_DIV_CPU_BACKUP0		85
#define CLK_SYS_DIV_CSSYS0_HCLK		86
#define CLK_SYS_DIV_BLK_CMU0_APB	88
#define CLK_SYS_DIV_VIP_PADOUT0		90
#define CLK_SYS_DIV_VIP_PADOUT1		91
#define CLK_SYS_DIV_VIP_PADOUT2		92
#define CLK_SYS_DIV_VIP_PADOUT3		93
#define CLK_SYS_DIV_VIP_PADOUT4		94
#define CLK_SYS_DIV_HPM_SYS0		95
#define CLK_SYS_DIV_UART0_CORE		96
#define CLK_SYS_DIV_UART0_APB		97
#define CLK_SYS_DIV_I2S0_CORE		99
#define CLK_SYS_DIV_I2S1_CORE		100
#define CLK_SYS_DIV_I2S2_CORE		101
#define CLK_SYS_DIV_I2S3_CORE		102
#define CLK_SYS_DIV_I2C0_APB		103
#define CLK_SYS_DIV_SDMMC0_CORE		106
#define CLK_SYS_DIV_SDMMC1_CORE		107
#define CLK_SYS_DIV_SDMMC2_CORE		108
#define CLK_SYS_DIV_SPI0_APB		109
#define CLK_SYS_DIV_SPI0_CORE		110
#define CLK_SYS_DIV_PDM0_AXI		111
#define CLK_SYS_DIV_PDM0_CORE		112
#define CLK_SYS_DIV_PWM0_APB		113
#define CLK_SYS_DIV_PWM0_TCLK0		114
#define CLK_SYS_DIV_PWM0_TCLK1		115
#define CLK_SYS_DIV_PWM0_TCLK2		116
#define CLK_SYS_DIV_PWM0_TCLK3		117
#define CLK_SYS_DIV_CAN0_CORE		118
#define CLK_SYS_DIV_CAN1_CORE		119
#define CLK_SYS_DIV_TIMER0_APB		120
#define CLK_SYS_DIV_TIMER0_TCLK0	121
#define CLK_SYS_DIV_TIMER0_TCLK1	122
#define CLK_SYS_DIV_TIMER0_TCLK2	123
#define CLK_SYS_DIV_TIMER0_TCLK3	124
#define CLK_SYS_DIV_SECURE_TIMER0_APB	125
#define CLK_SYS_DIV_SECURE_TIMER0_TCLK0	126
#define CLK_SYS_DIV_SECURE_TIMER0_TCLK1	127
#define CLK_SYS_DIV_SECURE_TIMER0_TCLK2	128
#define CLK_SYS_DIV_SECURE_TIMER0_TCLK3	129
#define CLK_SYS_DIV_SMC0_AXI		130
#define CLK_SYS_DIV_SPDIFTX0_CORE	131
#define CLK_SYS_DIV_GMAC_RGMII0_TX	132
#define CLK_SYS_DIV_GMAC_RGMII0_PTP_REF	133
#define CLK_SYS_DIV_GMAC_RMII0_PTP_REF	135
#define CLK_SYS_DIV_NANDC0_AXI		138

/* Gates */
#define CLK_SYS0_AXI			141
#define CLK_SYS_BUS0_AXI		142
#define CLK_ETC_BUS0_AXI		143
#define CLK_FSYS_BUS0_AXI		144
#define CLK_DMA_BUS0_AXI		145
#define CLK_CFG_BUS0_AXI		146
#define CLK_AXISRAM0_AXI		147
#define CLK_MP2TSI0_AXI			148
#define CLK_MP2TSI1_AXI			149
#define CLK_DMA0_AXI			151
#define CLK_SSS0_AXI			152
#define CLK_DMA1_AXI			153
#define CLK_SDMA0_AXI			154
#define CLK_SDMA1_AXI			155
#define CLK_MDMA0_AXI			156
#define CLK_SDMMC0_AXI			157
#define CLK_SDMMC1_AXI			158
#define CLK_SDMMC2_AXI			159

#define CLK_SYS0_APB			160
#define CLK_DPC_PAD_PLACE0		161
#define CLK_I2S0_APB			162
#define CLK_I2S1_APB			163
#define CLK_I2S2_APB			164
#define CLK_I2S3_APB			165
#define CLK_MP2TSI0_APB			166
#define CLK_MP2TSI1_APB			167
#define CLK_WDT0_APB			168
#define CLK_WDT0_POR			169
#define CLK_SECURE_WDT0_APB		170
#define CLK_SECURE_WDT0_POR		171
#define CLK_SYSREG_SYS0_APB		172

#define CLK_ECID0_APB			173
#define CLK_SYSCTRL_TOP_APB		174
#define CLK_CAN0_APB			175
#define CLK_CAN1_APB			176
#define CLK_TMU0_APB			177
#define CLK_DMA0_APB			178
#define CLK_SSS0_APB			179
#define CLK_DMA1_APB			180
#define CLK_SMC0_APB			181
#define CLK_GPIO0_APB			182
#define CLK_SDMA0_APB			183
#define CLK_GPIO1_APB			184
#define CLK_SDMA1_APB			185
#define CLK_GPIO2_APB			186
#define CLK_GPIO3_APB			187
#define CLK_GPIO4_APB			188
#define CLK_ADC0_APB			189
#define CLK_MDMA0_APB			190
#define CLK_DUMMY0_APB			191
#define CLK_SPDIFTX0_APB		192
#define CLK_SPDIFRX0_APB		193
#define CLK_SDMMC0_APB			194
#define CLK_SDMMC1_APB			195
#define CLK_SDMMC2_APB			196

#define CLK_SYS0_HSIF_AXI		197
#define CLK_BLK_HSIF_DATA_BUS0_AXI	198
#define CLK_SDMMC0_AHB			199
#define CLK_SDMMC1_AHB			200
#define CLK_SDMMC2_AHB			201
#define CLK_GMAC_RGMII0_AXI		202
#define CLK_GMAC_RMII0_AXI		203

#define CLK_SYS0_HSIF_APB		204
#define CLK_BLK_HSIF_DATA_BUS0_APB	205
#define CLK_HSIF0_APB			206
#define CLK_SYSREG_HSIF0_APB		207
#define CLK_GMAC_RGMII0_APB		208
#define CLK_GMAC_RMII0_APB		209
#define CLK_NANDC0_APB			210

#define CLK_CPU_BACKUP0			211
#define CLK_CSSYS0_HCLK			212
#define CLK_BLK_CMU0_APB		213
#define CLK_VIP_PADOUT0			214
#define CLK_VIP_PADOUT1			215
#define CLK_VIP_PADOUT2			216
#define CLK_VIP_PADOUT3			217
#define CLK_VIP_PADOUT4			218
#define CLK_HPM_SYS0			219
#define CLK_UART0_CORE			220
#define CLK_UART1_CORE			221
#define CLK_UART2_CORE			222
#define CLK_UART3_CORE			223
#define CLK_UART4_CORE			224
#define CLK_UART5_CORE			225
#define CLK_UART6_CORE			226
#define CLK_UART0_APB			227
#define CLK_UART1_APB			228
#define CLK_UART2_APB			229
#define CLK_UART3_APB			230
#define CLK_UART4_APB			231
#define CLK_UART5_APB			232
#define CLK_UART6_APB			233
#define CLK_I2S0_CORE			234
#define CLK_I2S1_CORE			235
#define CLK_I2S2_CORE			236
#define CLK_I2S3_CORE			237
#define CLK_I2C0_APB			238
#define CLK_I2C1_APB			239
#define CLK_I2C2_APB			240
#define CLK_I2C3_APB			241
#define CLK_I2C4_APB			242
#define CLK_SDMMC0_CORE			248
#define CLK_SDMMC1_CORE			249
#define CLK_SDMMC2_CORE			250
#define CLK_SPI0_APB			251
#define CLK_SPI1_APB			252
#define CLK_SPI2_APB			253
#define CLK_SPI0_CORE			254
#define CLK_SPI1_CORE			255
#define CLK_SPI2_CORE			256
#define CLK_PDM0_AXI			257
#define CLK_PDM0_CORE			258
#define CLK_PWM0_APB			259
#define CLK_PWM0_TCLK0			260
#define CLK_PWM0_TCLK1			261
#define CLK_PWM0_TCLK2			262
#define CLK_PWM0_TCLK3			263
#define CLK_CAN0_CORE			264
#define CLK_CAN1_CORE			265
#define CLK_TIMER0_APB			266
#define CLK_TIMER0_TCLK0		267
#define CLK_TIMER0_TCLK1		268
#define CLK_TIMER0_TCLK2		269
#define CLK_TIMER0_TCLK3		270
#define CLK_SECURE_TIMER0_APB		271
#define CLK_SECURE_TIMER0_TCLK0		272
#define CLK_SECURE_TIMER0_TCLK1		273
#define CLK_SECURE_TIMER0_TCLK2		274
#define CLK_SECURE_TIMER0_TCLK3		275
#define CLK_SMC0_AXI			276
#define CLK_SPDIFTX0_CORE		277
#define CLK_GMAC_RGMII0_TX		278
#define CLK_GMAC_RGMII0_PTP_REF		279
#define CLK_GMAC_RMII0_PTP_REF		281
#define CLK_NANDC0_AXI			284

#define CLK_CMU_NR			285

/*
 * CMU CPU
 */

/* Muxes */
#define CLK_MUX_CPU_ARM			6
#define CLK_MUX_CPU_HPM			7

/* Dividers */
#define CLK_CPU_DIV_ARM			11
#define CLK_CPU_DIV_AXI			12
#define CLK_CPU_DIV_ATCLK		13
#define CLK_CPU_DIV_CNTCLK		14
#define CLK_CPU_DIV_TSCLK		15
#define CLK_CPU_DIV_DBGAPB		16
#define CLK_CPU_DIV_APB			17
#define CLK_CPU_DIV_PLL			18
#define CLK_CPU_DIV_HPM			19

#define CLK_CPU_ARM			21
#define CLK_CPU_AXI			23
#define CLK_CPU_AXIM			24
#define CLK_CPU_ATCLK			25
#define CLK_CPU_CNTCLK			26
#define CLK_CPU_TSCLK			27
#define CLK_CPU_DBGAPB			28
#define CLK_CPU_APB			29
#define CLK_CPU_SYSREG_APB		30
#define CLK_CPU_AXIM_APB		31

#define CLK_CPU_PLL_DIV			30
#define CLK_CPU_HPM			31

#define CLK_CPU_NR			32

/*
 * CMU DDR
 */
#define CLK_PLL_DDR0_DIV		1
#define CLK_PLL_DDR1_DIV		2

/* Muxes */
#define CLK_MUX_DDR			6

/* Dividers */
#define CLK_DDR_DIV			11
#define CLK_DDR_DIV_AXI			12
#define CLK_DDR_DIV_APB			13
#define CLK_DDR_DIV_PLL_DDR0		14
#define CLK_DDR_DIV_PLL_DDR1		15

/* Gate clocks */
#define CLK_DDR				21
#define CLK_DDR_AXI			22
#define CLK_DDR_TZASC			23
#define CLK_DDR_APB			24
#define CLK_DDR_SYSREG_APB		25

#define CLK_PLL_DDR0			26
#define CLK_PLL_DDR1			27

#define CLK_DDR_NR			28

/*
 * CMU USB
 */

/* Dividers */
#define CLK_USB_DIV_AHB			1

/* Gate clocks */
#define CLK_USB_AHB			2
#define CLK_USB_SYSREG_APB		4
#define CLK_USB_USB20HOST		5
#define CLK_USB_USB20OTG		6

#define CLK_USB_NR			7

/*
 * CMU MM
 */

/* Dividers */
#define CLK_MM_DIV_AXI			1
#define CLK_MM_DIV_APB			2
#define CLK_MM_DIV_VIP_PADOUT0		3
#define CLK_MM_DIV_VIP_PADOUT1		4
#define CLK_MM_DIV_DPC_X2		5
#define CLK_MM_DIV_DPC_X1		6
#define CLK_MM_DIV_LVDS_VCLK		7
#define CLK_MM_DIV_CODA960_CORE		8

/* Gate clocks */
#define CLK_MM_AXI			11
#define CLK_MM_ROTATOR_AXI		13
#define CLK_MM_G2D_AXI			14
#define CLK_MM_DEINTERLACE_AXI		15
#define CLK_MM_VIP_AXI			16
#define CLK_MM_DPC_AXI			17
#define CLK_MM_CODA960_AXI		18
#define CLK_MM_APB			19
#define CLK_MM_SYSREG_APB		20
#define CLK_MM_DEINTERLACE_APB		21
#define CLK_MM_VIP_APB			22
#define CLK_MM_LVDS_PHY			23
#define CLK_MM_CODA960_APB		24
#define CLK_MM_VIP_PADOUT0		25
#define CLK_MM_VIP_PADOUT1		26
#define CLK_MM_DPC_X2			27
#define CLK_MM_DPC_X1			28
#define CLK_MM_LVDS_VCLK		29
#define CLK_MM_CODA960_CORE		30

#define CLK_MM_NR			31

#endif
