{"vcs1":{"timestamp_begin":1769492019.136650565, "rt":6.70, "ut":6.44, "st":0.19}}
{"vcselab":{"timestamp_begin":1769492025.891062349, "rt":0.31, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769492026.242566910, "rt":0.22, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769492018.880412911}
{"VCS_COMP_START_TIME": 1769492018.880412911}
{"VCS_COMP_END_TIME": 1769492026.511353270}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 347132}}
{"vcselab": {"peak_mem": 173708}}
