===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.2929 seconds

  ----Wall Time----  ----Name----
    4.1512 ( 11.8%)  FIR Parser
   16.7753 ( 47.5%)  'firrtl.circuit' Pipeline
    1.4866 (  4.2%)    'firrtl.module' Pipeline
    1.3541 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1325 (  0.4%)      LowerCHIRRTL
    0.1166 (  0.3%)    InferWidths
    0.7714 (  2.2%)    InferResets
    0.0256 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0252 (  0.1%)    PrefixModules
    0.7473 (  2.1%)    LowerFIRRTLTypes
    6.8884 ( 19.5%)    'firrtl.module' Pipeline
    0.8887 (  2.5%)      ExpandWhens
    5.9996 ( 17.0%)      Canonicalizer
    0.4519 (  1.3%)    Inliner
    1.2443 (  3.5%)    IMConstProp
    0.0384 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.5278 ( 12.8%)    'firrtl.module' Pipeline
    4.5278 ( 12.8%)      Canonicalizer
    0.3845 (  1.1%)    CreateSiFiveMetadata
    0.1311 (  0.4%)    EmitOMIR
    0.0371 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.6459 (  7.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    8.8634 ( 25.1%)  'hw.module' Pipeline
    0.0979 (  0.3%)    HWCleanup
    1.1916 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.5438 ( 18.5%)    Canonicalizer
    0.0892 (  0.3%)    HWLegalizeModules
    0.9410 (  2.7%)    PrettifyVerilog
    2.8549 (  8.1%)  ExportVerilog
    0.0020 (  0.0%)  Rest
   35.2929 (100.0%)  Total

{
  totalTime: 35.319,
  maxMemory: 653479936
}
