// Seed: 2017082856
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  assign id_7 = id_2;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri id_6,
    output tri1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input uwire id_10,
    output tri0 id_11
);
  wire id_13;
  assign id_7 = 1;
  wire id_14;
  always @* begin
    id_11 = 1'h0;
  end
  module_0(
      id_13, id_13, id_13, id_13, id_14, id_14
  );
endmodule
