# RISC-V-pipeline-cpu
This is a course project of USTC Computer Organization and Design 2021. In this project, a 5-stage RISC-V Pipeline CPU with forwarding, hazard detection and handling, dynamic branch prediction and limited I/O functionality is implemented with Verilog.

