// Seed: 3643533131
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wor  id_2
);
  wire id_4;
  assign id_4 = id_4;
  wand id_5;
  assign module_1.id_2 = 0;
  assign id_5 = 1;
  assign id_5 = id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd89,
    parameter id_4 = 32'd68
) (
    input uwire _id_0,
    input wor id_1,
    output tri0 id_2,
    output wand id_3,
    output tri0 _id_4
    , id_11,
    input tri void id_5,
    input tri0 id_6,
    input wand id_7[id_4 : id_0],
    output wire id_8,
    input uwire id_9
);
  assign id_11[-1].id_6 = 1;
  module_0 modCall_1 (
      id_1,
      id_9,
      id_5
  );
  tri1 id_12;
  assign id_12 = 1;
  wire id_13;
endmodule
