// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="MatchEngineTop_L5,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.452750,HLS_SYN_LAT=112,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1577,HLS_SYN_LUT=4354,HLS_VERSION=2020_1}" *)

module MatchEngineTop_L5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        bx_o_V,
        bx_o_V_ap_vld,
        inputStubData_dataarray_data_V_address0,
        inputStubData_dataarray_data_V_ce0,
        inputStubData_dataarray_data_V_q0,
        inputStubData_nentries_0_V_0,
        inputStubData_nentries_0_V_1,
        inputStubData_nentries_0_V_2,
        inputStubData_nentries_0_V_3,
        inputStubData_nentries_0_V_4,
        inputStubData_nentries_0_V_5,
        inputStubData_nentries_0_V_6,
        inputStubData_nentries_0_V_7,
        inputStubData_nentries_1_V_0,
        inputStubData_nentries_1_V_1,
        inputStubData_nentries_1_V_2,
        inputStubData_nentries_1_V_3,
        inputStubData_nentries_1_V_4,
        inputStubData_nentries_1_V_5,
        inputStubData_nentries_1_V_6,
        inputStubData_nentries_1_V_7,
        inputStubData_nentries_2_V_0,
        inputStubData_nentries_2_V_1,
        inputStubData_nentries_2_V_2,
        inputStubData_nentries_2_V_3,
        inputStubData_nentries_2_V_4,
        inputStubData_nentries_2_V_5,
        inputStubData_nentries_2_V_6,
        inputStubData_nentries_2_V_7,
        inputStubData_nentries_3_V_0,
        inputStubData_nentries_3_V_1,
        inputStubData_nentries_3_V_2,
        inputStubData_nentries_3_V_3,
        inputStubData_nentries_3_V_4,
        inputStubData_nentries_3_V_5,
        inputStubData_nentries_3_V_6,
        inputStubData_nentries_3_V_7,
        inputStubData_nentries_4_V_0,
        inputStubData_nentries_4_V_1,
        inputStubData_nentries_4_V_2,
        inputStubData_nentries_4_V_3,
        inputStubData_nentries_4_V_4,
        inputStubData_nentries_4_V_5,
        inputStubData_nentries_4_V_6,
        inputStubData_nentries_4_V_7,
        inputStubData_nentries_5_V_0,
        inputStubData_nentries_5_V_1,
        inputStubData_nentries_5_V_2,
        inputStubData_nentries_5_V_3,
        inputStubData_nentries_5_V_4,
        inputStubData_nentries_5_V_5,
        inputStubData_nentries_5_V_6,
        inputStubData_nentries_5_V_7,
        inputStubData_nentries_6_V_0,
        inputStubData_nentries_6_V_1,
        inputStubData_nentries_6_V_2,
        inputStubData_nentries_6_V_3,
        inputStubData_nentries_6_V_4,
        inputStubData_nentries_6_V_5,
        inputStubData_nentries_6_V_6,
        inputStubData_nentries_6_V_7,
        inputStubData_nentries_7_V_0,
        inputStubData_nentries_7_V_1,
        inputStubData_nentries_7_V_2,
        inputStubData_nentries_7_V_3,
        inputStubData_nentries_7_V_4,
        inputStubData_nentries_7_V_5,
        inputStubData_nentries_7_V_6,
        inputStubData_nentries_7_V_7,
        inputProjectionData_dataarray_data_V_address0,
        inputProjectionData_dataarray_data_V_ce0,
        inputProjectionData_dataarray_data_V_q0,
        inputProjectionData_nentries_0_V,
        inputProjectionData_nentries_1_V,
        outputCandidateMatch_dataarray_data_V_address0,
        outputCandidateMatch_dataarray_data_V_ce0,
        outputCandidateMatch_dataarray_data_V_we0,
        outputCandidateMatch_dataarray_data_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [9:0] inputStubData_dataarray_data_V_address0;
output   inputStubData_dataarray_data_V_ce0;
input  [16:0] inputStubData_dataarray_data_V_q0;
input  [4:0] inputStubData_nentries_0_V_0;
input  [4:0] inputStubData_nentries_0_V_1;
input  [4:0] inputStubData_nentries_0_V_2;
input  [4:0] inputStubData_nentries_0_V_3;
input  [4:0] inputStubData_nentries_0_V_4;
input  [4:0] inputStubData_nentries_0_V_5;
input  [4:0] inputStubData_nentries_0_V_6;
input  [4:0] inputStubData_nentries_0_V_7;
input  [4:0] inputStubData_nentries_1_V_0;
input  [4:0] inputStubData_nentries_1_V_1;
input  [4:0] inputStubData_nentries_1_V_2;
input  [4:0] inputStubData_nentries_1_V_3;
input  [4:0] inputStubData_nentries_1_V_4;
input  [4:0] inputStubData_nentries_1_V_5;
input  [4:0] inputStubData_nentries_1_V_6;
input  [4:0] inputStubData_nentries_1_V_7;
input  [4:0] inputStubData_nentries_2_V_0;
input  [4:0] inputStubData_nentries_2_V_1;
input  [4:0] inputStubData_nentries_2_V_2;
input  [4:0] inputStubData_nentries_2_V_3;
input  [4:0] inputStubData_nentries_2_V_4;
input  [4:0] inputStubData_nentries_2_V_5;
input  [4:0] inputStubData_nentries_2_V_6;
input  [4:0] inputStubData_nentries_2_V_7;
input  [4:0] inputStubData_nentries_3_V_0;
input  [4:0] inputStubData_nentries_3_V_1;
input  [4:0] inputStubData_nentries_3_V_2;
input  [4:0] inputStubData_nentries_3_V_3;
input  [4:0] inputStubData_nentries_3_V_4;
input  [4:0] inputStubData_nentries_3_V_5;
input  [4:0] inputStubData_nentries_3_V_6;
input  [4:0] inputStubData_nentries_3_V_7;
input  [4:0] inputStubData_nentries_4_V_0;
input  [4:0] inputStubData_nentries_4_V_1;
input  [4:0] inputStubData_nentries_4_V_2;
input  [4:0] inputStubData_nentries_4_V_3;
input  [4:0] inputStubData_nentries_4_V_4;
input  [4:0] inputStubData_nentries_4_V_5;
input  [4:0] inputStubData_nentries_4_V_6;
input  [4:0] inputStubData_nentries_4_V_7;
input  [4:0] inputStubData_nentries_5_V_0;
input  [4:0] inputStubData_nentries_5_V_1;
input  [4:0] inputStubData_nentries_5_V_2;
input  [4:0] inputStubData_nentries_5_V_3;
input  [4:0] inputStubData_nentries_5_V_4;
input  [4:0] inputStubData_nentries_5_V_5;
input  [4:0] inputStubData_nentries_5_V_6;
input  [4:0] inputStubData_nentries_5_V_7;
input  [4:0] inputStubData_nentries_6_V_0;
input  [4:0] inputStubData_nentries_6_V_1;
input  [4:0] inputStubData_nentries_6_V_2;
input  [4:0] inputStubData_nentries_6_V_3;
input  [4:0] inputStubData_nentries_6_V_4;
input  [4:0] inputStubData_nentries_6_V_5;
input  [4:0] inputStubData_nentries_6_V_6;
input  [4:0] inputStubData_nentries_6_V_7;
input  [4:0] inputStubData_nentries_7_V_0;
input  [4:0] inputStubData_nentries_7_V_1;
input  [4:0] inputStubData_nentries_7_V_2;
input  [4:0] inputStubData_nentries_7_V_3;
input  [4:0] inputStubData_nentries_7_V_4;
input  [4:0] inputStubData_nentries_7_V_5;
input  [4:0] inputStubData_nentries_7_V_6;
input  [4:0] inputStubData_nentries_7_V_7;
output  [7:0] inputProjectionData_dataarray_data_V_address0;
output   inputProjectionData_dataarray_data_V_ce0;
input  [23:0] inputProjectionData_dataarray_data_V_q0;
input  [6:0] inputProjectionData_nentries_0_V;
input  [6:0] inputProjectionData_nentries_1_V;
output  [7:0] outputCandidateMatch_dataarray_data_V_address0;
output   outputCandidateMatch_dataarray_data_V_ce0;
output   outputCandidateMatch_dataarray_data_V_we0;
output  [13:0] outputCandidateMatch_dataarray_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inputStubData_dataarray_data_V_ce0;
reg inputProjectionData_dataarray_data_V_ce0;
reg outputCandidateMatch_dataarray_data_V_ce0;
reg outputCandidateMatch_dataarray_data_V_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln143_fu_1062_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg    bx_o_V_1_ack_in;
reg    ap_block_state7_pp0_stage0_iter5;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
wire   [8:0] table1_address0;
reg    table1_ce0;
wire   [0:0] table1_q0;
reg   [0:0] do_init_reg_813;
reg   [6:0] nproj_V_rewind_reg_829;
reg   [0:0] p_rewind_reg_843;
reg   [2:0] bx_V22_rewind_reg_857;
reg   [0:0] moreProjectionsAvailable_0_i13_rewind_reg_871;
reg   [6:0] t_V_412_reg_886;
reg   [6:0] iprojectiontmp_V10_reg_900;
reg   [6:0] nproj_V_phi_reg_915;
reg   [0:0] p_phi_reg_927;
reg   [0:0] p_phi_reg_927_pp0_iter1_reg;
reg   [0:0] p_phi_reg_927_pp0_iter2_reg;
reg   [0:0] p_phi_reg_927_pp0_iter3_reg;
reg   [0:0] p_phi_reg_927_pp0_iter4_reg;
reg   [2:0] bx_V22_phi_reg_939;
reg   [2:0] bx_V22_phi_reg_939_pp0_iter1_reg;
reg   [2:0] bx_V22_phi_reg_939_pp0_iter2_reg;
reg   [2:0] bx_V22_phi_reg_939_pp0_iter3_reg;
reg   [2:0] head_writeindex_tmp_V9_reg_953;
reg   [2:0] head_writeindex_tmp_V9_reg_953_pp0_iter2_reg;
reg   [6:0] t_V_311_reg_978;
wire   [0:0] moreProjectionsAvailable_fu_1032_p2;
reg   [0:0] ap_phi_mux_do_init_phi_fu_817_p6;
reg   [4:0] inputStubData_nentries_0_V_0_read_reg_2768;
reg   [4:0] inputStubData_nentries_0_V_0_read_reg_2768_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_0_V_1_read_reg_2774;
reg   [4:0] inputStubData_nentries_0_V_1_read_reg_2774_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_0_V_2_read_reg_2780;
reg   [4:0] inputStubData_nentries_0_V_2_read_reg_2780_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_0_V_3_read_reg_2786;
reg   [4:0] inputStubData_nentries_0_V_3_read_reg_2786_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_0_V_4_read_reg_2792;
reg   [4:0] inputStubData_nentries_0_V_4_read_reg_2792_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_0_V_5_read_reg_2798;
reg   [4:0] inputStubData_nentries_0_V_5_read_reg_2798_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_0_V_6_read_reg_2804;
reg   [4:0] inputStubData_nentries_0_V_6_read_reg_2804_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_0_V_7_read_reg_2810;
reg   [4:0] inputStubData_nentries_0_V_7_read_reg_2810_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_0_read_reg_2816;
reg   [4:0] inputStubData_nentries_1_V_0_read_reg_2816_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_1_read_reg_2822;
reg   [4:0] inputStubData_nentries_1_V_1_read_reg_2822_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_2_read_reg_2828;
reg   [4:0] inputStubData_nentries_1_V_2_read_reg_2828_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_3_read_reg_2834;
reg   [4:0] inputStubData_nentries_1_V_3_read_reg_2834_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_4_read_reg_2840;
reg   [4:0] inputStubData_nentries_1_V_4_read_reg_2840_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_5_read_reg_2846;
reg   [4:0] inputStubData_nentries_1_V_5_read_reg_2846_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_6_read_reg_2852;
reg   [4:0] inputStubData_nentries_1_V_6_read_reg_2852_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_7_read_reg_2858;
reg   [4:0] inputStubData_nentries_1_V_7_read_reg_2858_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_0_read_reg_2864;
reg   [4:0] inputStubData_nentries_2_V_0_read_reg_2864_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_1_read_reg_2870;
reg   [4:0] inputStubData_nentries_2_V_1_read_reg_2870_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_2_read_reg_2876;
reg   [4:0] inputStubData_nentries_2_V_2_read_reg_2876_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_3_read_reg_2882;
reg   [4:0] inputStubData_nentries_2_V_3_read_reg_2882_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_4_read_reg_2888;
reg   [4:0] inputStubData_nentries_2_V_4_read_reg_2888_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_5_read_reg_2894;
reg   [4:0] inputStubData_nentries_2_V_5_read_reg_2894_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_6_read_reg_2900;
reg   [4:0] inputStubData_nentries_2_V_6_read_reg_2900_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_7_read_reg_2906;
reg   [4:0] inputStubData_nentries_2_V_7_read_reg_2906_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_0_read_reg_2912;
reg   [4:0] inputStubData_nentries_3_V_0_read_reg_2912_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_1_read_reg_2918;
reg   [4:0] inputStubData_nentries_3_V_1_read_reg_2918_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_2_read_reg_2924;
reg   [4:0] inputStubData_nentries_3_V_2_read_reg_2924_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_3_read_reg_2930;
reg   [4:0] inputStubData_nentries_3_V_3_read_reg_2930_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_4_read_reg_2936;
reg   [4:0] inputStubData_nentries_3_V_4_read_reg_2936_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_5_read_reg_2942;
reg   [4:0] inputStubData_nentries_3_V_5_read_reg_2942_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_6_read_reg_2948;
reg   [4:0] inputStubData_nentries_3_V_6_read_reg_2948_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_7_read_reg_2954;
reg   [4:0] inputStubData_nentries_3_V_7_read_reg_2954_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_0_read_reg_2960;
reg   [4:0] inputStubData_nentries_4_V_0_read_reg_2960_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_1_read_reg_2966;
reg   [4:0] inputStubData_nentries_4_V_1_read_reg_2966_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_2_read_reg_2972;
reg   [4:0] inputStubData_nentries_4_V_2_read_reg_2972_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_3_read_reg_2978;
reg   [4:0] inputStubData_nentries_4_V_3_read_reg_2978_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_4_read_reg_2984;
reg   [4:0] inputStubData_nentries_4_V_4_read_reg_2984_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_5_read_reg_2990;
reg   [4:0] inputStubData_nentries_4_V_5_read_reg_2990_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_6_read_reg_2996;
reg   [4:0] inputStubData_nentries_4_V_6_read_reg_2996_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_7_read_reg_3002;
reg   [4:0] inputStubData_nentries_4_V_7_read_reg_3002_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_0_read_reg_3008;
reg   [4:0] inputStubData_nentries_5_V_0_read_reg_3008_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_1_read_reg_3014;
reg   [4:0] inputStubData_nentries_5_V_1_read_reg_3014_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_2_read_reg_3020;
reg   [4:0] inputStubData_nentries_5_V_2_read_reg_3020_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_3_read_reg_3026;
reg   [4:0] inputStubData_nentries_5_V_3_read_reg_3026_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_4_read_reg_3032;
reg   [4:0] inputStubData_nentries_5_V_4_read_reg_3032_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_5_read_reg_3038;
reg   [4:0] inputStubData_nentries_5_V_5_read_reg_3038_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_6_read_reg_3044;
reg   [4:0] inputStubData_nentries_5_V_6_read_reg_3044_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_7_read_reg_3050;
reg   [4:0] inputStubData_nentries_5_V_7_read_reg_3050_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_0_read_reg_3056;
reg   [4:0] inputStubData_nentries_6_V_0_read_reg_3056_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_1_read_reg_3062;
reg   [4:0] inputStubData_nentries_6_V_1_read_reg_3062_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_2_read_reg_3068;
reg   [4:0] inputStubData_nentries_6_V_2_read_reg_3068_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_3_read_reg_3074;
reg   [4:0] inputStubData_nentries_6_V_3_read_reg_3074_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_4_read_reg_3080;
reg   [4:0] inputStubData_nentries_6_V_4_read_reg_3080_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_5_read_reg_3086;
reg   [4:0] inputStubData_nentries_6_V_5_read_reg_3086_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_6_read_reg_3092;
reg   [4:0] inputStubData_nentries_6_V_6_read_reg_3092_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_7_read_reg_3098;
reg   [4:0] inputStubData_nentries_6_V_7_read_reg_3098_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_0_read_reg_3104;
reg   [4:0] inputStubData_nentries_7_V_0_read_reg_3104_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_1_read_reg_3110;
reg   [4:0] inputStubData_nentries_7_V_1_read_reg_3110_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_2_read_reg_3116;
reg   [4:0] inputStubData_nentries_7_V_2_read_reg_3116_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_3_read_reg_3122;
reg   [4:0] inputStubData_nentries_7_V_3_read_reg_3122_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_4_read_reg_3128;
reg   [4:0] inputStubData_nentries_7_V_4_read_reg_3128_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_5_read_reg_3134;
reg   [4:0] inputStubData_nentries_7_V_5_read_reg_3134_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_6_read_reg_3140;
reg   [4:0] inputStubData_nentries_7_V_6_read_reg_3140_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_7_read_reg_3146;
reg   [4:0] inputStubData_nentries_7_V_7_read_reg_3146_pp0_iter1_reg;
wire   [6:0] t_V_3_fu_1056_p2;
reg   [6:0] t_V_3_reg_3152;
reg   [0:0] icmp_ln143_reg_3157;
reg   [0:0] icmp_ln143_reg_3157_pp0_iter1_reg;
reg   [0:0] icmp_ln143_reg_3157_pp0_iter2_reg;
reg   [0:0] icmp_ln143_reg_3157_pp0_iter3_reg;
reg   [0:0] icmp_ln143_reg_3157_pp0_iter4_reg;
reg   [2:0] t_V_1_reg_3161;
reg   [2:0] t_V_1_reg_3161_pp0_iter2_reg;
wire   [0:0] or_ln162_fu_1107_p2;
reg   [0:0] or_ln162_reg_3175;
reg   [0:0] or_ln162_reg_3175_pp0_iter2_reg;
wire   [6:0] iprojectiontmp_V_fu_1125_p3;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] moreProjectionsAvailable_2_fu_1133_p3;
reg   [31:0] projectionBuffer_7_V_1_load_reg_3198;
reg   [31:0] projectionBuffer_7_V_15_load_reg_3217;
reg   [31:0] projectionBuffer_7_V_22_load_reg_3236;
reg   [31:0] projectionBuffer_7_V_28_load_reg_3254;
reg   [31:0] projectionBuffer_7_V_33_load_reg_3271;
reg   [31:0] projectionBuffer_7_V_37_load_reg_3287;
reg   [31:0] projectionBuffer_7_V_40_load_reg_3302;
reg   [31:0] projectionBuffer_7_V_50_load_reg_3316;
wire   [0:0] bufferNotEmpty_fu_1165_p2;
reg   [0:0] bufferNotEmpty_reg_3329;
reg   [0:0] bufferNotEmpty_reg_3329_pp0_iter3_reg;
reg   [0:0] bufferNotEmpty_reg_3329_pp0_iter4_reg;
reg   [23:0] projectiondatatmp_data_V_reg_3333;
wire   [2:0] zbinfirst_V_fu_1170_p4;
reg   [2:0] zbinfirst_V_reg_3339;
wire   [2:0] zbinlast_V_fu_1192_p2;
reg   [2:0] zbinlast_V_reg_3344;
wire   [0:0] savefirst_fu_1362_p2;
reg   [0:0] savefirst_reg_3349;
wire   [0:0] savelast_fu_1374_p2;
reg   [0:0] savelast_reg_3361;
wire   [3:0] trunc_ln312_fu_1380_p1;
reg   [3:0] trunc_ln312_reg_3373;
wire   [2:0] head_writeindex_tmp_last_V_fu_1388_p2;
reg   [2:0] head_writeindex_tmp_last_V_reg_3378;
wire   [3:0] trunc_ln312_1_fu_1394_p1;
reg   [3:0] trunc_ln312_1_reg_3389;
wire   [2:0] head_writeindex_tmp_V_fu_1408_p3;
reg    ap_enable_reg_pp0_iter2;
wire   [0:0] trunc_ln681_fu_2366_p1;
reg   [0:0] trunc_ln681_reg_3407;
reg   [6:0] projindex_V_reg_3412;
reg   [6:0] projindex_V_reg_3412_pp0_iter4_reg;
reg   [3:0] projfinez_V_reg_3417;
reg   [2:0] projfinephi_V_reg_3423;
reg   [4:0] projrinv_V_reg_3428;
reg   [0:0] isPSseed_reg_3433;
reg   [6:0] stubindex_V_reg_3438;
wire   [0:0] pass_fu_2605_p3;
reg   [0:0] pass_reg_3443;
wire   [0:0] icmp_ln246_fu_2618_p2;
reg   [0:0] icmp_ln246_reg_3447;
wire   [0:0] or_ln255_fu_2648_p2;
reg   [0:0] or_ln255_reg_3451;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [6:0] ap_phi_mux_nproj_V_rewind_phi_fu_833_p6;
reg   [0:0] ap_phi_mux_p_rewind_phi_fu_847_p6;
reg   [2:0] ap_phi_mux_bx_V22_rewind_phi_fu_861_p6;
reg   [0:0] ap_phi_mux_moreProjectionsAvailable_0_i13_rewind_phi_fu_875_p6;
reg   [6:0] ap_phi_mux_t_V_412_phi_fu_890_p6;
reg   [6:0] ap_phi_mux_iprojectiontmp_V10_phi_fu_904_p6;
wire   [6:0] nproj_V_fu_1023_p3;
wire   [6:0] ap_phi_reg_pp0_iter0_nproj_V_phi_reg_915;
reg   [0:0] ap_phi_mux_p_phi_phi_fu_931_p4;
wire   [0:0] trunc_ln209_fu_1018_p1;
wire   [0:0] ap_phi_reg_pp0_iter0_p_phi_reg_927;
wire   [2:0] ap_phi_reg_pp0_iter0_bx_V22_phi_reg_939;
reg   [2:0] ap_phi_mux_head_writeindex_tmp_V9_phi_fu_957_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_moreProjectionsAvailable_0_i13_reg_968;
reg   [0:0] ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_968;
reg   [6:0] ap_phi_mux_t_V_phi_fu_996_p10;
wire   [6:0] ncmatch_V_fu_2686_p2;
wire   [6:0] ap_phi_reg_pp0_iter5_t_V_reg_992;
wire   [63:0] zext_ln42_fu_1051_p1;
wire   [63:0] zext_ln53_fu_1536_p1;
wire   [63:0] zext_ln560_fu_2661_p1;
wire   [63:0] zext_ln321_fu_2681_p1;
reg   [31:0] projectionBuffer_7_V_1_fu_312;
wire   [31:0] projectionBuffer_7_V_190_fu_2265_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_1_load;
reg   [31:0] projectionBuffer_7_V_15_fu_316;
wire   [31:0] projectionBuffer_7_V_191_fu_2271_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_15_load;
reg   [31:0] projectionBuffer_7_V_22_fu_320;
wire   [31:0] projectionBuffer_7_V_193_fu_2277_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_22_load;
reg   [31:0] projectionBuffer_7_V_28_fu_324;
wire   [31:0] projectionBuffer_7_V_194_fu_2283_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_28_load;
reg   [31:0] projectionBuffer_7_V_33_fu_328;
wire   [31:0] projectionBuffer_7_V_195_fu_2289_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_33_load;
reg   [31:0] projectionBuffer_7_V_37_fu_332;
wire   [31:0] projectionBuffer_7_V_196_fu_2295_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_37_load;
reg   [31:0] projectionBuffer_7_V_40_fu_336;
wire   [31:0] projectionBuffer_7_V_197_fu_2301_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_40_load;
reg   [31:0] projectionBuffer_7_V_50_fu_340;
wire   [31:0] projectionBuffer_7_V_198_fu_2307_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_50_load;
reg   [2:0] tail_readindex_V_fu_344;
wire   [2:0] tail_readindex_V_1_fu_1505_p2;
wire   [0:0] icmp_ln891_fu_1494_p2;
reg   [2:0] ap_sig_allocacmp_t_V_1;
reg   [3:0] istub_V_fu_348;
wire   [3:0] istub_V_1_fu_1515_p2;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] tmp_4_fu_1043_p3;
wire   [2:0] head_writeindexplus_V_fu_1071_p2;
wire   [2:0] head_writeindexplusplus_V_fu_1077_p2;
wire   [0:0] phitmp_i_fu_1089_p2;
wire   [0:0] xor_ln162_fu_1095_p2;
wire   [0:0] or_ln162_1_fu_1101_p2;
wire   [0:0] icmp_ln883_fu_1083_p2;
wire   [6:0] iprojection_V_fu_1113_p2;
wire   [0:0] moreProjectionsAvailable_1_fu_1119_p2;
wire   [0:0] tmp_3_fu_1180_p3;
wire   [2:0] zext_ln209_1_fu_1188_p1;
wire   [5:0] tmp_1_fu_1198_p3;
wire   [6:0] nstubfirst_V_fu_1210_p65;
wire   [5:0] tmp_2_fu_1280_p3;
wire   [6:0] nstublast_V_fu_1292_p65;
wire   [4:0] nstubfirst_V_fu_1210_p66;
wire   [4:0] nstublast_V_fu_1292_p66;
wire   [0:0] icmp_ln177_fu_1368_p2;
wire   [2:0] zext_ln209_fu_1384_p1;
wire   [2:0] zext_ln209_2_fu_1398_p1;
wire   [2:0] head_writeindex_V_fu_1402_p2;
wire   [31:0] qdata_V1_fu_1418_p10;
wire   [31:0] qdata_V2_fu_1449_p10;
wire   [4:0] zext_ln215_fu_1480_p1;
wire   [3:0] nstubs_V_fu_1439_p4;
wire   [4:0] ret_V_1_fu_1484_p2;
wire   [4:0] zext_ln891_fu_1490_p1;
wire   [2:0] zbin_V_fu_1470_p4;
wire   [9:0] tmp_5_fu_1526_p4;
wire   [0:0] icmp_ln321_fu_1550_p2;
wire   [31:0] projectionBuffer_7_V_192_fu_1541_p5;
wire   [0:0] icmp_ln321_1_fu_1563_p2;
wire   [31:0] projectionBuffer_7_V_fu_1556_p3;
wire   [0:0] icmp_ln321_2_fu_1576_p2;
wire   [31:0] projectionBuffer_7_V_104_fu_1569_p3;
wire   [0:0] icmp_ln321_3_fu_1589_p2;
wire   [31:0] projectionBuffer_7_V_105_fu_1582_p3;
wire   [0:0] icmp_ln321_4_fu_1602_p2;
wire   [31:0] projectionBuffer_7_V_106_fu_1595_p3;
wire   [0:0] icmp_ln321_5_fu_1615_p2;
wire   [31:0] projectionBuffer_7_V_107_fu_1608_p3;
wire   [0:0] icmp_ln321_6_fu_1628_p2;
wire   [31:0] projectionBuffer_7_V_108_fu_1621_p3;
wire   [31:0] projectionBuffer_7_V_110_fu_1641_p3;
wire   [31:0] projectionBuffer_7_V_111_fu_1648_p3;
wire   [31:0] projectionBuffer_7_V_112_fu_1655_p3;
wire   [31:0] projectionBuffer_7_V_113_fu_1662_p3;
wire   [31:0] projectionBuffer_7_V_114_fu_1669_p3;
wire   [31:0] projectionBuffer_7_V_115_fu_1676_p3;
wire   [31:0] projectionBuffer_7_V_117_fu_1690_p3;
wire   [31:0] projectionBuffer_7_V_118_fu_1697_p3;
wire   [31:0] projectionBuffer_7_V_119_fu_1704_p3;
wire   [31:0] projectionBuffer_7_V_120_fu_1711_p3;
wire   [31:0] projectionBuffer_7_V_121_fu_1718_p3;
wire   [31:0] projectionBuffer_7_V_123_fu_1732_p3;
wire   [31:0] projectionBuffer_7_V_124_fu_1739_p3;
wire   [31:0] projectionBuffer_7_V_125_fu_1746_p3;
wire   [31:0] projectionBuffer_7_V_126_fu_1753_p3;
wire   [31:0] projectionBuffer_7_V_128_fu_1767_p3;
wire   [31:0] projectionBuffer_7_V_129_fu_1774_p3;
wire   [31:0] projectionBuffer_7_V_130_fu_1781_p3;
wire   [31:0] projectionBuffer_7_V_132_fu_1795_p3;
wire   [31:0] projectionBuffer_7_V_133_fu_1802_p3;
wire   [31:0] projectionBuffer_7_V_135_fu_1816_p3;
wire   [31:0] projectionBuffer_7_V_109_fu_1634_p3;
wire   [31:0] projectionBuffer_7_V_116_fu_1683_p3;
wire   [31:0] projectionBuffer_7_V_122_fu_1725_p3;
wire   [31:0] projectionBuffer_7_V_127_fu_1760_p3;
wire   [31:0] projectionBuffer_7_V_131_fu_1788_p3;
wire   [31:0] projectionBuffer_7_V_134_fu_1809_p3;
wire   [31:0] projectionBuffer_7_V_136_fu_1823_p3;
wire   [31:0] projectionBuffer_7_V_137_fu_1830_p3;
wire   [0:0] icmp_ln321_7_fu_1894_p2;
wire   [31:0] projectionBuffer_7_V_138_fu_1837_p3;
wire   [31:0] projectionBuffer_7_V_199_fu_1885_p5;
wire   [0:0] icmp_ln321_8_fu_1907_p2;
wire   [31:0] projectionBuffer_7_V_147_fu_1899_p3;
wire   [0:0] icmp_ln321_9_fu_1920_p2;
wire   [31:0] projectionBuffer_7_V_148_fu_1912_p3;
wire   [0:0] icmp_ln321_10_fu_1933_p2;
wire   [31:0] projectionBuffer_7_V_149_fu_1925_p3;
wire   [0:0] icmp_ln321_11_fu_1946_p2;
wire   [31:0] projectionBuffer_7_V_150_fu_1938_p3;
wire   [0:0] icmp_ln321_12_fu_1959_p2;
wire   [31:0] projectionBuffer_7_V_151_fu_1951_p3;
wire   [0:0] icmp_ln321_13_fu_1972_p2;
wire   [31:0] projectionBuffer_7_V_152_fu_1964_p3;
wire   [31:0] projectionBuffer_7_V_139_fu_1843_p3;
wire   [31:0] projectionBuffer_7_V_154_fu_1985_p3;
wire   [31:0] projectionBuffer_7_V_155_fu_1993_p3;
wire   [31:0] projectionBuffer_7_V_156_fu_2001_p3;
wire   [31:0] projectionBuffer_7_V_157_fu_2009_p3;
wire   [31:0] projectionBuffer_7_V_158_fu_2017_p3;
wire   [31:0] projectionBuffer_7_V_159_fu_2025_p3;
wire   [31:0] projectionBuffer_7_V_140_fu_1849_p3;
wire   [31:0] projectionBuffer_7_V_161_fu_2041_p3;
wire   [31:0] projectionBuffer_7_V_162_fu_2049_p3;
wire   [31:0] projectionBuffer_7_V_163_fu_2057_p3;
wire   [31:0] projectionBuffer_7_V_164_fu_2065_p3;
wire   [31:0] projectionBuffer_7_V_165_fu_2073_p3;
wire   [31:0] projectionBuffer_7_V_141_fu_1855_p3;
wire   [31:0] projectionBuffer_7_V_167_fu_2089_p3;
wire   [31:0] projectionBuffer_7_V_168_fu_2097_p3;
wire   [31:0] projectionBuffer_7_V_169_fu_2105_p3;
wire   [31:0] projectionBuffer_7_V_170_fu_2113_p3;
wire   [31:0] projectionBuffer_7_V_142_fu_1861_p3;
wire   [31:0] projectionBuffer_7_V_172_fu_2129_p3;
wire   [31:0] projectionBuffer_7_V_173_fu_2137_p3;
wire   [31:0] projectionBuffer_7_V_174_fu_2145_p3;
wire   [31:0] projectionBuffer_7_V_143_fu_1867_p3;
wire   [31:0] projectionBuffer_7_V_176_fu_2161_p3;
wire   [31:0] projectionBuffer_7_V_177_fu_2169_p3;
wire   [31:0] projectionBuffer_7_V_144_fu_1873_p3;
wire   [31:0] projectionBuffer_7_V_179_fu_2185_p3;
wire   [31:0] projectionBuffer_7_V_145_fu_1879_p3;
wire   [31:0] projectionBuffer_7_V_153_fu_1977_p3;
wire   [31:0] projectionBuffer_7_V_160_fu_2033_p3;
wire   [31:0] projectionBuffer_7_V_166_fu_2081_p3;
wire   [31:0] projectionBuffer_7_V_171_fu_2121_p3;
wire   [31:0] projectionBuffer_7_V_175_fu_2153_p3;
wire   [31:0] projectionBuffer_7_V_178_fu_2177_p3;
wire   [31:0] projectionBuffer_7_V_180_fu_2193_p3;
wire   [31:0] projectionBuffer_7_V_181_fu_2201_p3;
wire   [31:0] projectionBuffer_7_V_182_fu_2209_p3;
wire   [31:0] projectionBuffer_7_V_183_fu_2216_p3;
wire   [31:0] projectionBuffer_7_V_184_fu_2223_p3;
wire   [31:0] projectionBuffer_7_V_185_fu_2230_p3;
wire   [31:0] projectionBuffer_7_V_186_fu_2237_p3;
wire   [31:0] projectionBuffer_7_V_187_fu_2244_p3;
wire   [31:0] projectionBuffer_7_V_188_fu_2251_p3;
wire   [31:0] projectionBuffer_7_V_189_fu_2258_p3;
wire   [31:0] qdata_V_fu_2353_p10;
wire   [31:0] qdata_V3_fu_2370_p10;
wire   [31:0] qdata_V4_fu_2393_p10;
wire   [31:0] qdata_V5_fu_2416_p10;
wire   [31:0] qdata_V6_fu_2439_p10;
wire   [31:0] qdata_V7_fu_2462_p10;
wire   [3:0] projfinezadj_V_1_fu_2520_p2;
wire  signed [4:0] sext_ln68_fu_2525_p1;
wire   [4:0] projfinezadj_V_fu_2517_p1;
wire   [2:0] stubfinez_V_fu_2493_p1;
wire   [4:0] zext_ln68_fu_2536_p1;
wire   [4:0] projfinezadj_V_2_fu_2529_p3;
wire   [2:0] stubfinephi_V_fu_2497_p4;
wire   [3:0] lhs_V_fu_2546_p1;
wire   [3:0] rhs_V_fu_2549_p1;
wire   [4:0] idz_V_fu_2540_p2;
wire   [3:0] tmp_8_fu_2565_p4;
wire   [0:0] icmp_ln891_1_fu_2559_p2;
wire   [0:0] icmp_ln899_fu_2575_p2;
wire   [0:0] icmp_ln891_2_fu_2587_p2;
wire   [0:0] icmp_ln899_1_fu_2593_p2;
wire   [0:0] and_ln242_fu_2581_p2;
wire   [0:0] and_ln243_fu_2599_p2;
wire   [3:0] ret_V_fu_2553_p2;
wire   [3:0] add_ln246_fu_2612_p2;
wire   [0:0] icmp_ln255_1_fu_2630_p2;
wire   [0:0] icmp_ln255_fu_2624_p2;
wire   [0:0] and_ln255_fu_2636_p2;
wire   [0:0] xor_ln255_fu_2642_p2;
wire   [3:0] stubbend_V_fu_2507_p4;
wire   [8:0] p_Result_s_fu_2654_p3;
wire   [7:0] tmp_6_fu_2673_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_602;
reg    ap_condition_49;
reg    ap_condition_1905;
reg    ap_condition_1909;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

MatchEngineTop_L5_table1 #(
    .DataWidth( 1 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
table1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(table1_address0),
    .ce0(table1_ce0),
    .q0(table1_q0)
);

MatchEngineTop_L5_mux_647_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 5 ),
    .din9_WIDTH( 5 ),
    .din10_WIDTH( 5 ),
    .din11_WIDTH( 5 ),
    .din12_WIDTH( 5 ),
    .din13_WIDTH( 5 ),
    .din14_WIDTH( 5 ),
    .din15_WIDTH( 5 ),
    .din16_WIDTH( 5 ),
    .din17_WIDTH( 5 ),
    .din18_WIDTH( 5 ),
    .din19_WIDTH( 5 ),
    .din20_WIDTH( 5 ),
    .din21_WIDTH( 5 ),
    .din22_WIDTH( 5 ),
    .din23_WIDTH( 5 ),
    .din24_WIDTH( 5 ),
    .din25_WIDTH( 5 ),
    .din26_WIDTH( 5 ),
    .din27_WIDTH( 5 ),
    .din28_WIDTH( 5 ),
    .din29_WIDTH( 5 ),
    .din30_WIDTH( 5 ),
    .din31_WIDTH( 5 ),
    .din32_WIDTH( 5 ),
    .din33_WIDTH( 5 ),
    .din34_WIDTH( 5 ),
    .din35_WIDTH( 5 ),
    .din36_WIDTH( 5 ),
    .din37_WIDTH( 5 ),
    .din38_WIDTH( 5 ),
    .din39_WIDTH( 5 ),
    .din40_WIDTH( 5 ),
    .din41_WIDTH( 5 ),
    .din42_WIDTH( 5 ),
    .din43_WIDTH( 5 ),
    .din44_WIDTH( 5 ),
    .din45_WIDTH( 5 ),
    .din46_WIDTH( 5 ),
    .din47_WIDTH( 5 ),
    .din48_WIDTH( 5 ),
    .din49_WIDTH( 5 ),
    .din50_WIDTH( 5 ),
    .din51_WIDTH( 5 ),
    .din52_WIDTH( 5 ),
    .din53_WIDTH( 5 ),
    .din54_WIDTH( 5 ),
    .din55_WIDTH( 5 ),
    .din56_WIDTH( 5 ),
    .din57_WIDTH( 5 ),
    .din58_WIDTH( 5 ),
    .din59_WIDTH( 5 ),
    .din60_WIDTH( 5 ),
    .din61_WIDTH( 5 ),
    .din62_WIDTH( 5 ),
    .din63_WIDTH( 5 ),
    .din64_WIDTH( 7 ),
    .dout_WIDTH( 5 ))
MatchEngineTop_L5_mux_647_5_1_1_U1(
    .din0(inputStubData_nentries_0_V_0_read_reg_2768_pp0_iter1_reg),
    .din1(inputStubData_nentries_0_V_1_read_reg_2774_pp0_iter1_reg),
    .din2(inputStubData_nentries_0_V_2_read_reg_2780_pp0_iter1_reg),
    .din3(inputStubData_nentries_0_V_3_read_reg_2786_pp0_iter1_reg),
    .din4(inputStubData_nentries_0_V_4_read_reg_2792_pp0_iter1_reg),
    .din5(inputStubData_nentries_0_V_5_read_reg_2798_pp0_iter1_reg),
    .din6(inputStubData_nentries_0_V_6_read_reg_2804_pp0_iter1_reg),
    .din7(inputStubData_nentries_0_V_7_read_reg_2810_pp0_iter1_reg),
    .din8(inputStubData_nentries_1_V_0_read_reg_2816_pp0_iter1_reg),
    .din9(inputStubData_nentries_1_V_1_read_reg_2822_pp0_iter1_reg),
    .din10(inputStubData_nentries_1_V_2_read_reg_2828_pp0_iter1_reg),
    .din11(inputStubData_nentries_1_V_3_read_reg_2834_pp0_iter1_reg),
    .din12(inputStubData_nentries_1_V_4_read_reg_2840_pp0_iter1_reg),
    .din13(inputStubData_nentries_1_V_5_read_reg_2846_pp0_iter1_reg),
    .din14(inputStubData_nentries_1_V_6_read_reg_2852_pp0_iter1_reg),
    .din15(inputStubData_nentries_1_V_7_read_reg_2858_pp0_iter1_reg),
    .din16(inputStubData_nentries_2_V_0_read_reg_2864_pp0_iter1_reg),
    .din17(inputStubData_nentries_2_V_1_read_reg_2870_pp0_iter1_reg),
    .din18(inputStubData_nentries_2_V_2_read_reg_2876_pp0_iter1_reg),
    .din19(inputStubData_nentries_2_V_3_read_reg_2882_pp0_iter1_reg),
    .din20(inputStubData_nentries_2_V_4_read_reg_2888_pp0_iter1_reg),
    .din21(inputStubData_nentries_2_V_5_read_reg_2894_pp0_iter1_reg),
    .din22(inputStubData_nentries_2_V_6_read_reg_2900_pp0_iter1_reg),
    .din23(inputStubData_nentries_2_V_7_read_reg_2906_pp0_iter1_reg),
    .din24(inputStubData_nentries_3_V_0_read_reg_2912_pp0_iter1_reg),
    .din25(inputStubData_nentries_3_V_1_read_reg_2918_pp0_iter1_reg),
    .din26(inputStubData_nentries_3_V_2_read_reg_2924_pp0_iter1_reg),
    .din27(inputStubData_nentries_3_V_3_read_reg_2930_pp0_iter1_reg),
    .din28(inputStubData_nentries_3_V_4_read_reg_2936_pp0_iter1_reg),
    .din29(inputStubData_nentries_3_V_5_read_reg_2942_pp0_iter1_reg),
    .din30(inputStubData_nentries_3_V_6_read_reg_2948_pp0_iter1_reg),
    .din31(inputStubData_nentries_3_V_7_read_reg_2954_pp0_iter1_reg),
    .din32(inputStubData_nentries_4_V_0_read_reg_2960_pp0_iter1_reg),
    .din33(inputStubData_nentries_4_V_1_read_reg_2966_pp0_iter1_reg),
    .din34(inputStubData_nentries_4_V_2_read_reg_2972_pp0_iter1_reg),
    .din35(inputStubData_nentries_4_V_3_read_reg_2978_pp0_iter1_reg),
    .din36(inputStubData_nentries_4_V_4_read_reg_2984_pp0_iter1_reg),
    .din37(inputStubData_nentries_4_V_5_read_reg_2990_pp0_iter1_reg),
    .din38(inputStubData_nentries_4_V_6_read_reg_2996_pp0_iter1_reg),
    .din39(inputStubData_nentries_4_V_7_read_reg_3002_pp0_iter1_reg),
    .din40(inputStubData_nentries_5_V_0_read_reg_3008_pp0_iter1_reg),
    .din41(inputStubData_nentries_5_V_1_read_reg_3014_pp0_iter1_reg),
    .din42(inputStubData_nentries_5_V_2_read_reg_3020_pp0_iter1_reg),
    .din43(inputStubData_nentries_5_V_3_read_reg_3026_pp0_iter1_reg),
    .din44(inputStubData_nentries_5_V_4_read_reg_3032_pp0_iter1_reg),
    .din45(inputStubData_nentries_5_V_5_read_reg_3038_pp0_iter1_reg),
    .din46(inputStubData_nentries_5_V_6_read_reg_3044_pp0_iter1_reg),
    .din47(inputStubData_nentries_5_V_7_read_reg_3050_pp0_iter1_reg),
    .din48(inputStubData_nentries_6_V_0_read_reg_3056_pp0_iter1_reg),
    .din49(inputStubData_nentries_6_V_1_read_reg_3062_pp0_iter1_reg),
    .din50(inputStubData_nentries_6_V_2_read_reg_3068_pp0_iter1_reg),
    .din51(inputStubData_nentries_6_V_3_read_reg_3074_pp0_iter1_reg),
    .din52(inputStubData_nentries_6_V_4_read_reg_3080_pp0_iter1_reg),
    .din53(inputStubData_nentries_6_V_5_read_reg_3086_pp0_iter1_reg),
    .din54(inputStubData_nentries_6_V_6_read_reg_3092_pp0_iter1_reg),
    .din55(inputStubData_nentries_6_V_7_read_reg_3098_pp0_iter1_reg),
    .din56(inputStubData_nentries_7_V_0_read_reg_3104_pp0_iter1_reg),
    .din57(inputStubData_nentries_7_V_1_read_reg_3110_pp0_iter1_reg),
    .din58(inputStubData_nentries_7_V_2_read_reg_3116_pp0_iter1_reg),
    .din59(inputStubData_nentries_7_V_3_read_reg_3122_pp0_iter1_reg),
    .din60(inputStubData_nentries_7_V_4_read_reg_3128_pp0_iter1_reg),
    .din61(inputStubData_nentries_7_V_5_read_reg_3134_pp0_iter1_reg),
    .din62(inputStubData_nentries_7_V_6_read_reg_3140_pp0_iter1_reg),
    .din63(inputStubData_nentries_7_V_7_read_reg_3146_pp0_iter1_reg),
    .din64(nstubfirst_V_fu_1210_p65),
    .dout(nstubfirst_V_fu_1210_p66)
);

MatchEngineTop_L5_mux_647_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 5 ),
    .din9_WIDTH( 5 ),
    .din10_WIDTH( 5 ),
    .din11_WIDTH( 5 ),
    .din12_WIDTH( 5 ),
    .din13_WIDTH( 5 ),
    .din14_WIDTH( 5 ),
    .din15_WIDTH( 5 ),
    .din16_WIDTH( 5 ),
    .din17_WIDTH( 5 ),
    .din18_WIDTH( 5 ),
    .din19_WIDTH( 5 ),
    .din20_WIDTH( 5 ),
    .din21_WIDTH( 5 ),
    .din22_WIDTH( 5 ),
    .din23_WIDTH( 5 ),
    .din24_WIDTH( 5 ),
    .din25_WIDTH( 5 ),
    .din26_WIDTH( 5 ),
    .din27_WIDTH( 5 ),
    .din28_WIDTH( 5 ),
    .din29_WIDTH( 5 ),
    .din30_WIDTH( 5 ),
    .din31_WIDTH( 5 ),
    .din32_WIDTH( 5 ),
    .din33_WIDTH( 5 ),
    .din34_WIDTH( 5 ),
    .din35_WIDTH( 5 ),
    .din36_WIDTH( 5 ),
    .din37_WIDTH( 5 ),
    .din38_WIDTH( 5 ),
    .din39_WIDTH( 5 ),
    .din40_WIDTH( 5 ),
    .din41_WIDTH( 5 ),
    .din42_WIDTH( 5 ),
    .din43_WIDTH( 5 ),
    .din44_WIDTH( 5 ),
    .din45_WIDTH( 5 ),
    .din46_WIDTH( 5 ),
    .din47_WIDTH( 5 ),
    .din48_WIDTH( 5 ),
    .din49_WIDTH( 5 ),
    .din50_WIDTH( 5 ),
    .din51_WIDTH( 5 ),
    .din52_WIDTH( 5 ),
    .din53_WIDTH( 5 ),
    .din54_WIDTH( 5 ),
    .din55_WIDTH( 5 ),
    .din56_WIDTH( 5 ),
    .din57_WIDTH( 5 ),
    .din58_WIDTH( 5 ),
    .din59_WIDTH( 5 ),
    .din60_WIDTH( 5 ),
    .din61_WIDTH( 5 ),
    .din62_WIDTH( 5 ),
    .din63_WIDTH( 5 ),
    .din64_WIDTH( 7 ),
    .dout_WIDTH( 5 ))
MatchEngineTop_L5_mux_647_5_1_1_U2(
    .din0(inputStubData_nentries_0_V_0_read_reg_2768_pp0_iter1_reg),
    .din1(inputStubData_nentries_0_V_1_read_reg_2774_pp0_iter1_reg),
    .din2(inputStubData_nentries_0_V_2_read_reg_2780_pp0_iter1_reg),
    .din3(inputStubData_nentries_0_V_3_read_reg_2786_pp0_iter1_reg),
    .din4(inputStubData_nentries_0_V_4_read_reg_2792_pp0_iter1_reg),
    .din5(inputStubData_nentries_0_V_5_read_reg_2798_pp0_iter1_reg),
    .din6(inputStubData_nentries_0_V_6_read_reg_2804_pp0_iter1_reg),
    .din7(inputStubData_nentries_0_V_7_read_reg_2810_pp0_iter1_reg),
    .din8(inputStubData_nentries_1_V_0_read_reg_2816_pp0_iter1_reg),
    .din9(inputStubData_nentries_1_V_1_read_reg_2822_pp0_iter1_reg),
    .din10(inputStubData_nentries_1_V_2_read_reg_2828_pp0_iter1_reg),
    .din11(inputStubData_nentries_1_V_3_read_reg_2834_pp0_iter1_reg),
    .din12(inputStubData_nentries_1_V_4_read_reg_2840_pp0_iter1_reg),
    .din13(inputStubData_nentries_1_V_5_read_reg_2846_pp0_iter1_reg),
    .din14(inputStubData_nentries_1_V_6_read_reg_2852_pp0_iter1_reg),
    .din15(inputStubData_nentries_1_V_7_read_reg_2858_pp0_iter1_reg),
    .din16(inputStubData_nentries_2_V_0_read_reg_2864_pp0_iter1_reg),
    .din17(inputStubData_nentries_2_V_1_read_reg_2870_pp0_iter1_reg),
    .din18(inputStubData_nentries_2_V_2_read_reg_2876_pp0_iter1_reg),
    .din19(inputStubData_nentries_2_V_3_read_reg_2882_pp0_iter1_reg),
    .din20(inputStubData_nentries_2_V_4_read_reg_2888_pp0_iter1_reg),
    .din21(inputStubData_nentries_2_V_5_read_reg_2894_pp0_iter1_reg),
    .din22(inputStubData_nentries_2_V_6_read_reg_2900_pp0_iter1_reg),
    .din23(inputStubData_nentries_2_V_7_read_reg_2906_pp0_iter1_reg),
    .din24(inputStubData_nentries_3_V_0_read_reg_2912_pp0_iter1_reg),
    .din25(inputStubData_nentries_3_V_1_read_reg_2918_pp0_iter1_reg),
    .din26(inputStubData_nentries_3_V_2_read_reg_2924_pp0_iter1_reg),
    .din27(inputStubData_nentries_3_V_3_read_reg_2930_pp0_iter1_reg),
    .din28(inputStubData_nentries_3_V_4_read_reg_2936_pp0_iter1_reg),
    .din29(inputStubData_nentries_3_V_5_read_reg_2942_pp0_iter1_reg),
    .din30(inputStubData_nentries_3_V_6_read_reg_2948_pp0_iter1_reg),
    .din31(inputStubData_nentries_3_V_7_read_reg_2954_pp0_iter1_reg),
    .din32(inputStubData_nentries_4_V_0_read_reg_2960_pp0_iter1_reg),
    .din33(inputStubData_nentries_4_V_1_read_reg_2966_pp0_iter1_reg),
    .din34(inputStubData_nentries_4_V_2_read_reg_2972_pp0_iter1_reg),
    .din35(inputStubData_nentries_4_V_3_read_reg_2978_pp0_iter1_reg),
    .din36(inputStubData_nentries_4_V_4_read_reg_2984_pp0_iter1_reg),
    .din37(inputStubData_nentries_4_V_5_read_reg_2990_pp0_iter1_reg),
    .din38(inputStubData_nentries_4_V_6_read_reg_2996_pp0_iter1_reg),
    .din39(inputStubData_nentries_4_V_7_read_reg_3002_pp0_iter1_reg),
    .din40(inputStubData_nentries_5_V_0_read_reg_3008_pp0_iter1_reg),
    .din41(inputStubData_nentries_5_V_1_read_reg_3014_pp0_iter1_reg),
    .din42(inputStubData_nentries_5_V_2_read_reg_3020_pp0_iter1_reg),
    .din43(inputStubData_nentries_5_V_3_read_reg_3026_pp0_iter1_reg),
    .din44(inputStubData_nentries_5_V_4_read_reg_3032_pp0_iter1_reg),
    .din45(inputStubData_nentries_5_V_5_read_reg_3038_pp0_iter1_reg),
    .din46(inputStubData_nentries_5_V_6_read_reg_3044_pp0_iter1_reg),
    .din47(inputStubData_nentries_5_V_7_read_reg_3050_pp0_iter1_reg),
    .din48(inputStubData_nentries_6_V_0_read_reg_3056_pp0_iter1_reg),
    .din49(inputStubData_nentries_6_V_1_read_reg_3062_pp0_iter1_reg),
    .din50(inputStubData_nentries_6_V_2_read_reg_3068_pp0_iter1_reg),
    .din51(inputStubData_nentries_6_V_3_read_reg_3074_pp0_iter1_reg),
    .din52(inputStubData_nentries_6_V_4_read_reg_3080_pp0_iter1_reg),
    .din53(inputStubData_nentries_6_V_5_read_reg_3086_pp0_iter1_reg),
    .din54(inputStubData_nentries_6_V_6_read_reg_3092_pp0_iter1_reg),
    .din55(inputStubData_nentries_6_V_7_read_reg_3098_pp0_iter1_reg),
    .din56(inputStubData_nentries_7_V_0_read_reg_3104_pp0_iter1_reg),
    .din57(inputStubData_nentries_7_V_1_read_reg_3110_pp0_iter1_reg),
    .din58(inputStubData_nentries_7_V_2_read_reg_3116_pp0_iter1_reg),
    .din59(inputStubData_nentries_7_V_3_read_reg_3122_pp0_iter1_reg),
    .din60(inputStubData_nentries_7_V_4_read_reg_3128_pp0_iter1_reg),
    .din61(inputStubData_nentries_7_V_5_read_reg_3134_pp0_iter1_reg),
    .din62(inputStubData_nentries_7_V_6_read_reg_3140_pp0_iter1_reg),
    .din63(inputStubData_nentries_7_V_7_read_reg_3146_pp0_iter1_reg),
    .din64(nstublast_V_fu_1292_p65),
    .dout(nstublast_V_fu_1292_p66)
);

MatchEngineTop_L5_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L5_mux_83_32_1_1_U3(
    .din0(ap_sig_allocacmp_projectionBuffer_7_V_50_load),
    .din1(ap_sig_allocacmp_projectionBuffer_7_V_40_load),
    .din2(ap_sig_allocacmp_projectionBuffer_7_V_37_load),
    .din3(ap_sig_allocacmp_projectionBuffer_7_V_33_load),
    .din4(ap_sig_allocacmp_projectionBuffer_7_V_28_load),
    .din5(ap_sig_allocacmp_projectionBuffer_7_V_22_load),
    .din6(ap_sig_allocacmp_projectionBuffer_7_V_15_load),
    .din7(ap_sig_allocacmp_projectionBuffer_7_V_1_load),
    .din8(t_V_1_reg_3161),
    .dout(qdata_V1_fu_1418_p10)
);

MatchEngineTop_L5_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L5_mux_83_32_1_1_U4(
    .din0(ap_sig_allocacmp_projectionBuffer_7_V_50_load),
    .din1(ap_sig_allocacmp_projectionBuffer_7_V_40_load),
    .din2(ap_sig_allocacmp_projectionBuffer_7_V_37_load),
    .din3(ap_sig_allocacmp_projectionBuffer_7_V_33_load),
    .din4(ap_sig_allocacmp_projectionBuffer_7_V_28_load),
    .din5(ap_sig_allocacmp_projectionBuffer_7_V_22_load),
    .din6(ap_sig_allocacmp_projectionBuffer_7_V_15_load),
    .din7(ap_sig_allocacmp_projectionBuffer_7_V_1_load),
    .din8(t_V_1_reg_3161),
    .dout(qdata_V2_fu_1449_p10)
);

MatchEngineTop_L5_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L5_mux_83_32_1_1_U5(
    .din0(projectionBuffer_7_V_50_load_reg_3316),
    .din1(projectionBuffer_7_V_40_load_reg_3302),
    .din2(projectionBuffer_7_V_37_load_reg_3287),
    .din3(projectionBuffer_7_V_33_load_reg_3271),
    .din4(projectionBuffer_7_V_28_load_reg_3254),
    .din5(projectionBuffer_7_V_22_load_reg_3236),
    .din6(projectionBuffer_7_V_15_load_reg_3217),
    .din7(projectionBuffer_7_V_1_load_reg_3198),
    .din8(t_V_1_reg_3161_pp0_iter2_reg),
    .dout(qdata_V_fu_2353_p10)
);

MatchEngineTop_L5_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L5_mux_83_32_1_1_U6(
    .din0(projectionBuffer_7_V_50_load_reg_3316),
    .din1(projectionBuffer_7_V_40_load_reg_3302),
    .din2(projectionBuffer_7_V_37_load_reg_3287),
    .din3(projectionBuffer_7_V_33_load_reg_3271),
    .din4(projectionBuffer_7_V_28_load_reg_3254),
    .din5(projectionBuffer_7_V_22_load_reg_3236),
    .din6(projectionBuffer_7_V_15_load_reg_3217),
    .din7(projectionBuffer_7_V_1_load_reg_3198),
    .din8(t_V_1_reg_3161_pp0_iter2_reg),
    .dout(qdata_V3_fu_2370_p10)
);

MatchEngineTop_L5_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L5_mux_83_32_1_1_U7(
    .din0(projectionBuffer_7_V_50_load_reg_3316),
    .din1(projectionBuffer_7_V_40_load_reg_3302),
    .din2(projectionBuffer_7_V_37_load_reg_3287),
    .din3(projectionBuffer_7_V_33_load_reg_3271),
    .din4(projectionBuffer_7_V_28_load_reg_3254),
    .din5(projectionBuffer_7_V_22_load_reg_3236),
    .din6(projectionBuffer_7_V_15_load_reg_3217),
    .din7(projectionBuffer_7_V_1_load_reg_3198),
    .din8(t_V_1_reg_3161_pp0_iter2_reg),
    .dout(qdata_V4_fu_2393_p10)
);

MatchEngineTop_L5_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L5_mux_83_32_1_1_U8(
    .din0(projectionBuffer_7_V_50_load_reg_3316),
    .din1(projectionBuffer_7_V_40_load_reg_3302),
    .din2(projectionBuffer_7_V_37_load_reg_3287),
    .din3(projectionBuffer_7_V_33_load_reg_3271),
    .din4(projectionBuffer_7_V_28_load_reg_3254),
    .din5(projectionBuffer_7_V_22_load_reg_3236),
    .din6(projectionBuffer_7_V_15_load_reg_3217),
    .din7(projectionBuffer_7_V_1_load_reg_3198),
    .din8(t_V_1_reg_3161_pp0_iter2_reg),
    .dout(qdata_V5_fu_2416_p10)
);

MatchEngineTop_L5_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L5_mux_83_32_1_1_U9(
    .din0(projectionBuffer_7_V_50_load_reg_3316),
    .din1(projectionBuffer_7_V_40_load_reg_3302),
    .din2(projectionBuffer_7_V_37_load_reg_3287),
    .din3(projectionBuffer_7_V_33_load_reg_3271),
    .din4(projectionBuffer_7_V_28_load_reg_3254),
    .din5(projectionBuffer_7_V_22_load_reg_3236),
    .din6(projectionBuffer_7_V_15_load_reg_3217),
    .din7(projectionBuffer_7_V_1_load_reg_3198),
    .din8(t_V_1_reg_3161_pp0_iter2_reg),
    .dout(qdata_V6_fu_2439_p10)
);

MatchEngineTop_L5_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L5_mux_83_32_1_1_U10(
    .din0(projectionBuffer_7_V_50_load_reg_3316),
    .din1(projectionBuffer_7_V_40_load_reg_3302),
    .din2(projectionBuffer_7_V_37_load_reg_3287),
    .din3(projectionBuffer_7_V_33_load_reg_3271),
    .din4(projectionBuffer_7_V_28_load_reg_3254),
    .din5(projectionBuffer_7_V_22_load_reg_3236),
    .din6(projectionBuffer_7_V_15_load_reg_3217),
    .din7(projectionBuffer_7_V_1_load_reg_3198),
    .din8(t_V_1_reg_3161_pp0_iter2_reg),
    .dout(qdata_V7_fu_2462_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_817_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_968 <= ap_phi_mux_moreProjectionsAvailable_0_i13_rewind_phi_fu_875_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_817_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_968 <= moreProjectionsAvailable_fu_1032_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_968 <= ap_phi_reg_pp0_iter0_moreProjectionsAvailable_0_i13_reg_968;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_817_p6 == 1'd0)) begin
            bx_V22_phi_reg_939 <= ap_phi_mux_bx_V22_rewind_phi_fu_861_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_817_p6 == 1'd1)) begin
            bx_V22_phi_reg_939 <= bx_V;
        end else if ((1'b1 == 1'b1)) begin
            bx_V22_phi_reg_939 <= ap_phi_reg_pp0_iter0_bx_V22_phi_reg_939;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_reg_3157 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_813 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3157 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_813 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_reg_3157_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        head_writeindex_tmp_V9_reg_953 <= head_writeindex_tmp_V_fu_1408_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3157_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        head_writeindex_tmp_V9_reg_953 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_reg_3157 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iprojectiontmp_V10_reg_900 <= iprojectiontmp_V_fu_1125_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3157 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        iprojectiontmp_V10_reg_900 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((bufferNotEmpty_fu_1165_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_fu_1494_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        istub_V_fu_348 <= istub_V_1_fu_1515_p2;
    end else if ((((icmp_ln891_fu_1494_p2 == 1'd0) & (bufferNotEmpty_fu_1165_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_do_init_phi_fu_817_p6 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        istub_V_fu_348 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_817_p6 == 1'd0)) begin
            nproj_V_phi_reg_915 <= ap_phi_mux_nproj_V_rewind_phi_fu_833_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_817_p6 == 1'd1)) begin
            nproj_V_phi_reg_915 <= nproj_V_fu_1023_p3;
        end else if ((1'b1 == 1'b1)) begin
            nproj_V_phi_reg_915 <= ap_phi_reg_pp0_iter0_nproj_V_phi_reg_915;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_817_p6 == 1'd0)) begin
            p_phi_reg_927 <= ap_phi_mux_p_rewind_phi_fu_847_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_817_p6 == 1'd1)) begin
            p_phi_reg_927 <= trunc_ln209_fu_1018_p1;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_927 <= ap_phi_reg_pp0_iter0_p_phi_reg_927;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_reg_3157_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        t_V_311_reg_978 <= ap_phi_mux_t_V_phi_fu_996_p10;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3157_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_311_reg_978 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_reg_3157 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_412_reg_886 <= t_V_3_reg_3152;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3157 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_412_reg_886 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1909)) begin
            tail_readindex_V_fu_344 <= tail_readindex_V_1_fu_1505_p2;
        end else if ((1'b1 == ap_condition_1905)) begin
            tail_readindex_V_fu_344 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        bufferNotEmpty_reg_3329 <= bufferNotEmpty_fu_1165_p2;
        bufferNotEmpty_reg_3329_pp0_iter3_reg <= bufferNotEmpty_reg_3329;
        bufferNotEmpty_reg_3329_pp0_iter4_reg <= bufferNotEmpty_reg_3329_pp0_iter3_reg;
        bx_V22_phi_reg_939_pp0_iter2_reg <= bx_V22_phi_reg_939_pp0_iter1_reg;
        bx_V22_phi_reg_939_pp0_iter3_reg <= bx_V22_phi_reg_939_pp0_iter2_reg;
        head_writeindex_tmp_V9_reg_953_pp0_iter2_reg <= head_writeindex_tmp_V9_reg_953;
        head_writeindex_tmp_last_V_reg_3378 <= head_writeindex_tmp_last_V_fu_1388_p2;
        icmp_ln143_reg_3157_pp0_iter2_reg <= icmp_ln143_reg_3157_pp0_iter1_reg;
        icmp_ln143_reg_3157_pp0_iter3_reg <= icmp_ln143_reg_3157_pp0_iter2_reg;
        icmp_ln143_reg_3157_pp0_iter4_reg <= icmp_ln143_reg_3157_pp0_iter3_reg;
        or_ln162_reg_3175_pp0_iter2_reg <= or_ln162_reg_3175;
        p_phi_reg_927_pp0_iter2_reg <= p_phi_reg_927_pp0_iter1_reg;
        p_phi_reg_927_pp0_iter3_reg <= p_phi_reg_927_pp0_iter2_reg;
        p_phi_reg_927_pp0_iter4_reg <= p_phi_reg_927_pp0_iter3_reg;
        projectionBuffer_7_V_15_load_reg_3217 <= ap_sig_allocacmp_projectionBuffer_7_V_15_load;
        projectionBuffer_7_V_1_load_reg_3198 <= ap_sig_allocacmp_projectionBuffer_7_V_1_load;
        projectionBuffer_7_V_22_load_reg_3236 <= ap_sig_allocacmp_projectionBuffer_7_V_22_load;
        projectionBuffer_7_V_28_load_reg_3254 <= ap_sig_allocacmp_projectionBuffer_7_V_28_load;
        projectionBuffer_7_V_33_load_reg_3271 <= ap_sig_allocacmp_projectionBuffer_7_V_33_load;
        projectionBuffer_7_V_37_load_reg_3287 <= ap_sig_allocacmp_projectionBuffer_7_V_37_load;
        projectionBuffer_7_V_40_load_reg_3302 <= ap_sig_allocacmp_projectionBuffer_7_V_40_load;
        projectionBuffer_7_V_50_load_reg_3316 <= ap_sig_allocacmp_projectionBuffer_7_V_50_load;
        projectiondatatmp_data_V_reg_3333 <= inputProjectionData_dataarray_data_V_q0;
        projindex_V_reg_3412_pp0_iter4_reg <= projindex_V_reg_3412;
        savefirst_reg_3349 <= savefirst_fu_1362_p2;
        savelast_reg_3361 <= savelast_fu_1374_p2;
        t_V_1_reg_3161_pp0_iter2_reg <= t_V_1_reg_3161;
        trunc_ln312_1_reg_3389 <= trunc_ln312_1_fu_1394_p1;
        trunc_ln312_reg_3373 <= trunc_ln312_fu_1380_p1;
        zbinfirst_V_reg_3339 <= {{inputProjectionData_dataarray_data_V_q0[16:14]}};
        zbinlast_V_reg_3344 <= zbinlast_V_fu_1192_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V22_phi_reg_939_pp0_iter1_reg <= bx_V22_phi_reg_939;
        icmp_ln143_reg_3157 <= icmp_ln143_fu_1062_p2;
        icmp_ln143_reg_3157_pp0_iter1_reg <= icmp_ln143_reg_3157;
        inputStubData_nentries_0_V_0_read_reg_2768 <= inputStubData_nentries_0_V_0;
        inputStubData_nentries_0_V_0_read_reg_2768_pp0_iter1_reg <= inputStubData_nentries_0_V_0_read_reg_2768;
        inputStubData_nentries_0_V_1_read_reg_2774 <= inputStubData_nentries_0_V_1;
        inputStubData_nentries_0_V_1_read_reg_2774_pp0_iter1_reg <= inputStubData_nentries_0_V_1_read_reg_2774;
        inputStubData_nentries_0_V_2_read_reg_2780 <= inputStubData_nentries_0_V_2;
        inputStubData_nentries_0_V_2_read_reg_2780_pp0_iter1_reg <= inputStubData_nentries_0_V_2_read_reg_2780;
        inputStubData_nentries_0_V_3_read_reg_2786 <= inputStubData_nentries_0_V_3;
        inputStubData_nentries_0_V_3_read_reg_2786_pp0_iter1_reg <= inputStubData_nentries_0_V_3_read_reg_2786;
        inputStubData_nentries_0_V_4_read_reg_2792 <= inputStubData_nentries_0_V_4;
        inputStubData_nentries_0_V_4_read_reg_2792_pp0_iter1_reg <= inputStubData_nentries_0_V_4_read_reg_2792;
        inputStubData_nentries_0_V_5_read_reg_2798 <= inputStubData_nentries_0_V_5;
        inputStubData_nentries_0_V_5_read_reg_2798_pp0_iter1_reg <= inputStubData_nentries_0_V_5_read_reg_2798;
        inputStubData_nentries_0_V_6_read_reg_2804 <= inputStubData_nentries_0_V_6;
        inputStubData_nentries_0_V_6_read_reg_2804_pp0_iter1_reg <= inputStubData_nentries_0_V_6_read_reg_2804;
        inputStubData_nentries_0_V_7_read_reg_2810 <= inputStubData_nentries_0_V_7;
        inputStubData_nentries_0_V_7_read_reg_2810_pp0_iter1_reg <= inputStubData_nentries_0_V_7_read_reg_2810;
        inputStubData_nentries_1_V_0_read_reg_2816 <= inputStubData_nentries_1_V_0;
        inputStubData_nentries_1_V_0_read_reg_2816_pp0_iter1_reg <= inputStubData_nentries_1_V_0_read_reg_2816;
        inputStubData_nentries_1_V_1_read_reg_2822 <= inputStubData_nentries_1_V_1;
        inputStubData_nentries_1_V_1_read_reg_2822_pp0_iter1_reg <= inputStubData_nentries_1_V_1_read_reg_2822;
        inputStubData_nentries_1_V_2_read_reg_2828 <= inputStubData_nentries_1_V_2;
        inputStubData_nentries_1_V_2_read_reg_2828_pp0_iter1_reg <= inputStubData_nentries_1_V_2_read_reg_2828;
        inputStubData_nentries_1_V_3_read_reg_2834 <= inputStubData_nentries_1_V_3;
        inputStubData_nentries_1_V_3_read_reg_2834_pp0_iter1_reg <= inputStubData_nentries_1_V_3_read_reg_2834;
        inputStubData_nentries_1_V_4_read_reg_2840 <= inputStubData_nentries_1_V_4;
        inputStubData_nentries_1_V_4_read_reg_2840_pp0_iter1_reg <= inputStubData_nentries_1_V_4_read_reg_2840;
        inputStubData_nentries_1_V_5_read_reg_2846 <= inputStubData_nentries_1_V_5;
        inputStubData_nentries_1_V_5_read_reg_2846_pp0_iter1_reg <= inputStubData_nentries_1_V_5_read_reg_2846;
        inputStubData_nentries_1_V_6_read_reg_2852 <= inputStubData_nentries_1_V_6;
        inputStubData_nentries_1_V_6_read_reg_2852_pp0_iter1_reg <= inputStubData_nentries_1_V_6_read_reg_2852;
        inputStubData_nentries_1_V_7_read_reg_2858 <= inputStubData_nentries_1_V_7;
        inputStubData_nentries_1_V_7_read_reg_2858_pp0_iter1_reg <= inputStubData_nentries_1_V_7_read_reg_2858;
        inputStubData_nentries_2_V_0_read_reg_2864 <= inputStubData_nentries_2_V_0;
        inputStubData_nentries_2_V_0_read_reg_2864_pp0_iter1_reg <= inputStubData_nentries_2_V_0_read_reg_2864;
        inputStubData_nentries_2_V_1_read_reg_2870 <= inputStubData_nentries_2_V_1;
        inputStubData_nentries_2_V_1_read_reg_2870_pp0_iter1_reg <= inputStubData_nentries_2_V_1_read_reg_2870;
        inputStubData_nentries_2_V_2_read_reg_2876 <= inputStubData_nentries_2_V_2;
        inputStubData_nentries_2_V_2_read_reg_2876_pp0_iter1_reg <= inputStubData_nentries_2_V_2_read_reg_2876;
        inputStubData_nentries_2_V_3_read_reg_2882 <= inputStubData_nentries_2_V_3;
        inputStubData_nentries_2_V_3_read_reg_2882_pp0_iter1_reg <= inputStubData_nentries_2_V_3_read_reg_2882;
        inputStubData_nentries_2_V_4_read_reg_2888 <= inputStubData_nentries_2_V_4;
        inputStubData_nentries_2_V_4_read_reg_2888_pp0_iter1_reg <= inputStubData_nentries_2_V_4_read_reg_2888;
        inputStubData_nentries_2_V_5_read_reg_2894 <= inputStubData_nentries_2_V_5;
        inputStubData_nentries_2_V_5_read_reg_2894_pp0_iter1_reg <= inputStubData_nentries_2_V_5_read_reg_2894;
        inputStubData_nentries_2_V_6_read_reg_2900 <= inputStubData_nentries_2_V_6;
        inputStubData_nentries_2_V_6_read_reg_2900_pp0_iter1_reg <= inputStubData_nentries_2_V_6_read_reg_2900;
        inputStubData_nentries_2_V_7_read_reg_2906 <= inputStubData_nentries_2_V_7;
        inputStubData_nentries_2_V_7_read_reg_2906_pp0_iter1_reg <= inputStubData_nentries_2_V_7_read_reg_2906;
        inputStubData_nentries_3_V_0_read_reg_2912 <= inputStubData_nentries_3_V_0;
        inputStubData_nentries_3_V_0_read_reg_2912_pp0_iter1_reg <= inputStubData_nentries_3_V_0_read_reg_2912;
        inputStubData_nentries_3_V_1_read_reg_2918 <= inputStubData_nentries_3_V_1;
        inputStubData_nentries_3_V_1_read_reg_2918_pp0_iter1_reg <= inputStubData_nentries_3_V_1_read_reg_2918;
        inputStubData_nentries_3_V_2_read_reg_2924 <= inputStubData_nentries_3_V_2;
        inputStubData_nentries_3_V_2_read_reg_2924_pp0_iter1_reg <= inputStubData_nentries_3_V_2_read_reg_2924;
        inputStubData_nentries_3_V_3_read_reg_2930 <= inputStubData_nentries_3_V_3;
        inputStubData_nentries_3_V_3_read_reg_2930_pp0_iter1_reg <= inputStubData_nentries_3_V_3_read_reg_2930;
        inputStubData_nentries_3_V_4_read_reg_2936 <= inputStubData_nentries_3_V_4;
        inputStubData_nentries_3_V_4_read_reg_2936_pp0_iter1_reg <= inputStubData_nentries_3_V_4_read_reg_2936;
        inputStubData_nentries_3_V_5_read_reg_2942 <= inputStubData_nentries_3_V_5;
        inputStubData_nentries_3_V_5_read_reg_2942_pp0_iter1_reg <= inputStubData_nentries_3_V_5_read_reg_2942;
        inputStubData_nentries_3_V_6_read_reg_2948 <= inputStubData_nentries_3_V_6;
        inputStubData_nentries_3_V_6_read_reg_2948_pp0_iter1_reg <= inputStubData_nentries_3_V_6_read_reg_2948;
        inputStubData_nentries_3_V_7_read_reg_2954 <= inputStubData_nentries_3_V_7;
        inputStubData_nentries_3_V_7_read_reg_2954_pp0_iter1_reg <= inputStubData_nentries_3_V_7_read_reg_2954;
        inputStubData_nentries_4_V_0_read_reg_2960 <= inputStubData_nentries_4_V_0;
        inputStubData_nentries_4_V_0_read_reg_2960_pp0_iter1_reg <= inputStubData_nentries_4_V_0_read_reg_2960;
        inputStubData_nentries_4_V_1_read_reg_2966 <= inputStubData_nentries_4_V_1;
        inputStubData_nentries_4_V_1_read_reg_2966_pp0_iter1_reg <= inputStubData_nentries_4_V_1_read_reg_2966;
        inputStubData_nentries_4_V_2_read_reg_2972 <= inputStubData_nentries_4_V_2;
        inputStubData_nentries_4_V_2_read_reg_2972_pp0_iter1_reg <= inputStubData_nentries_4_V_2_read_reg_2972;
        inputStubData_nentries_4_V_3_read_reg_2978 <= inputStubData_nentries_4_V_3;
        inputStubData_nentries_4_V_3_read_reg_2978_pp0_iter1_reg <= inputStubData_nentries_4_V_3_read_reg_2978;
        inputStubData_nentries_4_V_4_read_reg_2984 <= inputStubData_nentries_4_V_4;
        inputStubData_nentries_4_V_4_read_reg_2984_pp0_iter1_reg <= inputStubData_nentries_4_V_4_read_reg_2984;
        inputStubData_nentries_4_V_5_read_reg_2990 <= inputStubData_nentries_4_V_5;
        inputStubData_nentries_4_V_5_read_reg_2990_pp0_iter1_reg <= inputStubData_nentries_4_V_5_read_reg_2990;
        inputStubData_nentries_4_V_6_read_reg_2996 <= inputStubData_nentries_4_V_6;
        inputStubData_nentries_4_V_6_read_reg_2996_pp0_iter1_reg <= inputStubData_nentries_4_V_6_read_reg_2996;
        inputStubData_nentries_4_V_7_read_reg_3002 <= inputStubData_nentries_4_V_7;
        inputStubData_nentries_4_V_7_read_reg_3002_pp0_iter1_reg <= inputStubData_nentries_4_V_7_read_reg_3002;
        inputStubData_nentries_5_V_0_read_reg_3008 <= inputStubData_nentries_5_V_0;
        inputStubData_nentries_5_V_0_read_reg_3008_pp0_iter1_reg <= inputStubData_nentries_5_V_0_read_reg_3008;
        inputStubData_nentries_5_V_1_read_reg_3014 <= inputStubData_nentries_5_V_1;
        inputStubData_nentries_5_V_1_read_reg_3014_pp0_iter1_reg <= inputStubData_nentries_5_V_1_read_reg_3014;
        inputStubData_nentries_5_V_2_read_reg_3020 <= inputStubData_nentries_5_V_2;
        inputStubData_nentries_5_V_2_read_reg_3020_pp0_iter1_reg <= inputStubData_nentries_5_V_2_read_reg_3020;
        inputStubData_nentries_5_V_3_read_reg_3026 <= inputStubData_nentries_5_V_3;
        inputStubData_nentries_5_V_3_read_reg_3026_pp0_iter1_reg <= inputStubData_nentries_5_V_3_read_reg_3026;
        inputStubData_nentries_5_V_4_read_reg_3032 <= inputStubData_nentries_5_V_4;
        inputStubData_nentries_5_V_4_read_reg_3032_pp0_iter1_reg <= inputStubData_nentries_5_V_4_read_reg_3032;
        inputStubData_nentries_5_V_5_read_reg_3038 <= inputStubData_nentries_5_V_5;
        inputStubData_nentries_5_V_5_read_reg_3038_pp0_iter1_reg <= inputStubData_nentries_5_V_5_read_reg_3038;
        inputStubData_nentries_5_V_6_read_reg_3044 <= inputStubData_nentries_5_V_6;
        inputStubData_nentries_5_V_6_read_reg_3044_pp0_iter1_reg <= inputStubData_nentries_5_V_6_read_reg_3044;
        inputStubData_nentries_5_V_7_read_reg_3050 <= inputStubData_nentries_5_V_7;
        inputStubData_nentries_5_V_7_read_reg_3050_pp0_iter1_reg <= inputStubData_nentries_5_V_7_read_reg_3050;
        inputStubData_nentries_6_V_0_read_reg_3056 <= inputStubData_nentries_6_V_0;
        inputStubData_nentries_6_V_0_read_reg_3056_pp0_iter1_reg <= inputStubData_nentries_6_V_0_read_reg_3056;
        inputStubData_nentries_6_V_1_read_reg_3062 <= inputStubData_nentries_6_V_1;
        inputStubData_nentries_6_V_1_read_reg_3062_pp0_iter1_reg <= inputStubData_nentries_6_V_1_read_reg_3062;
        inputStubData_nentries_6_V_2_read_reg_3068 <= inputStubData_nentries_6_V_2;
        inputStubData_nentries_6_V_2_read_reg_3068_pp0_iter1_reg <= inputStubData_nentries_6_V_2_read_reg_3068;
        inputStubData_nentries_6_V_3_read_reg_3074 <= inputStubData_nentries_6_V_3;
        inputStubData_nentries_6_V_3_read_reg_3074_pp0_iter1_reg <= inputStubData_nentries_6_V_3_read_reg_3074;
        inputStubData_nentries_6_V_4_read_reg_3080 <= inputStubData_nentries_6_V_4;
        inputStubData_nentries_6_V_4_read_reg_3080_pp0_iter1_reg <= inputStubData_nentries_6_V_4_read_reg_3080;
        inputStubData_nentries_6_V_5_read_reg_3086 <= inputStubData_nentries_6_V_5;
        inputStubData_nentries_6_V_5_read_reg_3086_pp0_iter1_reg <= inputStubData_nentries_6_V_5_read_reg_3086;
        inputStubData_nentries_6_V_6_read_reg_3092 <= inputStubData_nentries_6_V_6;
        inputStubData_nentries_6_V_6_read_reg_3092_pp0_iter1_reg <= inputStubData_nentries_6_V_6_read_reg_3092;
        inputStubData_nentries_6_V_7_read_reg_3098 <= inputStubData_nentries_6_V_7;
        inputStubData_nentries_6_V_7_read_reg_3098_pp0_iter1_reg <= inputStubData_nentries_6_V_7_read_reg_3098;
        inputStubData_nentries_7_V_0_read_reg_3104 <= inputStubData_nentries_7_V_0;
        inputStubData_nentries_7_V_0_read_reg_3104_pp0_iter1_reg <= inputStubData_nentries_7_V_0_read_reg_3104;
        inputStubData_nentries_7_V_1_read_reg_3110 <= inputStubData_nentries_7_V_1;
        inputStubData_nentries_7_V_1_read_reg_3110_pp0_iter1_reg <= inputStubData_nentries_7_V_1_read_reg_3110;
        inputStubData_nentries_7_V_2_read_reg_3116 <= inputStubData_nentries_7_V_2;
        inputStubData_nentries_7_V_2_read_reg_3116_pp0_iter1_reg <= inputStubData_nentries_7_V_2_read_reg_3116;
        inputStubData_nentries_7_V_3_read_reg_3122 <= inputStubData_nentries_7_V_3;
        inputStubData_nentries_7_V_3_read_reg_3122_pp0_iter1_reg <= inputStubData_nentries_7_V_3_read_reg_3122;
        inputStubData_nentries_7_V_4_read_reg_3128 <= inputStubData_nentries_7_V_4;
        inputStubData_nentries_7_V_4_read_reg_3128_pp0_iter1_reg <= inputStubData_nentries_7_V_4_read_reg_3128;
        inputStubData_nentries_7_V_5_read_reg_3134 <= inputStubData_nentries_7_V_5;
        inputStubData_nentries_7_V_5_read_reg_3134_pp0_iter1_reg <= inputStubData_nentries_7_V_5_read_reg_3134;
        inputStubData_nentries_7_V_6_read_reg_3140 <= inputStubData_nentries_7_V_6;
        inputStubData_nentries_7_V_6_read_reg_3140_pp0_iter1_reg <= inputStubData_nentries_7_V_6_read_reg_3140;
        inputStubData_nentries_7_V_7_read_reg_3146 <= inputStubData_nentries_7_V_7;
        inputStubData_nentries_7_V_7_read_reg_3146_pp0_iter1_reg <= inputStubData_nentries_7_V_7_read_reg_3146;
        or_ln162_reg_3175 <= or_ln162_fu_1107_p2;
        p_phi_reg_927_pp0_iter1_reg <= p_phi_reg_927;
        t_V_1_reg_3161 <= ap_sig_allocacmp_t_V_1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_reg_3157 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V22_rewind_reg_857 <= bx_V22_phi_reg_939;
        moreProjectionsAvailable_0_i13_rewind_reg_871 <= moreProjectionsAvailable_2_fu_1133_p3;
        nproj_V_rewind_reg_829 <= nproj_V_phi_reg_915;
        p_rewind_reg_843 <= p_phi_reg_927;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V22_phi_reg_939_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((bufferNotEmpty_reg_3329_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln246_reg_3447 <= icmp_ln246_fu_2618_p2;
        pass_reg_3443 <= pass_fu_2605_p3;
        stubindex_V_reg_3438 <= {{inputStubData_dataarray_data_V_q0[16:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((bufferNotEmpty_reg_3329 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        isPSseed_reg_3433 <= qdata_V7_fu_2462_p10[32'd4];
        projfinephi_V_reg_3423 <= {{qdata_V5_fu_2416_p10[12:10]}};
        projfinez_V_reg_3417 <= {{qdata_V4_fu_2393_p10[16:13]}};
        projindex_V_reg_3412 <= {{qdata_V3_fu_2370_p10[27:21]}};
        projrinv_V_reg_3428 <= {{qdata_V6_fu_2439_p10[9:5]}};
        trunc_ln681_reg_3407 <= trunc_ln681_fu_2366_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((bufferNotEmpty_reg_3329_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln246_fu_2618_p2 == 1'd1))) begin
        or_ln255_reg_3451 <= or_ln255_fu_2648_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        projectionBuffer_7_V_15_fu_316 <= projectionBuffer_7_V_191_fu_2271_p3;
        projectionBuffer_7_V_1_fu_312 <= projectionBuffer_7_V_190_fu_2265_p3;
        projectionBuffer_7_V_22_fu_320 <= projectionBuffer_7_V_193_fu_2277_p3;
        projectionBuffer_7_V_28_fu_324 <= projectionBuffer_7_V_194_fu_2283_p3;
        projectionBuffer_7_V_33_fu_328 <= projectionBuffer_7_V_195_fu_2289_p3;
        projectionBuffer_7_V_37_fu_332 <= projectionBuffer_7_V_196_fu_2295_p3;
        projectionBuffer_7_V_40_fu_336 <= projectionBuffer_7_V_197_fu_2301_p3;
        projectionBuffer_7_V_50_fu_340 <= projectionBuffer_7_V_198_fu_2307_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_3_reg_3152 <= t_V_3_fu_1056_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3157_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln143_reg_3157 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_bx_V22_rewind_phi_fu_861_p6 = bx_V22_phi_reg_939;
    end else begin
        ap_phi_mux_bx_V22_rewind_phi_fu_861_p6 = bx_V22_rewind_reg_857;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_602)) begin
        if ((icmp_ln143_reg_3157 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_817_p6 = 1'd1;
        end else if ((icmp_ln143_reg_3157 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_817_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_817_p6 = do_init_reg_813;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_817_p6 = do_init_reg_813;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln143_reg_3157_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_head_writeindex_tmp_V9_phi_fu_957_p6 = 3'd0;
        end else if ((icmp_ln143_reg_3157_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_head_writeindex_tmp_V9_phi_fu_957_p6 = head_writeindex_tmp_V_fu_1408_p3;
        end else begin
            ap_phi_mux_head_writeindex_tmp_V9_phi_fu_957_p6 = head_writeindex_tmp_V9_reg_953;
        end
    end else begin
        ap_phi_mux_head_writeindex_tmp_V9_phi_fu_957_p6 = head_writeindex_tmp_V9_reg_953;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_602)) begin
        if ((icmp_ln143_reg_3157 == 1'd1)) begin
            ap_phi_mux_iprojectiontmp_V10_phi_fu_904_p6 = 7'd0;
        end else if ((icmp_ln143_reg_3157 == 1'd0)) begin
            ap_phi_mux_iprojectiontmp_V10_phi_fu_904_p6 = iprojectiontmp_V_fu_1125_p3;
        end else begin
            ap_phi_mux_iprojectiontmp_V10_phi_fu_904_p6 = iprojectiontmp_V10_reg_900;
        end
    end else begin
        ap_phi_mux_iprojectiontmp_V10_phi_fu_904_p6 = iprojectiontmp_V10_reg_900;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln143_reg_3157 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_moreProjectionsAvailable_0_i13_rewind_phi_fu_875_p6 = moreProjectionsAvailable_2_fu_1133_p3;
    end else begin
        ap_phi_mux_moreProjectionsAvailable_0_i13_rewind_phi_fu_875_p6 = moreProjectionsAvailable_0_i13_rewind_reg_871;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln143_reg_3157 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_nproj_V_rewind_phi_fu_833_p6 = nproj_V_phi_reg_915;
    end else begin
        ap_phi_mux_nproj_V_rewind_phi_fu_833_p6 = nproj_V_rewind_reg_829;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_817_p6 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_931_p4 = ap_phi_mux_p_rewind_phi_fu_847_p6;
    end else if ((ap_phi_mux_do_init_phi_fu_817_p6 == 1'd1)) begin
        ap_phi_mux_p_phi_phi_fu_931_p4 = trunc_ln209_fu_1018_p1;
    end else begin
        ap_phi_mux_p_phi_phi_fu_931_p4 = ap_phi_reg_pp0_iter0_p_phi_reg_927;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln143_reg_3157 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_rewind_phi_fu_847_p6 = p_phi_reg_927;
    end else begin
        ap_phi_mux_p_rewind_phi_fu_847_p6 = p_rewind_reg_843;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_602)) begin
        if ((icmp_ln143_reg_3157 == 1'd1)) begin
            ap_phi_mux_t_V_412_phi_fu_890_p6 = 7'd0;
        end else if ((icmp_ln143_reg_3157 == 1'd0)) begin
            ap_phi_mux_t_V_412_phi_fu_890_p6 = t_V_3_reg_3152;
        end else begin
            ap_phi_mux_t_V_412_phi_fu_890_p6 = t_V_412_reg_886;
        end
    end else begin
        ap_phi_mux_t_V_412_phi_fu_890_p6 = t_V_412_reg_886;
    end
end

always @ (*) begin
    if (((bufferNotEmpty_reg_3329_pp0_iter4_reg == 1'd1) | ((icmp_ln246_reg_3447 == 1'd0) & (pass_reg_3443 == 1'd0) & (bufferNotEmpty_reg_3329_pp0_iter4_reg == 1'd0)) | ((icmp_ln246_reg_3447 == 1'd0) & (bufferNotEmpty_reg_3329_pp0_iter4_reg == 1'd0) & (pass_reg_3443 == 1'd1) & (table1_q0 == 1'd0)) | ((bufferNotEmpty_reg_3329_pp0_iter4_reg == 1'd0) & (or_ln255_reg_3451 == 1'd1) & (icmp_ln246_reg_3447 == 1'd1)) | ((or_ln255_reg_3451 == 1'd0) & (bufferNotEmpty_reg_3329_pp0_iter4_reg == 1'd0) & (icmp_ln246_reg_3447 == 1'd1) & (table1_q0 == 1'd0)))) begin
        ap_phi_mux_t_V_phi_fu_996_p10 = t_V_311_reg_978;
    end else if ((((icmp_ln246_reg_3447 == 1'd0) & (bufferNotEmpty_reg_3329_pp0_iter4_reg == 1'd0) & (pass_reg_3443 == 1'd1) & (table1_q0 == 1'd1)) | ((or_ln255_reg_3451 == 1'd0) & (bufferNotEmpty_reg_3329_pp0_iter4_reg == 1'd0) & (icmp_ln246_reg_3447 == 1'd1) & (table1_q0 == 1'd1)))) begin
        ap_phi_mux_t_V_phi_fu_996_p10 = ncmatch_V_fu_2686_p2;
    end else begin
        ap_phi_mux_t_V_phi_fu_996_p10 = ap_phi_reg_pp0_iter5_t_V_reg_992;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_fu_1062_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_15_load = projectionBuffer_7_V_191_fu_2271_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_15_load = projectionBuffer_7_V_15_fu_316;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_1_load = projectionBuffer_7_V_190_fu_2265_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_1_load = projectionBuffer_7_V_1_fu_312;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_22_load = projectionBuffer_7_V_193_fu_2277_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_22_load = projectionBuffer_7_V_22_fu_320;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_28_load = projectionBuffer_7_V_194_fu_2283_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_28_load = projectionBuffer_7_V_28_fu_324;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_33_load = projectionBuffer_7_V_195_fu_2289_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_33_load = projectionBuffer_7_V_33_fu_328;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_37_load = projectionBuffer_7_V_196_fu_2295_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_37_load = projectionBuffer_7_V_37_fu_332;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_40_load = projectionBuffer_7_V_197_fu_2301_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_40_load = projectionBuffer_7_V_40_fu_336;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_50_load = projectionBuffer_7_V_198_fu_2307_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_50_load = projectionBuffer_7_V_50_fu_340;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln891_fu_1494_p2 == 1'd0) & (bufferNotEmpty_fu_1165_p2 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_t_V_1 = tail_readindex_V_1_fu_1505_p2;
    end else begin
        ap_sig_allocacmp_t_V_1 = tail_readindex_V_fu_344;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3157_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputProjectionData_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputProjectionData_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        inputStubData_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputStubData_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        outputCandidateMatch_dataarray_data_V_ce0 = 1'b1;
    end else begin
        outputCandidateMatch_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((icmp_ln246_reg_3447 == 1'd0) & (bufferNotEmpty_reg_3329_pp0_iter4_reg == 1'd0) & (pass_reg_3443 == 1'd1) & (table1_q0 == 1'd1)) | ((or_ln255_reg_3451 == 1'd0) & (bufferNotEmpty_reg_3329_pp0_iter4_reg == 1'd0) & (icmp_ln246_reg_3447 == 1'd1) & (table1_q0 == 1'd1))))) begin
        outputCandidateMatch_dataarray_data_V_we0 = 1'b1;
    end else begin
        outputCandidateMatch_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        table1_ce0 = 1'b1;
    end else begin
        table1_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln246_fu_2612_p2 = ($signed(4'd13) + $signed(ret_V_fu_2553_p2));

assign and_ln242_fu_2581_p2 = (icmp_ln899_fu_2575_p2 & icmp_ln891_1_fu_2559_p2);

assign and_ln243_fu_2599_p2 = (icmp_ln899_1_fu_2593_p2 & icmp_ln891_2_fu_2587_p2);

assign and_ln255_fu_2636_p2 = (icmp_ln255_fu_2624_p2 & icmp_ln255_1_fu_2630_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter5 = (bx_o_V_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_1905 = ((ap_phi_mux_do_init_phi_fu_817_p6 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1909 = ((icmp_ln891_fu_1494_p2 == 1'd0) & (bufferNotEmpty_fu_1165_p2 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_49 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_602 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bx_V22_phi_reg_939 = 'bx;

assign ap_phi_reg_pp0_iter0_moreProjectionsAvailable_0_i13_reg_968 = 'bx;

assign ap_phi_reg_pp0_iter0_nproj_V_phi_reg_915 = 'bx;

assign ap_phi_reg_pp0_iter0_p_phi_reg_927 = 'bx;

assign ap_phi_reg_pp0_iter5_t_V_reg_992 = 'bx;

assign bufferNotEmpty_fu_1165_p2 = ((head_writeindex_tmp_V9_reg_953 == t_V_1_reg_3161) ? 1'b1 : 1'b0);

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign head_writeindex_V_fu_1402_p2 = (head_writeindex_tmp_last_V_fu_1388_p2 + zext_ln209_2_fu_1398_p1);

assign head_writeindex_tmp_V_fu_1408_p3 = ((or_ln162_reg_3175[0:0] === 1'b1) ? head_writeindex_tmp_V9_reg_953 : head_writeindex_V_fu_1402_p2);

assign head_writeindex_tmp_last_V_fu_1388_p2 = (head_writeindex_tmp_V9_reg_953 + zext_ln209_fu_1384_p1);

assign head_writeindexplus_V_fu_1071_p2 = (3'd1 + ap_phi_mux_head_writeindex_tmp_V9_phi_fu_957_p6);

assign head_writeindexplusplus_V_fu_1077_p2 = (3'd2 + ap_phi_mux_head_writeindex_tmp_V9_phi_fu_957_p6);

assign icmp_ln143_fu_1062_p2 = ((ap_phi_mux_t_V_412_phi_fu_890_p6 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln177_fu_1368_p2 = ((nstublast_V_fu_1292_p66 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln246_fu_2618_p2 = ((add_ln246_fu_2612_p2 < 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln255_1_fu_2630_p2 = (($signed(ret_V_fu_2553_p2) > $signed(4'd10)) ? 1'b1 : 1'b0);

assign icmp_ln255_fu_2624_p2 = (($signed(ret_V_fu_2553_p2) < $signed(4'd6)) ? 1'b1 : 1'b0);

assign icmp_ln321_10_fu_1933_p2 = ((head_writeindex_tmp_last_V_reg_3378 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln321_11_fu_1946_p2 = ((head_writeindex_tmp_last_V_reg_3378 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln321_12_fu_1959_p2 = ((head_writeindex_tmp_last_V_reg_3378 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln321_13_fu_1972_p2 = ((head_writeindex_tmp_last_V_reg_3378 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln321_1_fu_1563_p2 = ((head_writeindex_tmp_V9_reg_953_pp0_iter2_reg == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln321_2_fu_1576_p2 = ((head_writeindex_tmp_V9_reg_953_pp0_iter2_reg == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln321_3_fu_1589_p2 = ((head_writeindex_tmp_V9_reg_953_pp0_iter2_reg == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln321_4_fu_1602_p2 = ((head_writeindex_tmp_V9_reg_953_pp0_iter2_reg == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln321_5_fu_1615_p2 = ((head_writeindex_tmp_V9_reg_953_pp0_iter2_reg == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln321_6_fu_1628_p2 = ((head_writeindex_tmp_V9_reg_953_pp0_iter2_reg == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln321_7_fu_1894_p2 = ((head_writeindex_tmp_last_V_reg_3378 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln321_8_fu_1907_p2 = ((head_writeindex_tmp_last_V_reg_3378 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln321_9_fu_1920_p2 = ((head_writeindex_tmp_last_V_reg_3378 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln321_fu_1550_p2 = ((head_writeindex_tmp_V9_reg_953_pp0_iter2_reg == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_1083_p2 = ((head_writeindexplus_V_fu_1071_p2 == ap_sig_allocacmp_t_V_1) ? 1'b1 : 1'b0);

assign icmp_ln891_1_fu_2559_p2 = (($signed(idz_V_fu_2540_p2) > $signed(5'd30)) ? 1'b1 : 1'b0);

assign icmp_ln891_2_fu_2587_p2 = (($signed(idz_V_fu_2540_p2) > $signed(5'd26)) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_1494_p2 = ((ret_V_1_fu_1484_p2 < zext_ln891_fu_1490_p1) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_2593_p2 = (($signed(idz_V_fu_2540_p2) < $signed(5'd6)) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_2575_p2 = (($signed(tmp_8_fu_2565_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign idz_V_fu_2540_p2 = (zext_ln68_fu_2536_p1 - projfinezadj_V_2_fu_2529_p3);

assign inputProjectionData_dataarray_data_V_address0 = zext_ln42_fu_1051_p1;

assign inputStubData_dataarray_data_V_address0 = zext_ln53_fu_1536_p1;

assign iprojection_V_fu_1113_p2 = (7'd1 + iprojectiontmp_V10_reg_900);

assign iprojectiontmp_V_fu_1125_p3 = ((or_ln162_fu_1107_p2[0:0] === 1'b1) ? iprojectiontmp_V10_reg_900 : iprojection_V_fu_1113_p2);

assign istub_V_1_fu_1515_p2 = (istub_V_fu_348 + 4'd1);

assign lhs_V_fu_2546_p1 = projfinephi_V_reg_3423;

assign moreProjectionsAvailable_1_fu_1119_p2 = ((iprojection_V_fu_1113_p2 < nproj_V_phi_reg_915) ? 1'b1 : 1'b0);

assign moreProjectionsAvailable_2_fu_1133_p3 = ((or_ln162_fu_1107_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_968 : moreProjectionsAvailable_1_fu_1119_p2);

assign moreProjectionsAvailable_fu_1032_p2 = ((nproj_V_fu_1023_p3 != 7'd0) ? 1'b1 : 1'b0);

assign ncmatch_V_fu_2686_p2 = (t_V_311_reg_978 + 7'd1);

assign nproj_V_fu_1023_p3 = ((trunc_ln209_fu_1018_p1[0:0] === 1'b1) ? inputProjectionData_nentries_1_V : inputProjectionData_nentries_0_V);

assign nstubfirst_V_fu_1210_p65 = tmp_1_fu_1198_p3;

assign nstublast_V_fu_1292_p65 = tmp_2_fu_1280_p3;

assign nstubs_V_fu_1439_p4 = {{qdata_V1_fu_1418_p10[31:28]}};

assign or_ln162_1_fu_1101_p2 = (xor_ln162_fu_1095_p2 | phitmp_i_fu_1089_p2);

assign or_ln162_fu_1107_p2 = (or_ln162_1_fu_1101_p2 | icmp_ln883_fu_1083_p2);

assign or_ln255_fu_2648_p2 = (xor_ln255_fu_2642_p2 | and_ln255_fu_2636_p2);

assign outputCandidateMatch_dataarray_data_V_address0 = zext_ln321_fu_2681_p1;

assign outputCandidateMatch_dataarray_data_V_d0 = {{projindex_V_reg_3412_pp0_iter4_reg}, {stubindex_V_reg_3438}};

assign p_Result_s_fu_2654_p3 = {{projrinv_V_reg_3428}, {stubbend_V_fu_2507_p4}};

assign pass_fu_2605_p3 = ((isPSseed_reg_3433[0:0] === 1'b1) ? and_ln242_fu_2581_p2 : and_ln243_fu_2599_p2);

assign phitmp_i_fu_1089_p2 = ((head_writeindexplusplus_V_fu_1077_p2 == ap_sig_allocacmp_t_V_1) ? 1'b1 : 1'b0);

assign projectionBuffer_7_V_104_fu_1569_p3 = ((icmp_ln321_1_fu_1563_p2[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3198 : projectionBuffer_7_V_fu_1556_p3);

assign projectionBuffer_7_V_105_fu_1582_p3 = ((icmp_ln321_2_fu_1576_p2[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3198 : projectionBuffer_7_V_104_fu_1569_p3);

assign projectionBuffer_7_V_106_fu_1595_p3 = ((icmp_ln321_3_fu_1589_p2[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3198 : projectionBuffer_7_V_105_fu_1582_p3);

assign projectionBuffer_7_V_107_fu_1608_p3 = ((icmp_ln321_4_fu_1602_p2[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3198 : projectionBuffer_7_V_106_fu_1595_p3);

assign projectionBuffer_7_V_108_fu_1621_p3 = ((icmp_ln321_5_fu_1615_p2[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3198 : projectionBuffer_7_V_107_fu_1608_p3);

assign projectionBuffer_7_V_109_fu_1634_p3 = ((icmp_ln321_6_fu_1628_p2[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3198 : projectionBuffer_7_V_108_fu_1621_p3);

assign projectionBuffer_7_V_110_fu_1641_p3 = ((icmp_ln321_fu_1550_p2[0:0] === 1'b1) ? projectionBuffer_7_V_192_fu_1541_p5 : projectionBuffer_7_V_15_load_reg_3217);

assign projectionBuffer_7_V_111_fu_1648_p3 = ((icmp_ln321_1_fu_1563_p2[0:0] === 1'b1) ? projectionBuffer_7_V_15_load_reg_3217 : projectionBuffer_7_V_110_fu_1641_p3);

assign projectionBuffer_7_V_112_fu_1655_p3 = ((icmp_ln321_2_fu_1576_p2[0:0] === 1'b1) ? projectionBuffer_7_V_15_load_reg_3217 : projectionBuffer_7_V_111_fu_1648_p3);

assign projectionBuffer_7_V_113_fu_1662_p3 = ((icmp_ln321_3_fu_1589_p2[0:0] === 1'b1) ? projectionBuffer_7_V_15_load_reg_3217 : projectionBuffer_7_V_112_fu_1655_p3);

assign projectionBuffer_7_V_114_fu_1669_p3 = ((icmp_ln321_4_fu_1602_p2[0:0] === 1'b1) ? projectionBuffer_7_V_15_load_reg_3217 : projectionBuffer_7_V_113_fu_1662_p3);

assign projectionBuffer_7_V_115_fu_1676_p3 = ((icmp_ln321_5_fu_1615_p2[0:0] === 1'b1) ? projectionBuffer_7_V_15_load_reg_3217 : projectionBuffer_7_V_114_fu_1669_p3);

assign projectionBuffer_7_V_116_fu_1683_p3 = ((icmp_ln321_6_fu_1628_p2[0:0] === 1'b1) ? projectionBuffer_7_V_15_load_reg_3217 : projectionBuffer_7_V_115_fu_1676_p3);

assign projectionBuffer_7_V_117_fu_1690_p3 = ((icmp_ln321_1_fu_1563_p2[0:0] === 1'b1) ? projectionBuffer_7_V_192_fu_1541_p5 : projectionBuffer_7_V_22_load_reg_3236);

assign projectionBuffer_7_V_118_fu_1697_p3 = ((icmp_ln321_2_fu_1576_p2[0:0] === 1'b1) ? projectionBuffer_7_V_22_load_reg_3236 : projectionBuffer_7_V_117_fu_1690_p3);

assign projectionBuffer_7_V_119_fu_1704_p3 = ((icmp_ln321_3_fu_1589_p2[0:0] === 1'b1) ? projectionBuffer_7_V_22_load_reg_3236 : projectionBuffer_7_V_118_fu_1697_p3);

assign projectionBuffer_7_V_120_fu_1711_p3 = ((icmp_ln321_4_fu_1602_p2[0:0] === 1'b1) ? projectionBuffer_7_V_22_load_reg_3236 : projectionBuffer_7_V_119_fu_1704_p3);

assign projectionBuffer_7_V_121_fu_1718_p3 = ((icmp_ln321_5_fu_1615_p2[0:0] === 1'b1) ? projectionBuffer_7_V_22_load_reg_3236 : projectionBuffer_7_V_120_fu_1711_p3);

assign projectionBuffer_7_V_122_fu_1725_p3 = ((icmp_ln321_6_fu_1628_p2[0:0] === 1'b1) ? projectionBuffer_7_V_22_load_reg_3236 : projectionBuffer_7_V_121_fu_1718_p3);

assign projectionBuffer_7_V_123_fu_1732_p3 = ((icmp_ln321_2_fu_1576_p2[0:0] === 1'b1) ? projectionBuffer_7_V_192_fu_1541_p5 : projectionBuffer_7_V_28_load_reg_3254);

assign projectionBuffer_7_V_124_fu_1739_p3 = ((icmp_ln321_3_fu_1589_p2[0:0] === 1'b1) ? projectionBuffer_7_V_28_load_reg_3254 : projectionBuffer_7_V_123_fu_1732_p3);

assign projectionBuffer_7_V_125_fu_1746_p3 = ((icmp_ln321_4_fu_1602_p2[0:0] === 1'b1) ? projectionBuffer_7_V_28_load_reg_3254 : projectionBuffer_7_V_124_fu_1739_p3);

assign projectionBuffer_7_V_126_fu_1753_p3 = ((icmp_ln321_5_fu_1615_p2[0:0] === 1'b1) ? projectionBuffer_7_V_28_load_reg_3254 : projectionBuffer_7_V_125_fu_1746_p3);

assign projectionBuffer_7_V_127_fu_1760_p3 = ((icmp_ln321_6_fu_1628_p2[0:0] === 1'b1) ? projectionBuffer_7_V_28_load_reg_3254 : projectionBuffer_7_V_126_fu_1753_p3);

assign projectionBuffer_7_V_128_fu_1767_p3 = ((icmp_ln321_3_fu_1589_p2[0:0] === 1'b1) ? projectionBuffer_7_V_192_fu_1541_p5 : projectionBuffer_7_V_33_load_reg_3271);

assign projectionBuffer_7_V_129_fu_1774_p3 = ((icmp_ln321_4_fu_1602_p2[0:0] === 1'b1) ? projectionBuffer_7_V_33_load_reg_3271 : projectionBuffer_7_V_128_fu_1767_p3);

assign projectionBuffer_7_V_130_fu_1781_p3 = ((icmp_ln321_5_fu_1615_p2[0:0] === 1'b1) ? projectionBuffer_7_V_33_load_reg_3271 : projectionBuffer_7_V_129_fu_1774_p3);

assign projectionBuffer_7_V_131_fu_1788_p3 = ((icmp_ln321_6_fu_1628_p2[0:0] === 1'b1) ? projectionBuffer_7_V_33_load_reg_3271 : projectionBuffer_7_V_130_fu_1781_p3);

assign projectionBuffer_7_V_132_fu_1795_p3 = ((icmp_ln321_4_fu_1602_p2[0:0] === 1'b1) ? projectionBuffer_7_V_192_fu_1541_p5 : projectionBuffer_7_V_37_load_reg_3287);

assign projectionBuffer_7_V_133_fu_1802_p3 = ((icmp_ln321_5_fu_1615_p2[0:0] === 1'b1) ? projectionBuffer_7_V_37_load_reg_3287 : projectionBuffer_7_V_132_fu_1795_p3);

assign projectionBuffer_7_V_134_fu_1809_p3 = ((icmp_ln321_6_fu_1628_p2[0:0] === 1'b1) ? projectionBuffer_7_V_37_load_reg_3287 : projectionBuffer_7_V_133_fu_1802_p3);

assign projectionBuffer_7_V_135_fu_1816_p3 = ((icmp_ln321_5_fu_1615_p2[0:0] === 1'b1) ? projectionBuffer_7_V_192_fu_1541_p5 : projectionBuffer_7_V_40_load_reg_3302);

assign projectionBuffer_7_V_136_fu_1823_p3 = ((icmp_ln321_6_fu_1628_p2[0:0] === 1'b1) ? projectionBuffer_7_V_40_load_reg_3302 : projectionBuffer_7_V_135_fu_1816_p3);

assign projectionBuffer_7_V_137_fu_1830_p3 = ((icmp_ln321_6_fu_1628_p2[0:0] === 1'b1) ? projectionBuffer_7_V_192_fu_1541_p5 : projectionBuffer_7_V_50_load_reg_3316);

assign projectionBuffer_7_V_138_fu_1837_p3 = ((savefirst_reg_3349[0:0] === 1'b1) ? projectionBuffer_7_V_109_fu_1634_p3 : projectionBuffer_7_V_1_load_reg_3198);

assign projectionBuffer_7_V_139_fu_1843_p3 = ((savefirst_reg_3349[0:0] === 1'b1) ? projectionBuffer_7_V_116_fu_1683_p3 : projectionBuffer_7_V_15_load_reg_3217);

assign projectionBuffer_7_V_140_fu_1849_p3 = ((savefirst_reg_3349[0:0] === 1'b1) ? projectionBuffer_7_V_122_fu_1725_p3 : projectionBuffer_7_V_22_load_reg_3236);

assign projectionBuffer_7_V_141_fu_1855_p3 = ((savefirst_reg_3349[0:0] === 1'b1) ? projectionBuffer_7_V_127_fu_1760_p3 : projectionBuffer_7_V_28_load_reg_3254);

assign projectionBuffer_7_V_142_fu_1861_p3 = ((savefirst_reg_3349[0:0] === 1'b1) ? projectionBuffer_7_V_131_fu_1788_p3 : projectionBuffer_7_V_33_load_reg_3271);

assign projectionBuffer_7_V_143_fu_1867_p3 = ((savefirst_reg_3349[0:0] === 1'b1) ? projectionBuffer_7_V_134_fu_1809_p3 : projectionBuffer_7_V_37_load_reg_3287);

assign projectionBuffer_7_V_144_fu_1873_p3 = ((savefirst_reg_3349[0:0] === 1'b1) ? projectionBuffer_7_V_136_fu_1823_p3 : projectionBuffer_7_V_40_load_reg_3302);

assign projectionBuffer_7_V_145_fu_1879_p3 = ((savefirst_reg_3349[0:0] === 1'b1) ? projectionBuffer_7_V_137_fu_1830_p3 : projectionBuffer_7_V_50_load_reg_3316);

assign projectionBuffer_7_V_147_fu_1899_p3 = ((icmp_ln321_7_fu_1894_p2[0:0] === 1'b1) ? projectionBuffer_7_V_138_fu_1837_p3 : projectionBuffer_7_V_199_fu_1885_p5);

assign projectionBuffer_7_V_148_fu_1912_p3 = ((icmp_ln321_8_fu_1907_p2[0:0] === 1'b1) ? projectionBuffer_7_V_138_fu_1837_p3 : projectionBuffer_7_V_147_fu_1899_p3);

assign projectionBuffer_7_V_149_fu_1925_p3 = ((icmp_ln321_9_fu_1920_p2[0:0] === 1'b1) ? projectionBuffer_7_V_138_fu_1837_p3 : projectionBuffer_7_V_148_fu_1912_p3);

assign projectionBuffer_7_V_150_fu_1938_p3 = ((icmp_ln321_10_fu_1933_p2[0:0] === 1'b1) ? projectionBuffer_7_V_138_fu_1837_p3 : projectionBuffer_7_V_149_fu_1925_p3);

assign projectionBuffer_7_V_151_fu_1951_p3 = ((icmp_ln321_11_fu_1946_p2[0:0] === 1'b1) ? projectionBuffer_7_V_138_fu_1837_p3 : projectionBuffer_7_V_150_fu_1938_p3);

assign projectionBuffer_7_V_152_fu_1964_p3 = ((icmp_ln321_12_fu_1959_p2[0:0] === 1'b1) ? projectionBuffer_7_V_138_fu_1837_p3 : projectionBuffer_7_V_151_fu_1951_p3);

assign projectionBuffer_7_V_153_fu_1977_p3 = ((icmp_ln321_13_fu_1972_p2[0:0] === 1'b1) ? projectionBuffer_7_V_138_fu_1837_p3 : projectionBuffer_7_V_152_fu_1964_p3);

assign projectionBuffer_7_V_154_fu_1985_p3 = ((icmp_ln321_7_fu_1894_p2[0:0] === 1'b1) ? projectionBuffer_7_V_199_fu_1885_p5 : projectionBuffer_7_V_139_fu_1843_p3);

assign projectionBuffer_7_V_155_fu_1993_p3 = ((icmp_ln321_8_fu_1907_p2[0:0] === 1'b1) ? projectionBuffer_7_V_139_fu_1843_p3 : projectionBuffer_7_V_154_fu_1985_p3);

assign projectionBuffer_7_V_156_fu_2001_p3 = ((icmp_ln321_9_fu_1920_p2[0:0] === 1'b1) ? projectionBuffer_7_V_139_fu_1843_p3 : projectionBuffer_7_V_155_fu_1993_p3);

assign projectionBuffer_7_V_157_fu_2009_p3 = ((icmp_ln321_10_fu_1933_p2[0:0] === 1'b1) ? projectionBuffer_7_V_139_fu_1843_p3 : projectionBuffer_7_V_156_fu_2001_p3);

assign projectionBuffer_7_V_158_fu_2017_p3 = ((icmp_ln321_11_fu_1946_p2[0:0] === 1'b1) ? projectionBuffer_7_V_139_fu_1843_p3 : projectionBuffer_7_V_157_fu_2009_p3);

assign projectionBuffer_7_V_159_fu_2025_p3 = ((icmp_ln321_12_fu_1959_p2[0:0] === 1'b1) ? projectionBuffer_7_V_139_fu_1843_p3 : projectionBuffer_7_V_158_fu_2017_p3);

assign projectionBuffer_7_V_160_fu_2033_p3 = ((icmp_ln321_13_fu_1972_p2[0:0] === 1'b1) ? projectionBuffer_7_V_139_fu_1843_p3 : projectionBuffer_7_V_159_fu_2025_p3);

assign projectionBuffer_7_V_161_fu_2041_p3 = ((icmp_ln321_8_fu_1907_p2[0:0] === 1'b1) ? projectionBuffer_7_V_199_fu_1885_p5 : projectionBuffer_7_V_140_fu_1849_p3);

assign projectionBuffer_7_V_162_fu_2049_p3 = ((icmp_ln321_9_fu_1920_p2[0:0] === 1'b1) ? projectionBuffer_7_V_140_fu_1849_p3 : projectionBuffer_7_V_161_fu_2041_p3);

assign projectionBuffer_7_V_163_fu_2057_p3 = ((icmp_ln321_10_fu_1933_p2[0:0] === 1'b1) ? projectionBuffer_7_V_140_fu_1849_p3 : projectionBuffer_7_V_162_fu_2049_p3);

assign projectionBuffer_7_V_164_fu_2065_p3 = ((icmp_ln321_11_fu_1946_p2[0:0] === 1'b1) ? projectionBuffer_7_V_140_fu_1849_p3 : projectionBuffer_7_V_163_fu_2057_p3);

assign projectionBuffer_7_V_165_fu_2073_p3 = ((icmp_ln321_12_fu_1959_p2[0:0] === 1'b1) ? projectionBuffer_7_V_140_fu_1849_p3 : projectionBuffer_7_V_164_fu_2065_p3);

assign projectionBuffer_7_V_166_fu_2081_p3 = ((icmp_ln321_13_fu_1972_p2[0:0] === 1'b1) ? projectionBuffer_7_V_140_fu_1849_p3 : projectionBuffer_7_V_165_fu_2073_p3);

assign projectionBuffer_7_V_167_fu_2089_p3 = ((icmp_ln321_9_fu_1920_p2[0:0] === 1'b1) ? projectionBuffer_7_V_199_fu_1885_p5 : projectionBuffer_7_V_141_fu_1855_p3);

assign projectionBuffer_7_V_168_fu_2097_p3 = ((icmp_ln321_10_fu_1933_p2[0:0] === 1'b1) ? projectionBuffer_7_V_141_fu_1855_p3 : projectionBuffer_7_V_167_fu_2089_p3);

assign projectionBuffer_7_V_169_fu_2105_p3 = ((icmp_ln321_11_fu_1946_p2[0:0] === 1'b1) ? projectionBuffer_7_V_141_fu_1855_p3 : projectionBuffer_7_V_168_fu_2097_p3);

assign projectionBuffer_7_V_170_fu_2113_p3 = ((icmp_ln321_12_fu_1959_p2[0:0] === 1'b1) ? projectionBuffer_7_V_141_fu_1855_p3 : projectionBuffer_7_V_169_fu_2105_p3);

assign projectionBuffer_7_V_171_fu_2121_p3 = ((icmp_ln321_13_fu_1972_p2[0:0] === 1'b1) ? projectionBuffer_7_V_141_fu_1855_p3 : projectionBuffer_7_V_170_fu_2113_p3);

assign projectionBuffer_7_V_172_fu_2129_p3 = ((icmp_ln321_10_fu_1933_p2[0:0] === 1'b1) ? projectionBuffer_7_V_199_fu_1885_p5 : projectionBuffer_7_V_142_fu_1861_p3);

assign projectionBuffer_7_V_173_fu_2137_p3 = ((icmp_ln321_11_fu_1946_p2[0:0] === 1'b1) ? projectionBuffer_7_V_142_fu_1861_p3 : projectionBuffer_7_V_172_fu_2129_p3);

assign projectionBuffer_7_V_174_fu_2145_p3 = ((icmp_ln321_12_fu_1959_p2[0:0] === 1'b1) ? projectionBuffer_7_V_142_fu_1861_p3 : projectionBuffer_7_V_173_fu_2137_p3);

assign projectionBuffer_7_V_175_fu_2153_p3 = ((icmp_ln321_13_fu_1972_p2[0:0] === 1'b1) ? projectionBuffer_7_V_142_fu_1861_p3 : projectionBuffer_7_V_174_fu_2145_p3);

assign projectionBuffer_7_V_176_fu_2161_p3 = ((icmp_ln321_11_fu_1946_p2[0:0] === 1'b1) ? projectionBuffer_7_V_199_fu_1885_p5 : projectionBuffer_7_V_143_fu_1867_p3);

assign projectionBuffer_7_V_177_fu_2169_p3 = ((icmp_ln321_12_fu_1959_p2[0:0] === 1'b1) ? projectionBuffer_7_V_143_fu_1867_p3 : projectionBuffer_7_V_176_fu_2161_p3);

assign projectionBuffer_7_V_178_fu_2177_p3 = ((icmp_ln321_13_fu_1972_p2[0:0] === 1'b1) ? projectionBuffer_7_V_143_fu_1867_p3 : projectionBuffer_7_V_177_fu_2169_p3);

assign projectionBuffer_7_V_179_fu_2185_p3 = ((icmp_ln321_12_fu_1959_p2[0:0] === 1'b1) ? projectionBuffer_7_V_199_fu_1885_p5 : projectionBuffer_7_V_144_fu_1873_p3);

assign projectionBuffer_7_V_180_fu_2193_p3 = ((icmp_ln321_13_fu_1972_p2[0:0] === 1'b1) ? projectionBuffer_7_V_144_fu_1873_p3 : projectionBuffer_7_V_179_fu_2185_p3);

assign projectionBuffer_7_V_181_fu_2201_p3 = ((icmp_ln321_13_fu_1972_p2[0:0] === 1'b1) ? projectionBuffer_7_V_199_fu_1885_p5 : projectionBuffer_7_V_145_fu_1879_p3);

assign projectionBuffer_7_V_182_fu_2209_p3 = ((savelast_reg_3361[0:0] === 1'b1) ? projectionBuffer_7_V_153_fu_1977_p3 : projectionBuffer_7_V_138_fu_1837_p3);

assign projectionBuffer_7_V_183_fu_2216_p3 = ((savelast_reg_3361[0:0] === 1'b1) ? projectionBuffer_7_V_160_fu_2033_p3 : projectionBuffer_7_V_139_fu_1843_p3);

assign projectionBuffer_7_V_184_fu_2223_p3 = ((savelast_reg_3361[0:0] === 1'b1) ? projectionBuffer_7_V_166_fu_2081_p3 : projectionBuffer_7_V_140_fu_1849_p3);

assign projectionBuffer_7_V_185_fu_2230_p3 = ((savelast_reg_3361[0:0] === 1'b1) ? projectionBuffer_7_V_171_fu_2121_p3 : projectionBuffer_7_V_141_fu_1855_p3);

assign projectionBuffer_7_V_186_fu_2237_p3 = ((savelast_reg_3361[0:0] === 1'b1) ? projectionBuffer_7_V_175_fu_2153_p3 : projectionBuffer_7_V_142_fu_1861_p3);

assign projectionBuffer_7_V_187_fu_2244_p3 = ((savelast_reg_3361[0:0] === 1'b1) ? projectionBuffer_7_V_178_fu_2177_p3 : projectionBuffer_7_V_143_fu_1867_p3);

assign projectionBuffer_7_V_188_fu_2251_p3 = ((savelast_reg_3361[0:0] === 1'b1) ? projectionBuffer_7_V_180_fu_2193_p3 : projectionBuffer_7_V_144_fu_1873_p3);

assign projectionBuffer_7_V_189_fu_2258_p3 = ((savelast_reg_3361[0:0] === 1'b1) ? projectionBuffer_7_V_181_fu_2201_p3 : projectionBuffer_7_V_145_fu_1879_p3);

assign projectionBuffer_7_V_190_fu_2265_p3 = ((or_ln162_reg_3175_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3198 : projectionBuffer_7_V_182_fu_2209_p3);

assign projectionBuffer_7_V_191_fu_2271_p3 = ((or_ln162_reg_3175_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_15_load_reg_3217 : projectionBuffer_7_V_183_fu_2216_p3);

assign projectionBuffer_7_V_192_fu_1541_p5 = {{{{trunc_ln312_reg_3373}, {projectiondatatmp_data_V_reg_3333}}, {zbinfirst_V_reg_3339}}, {1'd0}};

assign projectionBuffer_7_V_193_fu_2277_p3 = ((or_ln162_reg_3175_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_22_load_reg_3236 : projectionBuffer_7_V_184_fu_2223_p3);

assign projectionBuffer_7_V_194_fu_2283_p3 = ((or_ln162_reg_3175_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_28_load_reg_3254 : projectionBuffer_7_V_185_fu_2230_p3);

assign projectionBuffer_7_V_195_fu_2289_p3 = ((or_ln162_reg_3175_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_33_load_reg_3271 : projectionBuffer_7_V_186_fu_2237_p3);

assign projectionBuffer_7_V_196_fu_2295_p3 = ((or_ln162_reg_3175_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_37_load_reg_3287 : projectionBuffer_7_V_187_fu_2244_p3);

assign projectionBuffer_7_V_197_fu_2301_p3 = ((or_ln162_reg_3175_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_40_load_reg_3302 : projectionBuffer_7_V_188_fu_2251_p3);

assign projectionBuffer_7_V_198_fu_2307_p3 = ((or_ln162_reg_3175_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_50_load_reg_3316 : projectionBuffer_7_V_189_fu_2258_p3);

assign projectionBuffer_7_V_199_fu_1885_p5 = {{{{trunc_ln312_1_reg_3389}, {projectiondatatmp_data_V_reg_3333}}, {zbinlast_V_reg_3344}}, {1'd1}};

assign projectionBuffer_7_V_fu_1556_p3 = ((icmp_ln321_fu_1550_p2[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3198 : projectionBuffer_7_V_192_fu_1541_p5);

assign projfinezadj_V_1_fu_2520_p2 = (projfinez_V_reg_3417 ^ 4'd8);

assign projfinezadj_V_2_fu_2529_p3 = ((trunc_ln681_reg_3407[0:0] === 1'b1) ? sext_ln68_fu_2525_p1 : projfinezadj_V_fu_2517_p1);

assign projfinezadj_V_fu_2517_p1 = projfinez_V_reg_3417;

assign ret_V_1_fu_1484_p2 = (5'd1 + zext_ln215_fu_1480_p1);

assign ret_V_fu_2553_p2 = (lhs_V_fu_2546_p1 - rhs_V_fu_2549_p1);

assign rhs_V_fu_2549_p1 = stubfinephi_V_fu_2497_p4;

assign savefirst_fu_1362_p2 = ((nstubfirst_V_fu_1210_p66 != 5'd0) ? 1'b1 : 1'b0);

assign savelast_fu_1374_p2 = (tmp_3_fu_1180_p3 & icmp_ln177_fu_1368_p2);

assign sext_ln68_fu_2525_p1 = $signed(projfinezadj_V_1_fu_2520_p2);

assign stubbend_V_fu_2507_p4 = {{inputStubData_dataarray_data_V_q0[9:6]}};

assign stubfinephi_V_fu_2497_p4 = {{inputStubData_dataarray_data_V_q0[5:3]}};

assign stubfinez_V_fu_2493_p1 = inputStubData_dataarray_data_V_q0[2:0];

assign t_V_3_fu_1056_p2 = (7'd1 + ap_phi_mux_t_V_412_phi_fu_890_p6);

assign table1_address0 = zext_ln560_fu_2661_p1;

assign tail_readindex_V_1_fu_1505_p2 = (t_V_1_reg_3161 + 3'd1);

assign tmp_1_fu_1198_p3 = {{bx_V22_phi_reg_939_pp0_iter1_reg}, {zbinfirst_V_fu_1170_p4}};

assign tmp_2_fu_1280_p3 = {{bx_V22_phi_reg_939_pp0_iter1_reg}, {zbinlast_V_fu_1192_p2}};

assign tmp_3_fu_1180_p3 = inputProjectionData_dataarray_data_V_q0[32'd13];

assign tmp_4_fu_1043_p3 = {{ap_phi_mux_p_phi_phi_fu_931_p4}, {ap_phi_mux_iprojectiontmp_V10_phi_fu_904_p6}};

assign tmp_5_fu_1526_p4 = {{{bx_V22_phi_reg_939_pp0_iter1_reg}, {zbin_V_fu_1470_p4}}, {istub_V_fu_348}};

assign tmp_6_fu_2673_p3 = {{p_phi_reg_927_pp0_iter4_reg}, {t_V_311_reg_978}};

assign tmp_8_fu_2565_p4 = {{idz_V_fu_2540_p2[4:1]}};

assign trunc_ln209_fu_1018_p1 = bx_V[0:0];

assign trunc_ln312_1_fu_1394_p1 = nstublast_V_fu_1292_p66[3:0];

assign trunc_ln312_fu_1380_p1 = nstubfirst_V_fu_1210_p66[3:0];

assign trunc_ln681_fu_2366_p1 = qdata_V_fu_2353_p10[0:0];

assign xor_ln162_fu_1095_p2 = (ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_968 ^ 1'd1);

assign xor_ln255_fu_2642_p2 = (pass_fu_2605_p3 ^ 1'd1);

assign zbin_V_fu_1470_p4 = {{qdata_V2_fu_1449_p10[3:1]}};

assign zbinfirst_V_fu_1170_p4 = {{inputProjectionData_dataarray_data_V_q0[16:14]}};

assign zbinlast_V_fu_1192_p2 = (zbinfirst_V_fu_1170_p4 + zext_ln209_1_fu_1188_p1);

assign zext_ln209_1_fu_1188_p1 = tmp_3_fu_1180_p3;

assign zext_ln209_2_fu_1398_p1 = savelast_fu_1374_p2;

assign zext_ln209_fu_1384_p1 = savefirst_fu_1362_p2;

assign zext_ln215_fu_1480_p1 = istub_V_fu_348;

assign zext_ln321_fu_2681_p1 = tmp_6_fu_2673_p3;

assign zext_ln42_fu_1051_p1 = tmp_4_fu_1043_p3;

assign zext_ln53_fu_1536_p1 = tmp_5_fu_1526_p4;

assign zext_ln560_fu_2661_p1 = p_Result_s_fu_2654_p3;

assign zext_ln68_fu_2536_p1 = stubfinez_V_fu_2493_p1;

assign zext_ln891_fu_1490_p1 = nstubs_V_fu_1439_p4;

endmodule //MatchEngineTop_L5
