/******************************************************************************
 *   COPYRIGHT (C) 2013 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     sysotn_opsm4 block
 *****************************************************************************/
#ifndef _SYSOTN_OPSM4_REGS_H
#define _SYSOTN_OPSM4_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_SYSOTN_OPSM4_REG_TX_GLOBAL_CTRL_REG                0x00002004
#define PMC_SYSOTN_OPSM4_REG_TX_OTUK_AIS_CTRL_REG              0x00002008
#define PMC_SYSOTN_OPSM4_REG_TX_INT_REG                        0x0000200c
#define PMC_SYSOTN_OPSM4_REG_TX_INT_EN_REG                     0x00002010
#define PMC_SYSOTN_OPSM4_REG_TX_INT_VAL_REG                    0x00002014
#define PMC_SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING0_REG          0x0000201c
#define PMC_SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING1_REG          0x00002020
#define PMC_SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING2_REG          0x00002024
#define PMC_SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING3_REG          0x00002028
#define PMC_SYSOTN_OPSM4_REG_TX_ASYNC_FIFO_SETTING_REG         0x00002030
#define PMC_SYSOTN_OPSM4_REG_TX_CONFIG_REG1                    0x00002034
#define PMC_SYSOTN_OPSM4_REG_TX_CONFIG_REG2                    0x00002038
#define PMC_SYSOTN_OPSM4_REG_TX_SYNC_FIFO_FILL_LEVEL           0x00002040
#define PMC_SYSOTN_OPSM4_REG_RX_GLOBAL_CTRL_REG                0x00002074
#define PMC_SYSOTN_OPSM4_REG_RX_OTU4_CTRL_REG                  0x00002078
#define PMC_SYSOTN_OPSM4_REG_RX_OTU4_INT_REG                   0x0000207c
#define PMC_SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG                0x00002080
#define PMC_SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG               0x00002084
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG( N ) (0x000020ec + (N) * 0x4)
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_ID_OR_SKEW_REG( N )       (0x0000213c + (N) * 0x4)
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_REG( N )              (0x0000218c + (N) * 0x4)
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG( N )           (0x000021dc + (N) * 0x4)
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG( N )          (0x0000222c + (N) * 0x4)
#define PMC_SYSOTN_OPSM4_REG_RX_PTP_CONFIG                     0x00002320
#define PMC_SYSOTN_OPSM4_REG_LPBK_CTRL                         0x00002324
#define PMC_SYSOTN_OPSM4_REG_TX_SYS_CTRL                       0x00002328
#define PMC_SYSOTN_OPSM4_REG_RX_CTRL                           0x0000232c
#define PMC_SYSOTN_OPSM4_REG_SFI_FIFOS_FILL_LEVEL              0x00002330
#define PMC_SYSOTN_OPSM4_REG_OPSM4_INT_SUMMARY                 0x00002364
#define PMC_SYSOTN_OPSM4_REG_OPSM4_INT_SUMMARY1                0x00002368

/*----------------------------------------.
 | Register 0x00002004 TX_GLOBAL_CTRL_REG |
 +----------------------------------------+
 | bit  30  R/W  TX_SCRAMBLE_ENABLE       |
 | bit  29  R/W  TX_HARDWARE_RESET        |
 | bit  27  R/W  TX_FIFO_RESET            |
 | bit  25  R/W  TX_DATA_IN_SCRAMBLED     |
 | bit  9:0 R/W  TX_LINE_SOFT_RESET       |
 +---------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_TX_GLOBAL_CTRL_REG_UNUSED_MASK              0x01fefc00
#define SYSOTN_OPSM4_REG_TX_GLOBAL_CTRL_REG_BIT_TX_SCRAMBLE_ENABLE_MSK   0x40000000
#define SYSOTN_OPSM4_REG_TX_GLOBAL_CTRL_REG_BIT_TX_SCRAMBLE_ENABLE_OFF   30
#define SYSOTN_OPSM4_REG_TX_GLOBAL_CTRL_REG_BIT_TX_HARDWARE_RESET_MSK    0x20000000
#define SYSOTN_OPSM4_REG_TX_GLOBAL_CTRL_REG_BIT_TX_HARDWARE_RESET_OFF    29
#define SYSOTN_OPSM4_REG_TX_GLOBAL_CTRL_REG_BIT_TX_FIFO_RESET_MSK        0x08000000
#define SYSOTN_OPSM4_REG_TX_GLOBAL_CTRL_REG_BIT_TX_FIFO_RESET_OFF        27
#define SYSOTN_OPSM4_REG_TX_GLOBAL_CTRL_REG_BIT_TX_DATA_IN_SCRAMBLED_MSK 0x02000000
#define SYSOTN_OPSM4_REG_TX_GLOBAL_CTRL_REG_BIT_TX_DATA_IN_SCRAMBLED_OFF 25
#define SYSOTN_OPSM4_REG_TX_GLOBAL_CTRL_REG_BIT_TX_LINE_SOFT_RESET_MSK   0x000003ff
#define SYSOTN_OPSM4_REG_TX_GLOBAL_CTRL_REG_BIT_TX_LINE_SOFT_RESET_OFF   0

/*------------------------------------------.
 | Register 0x00002008 TX_OTUK_AIS_CTRL_REG |
 +------------------------------------------+
 | bit  12 R/W  TX_FORCE_LANE_OTUK_AIS      |
 +-----------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_TX_OTUK_AIS_CTRL_REG_UNUSED_MASK                0xffff0eff
#define SYSOTN_OPSM4_REG_TX_OTUK_AIS_CTRL_REG_BIT_TX_FORCE_LANE_OTUK_AIS_MSK 0x00001000
#define SYSOTN_OPSM4_REG_TX_OTUK_AIS_CTRL_REG_BIT_TX_FORCE_LANE_OTUK_AIS_OFF 12

/*----------------------------------------------.
 | Register 0x0000200c TX_INT_REG               |
 +----------------------------------------------+
 | bit  26    R/W  TX_SFI_FIFO_OVERFLOW_INT_I   |
 | bit  25    R/W  TX_SFI_FIFO_UNDERFLOW_INT_I  |
 | bit  24    R/W  TX_SYS_FIFO_OVERFLOW_INT_I   |
 | bit  23    R/W  TX_SYS_FIFO_UNDERFLOW_INT_I  |
 | bit  22    R/W  TX_LANE_FAS_IAE_INT_I        |
 | bit  21    R/W  TX_LANE_MFAS_IAE_INT_I       |
 | bit  20:11 R/W  TX_LANE_FIFO_OVERFLOW_INT_I  |
 | bit  10:1  R/W  TX_LANE_FIFO_UNDERFLOW_INT_I |
 | bit  0     R/W  TX_OTUK_AIS_INT_I            |
 +---------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_TX_INT_REG_UNUSED_MASK                      0xf8000000
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_SFI_FIFO_OVERFLOW_INT_I_MSK   0x04000000
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_SFI_FIFO_OVERFLOW_INT_I_OFF   26
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_SFI_FIFO_UNDERFLOW_INT_I_MSK  0x02000000
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_SFI_FIFO_UNDERFLOW_INT_I_OFF  25
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_SYS_FIFO_OVERFLOW_INT_I_MSK   0x01000000
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_SYS_FIFO_OVERFLOW_INT_I_OFF   24
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_SYS_FIFO_UNDERFLOW_INT_I_MSK  0x00800000
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_SYS_FIFO_UNDERFLOW_INT_I_OFF  23
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_LANE_FAS_IAE_INT_I_MSK        0x00400000
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_LANE_FAS_IAE_INT_I_OFF        22
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_LANE_MFAS_IAE_INT_I_MSK       0x00200000
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_LANE_MFAS_IAE_INT_I_OFF       21
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_LANE_FIFO_OVERFLOW_INT_I_MSK  0x001ff800
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_LANE_FIFO_OVERFLOW_INT_I_OFF  11
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_LANE_FIFO_UNDERFLOW_INT_I_MSK 0x000007fe
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_LANE_FIFO_UNDERFLOW_INT_I_OFF 1
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_OTUK_AIS_INT_I_MSK            0x00000001
#define SYSOTN_OPSM4_REG_TX_INT_REG_BIT_TX_OTUK_AIS_INT_I_OFF            0

/*----------------------------------------------.
 | Register 0x00002010 TX_INT_EN_REG            |
 +----------------------------------------------+
 | bit  26    R/W  TX_SFI_FIFO_OVERFLOW_INT_E   |
 | bit  25    R/W  TX_SFI_FIFO_UNDERFLOW_INT_E  |
 | bit  24    R/W  TX_SYS_FIFO_OVERFLOW_INT_E   |
 | bit  23    R/W  TX_SYS_FIFO_UNDERFLOW_INT_E  |
 | bit  22    R/W  TX_LANE_FAS_IAE_INT_E        |
 | bit  21    R/W  TX_LANE_MFAS_IAE_INT_E       |
 | bit  20:11 R/W  TX_LANE_FIFO_OVERFLOW_INT_E  |
 | bit  10:1  R/W  TX_LANE_FIFO_UNDERFLOW_INT_E |
 | bit  0     R/W  TX_OTUK_AIS_INT_E            |
 +---------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_TX_INT_EN_REG_UNUSED_MASK                      0xf8000000
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_SFI_FIFO_OVERFLOW_INT_E_MSK   0x04000000
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_SFI_FIFO_OVERFLOW_INT_E_OFF   26
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_SFI_FIFO_UNDERFLOW_INT_E_MSK  0x02000000
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_SFI_FIFO_UNDERFLOW_INT_E_OFF  25
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_SYS_FIFO_OVERFLOW_INT_E_MSK   0x01000000
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_SYS_FIFO_OVERFLOW_INT_E_OFF   24
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_SYS_FIFO_UNDERFLOW_INT_E_MSK  0x00800000
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_SYS_FIFO_UNDERFLOW_INT_E_OFF  23
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_LANE_FAS_IAE_INT_E_MSK        0x00400000
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_LANE_FAS_IAE_INT_E_OFF        22
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_LANE_MFAS_IAE_INT_E_MSK       0x00200000
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_LANE_MFAS_IAE_INT_E_OFF       21
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_LANE_FIFO_OVERFLOW_INT_E_MSK  0x001ff800
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_LANE_FIFO_OVERFLOW_INT_E_OFF  11
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_LANE_FIFO_UNDERFLOW_INT_E_MSK 0x000007fe
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_LANE_FIFO_UNDERFLOW_INT_E_OFF 1
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_OTUK_AIS_INT_E_MSK            0x00000001
#define SYSOTN_OPSM4_REG_TX_INT_EN_REG_BIT_TX_OTUK_AIS_INT_E_OFF            0

/*--------------------------------------------.
 | Register 0x00002014 TX_INT_VAL_REG         |
 +--------------------------------------------+
 | bit  26    R  TX_SFI_FIFO_OVERFLOW_INT_V   |
 | bit  25    R  TX_SFI_FIFO_UNDERFLOW_INT_V  |
 | bit  24    R  TX_SYS_FIFO_OVERFLOW_INT_V   |
 | bit  23    R  TX_SYS_FIFO_UNDERFLOW_INT_V  |
 | bit  22    R  TX_LANE_FAS_IAE_INT_V        |
 | bit  21    R  TX_LANE_MFAS_IAE_INT_V       |
 | bit  20:11 R  TX_LANE_FIFO_OVERFLOW_INT_V  |
 | bit  10:1  R  TX_LANE_FIFO_UNDERFLOW_INT_V |
 | bit  0     R  TX_OTUK_AIS_INT_V            |
 +-------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_TX_INT_VAL_REG_UNUSED_MASK                      0xf8000000
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_SFI_FIFO_OVERFLOW_INT_V_MSK   0x04000000
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_SFI_FIFO_OVERFLOW_INT_V_OFF   26
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_SFI_FIFO_UNDERFLOW_INT_V_MSK  0x02000000
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_SFI_FIFO_UNDERFLOW_INT_V_OFF  25
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_SYS_FIFO_OVERFLOW_INT_V_MSK   0x01000000
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_SYS_FIFO_OVERFLOW_INT_V_OFF   24
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_SYS_FIFO_UNDERFLOW_INT_V_MSK  0x00800000
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_SYS_FIFO_UNDERFLOW_INT_V_OFF  23
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_LANE_FAS_IAE_INT_V_MSK        0x00400000
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_LANE_FAS_IAE_INT_V_OFF        22
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_LANE_MFAS_IAE_INT_V_MSK       0x00200000
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_LANE_MFAS_IAE_INT_V_OFF       21
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_LANE_FIFO_OVERFLOW_INT_V_MSK  0x001ff800
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_LANE_FIFO_OVERFLOW_INT_V_OFF  11
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_LANE_FIFO_UNDERFLOW_INT_V_MSK 0x000007fe
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_LANE_FIFO_UNDERFLOW_INT_V_OFF 1
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_OTUK_AIS_INT_V_MSK            0x00000001
#define SYSOTN_OPSM4_REG_TX_INT_VAL_REG_BIT_TX_OTUK_AIS_INT_V_OFF            0

/*----------------------------------------------.
 | Register 0x0000201c TX_L2P_LANE_MAPPING0_REG |
 +----------------------------------------------+
 | bit  29:25 R/W  TX_PHYSICAL_LANE_5_SELECT    |
 | bit  24:20 R/W  TX_PHYSICAL_LANE_4_SELECT    |
 | bit  19:15 R/W  TX_PHYSICAL_LANE_3_SELECT    |
 | bit  14:10 R/W  TX_PHYSICAL_LANE_2_SELECT    |
 | bit  9:5   R/W  TX_PHYSICAL_LANE_1_SELECT    |
 | bit  4:0   R/W  TX_PHYSICAL_LANE_0_SELECT    |
 +---------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING0_REG_UNUSED_MASK                   0xc0000000
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING0_REG_BIT_TX_PHYSICAL_LANE_5_SELECT_MSK 0x3e000000
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING0_REG_BIT_TX_PHYSICAL_LANE_5_SELECT_OFF 25
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING0_REG_BIT_TX_PHYSICAL_LANE_4_SELECT_MSK 0x01f00000
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING0_REG_BIT_TX_PHYSICAL_LANE_4_SELECT_OFF 20
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING0_REG_BIT_TX_PHYSICAL_LANE_3_SELECT_MSK 0x000f8000
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING0_REG_BIT_TX_PHYSICAL_LANE_3_SELECT_OFF 15
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING0_REG_BIT_TX_PHYSICAL_LANE_2_SELECT_MSK 0x00007c00
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING0_REG_BIT_TX_PHYSICAL_LANE_2_SELECT_OFF 10
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING0_REG_BIT_TX_PHYSICAL_LANE_1_SELECT_MSK 0x000003e0
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING0_REG_BIT_TX_PHYSICAL_LANE_1_SELECT_OFF 5
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING0_REG_BIT_TX_PHYSICAL_LANE_0_SELECT_MSK 0x0000001f
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING0_REG_BIT_TX_PHYSICAL_LANE_0_SELECT_OFF 0

/*----------------------------------------------.
 | Register 0x00002020 TX_L2P_LANE_MAPPING1_REG |
 +----------------------------------------------+
 | bit  29:25 R/W  TX_PHYSICAL_LANE_11_SELECT   |
 | bit  24:20 R/W  TX_PHYSICAL_LANE_10_SELECT   |
 | bit  19:15 R/W  TX_PHYSICAL_LANE_9_SELECT    |
 | bit  14:10 R/W  TX_PHYSICAL_LANE_8_SELECT    |
 | bit  9:5   R/W  TX_PHYSICAL_LANE_7_SELECT    |
 | bit  4:0   R/W  TX_PHYSICAL_LANE_6_SELECT    |
 +---------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING1_REG_UNUSED_MASK                    0xc0000000
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING1_REG_BIT_TX_PHYSICAL_LANE_11_SELECT_MSK 0x3e000000
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING1_REG_BIT_TX_PHYSICAL_LANE_11_SELECT_OFF 25
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING1_REG_BIT_TX_PHYSICAL_LANE_10_SELECT_MSK 0x01f00000
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING1_REG_BIT_TX_PHYSICAL_LANE_10_SELECT_OFF 20
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING1_REG_BIT_TX_PHYSICAL_LANE_9_SELECT_MSK  0x000f8000
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING1_REG_BIT_TX_PHYSICAL_LANE_9_SELECT_OFF  15
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING1_REG_BIT_TX_PHYSICAL_LANE_8_SELECT_MSK  0x00007c00
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING1_REG_BIT_TX_PHYSICAL_LANE_8_SELECT_OFF  10
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING1_REG_BIT_TX_PHYSICAL_LANE_7_SELECT_MSK  0x000003e0
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING1_REG_BIT_TX_PHYSICAL_LANE_7_SELECT_OFF  5
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING1_REG_BIT_TX_PHYSICAL_LANE_6_SELECT_MSK  0x0000001f
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING1_REG_BIT_TX_PHYSICAL_LANE_6_SELECT_OFF  0

/*----------------------------------------------.
 | Register 0x00002024 TX_L2P_LANE_MAPPING2_REG |
 +----------------------------------------------+
 | bit  29:25 R/W  TX_PHYSICAL_LANE_17_SELECT   |
 | bit  24:20 R/W  TX_PHYSICAL_LANE_16_SELECT   |
 | bit  19:15 R/W  TX_PHYSICAL_LANE_15_SELECT   |
 | bit  14:10 R/W  TX_PHYSICAL_LANE_14_SELECT   |
 | bit  9:5   R/W  TX_PHYSICAL_LANE_13_SELECT   |
 | bit  4:0   R/W  TX_PHYSICAL_LANE_12_SELECT   |
 +---------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING2_REG_UNUSED_MASK                    0xc0000000
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING2_REG_BIT_TX_PHYSICAL_LANE_17_SELECT_MSK 0x3e000000
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING2_REG_BIT_TX_PHYSICAL_LANE_17_SELECT_OFF 25
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING2_REG_BIT_TX_PHYSICAL_LANE_16_SELECT_MSK 0x01f00000
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING2_REG_BIT_TX_PHYSICAL_LANE_16_SELECT_OFF 20
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING2_REG_BIT_TX_PHYSICAL_LANE_15_SELECT_MSK 0x000f8000
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING2_REG_BIT_TX_PHYSICAL_LANE_15_SELECT_OFF 15
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING2_REG_BIT_TX_PHYSICAL_LANE_14_SELECT_MSK 0x00007c00
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING2_REG_BIT_TX_PHYSICAL_LANE_14_SELECT_OFF 10
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING2_REG_BIT_TX_PHYSICAL_LANE_13_SELECT_MSK 0x000003e0
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING2_REG_BIT_TX_PHYSICAL_LANE_13_SELECT_OFF 5
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING2_REG_BIT_TX_PHYSICAL_LANE_12_SELECT_MSK 0x0000001f
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING2_REG_BIT_TX_PHYSICAL_LANE_12_SELECT_OFF 0

/*----------------------------------------------.
 | Register 0x00002028 TX_L2P_LANE_MAPPING3_REG |
 +----------------------------------------------+
 | bit  9:5 R/W  TX_PHYSICAL_LANE_19_SELECT     |
 | bit  4:0 R/W  TX_PHYSICAL_LANE_18_SELECT     |
 +---------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING3_REG_UNUSED_MASK                    0xfffffc00
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING3_REG_BIT_TX_PHYSICAL_LANE_19_SELECT_MSK 0x000003e0
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING3_REG_BIT_TX_PHYSICAL_LANE_19_SELECT_OFF 5
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING3_REG_BIT_TX_PHYSICAL_LANE_18_SELECT_MSK 0x0000001f
#define SYSOTN_OPSM4_REG_TX_L2P_LANE_MAPPING3_REG_BIT_TX_PHYSICAL_LANE_18_SELECT_OFF 0

/*-----------------------------------------------.
 | Register 0x00002030 TX_ASYNC_FIFO_SETTING_REG |
 +-----------------------------------------------+
 | bit  14:10 R/W  TX_LINE_FIFO_XOFF_FILL_LEVEL  |
 | bit  9:6   R/W  TX_LINE_DEQUEUE_EN            |
 +----------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_TX_ASYNC_FIFO_SETTING_REG_UNUSED_MASK                      0xffff803f
#define SYSOTN_OPSM4_REG_TX_ASYNC_FIFO_SETTING_REG_BIT_TX_LINE_FIFO_XOFF_FILL_LEVEL_MSK 0x00007c00
#define SYSOTN_OPSM4_REG_TX_ASYNC_FIFO_SETTING_REG_BIT_TX_LINE_FIFO_XOFF_FILL_LEVEL_OFF 10
#define SYSOTN_OPSM4_REG_TX_ASYNC_FIFO_SETTING_REG_BIT_TX_LINE_DEQUEUE_EN_MSK           0x000003c0
#define SYSOTN_OPSM4_REG_TX_ASYNC_FIFO_SETTING_REG_BIT_TX_LINE_DEQUEUE_EN_OFF           6

/*------------------------------------.
 | Register 0x00002034 TX_CONFIG_REG1 |
 +------------------------------------+
 | bit  13 R/W  TX_FP_MFAS_INVERT     |
 +-----------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_TX_CONFIG_REG1_UNUSED_MASK           0xffffdfff
#define SYSOTN_OPSM4_REG_TX_CONFIG_REG1_BIT_TX_FP_MFAS_INVERT_MSK 0x00002000
#define SYSOTN_OPSM4_REG_TX_CONFIG_REG1_BIT_TX_FP_MFAS_INVERT_OFF 13

/*------------------------------------.
 | Register 0x00002038 TX_CONFIG_REG2 |
 +------------------------------------+
 +-----------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_TX_CONFIG_REG2_UNUSED_MASK 0xffffc00f

/*---------------------------------------------.
 | Register 0x00002040 TX_SYNC_FIFO_FILL_LEVEL |
 +---------------------------------------------+
 +--------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_TX_SYNC_FIFO_FILL_LEVEL_UNUSED_MASK 0xffffff00

/*----------------------------------------.
 | Register 0x00002074 RX_GLOBAL_CTRL_REG |
 +----------------------------------------+
 | bit  13 R/W  RX_OTL_4_10_ENABLE        |
 | bit  12 R/W  RX_SCRAMBLE_ENABLE        |
 | bit  11 R/W  RX_HARDWARE_RESET         |
 | bit  9  R/W  RX_FIFO_RESET             |
 | bit  6  R/W  RX_DATA_IN_NOT_SCRAMBLED  |
 +---------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_RX_GLOBAL_CTRL_REG_UNUSED_MASK                  0xfffe010c
#define SYSOTN_OPSM4_REG_RX_GLOBAL_CTRL_REG_BIT_RX_OTL_4_10_ENABLE_MSK       0x00002000
#define SYSOTN_OPSM4_REG_RX_GLOBAL_CTRL_REG_BIT_RX_OTL_4_10_ENABLE_OFF       13
#define SYSOTN_OPSM4_REG_RX_GLOBAL_CTRL_REG_BIT_RX_SCRAMBLE_ENABLE_MSK       0x00001000
#define SYSOTN_OPSM4_REG_RX_GLOBAL_CTRL_REG_BIT_RX_SCRAMBLE_ENABLE_OFF       12
#define SYSOTN_OPSM4_REG_RX_GLOBAL_CTRL_REG_BIT_RX_HARDWARE_RESET_MSK        0x00000800
#define SYSOTN_OPSM4_REG_RX_GLOBAL_CTRL_REG_BIT_RX_HARDWARE_RESET_OFF        11
#define SYSOTN_OPSM4_REG_RX_GLOBAL_CTRL_REG_BIT_RX_FIFO_RESET_MSK            0x00000200
#define SYSOTN_OPSM4_REG_RX_GLOBAL_CTRL_REG_BIT_RX_FIFO_RESET_OFF            9
#define SYSOTN_OPSM4_REG_RX_GLOBAL_CTRL_REG_BIT_RX_DATA_IN_NOT_SCRAMBLED_MSK 0x00000040
#define SYSOTN_OPSM4_REG_RX_GLOBAL_CTRL_REG_BIT_RX_DATA_IN_NOT_SCRAMBLED_OFF 6

/*-------------------------------------------.
 | Register 0x00002078 RX_OTU4_CTRL_REG      |
 +-------------------------------------------+
 | bit  7:0 R/W  RX_LOF_TRANSITION_OUT_COUNT |
 +------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_RX_OTU4_CTRL_REG_UNUSED_MASK                     0xffffff00
#define SYSOTN_OPSM4_REG_RX_OTU4_CTRL_REG_BIT_RX_LOF_TRANSITION_OUT_COUNT_MSK 0x000000ff
#define SYSOTN_OPSM4_REG_RX_OTU4_CTRL_REG_BIT_RX_LOF_TRANSITION_OUT_COUNT_OFF 0

/*--------------------------------------------.
 | Register 0x0000207c RX_OTU4_INT_REG        |
 +--------------------------------------------+
 | bit  15 R/W  RX_SFI_LOS_INT_I              |
 | bit  14 R/W  RX_SFI_OOF_INT_I              |
 | bit  13 R/W  RX_SFI_LOF_INT_I              |
 | bit  12 R/W  RX_OTU_OOF_INT_I              |
 | bit  11 R/W  RX_OTU_LOF_INT_I              |
 | bit  9  R/W  RX_SFI_AIS_INT_I              |
 | bit  8  R/W  RX_LOL_INT_I                  |
 | bit  7  R/W  RX_SKEW_RANGE_VIOLATION_INT_I |
 | bit  6  R/W  RX_SFI_ALIGN_CHANGE_INT_I     |
 | bit  5  R/W  RX_DESKEW_CHANGE_INT_I        |
 | bit  4  R/W  RX_SFI_FIFO_OVERFLOW_INT_I    |
 | bit  3  R/W  RX_SFI_FIFO_UNDERFLOW_INT_I   |
 +-------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_UNUSED_MASK                       0xffff0407
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SFI_LOS_INT_I_MSK              0x00008000
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SFI_LOS_INT_I_OFF              15
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SFI_OOF_INT_I_MSK              0x00004000
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SFI_OOF_INT_I_OFF              14
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SFI_LOF_INT_I_MSK              0x00002000
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SFI_LOF_INT_I_OFF              13
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_OTU_OOF_INT_I_MSK              0x00001000
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_OTU_OOF_INT_I_OFF              12
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_OTU_LOF_INT_I_MSK              0x00000800
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_OTU_LOF_INT_I_OFF              11
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SFI_AIS_INT_I_MSK              0x00000200
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SFI_AIS_INT_I_OFF              9
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_LOL_INT_I_MSK                  0x00000100
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_LOL_INT_I_OFF                  8
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SKEW_RANGE_VIOLATION_INT_I_MSK 0x00000080
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SKEW_RANGE_VIOLATION_INT_I_OFF 7
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SFI_ALIGN_CHANGE_INT_I_MSK     0x00000040
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SFI_ALIGN_CHANGE_INT_I_OFF     6
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_DESKEW_CHANGE_INT_I_MSK        0x00000020
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_DESKEW_CHANGE_INT_I_OFF        5
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SFI_FIFO_OVERFLOW_INT_I_MSK    0x00000010
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SFI_FIFO_OVERFLOW_INT_I_OFF    4
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SFI_FIFO_UNDERFLOW_INT_I_MSK   0x00000008
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_REG_BIT_RX_SFI_FIFO_UNDERFLOW_INT_I_OFF   3

/*--------------------------------------------.
 | Register 0x00002080 RX_OTU4_INT_EN_REG     |
 +--------------------------------------------+
 | bit  15 R/W  RX_SFI_LOS_INT_E              |
 | bit  14 R/W  RX_SFI_OOF_INT_E              |
 | bit  13 R/W  RX_SFI_LOF_INT_E              |
 | bit  12 R/W  RX_OTU_OOF_INT_E              |
 | bit  11 R/W  RX_OTU_LOF_INT_E              |
 | bit  9  R/W  RX_SFI_AIS_INT_E              |
 | bit  8  R/W  RX_LOL_INT_E                  |
 | bit  7  R/W  RX_SKEW_RANGE_VIOLATION_INT_E |
 | bit  6  R/W  RX_SFI_ALIGN_CHANGE_INT_E     |
 | bit  5  R/W  RX_DESKEW_CHANGE_INT_E        |
 | bit  4  R/W  RX_SFI_FIFO_OVERFLOW_INT_E    |
 | bit  3  R/W  RX_SFI_FIFO_UNDERFLOW_INT_E   |
 +-------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_UNUSED_MASK                       0xffff0407
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SFI_LOS_INT_E_MSK              0x00008000
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SFI_LOS_INT_E_OFF              15
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SFI_OOF_INT_E_MSK              0x00004000
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SFI_OOF_INT_E_OFF              14
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SFI_LOF_INT_E_MSK              0x00002000
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SFI_LOF_INT_E_OFF              13
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_OTU_OOF_INT_E_MSK              0x00001000
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_OTU_OOF_INT_E_OFF              12
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_OTU_LOF_INT_E_MSK              0x00000800
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_OTU_LOF_INT_E_OFF              11
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SFI_AIS_INT_E_MSK              0x00000200
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SFI_AIS_INT_E_OFF              9
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_LOL_INT_E_MSK                  0x00000100
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_LOL_INT_E_OFF                  8
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SKEW_RANGE_VIOLATION_INT_E_MSK 0x00000080
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SKEW_RANGE_VIOLATION_INT_E_OFF 7
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SFI_ALIGN_CHANGE_INT_E_MSK     0x00000040
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SFI_ALIGN_CHANGE_INT_E_OFF     6
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_DESKEW_CHANGE_INT_E_MSK        0x00000020
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_DESKEW_CHANGE_INT_E_OFF        5
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SFI_FIFO_OVERFLOW_INT_E_MSK    0x00000010
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SFI_FIFO_OVERFLOW_INT_E_OFF    4
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SFI_FIFO_UNDERFLOW_INT_E_MSK   0x00000008
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_EN_REG_BIT_RX_SFI_FIFO_UNDERFLOW_INT_E_OFF   3

/*------------------------------------------.
 | Register 0x00002084 RX_OTU4_INT_VAL_REG  |
 +------------------------------------------+
 | bit  15 R  RX_SFI_LOS_INT_V              |
 | bit  14 R  RX_SFI_OOF_INT_V              |
 | bit  13 R  RX_SFI_LOF_INT_V              |
 | bit  12 R  RX_OTU_OOF_INT_V              |
 | bit  11 R  RX_OTU_LOF_INT_V              |
 | bit  9  R  RX_SFI_AIS_INT_V              |
 | bit  8  R  RX_LOL_INT_V                  |
 | bit  7  R  RX_SKEW_RANGE_VIOLATION_INT_V |
 | bit  6  R  RX_SFI_ALIGN_CHANGE_INT_V     |
 | bit  5  R  RX_DESKEW_CHANGE_INT_V        |
 | bit  4  R  RX_SFI_FIFO_OVERFLOW_INT_V    |
 | bit  3  R  RX_SFI_FIFO_UNDERFLOW_INT_V   |
 +-----------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_UNUSED_MASK                       0xffff0407
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SFI_LOS_INT_V_MSK              0x00008000
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SFI_LOS_INT_V_OFF              15
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SFI_OOF_INT_V_MSK              0x00004000
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SFI_OOF_INT_V_OFF              14
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SFI_LOF_INT_V_MSK              0x00002000
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SFI_LOF_INT_V_OFF              13
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_OTU_OOF_INT_V_MSK              0x00001000
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_OTU_OOF_INT_V_OFF              12
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_OTU_LOF_INT_V_MSK              0x00000800
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_OTU_LOF_INT_V_OFF              11
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SFI_AIS_INT_V_MSK              0x00000200
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SFI_AIS_INT_V_OFF              9
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_LOL_INT_V_MSK                  0x00000100
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_LOL_INT_V_OFF                  8
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SKEW_RANGE_VIOLATION_INT_V_MSK 0x00000080
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SKEW_RANGE_VIOLATION_INT_V_OFF 7
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SFI_ALIGN_CHANGE_INT_V_MSK     0x00000040
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SFI_ALIGN_CHANGE_INT_V_OFF     6
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_DESKEW_CHANGE_INT_V_MSK        0x00000020
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_DESKEW_CHANGE_INT_V_OFF        5
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SFI_FIFO_OVERFLOW_INT_V_MSK    0x00000010
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SFI_FIFO_OVERFLOW_INT_V_OFF    4
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SFI_FIFO_UNDERFLOW_INT_V_MSK   0x00000008
#define SYSOTN_OPSM4_REG_RX_OTU4_INT_VAL_REG_BIT_RX_SFI_FIFO_UNDERFLOW_INT_V_OFF   3

/* index definitions for PMC_SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG */
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_INDEX_N_MIN                  0
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_INDEX_N_MAX                  19
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_INDEX_N_SIZE                 20
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_INDEX_N_OFFSET               0x4

/*----------------------------------------------------------------.
 | Register (0x000020ec + (N) * 0x4) RX_LANE_SSF_FAIL_OR_CTRL_REG |
 +----------------------------------------------------------------+
 | bit  15 R/W  RX_SSF_LANE_MI_ACTIVE                             |
 | bit  14 R/W  RX_SSF_LANE_LOS                                   |
 | bit  13 R/W  RX_SSF_LANE_LOF_LOFLANE                           |
 | bit  11 R/W  RX_SSF_LANE_OTUK_AIS                              |
 | bit  10 R/W  RX_SSF_LANE_OTL_AIS                               |
 | bit  9  R/W  RX_SSF_LOL                                        |
 | bit  8  R/W  RX_SSF_OTU4_LOF                                   |
 | bit  7  R/W  RX_FEC_LANE_MI_ACTIVE                             |
 | bit  6  R/W  RX_FAIL_LANE_LOS                                  |
 | bit  5  R/W  RX_FAIL_LANE_LOF_LOFLANE                          |
 | bit  3  R/W  RX_FAIL_LANE_OTUK_AIS                             |
 | bit  2  R/W  RX_FAIL_LANE_OTL_AIS                              |
 | bit  1  R/W  RX_FAIL_LOL                                       |
 | bit  0  R/W  RX_FAIL_OTU4_LOF                                  |
 +---------------------------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_UNUSED_MASK                  0xffff0000
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_SSF_LANE_MI_ACTIVE_MSK    0x00008000
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_SSF_LANE_MI_ACTIVE_OFF    15
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_SSF_LANE_LOS_MSK          0x00004000
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_SSF_LANE_LOS_OFF          14
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_SSF_LANE_LOF_LOFLANE_MSK  0x00002000
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_SSF_LANE_LOF_LOFLANE_OFF  13
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_SSF_LANE_OTUK_AIS_MSK     0x00000800
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_SSF_LANE_OTUK_AIS_OFF     11
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_SSF_LANE_OTL_AIS_MSK      0x00000400
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_SSF_LANE_OTL_AIS_OFF      10
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_SSF_LOL_MSK               0x00000200
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_SSF_LOL_OFF               9
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_SSF_OTU4_LOF_MSK          0x00000100
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_SSF_OTU4_LOF_OFF          8
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_FEC_LANE_MI_ACTIVE_MSK    0x00000080
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_FEC_LANE_MI_ACTIVE_OFF    7
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_FAIL_LANE_LOS_MSK         0x00000040
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_FAIL_LANE_LOS_OFF         6
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_FAIL_LANE_LOF_LOFLANE_MSK 0x00000020
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_FAIL_LANE_LOF_LOFLANE_OFF 5
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_FAIL_LANE_OTUK_AIS_MSK    0x00000008
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_FAIL_LANE_OTUK_AIS_OFF    3
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_FAIL_LANE_OTL_AIS_MSK     0x00000004
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_FAIL_LANE_OTL_AIS_OFF     2
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_FAIL_LOL_MSK              0x00000002
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_FAIL_LOL_OFF              1
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_FAIL_OTU4_LOF_MSK         0x00000001
#define SYSOTN_OPSM4_REG_RX_LANE_SSF_FAIL_OR_CTRL_REG_BIT_RX_FAIL_OTU4_LOF_OFF         0

/* index definitions for PMC_SYSOTN_OPSM4_REG_RX_LANE_ID_OR_SKEW_REG */
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_ID_OR_SKEW_REG_INDEX_N_MIN                    0
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_ID_OR_SKEW_REG_INDEX_N_MAX                    19
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_ID_OR_SKEW_REG_INDEX_N_SIZE                   20
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_ID_OR_SKEW_REG_INDEX_N_OFFSET                 0x4

/*----------------------------------------------------------.
 | Register (0x0000213c + (N) * 0x4) RX_LANE_ID_OR_SKEW_REG |
 +----------------------------------------------------------+
 | bit  12:5 R  RX_LANE_SKEW_FIFO_LEVEL                     |
 | bit  4:0  R  RX_LOGICAL_LANE_IDENTIFIER                  |
 +---------------------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_ID_OR_SKEW_REG_UNUSED_MASK                    0xffffe000
#define SYSOTN_OPSM4_REG_RX_LANE_ID_OR_SKEW_REG_BIT_RX_LANE_SKEW_FIFO_LEVEL_MSK    0x00001fe0
#define SYSOTN_OPSM4_REG_RX_LANE_ID_OR_SKEW_REG_BIT_RX_LANE_SKEW_FIFO_LEVEL_OFF    5
#define SYSOTN_OPSM4_REG_RX_LANE_ID_OR_SKEW_REG_BIT_RX_LOGICAL_LANE_IDENTIFIER_MSK 0x0000001f
#define SYSOTN_OPSM4_REG_RX_LANE_ID_OR_SKEW_REG_BIT_RX_LOGICAL_LANE_IDENTIFIER_OFF 0

/* index definitions for PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_REG */
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_REG_INDEX_N_MIN                    0
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_REG_INDEX_N_MAX                    19
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_REG_INDEX_N_SIZE                   20
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_REG_INDEX_N_OFFSET                 0x4

/*---------------------------------------------------.
 | Register (0x0000218c + (N) * 0x4) RX_LANE_INT_REG |
 +---------------------------------------------------+
 | bit  15 R/W  RX_LANE_LOS_INT_I                    |
 | bit  14 R/W  RX_LANE_OOF_INT_I                    |
 | bit  13 R/W  RX_LANE_LOF_LOFLANE_INT_I            |
 | bit  12 R/W  RX_LANE_OOM_INT_I                    |
 | bit  10 R/W  RX_LANE_OTUK_AIS_INT_I               |
 | bit  9  R/W  RX_LANE_OTL_AIS_INT_I                |
 | bit  7  R/W  RX_LANE_ALIGN_CHANGE_INT_I           |
 | bit  5  R/W  RX_LANE_FIFO_ERROR_INT_I             |
 | bit  2  R/W  RX_LANE_OOR_INT_I                    |
 | bit  1  R/W  RX_LANE_LOR_INT_I                    |
 +--------------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_REG_UNUSED_MASK                    0xffff0159
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_LOS_INT_I_MSK          0x00008000
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_LOS_INT_I_OFF          15
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_OOF_INT_I_MSK          0x00004000
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_OOF_INT_I_OFF          14
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_LOF_LOFLANE_INT_I_MSK  0x00002000
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_LOF_LOFLANE_INT_I_OFF  13
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_OOM_INT_I_MSK          0x00001000
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_OOM_INT_I_OFF          12
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_OTUK_AIS_INT_I_MSK     0x00000400
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_OTUK_AIS_INT_I_OFF     10
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_OTL_AIS_INT_I_MSK      0x00000200
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_OTL_AIS_INT_I_OFF      9
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_ALIGN_CHANGE_INT_I_MSK 0x00000080
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_ALIGN_CHANGE_INT_I_OFF 7
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_FIFO_ERROR_INT_I_MSK   0x00000020
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_FIFO_ERROR_INT_I_OFF   5
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_OOR_INT_I_MSK          0x00000004
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_OOR_INT_I_OFF          2
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_LOR_INT_I_MSK          0x00000002
#define SYSOTN_OPSM4_REG_RX_LANE_INT_REG_BIT_RX_LANE_LOR_INT_I_OFF          1

/* index definitions for PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG */
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_INDEX_N_MIN                    0
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_INDEX_N_MAX                    19
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_INDEX_N_SIZE                   20
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_INDEX_N_OFFSET                 0x4

/*------------------------------------------------------.
 | Register (0x000021dc + (N) * 0x4) RX_LANE_INT_EN_REG |
 +------------------------------------------------------+
 | bit  15 R/W  RX_LANE_LOS_INT_E                       |
 | bit  14 R/W  RX_LANE_OOF_INT_E                       |
 | bit  13 R/W  RX_LANE_LOF_LOFLANE_INT_E               |
 | bit  12 R/W  RX_LANE_OOM_INT_E                       |
 | bit  10 R/W  RX_LANE_OTUK_AIS_INT_E                  |
 | bit  9  R/W  RX_LANE_OTL_AIS_INT_E                   |
 | bit  7  R/W  RX_LANE_ALIGN_CHANGE_INT_E              |
 | bit  5  R/W  RX_LANE_FIFO_ERROR_INT_E                |
 | bit  2  R/W  RX_LANE_OOR_INT_E                       |
 | bit  1  R/W  RX_LANE_LOR_INT_E                       |
 +-----------------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_UNUSED_MASK                    0xffff0159
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_LOS_INT_E_MSK          0x00008000
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_LOS_INT_E_OFF          15
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_OOF_INT_E_MSK          0x00004000
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_OOF_INT_E_OFF          14
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_LOF_LOFLANE_INT_E_MSK  0x00002000
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_LOF_LOFLANE_INT_E_OFF  13
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_OOM_INT_E_MSK          0x00001000
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_OOM_INT_E_OFF          12
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_OTUK_AIS_INT_E_MSK     0x00000400
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_OTUK_AIS_INT_E_OFF     10
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_OTL_AIS_INT_E_MSK      0x00000200
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_OTL_AIS_INT_E_OFF      9
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_ALIGN_CHANGE_INT_E_MSK 0x00000080
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_ALIGN_CHANGE_INT_E_OFF 7
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_FIFO_ERROR_INT_E_MSK   0x00000020
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_FIFO_ERROR_INT_E_OFF   5
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_OOR_INT_E_MSK          0x00000004
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_OOR_INT_E_OFF          2
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_LOR_INT_E_MSK          0x00000002
#define SYSOTN_OPSM4_REG_RX_LANE_INT_EN_REG_BIT_RX_LANE_LOR_INT_E_OFF          1

/* index definitions for PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG */
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_INDEX_N_MIN                    0
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_INDEX_N_MAX                    19
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_INDEX_N_SIZE                   20
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_INDEX_N_OFFSET                 0x4

/*-------------------------------------------------------.
 | Register (0x0000222c + (N) * 0x4) RX_LANE_INT_VAL_REG |
 +-------------------------------------------------------+
 | bit  15 R  RX_LANE_LOS_INT_V                          |
 | bit  14 R  RX_LANE_OOF_INT_V                          |
 | bit  13 R  RX_LANE_LOF_LOFLANE_INT_V                  |
 | bit  12 R  RX_LANE_OOM_INT_V                          |
 | bit  10 R  RX_LANE_OTUK_AIS_INT_V                     |
 | bit  9  R  RX_LANE_OTL_AIS_INT_V                      |
 | bit  7  R  RX_LANE_ALIGN_CHANGE_INT_V                 |
 | bit  5  R  RX_LANE_FIFO_ERROR_INT_V                   |
 | bit  2  R  RX_LANE_OOR_INT_V                          |
 | bit  1  R  RX_LANE_LOR_INT_V                          |
 +------------------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_UNUSED_MASK                    0xffff0159
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_LOS_INT_V_MSK          0x00008000
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_LOS_INT_V_OFF          15
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_OOF_INT_V_MSK          0x00004000
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_OOF_INT_V_OFF          14
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_LOF_LOFLANE_INT_V_MSK  0x00002000
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_LOF_LOFLANE_INT_V_OFF  13
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_OOM_INT_V_MSK          0x00001000
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_OOM_INT_V_OFF          12
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_OTUK_AIS_INT_V_MSK     0x00000400
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_OTUK_AIS_INT_V_OFF     10
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_OTL_AIS_INT_V_MSK      0x00000200
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_OTL_AIS_INT_V_OFF      9
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_ALIGN_CHANGE_INT_V_MSK 0x00000080
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_ALIGN_CHANGE_INT_V_OFF 7
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_FIFO_ERROR_INT_V_MSK   0x00000020
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_FIFO_ERROR_INT_V_OFF   5
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_OOR_INT_V_MSK          0x00000004
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_OOR_INT_V_OFF          2
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_LOR_INT_V_MSK          0x00000002
#define SYSOTN_OPSM4_REG_RX_LANE_INT_VAL_REG_BIT_RX_LANE_LOR_INT_V_OFF          1

/*------------------------------------.
 | Register 0x00002320 RX_PTP_CONFIG  |
 +------------------------------------+
 | bit  30 R/W  RX_FP_MFAS_GEN_INVERT |
 | bit  29 R/W  RX_FP_MFAS_INVERT     |
 +-----------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_RX_PTP_CONFIG_UNUSED_MASK               0x9fffffff
#define SYSOTN_OPSM4_REG_RX_PTP_CONFIG_BIT_RX_FP_MFAS_GEN_INVERT_MSK 0x40000000
#define SYSOTN_OPSM4_REG_RX_PTP_CONFIG_BIT_RX_FP_MFAS_GEN_INVERT_OFF 30
#define SYSOTN_OPSM4_REG_RX_PTP_CONFIG_BIT_RX_FP_MFAS_INVERT_MSK     0x20000000
#define SYSOTN_OPSM4_REG_RX_PTP_CONFIG_BIT_RX_FP_MFAS_INVERT_OFF     29

/*-------------------------------.
 | Register 0x00002324 LPBK_CTRL |
 +-------------------------------+
 | bit  1 R/W  RX_SYS_LOOPBACK   |
 | bit  0 R/W  TX_SYS_LOOPBACK   |
 +------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_LPBK_CTRL_UNUSED_MASK         0xfffffffc
#define SYSOTN_OPSM4_REG_LPBK_CTRL_BIT_RX_SYS_LOOPBACK_MSK 0x00000002
#define SYSOTN_OPSM4_REG_LPBK_CTRL_BIT_RX_SYS_LOOPBACK_OFF 1
#define SYSOTN_OPSM4_REG_LPBK_CTRL_BIT_TX_SYS_LOOPBACK_MSK 0x00000001
#define SYSOTN_OPSM4_REG_LPBK_CTRL_BIT_TX_SYS_LOOPBACK_OFF 0

/*-------------------------------------------.
 | Register 0x00002328 TX_SYS_CTRL           |
 +-------------------------------------------+
 | bit  15  R/W  TX_SYS_DEQUEUE_EN           |
 | bit  14  R/W  SFI_TX_DEQUEUE_EN           |
 | bit  4:0 R/W  SFI_TX_FIFO_XOFF_FILL_LEVEL |
 +------------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_TX_SYS_CTRL_UNUSED_MASK                     0xffff01e0
#define SYSOTN_OPSM4_REG_TX_SYS_CTRL_BIT_TX_SYS_DEQUEUE_EN_MSK           0x00008000
#define SYSOTN_OPSM4_REG_TX_SYS_CTRL_BIT_TX_SYS_DEQUEUE_EN_OFF           15
#define SYSOTN_OPSM4_REG_TX_SYS_CTRL_BIT_SFI_TX_DEQUEUE_EN_MSK           0x00004000
#define SYSOTN_OPSM4_REG_TX_SYS_CTRL_BIT_SFI_TX_DEQUEUE_EN_OFF           14
#define SYSOTN_OPSM4_REG_TX_SYS_CTRL_BIT_SFI_TX_FIFO_XOFF_FILL_LEVEL_MSK 0x0000001f
#define SYSOTN_OPSM4_REG_TX_SYS_CTRL_BIT_SFI_TX_FIFO_XOFF_FILL_LEVEL_OFF 0

/*--------------------------------.
 | Register 0x0000232c RX_CTRL    |
 +--------------------------------+
 | bit  17 R/W  SFI_RX_DEQUEUE_EN |
 | bit  16 R/W  RX_LINE_EN        |
 +-------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_RX_CTRL_UNUSED_MASK           0xfc00000f
#define SYSOTN_OPSM4_REG_RX_CTRL_BIT_SFI_RX_DEQUEUE_EN_MSK 0x00020000
#define SYSOTN_OPSM4_REG_RX_CTRL_BIT_SFI_RX_DEQUEUE_EN_OFF 17
#define SYSOTN_OPSM4_REG_RX_CTRL_BIT_RX_LINE_EN_MSK        0x00010000
#define SYSOTN_OPSM4_REG_RX_CTRL_BIT_RX_LINE_EN_OFF        16

/*------------------------------------------.
 | Register 0x00002330 SFI_FIFOS_FILL_LEVEL |
 +------------------------------------------+
 +-----------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_SFI_FIFOS_FILL_LEVEL_UNUSED_MASK 0xffe00404

/*---------------------------------------.
 | Register 0x00002364 OPSM4_INT_SUMMARY |
 +---------------------------------------+
 | bit  31:0 R  INTERRUPT_SUMMARY        |
 +--------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_OPSM4_INT_SUMMARY_UNUSED_MASK           0x00000000
#define SYSOTN_OPSM4_REG_OPSM4_INT_SUMMARY_BIT_INTERRUPT_SUMMARY_MSK 0xffffffff
#define SYSOTN_OPSM4_REG_OPSM4_INT_SUMMARY_BIT_INTERRUPT_SUMMARY_OFF 0

/*----------------------------------------.
 | Register 0x00002368 OPSM4_INT_SUMMARY1 |
 +----------------------------------------+
 | bit  12:0 R  INTERRUPT_SUMMARY         |
 +---------------------------------------*/
#define PMC_SYSOTN_OPSM4_REG_OPSM4_INT_SUMMARY1_UNUSED_MASK           0xffffe000
#define SYSOTN_OPSM4_REG_OPSM4_INT_SUMMARY1_BIT_INTERRUPT_SUMMARY_MSK 0x00001fff
#define SYSOTN_OPSM4_REG_OPSM4_INT_SUMMARY1_BIT_INTERRUPT_SUMMARY_OFF 0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _SYSOTN_OPSM4_REGS_H */
