--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
system.ucf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "jam_clock/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "jam_clock/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: jam_clock/dcm_sp_inst/CLKIN
  Logical resource: jam_clock/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: jam_clock/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: jam_clock/dcm_sp_inst/CLKIN
  Logical resource: jam_clock/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: jam_clock/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: jam_clock/dcm_sp_inst/CLKIN
  Logical resource: jam_clock/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: jam_clock/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "jam_clock/clkfx" derived from  NET 
"jam_clock/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 1.56 to 20 nS and 
duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3996881 paths analyzed, 2050 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.744ns.
--------------------------------------------------------------------------------

Paths for end point the_cpu/H_REG/internal_state_2 (SLICE_X18Y42.CX), 7607 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MIR_REG/internal_state_2_2 (FF)
  Destination:          the_cpu/H_REG/internal_state_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.297ns (Levels of Logic = 6)
  Clock Path Skew:      -0.112ns (0.594 - 0.706)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MIR_REG/internal_state_2_2 to the_cpu/H_REG/internal_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.BQ       Tcko                  0.525   the_cpu/MIR_REG/internal_state_2_3
                                                       the_cpu/MIR_REG/internal_state_2_2
    SLICE_X12Y51.B3      net (fanout=15)       1.379   the_cpu/MIR_REG/internal_state_2_2
    SLICE_X12Y51.B       Tilo                  0.254   the_cpu/MDR_REG/stored_word<14>
                                                       the_cpu/n0059<14>LogicTrst3
    SLICE_X12Y54.B5      net (fanout=1)        1.324   the_cpu/n0059<14>LogicTrst2
    SLICE_X12Y54.B       Tilo                  0.254   the_cpu/CPP_REG/internal_state<15>
                                                       the_cpu/n0059<14>LogicTrst4
    SLICE_X12Y54.A5      net (fanout=5)        0.256   the_cpu/n0059<14>LogicTrst3
    SLICE_X12Y54.A       Tilo                  0.254   the_cpu/CPP_REG/internal_state<15>
                                                       the_cpu/n0059<14>LogicTrst5
    DSP48_X0Y11.B14      net (fanout=9)        1.571   the_cpu/n0059<14>
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X18Y41.C5      net (fanout=2)        2.002   the_cpu/ALU/prod<2>
    SLICE_X18Y41.C       Tilo                  0.235   the_cpu/ALU/Mmux_YTmp586
                                                       the_cpu/ALU/Mmux_YTmp589
    SLICE_X11Y37.D5      net (fanout=5)        1.219   the_cpu/alu_output<2>
    SLICE_X11Y37.D       Tilo                  0.259   the_cpu/MDR_REG/stored_word<2>
                                                       the_cpu/SHIFTER1/Mmux_output91
    SLICE_X18Y42.CX      net (fanout=12)       1.757   the_cpu/c_bus<2>
    SLICE_X18Y42.CLK     Tdick                 0.114   the_cpu/H_REG/internal_state<3>
                                                       the_cpu/H_REG/internal_state_2
    -------------------------------------------------  ---------------------------
    Total                                     15.297ns (5.789ns logic, 9.508ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MDR_REG/stored_word_8 (FF)
  Destination:          the_cpu/H_REG/internal_state_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.267ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.289 - 0.310)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MDR_REG/stored_word_8 to the_cpu/H_REG/internal_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y44.BQ      Tcko                  0.430   the_cpu/MDR_REG/stored_word<9>
                                                       the_cpu/MDR_REG/stored_word_8
    SLICE_X10Y46.A1      net (fanout=2)        1.552   the_cpu/MDR_REG/stored_word<8>
    SLICE_X10Y46.A       Tilo                  0.235   the_cpu/TOS_REG/internal_state<11>
                                                       the_cpu/n0060<8>LogicTrst3
    SLICE_X11Y44.D5      net (fanout=1)        0.823   the_cpu/n0060<8>LogicTrst2
    SLICE_X11Y44.D       Tilo                  0.259   the_cpu/ES_REG/internal_state<11>
                                                       the_cpu/n0060<8>LogicTrst4
    SLICE_X11Y44.C1      net (fanout=5)        1.433   the_cpu/n0060<8>LogicTrst3
    SLICE_X11Y44.C       Tilo                  0.259   the_cpu/ES_REG/internal_state<11>
                                                       the_cpu/n0060<8>LogicTrst5
    DSP48_X0Y11.B8       net (fanout=9)        0.796   the_cpu/n0060<8>
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X18Y41.C5      net (fanout=2)        2.002   the_cpu/ALU/prod<2>
    SLICE_X18Y41.C       Tilo                  0.235   the_cpu/ALU/Mmux_YTmp586
                                                       the_cpu/ALU/Mmux_YTmp589
    SLICE_X11Y37.D5      net (fanout=5)        1.219   the_cpu/alu_output<2>
    SLICE_X11Y37.D       Tilo                  0.259   the_cpu/MDR_REG/stored_word<2>
                                                       the_cpu/SHIFTER1/Mmux_output91
    SLICE_X18Y42.CX      net (fanout=12)       1.757   the_cpu/c_bus<2>
    SLICE_X18Y42.CLK     Tdick                 0.114   the_cpu/H_REG/internal_state<3>
                                                       the_cpu/H_REG/internal_state_2
    -------------------------------------------------  ---------------------------
    Total                                     15.267ns (5.685ns logic, 9.582ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MIR_REG/internal_state_3_1 (FF)
  Destination:          the_cpu/H_REG/internal_state_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.160ns (Levels of Logic = 5)
  Clock Path Skew:      -0.089ns (0.594 - 0.683)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MIR_REG/internal_state_3_1 to the_cpu/H_REG/internal_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.AQ      Tcko                  0.430   the_cpu/MIR_REG/internal_state_3_4
                                                       the_cpu/MIR_REG/internal_state_3_1
    SLICE_X10Y44.D1      net (fanout=11)       1.869   the_cpu/MIR_REG/internal_state_3_1
    SLICE_X10Y44.D       Tilo                  0.235   the_cpu/PC_REG/internal_state<11>
                                                       the_cpu/n0060<11>LogicTrst2
    SLICE_X11Y45.A1      net (fanout=5)        2.035   the_cpu/n0060<11>LogicTrst1
    SLICE_X11Y45.A       Tilo                  0.259   the_cpu/LV_REG/internal_state<11>
                                                       the_cpu/n0060<11>LogicTrst5
    DSP48_X0Y11.B11      net (fanout=9)        0.852   the_cpu/n0060<11>
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X18Y41.C5      net (fanout=2)        2.002   the_cpu/ALU/prod<2>
    SLICE_X18Y41.C       Tilo                  0.235   the_cpu/ALU/Mmux_YTmp586
                                                       the_cpu/ALU/Mmux_YTmp589
    SLICE_X11Y37.D5      net (fanout=5)        1.219   the_cpu/alu_output<2>
    SLICE_X11Y37.D       Tilo                  0.259   the_cpu/MDR_REG/stored_word<2>
                                                       the_cpu/SHIFTER1/Mmux_output91
    SLICE_X18Y42.CX      net (fanout=12)       1.757   the_cpu/c_bus<2>
    SLICE_X18Y42.CLK     Tdick                 0.114   the_cpu/H_REG/internal_state<3>
                                                       the_cpu/H_REG/internal_state_2
    -------------------------------------------------  ---------------------------
    Total                                     15.160ns (5.426ns logic, 9.734ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point the_cpu/INTCTL_LOW_REG/internal_state_2 (SLICE_X18Y40.CX), 7607 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MIR_REG/internal_state_2_2 (FF)
  Destination:          the_cpu/INTCTL_LOW_REG/internal_state_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.237ns (Levels of Logic = 6)
  Clock Path Skew:      -0.117ns (0.589 - 0.706)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MIR_REG/internal_state_2_2 to the_cpu/INTCTL_LOW_REG/internal_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.BQ       Tcko                  0.525   the_cpu/MIR_REG/internal_state_2_3
                                                       the_cpu/MIR_REG/internal_state_2_2
    SLICE_X12Y51.B3      net (fanout=15)       1.379   the_cpu/MIR_REG/internal_state_2_2
    SLICE_X12Y51.B       Tilo                  0.254   the_cpu/MDR_REG/stored_word<14>
                                                       the_cpu/n0059<14>LogicTrst3
    SLICE_X12Y54.B5      net (fanout=1)        1.324   the_cpu/n0059<14>LogicTrst2
    SLICE_X12Y54.B       Tilo                  0.254   the_cpu/CPP_REG/internal_state<15>
                                                       the_cpu/n0059<14>LogicTrst4
    SLICE_X12Y54.A5      net (fanout=5)        0.256   the_cpu/n0059<14>LogicTrst3
    SLICE_X12Y54.A       Tilo                  0.254   the_cpu/CPP_REG/internal_state<15>
                                                       the_cpu/n0059<14>LogicTrst5
    DSP48_X0Y11.B14      net (fanout=9)        1.571   the_cpu/n0059<14>
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X18Y41.C5      net (fanout=2)        2.002   the_cpu/ALU/prod<2>
    SLICE_X18Y41.C       Tilo                  0.235   the_cpu/ALU/Mmux_YTmp586
                                                       the_cpu/ALU/Mmux_YTmp589
    SLICE_X11Y37.D5      net (fanout=5)        1.219   the_cpu/alu_output<2>
    SLICE_X11Y37.D       Tilo                  0.259   the_cpu/MDR_REG/stored_word<2>
                                                       the_cpu/SHIFTER1/Mmux_output91
    SLICE_X18Y40.CX      net (fanout=12)       1.697   the_cpu/c_bus<2>
    SLICE_X18Y40.CLK     Tdick                 0.114   the_cpu/INTCTL_LOW_REG/internal_state<3>
                                                       the_cpu/INTCTL_LOW_REG/internal_state_2
    -------------------------------------------------  ---------------------------
    Total                                     15.237ns (5.789ns logic, 9.448ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MDR_REG/stored_word_8 (FF)
  Destination:          the_cpu/INTCTL_LOW_REG/internal_state_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.207ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.284 - 0.310)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MDR_REG/stored_word_8 to the_cpu/INTCTL_LOW_REG/internal_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y44.BQ      Tcko                  0.430   the_cpu/MDR_REG/stored_word<9>
                                                       the_cpu/MDR_REG/stored_word_8
    SLICE_X10Y46.A1      net (fanout=2)        1.552   the_cpu/MDR_REG/stored_word<8>
    SLICE_X10Y46.A       Tilo                  0.235   the_cpu/TOS_REG/internal_state<11>
                                                       the_cpu/n0060<8>LogicTrst3
    SLICE_X11Y44.D5      net (fanout=1)        0.823   the_cpu/n0060<8>LogicTrst2
    SLICE_X11Y44.D       Tilo                  0.259   the_cpu/ES_REG/internal_state<11>
                                                       the_cpu/n0060<8>LogicTrst4
    SLICE_X11Y44.C1      net (fanout=5)        1.433   the_cpu/n0060<8>LogicTrst3
    SLICE_X11Y44.C       Tilo                  0.259   the_cpu/ES_REG/internal_state<11>
                                                       the_cpu/n0060<8>LogicTrst5
    DSP48_X0Y11.B8       net (fanout=9)        0.796   the_cpu/n0060<8>
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X18Y41.C5      net (fanout=2)        2.002   the_cpu/ALU/prod<2>
    SLICE_X18Y41.C       Tilo                  0.235   the_cpu/ALU/Mmux_YTmp586
                                                       the_cpu/ALU/Mmux_YTmp589
    SLICE_X11Y37.D5      net (fanout=5)        1.219   the_cpu/alu_output<2>
    SLICE_X11Y37.D       Tilo                  0.259   the_cpu/MDR_REG/stored_word<2>
                                                       the_cpu/SHIFTER1/Mmux_output91
    SLICE_X18Y40.CX      net (fanout=12)       1.697   the_cpu/c_bus<2>
    SLICE_X18Y40.CLK     Tdick                 0.114   the_cpu/INTCTL_LOW_REG/internal_state<3>
                                                       the_cpu/INTCTL_LOW_REG/internal_state_2
    -------------------------------------------------  ---------------------------
    Total                                     15.207ns (5.685ns logic, 9.522ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MIR_REG/internal_state_3_1 (FF)
  Destination:          the_cpu/INTCTL_LOW_REG/internal_state_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.100ns (Levels of Logic = 5)
  Clock Path Skew:      -0.094ns (0.589 - 0.683)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MIR_REG/internal_state_3_1 to the_cpu/INTCTL_LOW_REG/internal_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.AQ      Tcko                  0.430   the_cpu/MIR_REG/internal_state_3_4
                                                       the_cpu/MIR_REG/internal_state_3_1
    SLICE_X10Y44.D1      net (fanout=11)       1.869   the_cpu/MIR_REG/internal_state_3_1
    SLICE_X10Y44.D       Tilo                  0.235   the_cpu/PC_REG/internal_state<11>
                                                       the_cpu/n0060<11>LogicTrst2
    SLICE_X11Y45.A1      net (fanout=5)        2.035   the_cpu/n0060<11>LogicTrst1
    SLICE_X11Y45.A       Tilo                  0.259   the_cpu/LV_REG/internal_state<11>
                                                       the_cpu/n0060<11>LogicTrst5
    DSP48_X0Y11.B11      net (fanout=9)        0.852   the_cpu/n0060<11>
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X18Y41.C5      net (fanout=2)        2.002   the_cpu/ALU/prod<2>
    SLICE_X18Y41.C       Tilo                  0.235   the_cpu/ALU/Mmux_YTmp586
                                                       the_cpu/ALU/Mmux_YTmp589
    SLICE_X11Y37.D5      net (fanout=5)        1.219   the_cpu/alu_output<2>
    SLICE_X11Y37.D       Tilo                  0.259   the_cpu/MDR_REG/stored_word<2>
                                                       the_cpu/SHIFTER1/Mmux_output91
    SLICE_X18Y40.CX      net (fanout=12)       1.697   the_cpu/c_bus<2>
    SLICE_X18Y40.CLK     Tdick                 0.114   the_cpu/INTCTL_LOW_REG/internal_state<3>
                                                       the_cpu/INTCTL_LOW_REG/internal_state_2
    -------------------------------------------------  ---------------------------
    Total                                     15.100ns (5.426ns logic, 9.674ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point the_cpu/DS_REG/internal_state_2 (SLICE_X16Y41.CX), 7607 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MIR_REG/internal_state_2_2 (FF)
  Destination:          the_cpu/DS_REG/internal_state_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.081ns (Levels of Logic = 6)
  Clock Path Skew:      -0.115ns (0.591 - 0.706)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MIR_REG/internal_state_2_2 to the_cpu/DS_REG/internal_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.BQ       Tcko                  0.525   the_cpu/MIR_REG/internal_state_2_3
                                                       the_cpu/MIR_REG/internal_state_2_2
    SLICE_X12Y51.B3      net (fanout=15)       1.379   the_cpu/MIR_REG/internal_state_2_2
    SLICE_X12Y51.B       Tilo                  0.254   the_cpu/MDR_REG/stored_word<14>
                                                       the_cpu/n0059<14>LogicTrst3
    SLICE_X12Y54.B5      net (fanout=1)        1.324   the_cpu/n0059<14>LogicTrst2
    SLICE_X12Y54.B       Tilo                  0.254   the_cpu/CPP_REG/internal_state<15>
                                                       the_cpu/n0059<14>LogicTrst4
    SLICE_X12Y54.A5      net (fanout=5)        0.256   the_cpu/n0059<14>LogicTrst3
    SLICE_X12Y54.A       Tilo                  0.254   the_cpu/CPP_REG/internal_state<15>
                                                       the_cpu/n0059<14>LogicTrst5
    DSP48_X0Y11.B14      net (fanout=9)        1.571   the_cpu/n0059<14>
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X18Y41.C5      net (fanout=2)        2.002   the_cpu/ALU/prod<2>
    SLICE_X18Y41.C       Tilo                  0.235   the_cpu/ALU/Mmux_YTmp586
                                                       the_cpu/ALU/Mmux_YTmp589
    SLICE_X11Y37.D5      net (fanout=5)        1.219   the_cpu/alu_output<2>
    SLICE_X11Y37.D       Tilo                  0.259   the_cpu/MDR_REG/stored_word<2>
                                                       the_cpu/SHIFTER1/Mmux_output91
    SLICE_X16Y41.CX      net (fanout=12)       1.570   the_cpu/c_bus<2>
    SLICE_X16Y41.CLK     Tdick                 0.085   the_cpu/DS_REG/internal_state<3>
                                                       the_cpu/DS_REG/internal_state_2
    -------------------------------------------------  ---------------------------
    Total                                     15.081ns (5.760ns logic, 9.321ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MDR_REG/stored_word_8 (FF)
  Destination:          the_cpu/DS_REG/internal_state_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.051ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.186 - 0.204)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MDR_REG/stored_word_8 to the_cpu/DS_REG/internal_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y44.BQ      Tcko                  0.430   the_cpu/MDR_REG/stored_word<9>
                                                       the_cpu/MDR_REG/stored_word_8
    SLICE_X10Y46.A1      net (fanout=2)        1.552   the_cpu/MDR_REG/stored_word<8>
    SLICE_X10Y46.A       Tilo                  0.235   the_cpu/TOS_REG/internal_state<11>
                                                       the_cpu/n0060<8>LogicTrst3
    SLICE_X11Y44.D5      net (fanout=1)        0.823   the_cpu/n0060<8>LogicTrst2
    SLICE_X11Y44.D       Tilo                  0.259   the_cpu/ES_REG/internal_state<11>
                                                       the_cpu/n0060<8>LogicTrst4
    SLICE_X11Y44.C1      net (fanout=5)        1.433   the_cpu/n0060<8>LogicTrst3
    SLICE_X11Y44.C       Tilo                  0.259   the_cpu/ES_REG/internal_state<11>
                                                       the_cpu/n0060<8>LogicTrst5
    DSP48_X0Y11.B8       net (fanout=9)        0.796   the_cpu/n0060<8>
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X18Y41.C5      net (fanout=2)        2.002   the_cpu/ALU/prod<2>
    SLICE_X18Y41.C       Tilo                  0.235   the_cpu/ALU/Mmux_YTmp586
                                                       the_cpu/ALU/Mmux_YTmp589
    SLICE_X11Y37.D5      net (fanout=5)        1.219   the_cpu/alu_output<2>
    SLICE_X11Y37.D       Tilo                  0.259   the_cpu/MDR_REG/stored_word<2>
                                                       the_cpu/SHIFTER1/Mmux_output91
    SLICE_X16Y41.CX      net (fanout=12)       1.570   the_cpu/c_bus<2>
    SLICE_X16Y41.CLK     Tdick                 0.085   the_cpu/DS_REG/internal_state<3>
                                                       the_cpu/DS_REG/internal_state_2
    -------------------------------------------------  ---------------------------
    Total                                     15.051ns (5.656ns logic, 9.395ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MIR_REG/internal_state_3_1 (FF)
  Destination:          the_cpu/DS_REG/internal_state_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.944ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (0.591 - 0.683)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MIR_REG/internal_state_3_1 to the_cpu/DS_REG/internal_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.AQ      Tcko                  0.430   the_cpu/MIR_REG/internal_state_3_4
                                                       the_cpu/MIR_REG/internal_state_3_1
    SLICE_X10Y44.D1      net (fanout=11)       1.869   the_cpu/MIR_REG/internal_state_3_1
    SLICE_X10Y44.D       Tilo                  0.235   the_cpu/PC_REG/internal_state<11>
                                                       the_cpu/n0060<11>LogicTrst2
    SLICE_X11Y45.A1      net (fanout=5)        2.035   the_cpu/n0060<11>LogicTrst1
    SLICE_X11Y45.A       Tilo                  0.259   the_cpu/LV_REG/internal_state<11>
                                                       the_cpu/n0060<11>LogicTrst5
    DSP48_X0Y11.B11      net (fanout=9)        0.852   the_cpu/n0060<11>
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X18Y41.C5      net (fanout=2)        2.002   the_cpu/ALU/prod<2>
    SLICE_X18Y41.C       Tilo                  0.235   the_cpu/ALU/Mmux_YTmp586
                                                       the_cpu/ALU/Mmux_YTmp589
    SLICE_X11Y37.D5      net (fanout=5)        1.219   the_cpu/alu_output<2>
    SLICE_X11Y37.D       Tilo                  0.259   the_cpu/MDR_REG/stored_word<2>
                                                       the_cpu/SHIFTER1/Mmux_output91
    SLICE_X16Y41.CX      net (fanout=12)       1.570   the_cpu/c_bus<2>
    SLICE_X16Y41.CLK     Tdick                 0.085   the_cpu/DS_REG/internal_state<3>
                                                       the_cpu/DS_REG/internal_state_2
    -------------------------------------------------  ---------------------------
    Total                                     14.944ns (5.397ns logic, 9.547ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "jam_clock/clkfx" derived from
 NET "jam_clock/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 1.56 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point console_uart/tx_fsm2_n_reg_2 (SLICE_X14Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               console_uart/tx_fsm2_n_reg_1 (FF)
  Destination:          console_uart/tx_fsm2_n_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         my_clock rising at 20.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: console_uart/tx_fsm2_n_reg_1 to console_uart/tx_fsm2_n_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BQ      Tcko                  0.200   console_uart/tx_fsm2_n_reg<1>
                                                       console_uart/tx_fsm2_n_reg_1
    SLICE_X14Y22.B5      net (fanout=2)        0.078   console_uart/tx_fsm2_n_reg<1>
    SLICE_X14Y22.CLK     Tah         (-Th)    -0.121   console_uart/tx_fsm2_n_reg<1>
                                                       console_uart/Mcount_tx_fsm2_n_reg_xor<2>11
                                                       console_uart/tx_fsm2_n_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point console_uart/ticker/r_reg_3 (SLICE_X18Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               console_uart/ticker/r_reg_4 (FF)
  Destination:          console_uart/ticker/r_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         my_clock rising at 20.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: console_uart/ticker/r_reg_4 to console_uart/ticker/r_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y30.BQ      Tcko                  0.200   console_uart/ticker/r_reg<4>
                                                       console_uart/ticker/r_reg_4
    SLICE_X18Y30.B5      net (fanout=3)        0.084   console_uart/ticker/r_reg<4>
    SLICE_X18Y30.CLK     Tah         (-Th)    -0.121   console_uart/ticker/r_reg<4>
                                                       console_uart/ticker/Mcount_r_reg_xor<3>11
                                                       console_uart/ticker/r_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.321ns logic, 0.084ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point u_lower_block/write_state_reg_FSM_FFd2 (SLICE_X2Y51.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_lower_block/write_state_reg_FSM_FFd2 (FF)
  Destination:          u_lower_block/write_state_reg_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         my_clock rising at 20.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_lower_block/write_state_reg_FSM_FFd2 to u_lower_block/write_state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.DQ       Tcko                  0.200   u_lower_block/write_state_reg_FSM_FFd2
                                                       u_lower_block/write_state_reg_FSM_FFd2
    SLICE_X2Y51.D6       net (fanout=2)        0.025   u_lower_block/write_state_reg_FSM_FFd2
    SLICE_X2Y51.CLK      Tah         (-Th)    -0.190   u_lower_block/write_state_reg_FSM_FFd2
                                                       u_lower_block/write_state_reg_FSM_FFd2-In1
                                                       u_lower_block/write_state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "jam_clock/clkfx" derived from
 NET "jam_clock/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 1.56 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y15.CLKAWRCLK
  Clock network: my_clock
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y15.CLKBRDCLK
  Clock network: my_clock
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: console_uart/u_tx_fifo_1KB/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: console_uart/u_tx_fifo_1KB/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y13.CLKAWRCLK
  Clock network: my_clock
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for jam_clock/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|jam_clock/clkin1               |     31.250ns|     16.000ns|     24.600ns|            0|            0|            0|      3996881|
| jam_clock/clkfx               |     20.000ns|     15.744ns|          N/A|            0|            0|      3996881|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.744|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3996881 paths, 0 nets, and 6123 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar  2 19:32:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 406 MB



