

================================================================
== Vitis HLS Report for 'Filter_vertical_HW'
================================================================
* Date:           Wed Oct 25 22:07:27 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ESE5320_HW7
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  3.770 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   128005|   128005|  0.854 ms|  0.854 ms|  128005|  128005|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_68_1_VITIS_LOOP_69_2  |     2846|     2846|         4|          1|          1|    2844|       yes|
        |- VITIS_LOOP_74_3_VITIS_LOOP_76_4  |   125155|   125155|        21|          1|          1|  125136|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    7|       -|      -|    -|
|Expression       |        -|    -|       0|    489|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|    1880|   1386|    -|
|Memory           |       12|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    180|    -|
|Register         |        -|    -|     661|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|    7|    2541|   2247|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    1|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_4ns_10ns_12_1_1_U22  |mul_4ns_10ns_12_1_1  |        0|   0|    0|   62|    0|
    |mul_4ns_10ns_12_1_1_U23  |mul_4ns_10ns_12_1_1  |        0|   0|    0|   62|    0|
    |mul_4ns_10ns_12_1_1_U24  |mul_4ns_10ns_12_1_1  |        0|   0|    0|   62|    0|
    |urem_9ns_4ns_9_13_1_U14  |urem_9ns_4ns_9_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_4ns_9_13_1_U15  |urem_9ns_4ns_9_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_4ns_9_13_1_U16  |urem_9ns_4ns_9_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_4ns_9_13_1_U17  |urem_9ns_4ns_9_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_4ns_9_13_1_U18  |urem_9ns_4ns_9_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_4ns_9_13_1_U19  |urem_9ns_4ns_9_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_4ns_9_13_1_U20  |urem_9ns_4ns_9_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_4ns_9_13_1_U21  |urem_9ns_4ns_9_13_1  |        0|   0|  235|  150|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   0| 1880| 1386|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_3ns_10ns_9ns_12_4_1_U25  |mac_muladd_3ns_10ns_9ns_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_4ns_10ns_9ns_12_4_1_U26  |mac_muladd_4ns_10ns_9ns_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_4ns_10ns_9ns_12_4_1_U27  |mac_muladd_4ns_10ns_9ns_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_4ns_10ns_9ns_12_4_1_U28  |mac_muladd_4ns_10ns_9ns_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_4ns_10ns_9ns_12_4_1_U29  |mac_muladd_4ns_10ns_9ns_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_4ns_10ns_9ns_12_4_1_U30  |mac_muladd_4ns_10ns_9ns_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_10ns_15_4_1_U31  |mac_muladd_8ns_8ns_10ns_15_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Input_tmp_U  |Filter_vertical_HW_Input_tmp  |       12|  0|   0|    0|  3318|    8|     1|        26544|
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                              |       12|  0|   0|    0|  3318|    8|     1|        26544|
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Sum_fu_713_p2                       |         +|   0|  0|  16|          16|          16|
    |Y_2_fu_333_p2                       |         +|   0|  0|  16|           9|           1|
    |add_ln68_1_fu_296_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln68_fu_270_p2                  |         +|   0|  0|  19|          12|           1|
    |add_ln69_fu_314_p2                  |         +|   0|  0|  16|           9|           1|
    |add_ln74_fu_327_p2                  |         +|   0|  0|  24|          17|           1|
    |add_ln76_fu_387_p2                  |         +|   0|  0|  16|           9|           1|
    |add_ln84_1_fu_562_p2                |         +|   0|  0|  19|          12|          12|
    |add_ln84_7_fu_707_p2                |         +|   0|  0|  16|          16|          16|
    |add_ln84_fu_556_p2                  |         +|   0|  0|  19|          12|          12|
    |grp_fu_373_p0                       |         +|   0|  0|  16|           9|           9|
    |grp_fu_410_p0                       |         +|   0|  0|  16|           9|           2|
    |grp_fu_429_p0                       |         +|   0|  0|  16|           9|           9|
    |grp_fu_448_p0                       |         +|   0|  0|  16|           9|           9|
    |grp_fu_467_p0                       |         +|   0|  0|  16|           9|           9|
    |grp_fu_486_p0                       |         +|   0|  0|  16|           9|           9|
    |tmp2_i_fu_622_p2                    |         +|   0|  0|  16|           9|           9|
    |tmp41_i_fu_635_p2                   |         +|   0|  0|  16|           9|           9|
    |tmp_i_fu_616_p2                     |         +|   0|  0|  16|           9|           9|
    |tmp1_i_fu_674_p2                    |         -|   0|  0|  23|          16|          16|
    |tmp3_i_fu_694_p2                    |         -|   0|  0|  21|          14|          14|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_pp1_stage0_iter15  |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_pp1_stage0_iter20  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3    |       and|   0|  0|   2|           1|           1|
    |icmp_ln68_fu_276_p2                 |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln69_fu_282_p2                 |      icmp|   0|  0|  11|           9|           7|
    |icmp_ln74_fu_339_p2                 |      icmp|   0|  0|  13|          17|          14|
    |icmp_ln76_fu_345_p2                 |      icmp|   0|  0|  11|           9|           7|
    |ap_block_pp1_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |select_ln65_1_fu_359_p3             |    select|   0|  0|   3|           1|           3|
    |select_ln65_2_fu_530_p3             |    select|   0|  0|  12|           1|          12|
    |select_ln65_3_fu_546_p3             |    select|   0|  0|  12|           1|          12|
    |select_ln65_4_fu_416_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln65_5_fu_435_p3             |    select|   0|  0|   3|           1|           3|
    |select_ln65_6_fu_454_p3             |    select|   0|  0|   3|           1|           3|
    |select_ln65_7_fu_473_p3             |    select|   0|  0|   3|           1|           3|
    |select_ln65_fu_351_p3               |    select|   0|  0|   8|           1|           1|
    |select_ln68_1_fu_302_p3             |    select|   0|  0|   3|           1|           3|
    |select_ln68_fu_288_p3               |    select|   0|  0|   8|           1|           1|
    |select_ln74_fu_379_p3               |    select|   0|  0|   8|           1|           9|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 489|         294|         269|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |Input_tmp_address0            |  14|          3|   12|         36|
    |TempStream_blk_n              |   9|          2|    1|          2|
    |X_1_reg_259                   |   9|          2|    9|         18|
    |X_reg_225                     |   9|          2|    9|         18|
    |Y_1_reg_247                   |   9|          2|    9|         18|
    |Y_reg_214                     |   9|          2|    3|          6|
    |ap_NS_fsm                     |  31|          6|    1|          6|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter15      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter20      |   9|          2|    1|          2|
    |ap_phi_mux_Y_1_phi_fu_251_p4  |   9|          2|    9|         18|
    |ap_phi_mux_Y_phi_fu_218_p4    |   9|          2|    3|          6|
    |indvar_flatten7_reg_236       |   9|          2|   17|         34|
    |indvar_flatten_reg_203        |   9|          2|   12|         24|
    |outStream_blk_n               |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 180|         39|   91|        198|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |X_1_cast_i_reg_932                 |   9|   0|   12|          3|
    |X_1_reg_259                        |   9|   0|    9|          0|
    |X_reg_225                          |   9|   0|    9|          0|
    |Y_1_reg_247                        |   9|   0|    9|          0|
    |Y_2_reg_828                        |   9|   0|    9|          0|
    |Y_reg_214                          |   3|   0|    3|          0|
    |add_ln84_1_reg_946                 |  12|   0|   12|          0|
    |add_ln84_1_reg_946_pp1_iter15_reg  |  12|   0|   12|          0|
    |add_ln84_reg_941                   |  12|   0|   12|          0|
    |add_ln84_reg_941_pp1_iter15_reg    |  12|   0|   12|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9            |   1|   0|    1|          0|
    |icmp_ln68_reg_794                  |   1|   0|    1|          0|
    |icmp_ln74_reg_833                  |   1|   0|    1|          0|
    |icmp_ln76_reg_837                  |   1|   0|    1|          0|
    |indvar_flatten7_reg_236            |  17|   0|   17|          0|
    |indvar_flatten_reg_203             |  12|   0|   12|          0|
    |rem15_1_urem_i_mid1_reg_907        |   9|   0|    9|          0|
    |rem15_1_urem_i_reg_902             |   9|   0|    9|          0|
    |rem15_urem_i_reg_897               |   9|   0|    9|          0|
    |select_ln65_reg_847                |   9|   0|    9|          0|
    |select_ln68_1_reg_803              |   3|   0|    3|          0|
    |select_ln68_reg_798                |   9|   0|    9|          0|
    |select_ln68_reg_798_pp0_iter1_reg  |   9|   0|    9|          0|
    |select_ln74_reg_857                |   9|   0|    9|          0|
    |tmp2_i_reg_997                     |   9|   0|    9|          0|
    |tmp41_i_reg_1003                   |   9|   0|    9|          0|
    |tmp41_i_reg_1003_pp1_iter18_reg    |   9|   0|    9|          0|
    |tmp_1_reg_951                      |   8|   0|    8|          0|
    |tmp_1_reg_951_pp1_iter16_reg       |   8|   0|    8|          0|
    |tmp_i_reg_991                      |   9|   0|    9|          0|
    |icmp_ln68_reg_794                  |  64|  32|    1|          0|
    |icmp_ln74_reg_833                  |  64|  32|    1|          0|
    |icmp_ln76_reg_837                  |  64|  32|    1|          0|
    |select_ln65_reg_847                |  64|  32|    9|          0|
    |tmp2_i_reg_997                     |  64|  32|    9|          0|
    |tmp_i_reg_991                      |  64|  32|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 661| 192|  310|          3|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Filter_vertical_HW|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Filter_vertical_HW|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Filter_vertical_HW|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Filter_vertical_HW|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  Filter_vertical_HW|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Filter_vertical_HW|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Filter_vertical_HW|  return value|
|TempStream_dout     |   in|    8|     ap_fifo|          TempStream|       pointer|
|TempStream_empty_n  |   in|    1|     ap_fifo|          TempStream|       pointer|
|TempStream_read     |  out|    1|     ap_fifo|          TempStream|       pointer|
|outStream_din       |  out|    8|     ap_fifo|           outStream|       pointer|
|outStream_full_n    |   in|    1|     ap_fifo|           outStream|       pointer|
|outStream_write     |  out|    1|     ap_fifo|           outStream|       pointer|
+--------------------+-----+-----+------------+--------------------+--------------+

