/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [13:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire [28:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~(in_data[66] & celloutsig_0_2z);
  assign celloutsig_0_10z = ~(celloutsig_0_1z & celloutsig_0_9z);
  assign celloutsig_0_17z = ~(celloutsig_0_10z & celloutsig_0_5z[3]);
  assign celloutsig_1_1z = ~(in_data[113] & in_data[190]);
  assign celloutsig_1_4z = ~(in_data[131] & celloutsig_1_3z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_1_9z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_0_1z = ~((in_data[35] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_1_8z = ~((celloutsig_1_3z | celloutsig_1_2z) & celloutsig_1_7z[6]);
  assign celloutsig_0_2z = ~((in_data[29] | celloutsig_0_1z) & celloutsig_0_0z);
  assign celloutsig_0_0z = in_data[85] | in_data[63];
  assign celloutsig_1_19z = celloutsig_1_2z | celloutsig_1_5z[0];
  assign celloutsig_1_2z = celloutsig_1_1z | in_data[97];
  assign celloutsig_0_5z = { celloutsig_0_3z[8:4], celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_18z = { celloutsig_1_13z[2:1], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_5z[2:1], celloutsig_1_16z[0] } / { 1'h1, in_data[174:152], celloutsig_1_2z, celloutsig_1_5z[2:1], celloutsig_1_16z[0], celloutsig_1_3z };
  assign celloutsig_0_11z = { in_data[45:38], celloutsig_0_9z } / { 1'h1, celloutsig_0_5z[5], celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[154:140] === in_data[153:139];
  assign celloutsig_0_4z = { celloutsig_0_3z[11:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } < { celloutsig_0_3z[12:4], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_6z = { in_data[110:108], celloutsig_1_4z } < { in_data[163:161], celloutsig_1_4z };
  assign celloutsig_1_12z = celloutsig_1_9z & ~(celloutsig_1_8z);
  assign celloutsig_1_14z = celloutsig_1_13z[3] & ~(celloutsig_1_3z);
  assign celloutsig_1_16z[0] = celloutsig_1_8z ? celloutsig_1_5z[0] : celloutsig_1_9z;
  assign celloutsig_0_14z = - { celloutsig_0_5z[5:1], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_5z = - { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_7z = - { in_data[155:148], celloutsig_1_3z };
  assign celloutsig_1_13z = - { celloutsig_1_7z[6:1], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_18z = ^ { celloutsig_0_14z, celloutsig_0_1z };
  always_latch
    if (clkin_data[0]) celloutsig_0_3z = 14'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_3z = in_data[95:82];
  assign celloutsig_1_16z[2:1] = celloutsig_1_5z[2:1];
  assign { out_data[156:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
