===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 29.5479 seconds

  ----User Time----  ----Wall Time----  ----Name----
    9.1851 ( 22.6%)    9.1851 ( 31.1%)  FIR Parser
   22.5412 ( 55.4%)   13.4999 ( 45.7%)  'firrtl.circuit' Pipeline
    2.7388 (  6.7%)    1.5301 (  5.2%)    'firrtl.module' Pipeline
    2.4618 (  6.0%)    1.3779 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2769 (  0.7%)    0.1521 (  0.5%)      LowerCHIRRTL
    0.2971 (  0.7%)    0.2971 (  1.0%)    InferWidths
    1.2623 (  3.1%)    1.2623 (  4.3%)    InferResets
    0.0838 (  0.2%)    0.0838 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.5108 (  3.7%)    1.5108 (  5.1%)    LowerFIRRTLTypes
    9.8435 ( 24.2%)    5.4932 ( 18.6%)    'firrtl.module' Pipeline
    3.2838 (  8.1%)    1.8119 (  6.1%)      ExpandWhens
    6.5596 ( 16.1%)    3.6813 ( 12.5%)      Canonicalizer
    0.3164 (  0.8%)    0.3164 (  1.1%)    Inliner
    1.0614 (  2.6%)    1.0614 (  3.6%)    IMConstProp
    0.0430 (  0.1%)    0.0430 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.5708 (  8.8%)    2.0180 (  6.8%)    'firrtl.module' Pipeline
    3.5708 (  8.8%)    2.0180 (  6.8%)      Canonicalizer
    1.4097 (  3.5%)    1.4097 (  4.8%)  LowerFIRRTLToHW
    0.8137 (  2.0%)    0.8137 (  2.8%)  HWMemSimImpl
    3.2081 (  7.9%)    1.6296 (  5.5%)  'hw.module' Pipeline
    0.1396 (  0.3%)    0.0757 (  0.3%)    HWCleanup
    1.2803 (  3.1%)    0.6899 (  2.3%)    CSE
    0.0067 (  0.0%)    0.0036 (  0.0%)      (A) DominanceInfo
    1.7176 (  4.2%)    0.8772 (  3.0%)    Canonicalizer
    0.0135 (  0.0%)    0.0071 (  0.0%)    HWLegalizeModules
    0.7930 (  1.9%)    0.7930 (  2.7%)  HWLegalizeNames
    1.0232 (  2.5%)    0.5465 (  1.8%)  'hw.module' Pipeline
    1.0033 (  2.5%)    0.5365 (  1.8%)    PrettifyVerilog
    1.6437 (  4.0%)    1.6437 (  5.6%)  ExportVerilog emission
    0.0029 (  0.0%)    0.0029 (  0.0%)  Rest
   40.7142 (100.0%)   29.5479 (100.0%)  Total

{
  totalTime: 29.587,
  maxMemory: 959102976
}
