<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_xbar</a></h1>
<div class="docblock">
<p>axi_xbar: Fully-connected AXI4+ATOP crossbar with an arbitrary number of slave and master ports.
See <code>doc/axi_xbar.md</code> for the documentation, including the definition of parameters and ports.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.Cfg" class="impl"><code class="in-band">Cfg<span class="type-annotation">: axi_pkg::xbar_cfg_t</span></code></h3><div class="docblock"
><p>Configuration struct for the crossbar see <code>axi_pkg</code> for fields and definitions.</p>
</div><h3 id="parameter.ATOPs" class="impl"><code class="in-band">ATOPs<span class="type-annotation">: bit</span></code></h3><div class="docblock"
><p>Enable atomic operations support.</p>
</div><h3 id="parameter.Connectivity" class="impl"><code class="in-band">Connectivity<span class="type-annotation">: bit [Cfg.NoSlvPorts-1:0][Cfg.NoMstPorts-1:0]</span></code></h3><div class="docblock"
><p>Connectivity matrix</p>
</div><h3 id="parameter.slv_aw_chan_t" class="impl"><code class="in-band">slv_aw_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4+ATOP AW channel struct type for the slave ports.</p>
</div><h3 id="parameter.mst_aw_chan_t" class="impl"><code class="in-band">mst_aw_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4+ATOP AW channel struct type for the master ports.</p>
</div><h3 id="parameter.w_chan_t" class="impl"><code class="in-band">w_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4+ATOP W channel struct type for all ports.</p>
</div><h3 id="parameter.slv_b_chan_t" class="impl"><code class="in-band">slv_b_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4+ATOP B channel struct type for the slave ports.</p>
</div><h3 id="parameter.mst_b_chan_t" class="impl"><code class="in-band">mst_b_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4+ATOP B channel struct type for the master ports.</p>
</div><h3 id="parameter.slv_ar_chan_t" class="impl"><code class="in-band">slv_ar_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4+ATOP AR channel struct type for the slave ports.  </p>
</div><h3 id="parameter.mst_ar_chan_t" class="impl"><code class="in-band">mst_ar_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4+ATOP AR channel struct type for the master ports.</p>
</div><h3 id="parameter.slv_r_chan_t" class="impl"><code class="in-band">slv_r_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4+ATOP R channel struct type for the slave ports.  </p>
</div><h3 id="parameter.mst_r_chan_t" class="impl"><code class="in-band">mst_r_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4+ATOP R channel struct type for the master ports.</p>
</div><h3 id="parameter.slv_req_t" class="impl"><code class="in-band">slv_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4+ATOP request struct type for the slave ports.</p>
</div><h3 id="parameter.slv_resp_t" class="impl"><code class="in-band">slv_resp_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4+ATOP response struct type for the slave ports.</p>
</div><h3 id="parameter.mst_req_t" class="impl"><code class="in-band">mst_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4+ATOP request struct type for the master ports.</p>
</div><h3 id="parameter.mst_resp_t" class="impl"><code class="in-band">mst_resp_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4+ATOP response struct type for the master ports</p>
</div><h3 id="parameter.rule_t" class="impl"><code class="in-band">rule_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Address rule type for the address decoders from <code>common_cells:addr_decode</code>.
Example types are provided in <code>axi_pkg</code>.
Required struct fields:</p>
<pre><code>typedef struct packed {
  int unsigned idx;
  axi_addr_t   start_addr;
  axi_addr_t   end_addr;
} rule_t;
</code></pre>
</div><h3 id="parameter.cfg_NoMstPorts" class="impl"><code class="in-band">cfg_NoMstPorts<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Clock, positive edge triggered.</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Asynchronous reset, active low.  </p>
</div><h3 id="port.test_i" class="impl"><code class="in-band">test_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Testmode enable, active high.</p>
</div><h3 id="port.slv_ports_req_i" class="impl"><code class="in-band">slv_ports_req_i<span class="type-annotation">: input  slv_req_t  [Cfg.NoSlvPorts-1:0]</span></code></h3><div class="docblock"
><p>AXI4+ATOP requests to the slave ports.  </p>
</div><h3 id="port.slv_ports_resp_o" class="impl"><code class="in-band">slv_ports_resp_o<span class="type-annotation">: output slv_resp_t [Cfg.NoSlvPorts-1:0]</span></code></h3><div class="docblock"
><p>AXI4+ATOP responses of the slave ports.  </p>
</div><h3 id="port.mst_ports_req_o" class="impl"><code class="in-band">mst_ports_req_o<span class="type-annotation">: output mst_req_t  [Cfg.NoMstPorts-1:0]</span></code></h3><div class="docblock"
><p>AXI4+ATOP requests of the master ports.  </p>
</div><h3 id="port.mst_ports_resp_i" class="impl"><code class="in-band">mst_ports_resp_i<span class="type-annotation">: input  mst_resp_t [Cfg.NoMstPorts-1:0]</span></code></h3><div class="docblock"
><p>AXI4+ATOP responses to the master ports.  </p>
</div><h3 id="port.addr_map_i" class="impl"><code class="in-band">addr_map_i<span class="type-annotation">: input  rule_t     [Cfg.NoAddrRules-1:0]</span></code></h3><div class="docblock"
><p>Address map array input for the crossbar. This map is global for the whole module.
It is used for routing the transactions to the respective master ports.
Each master port can have multiple different rules.</p>
</div><h3 id="port.en_default_mst_port_i" class="impl"><code class="in-band">en_default_mst_port_i<span class="type-annotation">: input  logic      [Cfg.NoSlvPorts-1:0]</span></code></h3><div class="docblock"
><p>Enable default master port.</p>
</div><h3 id="port.default_mst_port_i" class="impl"><code class="in-band">default_mst_port_i<span class="type-annotation">: input  logic      [Cfg.NoSlvPorts-1:0][idx_width(Cfg.NoMstPorts)-1:0]</span></code></h3><div class="docblock"
><p>Enables a default master port for each slave port. When this is enabled unmapped
transactions get issued at the master port given by <code>default_mst_port_i</code>.
When not used, tie to <code>'0</code>.<br />
Enables a default master port for each slave port. When this is enabled unmapped
transactions get issued at the master port given by <code>default_mst_port_i</code>.
When not used, tie to <code>'0</code>.  </p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_port_idx_t.html">mst_port_idx_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.slv_aw_select" class="impl"><code class="in-band">slv_aw_select<span class="type-annotation">: mst_port_idx_t</span></code></h3><div class="docblock"
></div><h3 id="signal.slv_ar_select" class="impl"><code class="in-band">slv_ar_select<span class="type-annotation">: mst_port_idx_t</span></code></h3><div class="docblock"
></div></section>
</body>
</html>
