TimeQuest Timing Analyzer report for ins_cache
Thu Feb 25 19:33:20 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ins_cache                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5F256C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 343.17 MHz ; 200.0 MHz       ; clock      ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.914 ; -61.248       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.645 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -609.380              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg0  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg1  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg2  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg3  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg0  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg1  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg2  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg3  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg0  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg1  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg2  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg3  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg0  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg1  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg2  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg3  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg0  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg1  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg2  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg3  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg0  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg1  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg2  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg3  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 5.299  ; 5.299  ; Rise       ; clock           ;
;  address[0] ; clock      ; 0.249  ; 0.249  ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.457  ; 0.457  ; Rise       ; clock           ;
;  address[2] ; clock      ; 4.858  ; 4.858  ; Rise       ; clock           ;
;  address[3] ; clock      ; 4.567  ; 4.567  ; Rise       ; clock           ;
;  address[4] ; clock      ; 5.075  ; 5.075  ; Rise       ; clock           ;
;  address[5] ; clock      ; 4.331  ; 4.331  ; Rise       ; clock           ;
;  address[6] ; clock      ; 4.424  ; 4.424  ; Rise       ; clock           ;
;  address[7] ; clock      ; 5.299  ; 5.299  ; Rise       ; clock           ;
;  address[8] ; clock      ; 5.165  ; 5.165  ; Rise       ; clock           ;
;  address[9] ; clock      ; 4.609  ; 4.609  ; Rise       ; clock           ;
; data[*]     ; clock      ; 4.156  ; 4.156  ; Rise       ; clock           ;
;  data[0]    ; clock      ; -0.110 ; -0.110 ; Rise       ; clock           ;
;  data[1]    ; clock      ; 3.861  ; 3.861  ; Rise       ; clock           ;
;  data[2]    ; clock      ; 3.884  ; 3.884  ; Rise       ; clock           ;
;  data[3]    ; clock      ; 3.587  ; 3.587  ; Rise       ; clock           ;
;  data[4]    ; clock      ; 3.717  ; 3.717  ; Rise       ; clock           ;
;  data[5]    ; clock      ; 3.882  ; 3.882  ; Rise       ; clock           ;
;  data[6]    ; clock      ; 3.592  ; 3.592  ; Rise       ; clock           ;
;  data[7]    ; clock      ; 3.882  ; 3.882  ; Rise       ; clock           ;
;  data[8]    ; clock      ; 3.874  ; 3.874  ; Rise       ; clock           ;
;  data[9]    ; clock      ; 3.697  ; 3.697  ; Rise       ; clock           ;
;  data[10]   ; clock      ; 3.852  ; 3.852  ; Rise       ; clock           ;
;  data[11]   ; clock      ; 3.582  ; 3.582  ; Rise       ; clock           ;
;  data[12]   ; clock      ; 3.904  ; 3.904  ; Rise       ; clock           ;
;  data[13]   ; clock      ; 3.592  ; 3.592  ; Rise       ; clock           ;
;  data[14]   ; clock      ; 3.869  ; 3.869  ; Rise       ; clock           ;
;  data[15]   ; clock      ; 3.589  ; 3.589  ; Rise       ; clock           ;
;  data[16]   ; clock      ; 3.716  ; 3.716  ; Rise       ; clock           ;
;  data[17]   ; clock      ; 3.695  ; 3.695  ; Rise       ; clock           ;
;  data[18]   ; clock      ; 3.472  ; 3.472  ; Rise       ; clock           ;
;  data[19]   ; clock      ; 3.735  ; 3.735  ; Rise       ; clock           ;
;  data[20]   ; clock      ; 3.713  ; 3.713  ; Rise       ; clock           ;
;  data[21]   ; clock      ; 3.979  ; 3.979  ; Rise       ; clock           ;
;  data[22]   ; clock      ; 3.828  ; 3.828  ; Rise       ; clock           ;
;  data[23]   ; clock      ; 3.719  ; 3.719  ; Rise       ; clock           ;
;  data[24]   ; clock      ; 3.693  ; 3.693  ; Rise       ; clock           ;
;  data[25]   ; clock      ; 3.970  ; 3.970  ; Rise       ; clock           ;
;  data[26]   ; clock      ; 3.720  ; 3.720  ; Rise       ; clock           ;
;  data[27]   ; clock      ; 3.763  ; 3.763  ; Rise       ; clock           ;
;  data[28]   ; clock      ; 4.156  ; 4.156  ; Rise       ; clock           ;
;  data[29]   ; clock      ; 3.718  ; 3.718  ; Rise       ; clock           ;
;  data[30]   ; clock      ; 3.486  ; 3.486  ; Rise       ; clock           ;
;  data[31]   ; clock      ; 4.013  ; 4.013  ; Rise       ; clock           ;
; wren        ; clock      ; 0.304  ; 0.304  ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 0.318  ; 0.318  ; Rise       ; clock           ;
;  address[0] ; clock      ; 0.318  ; 0.318  ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.115  ; 0.115  ; Rise       ; clock           ;
;  address[2] ; clock      ; -3.917 ; -3.917 ; Rise       ; clock           ;
;  address[3] ; clock      ; -3.670 ; -3.670 ; Rise       ; clock           ;
;  address[4] ; clock      ; -3.906 ; -3.906 ; Rise       ; clock           ;
;  address[5] ; clock      ; -3.630 ; -3.630 ; Rise       ; clock           ;
;  address[6] ; clock      ; -3.657 ; -3.657 ; Rise       ; clock           ;
;  address[7] ; clock      ; -3.910 ; -3.910 ; Rise       ; clock           ;
;  address[8] ; clock      ; -3.558 ; -3.558 ; Rise       ; clock           ;
;  address[9] ; clock      ; -3.647 ; -3.647 ; Rise       ; clock           ;
; data[*]     ; clock      ; 0.379  ; 0.379  ; Rise       ; clock           ;
;  data[0]    ; clock      ; 0.379  ; 0.379  ; Rise       ; clock           ;
;  data[1]    ; clock      ; -3.592 ; -3.592 ; Rise       ; clock           ;
;  data[2]    ; clock      ; -3.615 ; -3.615 ; Rise       ; clock           ;
;  data[3]    ; clock      ; -3.318 ; -3.318 ; Rise       ; clock           ;
;  data[4]    ; clock      ; -3.448 ; -3.448 ; Rise       ; clock           ;
;  data[5]    ; clock      ; -3.613 ; -3.613 ; Rise       ; clock           ;
;  data[6]    ; clock      ; -3.323 ; -3.323 ; Rise       ; clock           ;
;  data[7]    ; clock      ; -3.613 ; -3.613 ; Rise       ; clock           ;
;  data[8]    ; clock      ; -3.605 ; -3.605 ; Rise       ; clock           ;
;  data[9]    ; clock      ; -3.428 ; -3.428 ; Rise       ; clock           ;
;  data[10]   ; clock      ; -3.583 ; -3.583 ; Rise       ; clock           ;
;  data[11]   ; clock      ; -3.313 ; -3.313 ; Rise       ; clock           ;
;  data[12]   ; clock      ; -3.635 ; -3.635 ; Rise       ; clock           ;
;  data[13]   ; clock      ; -3.323 ; -3.323 ; Rise       ; clock           ;
;  data[14]   ; clock      ; -3.600 ; -3.600 ; Rise       ; clock           ;
;  data[15]   ; clock      ; -3.320 ; -3.320 ; Rise       ; clock           ;
;  data[16]   ; clock      ; -3.447 ; -3.447 ; Rise       ; clock           ;
;  data[17]   ; clock      ; -3.426 ; -3.426 ; Rise       ; clock           ;
;  data[18]   ; clock      ; -3.203 ; -3.203 ; Rise       ; clock           ;
;  data[19]   ; clock      ; -3.466 ; -3.466 ; Rise       ; clock           ;
;  data[20]   ; clock      ; -3.444 ; -3.444 ; Rise       ; clock           ;
;  data[21]   ; clock      ; -3.710 ; -3.710 ; Rise       ; clock           ;
;  data[22]   ; clock      ; -3.559 ; -3.559 ; Rise       ; clock           ;
;  data[23]   ; clock      ; -3.450 ; -3.450 ; Rise       ; clock           ;
;  data[24]   ; clock      ; -3.424 ; -3.424 ; Rise       ; clock           ;
;  data[25]   ; clock      ; -3.701 ; -3.701 ; Rise       ; clock           ;
;  data[26]   ; clock      ; -3.451 ; -3.451 ; Rise       ; clock           ;
;  data[27]   ; clock      ; -3.494 ; -3.494 ; Rise       ; clock           ;
;  data[28]   ; clock      ; -3.887 ; -3.887 ; Rise       ; clock           ;
;  data[29]   ; clock      ; -3.449 ; -3.449 ; Rise       ; clock           ;
;  data[30]   ; clock      ; -3.217 ; -3.217 ; Rise       ; clock           ;
;  data[31]   ; clock      ; -3.744 ; -3.744 ; Rise       ; clock           ;
; wren        ; clock      ; 0.172  ; 0.172  ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; q[*]      ; clock      ; 10.135 ; 10.135 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 9.073  ; 9.073  ; Rise       ; clock           ;
;  q[1]     ; clock      ; 9.367  ; 9.367  ; Rise       ; clock           ;
;  q[2]     ; clock      ; 9.251  ; 9.251  ; Rise       ; clock           ;
;  q[3]     ; clock      ; 9.080  ; 9.080  ; Rise       ; clock           ;
;  q[4]     ; clock      ; 9.259  ; 9.259  ; Rise       ; clock           ;
;  q[5]     ; clock      ; 9.074  ; 9.074  ; Rise       ; clock           ;
;  q[6]     ; clock      ; 9.075  ; 9.075  ; Rise       ; clock           ;
;  q[7]     ; clock      ; 9.285  ; 9.285  ; Rise       ; clock           ;
;  q[8]     ; clock      ; 9.144  ; 9.144  ; Rise       ; clock           ;
;  q[9]     ; clock      ; 9.277  ; 9.277  ; Rise       ; clock           ;
;  q[10]    ; clock      ; 9.075  ; 9.075  ; Rise       ; clock           ;
;  q[11]    ; clock      ; 9.388  ; 9.388  ; Rise       ; clock           ;
;  q[12]    ; clock      ; 9.074  ; 9.074  ; Rise       ; clock           ;
;  q[13]    ; clock      ; 9.121  ; 9.121  ; Rise       ; clock           ;
;  q[14]    ; clock      ; 9.412  ; 9.412  ; Rise       ; clock           ;
;  q[15]    ; clock      ; 9.241  ; 9.241  ; Rise       ; clock           ;
;  q[16]    ; clock      ; 9.228  ; 9.228  ; Rise       ; clock           ;
;  q[17]    ; clock      ; 9.558  ; 9.558  ; Rise       ; clock           ;
;  q[18]    ; clock      ; 9.585  ; 9.585  ; Rise       ; clock           ;
;  q[19]    ; clock      ; 9.253  ; 9.253  ; Rise       ; clock           ;
;  q[20]    ; clock      ; 9.252  ; 9.252  ; Rise       ; clock           ;
;  q[21]    ; clock      ; 9.024  ; 9.024  ; Rise       ; clock           ;
;  q[22]    ; clock      ; 9.252  ; 9.252  ; Rise       ; clock           ;
;  q[23]    ; clock      ; 9.011  ; 9.011  ; Rise       ; clock           ;
;  q[24]    ; clock      ; 9.519  ; 9.519  ; Rise       ; clock           ;
;  q[25]    ; clock      ; 9.430  ; 9.430  ; Rise       ; clock           ;
;  q[26]    ; clock      ; 9.224  ; 9.224  ; Rise       ; clock           ;
;  q[27]    ; clock      ; 9.222  ; 9.222  ; Rise       ; clock           ;
;  q[28]    ; clock      ; 9.037  ; 9.037  ; Rise       ; clock           ;
;  q[29]    ; clock      ; 10.122 ; 10.122 ; Rise       ; clock           ;
;  q[30]    ; clock      ; 10.135 ; 10.135 ; Rise       ; clock           ;
;  q[31]    ; clock      ; 9.811  ; 9.811  ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; q[*]      ; clock      ; 9.011  ; 9.011  ; Rise       ; clock           ;
;  q[0]     ; clock      ; 9.073  ; 9.073  ; Rise       ; clock           ;
;  q[1]     ; clock      ; 9.367  ; 9.367  ; Rise       ; clock           ;
;  q[2]     ; clock      ; 9.251  ; 9.251  ; Rise       ; clock           ;
;  q[3]     ; clock      ; 9.080  ; 9.080  ; Rise       ; clock           ;
;  q[4]     ; clock      ; 9.259  ; 9.259  ; Rise       ; clock           ;
;  q[5]     ; clock      ; 9.074  ; 9.074  ; Rise       ; clock           ;
;  q[6]     ; clock      ; 9.075  ; 9.075  ; Rise       ; clock           ;
;  q[7]     ; clock      ; 9.285  ; 9.285  ; Rise       ; clock           ;
;  q[8]     ; clock      ; 9.144  ; 9.144  ; Rise       ; clock           ;
;  q[9]     ; clock      ; 9.277  ; 9.277  ; Rise       ; clock           ;
;  q[10]    ; clock      ; 9.075  ; 9.075  ; Rise       ; clock           ;
;  q[11]    ; clock      ; 9.388  ; 9.388  ; Rise       ; clock           ;
;  q[12]    ; clock      ; 9.074  ; 9.074  ; Rise       ; clock           ;
;  q[13]    ; clock      ; 9.121  ; 9.121  ; Rise       ; clock           ;
;  q[14]    ; clock      ; 9.412  ; 9.412  ; Rise       ; clock           ;
;  q[15]    ; clock      ; 9.241  ; 9.241  ; Rise       ; clock           ;
;  q[16]    ; clock      ; 9.228  ; 9.228  ; Rise       ; clock           ;
;  q[17]    ; clock      ; 9.558  ; 9.558  ; Rise       ; clock           ;
;  q[18]    ; clock      ; 9.585  ; 9.585  ; Rise       ; clock           ;
;  q[19]    ; clock      ; 9.253  ; 9.253  ; Rise       ; clock           ;
;  q[20]    ; clock      ; 9.252  ; 9.252  ; Rise       ; clock           ;
;  q[21]    ; clock      ; 9.024  ; 9.024  ; Rise       ; clock           ;
;  q[22]    ; clock      ; 9.252  ; 9.252  ; Rise       ; clock           ;
;  q[23]    ; clock      ; 9.011  ; 9.011  ; Rise       ; clock           ;
;  q[24]    ; clock      ; 9.519  ; 9.519  ; Rise       ; clock           ;
;  q[25]    ; clock      ; 9.430  ; 9.430  ; Rise       ; clock           ;
;  q[26]    ; clock      ; 9.224  ; 9.224  ; Rise       ; clock           ;
;  q[27]    ; clock      ; 9.222  ; 9.222  ; Rise       ; clock           ;
;  q[28]    ; clock      ; 9.037  ; 9.037  ; Rise       ; clock           ;
;  q[29]    ; clock      ; 10.122 ; 10.122 ; Rise       ; clock           ;
;  q[30]    ; clock      ; 10.135 ; 10.135 ; Rise       ; clock           ;
;  q[31]    ; clock      ; 9.811  ; 9.811  ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.460 ; -46.720       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.321 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -609.380              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg0  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg1  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg2  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg3  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg0  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg1  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg2  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg3  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg0  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg1  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg2  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg3  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg0  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg1  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg2  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg3  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg0  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg1  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg2  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a4~porta_datain_reg3  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg0  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg1  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg2  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a8~porta_datain_reg3  ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a20~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a24~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg0 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg1 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg2 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a28~porta_datain_reg3 ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ram_block1a16~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 2.811  ; 2.811  ; Rise       ; clock           ;
;  address[0] ; clock      ; -0.121 ; -0.121 ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.024  ; 0.024  ; Rise       ; clock           ;
;  address[2] ; clock      ; 2.602  ; 2.602  ; Rise       ; clock           ;
;  address[3] ; clock      ; 2.470  ; 2.470  ; Rise       ; clock           ;
;  address[4] ; clock      ; 2.707  ; 2.707  ; Rise       ; clock           ;
;  address[5] ; clock      ; 2.397  ; 2.397  ; Rise       ; clock           ;
;  address[6] ; clock      ; 2.418  ; 2.418  ; Rise       ; clock           ;
;  address[7] ; clock      ; 2.811  ; 2.811  ; Rise       ; clock           ;
;  address[8] ; clock      ; 2.772  ; 2.772  ; Rise       ; clock           ;
;  address[9] ; clock      ; 2.493  ; 2.493  ; Rise       ; clock           ;
; data[*]     ; clock      ; 2.258  ; 2.258  ; Rise       ; clock           ;
;  data[0]    ; clock      ; -0.352 ; -0.352 ; Rise       ; clock           ;
;  data[1]    ; clock      ; 2.093  ; 2.093  ; Rise       ; clock           ;
;  data[2]    ; clock      ; 2.117  ; 2.117  ; Rise       ; clock           ;
;  data[3]    ; clock      ; 1.974  ; 1.974  ; Rise       ; clock           ;
;  data[4]    ; clock      ; 2.021  ; 2.021  ; Rise       ; clock           ;
;  data[5]    ; clock      ; 2.108  ; 2.108  ; Rise       ; clock           ;
;  data[6]    ; clock      ; 1.977  ; 1.977  ; Rise       ; clock           ;
;  data[7]    ; clock      ; 2.112  ; 2.112  ; Rise       ; clock           ;
;  data[8]    ; clock      ; 2.106  ; 2.106  ; Rise       ; clock           ;
;  data[9]    ; clock      ; 2.010  ; 2.010  ; Rise       ; clock           ;
;  data[10]   ; clock      ; 2.084  ; 2.084  ; Rise       ; clock           ;
;  data[11]   ; clock      ; 1.971  ; 1.971  ; Rise       ; clock           ;
;  data[12]   ; clock      ; 2.129  ; 2.129  ; Rise       ; clock           ;
;  data[13]   ; clock      ; 1.978  ; 1.978  ; Rise       ; clock           ;
;  data[14]   ; clock      ; 2.102  ; 2.102  ; Rise       ; clock           ;
;  data[15]   ; clock      ; 1.978  ; 1.978  ; Rise       ; clock           ;
;  data[16]   ; clock      ; 2.018  ; 2.018  ; Rise       ; clock           ;
;  data[17]   ; clock      ; 2.007  ; 2.007  ; Rise       ; clock           ;
;  data[18]   ; clock      ; 1.896  ; 1.896  ; Rise       ; clock           ;
;  data[19]   ; clock      ; 2.038  ; 2.038  ; Rise       ; clock           ;
;  data[20]   ; clock      ; 2.020  ; 2.020  ; Rise       ; clock           ;
;  data[21]   ; clock      ; 2.154  ; 2.154  ; Rise       ; clock           ;
;  data[22]   ; clock      ; 2.098  ; 2.098  ; Rise       ; clock           ;
;  data[23]   ; clock      ; 2.026  ; 2.026  ; Rise       ; clock           ;
;  data[24]   ; clock      ; 2.003  ; 2.003  ; Rise       ; clock           ;
;  data[25]   ; clock      ; 2.144  ; 2.144  ; Rise       ; clock           ;
;  data[26]   ; clock      ; 2.015  ; 2.015  ; Rise       ; clock           ;
;  data[27]   ; clock      ; 2.061  ; 2.061  ; Rise       ; clock           ;
;  data[28]   ; clock      ; 2.258  ; 2.258  ; Rise       ; clock           ;
;  data[29]   ; clock      ; 2.024  ; 2.024  ; Rise       ; clock           ;
;  data[30]   ; clock      ; 1.923  ; 1.923  ; Rise       ; clock           ;
;  data[31]   ; clock      ; 2.168  ; 2.168  ; Rise       ; clock           ;
; wren        ; clock      ; -0.125 ; -0.125 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 0.398  ; 0.398  ; Rise       ; clock           ;
;  address[0] ; clock      ; 0.398  ; 0.398  ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.324  ; 0.324  ; Rise       ; clock           ;
;  address[2] ; clock      ; -2.130 ; -2.130 ; Rise       ; clock           ;
;  address[3] ; clock      ; -2.030 ; -2.030 ; Rise       ; clock           ;
;  address[4] ; clock      ; -2.139 ; -2.139 ; Rise       ; clock           ;
;  address[5] ; clock      ; -2.020 ; -2.020 ; Rise       ; clock           ;
;  address[6] ; clock      ; -2.007 ; -2.007 ; Rise       ; clock           ;
;  address[7] ; clock      ; -2.126 ; -2.126 ; Rise       ; clock           ;
;  address[8] ; clock      ; -1.956 ; -1.956 ; Rise       ; clock           ;
;  address[9] ; clock      ; -2.020 ; -2.020 ; Rise       ; clock           ;
; data[*]     ; clock      ; 0.491  ; 0.491  ; Rise       ; clock           ;
;  data[0]    ; clock      ; 0.491  ; 0.491  ; Rise       ; clock           ;
;  data[1]    ; clock      ; -1.954 ; -1.954 ; Rise       ; clock           ;
;  data[2]    ; clock      ; -1.978 ; -1.978 ; Rise       ; clock           ;
;  data[3]    ; clock      ; -1.835 ; -1.835 ; Rise       ; clock           ;
;  data[4]    ; clock      ; -1.882 ; -1.882 ; Rise       ; clock           ;
;  data[5]    ; clock      ; -1.969 ; -1.969 ; Rise       ; clock           ;
;  data[6]    ; clock      ; -1.838 ; -1.838 ; Rise       ; clock           ;
;  data[7]    ; clock      ; -1.973 ; -1.973 ; Rise       ; clock           ;
;  data[8]    ; clock      ; -1.967 ; -1.967 ; Rise       ; clock           ;
;  data[9]    ; clock      ; -1.871 ; -1.871 ; Rise       ; clock           ;
;  data[10]   ; clock      ; -1.945 ; -1.945 ; Rise       ; clock           ;
;  data[11]   ; clock      ; -1.832 ; -1.832 ; Rise       ; clock           ;
;  data[12]   ; clock      ; -1.990 ; -1.990 ; Rise       ; clock           ;
;  data[13]   ; clock      ; -1.839 ; -1.839 ; Rise       ; clock           ;
;  data[14]   ; clock      ; -1.963 ; -1.963 ; Rise       ; clock           ;
;  data[15]   ; clock      ; -1.839 ; -1.839 ; Rise       ; clock           ;
;  data[16]   ; clock      ; -1.879 ; -1.879 ; Rise       ; clock           ;
;  data[17]   ; clock      ; -1.868 ; -1.868 ; Rise       ; clock           ;
;  data[18]   ; clock      ; -1.757 ; -1.757 ; Rise       ; clock           ;
;  data[19]   ; clock      ; -1.899 ; -1.899 ; Rise       ; clock           ;
;  data[20]   ; clock      ; -1.881 ; -1.881 ; Rise       ; clock           ;
;  data[21]   ; clock      ; -2.015 ; -2.015 ; Rise       ; clock           ;
;  data[22]   ; clock      ; -1.959 ; -1.959 ; Rise       ; clock           ;
;  data[23]   ; clock      ; -1.887 ; -1.887 ; Rise       ; clock           ;
;  data[24]   ; clock      ; -1.864 ; -1.864 ; Rise       ; clock           ;
;  data[25]   ; clock      ; -2.005 ; -2.005 ; Rise       ; clock           ;
;  data[26]   ; clock      ; -1.876 ; -1.876 ; Rise       ; clock           ;
;  data[27]   ; clock      ; -1.922 ; -1.922 ; Rise       ; clock           ;
;  data[28]   ; clock      ; -2.119 ; -2.119 ; Rise       ; clock           ;
;  data[29]   ; clock      ; -1.885 ; -1.885 ; Rise       ; clock           ;
;  data[30]   ; clock      ; -1.784 ; -1.784 ; Rise       ; clock           ;
;  data[31]   ; clock      ; -2.029 ; -2.029 ; Rise       ; clock           ;
; wren        ; clock      ; 0.342  ; 0.342  ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 5.899 ; 5.899 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 5.312 ; 5.312 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 5.446 ; 5.446 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 5.452 ; 5.452 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 5.318 ; 5.318 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 5.462 ; 5.462 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 5.314 ; 5.314 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 5.315 ; 5.315 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 5.479 ; 5.479 ; Rise       ; clock           ;
;  q[8]     ; clock      ; 5.362 ; 5.362 ; Rise       ; clock           ;
;  q[9]     ; clock      ; 5.469 ; 5.469 ; Rise       ; clock           ;
;  q[10]    ; clock      ; 5.313 ; 5.313 ; Rise       ; clock           ;
;  q[11]    ; clock      ; 5.456 ; 5.456 ; Rise       ; clock           ;
;  q[12]    ; clock      ; 5.314 ; 5.314 ; Rise       ; clock           ;
;  q[13]    ; clock      ; 5.345 ; 5.345 ; Rise       ; clock           ;
;  q[14]    ; clock      ; 5.479 ; 5.479 ; Rise       ; clock           ;
;  q[15]    ; clock      ; 5.444 ; 5.444 ; Rise       ; clock           ;
;  q[16]    ; clock      ; 5.445 ; 5.445 ; Rise       ; clock           ;
;  q[17]    ; clock      ; 5.618 ; 5.618 ; Rise       ; clock           ;
;  q[18]    ; clock      ; 5.624 ; 5.624 ; Rise       ; clock           ;
;  q[19]    ; clock      ; 5.457 ; 5.457 ; Rise       ; clock           ;
;  q[20]    ; clock      ; 5.456 ; 5.456 ; Rise       ; clock           ;
;  q[21]    ; clock      ; 5.352 ; 5.352 ; Rise       ; clock           ;
;  q[22]    ; clock      ; 5.453 ; 5.453 ; Rise       ; clock           ;
;  q[23]    ; clock      ; 5.344 ; 5.344 ; Rise       ; clock           ;
;  q[24]    ; clock      ; 5.617 ; 5.617 ; Rise       ; clock           ;
;  q[25]    ; clock      ; 5.526 ; 5.526 ; Rise       ; clock           ;
;  q[26]    ; clock      ; 5.437 ; 5.437 ; Rise       ; clock           ;
;  q[27]    ; clock      ; 5.436 ; 5.436 ; Rise       ; clock           ;
;  q[28]    ; clock      ; 5.368 ; 5.368 ; Rise       ; clock           ;
;  q[29]    ; clock      ; 5.899 ; 5.899 ; Rise       ; clock           ;
;  q[30]    ; clock      ; 5.892 ; 5.892 ; Rise       ; clock           ;
;  q[31]    ; clock      ; 5.714 ; 5.714 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 5.312 ; 5.312 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 5.312 ; 5.312 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 5.446 ; 5.446 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 5.452 ; 5.452 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 5.318 ; 5.318 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 5.462 ; 5.462 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 5.314 ; 5.314 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 5.315 ; 5.315 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 5.479 ; 5.479 ; Rise       ; clock           ;
;  q[8]     ; clock      ; 5.362 ; 5.362 ; Rise       ; clock           ;
;  q[9]     ; clock      ; 5.469 ; 5.469 ; Rise       ; clock           ;
;  q[10]    ; clock      ; 5.313 ; 5.313 ; Rise       ; clock           ;
;  q[11]    ; clock      ; 5.456 ; 5.456 ; Rise       ; clock           ;
;  q[12]    ; clock      ; 5.314 ; 5.314 ; Rise       ; clock           ;
;  q[13]    ; clock      ; 5.345 ; 5.345 ; Rise       ; clock           ;
;  q[14]    ; clock      ; 5.479 ; 5.479 ; Rise       ; clock           ;
;  q[15]    ; clock      ; 5.444 ; 5.444 ; Rise       ; clock           ;
;  q[16]    ; clock      ; 5.445 ; 5.445 ; Rise       ; clock           ;
;  q[17]    ; clock      ; 5.618 ; 5.618 ; Rise       ; clock           ;
;  q[18]    ; clock      ; 5.624 ; 5.624 ; Rise       ; clock           ;
;  q[19]    ; clock      ; 5.457 ; 5.457 ; Rise       ; clock           ;
;  q[20]    ; clock      ; 5.456 ; 5.456 ; Rise       ; clock           ;
;  q[21]    ; clock      ; 5.352 ; 5.352 ; Rise       ; clock           ;
;  q[22]    ; clock      ; 5.453 ; 5.453 ; Rise       ; clock           ;
;  q[23]    ; clock      ; 5.344 ; 5.344 ; Rise       ; clock           ;
;  q[24]    ; clock      ; 5.617 ; 5.617 ; Rise       ; clock           ;
;  q[25]    ; clock      ; 5.526 ; 5.526 ; Rise       ; clock           ;
;  q[26]    ; clock      ; 5.437 ; 5.437 ; Rise       ; clock           ;
;  q[27]    ; clock      ; 5.436 ; 5.436 ; Rise       ; clock           ;
;  q[28]    ; clock      ; 5.368 ; 5.368 ; Rise       ; clock           ;
;  q[29]    ; clock      ; 5.899 ; 5.899 ; Rise       ; clock           ;
;  q[30]    ; clock      ; 5.892 ; 5.892 ; Rise       ; clock           ;
;  q[31]    ; clock      ; 5.714 ; 5.714 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.914  ; 2.321 ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -1.914  ; 2.321 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -61.248 ; 0.0   ; 0.0      ; 0.0     ; -609.38             ;
;  clock           ; -61.248 ; 0.000 ; N/A      ; N/A     ; -609.380            ;
+------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 5.299  ; 5.299  ; Rise       ; clock           ;
;  address[0] ; clock      ; 0.249  ; 0.249  ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.457  ; 0.457  ; Rise       ; clock           ;
;  address[2] ; clock      ; 4.858  ; 4.858  ; Rise       ; clock           ;
;  address[3] ; clock      ; 4.567  ; 4.567  ; Rise       ; clock           ;
;  address[4] ; clock      ; 5.075  ; 5.075  ; Rise       ; clock           ;
;  address[5] ; clock      ; 4.331  ; 4.331  ; Rise       ; clock           ;
;  address[6] ; clock      ; 4.424  ; 4.424  ; Rise       ; clock           ;
;  address[7] ; clock      ; 5.299  ; 5.299  ; Rise       ; clock           ;
;  address[8] ; clock      ; 5.165  ; 5.165  ; Rise       ; clock           ;
;  address[9] ; clock      ; 4.609  ; 4.609  ; Rise       ; clock           ;
; data[*]     ; clock      ; 4.156  ; 4.156  ; Rise       ; clock           ;
;  data[0]    ; clock      ; -0.110 ; -0.110 ; Rise       ; clock           ;
;  data[1]    ; clock      ; 3.861  ; 3.861  ; Rise       ; clock           ;
;  data[2]    ; clock      ; 3.884  ; 3.884  ; Rise       ; clock           ;
;  data[3]    ; clock      ; 3.587  ; 3.587  ; Rise       ; clock           ;
;  data[4]    ; clock      ; 3.717  ; 3.717  ; Rise       ; clock           ;
;  data[5]    ; clock      ; 3.882  ; 3.882  ; Rise       ; clock           ;
;  data[6]    ; clock      ; 3.592  ; 3.592  ; Rise       ; clock           ;
;  data[7]    ; clock      ; 3.882  ; 3.882  ; Rise       ; clock           ;
;  data[8]    ; clock      ; 3.874  ; 3.874  ; Rise       ; clock           ;
;  data[9]    ; clock      ; 3.697  ; 3.697  ; Rise       ; clock           ;
;  data[10]   ; clock      ; 3.852  ; 3.852  ; Rise       ; clock           ;
;  data[11]   ; clock      ; 3.582  ; 3.582  ; Rise       ; clock           ;
;  data[12]   ; clock      ; 3.904  ; 3.904  ; Rise       ; clock           ;
;  data[13]   ; clock      ; 3.592  ; 3.592  ; Rise       ; clock           ;
;  data[14]   ; clock      ; 3.869  ; 3.869  ; Rise       ; clock           ;
;  data[15]   ; clock      ; 3.589  ; 3.589  ; Rise       ; clock           ;
;  data[16]   ; clock      ; 3.716  ; 3.716  ; Rise       ; clock           ;
;  data[17]   ; clock      ; 3.695  ; 3.695  ; Rise       ; clock           ;
;  data[18]   ; clock      ; 3.472  ; 3.472  ; Rise       ; clock           ;
;  data[19]   ; clock      ; 3.735  ; 3.735  ; Rise       ; clock           ;
;  data[20]   ; clock      ; 3.713  ; 3.713  ; Rise       ; clock           ;
;  data[21]   ; clock      ; 3.979  ; 3.979  ; Rise       ; clock           ;
;  data[22]   ; clock      ; 3.828  ; 3.828  ; Rise       ; clock           ;
;  data[23]   ; clock      ; 3.719  ; 3.719  ; Rise       ; clock           ;
;  data[24]   ; clock      ; 3.693  ; 3.693  ; Rise       ; clock           ;
;  data[25]   ; clock      ; 3.970  ; 3.970  ; Rise       ; clock           ;
;  data[26]   ; clock      ; 3.720  ; 3.720  ; Rise       ; clock           ;
;  data[27]   ; clock      ; 3.763  ; 3.763  ; Rise       ; clock           ;
;  data[28]   ; clock      ; 4.156  ; 4.156  ; Rise       ; clock           ;
;  data[29]   ; clock      ; 3.718  ; 3.718  ; Rise       ; clock           ;
;  data[30]   ; clock      ; 3.486  ; 3.486  ; Rise       ; clock           ;
;  data[31]   ; clock      ; 4.013  ; 4.013  ; Rise       ; clock           ;
; wren        ; clock      ; 0.304  ; 0.304  ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 0.398  ; 0.398  ; Rise       ; clock           ;
;  address[0] ; clock      ; 0.398  ; 0.398  ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.324  ; 0.324  ; Rise       ; clock           ;
;  address[2] ; clock      ; -2.130 ; -2.130 ; Rise       ; clock           ;
;  address[3] ; clock      ; -2.030 ; -2.030 ; Rise       ; clock           ;
;  address[4] ; clock      ; -2.139 ; -2.139 ; Rise       ; clock           ;
;  address[5] ; clock      ; -2.020 ; -2.020 ; Rise       ; clock           ;
;  address[6] ; clock      ; -2.007 ; -2.007 ; Rise       ; clock           ;
;  address[7] ; clock      ; -2.126 ; -2.126 ; Rise       ; clock           ;
;  address[8] ; clock      ; -1.956 ; -1.956 ; Rise       ; clock           ;
;  address[9] ; clock      ; -2.020 ; -2.020 ; Rise       ; clock           ;
; data[*]     ; clock      ; 0.491  ; 0.491  ; Rise       ; clock           ;
;  data[0]    ; clock      ; 0.491  ; 0.491  ; Rise       ; clock           ;
;  data[1]    ; clock      ; -1.954 ; -1.954 ; Rise       ; clock           ;
;  data[2]    ; clock      ; -1.978 ; -1.978 ; Rise       ; clock           ;
;  data[3]    ; clock      ; -1.835 ; -1.835 ; Rise       ; clock           ;
;  data[4]    ; clock      ; -1.882 ; -1.882 ; Rise       ; clock           ;
;  data[5]    ; clock      ; -1.969 ; -1.969 ; Rise       ; clock           ;
;  data[6]    ; clock      ; -1.838 ; -1.838 ; Rise       ; clock           ;
;  data[7]    ; clock      ; -1.973 ; -1.973 ; Rise       ; clock           ;
;  data[8]    ; clock      ; -1.967 ; -1.967 ; Rise       ; clock           ;
;  data[9]    ; clock      ; -1.871 ; -1.871 ; Rise       ; clock           ;
;  data[10]   ; clock      ; -1.945 ; -1.945 ; Rise       ; clock           ;
;  data[11]   ; clock      ; -1.832 ; -1.832 ; Rise       ; clock           ;
;  data[12]   ; clock      ; -1.990 ; -1.990 ; Rise       ; clock           ;
;  data[13]   ; clock      ; -1.839 ; -1.839 ; Rise       ; clock           ;
;  data[14]   ; clock      ; -1.963 ; -1.963 ; Rise       ; clock           ;
;  data[15]   ; clock      ; -1.839 ; -1.839 ; Rise       ; clock           ;
;  data[16]   ; clock      ; -1.879 ; -1.879 ; Rise       ; clock           ;
;  data[17]   ; clock      ; -1.868 ; -1.868 ; Rise       ; clock           ;
;  data[18]   ; clock      ; -1.757 ; -1.757 ; Rise       ; clock           ;
;  data[19]   ; clock      ; -1.899 ; -1.899 ; Rise       ; clock           ;
;  data[20]   ; clock      ; -1.881 ; -1.881 ; Rise       ; clock           ;
;  data[21]   ; clock      ; -2.015 ; -2.015 ; Rise       ; clock           ;
;  data[22]   ; clock      ; -1.959 ; -1.959 ; Rise       ; clock           ;
;  data[23]   ; clock      ; -1.887 ; -1.887 ; Rise       ; clock           ;
;  data[24]   ; clock      ; -1.864 ; -1.864 ; Rise       ; clock           ;
;  data[25]   ; clock      ; -2.005 ; -2.005 ; Rise       ; clock           ;
;  data[26]   ; clock      ; -1.876 ; -1.876 ; Rise       ; clock           ;
;  data[27]   ; clock      ; -1.922 ; -1.922 ; Rise       ; clock           ;
;  data[28]   ; clock      ; -2.119 ; -2.119 ; Rise       ; clock           ;
;  data[29]   ; clock      ; -1.885 ; -1.885 ; Rise       ; clock           ;
;  data[30]   ; clock      ; -1.784 ; -1.784 ; Rise       ; clock           ;
;  data[31]   ; clock      ; -2.029 ; -2.029 ; Rise       ; clock           ;
; wren        ; clock      ; 0.342  ; 0.342  ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; q[*]      ; clock      ; 10.135 ; 10.135 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 9.073  ; 9.073  ; Rise       ; clock           ;
;  q[1]     ; clock      ; 9.367  ; 9.367  ; Rise       ; clock           ;
;  q[2]     ; clock      ; 9.251  ; 9.251  ; Rise       ; clock           ;
;  q[3]     ; clock      ; 9.080  ; 9.080  ; Rise       ; clock           ;
;  q[4]     ; clock      ; 9.259  ; 9.259  ; Rise       ; clock           ;
;  q[5]     ; clock      ; 9.074  ; 9.074  ; Rise       ; clock           ;
;  q[6]     ; clock      ; 9.075  ; 9.075  ; Rise       ; clock           ;
;  q[7]     ; clock      ; 9.285  ; 9.285  ; Rise       ; clock           ;
;  q[8]     ; clock      ; 9.144  ; 9.144  ; Rise       ; clock           ;
;  q[9]     ; clock      ; 9.277  ; 9.277  ; Rise       ; clock           ;
;  q[10]    ; clock      ; 9.075  ; 9.075  ; Rise       ; clock           ;
;  q[11]    ; clock      ; 9.388  ; 9.388  ; Rise       ; clock           ;
;  q[12]    ; clock      ; 9.074  ; 9.074  ; Rise       ; clock           ;
;  q[13]    ; clock      ; 9.121  ; 9.121  ; Rise       ; clock           ;
;  q[14]    ; clock      ; 9.412  ; 9.412  ; Rise       ; clock           ;
;  q[15]    ; clock      ; 9.241  ; 9.241  ; Rise       ; clock           ;
;  q[16]    ; clock      ; 9.228  ; 9.228  ; Rise       ; clock           ;
;  q[17]    ; clock      ; 9.558  ; 9.558  ; Rise       ; clock           ;
;  q[18]    ; clock      ; 9.585  ; 9.585  ; Rise       ; clock           ;
;  q[19]    ; clock      ; 9.253  ; 9.253  ; Rise       ; clock           ;
;  q[20]    ; clock      ; 9.252  ; 9.252  ; Rise       ; clock           ;
;  q[21]    ; clock      ; 9.024  ; 9.024  ; Rise       ; clock           ;
;  q[22]    ; clock      ; 9.252  ; 9.252  ; Rise       ; clock           ;
;  q[23]    ; clock      ; 9.011  ; 9.011  ; Rise       ; clock           ;
;  q[24]    ; clock      ; 9.519  ; 9.519  ; Rise       ; clock           ;
;  q[25]    ; clock      ; 9.430  ; 9.430  ; Rise       ; clock           ;
;  q[26]    ; clock      ; 9.224  ; 9.224  ; Rise       ; clock           ;
;  q[27]    ; clock      ; 9.222  ; 9.222  ; Rise       ; clock           ;
;  q[28]    ; clock      ; 9.037  ; 9.037  ; Rise       ; clock           ;
;  q[29]    ; clock      ; 10.122 ; 10.122 ; Rise       ; clock           ;
;  q[30]    ; clock      ; 10.135 ; 10.135 ; Rise       ; clock           ;
;  q[31]    ; clock      ; 9.811  ; 9.811  ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 5.312 ; 5.312 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 5.312 ; 5.312 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 5.446 ; 5.446 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 5.452 ; 5.452 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 5.318 ; 5.318 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 5.462 ; 5.462 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 5.314 ; 5.314 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 5.315 ; 5.315 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 5.479 ; 5.479 ; Rise       ; clock           ;
;  q[8]     ; clock      ; 5.362 ; 5.362 ; Rise       ; clock           ;
;  q[9]     ; clock      ; 5.469 ; 5.469 ; Rise       ; clock           ;
;  q[10]    ; clock      ; 5.313 ; 5.313 ; Rise       ; clock           ;
;  q[11]    ; clock      ; 5.456 ; 5.456 ; Rise       ; clock           ;
;  q[12]    ; clock      ; 5.314 ; 5.314 ; Rise       ; clock           ;
;  q[13]    ; clock      ; 5.345 ; 5.345 ; Rise       ; clock           ;
;  q[14]    ; clock      ; 5.479 ; 5.479 ; Rise       ; clock           ;
;  q[15]    ; clock      ; 5.444 ; 5.444 ; Rise       ; clock           ;
;  q[16]    ; clock      ; 5.445 ; 5.445 ; Rise       ; clock           ;
;  q[17]    ; clock      ; 5.618 ; 5.618 ; Rise       ; clock           ;
;  q[18]    ; clock      ; 5.624 ; 5.624 ; Rise       ; clock           ;
;  q[19]    ; clock      ; 5.457 ; 5.457 ; Rise       ; clock           ;
;  q[20]    ; clock      ; 5.456 ; 5.456 ; Rise       ; clock           ;
;  q[21]    ; clock      ; 5.352 ; 5.352 ; Rise       ; clock           ;
;  q[22]    ; clock      ; 5.453 ; 5.453 ; Rise       ; clock           ;
;  q[23]    ; clock      ; 5.344 ; 5.344 ; Rise       ; clock           ;
;  q[24]    ; clock      ; 5.617 ; 5.617 ; Rise       ; clock           ;
;  q[25]    ; clock      ; 5.526 ; 5.526 ; Rise       ; clock           ;
;  q[26]    ; clock      ; 5.437 ; 5.437 ; Rise       ; clock           ;
;  q[27]    ; clock      ; 5.436 ; 5.436 ; Rise       ; clock           ;
;  q[28]    ; clock      ; 5.368 ; 5.368 ; Rise       ; clock           ;
;  q[29]    ; clock      ; 5.899 ; 5.899 ; Rise       ; clock           ;
;  q[30]    ; clock      ; 5.892 ; 5.892 ; Rise       ; clock           ;
;  q[31]    ; clock      ; 5.714 ; 5.714 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 43    ; 43   ;
; Unconstrained Input Port Paths  ; 120   ; 120  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 352   ; 352  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 25 19:33:19 2016
Info: Command: quartus_sta ins_cache -c ins_cache
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ins_cache.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.914
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.914       -61.248 clock 
Info (332146): Worst-case hold slack is 2.645
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.645         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -609.380 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -46.720 clock 
Info (332146): Worst-case hold slack is 2.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.321         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -609.380 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 588 megabytes
    Info: Processing ended: Thu Feb 25 19:33:20 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


