#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Oct 11 05:00:59 2023
# Process ID: 13004
# Current directory: /home/ubuntu/lab_3/vivado
# Command line: vivado
# Log file: /home/ubuntu/lab_3/vivado/vivado.log
# Journal file: /home/ubuntu/lab_3/vivado/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2496.002 MHz, CPU Physical cores: 2, Host memory: 10425 MB
#-----------------------------------------------------------
start_gui
create_project FIR_Verilog /home/ubuntu/lab_3/vivado/FIR_Verilog -part xc7z020clg400-1
add_files -norecurse -scan_for_includes {/home/ubuntu/lab_3/fir/tb/fir_tb.v /home/ubuntu/lab_3/fir/rtl/fir.v /home/ubuntu/lab_3/bram/bram11.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source fir_tb.tcl
close_sim
launch_simulation
source fir_tb.tcl
export_ip_user_files -of_objects  [get_files /home/ubuntu/lab_3/fir/tb/fir_tb.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/lab_3/fir/tb/fir_tb.v
export_ip_user_files -of_objects  [get_files /home/ubuntu/lab_3/bram/bram11.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/lab_3/bram/bram11.v
export_ip_user_files -of_objects  [get_files /home/ubuntu/lab_3/fir/rtl/fir.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/lab_3/fir/rtl/fir.v
add_files -norecurse -scan_for_includes /home/ubuntu/lab_3/fir/rtl/fir.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/ubuntu/lab_3/fir/tb/fir_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/ubuntu/lab_3/bram/bram11.v
update_compile_order -fileset sim_1
close_sim
launch_simulation
source fir_tb.tcl
file mkdir /home/ubuntu/lab_3/vivado/FIR_Verilog/FIR_Verilog.srcs/sources_1/new
close [ open /home/ubuntu/lab_3/vivado/FIR_Verilog/FIR_Verilog.srcs/sources_1/new/test.v w ]
add_files /home/ubuntu/lab_3/vivado/FIR_Verilog/FIR_Verilog.srcs/sources_1/new/test.v
update_compile_order -fileset sources_1
close_sim
launch_simulation
source fir_tb.tcl
export_ip_user_files -of_objects  [get_files /home/ubuntu/lab_3/vivado/FIR_Verilog/FIR_Verilog.srcs/sources_1/new/test.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/lab_3/vivado/FIR_Verilog/FIR_Verilog.srcs/sources_1/new/test.v
close_sim
launch_simulation
source fir_tb.tcl
close_sim
launch_simulation
source fir_tb.tcl
close_sim
launch_simulation
source fir_tb.tcl
close_sim
launch_simulation
source fir_tb.tcl
close_sim
launch_simulation
source fir_tb.tcl
close_sim
launch_simulation
source fir_tb.tcl
run all
run 10 us
run 10 us
run all
run 10 us
close_sim
launch_simulation
source fir_tb.tcl
run 10 us
run 1 us
run all
restart
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run all
open_wave_config {/home/ubuntu/lab_3/fir/fir.vcd}
