`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Write-back Data seg reg
// Tool Versions: Vivado 2017.4.1
// Description: Write-back data seg reg for MEM\WB
// 
//////////////////////////////////////////////////////////////////////////////////


//  åŠŸèƒ½è¯´æ˜
    // MEM\WBçš„å†™å›å¯„å­˜å™¨å†…å®¹
    // ä¸ºäº†æ•°æ®åŒæ­¥ï¼ŒData Extensionå’ŒData Cacheé›†æˆåœ¨å…¶ä¸?
// è¾“å…¥
    // clk               æ—¶é’Ÿä¿¡å·
    // wb_select         é€‰æ‹©å†™å›å¯„å­˜å™¨çš„æ•°æ®ï¼šå¦‚æœä¸º0ï¼Œå†™å›ALUè®¡ç®—ç»“æœï¼Œå¦‚æœä¸º1ï¼Œå†™å›Memoryè¯»å–çš„å†…å®?
    // load_type         loadæŒ‡ä»¤ç±»å‹
    // write_en          Data Cacheå†™ä½¿èƒ?
    // debug_write_en    Data Cache debugå†™ä½¿èƒ?
    // addr              Data Cacheçš„å†™åœ°å€ï¼Œä¹Ÿæ˜¯ALUçš„è®¡ç®—ç»“æ?
    // debug_addr        Data Cacheçš„debugå†™åœ°å?
    // in_data           Data Cacheçš„å†™å…¥æ•°æ?
    // debug_in_data     Data Cacheçš„debugå†™å…¥æ•°æ®
    // bubbleW           WBé˜¶æ®µçš„bubbleä¿¡å·
    // flushW            WBé˜¶æ®µçš„flushä¿¡å·
// è¾“å‡º
    // debug_out_data    Data Cacheçš„debugè¯»å‡ºæ•°æ®
    // data_WB           ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„å†™å›å¯„å­˜å™¨å†…å®?
// å®éªŒè¦æ±‚  
    // æ— éœ€ä¿®æ”¹

//module WB_Data_WB(
//    input wire clk, bubbleW, flushW, rst,
//    input wire wb_select,
//    input wire [2:0] load_type,
//    input  [3:0] write_en,
//    input  [31:0] addr,
//    input  [31:0] in_data,
//    output wire [31:0] data_WB,
//    output wire miss,
//    output wire [31:0] miss_cnt,
//    output wire [31:0] req_cnt
//    );
    
//    wire [31:0] data_raw;
//    wire [31:0] data_WB_raw;
//    cache1 cache(
//    .clk(clk), .rst(rst),
//    .miss(miss),               // å¯¹CPUå‘å‡ºçš„missä¿¡å·
//    .addr(addr),        // è¯»å†™è¯·æ±‚åœ°å€
//    .rd_req(wb_select),             // è¯»è¯·æ±‚ä¿¡ï¿?????
//    .rd_data(data_WB), // è¯»å‡ºçš„æ•°æ®ï¼Œï¿?????æ¬¡è¯»ï¿?????ä¸ªword
//    .wr_req(|write_en),             // å†™è¯·æ±‚ä¿¡ï¿?????
//    .wr_data(in_data)      // è¦å†™å…¥çš„æ•°æ®ï¼Œä¸€æ¬¡å†™ï¿?????ä¸ªword
//   // .miss_cnt(miss_cnt),
//    //.req_cnt(req_cnt)
//);









//    // Add flush and bubble support
//    // if chip not enabled, output output last read result
//    // else if chip clear, output 0
//    // else output values from cache

//    reg bubble_ff = 1'b0;
//    reg flush_ff = 1'b0;
//    reg wb_select_old = 0;
//    reg [31:0] data_WB_old = 32'b0;
//    reg [31:0] addr_old;
//    reg [2:0] load_type_old;

//    DataExtend DataExtend1(
//        .data(data_raw),
//        .addr(addr_old[1:0]),
//        .load_type(load_type_old),
//        .dealt_data(data_WB_raw)
//    );

//    always@(posedge clk)
//    begin
//        bubble_ff <= bubbleW;
//        flush_ff <= flushW;
//        data_WB_old <= data_WB;
//        addr_old <= addr;
//        wb_select_old <= wb_select;
//        load_type_old <= load_type;
//    end

//    assign data_WB = bubble_ff ? data_WB_old :
//                                 (flush_ff ? 32'b0 : 
//                                             (wb_select_old ? data_WB_raw :
//                                                          addr_old));





`timescale 1ns / 1ps
// Ìí¼ÓÁËcacheÖ®ºóµÄwb_data¶Î¼Ä´æÆ÷

module WB_Data_WB(
    input wire clk, rst, bubbleW, flushW,
    input wire wb_select,
    input wire [2:0] load_type,
    input wire [3:0] cache_write_en,
    input  [31:0] addr,
    input  [31:0] in_data,
    output wire miss,
    output wire [31:0] data_WB,
    output wire [31:0] miss_cnt,
    output wire [31:0] req_cnt,
    output     wire [31:0] data_raw,
    output wire cache_rd_req,
    output wire cache_wr_req

    );


    // Ö»ÓĞLWºÍSW´æ´¢Æ÷Ïà¹ØµÄÖ¸Áî
    assign cache_rd_req = (load_type == `LW && wb_select == 1)? 1'b1 : 1'b0;
    assign cache_wr_req = (cache_write_en == 4'b1111)? 1'b1 : 1'b0;

    cache DataCache1 (
        .clk(clk),
        .rst(rst),
        .miss(miss),
        .addr(addr),
        .rd_req(cache_rd_req),
        .rd_data(data_raw),
        .wr_req(cache_wr_req),
        .wr_data(in_data),
        .miss_cnt(miss_cnt),
        .req_cnt(req_cnt)
    );

    reg bubble_ff = 1'b0;
    reg flush_ff = 1'b0;
    reg wb_select_old = 0;
    reg [31:0] addr_old = 0;
    reg [31:0] data_WB_old = 32'b0;

    // DataExtend DataExtend1(
    //     .data(data_raw),
    //     .addr(addr_old[1:0]),
    //     .load_type(load_type_old),
    //     .dealt_data(data_WB_raw)
    // );

    always@(posedge clk)
    begin
        if (~bubble_ff) begin
            data_WB_old <= data_WB;
            wb_select_old <= wb_select;
            addr_old <= addr;
        end
        bubble_ff <= bubbleW;
        flush_ff <= flushW;
    end

    assign data_WB = bubble_ff ? data_WB_old :
                                 (flush_ff ? 32'b0 : 
                                             (wb_select_old ? data_raw :
                                                          addr_old));

    
endmodule
    
//endmodule