// legup_system_mm_interconnect_3.v

// This file was auto-generated from altera_merlin_interconnect_wrapper_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 13.1 162 at 2015.05.09.10:25:14

`timescale 1 ps / 1 ps
module legup_system_mm_interconnect_3 (
		input  wire         DDR2_SDRAM_afi_clk_clk,                                    //                                  DDR2_SDRAM_afi_clk.clk
		input  wire         JTAG_to_FPGA_Bridge_clk_reset_reset_bridge_in_reset_reset, // JTAG_to_FPGA_Bridge_clk_reset_reset_bridge_in_reset.reset
		input  wire         Tiger_ICache_reset_reset_bridge_in_reset_reset,            //            Tiger_ICache_reset_reset_bridge_in_reset.reset
		input  wire         Tiger_MIPS_reset_reset_bridge_in_reset_reset,              //              Tiger_MIPS_reset_reset_bridge_in_reset.reset
		input  wire [31:0]  DCache_cache_master_address,                               //                                 DCache_cache_master.address
		output wire         DCache_cache_master_waitrequest,                           //                                                    .waitrequest
		input  wire [2:0]   DCache_cache_master_burstcount,                            //                                                    .burstcount
		input  wire [3:0]   DCache_cache_master_byteenable,                            //                                                    .byteenable
		input  wire         DCache_cache_master_read,                                  //                                                    .read
		output wire [31:0]  DCache_cache_master_readdata,                              //                                                    .readdata
		output wire         DCache_cache_master_readdatavalid,                         //                                                    .readdatavalid
		input  wire         DCache_cache_master_write,                                 //                                                    .write
		input  wire [31:0]  DCache_cache_master_writedata,                             //                                                    .writedata
		input  wire [31:0]  JTAG_to_FPGA_Bridge_master_address,                        //                          JTAG_to_FPGA_Bridge_master.address
		output wire         JTAG_to_FPGA_Bridge_master_waitrequest,                    //                                                    .waitrequest
		input  wire [3:0]   JTAG_to_FPGA_Bridge_master_byteenable,                     //                                                    .byteenable
		input  wire         JTAG_to_FPGA_Bridge_master_read,                           //                                                    .read
		output wire [31:0]  JTAG_to_FPGA_Bridge_master_readdata,                       //                                                    .readdata
		output wire         JTAG_to_FPGA_Bridge_master_readdatavalid,                  //                                                    .readdatavalid
		input  wire         JTAG_to_FPGA_Bridge_master_write,                          //                                                    .write
		input  wire [31:0]  JTAG_to_FPGA_Bridge_master_writedata,                      //                                                    .writedata
		input  wire [31:0]  Tiger_ICache_icache_master_address,                        //                          Tiger_ICache_icache_master.address
		output wire         Tiger_ICache_icache_master_waitrequest,                    //                                                    .waitrequest
		input  wire [5:0]   Tiger_ICache_icache_master_burstcount,                     //                                                    .burstcount
		input  wire         Tiger_ICache_icache_master_beginbursttransfer,             //                                                    .beginbursttransfer
		input  wire         Tiger_ICache_icache_master_read,                           //                                                    .read
		output wire [31:0]  Tiger_ICache_icache_master_readdata,                       //                                                    .readdata
		output wire         Tiger_ICache_icache_master_readdatavalid,                  //                                                    .readdatavalid
		input  wire [31:0]  Tiger_MIPS_data_master_address,                            //                              Tiger_MIPS_data_master.address
		output wire         Tiger_MIPS_data_master_waitrequest,                        //                                                    .waitrequest
		input  wire [3:0]   Tiger_MIPS_data_master_byteenable,                         //                                                    .byteenable
		input  wire         Tiger_MIPS_data_master_read,                               //                                                    .read
		output wire [31:0]  Tiger_MIPS_data_master_readdata,                           //                                                    .readdata
		output wire         Tiger_MIPS_data_master_readdatavalid,                      //                                                    .readdatavalid
		input  wire         Tiger_MIPS_data_master_write,                              //                                                    .write
		input  wire [31:0]  Tiger_MIPS_data_master_writedata,                          //                                                    .writedata
		output wire [30:0]  DCache_cache_slave_address,                                //                                  DCache_cache_slave.address
		output wire         DCache_cache_slave_write,                                  //                                                    .write
		output wire         DCache_cache_slave_read,                                   //                                                    .read
		input  wire [31:0]  DCache_cache_slave_readdata,                               //                                                    .readdata
		output wire [31:0]  DCache_cache_slave_writedata,                              //                                                    .writedata
		output wire [3:0]   DCache_cache_slave_byteenable,                             //                                                    .byteenable
		input  wire         DCache_cache_slave_readdatavalid,                          //                                                    .readdatavalid
		input  wire         DCache_cache_slave_waitrequest,                            //                                                    .waitrequest
		output wire [24:0]  DDR2_SDRAM_avl_address,                                    //                                      DDR2_SDRAM_avl.address
		output wire         DDR2_SDRAM_avl_write,                                      //                                                    .write
		output wire         DDR2_SDRAM_avl_read,                                       //                                                    .read
		input  wire [255:0] DDR2_SDRAM_avl_readdata,                                   //                                                    .readdata
		output wire [255:0] DDR2_SDRAM_avl_writedata,                                  //                                                    .writedata
		output wire         DDR2_SDRAM_avl_beginbursttransfer,                         //                                                    .beginbursttransfer
		output wire [2:0]   DDR2_SDRAM_avl_burstcount,                                 //                                                    .burstcount
		output wire [31:0]  DDR2_SDRAM_avl_byteenable,                                 //                                                    .byteenable
		input  wire         DDR2_SDRAM_avl_readdatavalid,                              //                                                    .readdatavalid
		input  wire         DDR2_SDRAM_avl_waitrequest,                                //                                                    .waitrequest
		output wire [0:0]   JTAG_UART_avalon_jtag_slave_address,                       //                         JTAG_UART_avalon_jtag_slave.address
		output wire         JTAG_UART_avalon_jtag_slave_write,                         //                                                    .write
		output wire         JTAG_UART_avalon_jtag_slave_read,                          //                                                    .read
		input  wire [31:0]  JTAG_UART_avalon_jtag_slave_readdata,                      //                                                    .readdata
		output wire [31:0]  JTAG_UART_avalon_jtag_slave_writedata,                     //                                                    .writedata
		input  wire         JTAG_UART_avalon_jtag_slave_waitrequest,                   //                                                    .waitrequest
		output wire         JTAG_UART_avalon_jtag_slave_chipselect,                    //                                                    .chipselect
		output wire [7:0]   Leap_Sim_Control_bridge_slave_address,                     //                       Leap_Sim_Control_bridge_slave.address
		output wire         Leap_Sim_Control_bridge_slave_write,                       //                                                    .write
		output wire         Leap_Sim_Control_bridge_slave_read,                        //                                                    .read
		input  wire [31:0]  Leap_Sim_Control_bridge_slave_readdata,                    //                                                    .readdata
		output wire [31:0]  Leap_Sim_Control_bridge_slave_writedata,                   //                                                    .writedata
		output wire [2:0]   UART_s1_address,                                           //                                             UART_s1.address
		output wire         UART_s1_write,                                             //                                                    .write
		output wire         UART_s1_read,                                              //                                                    .read
		input  wire [15:0]  UART_s1_readdata,                                          //                                                    .readdata
		output wire [15:0]  UART_s1_writedata,                                         //                                                    .writedata
		output wire         UART_s1_begintransfer,                                     //                                                    .begintransfer
		output wire         UART_s1_chipselect                                         //                                                    .chipselect
	);

	wire          tiger_mips_data_master_translator_avalon_universal_master_0_waitrequest;                            // Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:av_waitrequest -> Tiger_MIPS_data_master_translator:uav_waitrequest
	wire    [2:0] tiger_mips_data_master_translator_avalon_universal_master_0_burstcount;                             // Tiger_MIPS_data_master_translator:uav_burstcount -> Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:av_burstcount
	wire   [31:0] tiger_mips_data_master_translator_avalon_universal_master_0_writedata;                              // Tiger_MIPS_data_master_translator:uav_writedata -> Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:av_writedata
	wire   [31:0] tiger_mips_data_master_translator_avalon_universal_master_0_address;                                // Tiger_MIPS_data_master_translator:uav_address -> Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:av_address
	wire          tiger_mips_data_master_translator_avalon_universal_master_0_lock;                                   // Tiger_MIPS_data_master_translator:uav_lock -> Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:av_lock
	wire          tiger_mips_data_master_translator_avalon_universal_master_0_write;                                  // Tiger_MIPS_data_master_translator:uav_write -> Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:av_write
	wire          tiger_mips_data_master_translator_avalon_universal_master_0_read;                                   // Tiger_MIPS_data_master_translator:uav_read -> Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:av_read
	wire   [31:0] tiger_mips_data_master_translator_avalon_universal_master_0_readdata;                               // Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:av_readdata -> Tiger_MIPS_data_master_translator:uav_readdata
	wire          tiger_mips_data_master_translator_avalon_universal_master_0_debugaccess;                            // Tiger_MIPS_data_master_translator:uav_debugaccess -> Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:av_debugaccess
	wire    [3:0] tiger_mips_data_master_translator_avalon_universal_master_0_byteenable;                             // Tiger_MIPS_data_master_translator:uav_byteenable -> Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:av_byteenable
	wire          tiger_mips_data_master_translator_avalon_universal_master_0_readdatavalid;                          // Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:av_readdatavalid -> Tiger_MIPS_data_master_translator:uav_readdatavalid
	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_waitrequest;                        // JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:av_waitrequest -> JTAG_to_FPGA_Bridge_master_translator:uav_waitrequest
	wire    [2:0] jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_burstcount;                         // JTAG_to_FPGA_Bridge_master_translator:uav_burstcount -> JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:av_burstcount
	wire   [31:0] jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_writedata;                          // JTAG_to_FPGA_Bridge_master_translator:uav_writedata -> JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:av_writedata
	wire   [31:0] jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_address;                            // JTAG_to_FPGA_Bridge_master_translator:uav_address -> JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:av_address
	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_lock;                               // JTAG_to_FPGA_Bridge_master_translator:uav_lock -> JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:av_lock
	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_write;                              // JTAG_to_FPGA_Bridge_master_translator:uav_write -> JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:av_write
	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_read;                               // JTAG_to_FPGA_Bridge_master_translator:uav_read -> JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:av_read
	wire   [31:0] jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_readdata;                           // JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:av_readdata -> JTAG_to_FPGA_Bridge_master_translator:uav_readdata
	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_debugaccess;                        // JTAG_to_FPGA_Bridge_master_translator:uav_debugaccess -> JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:av_debugaccess
	wire    [3:0] jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_byteenable;                         // JTAG_to_FPGA_Bridge_master_translator:uav_byteenable -> JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:av_byteenable
	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_readdatavalid;                      // JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:av_readdatavalid -> JTAG_to_FPGA_Bridge_master_translator:uav_readdatavalid
	wire          tiger_icache_icache_master_translator_avalon_universal_master_0_waitrequest;                        // Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:av_waitrequest -> Tiger_ICache_icache_master_translator:uav_waitrequest
	wire    [7:0] tiger_icache_icache_master_translator_avalon_universal_master_0_burstcount;                         // Tiger_ICache_icache_master_translator:uav_burstcount -> Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:av_burstcount
	wire   [31:0] tiger_icache_icache_master_translator_avalon_universal_master_0_writedata;                          // Tiger_ICache_icache_master_translator:uav_writedata -> Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:av_writedata
	wire   [31:0] tiger_icache_icache_master_translator_avalon_universal_master_0_address;                            // Tiger_ICache_icache_master_translator:uav_address -> Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:av_address
	wire          tiger_icache_icache_master_translator_avalon_universal_master_0_lock;                               // Tiger_ICache_icache_master_translator:uav_lock -> Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:av_lock
	wire          tiger_icache_icache_master_translator_avalon_universal_master_0_write;                              // Tiger_ICache_icache_master_translator:uav_write -> Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:av_write
	wire          tiger_icache_icache_master_translator_avalon_universal_master_0_read;                               // Tiger_ICache_icache_master_translator:uav_read -> Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:av_read
	wire   [31:0] tiger_icache_icache_master_translator_avalon_universal_master_0_readdata;                           // Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:av_readdata -> Tiger_ICache_icache_master_translator:uav_readdata
	wire          tiger_icache_icache_master_translator_avalon_universal_master_0_debugaccess;                        // Tiger_ICache_icache_master_translator:uav_debugaccess -> Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:av_debugaccess
	wire    [3:0] tiger_icache_icache_master_translator_avalon_universal_master_0_byteenable;                         // Tiger_ICache_icache_master_translator:uav_byteenable -> Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:av_byteenable
	wire          tiger_icache_icache_master_translator_avalon_universal_master_0_readdatavalid;                      // Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:av_readdatavalid -> Tiger_ICache_icache_master_translator:uav_readdatavalid
	wire          rsp_xbar_mux_002_src_endofpacket;                                                                   // rsp_xbar_mux_002:src_endofpacket -> Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:rp_endofpacket
	wire          rsp_xbar_mux_002_src_valid;                                                                         // rsp_xbar_mux_002:src_valid -> Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:rp_valid
	wire          rsp_xbar_mux_002_src_startofpacket;                                                                 // rsp_xbar_mux_002:src_startofpacket -> Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:rp_startofpacket
	wire  [110:0] rsp_xbar_mux_002_src_data;                                                                          // rsp_xbar_mux_002:src_data -> Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:rp_data
	wire    [4:0] rsp_xbar_mux_002_src_channel;                                                                       // rsp_xbar_mux_002:src_channel -> Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:rp_channel
	wire          rsp_xbar_mux_002_src_ready;                                                                         // Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:rp_ready -> rsp_xbar_mux_002:src_ready
	wire          dcache_cache_master_translator_avalon_universal_master_0_waitrequest;                               // DCache_cache_master_translator_avalon_universal_master_0_agent:av_waitrequest -> DCache_cache_master_translator:uav_waitrequest
	wire    [4:0] dcache_cache_master_translator_avalon_universal_master_0_burstcount;                                // DCache_cache_master_translator:uav_burstcount -> DCache_cache_master_translator_avalon_universal_master_0_agent:av_burstcount
	wire   [31:0] dcache_cache_master_translator_avalon_universal_master_0_writedata;                                 // DCache_cache_master_translator:uav_writedata -> DCache_cache_master_translator_avalon_universal_master_0_agent:av_writedata
	wire   [31:0] dcache_cache_master_translator_avalon_universal_master_0_address;                                   // DCache_cache_master_translator:uav_address -> DCache_cache_master_translator_avalon_universal_master_0_agent:av_address
	wire          dcache_cache_master_translator_avalon_universal_master_0_lock;                                      // DCache_cache_master_translator:uav_lock -> DCache_cache_master_translator_avalon_universal_master_0_agent:av_lock
	wire          dcache_cache_master_translator_avalon_universal_master_0_write;                                     // DCache_cache_master_translator:uav_write -> DCache_cache_master_translator_avalon_universal_master_0_agent:av_write
	wire          dcache_cache_master_translator_avalon_universal_master_0_read;                                      // DCache_cache_master_translator:uav_read -> DCache_cache_master_translator_avalon_universal_master_0_agent:av_read
	wire   [31:0] dcache_cache_master_translator_avalon_universal_master_0_readdata;                                  // DCache_cache_master_translator_avalon_universal_master_0_agent:av_readdata -> DCache_cache_master_translator:uav_readdata
	wire          dcache_cache_master_translator_avalon_universal_master_0_debugaccess;                               // DCache_cache_master_translator:uav_debugaccess -> DCache_cache_master_translator_avalon_universal_master_0_agent:av_debugaccess
	wire    [3:0] dcache_cache_master_translator_avalon_universal_master_0_byteenable;                                // DCache_cache_master_translator:uav_byteenable -> DCache_cache_master_translator_avalon_universal_master_0_agent:av_byteenable
	wire          dcache_cache_master_translator_avalon_universal_master_0_readdatavalid;                             // DCache_cache_master_translator_avalon_universal_master_0_agent:av_readdatavalid -> DCache_cache_master_translator:uav_readdatavalid
	wire          rsp_xbar_mux_003_src_endofpacket;                                                                   // rsp_xbar_mux_003:src_endofpacket -> DCache_cache_master_translator_avalon_universal_master_0_agent:rp_endofpacket
	wire          rsp_xbar_mux_003_src_valid;                                                                         // rsp_xbar_mux_003:src_valid -> DCache_cache_master_translator_avalon_universal_master_0_agent:rp_valid
	wire          rsp_xbar_mux_003_src_startofpacket;                                                                 // rsp_xbar_mux_003:src_startofpacket -> DCache_cache_master_translator_avalon_universal_master_0_agent:rp_startofpacket
	wire  [110:0] rsp_xbar_mux_003_src_data;                                                                          // rsp_xbar_mux_003:src_data -> DCache_cache_master_translator_avalon_universal_master_0_agent:rp_data
	wire    [4:0] rsp_xbar_mux_003_src_channel;                                                                       // rsp_xbar_mux_003:src_channel -> DCache_cache_master_translator_avalon_universal_master_0_agent:rp_channel
	wire          rsp_xbar_mux_003_src_ready;                                                                         // DCache_cache_master_translator_avalon_universal_master_0_agent:rp_ready -> rsp_xbar_mux_003:src_ready
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;                        // DCache_cache_slave_translator:uav_waitrequest -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:m0_waitrequest
	wire    [2:0] dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;                         // DCache_cache_slave_translator_avalon_universal_slave_0_agent:m0_burstcount -> DCache_cache_slave_translator:uav_burstcount
	wire   [31:0] dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                          // DCache_cache_slave_translator_avalon_universal_slave_0_agent:m0_writedata -> DCache_cache_slave_translator:uav_writedata
	wire   [31:0] dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_address;                            // DCache_cache_slave_translator_avalon_universal_slave_0_agent:m0_address -> DCache_cache_slave_translator:uav_address
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_write;                              // DCache_cache_slave_translator_avalon_universal_slave_0_agent:m0_write -> DCache_cache_slave_translator:uav_write
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_lock;                               // DCache_cache_slave_translator_avalon_universal_slave_0_agent:m0_lock -> DCache_cache_slave_translator:uav_lock
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_read;                               // DCache_cache_slave_translator_avalon_universal_slave_0_agent:m0_read -> DCache_cache_slave_translator:uav_read
	wire   [31:0] dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                           // DCache_cache_slave_translator:uav_readdata -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:m0_readdata
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                      // DCache_cache_slave_translator:uav_readdatavalid -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:m0_readdatavalid
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;                        // DCache_cache_slave_translator_avalon_universal_slave_0_agent:m0_debugaccess -> DCache_cache_slave_translator:uav_debugaccess
	wire    [3:0] dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;                         // DCache_cache_slave_translator_avalon_universal_slave_0_agent:m0_byteenable -> DCache_cache_slave_translator:uav_byteenable
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                 // DCache_cache_slave_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> DCache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;                       // DCache_cache_slave_translator_avalon_universal_slave_0_agent:rf_source_valid -> DCache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;               // DCache_cache_slave_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> DCache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
	wire  [111:0] dcache_cache_slave_translator_avalon_universal_slave_0_agent_rf_source_data;                        // DCache_cache_slave_translator_avalon_universal_slave_0_agent:rf_source_data -> DCache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;                       // DCache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:rf_source_ready
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;              // DCache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                    // DCache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:rf_sink_valid
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;            // DCache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
	wire  [111:0] dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                     // DCache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:rf_sink_data
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                    // DCache_cache_slave_translator_avalon_universal_slave_0_agent:rf_sink_ready -> DCache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                  // DCache_cache_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
	wire   [33:0] dcache_cache_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                   // DCache_cache_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                  // DCache_cache_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
	wire          cmd_xbar_mux_src_endofpacket;                                                                       // cmd_xbar_mux:src_endofpacket -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:cp_endofpacket
	wire          cmd_xbar_mux_src_valid;                                                                             // cmd_xbar_mux:src_valid -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:cp_valid
	wire          cmd_xbar_mux_src_startofpacket;                                                                     // cmd_xbar_mux:src_startofpacket -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:cp_startofpacket
	wire  [110:0] cmd_xbar_mux_src_data;                                                                              // cmd_xbar_mux:src_data -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:cp_data
	wire    [4:0] cmd_xbar_mux_src_channel;                                                                           // cmd_xbar_mux:src_channel -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:cp_channel
	wire          cmd_xbar_mux_src_ready;                                                                             // DCache_cache_slave_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_mux:src_ready
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;               // JTAG_UART_avalon_jtag_slave_translator:uav_waitrequest -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_waitrequest
	wire    [2:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;                // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_burstcount -> JTAG_UART_avalon_jtag_slave_translator:uav_burstcount
	wire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                 // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_writedata -> JTAG_UART_avalon_jtag_slave_translator:uav_writedata
	wire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address;                   // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_address -> JTAG_UART_avalon_jtag_slave_translator:uav_address
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write;                     // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_write -> JTAG_UART_avalon_jtag_slave_translator:uav_write
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock;                      // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_lock -> JTAG_UART_avalon_jtag_slave_translator:uav_lock
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read;                      // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_read -> JTAG_UART_avalon_jtag_slave_translator:uav_read
	wire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                  // JTAG_UART_avalon_jtag_slave_translator:uav_readdata -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_readdata
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;             // JTAG_UART_avalon_jtag_slave_translator:uav_readdatavalid -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_readdatavalid
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;               // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_debugaccess -> JTAG_UART_avalon_jtag_slave_translator:uav_debugaccess
	wire    [3:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;                // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_byteenable -> JTAG_UART_avalon_jtag_slave_translator:uav_byteenable
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;        // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;              // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_source_valid -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;      // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
	wire  [111:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data;               // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_source_data -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;              // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_source_ready
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;     // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;           // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_sink_valid
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;   // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
	wire  [111:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;            // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_sink_data
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;           // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_sink_ready -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;         // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
	wire   [33:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;          // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;         // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
	wire          cmd_xbar_mux_001_src_endofpacket;                                                                   // cmd_xbar_mux_001:src_endofpacket -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:cp_endofpacket
	wire          cmd_xbar_mux_001_src_valid;                                                                         // cmd_xbar_mux_001:src_valid -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:cp_valid
	wire          cmd_xbar_mux_001_src_startofpacket;                                                                 // cmd_xbar_mux_001:src_startofpacket -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:cp_startofpacket
	wire  [110:0] cmd_xbar_mux_001_src_data;                                                                          // cmd_xbar_mux_001:src_data -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:cp_data
	wire    [4:0] cmd_xbar_mux_001_src_channel;                                                                       // cmd_xbar_mux_001:src_channel -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:cp_channel
	wire          cmd_xbar_mux_001_src_ready;                                                                         // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_mux_001:src_ready
	wire          uart_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                   // UART_s1_translator:uav_waitrequest -> UART_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
	wire    [2:0] uart_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                    // UART_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> UART_s1_translator:uav_burstcount
	wire   [31:0] uart_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                     // UART_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> UART_s1_translator:uav_writedata
	wire   [31:0] uart_s1_translator_avalon_universal_slave_0_agent_m0_address;                                       // UART_s1_translator_avalon_universal_slave_0_agent:m0_address -> UART_s1_translator:uav_address
	wire          uart_s1_translator_avalon_universal_slave_0_agent_m0_write;                                         // UART_s1_translator_avalon_universal_slave_0_agent:m0_write -> UART_s1_translator:uav_write
	wire          uart_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                          // UART_s1_translator_avalon_universal_slave_0_agent:m0_lock -> UART_s1_translator:uav_lock
	wire          uart_s1_translator_avalon_universal_slave_0_agent_m0_read;                                          // UART_s1_translator_avalon_universal_slave_0_agent:m0_read -> UART_s1_translator:uav_read
	wire   [31:0] uart_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                      // UART_s1_translator:uav_readdata -> UART_s1_translator_avalon_universal_slave_0_agent:m0_readdata
	wire          uart_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                                 // UART_s1_translator:uav_readdatavalid -> UART_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
	wire          uart_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                   // UART_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> UART_s1_translator:uav_debugaccess
	wire    [3:0] uart_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                    // UART_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> UART_s1_translator:uav_byteenable
	wire          uart_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                            // UART_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> UART_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
	wire          uart_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                                  // UART_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> UART_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
	wire          uart_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                          // UART_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> UART_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
	wire  [111:0] uart_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                   // UART_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> UART_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
	wire          uart_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                                  // UART_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> UART_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
	wire          uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                         // UART_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> UART_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
	wire          uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                               // UART_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> UART_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
	wire          uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                       // UART_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> UART_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
	wire  [111:0] uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                                // UART_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> UART_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
	wire          uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                               // UART_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> UART_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
	wire          uart_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                             // UART_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> UART_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
	wire   [33:0] uart_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                              // UART_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> UART_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
	wire          uart_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                             // UART_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> UART_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
	wire          cmd_xbar_mux_002_src_endofpacket;                                                                   // cmd_xbar_mux_002:src_endofpacket -> UART_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
	wire          cmd_xbar_mux_002_src_valid;                                                                         // cmd_xbar_mux_002:src_valid -> UART_s1_translator_avalon_universal_slave_0_agent:cp_valid
	wire          cmd_xbar_mux_002_src_startofpacket;                                                                 // cmd_xbar_mux_002:src_startofpacket -> UART_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
	wire  [110:0] cmd_xbar_mux_002_src_data;                                                                          // cmd_xbar_mux_002:src_data -> UART_s1_translator_avalon_universal_slave_0_agent:cp_data
	wire    [4:0] cmd_xbar_mux_002_src_channel;                                                                       // cmd_xbar_mux_002:src_channel -> UART_s1_translator_avalon_universal_slave_0_agent:cp_channel
	wire          cmd_xbar_mux_002_src_ready;                                                                         // UART_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_mux_002:src_ready
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;             // Leap_Sim_Control_bridge_slave_translator:uav_waitrequest -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:m0_waitrequest
	wire    [2:0] leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;              // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:m0_burstcount -> Leap_Sim_Control_bridge_slave_translator:uav_burstcount
	wire   [31:0] leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_writedata;               // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:m0_writedata -> Leap_Sim_Control_bridge_slave_translator:uav_writedata
	wire   [31:0] leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_address;                 // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:m0_address -> Leap_Sim_Control_bridge_slave_translator:uav_address
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_write;                   // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:m0_write -> Leap_Sim_Control_bridge_slave_translator:uav_write
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_lock;                    // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:m0_lock -> Leap_Sim_Control_bridge_slave_translator:uav_lock
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_read;                    // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:m0_read -> Leap_Sim_Control_bridge_slave_translator:uav_read
	wire   [31:0] leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                // Leap_Sim_Control_bridge_slave_translator:uav_readdata -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:m0_readdata
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;           // Leap_Sim_Control_bridge_slave_translator:uav_readdatavalid -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:m0_readdatavalid
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;             // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:m0_debugaccess -> Leap_Sim_Control_bridge_slave_translator:uav_debugaccess
	wire    [3:0] leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;              // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:m0_byteenable -> Leap_Sim_Control_bridge_slave_translator:uav_byteenable
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;      // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;            // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rf_source_valid -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;    // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
	wire  [111:0] leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rf_source_data;             // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rf_source_data -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;            // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rf_source_ready
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;   // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;         // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rf_sink_valid
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
	wire  [111:0] leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;          // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rf_sink_data
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;         // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rf_sink_ready -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;       // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
	wire   [33:0] leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;        // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;       // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
	wire          cmd_xbar_mux_003_src_endofpacket;                                                                   // cmd_xbar_mux_003:src_endofpacket -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:cp_endofpacket
	wire          cmd_xbar_mux_003_src_valid;                                                                         // cmd_xbar_mux_003:src_valid -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:cp_valid
	wire          cmd_xbar_mux_003_src_startofpacket;                                                                 // cmd_xbar_mux_003:src_startofpacket -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:cp_startofpacket
	wire  [110:0] cmd_xbar_mux_003_src_data;                                                                          // cmd_xbar_mux_003:src_data -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:cp_data
	wire    [4:0] cmd_xbar_mux_003_src_channel;                                                                       // cmd_xbar_mux_003:src_channel -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:cp_channel
	wire          cmd_xbar_mux_003_src_ready;                                                                         // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_mux_003:src_ready
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_waitrequest;                            // DDR2_SDRAM_avl_translator:uav_waitrequest -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:m0_waitrequest
	wire    [7:0] ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_burstcount;                             // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:m0_burstcount -> DDR2_SDRAM_avl_translator:uav_burstcount
	wire  [255:0] ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_writedata;                              // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:m0_writedata -> DDR2_SDRAM_avl_translator:uav_writedata
	wire   [31:0] ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_address;                                // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:m0_address -> DDR2_SDRAM_avl_translator:uav_address
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_write;                                  // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:m0_write -> DDR2_SDRAM_avl_translator:uav_write
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_lock;                                   // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:m0_lock -> DDR2_SDRAM_avl_translator:uav_lock
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_read;                                   // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:m0_read -> DDR2_SDRAM_avl_translator:uav_read
	wire  [255:0] ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_readdata;                               // DDR2_SDRAM_avl_translator:uav_readdata -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:m0_readdata
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                          // DDR2_SDRAM_avl_translator:uav_readdatavalid -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:m0_readdatavalid
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_debugaccess;                            // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:m0_debugaccess -> DDR2_SDRAM_avl_translator:uav_debugaccess
	wire   [31:0] ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_byteenable;                             // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:m0_byteenable -> DDR2_SDRAM_avl_translator:uav_byteenable
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                     // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rf_source_valid;                           // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rf_source_valid -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                   // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
	wire  [363:0] ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rf_source_data;                            // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rf_source_data -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rf_source_ready;                           // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rf_source_ready
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                  // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                        // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rf_sink_valid
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
	wire  [363:0] ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                         // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rf_sink_data
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                        // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rf_sink_ready -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                      // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rdata_fifo:in_valid
	wire  [257:0] ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                       // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rdata_fifo:in_data
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                      // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rdata_fifo:in_ready -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;                      // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rdata_fifo:out_valid -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
	wire  [257:0] ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;                       // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rdata_fifo:out_data -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;                      // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent_rdata_fifo:out_ready
	wire          tiger_mips_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket;                   // Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:cp_endofpacket -> addr_router:sink_endofpacket
	wire          tiger_mips_data_master_translator_avalon_universal_master_0_agent_cp_valid;                         // Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:cp_valid -> addr_router:sink_valid
	wire          tiger_mips_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket;                 // Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:cp_startofpacket -> addr_router:sink_startofpacket
	wire  [110:0] tiger_mips_data_master_translator_avalon_universal_master_0_agent_cp_data;                          // Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:cp_data -> addr_router:sink_data
	wire          tiger_mips_data_master_translator_avalon_universal_master_0_agent_cp_ready;                         // addr_router:sink_ready -> Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:cp_ready
	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent_cp_endofpacket;               // JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:cp_endofpacket -> addr_router_001:sink_endofpacket
	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent_cp_valid;                     // JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:cp_valid -> addr_router_001:sink_valid
	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent_cp_startofpacket;             // JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:cp_startofpacket -> addr_router_001:sink_startofpacket
	wire  [110:0] jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent_cp_data;                      // JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:cp_data -> addr_router_001:sink_data
	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent_cp_ready;                     // addr_router_001:sink_ready -> JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:cp_ready
	wire          tiger_icache_icache_master_translator_avalon_universal_master_0_agent_cp_endofpacket;               // Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:cp_endofpacket -> addr_router_002:sink_endofpacket
	wire          tiger_icache_icache_master_translator_avalon_universal_master_0_agent_cp_valid;                     // Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:cp_valid -> addr_router_002:sink_valid
	wire          tiger_icache_icache_master_translator_avalon_universal_master_0_agent_cp_startofpacket;             // Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:cp_startofpacket -> addr_router_002:sink_startofpacket
	wire  [110:0] tiger_icache_icache_master_translator_avalon_universal_master_0_agent_cp_data;                      // Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:cp_data -> addr_router_002:sink_data
	wire          tiger_icache_icache_master_translator_avalon_universal_master_0_agent_cp_ready;                     // addr_router_002:sink_ready -> Tiger_ICache_icache_master_translator_avalon_universal_master_0_agent:cp_ready
	wire          addr_router_002_src_endofpacket;                                                                    // addr_router_002:src_endofpacket -> cmd_xbar_demux_002:sink_endofpacket
	wire          addr_router_002_src_valid;                                                                          // addr_router_002:src_valid -> cmd_xbar_demux_002:sink_valid
	wire          addr_router_002_src_startofpacket;                                                                  // addr_router_002:src_startofpacket -> cmd_xbar_demux_002:sink_startofpacket
	wire  [110:0] addr_router_002_src_data;                                                                           // addr_router_002:src_data -> cmd_xbar_demux_002:sink_data
	wire    [4:0] addr_router_002_src_channel;                                                                        // addr_router_002:src_channel -> cmd_xbar_demux_002:sink_channel
	wire          addr_router_002_src_ready;                                                                          // cmd_xbar_demux_002:sink_ready -> addr_router_002:src_ready
	wire          dcache_cache_master_translator_avalon_universal_master_0_agent_cp_endofpacket;                      // DCache_cache_master_translator_avalon_universal_master_0_agent:cp_endofpacket -> addr_router_003:sink_endofpacket
	wire          dcache_cache_master_translator_avalon_universal_master_0_agent_cp_valid;                            // DCache_cache_master_translator_avalon_universal_master_0_agent:cp_valid -> addr_router_003:sink_valid
	wire          dcache_cache_master_translator_avalon_universal_master_0_agent_cp_startofpacket;                    // DCache_cache_master_translator_avalon_universal_master_0_agent:cp_startofpacket -> addr_router_003:sink_startofpacket
	wire  [110:0] dcache_cache_master_translator_avalon_universal_master_0_agent_cp_data;                             // DCache_cache_master_translator_avalon_universal_master_0_agent:cp_data -> addr_router_003:sink_data
	wire          dcache_cache_master_translator_avalon_universal_master_0_agent_cp_ready;                            // addr_router_003:sink_ready -> DCache_cache_master_translator_avalon_universal_master_0_agent:cp_ready
	wire          addr_router_003_src_endofpacket;                                                                    // addr_router_003:src_endofpacket -> cmd_xbar_demux_003:sink_endofpacket
	wire          addr_router_003_src_valid;                                                                          // addr_router_003:src_valid -> cmd_xbar_demux_003:sink_valid
	wire          addr_router_003_src_startofpacket;                                                                  // addr_router_003:src_startofpacket -> cmd_xbar_demux_003:sink_startofpacket
	wire  [110:0] addr_router_003_src_data;                                                                           // addr_router_003:src_data -> cmd_xbar_demux_003:sink_data
	wire    [4:0] addr_router_003_src_channel;                                                                        // addr_router_003:src_channel -> cmd_xbar_demux_003:sink_channel
	wire          addr_router_003_src_ready;                                                                          // cmd_xbar_demux_003:sink_ready -> addr_router_003:src_ready
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;                        // DCache_cache_slave_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router:sink_endofpacket
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_rp_valid;                              // DCache_cache_slave_translator_avalon_universal_slave_0_agent:rp_valid -> id_router:sink_valid
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;                      // DCache_cache_slave_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router:sink_startofpacket
	wire  [110:0] dcache_cache_slave_translator_avalon_universal_slave_0_agent_rp_data;                               // DCache_cache_slave_translator_avalon_universal_slave_0_agent:rp_data -> id_router:sink_data
	wire          dcache_cache_slave_translator_avalon_universal_slave_0_agent_rp_ready;                              // id_router:sink_ready -> DCache_cache_slave_translator_avalon_universal_slave_0_agent:rp_ready
	wire          id_router_src_endofpacket;                                                                          // id_router:src_endofpacket -> rsp_xbar_demux:sink_endofpacket
	wire          id_router_src_valid;                                                                                // id_router:src_valid -> rsp_xbar_demux:sink_valid
	wire          id_router_src_startofpacket;                                                                        // id_router:src_startofpacket -> rsp_xbar_demux:sink_startofpacket
	wire  [110:0] id_router_src_data;                                                                                 // id_router:src_data -> rsp_xbar_demux:sink_data
	wire    [4:0] id_router_src_channel;                                                                              // id_router:src_channel -> rsp_xbar_demux:sink_channel
	wire          id_router_src_ready;                                                                                // rsp_xbar_demux:sink_ready -> id_router:src_ready
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;               // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_001:sink_endofpacket
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid;                     // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_001:sink_valid
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;             // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_001:sink_startofpacket
	wire  [110:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data;                      // JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rp_data -> id_router_001:sink_data
	wire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready;                     // id_router_001:sink_ready -> JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rp_ready
	wire          id_router_001_src_endofpacket;                                                                      // id_router_001:src_endofpacket -> rsp_xbar_demux_001:sink_endofpacket
	wire          id_router_001_src_valid;                                                                            // id_router_001:src_valid -> rsp_xbar_demux_001:sink_valid
	wire          id_router_001_src_startofpacket;                                                                    // id_router_001:src_startofpacket -> rsp_xbar_demux_001:sink_startofpacket
	wire  [110:0] id_router_001_src_data;                                                                             // id_router_001:src_data -> rsp_xbar_demux_001:sink_data
	wire    [4:0] id_router_001_src_channel;                                                                          // id_router_001:src_channel -> rsp_xbar_demux_001:sink_channel
	wire          id_router_001_src_ready;                                                                            // rsp_xbar_demux_001:sink_ready -> id_router_001:src_ready
	wire          uart_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                   // UART_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_002:sink_endofpacket
	wire          uart_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                         // UART_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_002:sink_valid
	wire          uart_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                                 // UART_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_002:sink_startofpacket
	wire  [110:0] uart_s1_translator_avalon_universal_slave_0_agent_rp_data;                                          // UART_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_002:sink_data
	wire          uart_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                         // id_router_002:sink_ready -> UART_s1_translator_avalon_universal_slave_0_agent:rp_ready
	wire          id_router_002_src_endofpacket;                                                                      // id_router_002:src_endofpacket -> rsp_xbar_demux_002:sink_endofpacket
	wire          id_router_002_src_valid;                                                                            // id_router_002:src_valid -> rsp_xbar_demux_002:sink_valid
	wire          id_router_002_src_startofpacket;                                                                    // id_router_002:src_startofpacket -> rsp_xbar_demux_002:sink_startofpacket
	wire  [110:0] id_router_002_src_data;                                                                             // id_router_002:src_data -> rsp_xbar_demux_002:sink_data
	wire    [4:0] id_router_002_src_channel;                                                                          // id_router_002:src_channel -> rsp_xbar_demux_002:sink_channel
	wire          id_router_002_src_ready;                                                                            // rsp_xbar_demux_002:sink_ready -> id_router_002:src_ready
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;             // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_003:sink_endofpacket
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rp_valid;                   // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_003:sink_valid
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;           // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_003:sink_startofpacket
	wire  [110:0] leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rp_data;                    // Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rp_data -> id_router_003:sink_data
	wire          leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rp_ready;                   // id_router_003:sink_ready -> Leap_Sim_Control_bridge_slave_translator_avalon_universal_slave_0_agent:rp_ready
	wire          id_router_003_src_endofpacket;                                                                      // id_router_003:src_endofpacket -> rsp_xbar_demux_003:sink_endofpacket
	wire          id_router_003_src_valid;                                                                            // id_router_003:src_valid -> rsp_xbar_demux_003:sink_valid
	wire          id_router_003_src_startofpacket;                                                                    // id_router_003:src_startofpacket -> rsp_xbar_demux_003:sink_startofpacket
	wire  [110:0] id_router_003_src_data;                                                                             // id_router_003:src_data -> rsp_xbar_demux_003:sink_data
	wire    [4:0] id_router_003_src_channel;                                                                          // id_router_003:src_channel -> rsp_xbar_demux_003:sink_channel
	wire          id_router_003_src_ready;                                                                            // rsp_xbar_demux_003:sink_ready -> id_router_003:src_ready
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rp_endofpacket;                            // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_004:sink_endofpacket
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rp_valid;                                  // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_004:sink_valid
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rp_startofpacket;                          // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_004:sink_startofpacket
	wire  [362:0] ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rp_data;                                   // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rp_data -> id_router_004:sink_data
	wire          ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rp_ready;                                  // id_router_004:sink_ready -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:rp_ready
	wire          addr_router_src_endofpacket;                                                                        // addr_router:src_endofpacket -> limiter:cmd_sink_endofpacket
	wire          addr_router_src_valid;                                                                              // addr_router:src_valid -> limiter:cmd_sink_valid
	wire          addr_router_src_startofpacket;                                                                      // addr_router:src_startofpacket -> limiter:cmd_sink_startofpacket
	wire  [110:0] addr_router_src_data;                                                                               // addr_router:src_data -> limiter:cmd_sink_data
	wire    [4:0] addr_router_src_channel;                                                                            // addr_router:src_channel -> limiter:cmd_sink_channel
	wire          addr_router_src_ready;                                                                              // limiter:cmd_sink_ready -> addr_router:src_ready
	wire          limiter_cmd_src_endofpacket;                                                                        // limiter:cmd_src_endofpacket -> cmd_xbar_demux:sink_endofpacket
	wire          limiter_cmd_src_startofpacket;                                                                      // limiter:cmd_src_startofpacket -> cmd_xbar_demux:sink_startofpacket
	wire  [110:0] limiter_cmd_src_data;                                                                               // limiter:cmd_src_data -> cmd_xbar_demux:sink_data
	wire    [4:0] limiter_cmd_src_channel;                                                                            // limiter:cmd_src_channel -> cmd_xbar_demux:sink_channel
	wire          limiter_cmd_src_ready;                                                                              // cmd_xbar_demux:sink_ready -> limiter:cmd_src_ready
	wire          rsp_xbar_mux_src_endofpacket;                                                                       // rsp_xbar_mux:src_endofpacket -> limiter:rsp_sink_endofpacket
	wire          rsp_xbar_mux_src_valid;                                                                             // rsp_xbar_mux:src_valid -> limiter:rsp_sink_valid
	wire          rsp_xbar_mux_src_startofpacket;                                                                     // rsp_xbar_mux:src_startofpacket -> limiter:rsp_sink_startofpacket
	wire  [110:0] rsp_xbar_mux_src_data;                                                                              // rsp_xbar_mux:src_data -> limiter:rsp_sink_data
	wire    [4:0] rsp_xbar_mux_src_channel;                                                                           // rsp_xbar_mux:src_channel -> limiter:rsp_sink_channel
	wire          rsp_xbar_mux_src_ready;                                                                             // limiter:rsp_sink_ready -> rsp_xbar_mux:src_ready
	wire          limiter_rsp_src_endofpacket;                                                                        // limiter:rsp_src_endofpacket -> Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:rp_endofpacket
	wire          limiter_rsp_src_valid;                                                                              // limiter:rsp_src_valid -> Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:rp_valid
	wire          limiter_rsp_src_startofpacket;                                                                      // limiter:rsp_src_startofpacket -> Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:rp_startofpacket
	wire  [110:0] limiter_rsp_src_data;                                                                               // limiter:rsp_src_data -> Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:rp_data
	wire    [4:0] limiter_rsp_src_channel;                                                                            // limiter:rsp_src_channel -> Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:rp_channel
	wire          limiter_rsp_src_ready;                                                                              // Tiger_MIPS_data_master_translator_avalon_universal_master_0_agent:rp_ready -> limiter:rsp_src_ready
	wire          addr_router_001_src_endofpacket;                                                                    // addr_router_001:src_endofpacket -> limiter_001:cmd_sink_endofpacket
	wire          addr_router_001_src_valid;                                                                          // addr_router_001:src_valid -> limiter_001:cmd_sink_valid
	wire          addr_router_001_src_startofpacket;                                                                  // addr_router_001:src_startofpacket -> limiter_001:cmd_sink_startofpacket
	wire  [110:0] addr_router_001_src_data;                                                                           // addr_router_001:src_data -> limiter_001:cmd_sink_data
	wire    [4:0] addr_router_001_src_channel;                                                                        // addr_router_001:src_channel -> limiter_001:cmd_sink_channel
	wire          addr_router_001_src_ready;                                                                          // limiter_001:cmd_sink_ready -> addr_router_001:src_ready
	wire          limiter_001_cmd_src_endofpacket;                                                                    // limiter_001:cmd_src_endofpacket -> cmd_xbar_demux_001:sink_endofpacket
	wire          limiter_001_cmd_src_startofpacket;                                                                  // limiter_001:cmd_src_startofpacket -> cmd_xbar_demux_001:sink_startofpacket
	wire  [110:0] limiter_001_cmd_src_data;                                                                           // limiter_001:cmd_src_data -> cmd_xbar_demux_001:sink_data
	wire    [4:0] limiter_001_cmd_src_channel;                                                                        // limiter_001:cmd_src_channel -> cmd_xbar_demux_001:sink_channel
	wire          limiter_001_cmd_src_ready;                                                                          // cmd_xbar_demux_001:sink_ready -> limiter_001:cmd_src_ready
	wire          rsp_xbar_mux_001_src_endofpacket;                                                                   // rsp_xbar_mux_001:src_endofpacket -> limiter_001:rsp_sink_endofpacket
	wire          rsp_xbar_mux_001_src_valid;                                                                         // rsp_xbar_mux_001:src_valid -> limiter_001:rsp_sink_valid
	wire          rsp_xbar_mux_001_src_startofpacket;                                                                 // rsp_xbar_mux_001:src_startofpacket -> limiter_001:rsp_sink_startofpacket
	wire  [110:0] rsp_xbar_mux_001_src_data;                                                                          // rsp_xbar_mux_001:src_data -> limiter_001:rsp_sink_data
	wire    [4:0] rsp_xbar_mux_001_src_channel;                                                                       // rsp_xbar_mux_001:src_channel -> limiter_001:rsp_sink_channel
	wire          rsp_xbar_mux_001_src_ready;                                                                         // limiter_001:rsp_sink_ready -> rsp_xbar_mux_001:src_ready
	wire          limiter_001_rsp_src_endofpacket;                                                                    // limiter_001:rsp_src_endofpacket -> JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:rp_endofpacket
	wire          limiter_001_rsp_src_valid;                                                                          // limiter_001:rsp_src_valid -> JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:rp_valid
	wire          limiter_001_rsp_src_startofpacket;                                                                  // limiter_001:rsp_src_startofpacket -> JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:rp_startofpacket
	wire  [110:0] limiter_001_rsp_src_data;                                                                           // limiter_001:rsp_src_data -> JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:rp_data
	wire    [4:0] limiter_001_rsp_src_channel;                                                                        // limiter_001:rsp_src_channel -> JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:rp_channel
	wire          limiter_001_rsp_src_ready;                                                                          // JTAG_to_FPGA_Bridge_master_translator_avalon_universal_master_0_agent:rp_ready -> limiter_001:rsp_src_ready
	wire          burst_adapter_source0_endofpacket;                                                                  // burst_adapter:source0_endofpacket -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:cp_endofpacket
	wire          burst_adapter_source0_valid;                                                                        // burst_adapter:source0_valid -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:cp_valid
	wire          burst_adapter_source0_startofpacket;                                                                // burst_adapter:source0_startofpacket -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:cp_startofpacket
	wire  [362:0] burst_adapter_source0_data;                                                                         // burst_adapter:source0_data -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:cp_data
	wire          burst_adapter_source0_ready;                                                                        // DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:cp_ready -> burst_adapter:source0_ready
	wire    [4:0] burst_adapter_source0_channel;                                                                      // burst_adapter:source0_channel -> DDR2_SDRAM_avl_translator_avalon_universal_slave_0_agent:cp_channel
	wire          cmd_xbar_demux_src0_endofpacket;                                                                    // cmd_xbar_demux:src0_endofpacket -> cmd_xbar_mux:sink0_endofpacket
	wire          cmd_xbar_demux_src0_valid;                                                                          // cmd_xbar_demux:src0_valid -> cmd_xbar_mux:sink0_valid
	wire          cmd_xbar_demux_src0_startofpacket;                                                                  // cmd_xbar_demux:src0_startofpacket -> cmd_xbar_mux:sink0_startofpacket
	wire  [110:0] cmd_xbar_demux_src0_data;                                                                           // cmd_xbar_demux:src0_data -> cmd_xbar_mux:sink0_data
	wire    [4:0] cmd_xbar_demux_src0_channel;                                                                        // cmd_xbar_demux:src0_channel -> cmd_xbar_mux:sink0_channel
	wire          cmd_xbar_demux_src0_ready;                                                                          // cmd_xbar_mux:sink0_ready -> cmd_xbar_demux:src0_ready
	wire          cmd_xbar_demux_src1_endofpacket;                                                                    // cmd_xbar_demux:src1_endofpacket -> cmd_xbar_mux_001:sink0_endofpacket
	wire          cmd_xbar_demux_src1_valid;                                                                          // cmd_xbar_demux:src1_valid -> cmd_xbar_mux_001:sink0_valid
	wire          cmd_xbar_demux_src1_startofpacket;                                                                  // cmd_xbar_demux:src1_startofpacket -> cmd_xbar_mux_001:sink0_startofpacket
	wire  [110:0] cmd_xbar_demux_src1_data;                                                                           // cmd_xbar_demux:src1_data -> cmd_xbar_mux_001:sink0_data
	wire    [4:0] cmd_xbar_demux_src1_channel;                                                                        // cmd_xbar_demux:src1_channel -> cmd_xbar_mux_001:sink0_channel
	wire          cmd_xbar_demux_src1_ready;                                                                          // cmd_xbar_mux_001:sink0_ready -> cmd_xbar_demux:src1_ready
	wire          cmd_xbar_demux_src2_endofpacket;                                                                    // cmd_xbar_demux:src2_endofpacket -> cmd_xbar_mux_002:sink0_endofpacket
	wire          cmd_xbar_demux_src2_valid;                                                                          // cmd_xbar_demux:src2_valid -> cmd_xbar_mux_002:sink0_valid
	wire          cmd_xbar_demux_src2_startofpacket;                                                                  // cmd_xbar_demux:src2_startofpacket -> cmd_xbar_mux_002:sink0_startofpacket
	wire  [110:0] cmd_xbar_demux_src2_data;                                                                           // cmd_xbar_demux:src2_data -> cmd_xbar_mux_002:sink0_data
	wire    [4:0] cmd_xbar_demux_src2_channel;                                                                        // cmd_xbar_demux:src2_channel -> cmd_xbar_mux_002:sink0_channel
	wire          cmd_xbar_demux_src2_ready;                                                                          // cmd_xbar_mux_002:sink0_ready -> cmd_xbar_demux:src2_ready
	wire          cmd_xbar_demux_001_src0_endofpacket;                                                                // cmd_xbar_demux_001:src0_endofpacket -> cmd_xbar_mux_001:sink1_endofpacket
	wire          cmd_xbar_demux_001_src0_valid;                                                                      // cmd_xbar_demux_001:src0_valid -> cmd_xbar_mux_001:sink1_valid
	wire          cmd_xbar_demux_001_src0_startofpacket;                                                              // cmd_xbar_demux_001:src0_startofpacket -> cmd_xbar_mux_001:sink1_startofpacket
	wire  [110:0] cmd_xbar_demux_001_src0_data;                                                                       // cmd_xbar_demux_001:src0_data -> cmd_xbar_mux_001:sink1_data
	wire    [4:0] cmd_xbar_demux_001_src0_channel;                                                                    // cmd_xbar_demux_001:src0_channel -> cmd_xbar_mux_001:sink1_channel
	wire          cmd_xbar_demux_001_src0_ready;                                                                      // cmd_xbar_mux_001:sink1_ready -> cmd_xbar_demux_001:src0_ready
	wire          cmd_xbar_demux_001_src1_endofpacket;                                                                // cmd_xbar_demux_001:src1_endofpacket -> cmd_xbar_mux_003:sink0_endofpacket
	wire          cmd_xbar_demux_001_src1_valid;                                                                      // cmd_xbar_demux_001:src1_valid -> cmd_xbar_mux_003:sink0_valid
	wire          cmd_xbar_demux_001_src1_startofpacket;                                                              // cmd_xbar_demux_001:src1_startofpacket -> cmd_xbar_mux_003:sink0_startofpacket
	wire  [110:0] cmd_xbar_demux_001_src1_data;                                                                       // cmd_xbar_demux_001:src1_data -> cmd_xbar_mux_003:sink0_data
	wire    [4:0] cmd_xbar_demux_001_src1_channel;                                                                    // cmd_xbar_demux_001:src1_channel -> cmd_xbar_mux_003:sink0_channel
	wire          cmd_xbar_demux_001_src1_ready;                                                                      // cmd_xbar_mux_003:sink0_ready -> cmd_xbar_demux_001:src1_ready
	wire          cmd_xbar_demux_001_src2_endofpacket;                                                                // cmd_xbar_demux_001:src2_endofpacket -> cmd_xbar_mux_004:sink0_endofpacket
	wire          cmd_xbar_demux_001_src2_valid;                                                                      // cmd_xbar_demux_001:src2_valid -> cmd_xbar_mux_004:sink0_valid
	wire          cmd_xbar_demux_001_src2_startofpacket;                                                              // cmd_xbar_demux_001:src2_startofpacket -> cmd_xbar_mux_004:sink0_startofpacket
	wire  [110:0] cmd_xbar_demux_001_src2_data;                                                                       // cmd_xbar_demux_001:src2_data -> cmd_xbar_mux_004:sink0_data
	wire    [4:0] cmd_xbar_demux_001_src2_channel;                                                                    // cmd_xbar_demux_001:src2_channel -> cmd_xbar_mux_004:sink0_channel
	wire          cmd_xbar_demux_001_src2_ready;                                                                      // cmd_xbar_mux_004:sink0_ready -> cmd_xbar_demux_001:src2_ready
	wire          cmd_xbar_demux_002_src0_endofpacket;                                                                // cmd_xbar_demux_002:src0_endofpacket -> cmd_xbar_mux_004:sink1_endofpacket
	wire          cmd_xbar_demux_002_src0_valid;                                                                      // cmd_xbar_demux_002:src0_valid -> cmd_xbar_mux_004:sink1_valid
	wire          cmd_xbar_demux_002_src0_startofpacket;                                                              // cmd_xbar_demux_002:src0_startofpacket -> cmd_xbar_mux_004:sink1_startofpacket
	wire  [110:0] cmd_xbar_demux_002_src0_data;                                                                       // cmd_xbar_demux_002:src0_data -> cmd_xbar_mux_004:sink1_data
	wire    [4:0] cmd_xbar_demux_002_src0_channel;                                                                    // cmd_xbar_demux_002:src0_channel -> cmd_xbar_mux_004:sink1_channel
	wire          cmd_xbar_demux_002_src0_ready;                                                                      // cmd_xbar_mux_004:sink1_ready -> cmd_xbar_demux_002:src0_ready
	wire          cmd_xbar_demux_003_src0_endofpacket;                                                                // cmd_xbar_demux_003:src0_endofpacket -> cmd_xbar_mux_004:sink2_endofpacket
	wire          cmd_xbar_demux_003_src0_valid;                                                                      // cmd_xbar_demux_003:src0_valid -> cmd_xbar_mux_004:sink2_valid
	wire          cmd_xbar_demux_003_src0_startofpacket;                                                              // cmd_xbar_demux_003:src0_startofpacket -> cmd_xbar_mux_004:sink2_startofpacket
	wire  [110:0] cmd_xbar_demux_003_src0_data;                                                                       // cmd_xbar_demux_003:src0_data -> cmd_xbar_mux_004:sink2_data
	wire    [4:0] cmd_xbar_demux_003_src0_channel;                                                                    // cmd_xbar_demux_003:src0_channel -> cmd_xbar_mux_004:sink2_channel
	wire          cmd_xbar_demux_003_src0_ready;                                                                      // cmd_xbar_mux_004:sink2_ready -> cmd_xbar_demux_003:src0_ready
	wire          rsp_xbar_demux_src0_endofpacket;                                                                    // rsp_xbar_demux:src0_endofpacket -> rsp_xbar_mux:sink0_endofpacket
	wire          rsp_xbar_demux_src0_valid;                                                                          // rsp_xbar_demux:src0_valid -> rsp_xbar_mux:sink0_valid
	wire          rsp_xbar_demux_src0_startofpacket;                                                                  // rsp_xbar_demux:src0_startofpacket -> rsp_xbar_mux:sink0_startofpacket
	wire  [110:0] rsp_xbar_demux_src0_data;                                                                           // rsp_xbar_demux:src0_data -> rsp_xbar_mux:sink0_data
	wire    [4:0] rsp_xbar_demux_src0_channel;                                                                        // rsp_xbar_demux:src0_channel -> rsp_xbar_mux:sink0_channel
	wire          rsp_xbar_demux_src0_ready;                                                                          // rsp_xbar_mux:sink0_ready -> rsp_xbar_demux:src0_ready
	wire          rsp_xbar_demux_001_src0_endofpacket;                                                                // rsp_xbar_demux_001:src0_endofpacket -> rsp_xbar_mux:sink1_endofpacket
	wire          rsp_xbar_demux_001_src0_valid;                                                                      // rsp_xbar_demux_001:src0_valid -> rsp_xbar_mux:sink1_valid
	wire          rsp_xbar_demux_001_src0_startofpacket;                                                              // rsp_xbar_demux_001:src0_startofpacket -> rsp_xbar_mux:sink1_startofpacket
	wire  [110:0] rsp_xbar_demux_001_src0_data;                                                                       // rsp_xbar_demux_001:src0_data -> rsp_xbar_mux:sink1_data
	wire    [4:0] rsp_xbar_demux_001_src0_channel;                                                                    // rsp_xbar_demux_001:src0_channel -> rsp_xbar_mux:sink1_channel
	wire          rsp_xbar_demux_001_src0_ready;                                                                      // rsp_xbar_mux:sink1_ready -> rsp_xbar_demux_001:src0_ready
	wire          rsp_xbar_demux_001_src1_endofpacket;                                                                // rsp_xbar_demux_001:src1_endofpacket -> rsp_xbar_mux_001:sink0_endofpacket
	wire          rsp_xbar_demux_001_src1_valid;                                                                      // rsp_xbar_demux_001:src1_valid -> rsp_xbar_mux_001:sink0_valid
	wire          rsp_xbar_demux_001_src1_startofpacket;                                                              // rsp_xbar_demux_001:src1_startofpacket -> rsp_xbar_mux_001:sink0_startofpacket
	wire  [110:0] rsp_xbar_demux_001_src1_data;                                                                       // rsp_xbar_demux_001:src1_data -> rsp_xbar_mux_001:sink0_data
	wire    [4:0] rsp_xbar_demux_001_src1_channel;                                                                    // rsp_xbar_demux_001:src1_channel -> rsp_xbar_mux_001:sink0_channel
	wire          rsp_xbar_demux_001_src1_ready;                                                                      // rsp_xbar_mux_001:sink0_ready -> rsp_xbar_demux_001:src1_ready
	wire          rsp_xbar_demux_002_src0_endofpacket;                                                                // rsp_xbar_demux_002:src0_endofpacket -> rsp_xbar_mux:sink2_endofpacket
	wire          rsp_xbar_demux_002_src0_valid;                                                                      // rsp_xbar_demux_002:src0_valid -> rsp_xbar_mux:sink2_valid
	wire          rsp_xbar_demux_002_src0_startofpacket;                                                              // rsp_xbar_demux_002:src0_startofpacket -> rsp_xbar_mux:sink2_startofpacket
	wire  [110:0] rsp_xbar_demux_002_src0_data;                                                                       // rsp_xbar_demux_002:src0_data -> rsp_xbar_mux:sink2_data
	wire    [4:0] rsp_xbar_demux_002_src0_channel;                                                                    // rsp_xbar_demux_002:src0_channel -> rsp_xbar_mux:sink2_channel
	wire          rsp_xbar_demux_002_src0_ready;                                                                      // rsp_xbar_mux:sink2_ready -> rsp_xbar_demux_002:src0_ready
	wire          rsp_xbar_demux_003_src0_endofpacket;                                                                // rsp_xbar_demux_003:src0_endofpacket -> rsp_xbar_mux_001:sink1_endofpacket
	wire          rsp_xbar_demux_003_src0_valid;                                                                      // rsp_xbar_demux_003:src0_valid -> rsp_xbar_mux_001:sink1_valid
	wire          rsp_xbar_demux_003_src0_startofpacket;                                                              // rsp_xbar_demux_003:src0_startofpacket -> rsp_xbar_mux_001:sink1_startofpacket
	wire  [110:0] rsp_xbar_demux_003_src0_data;                                                                       // rsp_xbar_demux_003:src0_data -> rsp_xbar_mux_001:sink1_data
	wire    [4:0] rsp_xbar_demux_003_src0_channel;                                                                    // rsp_xbar_demux_003:src0_channel -> rsp_xbar_mux_001:sink1_channel
	wire          rsp_xbar_demux_003_src0_ready;                                                                      // rsp_xbar_mux_001:sink1_ready -> rsp_xbar_demux_003:src0_ready
	wire          rsp_xbar_demux_004_src0_endofpacket;                                                                // rsp_xbar_demux_004:src0_endofpacket -> rsp_xbar_mux_001:sink2_endofpacket
	wire          rsp_xbar_demux_004_src0_valid;                                                                      // rsp_xbar_demux_004:src0_valid -> rsp_xbar_mux_001:sink2_valid
	wire          rsp_xbar_demux_004_src0_startofpacket;                                                              // rsp_xbar_demux_004:src0_startofpacket -> rsp_xbar_mux_001:sink2_startofpacket
	wire  [110:0] rsp_xbar_demux_004_src0_data;                                                                       // rsp_xbar_demux_004:src0_data -> rsp_xbar_mux_001:sink2_data
	wire    [4:0] rsp_xbar_demux_004_src0_channel;                                                                    // rsp_xbar_demux_004:src0_channel -> rsp_xbar_mux_001:sink2_channel
	wire          rsp_xbar_demux_004_src0_ready;                                                                      // rsp_xbar_mux_001:sink2_ready -> rsp_xbar_demux_004:src0_ready
	wire          rsp_xbar_demux_004_src1_endofpacket;                                                                // rsp_xbar_demux_004:src1_endofpacket -> rsp_xbar_mux_002:sink0_endofpacket
	wire          rsp_xbar_demux_004_src1_valid;                                                                      // rsp_xbar_demux_004:src1_valid -> rsp_xbar_mux_002:sink0_valid
	wire          rsp_xbar_demux_004_src1_startofpacket;                                                              // rsp_xbar_demux_004:src1_startofpacket -> rsp_xbar_mux_002:sink0_startofpacket
	wire  [110:0] rsp_xbar_demux_004_src1_data;                                                                       // rsp_xbar_demux_004:src1_data -> rsp_xbar_mux_002:sink0_data
	wire    [4:0] rsp_xbar_demux_004_src1_channel;                                                                    // rsp_xbar_demux_004:src1_channel -> rsp_xbar_mux_002:sink0_channel
	wire          rsp_xbar_demux_004_src1_ready;                                                                      // rsp_xbar_mux_002:sink0_ready -> rsp_xbar_demux_004:src1_ready
	wire          rsp_xbar_demux_004_src2_endofpacket;                                                                // rsp_xbar_demux_004:src2_endofpacket -> rsp_xbar_mux_003:sink0_endofpacket
	wire          rsp_xbar_demux_004_src2_valid;                                                                      // rsp_xbar_demux_004:src2_valid -> rsp_xbar_mux_003:sink0_valid
	wire          rsp_xbar_demux_004_src2_startofpacket;                                                              // rsp_xbar_demux_004:src2_startofpacket -> rsp_xbar_mux_003:sink0_startofpacket
	wire  [110:0] rsp_xbar_demux_004_src2_data;                                                                       // rsp_xbar_demux_004:src2_data -> rsp_xbar_mux_003:sink0_data
	wire    [4:0] rsp_xbar_demux_004_src2_channel;                                                                    // rsp_xbar_demux_004:src2_channel -> rsp_xbar_mux_003:sink0_channel
	wire          rsp_xbar_demux_004_src2_ready;                                                                      // rsp_xbar_mux_003:sink0_ready -> rsp_xbar_demux_004:src2_ready
	wire          id_router_004_src_endofpacket;                                                                      // id_router_004:src_endofpacket -> width_adapter:in_endofpacket
	wire          id_router_004_src_valid;                                                                            // id_router_004:src_valid -> width_adapter:in_valid
	wire          id_router_004_src_startofpacket;                                                                    // id_router_004:src_startofpacket -> width_adapter:in_startofpacket
	wire  [362:0] id_router_004_src_data;                                                                             // id_router_004:src_data -> width_adapter:in_data
	wire    [4:0] id_router_004_src_channel;                                                                          // id_router_004:src_channel -> width_adapter:in_channel
	wire          id_router_004_src_ready;                                                                            // width_adapter:in_ready -> id_router_004:src_ready
	wire          width_adapter_src_endofpacket;                                                                      // width_adapter:out_endofpacket -> rsp_xbar_demux_004:sink_endofpacket
	wire          width_adapter_src_valid;                                                                            // width_adapter:out_valid -> rsp_xbar_demux_004:sink_valid
	wire          width_adapter_src_startofpacket;                                                                    // width_adapter:out_startofpacket -> rsp_xbar_demux_004:sink_startofpacket
	wire  [110:0] width_adapter_src_data;                                                                             // width_adapter:out_data -> rsp_xbar_demux_004:sink_data
	wire          width_adapter_src_ready;                                                                            // rsp_xbar_demux_004:sink_ready -> width_adapter:out_ready
	wire    [4:0] width_adapter_src_channel;                                                                          // width_adapter:out_channel -> rsp_xbar_demux_004:sink_channel
	wire          cmd_xbar_mux_004_src_endofpacket;                                                                   // cmd_xbar_mux_004:src_endofpacket -> width_adapter_001:in_endofpacket
	wire          cmd_xbar_mux_004_src_valid;                                                                         // cmd_xbar_mux_004:src_valid -> width_adapter_001:in_valid
	wire          cmd_xbar_mux_004_src_startofpacket;                                                                 // cmd_xbar_mux_004:src_startofpacket -> width_adapter_001:in_startofpacket
	wire  [110:0] cmd_xbar_mux_004_src_data;                                                                          // cmd_xbar_mux_004:src_data -> width_adapter_001:in_data
	wire    [4:0] cmd_xbar_mux_004_src_channel;                                                                       // cmd_xbar_mux_004:src_channel -> width_adapter_001:in_channel
	wire          cmd_xbar_mux_004_src_ready;                                                                         // width_adapter_001:in_ready -> cmd_xbar_mux_004:src_ready
	wire          width_adapter_001_src_endofpacket;                                                                  // width_adapter_001:out_endofpacket -> burst_adapter:sink0_endofpacket
	wire          width_adapter_001_src_valid;                                                                        // width_adapter_001:out_valid -> burst_adapter:sink0_valid
	wire          width_adapter_001_src_startofpacket;                                                                // width_adapter_001:out_startofpacket -> burst_adapter:sink0_startofpacket
	wire  [362:0] width_adapter_001_src_data;                                                                         // width_adapter_001:out_data -> burst_adapter:sink0_data
	wire          width_adapter_001_src_ready;                                                                        // burst_adapter:sink0_ready -> width_adapter_001:out_ready
	wire    [4:0] width_adapter_001_src_channel;                                                                      // width_adapter_001:out_channel -> burst_adapter:sink0_channel
	wire    [4:0] limiter_cmd_valid_data;                                                                             // limiter:cmd_src_valid -> cmd_xbar_demux:sink_valid
	wire    [4:0] limiter_001_cmd_valid_data;                                                                         // limiter_001:cmd_src_valid -> cmd_xbar_demux_001:sink_valid

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) tiger_mips_data_master_translator (
		.clk                      (DDR2_SDRAM_afi_clk_clk),                                                    //                       clk.clk
		.reset                    (Tiger_MIPS_reset_reset_bridge_in_reset_reset),                              //                     reset.reset
		.uav_address              (tiger_mips_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount           (tiger_mips_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read                 (tiger_mips_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write                (tiger_mips_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest          (tiger_mips_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid        (tiger_mips_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable           (tiger_mips_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata             (tiger_mips_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata            (tiger_mips_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock                 (tiger_mips_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess          (tiger_mips_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address               (Tiger_MIPS_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest           (Tiger_MIPS_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable            (Tiger_MIPS_data_master_byteenable),                                         //                          .byteenable
		.av_read                  (Tiger_MIPS_data_master_read),                                               //                          .read
		.av_readdata              (Tiger_MIPS_data_master_readdata),                                           //                          .readdata
		.av_readdatavalid         (Tiger_MIPS_data_master_readdatavalid),                                      //                          .readdatavalid
		.av_write                 (Tiger_MIPS_data_master_write),                                              //                          .write
		.av_writedata             (Tiger_MIPS_data_master_writedata),                                          //                          .writedata
		.av_burstcount            (1'b1),                                                                      //               (terminated)
		.av_beginbursttransfer    (1'b0),                                                                      //               (terminated)
		.av_begintransfer         (1'b0),                                                                      //               (terminated)
		.av_chipselect            (1'b0),                                                                      //               (terminated)
		.av_lock                  (1'b0),                                                                      //               (terminated)
		.av_debugaccess           (1'b0),                                                                      //               (terminated)
		.uav_clken                (),                                                                          //               (terminated)
		.av_clken                 (1'b1),                                                                      //               (terminated)
		.uav_response             (2'b00),                                                                     //               (terminated)
		.av_response              (),                                                                          //               (terminated)
		.uav_writeresponserequest (),                                                                          //               (terminated)
		.uav_writeresponsevalid   (1'b0),                                                                      //               (terminated)
		.av_writeresponserequest  (1'b0),                                                                      //               (terminated)
		.av_writeresponsevalid    ()                                                                           //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) jtag_to_fpga_bridge_master_translator (
		.clk                      (DDR2_SDRAM_afi_clk_clk),                                                        //                       clk.clk
		.reset                    (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                //                     reset.reset
		.uav_address              (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount           (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read                 (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write                (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest          (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid        (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable           (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata             (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata            (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock                 (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess          (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address               (JTAG_to_FPGA_Bridge_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest           (JTAG_to_FPGA_Bridge_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable            (JTAG_to_FPGA_Bridge_master_byteenable),                                         //                          .byteenable
		.av_read                  (JTAG_to_FPGA_Bridge_master_read),                                               //                          .read
		.av_readdata              (JTAG_to_FPGA_Bridge_master_readdata),                                           //                          .readdata
		.av_readdatavalid         (JTAG_to_FPGA_Bridge_master_readdatavalid),                                      //                          .readdatavalid
		.av_write                 (JTAG_to_FPGA_Bridge_master_write),                                              //                          .write
		.av_writedata             (JTAG_to_FPGA_Bridge_master_writedata),                                          //                          .writedata
		.av_burstcount            (1'b1),                                                                          //               (terminated)
		.av_beginbursttransfer    (1'b0),                                                                          //               (terminated)
		.av_begintransfer         (1'b0),                                                                          //               (terminated)
		.av_chipselect            (1'b0),                                                                          //               (terminated)
		.av_lock                  (1'b0),                                                                          //               (terminated)
		.av_debugaccess           (1'b0),                                                                          //               (terminated)
		.uav_clken                (),                                                                              //               (terminated)
		.av_clken                 (1'b1),                                                                          //               (terminated)
		.uav_response             (2'b00),                                                                         //               (terminated)
		.av_response              (),                                                                              //               (terminated)
		.uav_writeresponserequest (),                                                                              //               (terminated)
		.uav_writeresponsevalid   (1'b0),                                                                          //               (terminated)
		.av_writeresponserequest  (1'b0),                                                                          //               (terminated)
		.av_writeresponsevalid    ()                                                                               //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (6),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (8),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (1),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) tiger_icache_icache_master_translator (
		.clk                      (DDR2_SDRAM_afi_clk_clk),                                                        //                       clk.clk
		.reset                    (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                //                     reset.reset
		.uav_address              (tiger_icache_icache_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount           (tiger_icache_icache_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read                 (tiger_icache_icache_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write                (tiger_icache_icache_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest          (tiger_icache_icache_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid        (tiger_icache_icache_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable           (tiger_icache_icache_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata             (tiger_icache_icache_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata            (tiger_icache_icache_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock                 (tiger_icache_icache_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess          (tiger_icache_icache_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address               (Tiger_ICache_icache_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest           (Tiger_ICache_icache_master_waitrequest),                                        //                          .waitrequest
		.av_burstcount            (Tiger_ICache_icache_master_burstcount),                                         //                          .burstcount
		.av_beginbursttransfer    (Tiger_ICache_icache_master_beginbursttransfer),                                 //                          .beginbursttransfer
		.av_read                  (Tiger_ICache_icache_master_read),                                               //                          .read
		.av_readdata              (Tiger_ICache_icache_master_readdata),                                           //                          .readdata
		.av_readdatavalid         (Tiger_ICache_icache_master_readdatavalid),                                      //                          .readdatavalid
		.av_byteenable            (4'b1111),                                                                       //               (terminated)
		.av_begintransfer         (1'b0),                                                                          //               (terminated)
		.av_chipselect            (1'b0),                                                                          //               (terminated)
		.av_write                 (1'b0),                                                                          //               (terminated)
		.av_writedata             (32'b00000000000000000000000000000000),                                          //               (terminated)
		.av_lock                  (1'b0),                                                                          //               (terminated)
		.av_debugaccess           (1'b0),                                                                          //               (terminated)
		.uav_clken                (),                                                                              //               (terminated)
		.av_clken                 (1'b1),                                                                          //               (terminated)
		.uav_response             (2'b00),                                                                         //               (terminated)
		.av_response              (),                                                                              //               (terminated)
		.uav_writeresponserequest (),                                                                              //               (terminated)
		.uav_writeresponsevalid   (1'b0),                                                                          //               (terminated)
		.av_writeresponserequest  (1'b0),                                                                          //               (terminated)
		.av_writeresponsevalid    ()                                                                               //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (3),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (5),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) dcache_cache_master_translator (
		.clk                      (DDR2_SDRAM_afi_clk_clk),                                                 //                       clk.clk
		.reset                    (Tiger_ICache_reset_reset_bridge_in_reset_reset),                         //                     reset.reset
		.uav_address              (dcache_cache_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount           (dcache_cache_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read                 (dcache_cache_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write                (dcache_cache_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest          (dcache_cache_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid        (dcache_cache_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable           (dcache_cache_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata             (dcache_cache_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata            (dcache_cache_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock                 (dcache_cache_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess          (dcache_cache_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address               (DCache_cache_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest           (DCache_cache_master_waitrequest),                                        //                          .waitrequest
		.av_burstcount            (DCache_cache_master_burstcount),                                         //                          .burstcount
		.av_byteenable            (DCache_cache_master_byteenable),                                         //                          .byteenable
		.av_read                  (DCache_cache_master_read),                                               //                          .read
		.av_readdata              (DCache_cache_master_readdata),                                           //                          .readdata
		.av_readdatavalid         (DCache_cache_master_readdatavalid),                                      //                          .readdatavalid
		.av_write                 (DCache_cache_master_write),                                              //                          .write
		.av_writedata             (DCache_cache_master_writedata),                                          //                          .writedata
		.av_beginbursttransfer    (1'b0),                                                                   //               (terminated)
		.av_begintransfer         (1'b0),                                                                   //               (terminated)
		.av_chipselect            (1'b0),                                                                   //               (terminated)
		.av_lock                  (1'b0),                                                                   //               (terminated)
		.av_debugaccess           (1'b0),                                                                   //               (terminated)
		.uav_clken                (),                                                                       //               (terminated)
		.av_clken                 (1'b1),                                                                   //               (terminated)
		.uav_response             (2'b00),                                                                  //               (terminated)
		.av_response              (),                                                                       //               (terminated)
		.uav_writeresponserequest (),                                                                       //               (terminated)
		.uav_writeresponsevalid   (1'b0),                                                                   //               (terminated)
		.av_writeresponserequest  (1'b0),                                                                   //               (terminated)
		.av_writeresponsevalid    ()                                                                        //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (31),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) dcache_cache_slave_translator (
		.clk                      (DDR2_SDRAM_afi_clk_clk),                                                        //                      clk.clk
		.reset                    (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                //                    reset.reset
		.uav_address              (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount           (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    //                         .burstcount
		.uav_read                 (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_read),          //                         .read
		.uav_write                (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_write),         //                         .write
		.uav_waitrequest          (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid        (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable           (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata             (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      //                         .readdata
		.uav_writedata            (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     //                         .writedata
		.uav_lock                 (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_lock),          //                         .lock
		.uav_debugaccess          (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   //                         .debugaccess
		.av_address               (DCache_cache_slave_address),                                                    //      avalon_anti_slave_0.address
		.av_write                 (DCache_cache_slave_write),                                                      //                         .write
		.av_read                  (DCache_cache_slave_read),                                                       //                         .read
		.av_readdata              (DCache_cache_slave_readdata),                                                   //                         .readdata
		.av_writedata             (DCache_cache_slave_writedata),                                                  //                         .writedata
		.av_byteenable            (DCache_cache_slave_byteenable),                                                 //                         .byteenable
		.av_readdatavalid         (DCache_cache_slave_readdatavalid),                                              //                         .readdatavalid
		.av_waitrequest           (DCache_cache_slave_waitrequest),                                                //                         .waitrequest
		.av_begintransfer         (),                                                                              //              (terminated)
		.av_beginbursttransfer    (),                                                                              //              (terminated)
		.av_burstcount            (),                                                                              //              (terminated)
		.av_writebyteenable       (),                                                                              //              (terminated)
		.av_lock                  (),                                                                              //              (terminated)
		.av_chipselect            (),                                                                              //              (terminated)
		.av_clken                 (),                                                                              //              (terminated)
		.uav_clken                (1'b0),                                                                          //              (terminated)
		.av_debugaccess           (),                                                                              //              (terminated)
		.av_outputenable          (),                                                                              //              (terminated)
		.uav_response             (),                                                                              //              (terminated)
		.av_response              (2'b00),                                                                         //              (terminated)
		.uav_writeresponserequest (1'b0),                                                                          //              (terminated)
		.uav_writeresponsevalid   (),                                                                              //              (terminated)
		.av_writeresponserequest  (),                                                                              //              (terminated)
		.av_writeresponsevalid    (1'b0)                                                                           //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) jtag_uart_avalon_jtag_slave_translator (
		.clk                      (DDR2_SDRAM_afi_clk_clk),                                                                 //                      clk.clk
		.reset                    (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                         //                    reset.reset
		.uav_address              (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    //                         .burstcount
		.uav_read                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read),          //                         .read
		.uav_write                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write),         //                         .write
		.uav_waitrequest          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata             (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      //                         .readdata
		.uav_writedata            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     //                         .writedata
		.uav_lock                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock),          //                         .lock
		.uav_debugaccess          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   //                         .debugaccess
		.av_address               (JTAG_UART_avalon_jtag_slave_address),                                                    //      avalon_anti_slave_0.address
		.av_write                 (JTAG_UART_avalon_jtag_slave_write),                                                      //                         .write
		.av_read                  (JTAG_UART_avalon_jtag_slave_read),                                                       //                         .read
		.av_readdata              (JTAG_UART_avalon_jtag_slave_readdata),                                                   //                         .readdata
		.av_writedata             (JTAG_UART_avalon_jtag_slave_writedata),                                                  //                         .writedata
		.av_waitrequest           (JTAG_UART_avalon_jtag_slave_waitrequest),                                                //                         .waitrequest
		.av_chipselect            (JTAG_UART_avalon_jtag_slave_chipselect),                                                 //                         .chipselect
		.av_begintransfer         (),                                                                                       //              (terminated)
		.av_beginbursttransfer    (),                                                                                       //              (terminated)
		.av_burstcount            (),                                                                                       //              (terminated)
		.av_byteenable            (),                                                                                       //              (terminated)
		.av_readdatavalid         (1'b0),                                                                                   //              (terminated)
		.av_writebyteenable       (),                                                                                       //              (terminated)
		.av_lock                  (),                                                                                       //              (terminated)
		.av_clken                 (),                                                                                       //              (terminated)
		.uav_clken                (1'b0),                                                                                   //              (terminated)
		.av_debugaccess           (),                                                                                       //              (terminated)
		.av_outputenable          (),                                                                                       //              (terminated)
		.uav_response             (),                                                                                       //              (terminated)
		.av_response              (2'b00),                                                                                  //              (terminated)
		.uav_writeresponserequest (1'b0),                                                                                   //              (terminated)
		.uav_writeresponsevalid   (),                                                                                       //              (terminated)
		.av_writeresponserequest  (),                                                                                       //              (terminated)
		.av_writeresponsevalid    (1'b0)                                                                                    //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (1),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) uart_s1_translator (
		.clk                      (DDR2_SDRAM_afi_clk_clk),                                             //                      clk.clk
		.reset                    (Tiger_ICache_reset_reset_bridge_in_reset_reset),                     //                    reset.reset
		.uav_address              (uart_s1_translator_avalon_universal_slave_0_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount           (uart_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    //                         .burstcount
		.uav_read                 (uart_s1_translator_avalon_universal_slave_0_agent_m0_read),          //                         .read
		.uav_write                (uart_s1_translator_avalon_universal_slave_0_agent_m0_write),         //                         .write
		.uav_waitrequest          (uart_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid        (uart_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable           (uart_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata             (uart_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      //                         .readdata
		.uav_writedata            (uart_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     //                         .writedata
		.uav_lock                 (uart_s1_translator_avalon_universal_slave_0_agent_m0_lock),          //                         .lock
		.uav_debugaccess          (uart_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   //                         .debugaccess
		.av_address               (UART_s1_address),                                                    //      avalon_anti_slave_0.address
		.av_write                 (UART_s1_write),                                                      //                         .write
		.av_read                  (UART_s1_read),                                                       //                         .read
		.av_readdata              (UART_s1_readdata),                                                   //                         .readdata
		.av_writedata             (UART_s1_writedata),                                                  //                         .writedata
		.av_begintransfer         (UART_s1_begintransfer),                                              //                         .begintransfer
		.av_chipselect            (UART_s1_chipselect),                                                 //                         .chipselect
		.av_beginbursttransfer    (),                                                                   //              (terminated)
		.av_burstcount            (),                                                                   //              (terminated)
		.av_byteenable            (),                                                                   //              (terminated)
		.av_readdatavalid         (1'b0),                                                               //              (terminated)
		.av_waitrequest           (1'b0),                                                               //              (terminated)
		.av_writebyteenable       (),                                                                   //              (terminated)
		.av_lock                  (),                                                                   //              (terminated)
		.av_clken                 (),                                                                   //              (terminated)
		.uav_clken                (1'b0),                                                               //              (terminated)
		.av_debugaccess           (),                                                                   //              (terminated)
		.av_outputenable          (),                                                                   //              (terminated)
		.uav_response             (),                                                                   //              (terminated)
		.av_response              (2'b00),                                                              //              (terminated)
		.uav_writeresponserequest (1'b0),                                                               //              (terminated)
		.uav_writeresponsevalid   (),                                                                   //              (terminated)
		.av_writeresponserequest  (),                                                                   //              (terminated)
		.av_writeresponsevalid    (1'b0)                                                                //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (8),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) leap_sim_control_bridge_slave_translator (
		.clk                      (DDR2_SDRAM_afi_clk_clk),                                                                   //                      clk.clk
		.reset                    (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                           //                    reset.reset
		.uav_address              (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount           (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    //                         .burstcount
		.uav_read                 (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_read),          //                         .read
		.uav_write                (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_write),         //                         .write
		.uav_waitrequest          (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid        (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable           (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata             (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      //                         .readdata
		.uav_writedata            (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     //                         .writedata
		.uav_lock                 (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_lock),          //                         .lock
		.uav_debugaccess          (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   //                         .debugaccess
		.av_address               (Leap_Sim_Control_bridge_slave_address),                                                    //      avalon_anti_slave_0.address
		.av_write                 (Leap_Sim_Control_bridge_slave_write),                                                      //                         .write
		.av_read                  (Leap_Sim_Control_bridge_slave_read),                                                       //                         .read
		.av_readdata              (Leap_Sim_Control_bridge_slave_readdata),                                                   //                         .readdata
		.av_writedata             (Leap_Sim_Control_bridge_slave_writedata),                                                  //                         .writedata
		.av_begintransfer         (),                                                                                         //              (terminated)
		.av_beginbursttransfer    (),                                                                                         //              (terminated)
		.av_burstcount            (),                                                                                         //              (terminated)
		.av_byteenable            (),                                                                                         //              (terminated)
		.av_readdatavalid         (1'b0),                                                                                     //              (terminated)
		.av_waitrequest           (1'b0),                                                                                     //              (terminated)
		.av_writebyteenable       (),                                                                                         //              (terminated)
		.av_lock                  (),                                                                                         //              (terminated)
		.av_chipselect            (),                                                                                         //              (terminated)
		.av_clken                 (),                                                                                         //              (terminated)
		.uav_clken                (1'b0),                                                                                     //              (terminated)
		.av_debugaccess           (),                                                                                         //              (terminated)
		.av_outputenable          (),                                                                                         //              (terminated)
		.uav_response             (),                                                                                         //              (terminated)
		.av_response              (2'b00),                                                                                    //              (terminated)
		.uav_writeresponserequest (1'b0),                                                                                     //              (terminated)
		.uav_writeresponsevalid   (),                                                                                         //              (terminated)
		.av_writeresponserequest  (),                                                                                         //              (terminated)
		.av_writeresponsevalid    (1'b0)                                                                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (25),
		.AV_DATA_W                      (256),
		.UAV_DATA_W                     (256),
		.AV_BURSTCOUNT_W                (3),
		.AV_BYTEENABLE_W                (32),
		.UAV_BYTEENABLE_W               (32),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (8),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (32),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ddr2_sdram_avl_translator (
		.clk                      (DDR2_SDRAM_afi_clk_clk),                                                    //                      clk.clk
		.reset                    (Tiger_ICache_reset_reset_bridge_in_reset_reset),                            //                    reset.reset
		.uav_address              (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount           (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_burstcount),    //                         .burstcount
		.uav_read                 (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_read),          //                         .read
		.uav_write                (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_write),         //                         .write
		.uav_waitrequest          (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid        (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable           (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata             (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_readdata),      //                         .readdata
		.uav_writedata            (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_writedata),     //                         .writedata
		.uav_lock                 (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_lock),          //                         .lock
		.uav_debugaccess          (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_debugaccess),   //                         .debugaccess
		.av_address               (DDR2_SDRAM_avl_address),                                                    //      avalon_anti_slave_0.address
		.av_write                 (DDR2_SDRAM_avl_write),                                                      //                         .write
		.av_read                  (DDR2_SDRAM_avl_read),                                                       //                         .read
		.av_readdata              (DDR2_SDRAM_avl_readdata),                                                   //                         .readdata
		.av_writedata             (DDR2_SDRAM_avl_writedata),                                                  //                         .writedata
		.av_beginbursttransfer    (DDR2_SDRAM_avl_beginbursttransfer),                                         //                         .beginbursttransfer
		.av_burstcount            (DDR2_SDRAM_avl_burstcount),                                                 //                         .burstcount
		.av_byteenable            (DDR2_SDRAM_avl_byteenable),                                                 //                         .byteenable
		.av_readdatavalid         (DDR2_SDRAM_avl_readdatavalid),                                              //                         .readdatavalid
		.av_waitrequest           (DDR2_SDRAM_avl_waitrequest),                                                //                         .waitrequest
		.av_begintransfer         (),                                                                          //              (terminated)
		.av_writebyteenable       (),                                                                          //              (terminated)
		.av_lock                  (),                                                                          //              (terminated)
		.av_chipselect            (),                                                                          //              (terminated)
		.av_clken                 (),                                                                          //              (terminated)
		.uav_clken                (1'b0),                                                                      //              (terminated)
		.av_debugaccess           (),                                                                          //              (terminated)
		.av_outputenable          (),                                                                          //              (terminated)
		.uav_response             (),                                                                          //              (terminated)
		.av_response              (2'b00),                                                                     //              (terminated)
		.uav_writeresponserequest (1'b0),                                                                      //              (terminated)
		.uav_writeresponsevalid   (),                                                                          //              (terminated)
		.av_writeresponserequest  (),                                                                          //              (terminated)
		.av_writeresponsevalid    (1'b0)                                                                       //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_PROTECTION_H          (101),
		.PKT_PROTECTION_L          (99),
		.PKT_BEGIN_BURST           (90),
		.PKT_BURSTWRAP_H           (82),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BURST_SIZE_H          (85),
		.PKT_BURST_SIZE_L          (83),
		.PKT_BURST_TYPE_H          (87),
		.PKT_BURST_TYPE_L          (86),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_TRANS_LOCK            (72),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (94),
		.PKT_SRC_ID_L              (92),
		.PKT_DEST_ID_H             (97),
		.PKT_DEST_ID_L             (95),
		.PKT_THREAD_ID_H           (98),
		.PKT_THREAD_ID_L           (98),
		.PKT_CACHE_H               (105),
		.PKT_CACHE_L               (102),
		.PKT_DATA_SIDEBAND_H       (89),
		.PKT_DATA_SIDEBAND_L       (89),
		.PKT_QOS_H                 (91),
		.PKT_QOS_L                 (91),
		.PKT_ADDR_SIDEBAND_H       (88),
		.PKT_ADDR_SIDEBAND_L       (88),
		.PKT_RESPONSE_STATUS_H     (107),
		.PKT_RESPONSE_STATUS_L     (106),
		.PKT_ORI_BURST_SIZE_L      (108),
		.PKT_ORI_BURST_SIZE_H      (110),
		.ST_DATA_W                 (111),
		.ST_CHANNEL_W              (5),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (3),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) tiger_mips_data_master_translator_avalon_universal_master_0_agent (
		.clk                     (DDR2_SDRAM_afi_clk_clk),                                                             //       clk.clk
		.reset                   (Tiger_MIPS_reset_reset_bridge_in_reset_reset),                                       // clk_reset.reset
		.av_address              (tiger_mips_data_master_translator_avalon_universal_master_0_address),                //        av.address
		.av_write                (tiger_mips_data_master_translator_avalon_universal_master_0_write),                  //          .write
		.av_read                 (tiger_mips_data_master_translator_avalon_universal_master_0_read),                   //          .read
		.av_writedata            (tiger_mips_data_master_translator_avalon_universal_master_0_writedata),              //          .writedata
		.av_readdata             (tiger_mips_data_master_translator_avalon_universal_master_0_readdata),               //          .readdata
		.av_waitrequest          (tiger_mips_data_master_translator_avalon_universal_master_0_waitrequest),            //          .waitrequest
		.av_readdatavalid        (tiger_mips_data_master_translator_avalon_universal_master_0_readdatavalid),          //          .readdatavalid
		.av_byteenable           (tiger_mips_data_master_translator_avalon_universal_master_0_byteenable),             //          .byteenable
		.av_burstcount           (tiger_mips_data_master_translator_avalon_universal_master_0_burstcount),             //          .burstcount
		.av_debugaccess          (tiger_mips_data_master_translator_avalon_universal_master_0_debugaccess),            //          .debugaccess
		.av_lock                 (tiger_mips_data_master_translator_avalon_universal_master_0_lock),                   //          .lock
		.cp_valid                (tiger_mips_data_master_translator_avalon_universal_master_0_agent_cp_valid),         //        cp.valid
		.cp_data                 (tiger_mips_data_master_translator_avalon_universal_master_0_agent_cp_data),          //          .data
		.cp_startofpacket        (tiger_mips_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket), //          .startofpacket
		.cp_endofpacket          (tiger_mips_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   //          .endofpacket
		.cp_ready                (tiger_mips_data_master_translator_avalon_universal_master_0_agent_cp_ready),         //          .ready
		.rp_valid                (limiter_rsp_src_valid),                                                              //        rp.valid
		.rp_data                 (limiter_rsp_src_data),                                                               //          .data
		.rp_channel              (limiter_rsp_src_channel),                                                            //          .channel
		.rp_startofpacket        (limiter_rsp_src_startofpacket),                                                      //          .startofpacket
		.rp_endofpacket          (limiter_rsp_src_endofpacket),                                                        //          .endofpacket
		.rp_ready                (limiter_rsp_src_ready),                                                              //          .ready
		.av_response             (),                                                                                   // (terminated)
		.av_writeresponserequest (1'b0),                                                                               // (terminated)
		.av_writeresponsevalid   ()                                                                                    // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_PROTECTION_H          (101),
		.PKT_PROTECTION_L          (99),
		.PKT_BEGIN_BURST           (90),
		.PKT_BURSTWRAP_H           (82),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BURST_SIZE_H          (85),
		.PKT_BURST_SIZE_L          (83),
		.PKT_BURST_TYPE_H          (87),
		.PKT_BURST_TYPE_L          (86),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_TRANS_LOCK            (72),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (94),
		.PKT_SRC_ID_L              (92),
		.PKT_DEST_ID_H             (97),
		.PKT_DEST_ID_L             (95),
		.PKT_THREAD_ID_H           (98),
		.PKT_THREAD_ID_L           (98),
		.PKT_CACHE_H               (105),
		.PKT_CACHE_L               (102),
		.PKT_DATA_SIDEBAND_H       (89),
		.PKT_DATA_SIDEBAND_L       (89),
		.PKT_QOS_H                 (91),
		.PKT_QOS_L                 (91),
		.PKT_ADDR_SIDEBAND_H       (88),
		.PKT_ADDR_SIDEBAND_L       (88),
		.PKT_RESPONSE_STATUS_H     (107),
		.PKT_RESPONSE_STATUS_L     (106),
		.PKT_ORI_BURST_SIZE_L      (108),
		.PKT_ORI_BURST_SIZE_H      (110),
		.ST_DATA_W                 (111),
		.ST_CHANNEL_W              (5),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (1),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent (
		.clk                     (DDR2_SDRAM_afi_clk_clk),                                                                 //       clk.clk
		.reset                   (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                         // clk_reset.reset
		.av_address              (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_address),                //        av.address
		.av_write                (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_write),                  //          .write
		.av_read                 (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_read),                   //          .read
		.av_writedata            (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_writedata),              //          .writedata
		.av_readdata             (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_readdata),               //          .readdata
		.av_waitrequest          (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_waitrequest),            //          .waitrequest
		.av_readdatavalid        (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_readdatavalid),          //          .readdatavalid
		.av_byteenable           (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_byteenable),             //          .byteenable
		.av_burstcount           (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_burstcount),             //          .burstcount
		.av_debugaccess          (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_debugaccess),            //          .debugaccess
		.av_lock                 (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_lock),                   //          .lock
		.cp_valid                (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent_cp_valid),         //        cp.valid
		.cp_data                 (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent_cp_data),          //          .data
		.cp_startofpacket        (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent_cp_startofpacket), //          .startofpacket
		.cp_endofpacket          (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   //          .endofpacket
		.cp_ready                (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent_cp_ready),         //          .ready
		.rp_valid                (limiter_001_rsp_src_valid),                                                              //        rp.valid
		.rp_data                 (limiter_001_rsp_src_data),                                                               //          .data
		.rp_channel              (limiter_001_rsp_src_channel),                                                            //          .channel
		.rp_startofpacket        (limiter_001_rsp_src_startofpacket),                                                      //          .startofpacket
		.rp_endofpacket          (limiter_001_rsp_src_endofpacket),                                                        //          .endofpacket
		.rp_ready                (limiter_001_rsp_src_ready),                                                              //          .ready
		.av_response             (),                                                                                       // (terminated)
		.av_writeresponserequest (1'b0),                                                                                   // (terminated)
		.av_writeresponsevalid   ()                                                                                        // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_PROTECTION_H          (101),
		.PKT_PROTECTION_L          (99),
		.PKT_BEGIN_BURST           (90),
		.PKT_BURSTWRAP_H           (82),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BURST_SIZE_H          (85),
		.PKT_BURST_SIZE_L          (83),
		.PKT_BURST_TYPE_H          (87),
		.PKT_BURST_TYPE_L          (86),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_TRANS_LOCK            (72),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (94),
		.PKT_SRC_ID_L              (92),
		.PKT_DEST_ID_H             (97),
		.PKT_DEST_ID_L             (95),
		.PKT_THREAD_ID_H           (98),
		.PKT_THREAD_ID_L           (98),
		.PKT_CACHE_H               (105),
		.PKT_CACHE_L               (102),
		.PKT_DATA_SIDEBAND_H       (89),
		.PKT_DATA_SIDEBAND_L       (89),
		.PKT_QOS_H                 (91),
		.PKT_QOS_L                 (91),
		.PKT_ADDR_SIDEBAND_H       (88),
		.PKT_ADDR_SIDEBAND_L       (88),
		.PKT_RESPONSE_STATUS_H     (107),
		.PKT_RESPONSE_STATUS_L     (106),
		.PKT_ORI_BURST_SIZE_L      (108),
		.PKT_ORI_BURST_SIZE_H      (110),
		.ST_DATA_W                 (111),
		.ST_CHANNEL_W              (5),
		.AV_BURSTCOUNT_W           (8),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (2),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) tiger_icache_icache_master_translator_avalon_universal_master_0_agent (
		.clk                     (DDR2_SDRAM_afi_clk_clk),                                                                 //       clk.clk
		.reset                   (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                         // clk_reset.reset
		.av_address              (tiger_icache_icache_master_translator_avalon_universal_master_0_address),                //        av.address
		.av_write                (tiger_icache_icache_master_translator_avalon_universal_master_0_write),                  //          .write
		.av_read                 (tiger_icache_icache_master_translator_avalon_universal_master_0_read),                   //          .read
		.av_writedata            (tiger_icache_icache_master_translator_avalon_universal_master_0_writedata),              //          .writedata
		.av_readdata             (tiger_icache_icache_master_translator_avalon_universal_master_0_readdata),               //          .readdata
		.av_waitrequest          (tiger_icache_icache_master_translator_avalon_universal_master_0_waitrequest),            //          .waitrequest
		.av_readdatavalid        (tiger_icache_icache_master_translator_avalon_universal_master_0_readdatavalid),          //          .readdatavalid
		.av_byteenable           (tiger_icache_icache_master_translator_avalon_universal_master_0_byteenable),             //          .byteenable
		.av_burstcount           (tiger_icache_icache_master_translator_avalon_universal_master_0_burstcount),             //          .burstcount
		.av_debugaccess          (tiger_icache_icache_master_translator_avalon_universal_master_0_debugaccess),            //          .debugaccess
		.av_lock                 (tiger_icache_icache_master_translator_avalon_universal_master_0_lock),                   //          .lock
		.cp_valid                (tiger_icache_icache_master_translator_avalon_universal_master_0_agent_cp_valid),         //        cp.valid
		.cp_data                 (tiger_icache_icache_master_translator_avalon_universal_master_0_agent_cp_data),          //          .data
		.cp_startofpacket        (tiger_icache_icache_master_translator_avalon_universal_master_0_agent_cp_startofpacket), //          .startofpacket
		.cp_endofpacket          (tiger_icache_icache_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   //          .endofpacket
		.cp_ready                (tiger_icache_icache_master_translator_avalon_universal_master_0_agent_cp_ready),         //          .ready
		.rp_valid                (rsp_xbar_mux_002_src_valid),                                                             //        rp.valid
		.rp_data                 (rsp_xbar_mux_002_src_data),                                                              //          .data
		.rp_channel              (rsp_xbar_mux_002_src_channel),                                                           //          .channel
		.rp_startofpacket        (rsp_xbar_mux_002_src_startofpacket),                                                     //          .startofpacket
		.rp_endofpacket          (rsp_xbar_mux_002_src_endofpacket),                                                       //          .endofpacket
		.rp_ready                (rsp_xbar_mux_002_src_ready),                                                             //          .ready
		.av_response             (),                                                                                       // (terminated)
		.av_writeresponserequest (1'b0),                                                                                   // (terminated)
		.av_writeresponsevalid   ()                                                                                        // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_PROTECTION_H          (101),
		.PKT_PROTECTION_L          (99),
		.PKT_BEGIN_BURST           (90),
		.PKT_BURSTWRAP_H           (82),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BURST_SIZE_H          (85),
		.PKT_BURST_SIZE_L          (83),
		.PKT_BURST_TYPE_H          (87),
		.PKT_BURST_TYPE_L          (86),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_TRANS_LOCK            (72),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (94),
		.PKT_SRC_ID_L              (92),
		.PKT_DEST_ID_H             (97),
		.PKT_DEST_ID_L             (95),
		.PKT_THREAD_ID_H           (98),
		.PKT_THREAD_ID_L           (98),
		.PKT_CACHE_H               (105),
		.PKT_CACHE_L               (102),
		.PKT_DATA_SIDEBAND_H       (89),
		.PKT_DATA_SIDEBAND_L       (89),
		.PKT_QOS_H                 (91),
		.PKT_QOS_L                 (91),
		.PKT_ADDR_SIDEBAND_H       (88),
		.PKT_ADDR_SIDEBAND_L       (88),
		.PKT_RESPONSE_STATUS_H     (107),
		.PKT_RESPONSE_STATUS_L     (106),
		.PKT_ORI_BURST_SIZE_L      (108),
		.PKT_ORI_BURST_SIZE_H      (110),
		.ST_DATA_W                 (111),
		.ST_CHANNEL_W              (5),
		.AV_BURSTCOUNT_W           (5),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) dcache_cache_master_translator_avalon_universal_master_0_agent (
		.clk                     (DDR2_SDRAM_afi_clk_clk),                                                          //       clk.clk
		.reset                   (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                  // clk_reset.reset
		.av_address              (dcache_cache_master_translator_avalon_universal_master_0_address),                //        av.address
		.av_write                (dcache_cache_master_translator_avalon_universal_master_0_write),                  //          .write
		.av_read                 (dcache_cache_master_translator_avalon_universal_master_0_read),                   //          .read
		.av_writedata            (dcache_cache_master_translator_avalon_universal_master_0_writedata),              //          .writedata
		.av_readdata             (dcache_cache_master_translator_avalon_universal_master_0_readdata),               //          .readdata
		.av_waitrequest          (dcache_cache_master_translator_avalon_universal_master_0_waitrequest),            //          .waitrequest
		.av_readdatavalid        (dcache_cache_master_translator_avalon_universal_master_0_readdatavalid),          //          .readdatavalid
		.av_byteenable           (dcache_cache_master_translator_avalon_universal_master_0_byteenable),             //          .byteenable
		.av_burstcount           (dcache_cache_master_translator_avalon_universal_master_0_burstcount),             //          .burstcount
		.av_debugaccess          (dcache_cache_master_translator_avalon_universal_master_0_debugaccess),            //          .debugaccess
		.av_lock                 (dcache_cache_master_translator_avalon_universal_master_0_lock),                   //          .lock
		.cp_valid                (dcache_cache_master_translator_avalon_universal_master_0_agent_cp_valid),         //        cp.valid
		.cp_data                 (dcache_cache_master_translator_avalon_universal_master_0_agent_cp_data),          //          .data
		.cp_startofpacket        (dcache_cache_master_translator_avalon_universal_master_0_agent_cp_startofpacket), //          .startofpacket
		.cp_endofpacket          (dcache_cache_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   //          .endofpacket
		.cp_ready                (dcache_cache_master_translator_avalon_universal_master_0_agent_cp_ready),         //          .ready
		.rp_valid                (rsp_xbar_mux_003_src_valid),                                                      //        rp.valid
		.rp_data                 (rsp_xbar_mux_003_src_data),                                                       //          .data
		.rp_channel              (rsp_xbar_mux_003_src_channel),                                                    //          .channel
		.rp_startofpacket        (rsp_xbar_mux_003_src_startofpacket),                                              //          .startofpacket
		.rp_endofpacket          (rsp_xbar_mux_003_src_endofpacket),                                                //          .endofpacket
		.rp_ready                (rsp_xbar_mux_003_src_ready),                                                      //          .ready
		.av_response             (),                                                                                // (terminated)
		.av_writeresponserequest (1'b0),                                                                            // (terminated)
		.av_writeresponsevalid   ()                                                                                 // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (90),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_TRANS_LOCK            (72),
		.PKT_SRC_ID_H              (94),
		.PKT_SRC_ID_L              (92),
		.PKT_DEST_ID_H             (97),
		.PKT_DEST_ID_L             (95),
		.PKT_BURSTWRAP_H           (82),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_PROTECTION_H          (101),
		.PKT_PROTECTION_L          (99),
		.PKT_RESPONSE_STATUS_H     (107),
		.PKT_RESPONSE_STATUS_L     (106),
		.PKT_BURST_SIZE_H          (85),
		.PKT_BURST_SIZE_L          (83),
		.PKT_ORI_BURST_SIZE_L      (108),
		.PKT_ORI_BURST_SIZE_H      (110),
		.ST_CHANNEL_W              (5),
		.ST_DATA_W                 (111),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) dcache_cache_slave_translator_avalon_universal_slave_0_agent (
		.clk                     (DDR2_SDRAM_afi_clk_clk),                                                                  //             clk.clk
		.reset                   (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                          //       clk_reset.reset
		.m0_address              (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_address),                 //              m0.address
		.m0_burstcount           (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    //                .lock
		.m0_readdata             (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_read),                    //                .read
		.m0_waitrequest          (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               //                .writedata
		.m0_write                (dcache_cache_slave_translator_avalon_universal_slave_0_agent_m0_write),                   //                .write
		.rp_endofpacket          (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   //                .ready
		.rp_valid                (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   //                .valid
		.rp_data                 (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rp_data),                    //                .data
		.rp_startofpacket        (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_xbar_mux_src_ready),                                                                  //              cp.ready
		.cp_valid                (cmd_xbar_mux_src_valid),                                                                  //                .valid
		.cp_data                 (cmd_xbar_mux_src_data),                                                                   //                .data
		.cp_startofpacket        (cmd_xbar_mux_src_startofpacket),                                                          //                .startofpacket
		.cp_endofpacket          (cmd_xbar_mux_src_endofpacket),                                                            //                .endofpacket
		.cp_channel              (cmd_xbar_mux_src_channel),                                                                //                .channel
		.rf_sink_ready           (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                                                   //     (terminated)
		.m0_writeresponserequest (),                                                                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                                     //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (112),
		.FIFO_DEPTH          (5),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (
		.clk               (DDR2_SDRAM_afi_clk_clk),                                                                  //       clk.clk
		.reset             (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                          // clk_reset.reset
		.in_data           (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             //        in.data
		.in_valid          (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            //          .valid
		.in_ready          (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                                                   // (terminated)
		.csr_read          (1'b0),                                                                                    // (terminated)
		.csr_write         (1'b0),                                                                                    // (terminated)
		.csr_readdata      (),                                                                                        // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                                    // (terminated)
		.almost_full_data  (),                                                                                        // (terminated)
		.almost_empty_data (),                                                                                        // (terminated)
		.in_empty          (1'b0),                                                                                    // (terminated)
		.out_empty         (),                                                                                        // (terminated)
		.in_error          (1'b0),                                                                                    // (terminated)
		.out_error         (),                                                                                        // (terminated)
		.in_channel        (1'b0),                                                                                    // (terminated)
		.out_channel       ()                                                                                         // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (90),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_TRANS_LOCK            (72),
		.PKT_SRC_ID_H              (94),
		.PKT_SRC_ID_L              (92),
		.PKT_DEST_ID_H             (97),
		.PKT_DEST_ID_L             (95),
		.PKT_BURSTWRAP_H           (82),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_PROTECTION_H          (101),
		.PKT_PROTECTION_L          (99),
		.PKT_RESPONSE_STATUS_H     (107),
		.PKT_RESPONSE_STATUS_L     (106),
		.PKT_BURST_SIZE_H          (85),
		.PKT_BURST_SIZE_L          (83),
		.PKT_ORI_BURST_SIZE_L      (108),
		.PKT_ORI_BURST_SIZE_H      (110),
		.ST_CHANNEL_W              (5),
		.ST_DATA_W                 (111),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent (
		.clk                     (DDR2_SDRAM_afi_clk_clk),                                                                           //             clk.clk
		.reset                   (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                                   //       clk_reset.reset
		.m0_address              (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address),                 //              m0.address
		.m0_burstcount           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    //                .lock
		.m0_readdata             (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read),                    //                .read
		.m0_waitrequest          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               //                .writedata
		.m0_write                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write),                   //                .write
		.rp_endofpacket          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   //                .ready
		.rp_valid                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   //                .valid
		.rp_data                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data),                    //                .data
		.rp_startofpacket        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_xbar_mux_001_src_ready),                                                                       //              cp.ready
		.cp_valid                (cmd_xbar_mux_001_src_valid),                                                                       //                .valid
		.cp_data                 (cmd_xbar_mux_001_src_data),                                                                        //                .data
		.cp_startofpacket        (cmd_xbar_mux_001_src_startofpacket),                                                               //                .startofpacket
		.cp_endofpacket          (cmd_xbar_mux_001_src_endofpacket),                                                                 //                .endofpacket
		.cp_channel              (cmd_xbar_mux_001_src_channel),                                                                     //                .channel
		.rf_sink_ready           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                                                            //     (terminated)
		.m0_writeresponserequest (),                                                                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                                              //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (112),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (
		.clk               (DDR2_SDRAM_afi_clk_clk),                                                                           //       clk.clk
		.reset             (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                                   // clk_reset.reset
		.in_data           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             //        in.data
		.in_valid          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            //          .valid
		.in_ready          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                                                            // (terminated)
		.csr_read          (1'b0),                                                                                             // (terminated)
		.csr_write         (1'b0),                                                                                             // (terminated)
		.csr_readdata      (),                                                                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                                             // (terminated)
		.almost_full_data  (),                                                                                                 // (terminated)
		.almost_empty_data (),                                                                                                 // (terminated)
		.in_empty          (1'b0),                                                                                             // (terminated)
		.out_empty         (),                                                                                                 // (terminated)
		.in_error          (1'b0),                                                                                             // (terminated)
		.out_error         (),                                                                                                 // (terminated)
		.in_channel        (1'b0),                                                                                             // (terminated)
		.out_channel       ()                                                                                                  // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (90),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_TRANS_LOCK            (72),
		.PKT_SRC_ID_H              (94),
		.PKT_SRC_ID_L              (92),
		.PKT_DEST_ID_H             (97),
		.PKT_DEST_ID_L             (95),
		.PKT_BURSTWRAP_H           (82),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_PROTECTION_H          (101),
		.PKT_PROTECTION_L          (99),
		.PKT_RESPONSE_STATUS_H     (107),
		.PKT_RESPONSE_STATUS_L     (106),
		.PKT_BURST_SIZE_H          (85),
		.PKT_BURST_SIZE_L          (83),
		.PKT_ORI_BURST_SIZE_L      (108),
		.PKT_ORI_BURST_SIZE_H      (110),
		.ST_CHANNEL_W              (5),
		.ST_DATA_W                 (111),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) uart_s1_translator_avalon_universal_slave_0_agent (
		.clk                     (DDR2_SDRAM_afi_clk_clk),                                                       //             clk.clk
		.reset                   (Tiger_ICache_reset_reset_bridge_in_reset_reset),                               //       clk_reset.reset
		.m0_address              (uart_s1_translator_avalon_universal_slave_0_agent_m0_address),                 //              m0.address
		.m0_burstcount           (uart_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (uart_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (uart_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (uart_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    //                .lock
		.m0_readdata             (uart_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (uart_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (uart_s1_translator_avalon_universal_slave_0_agent_m0_read),                    //                .read
		.m0_waitrequest          (uart_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (uart_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               //                .writedata
		.m0_write                (uart_s1_translator_avalon_universal_slave_0_agent_m0_write),                   //                .write
		.rp_endofpacket          (uart_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (uart_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   //                .ready
		.rp_valid                (uart_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   //                .valid
		.rp_data                 (uart_s1_translator_avalon_universal_slave_0_agent_rp_data),                    //                .data
		.rp_startofpacket        (uart_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_xbar_mux_002_src_ready),                                                   //              cp.ready
		.cp_valid                (cmd_xbar_mux_002_src_valid),                                                   //                .valid
		.cp_data                 (cmd_xbar_mux_002_src_data),                                                    //                .data
		.cp_startofpacket        (cmd_xbar_mux_002_src_startofpacket),                                           //                .startofpacket
		.cp_endofpacket          (cmd_xbar_mux_002_src_endofpacket),                                             //                .endofpacket
		.cp_channel              (cmd_xbar_mux_002_src_channel),                                                 //                .channel
		.rf_sink_ready           (uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (uart_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (uart_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (uart_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (uart_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (uart_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (uart_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (uart_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (uart_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (uart_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (uart_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (uart_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                                        //     (terminated)
		.m0_writeresponserequest (),                                                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (112),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
		.clk               (DDR2_SDRAM_afi_clk_clk),                                                       //       clk.clk
		.reset             (Tiger_ICache_reset_reset_bridge_in_reset_reset),                               // clk_reset.reset
		.in_data           (uart_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             //        in.data
		.in_valid          (uart_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            //          .valid
		.in_ready          (uart_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (uart_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (uart_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                                        // (terminated)
		.csr_read          (1'b0),                                                                         // (terminated)
		.csr_write         (1'b0),                                                                         // (terminated)
		.csr_readdata      (),                                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                         // (terminated)
		.almost_full_data  (),                                                                             // (terminated)
		.almost_empty_data (),                                                                             // (terminated)
		.in_empty          (1'b0),                                                                         // (terminated)
		.out_empty         (),                                                                             // (terminated)
		.in_error          (1'b0),                                                                         // (terminated)
		.out_error         (),                                                                             // (terminated)
		.in_channel        (1'b0),                                                                         // (terminated)
		.out_channel       ()                                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (90),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_TRANS_LOCK            (72),
		.PKT_SRC_ID_H              (94),
		.PKT_SRC_ID_L              (92),
		.PKT_DEST_ID_H             (97),
		.PKT_DEST_ID_L             (95),
		.PKT_BURSTWRAP_H           (82),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_PROTECTION_H          (101),
		.PKT_PROTECTION_L          (99),
		.PKT_RESPONSE_STATUS_H     (107),
		.PKT_RESPONSE_STATUS_L     (106),
		.PKT_BURST_SIZE_H          (85),
		.PKT_BURST_SIZE_L          (83),
		.PKT_ORI_BURST_SIZE_L      (108),
		.PKT_ORI_BURST_SIZE_H      (110),
		.ST_CHANNEL_W              (5),
		.ST_DATA_W                 (111),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent (
		.clk                     (DDR2_SDRAM_afi_clk_clk),                                                                             //             clk.clk
		.reset                   (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                                     //       clk_reset.reset
		.m0_address              (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_address),                 //              m0.address
		.m0_burstcount           (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    //                .lock
		.m0_readdata             (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_read),                    //                .read
		.m0_waitrequest          (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               //                .writedata
		.m0_write                (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_m0_write),                   //                .write
		.rp_endofpacket          (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   //                .ready
		.rp_valid                (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   //                .valid
		.rp_data                 (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rp_data),                    //                .data
		.rp_startofpacket        (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_xbar_mux_003_src_ready),                                                                         //              cp.ready
		.cp_valid                (cmd_xbar_mux_003_src_valid),                                                                         //                .valid
		.cp_data                 (cmd_xbar_mux_003_src_data),                                                                          //                .data
		.cp_startofpacket        (cmd_xbar_mux_003_src_startofpacket),                                                                 //                .startofpacket
		.cp_endofpacket          (cmd_xbar_mux_003_src_endofpacket),                                                                   //                .endofpacket
		.cp_channel              (cmd_xbar_mux_003_src_channel),                                                                       //                .channel
		.rf_sink_ready           (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                                                              //     (terminated)
		.m0_writeresponserequest (),                                                                                                   //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                                                //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (112),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (
		.clk               (DDR2_SDRAM_afi_clk_clk),                                                                             //       clk.clk
		.reset             (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                                     // clk_reset.reset
		.in_data           (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             //        in.data
		.in_valid          (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            //          .valid
		.in_ready          (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                                                              // (terminated)
		.csr_read          (1'b0),                                                                                               // (terminated)
		.csr_write         (1'b0),                                                                                               // (terminated)
		.csr_readdata      (),                                                                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                                               // (terminated)
		.almost_full_data  (),                                                                                                   // (terminated)
		.almost_empty_data (),                                                                                                   // (terminated)
		.in_empty          (1'b0),                                                                                               // (terminated)
		.out_empty         (),                                                                                                   // (terminated)
		.in_error          (1'b0),                                                                                               // (terminated)
		.out_error         (),                                                                                                   // (terminated)
		.in_channel        (1'b0),                                                                                               // (terminated)
		.out_channel       ()                                                                                                    // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (255),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (342),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (287),
		.PKT_BYTEEN_L              (256),
		.PKT_ADDR_H                (319),
		.PKT_ADDR_L                (288),
		.PKT_TRANS_COMPRESSED_READ (320),
		.PKT_TRANS_POSTED          (321),
		.PKT_TRANS_WRITE           (322),
		.PKT_TRANS_READ            (323),
		.PKT_TRANS_LOCK            (324),
		.PKT_SRC_ID_H              (346),
		.PKT_SRC_ID_L              (344),
		.PKT_DEST_ID_H             (349),
		.PKT_DEST_ID_L             (347),
		.PKT_BURSTWRAP_H           (334),
		.PKT_BURSTWRAP_L           (334),
		.PKT_BYTE_CNT_H            (333),
		.PKT_BYTE_CNT_L            (326),
		.PKT_PROTECTION_H          (353),
		.PKT_PROTECTION_L          (351),
		.PKT_RESPONSE_STATUS_H     (359),
		.PKT_RESPONSE_STATUS_L     (358),
		.PKT_BURST_SIZE_H          (337),
		.PKT_BURST_SIZE_L          (335),
		.PKT_ORI_BURST_SIZE_L      (360),
		.PKT_ORI_BURST_SIZE_H      (362),
		.ST_CHANNEL_W              (5),
		.ST_DATA_W                 (363),
		.AVS_BURSTCOUNT_W          (8),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) ddr2_sdram_avl_translator_avalon_universal_slave_0_agent (
		.clk                     (DDR2_SDRAM_afi_clk_clk),                                                              //             clk.clk
		.reset                   (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                      //       clk_reset.reset
		.m0_address              (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_address),                 //              m0.address
		.m0_burstcount           (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_lock),                    //                .lock
		.m0_readdata             (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_read),                    //                .read
		.m0_waitrequest          (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_writedata),               //                .writedata
		.m0_write                (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_m0_write),                   //                .write
		.rp_endofpacket          (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rp_ready),                   //                .ready
		.rp_valid                (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rp_valid),                   //                .valid
		.rp_data                 (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rp_data),                    //                .data
		.rp_startofpacket        (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (burst_adapter_source0_ready),                                                         //              cp.ready
		.cp_valid                (burst_adapter_source0_valid),                                                         //                .valid
		.cp_data                 (burst_adapter_source0_data),                                                          //                .data
		.cp_startofpacket        (burst_adapter_source0_startofpacket),                                                 //                .startofpacket
		.cp_endofpacket          (burst_adapter_source0_endofpacket),                                                   //                .endofpacket
		.cp_channel              (burst_adapter_source0_channel),                                                       //                .channel
		.rf_sink_ready           (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       //                .valid
		.rdata_fifo_sink_data    (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        //                .data
		.rdata_fifo_src_ready    (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                                               //     (terminated)
		.m0_writeresponserequest (),                                                                                    //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (364),
		.FIFO_DEPTH          (33),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo (
		.clk               (DDR2_SDRAM_afi_clk_clk),                                                              //       clk.clk
		.reset             (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                      // clk_reset.reset
		.in_data           (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rf_source_data),             //        in.data
		.in_valid          (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rf_source_valid),            //          .valid
		.in_ready          (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                                               // (terminated)
		.csr_read          (1'b0),                                                                                // (terminated)
		.csr_write         (1'b0),                                                                                // (terminated)
		.csr_readdata      (),                                                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                                // (terminated)
		.almost_full_data  (),                                                                                    // (terminated)
		.almost_empty_data (),                                                                                    // (terminated)
		.in_empty          (1'b0),                                                                                // (terminated)
		.out_empty         (),                                                                                    // (terminated)
		.in_error          (1'b0),                                                                                // (terminated)
		.out_error         (),                                                                                    // (terminated)
		.in_channel        (1'b0),                                                                                // (terminated)
		.out_channel       ()                                                                                     // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (258),
		.FIFO_DEPTH          (256),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo (
		.clk               (DDR2_SDRAM_afi_clk_clk),                                                        //       clk.clk
		.reset             (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.in_data           (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                                                         // (terminated)
		.csr_read          (1'b0),                                                                          // (terminated)
		.csr_write         (1'b0),                                                                          // (terminated)
		.csr_readdata      (),                                                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                          // (terminated)
		.almost_full_data  (),                                                                              // (terminated)
		.almost_empty_data (),                                                                              // (terminated)
		.in_startofpacket  (1'b0),                                                                          // (terminated)
		.in_endofpacket    (1'b0),                                                                          // (terminated)
		.out_startofpacket (),                                                                              // (terminated)
		.out_endofpacket   (),                                                                              // (terminated)
		.in_empty          (1'b0),                                                                          // (terminated)
		.out_empty         (),                                                                              // (terminated)
		.in_error          (1'b0),                                                                          // (terminated)
		.out_error         (),                                                                              // (terminated)
		.in_channel        (1'b0),                                                                          // (terminated)
		.out_channel       ()                                                                               // (terminated)
	);

	legup_system_mm_interconnect_3_addr_router addr_router (
		.sink_ready         (tiger_mips_data_master_translator_avalon_universal_master_0_agent_cp_ready),         //      sink.ready
		.sink_valid         (tiger_mips_data_master_translator_avalon_universal_master_0_agent_cp_valid),         //          .valid
		.sink_data          (tiger_mips_data_master_translator_avalon_universal_master_0_agent_cp_data),          //          .data
		.sink_startofpacket (tiger_mips_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (tiger_mips_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   //          .endofpacket
		.clk                (DDR2_SDRAM_afi_clk_clk),                                                             //       clk.clk
		.reset              (Tiger_MIPS_reset_reset_bridge_in_reset_reset),                                       // clk_reset.reset
		.src_ready          (addr_router_src_ready),                                                              //       src.ready
		.src_valid          (addr_router_src_valid),                                                              //          .valid
		.src_data           (addr_router_src_data),                                                               //          .data
		.src_channel        (addr_router_src_channel),                                                            //          .channel
		.src_startofpacket  (addr_router_src_startofpacket),                                                      //          .startofpacket
		.src_endofpacket    (addr_router_src_endofpacket)                                                         //          .endofpacket
	);

	legup_system_mm_interconnect_3_addr_router_001 addr_router_001 (
		.sink_ready         (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent_cp_ready),         //      sink.ready
		.sink_valid         (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent_cp_valid),         //          .valid
		.sink_data          (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent_cp_data),          //          .data
		.sink_startofpacket (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   //          .endofpacket
		.clk                (DDR2_SDRAM_afi_clk_clk),                                                                 //       clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                         // clk_reset.reset
		.src_ready          (addr_router_001_src_ready),                                                              //       src.ready
		.src_valid          (addr_router_001_src_valid),                                                              //          .valid
		.src_data           (addr_router_001_src_data),                                                               //          .data
		.src_channel        (addr_router_001_src_channel),                                                            //          .channel
		.src_startofpacket  (addr_router_001_src_startofpacket),                                                      //          .startofpacket
		.src_endofpacket    (addr_router_001_src_endofpacket)                                                         //          .endofpacket
	);

	legup_system_mm_interconnect_3_addr_router_002 addr_router_002 (
		.sink_ready         (tiger_icache_icache_master_translator_avalon_universal_master_0_agent_cp_ready),         //      sink.ready
		.sink_valid         (tiger_icache_icache_master_translator_avalon_universal_master_0_agent_cp_valid),         //          .valid
		.sink_data          (tiger_icache_icache_master_translator_avalon_universal_master_0_agent_cp_data),          //          .data
		.sink_startofpacket (tiger_icache_icache_master_translator_avalon_universal_master_0_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (tiger_icache_icache_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   //          .endofpacket
		.clk                (DDR2_SDRAM_afi_clk_clk),                                                                 //       clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                         // clk_reset.reset
		.src_ready          (addr_router_002_src_ready),                                                              //       src.ready
		.src_valid          (addr_router_002_src_valid),                                                              //          .valid
		.src_data           (addr_router_002_src_data),                                                               //          .data
		.src_channel        (addr_router_002_src_channel),                                                            //          .channel
		.src_startofpacket  (addr_router_002_src_startofpacket),                                                      //          .startofpacket
		.src_endofpacket    (addr_router_002_src_endofpacket)                                                         //          .endofpacket
	);

	legup_system_mm_interconnect_3_addr_router_002 addr_router_003 (
		.sink_ready         (dcache_cache_master_translator_avalon_universal_master_0_agent_cp_ready),         //      sink.ready
		.sink_valid         (dcache_cache_master_translator_avalon_universal_master_0_agent_cp_valid),         //          .valid
		.sink_data          (dcache_cache_master_translator_avalon_universal_master_0_agent_cp_data),          //          .data
		.sink_startofpacket (dcache_cache_master_translator_avalon_universal_master_0_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (dcache_cache_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   //          .endofpacket
		.clk                (DDR2_SDRAM_afi_clk_clk),                                                          //       clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                  // clk_reset.reset
		.src_ready          (addr_router_003_src_ready),                                                       //       src.ready
		.src_valid          (addr_router_003_src_valid),                                                       //          .valid
		.src_data           (addr_router_003_src_data),                                                        //          .data
		.src_channel        (addr_router_003_src_channel),                                                     //          .channel
		.src_startofpacket  (addr_router_003_src_startofpacket),                                               //          .startofpacket
		.src_endofpacket    (addr_router_003_src_endofpacket)                                                  //          .endofpacket
	);

	legup_system_mm_interconnect_3_id_router id_router (
		.sink_ready         (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rp_ready),         //      sink.ready
		.sink_valid         (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rp_valid),         //          .valid
		.sink_data          (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rp_data),          //          .data
		.sink_startofpacket (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (dcache_cache_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   //          .endofpacket
		.clk                (DDR2_SDRAM_afi_clk_clk),                                                        //       clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.src_ready          (id_router_src_ready),                                                           //       src.ready
		.src_valid          (id_router_src_valid),                                                           //          .valid
		.src_data           (id_router_src_data),                                                            //          .data
		.src_channel        (id_router_src_channel),                                                         //          .channel
		.src_startofpacket  (id_router_src_startofpacket),                                                   //          .startofpacket
		.src_endofpacket    (id_router_src_endofpacket)                                                      //          .endofpacket
	);

	legup_system_mm_interconnect_3_id_router_001 id_router_001 (
		.sink_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready),         //      sink.ready
		.sink_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid),         //          .valid
		.sink_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data),          //          .data
		.sink_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   //          .endofpacket
		.clk                (DDR2_SDRAM_afi_clk_clk),                                                                 //       clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                         // clk_reset.reset
		.src_ready          (id_router_001_src_ready),                                                                //       src.ready
		.src_valid          (id_router_001_src_valid),                                                                //          .valid
		.src_data           (id_router_001_src_data),                                                                 //          .data
		.src_channel        (id_router_001_src_channel),                                                              //          .channel
		.src_startofpacket  (id_router_001_src_startofpacket),                                                        //          .startofpacket
		.src_endofpacket    (id_router_001_src_endofpacket)                                                           //          .endofpacket
	);

	legup_system_mm_interconnect_3_id_router id_router_002 (
		.sink_ready         (uart_s1_translator_avalon_universal_slave_0_agent_rp_ready),         //      sink.ready
		.sink_valid         (uart_s1_translator_avalon_universal_slave_0_agent_rp_valid),         //          .valid
		.sink_data          (uart_s1_translator_avalon_universal_slave_0_agent_rp_data),          //          .data
		.sink_startofpacket (uart_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (uart_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   //          .endofpacket
		.clk                (DDR2_SDRAM_afi_clk_clk),                                             //       clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset),                     // clk_reset.reset
		.src_ready          (id_router_002_src_ready),                                            //       src.ready
		.src_valid          (id_router_002_src_valid),                                            //          .valid
		.src_data           (id_router_002_src_data),                                             //          .data
		.src_channel        (id_router_002_src_channel),                                          //          .channel
		.src_startofpacket  (id_router_002_src_startofpacket),                                    //          .startofpacket
		.src_endofpacket    (id_router_002_src_endofpacket)                                       //          .endofpacket
	);

	legup_system_mm_interconnect_3_id_router_003 id_router_003 (
		.sink_ready         (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rp_ready),         //      sink.ready
		.sink_valid         (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rp_valid),         //          .valid
		.sink_data          (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rp_data),          //          .data
		.sink_startofpacket (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (leap_sim_control_bridge_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   //          .endofpacket
		.clk                (DDR2_SDRAM_afi_clk_clk),                                                                   //       clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset),                                           // clk_reset.reset
		.src_ready          (id_router_003_src_ready),                                                                  //       src.ready
		.src_valid          (id_router_003_src_valid),                                                                  //          .valid
		.src_data           (id_router_003_src_data),                                                                   //          .data
		.src_channel        (id_router_003_src_channel),                                                                //          .channel
		.src_startofpacket  (id_router_003_src_startofpacket),                                                          //          .startofpacket
		.src_endofpacket    (id_router_003_src_endofpacket)                                                             //          .endofpacket
	);

	legup_system_mm_interconnect_3_id_router_004 id_router_004 (
		.sink_ready         (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rp_ready),         //      sink.ready
		.sink_valid         (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rp_valid),         //          .valid
		.sink_data          (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rp_data),          //          .data
		.sink_startofpacket (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (ddr2_sdram_avl_translator_avalon_universal_slave_0_agent_rp_endofpacket),   //          .endofpacket
		.clk                (DDR2_SDRAM_afi_clk_clk),                                                    //       clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.src_ready          (id_router_004_src_ready),                                                   //       src.ready
		.src_valid          (id_router_004_src_valid),                                                   //          .valid
		.src_data           (id_router_004_src_data),                                                    //          .data
		.src_channel        (id_router_004_src_channel),                                                 //          .channel
		.src_startofpacket  (id_router_004_src_startofpacket),                                           //          .startofpacket
		.src_endofpacket    (id_router_004_src_endofpacket)                                              //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (97),
		.PKT_DEST_ID_L             (95),
		.PKT_SRC_ID_H              (94),
		.PKT_SRC_ID_L              (92),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (4),
		.PIPELINED                 (0),
		.ST_DATA_W                 (111),
		.ST_CHANNEL_W              (5),
		.VALID_WIDTH               (5),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.REORDER                   (0)
	) limiter (
		.clk                    (DDR2_SDRAM_afi_clk_clk),                       //       clk.clk
		.reset                  (Tiger_MIPS_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (addr_router_src_ready),                        //  cmd_sink.ready
		.cmd_sink_valid         (addr_router_src_valid),                        //          .valid
		.cmd_sink_data          (addr_router_src_data),                         //          .data
		.cmd_sink_channel       (addr_router_src_channel),                      //          .channel
		.cmd_sink_startofpacket (addr_router_src_startofpacket),                //          .startofpacket
		.cmd_sink_endofpacket   (addr_router_src_endofpacket),                  //          .endofpacket
		.cmd_src_ready          (limiter_cmd_src_ready),                        //   cmd_src.ready
		.cmd_src_data           (limiter_cmd_src_data),                         //          .data
		.cmd_src_channel        (limiter_cmd_src_channel),                      //          .channel
		.cmd_src_startofpacket  (limiter_cmd_src_startofpacket),                //          .startofpacket
		.cmd_src_endofpacket    (limiter_cmd_src_endofpacket),                  //          .endofpacket
		.rsp_sink_ready         (rsp_xbar_mux_src_ready),                       //  rsp_sink.ready
		.rsp_sink_valid         (rsp_xbar_mux_src_valid),                       //          .valid
		.rsp_sink_channel       (rsp_xbar_mux_src_channel),                     //          .channel
		.rsp_sink_data          (rsp_xbar_mux_src_data),                        //          .data
		.rsp_sink_startofpacket (rsp_xbar_mux_src_startofpacket),               //          .startofpacket
		.rsp_sink_endofpacket   (rsp_xbar_mux_src_endofpacket),                 //          .endofpacket
		.rsp_src_ready          (limiter_rsp_src_ready),                        //   rsp_src.ready
		.rsp_src_valid          (limiter_rsp_src_valid),                        //          .valid
		.rsp_src_data           (limiter_rsp_src_data),                         //          .data
		.rsp_src_channel        (limiter_rsp_src_channel),                      //          .channel
		.rsp_src_startofpacket  (limiter_rsp_src_startofpacket),                //          .startofpacket
		.rsp_src_endofpacket    (limiter_rsp_src_endofpacket),                  //          .endofpacket
		.cmd_src_valid          (limiter_cmd_valid_data)                        // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (97),
		.PKT_DEST_ID_L             (95),
		.PKT_SRC_ID_H              (94),
		.PKT_SRC_ID_L              (92),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (34),
		.PIPELINED                 (0),
		.ST_DATA_W                 (111),
		.ST_CHANNEL_W              (5),
		.VALID_WIDTH               (5),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.REORDER                   (0)
	) limiter_001 (
		.clk                    (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset                  (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (addr_router_001_src_ready),                      //  cmd_sink.ready
		.cmd_sink_valid         (addr_router_001_src_valid),                      //          .valid
		.cmd_sink_data          (addr_router_001_src_data),                       //          .data
		.cmd_sink_channel       (addr_router_001_src_channel),                    //          .channel
		.cmd_sink_startofpacket (addr_router_001_src_startofpacket),              //          .startofpacket
		.cmd_sink_endofpacket   (addr_router_001_src_endofpacket),                //          .endofpacket
		.cmd_src_ready          (limiter_001_cmd_src_ready),                      //   cmd_src.ready
		.cmd_src_data           (limiter_001_cmd_src_data),                       //          .data
		.cmd_src_channel        (limiter_001_cmd_src_channel),                    //          .channel
		.cmd_src_startofpacket  (limiter_001_cmd_src_startofpacket),              //          .startofpacket
		.cmd_src_endofpacket    (limiter_001_cmd_src_endofpacket),                //          .endofpacket
		.rsp_sink_ready         (rsp_xbar_mux_001_src_ready),                     //  rsp_sink.ready
		.rsp_sink_valid         (rsp_xbar_mux_001_src_valid),                     //          .valid
		.rsp_sink_channel       (rsp_xbar_mux_001_src_channel),                   //          .channel
		.rsp_sink_data          (rsp_xbar_mux_001_src_data),                      //          .data
		.rsp_sink_startofpacket (rsp_xbar_mux_001_src_startofpacket),             //          .startofpacket
		.rsp_sink_endofpacket   (rsp_xbar_mux_001_src_endofpacket),               //          .endofpacket
		.rsp_src_ready          (limiter_001_rsp_src_ready),                      //   rsp_src.ready
		.rsp_src_valid          (limiter_001_rsp_src_valid),                      //          .valid
		.rsp_src_data           (limiter_001_rsp_src_data),                       //          .data
		.rsp_src_channel        (limiter_001_rsp_src_channel),                    //          .channel
		.rsp_src_startofpacket  (limiter_001_rsp_src_startofpacket),              //          .startofpacket
		.rsp_src_endofpacket    (limiter_001_rsp_src_endofpacket),                //          .endofpacket
		.cmd_src_valid          (limiter_001_cmd_valid_data)                      // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (319),
		.PKT_ADDR_L                (288),
		.PKT_BEGIN_BURST           (342),
		.PKT_BYTE_CNT_H            (333),
		.PKT_BYTE_CNT_L            (326),
		.PKT_BYTEEN_H              (287),
		.PKT_BYTEEN_L              (256),
		.PKT_BURST_SIZE_H          (337),
		.PKT_BURST_SIZE_L          (335),
		.PKT_BURST_TYPE_H          (339),
		.PKT_BURST_TYPE_L          (338),
		.PKT_BURSTWRAP_H           (334),
		.PKT_BURSTWRAP_L           (334),
		.PKT_TRANS_COMPRESSED_READ (320),
		.PKT_TRANS_WRITE           (322),
		.PKT_TRANS_READ            (323),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (363),
		.ST_CHANNEL_W              (5),
		.OUT_BYTE_CNT_H            (333),
		.OUT_BURSTWRAP_H           (334),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1)
	) burst_adapter (
		.clk                   (DDR2_SDRAM_afi_clk_clk),                         //       cr0.clk
		.reset                 (Tiger_ICache_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (width_adapter_001_src_valid),                    //     sink0.valid
		.sink0_data            (width_adapter_001_src_data),                     //          .data
		.sink0_channel         (width_adapter_001_src_channel),                  //          .channel
		.sink0_startofpacket   (width_adapter_001_src_startofpacket),            //          .startofpacket
		.sink0_endofpacket     (width_adapter_001_src_endofpacket),              //          .endofpacket
		.sink0_ready           (width_adapter_001_src_ready),                    //          .ready
		.source0_valid         (burst_adapter_source0_valid),                    //   source0.valid
		.source0_data          (burst_adapter_source0_data),                     //          .data
		.source0_channel       (burst_adapter_source0_channel),                  //          .channel
		.source0_startofpacket (burst_adapter_source0_startofpacket),            //          .startofpacket
		.source0_endofpacket   (burst_adapter_source0_endofpacket),              //          .endofpacket
		.source0_ready         (burst_adapter_source0_ready)                     //          .ready
	);

	legup_system_mm_interconnect_3_cmd_xbar_demux cmd_xbar_demux (
		.clk                (DDR2_SDRAM_afi_clk_clk),                       //        clk.clk
		.reset              (Tiger_MIPS_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready         (limiter_cmd_src_ready),                        //       sink.ready
		.sink_channel       (limiter_cmd_src_channel),                      //           .channel
		.sink_data          (limiter_cmd_src_data),                         //           .data
		.sink_startofpacket (limiter_cmd_src_startofpacket),                //           .startofpacket
		.sink_endofpacket   (limiter_cmd_src_endofpacket),                  //           .endofpacket
		.sink_valid         (limiter_cmd_valid_data),                       // sink_valid.data
		.src0_ready         (cmd_xbar_demux_src0_ready),                    //       src0.ready
		.src0_valid         (cmd_xbar_demux_src0_valid),                    //           .valid
		.src0_data          (cmd_xbar_demux_src0_data),                     //           .data
		.src0_channel       (cmd_xbar_demux_src0_channel),                  //           .channel
		.src0_startofpacket (cmd_xbar_demux_src0_startofpacket),            //           .startofpacket
		.src0_endofpacket   (cmd_xbar_demux_src0_endofpacket),              //           .endofpacket
		.src1_ready         (cmd_xbar_demux_src1_ready),                    //       src1.ready
		.src1_valid         (cmd_xbar_demux_src1_valid),                    //           .valid
		.src1_data          (cmd_xbar_demux_src1_data),                     //           .data
		.src1_channel       (cmd_xbar_demux_src1_channel),                  //           .channel
		.src1_startofpacket (cmd_xbar_demux_src1_startofpacket),            //           .startofpacket
		.src1_endofpacket   (cmd_xbar_demux_src1_endofpacket),              //           .endofpacket
		.src2_ready         (cmd_xbar_demux_src2_ready),                    //       src2.ready
		.src2_valid         (cmd_xbar_demux_src2_valid),                    //           .valid
		.src2_data          (cmd_xbar_demux_src2_data),                     //           .data
		.src2_channel       (cmd_xbar_demux_src2_channel),                  //           .channel
		.src2_startofpacket (cmd_xbar_demux_src2_startofpacket),            //           .startofpacket
		.src2_endofpacket   (cmd_xbar_demux_src2_endofpacket)               //           .endofpacket
	);

	legup_system_mm_interconnect_3_cmd_xbar_demux cmd_xbar_demux_001 (
		.clk                (DDR2_SDRAM_afi_clk_clk),                         //        clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready         (limiter_001_cmd_src_ready),                      //       sink.ready
		.sink_channel       (limiter_001_cmd_src_channel),                    //           .channel
		.sink_data          (limiter_001_cmd_src_data),                       //           .data
		.sink_startofpacket (limiter_001_cmd_src_startofpacket),              //           .startofpacket
		.sink_endofpacket   (limiter_001_cmd_src_endofpacket),                //           .endofpacket
		.sink_valid         (limiter_001_cmd_valid_data),                     // sink_valid.data
		.src0_ready         (cmd_xbar_demux_001_src0_ready),                  //       src0.ready
		.src0_valid         (cmd_xbar_demux_001_src0_valid),                  //           .valid
		.src0_data          (cmd_xbar_demux_001_src0_data),                   //           .data
		.src0_channel       (cmd_xbar_demux_001_src0_channel),                //           .channel
		.src0_startofpacket (cmd_xbar_demux_001_src0_startofpacket),          //           .startofpacket
		.src0_endofpacket   (cmd_xbar_demux_001_src0_endofpacket),            //           .endofpacket
		.src1_ready         (cmd_xbar_demux_001_src1_ready),                  //       src1.ready
		.src1_valid         (cmd_xbar_demux_001_src1_valid),                  //           .valid
		.src1_data          (cmd_xbar_demux_001_src1_data),                   //           .data
		.src1_channel       (cmd_xbar_demux_001_src1_channel),                //           .channel
		.src1_startofpacket (cmd_xbar_demux_001_src1_startofpacket),          //           .startofpacket
		.src1_endofpacket   (cmd_xbar_demux_001_src1_endofpacket),            //           .endofpacket
		.src2_ready         (cmd_xbar_demux_001_src2_ready),                  //       src2.ready
		.src2_valid         (cmd_xbar_demux_001_src2_valid),                  //           .valid
		.src2_data          (cmd_xbar_demux_001_src2_data),                   //           .data
		.src2_channel       (cmd_xbar_demux_001_src2_channel),                //           .channel
		.src2_startofpacket (cmd_xbar_demux_001_src2_startofpacket),          //           .startofpacket
		.src2_endofpacket   (cmd_xbar_demux_001_src2_endofpacket)             //           .endofpacket
	);

	legup_system_mm_interconnect_3_cmd_xbar_demux_002 cmd_xbar_demux_002 (
		.clk                (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (addr_router_002_src_ready),                      //      sink.ready
		.sink_channel       (addr_router_002_src_channel),                    //          .channel
		.sink_data          (addr_router_002_src_data),                       //          .data
		.sink_startofpacket (addr_router_002_src_startofpacket),              //          .startofpacket
		.sink_endofpacket   (addr_router_002_src_endofpacket),                //          .endofpacket
		.sink_valid         (addr_router_002_src_valid),                      //          .valid
		.src0_ready         (cmd_xbar_demux_002_src0_ready),                  //      src0.ready
		.src0_valid         (cmd_xbar_demux_002_src0_valid),                  //          .valid
		.src0_data          (cmd_xbar_demux_002_src0_data),                   //          .data
		.src0_channel       (cmd_xbar_demux_002_src0_channel),                //          .channel
		.src0_startofpacket (cmd_xbar_demux_002_src0_startofpacket),          //          .startofpacket
		.src0_endofpacket   (cmd_xbar_demux_002_src0_endofpacket)             //          .endofpacket
	);

	legup_system_mm_interconnect_3_cmd_xbar_demux_002 cmd_xbar_demux_003 (
		.clk                (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (addr_router_003_src_ready),                      //      sink.ready
		.sink_channel       (addr_router_003_src_channel),                    //          .channel
		.sink_data          (addr_router_003_src_data),                       //          .data
		.sink_startofpacket (addr_router_003_src_startofpacket),              //          .startofpacket
		.sink_endofpacket   (addr_router_003_src_endofpacket),                //          .endofpacket
		.sink_valid         (addr_router_003_src_valid),                      //          .valid
		.src0_ready         (cmd_xbar_demux_003_src0_ready),                  //      src0.ready
		.src0_valid         (cmd_xbar_demux_003_src0_valid),                  //          .valid
		.src0_data          (cmd_xbar_demux_003_src0_data),                   //          .data
		.src0_channel       (cmd_xbar_demux_003_src0_channel),                //          .channel
		.src0_startofpacket (cmd_xbar_demux_003_src0_startofpacket),          //          .startofpacket
		.src0_endofpacket   (cmd_xbar_demux_003_src0_endofpacket)             //          .endofpacket
	);

	legup_system_mm_interconnect_3_cmd_xbar_mux cmd_xbar_mux (
		.clk                 (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset               (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_xbar_mux_src_ready),                         //       src.ready
		.src_valid           (cmd_xbar_mux_src_valid),                         //          .valid
		.src_data            (cmd_xbar_mux_src_data),                          //          .data
		.src_channel         (cmd_xbar_mux_src_channel),                       //          .channel
		.src_startofpacket   (cmd_xbar_mux_src_startofpacket),                 //          .startofpacket
		.src_endofpacket     (cmd_xbar_mux_src_endofpacket),                   //          .endofpacket
		.sink0_ready         (cmd_xbar_demux_src0_ready),                      //     sink0.ready
		.sink0_valid         (cmd_xbar_demux_src0_valid),                      //          .valid
		.sink0_channel       (cmd_xbar_demux_src0_channel),                    //          .channel
		.sink0_data          (cmd_xbar_demux_src0_data),                       //          .data
		.sink0_startofpacket (cmd_xbar_demux_src0_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_xbar_demux_src0_endofpacket)                 //          .endofpacket
	);

	legup_system_mm_interconnect_3_cmd_xbar_mux_001 cmd_xbar_mux_001 (
		.clk                 (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset               (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_xbar_mux_001_src_ready),                     //       src.ready
		.src_valid           (cmd_xbar_mux_001_src_valid),                     //          .valid
		.src_data            (cmd_xbar_mux_001_src_data),                      //          .data
		.src_channel         (cmd_xbar_mux_001_src_channel),                   //          .channel
		.src_startofpacket   (cmd_xbar_mux_001_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (cmd_xbar_mux_001_src_endofpacket),               //          .endofpacket
		.sink0_ready         (cmd_xbar_demux_src1_ready),                      //     sink0.ready
		.sink0_valid         (cmd_xbar_demux_src1_valid),                      //          .valid
		.sink0_channel       (cmd_xbar_demux_src1_channel),                    //          .channel
		.sink0_data          (cmd_xbar_demux_src1_data),                       //          .data
		.sink0_startofpacket (cmd_xbar_demux_src1_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_xbar_demux_src1_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_xbar_demux_001_src0_ready),                  //     sink1.ready
		.sink1_valid         (cmd_xbar_demux_001_src0_valid),                  //          .valid
		.sink1_channel       (cmd_xbar_demux_001_src0_channel),                //          .channel
		.sink1_data          (cmd_xbar_demux_001_src0_data),                   //          .data
		.sink1_startofpacket (cmd_xbar_demux_001_src0_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_xbar_demux_001_src0_endofpacket)             //          .endofpacket
	);

	legup_system_mm_interconnect_3_cmd_xbar_mux cmd_xbar_mux_002 (
		.clk                 (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset               (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_xbar_mux_002_src_ready),                     //       src.ready
		.src_valid           (cmd_xbar_mux_002_src_valid),                     //          .valid
		.src_data            (cmd_xbar_mux_002_src_data),                      //          .data
		.src_channel         (cmd_xbar_mux_002_src_channel),                   //          .channel
		.src_startofpacket   (cmd_xbar_mux_002_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (cmd_xbar_mux_002_src_endofpacket),               //          .endofpacket
		.sink0_ready         (cmd_xbar_demux_src2_ready),                      //     sink0.ready
		.sink0_valid         (cmd_xbar_demux_src2_valid),                      //          .valid
		.sink0_channel       (cmd_xbar_demux_src2_channel),                    //          .channel
		.sink0_data          (cmd_xbar_demux_src2_data),                       //          .data
		.sink0_startofpacket (cmd_xbar_demux_src2_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_xbar_demux_src2_endofpacket)                 //          .endofpacket
	);

	legup_system_mm_interconnect_3_cmd_xbar_mux cmd_xbar_mux_003 (
		.clk                 (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset               (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_xbar_mux_003_src_ready),                     //       src.ready
		.src_valid           (cmd_xbar_mux_003_src_valid),                     //          .valid
		.src_data            (cmd_xbar_mux_003_src_data),                      //          .data
		.src_channel         (cmd_xbar_mux_003_src_channel),                   //          .channel
		.src_startofpacket   (cmd_xbar_mux_003_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (cmd_xbar_mux_003_src_endofpacket),               //          .endofpacket
		.sink0_ready         (cmd_xbar_demux_001_src1_ready),                  //     sink0.ready
		.sink0_valid         (cmd_xbar_demux_001_src1_valid),                  //          .valid
		.sink0_channel       (cmd_xbar_demux_001_src1_channel),                //          .channel
		.sink0_data          (cmd_xbar_demux_001_src1_data),                   //          .data
		.sink0_startofpacket (cmd_xbar_demux_001_src1_startofpacket),          //          .startofpacket
		.sink0_endofpacket   (cmd_xbar_demux_001_src1_endofpacket)             //          .endofpacket
	);

	legup_system_mm_interconnect_3_cmd_xbar_mux_004 cmd_xbar_mux_004 (
		.clk                 (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset               (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_xbar_mux_004_src_ready),                     //       src.ready
		.src_valid           (cmd_xbar_mux_004_src_valid),                     //          .valid
		.src_data            (cmd_xbar_mux_004_src_data),                      //          .data
		.src_channel         (cmd_xbar_mux_004_src_channel),                   //          .channel
		.src_startofpacket   (cmd_xbar_mux_004_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (cmd_xbar_mux_004_src_endofpacket),               //          .endofpacket
		.sink0_ready         (cmd_xbar_demux_001_src2_ready),                  //     sink0.ready
		.sink0_valid         (cmd_xbar_demux_001_src2_valid),                  //          .valid
		.sink0_channel       (cmd_xbar_demux_001_src2_channel),                //          .channel
		.sink0_data          (cmd_xbar_demux_001_src2_data),                   //          .data
		.sink0_startofpacket (cmd_xbar_demux_001_src2_startofpacket),          //          .startofpacket
		.sink0_endofpacket   (cmd_xbar_demux_001_src2_endofpacket),            //          .endofpacket
		.sink1_ready         (cmd_xbar_demux_002_src0_ready),                  //     sink1.ready
		.sink1_valid         (cmd_xbar_demux_002_src0_valid),                  //          .valid
		.sink1_channel       (cmd_xbar_demux_002_src0_channel),                //          .channel
		.sink1_data          (cmd_xbar_demux_002_src0_data),                   //          .data
		.sink1_startofpacket (cmd_xbar_demux_002_src0_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_xbar_demux_002_src0_endofpacket),            //          .endofpacket
		.sink2_ready         (cmd_xbar_demux_003_src0_ready),                  //     sink2.ready
		.sink2_valid         (cmd_xbar_demux_003_src0_valid),                  //          .valid
		.sink2_channel       (cmd_xbar_demux_003_src0_channel),                //          .channel
		.sink2_data          (cmd_xbar_demux_003_src0_data),                   //          .data
		.sink2_startofpacket (cmd_xbar_demux_003_src0_startofpacket),          //          .startofpacket
		.sink2_endofpacket   (cmd_xbar_demux_003_src0_endofpacket)             //          .endofpacket
	);

	legup_system_mm_interconnect_3_cmd_xbar_demux_002 rsp_xbar_demux (
		.clk                (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (id_router_src_ready),                            //      sink.ready
		.sink_channel       (id_router_src_channel),                          //          .channel
		.sink_data          (id_router_src_data),                             //          .data
		.sink_startofpacket (id_router_src_startofpacket),                    //          .startofpacket
		.sink_endofpacket   (id_router_src_endofpacket),                      //          .endofpacket
		.sink_valid         (id_router_src_valid),                            //          .valid
		.src0_ready         (rsp_xbar_demux_src0_ready),                      //      src0.ready
		.src0_valid         (rsp_xbar_demux_src0_valid),                      //          .valid
		.src0_data          (rsp_xbar_demux_src0_data),                       //          .data
		.src0_channel       (rsp_xbar_demux_src0_channel),                    //          .channel
		.src0_startofpacket (rsp_xbar_demux_src0_startofpacket),              //          .startofpacket
		.src0_endofpacket   (rsp_xbar_demux_src0_endofpacket)                 //          .endofpacket
	);

	legup_system_mm_interconnect_3_rsp_xbar_demux_001 rsp_xbar_demux_001 (
		.clk                (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (id_router_001_src_ready),                        //      sink.ready
		.sink_channel       (id_router_001_src_channel),                      //          .channel
		.sink_data          (id_router_001_src_data),                         //          .data
		.sink_startofpacket (id_router_001_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (id_router_001_src_endofpacket),                  //          .endofpacket
		.sink_valid         (id_router_001_src_valid),                        //          .valid
		.src0_ready         (rsp_xbar_demux_001_src0_ready),                  //      src0.ready
		.src0_valid         (rsp_xbar_demux_001_src0_valid),                  //          .valid
		.src0_data          (rsp_xbar_demux_001_src0_data),                   //          .data
		.src0_channel       (rsp_xbar_demux_001_src0_channel),                //          .channel
		.src0_startofpacket (rsp_xbar_demux_001_src0_startofpacket),          //          .startofpacket
		.src0_endofpacket   (rsp_xbar_demux_001_src0_endofpacket),            //          .endofpacket
		.src1_ready         (rsp_xbar_demux_001_src1_ready),                  //      src1.ready
		.src1_valid         (rsp_xbar_demux_001_src1_valid),                  //          .valid
		.src1_data          (rsp_xbar_demux_001_src1_data),                   //          .data
		.src1_channel       (rsp_xbar_demux_001_src1_channel),                //          .channel
		.src1_startofpacket (rsp_xbar_demux_001_src1_startofpacket),          //          .startofpacket
		.src1_endofpacket   (rsp_xbar_demux_001_src1_endofpacket)             //          .endofpacket
	);

	legup_system_mm_interconnect_3_cmd_xbar_demux_002 rsp_xbar_demux_002 (
		.clk                (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (id_router_002_src_ready),                        //      sink.ready
		.sink_channel       (id_router_002_src_channel),                      //          .channel
		.sink_data          (id_router_002_src_data),                         //          .data
		.sink_startofpacket (id_router_002_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (id_router_002_src_endofpacket),                  //          .endofpacket
		.sink_valid         (id_router_002_src_valid),                        //          .valid
		.src0_ready         (rsp_xbar_demux_002_src0_ready),                  //      src0.ready
		.src0_valid         (rsp_xbar_demux_002_src0_valid),                  //          .valid
		.src0_data          (rsp_xbar_demux_002_src0_data),                   //          .data
		.src0_channel       (rsp_xbar_demux_002_src0_channel),                //          .channel
		.src0_startofpacket (rsp_xbar_demux_002_src0_startofpacket),          //          .startofpacket
		.src0_endofpacket   (rsp_xbar_demux_002_src0_endofpacket)             //          .endofpacket
	);

	legup_system_mm_interconnect_3_cmd_xbar_demux_002 rsp_xbar_demux_003 (
		.clk                (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (id_router_003_src_ready),                        //      sink.ready
		.sink_channel       (id_router_003_src_channel),                      //          .channel
		.sink_data          (id_router_003_src_data),                         //          .data
		.sink_startofpacket (id_router_003_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (id_router_003_src_endofpacket),                  //          .endofpacket
		.sink_valid         (id_router_003_src_valid),                        //          .valid
		.src0_ready         (rsp_xbar_demux_003_src0_ready),                  //      src0.ready
		.src0_valid         (rsp_xbar_demux_003_src0_valid),                  //          .valid
		.src0_data          (rsp_xbar_demux_003_src0_data),                   //          .data
		.src0_channel       (rsp_xbar_demux_003_src0_channel),                //          .channel
		.src0_startofpacket (rsp_xbar_demux_003_src0_startofpacket),          //          .startofpacket
		.src0_endofpacket   (rsp_xbar_demux_003_src0_endofpacket)             //          .endofpacket
	);

	legup_system_mm_interconnect_3_rsp_xbar_demux_004 rsp_xbar_demux_004 (
		.clk                (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset              (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (width_adapter_src_ready),                        //      sink.ready
		.sink_channel       (width_adapter_src_channel),                      //          .channel
		.sink_data          (width_adapter_src_data),                         //          .data
		.sink_startofpacket (width_adapter_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (width_adapter_src_endofpacket),                  //          .endofpacket
		.sink_valid         (width_adapter_src_valid),                        //          .valid
		.src0_ready         (rsp_xbar_demux_004_src0_ready),                  //      src0.ready
		.src0_valid         (rsp_xbar_demux_004_src0_valid),                  //          .valid
		.src0_data          (rsp_xbar_demux_004_src0_data),                   //          .data
		.src0_channel       (rsp_xbar_demux_004_src0_channel),                //          .channel
		.src0_startofpacket (rsp_xbar_demux_004_src0_startofpacket),          //          .startofpacket
		.src0_endofpacket   (rsp_xbar_demux_004_src0_endofpacket),            //          .endofpacket
		.src1_ready         (rsp_xbar_demux_004_src1_ready),                  //      src1.ready
		.src1_valid         (rsp_xbar_demux_004_src1_valid),                  //          .valid
		.src1_data          (rsp_xbar_demux_004_src1_data),                   //          .data
		.src1_channel       (rsp_xbar_demux_004_src1_channel),                //          .channel
		.src1_startofpacket (rsp_xbar_demux_004_src1_startofpacket),          //          .startofpacket
		.src1_endofpacket   (rsp_xbar_demux_004_src1_endofpacket),            //          .endofpacket
		.src2_ready         (rsp_xbar_demux_004_src2_ready),                  //      src2.ready
		.src2_valid         (rsp_xbar_demux_004_src2_valid),                  //          .valid
		.src2_data          (rsp_xbar_demux_004_src2_data),                   //          .data
		.src2_channel       (rsp_xbar_demux_004_src2_channel),                //          .channel
		.src2_startofpacket (rsp_xbar_demux_004_src2_startofpacket),          //          .startofpacket
		.src2_endofpacket   (rsp_xbar_demux_004_src2_endofpacket)             //          .endofpacket
	);

	legup_system_mm_interconnect_3_rsp_xbar_mux rsp_xbar_mux (
		.clk                 (DDR2_SDRAM_afi_clk_clk),                       //       clk.clk
		.reset               (Tiger_MIPS_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_xbar_mux_src_ready),                       //       src.ready
		.src_valid           (rsp_xbar_mux_src_valid),                       //          .valid
		.src_data            (rsp_xbar_mux_src_data),                        //          .data
		.src_channel         (rsp_xbar_mux_src_channel),                     //          .channel
		.src_startofpacket   (rsp_xbar_mux_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (rsp_xbar_mux_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (rsp_xbar_demux_src0_ready),                    //     sink0.ready
		.sink0_valid         (rsp_xbar_demux_src0_valid),                    //          .valid
		.sink0_channel       (rsp_xbar_demux_src0_channel),                  //          .channel
		.sink0_data          (rsp_xbar_demux_src0_data),                     //          .data
		.sink0_startofpacket (rsp_xbar_demux_src0_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (rsp_xbar_demux_src0_endofpacket),              //          .endofpacket
		.sink1_ready         (rsp_xbar_demux_001_src0_ready),                //     sink1.ready
		.sink1_valid         (rsp_xbar_demux_001_src0_valid),                //          .valid
		.sink1_channel       (rsp_xbar_demux_001_src0_channel),              //          .channel
		.sink1_data          (rsp_xbar_demux_001_src0_data),                 //          .data
		.sink1_startofpacket (rsp_xbar_demux_001_src0_startofpacket),        //          .startofpacket
		.sink1_endofpacket   (rsp_xbar_demux_001_src0_endofpacket),          //          .endofpacket
		.sink2_ready         (rsp_xbar_demux_002_src0_ready),                //     sink2.ready
		.sink2_valid         (rsp_xbar_demux_002_src0_valid),                //          .valid
		.sink2_channel       (rsp_xbar_demux_002_src0_channel),              //          .channel
		.sink2_data          (rsp_xbar_demux_002_src0_data),                 //          .data
		.sink2_startofpacket (rsp_xbar_demux_002_src0_startofpacket),        //          .startofpacket
		.sink2_endofpacket   (rsp_xbar_demux_002_src0_endofpacket)           //          .endofpacket
	);

	legup_system_mm_interconnect_3_rsp_xbar_mux rsp_xbar_mux_001 (
		.clk                 (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset               (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_xbar_mux_001_src_ready),                     //       src.ready
		.src_valid           (rsp_xbar_mux_001_src_valid),                     //          .valid
		.src_data            (rsp_xbar_mux_001_src_data),                      //          .data
		.src_channel         (rsp_xbar_mux_001_src_channel),                   //          .channel
		.src_startofpacket   (rsp_xbar_mux_001_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (rsp_xbar_mux_001_src_endofpacket),               //          .endofpacket
		.sink0_ready         (rsp_xbar_demux_001_src1_ready),                  //     sink0.ready
		.sink0_valid         (rsp_xbar_demux_001_src1_valid),                  //          .valid
		.sink0_channel       (rsp_xbar_demux_001_src1_channel),                //          .channel
		.sink0_data          (rsp_xbar_demux_001_src1_data),                   //          .data
		.sink0_startofpacket (rsp_xbar_demux_001_src1_startofpacket),          //          .startofpacket
		.sink0_endofpacket   (rsp_xbar_demux_001_src1_endofpacket),            //          .endofpacket
		.sink1_ready         (rsp_xbar_demux_003_src0_ready),                  //     sink1.ready
		.sink1_valid         (rsp_xbar_demux_003_src0_valid),                  //          .valid
		.sink1_channel       (rsp_xbar_demux_003_src0_channel),                //          .channel
		.sink1_data          (rsp_xbar_demux_003_src0_data),                   //          .data
		.sink1_startofpacket (rsp_xbar_demux_003_src0_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (rsp_xbar_demux_003_src0_endofpacket),            //          .endofpacket
		.sink2_ready         (rsp_xbar_demux_004_src0_ready),                  //     sink2.ready
		.sink2_valid         (rsp_xbar_demux_004_src0_valid),                  //          .valid
		.sink2_channel       (rsp_xbar_demux_004_src0_channel),                //          .channel
		.sink2_data          (rsp_xbar_demux_004_src0_data),                   //          .data
		.sink2_startofpacket (rsp_xbar_demux_004_src0_startofpacket),          //          .startofpacket
		.sink2_endofpacket   (rsp_xbar_demux_004_src0_endofpacket)             //          .endofpacket
	);

	legup_system_mm_interconnect_3_rsp_xbar_mux_002 rsp_xbar_mux_002 (
		.clk                 (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset               (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_xbar_mux_002_src_ready),                     //       src.ready
		.src_valid           (rsp_xbar_mux_002_src_valid),                     //          .valid
		.src_data            (rsp_xbar_mux_002_src_data),                      //          .data
		.src_channel         (rsp_xbar_mux_002_src_channel),                   //          .channel
		.src_startofpacket   (rsp_xbar_mux_002_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (rsp_xbar_mux_002_src_endofpacket),               //          .endofpacket
		.sink0_ready         (rsp_xbar_demux_004_src1_ready),                  //     sink0.ready
		.sink0_valid         (rsp_xbar_demux_004_src1_valid),                  //          .valid
		.sink0_channel       (rsp_xbar_demux_004_src1_channel),                //          .channel
		.sink0_data          (rsp_xbar_demux_004_src1_data),                   //          .data
		.sink0_startofpacket (rsp_xbar_demux_004_src1_startofpacket),          //          .startofpacket
		.sink0_endofpacket   (rsp_xbar_demux_004_src1_endofpacket)             //          .endofpacket
	);

	legup_system_mm_interconnect_3_rsp_xbar_mux_002 rsp_xbar_mux_003 (
		.clk                 (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset               (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_xbar_mux_003_src_ready),                     //       src.ready
		.src_valid           (rsp_xbar_mux_003_src_valid),                     //          .valid
		.src_data            (rsp_xbar_mux_003_src_data),                      //          .data
		.src_channel         (rsp_xbar_mux_003_src_channel),                   //          .channel
		.src_startofpacket   (rsp_xbar_mux_003_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (rsp_xbar_mux_003_src_endofpacket),               //          .endofpacket
		.sink0_ready         (rsp_xbar_demux_004_src2_ready),                  //     sink0.ready
		.sink0_valid         (rsp_xbar_demux_004_src2_valid),                  //          .valid
		.sink0_channel       (rsp_xbar_demux_004_src2_channel),                //          .channel
		.sink0_data          (rsp_xbar_demux_004_src2_data),                   //          .data
		.sink0_startofpacket (rsp_xbar_demux_004_src2_startofpacket),          //          .startofpacket
		.sink0_endofpacket   (rsp_xbar_demux_004_src2_endofpacket)             //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (319),
		.IN_PKT_ADDR_L                 (288),
		.IN_PKT_DATA_H                 (255),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (287),
		.IN_PKT_BYTEEN_L               (256),
		.IN_PKT_BYTE_CNT_H             (333),
		.IN_PKT_BYTE_CNT_L             (326),
		.IN_PKT_TRANS_COMPRESSED_READ  (320),
		.IN_PKT_BURSTWRAP_H            (334),
		.IN_PKT_BURSTWRAP_L            (334),
		.IN_PKT_BURST_SIZE_H           (337),
		.IN_PKT_BURST_SIZE_L           (335),
		.IN_PKT_RESPONSE_STATUS_H      (359),
		.IN_PKT_RESPONSE_STATUS_L      (358),
		.IN_PKT_TRANS_EXCLUSIVE        (325),
		.IN_PKT_BURST_TYPE_H           (339),
		.IN_PKT_BURST_TYPE_L           (338),
		.IN_PKT_ORI_BURST_SIZE_L       (360),
		.IN_PKT_ORI_BURST_SIZE_H       (362),
		.IN_ST_DATA_W                  (363),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (81),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (85),
		.OUT_PKT_BURST_SIZE_L          (83),
		.OUT_PKT_RESPONSE_STATUS_H     (107),
		.OUT_PKT_RESPONSE_STATUS_L     (106),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (87),
		.OUT_PKT_BURST_TYPE_L          (86),
		.OUT_PKT_ORI_BURST_SIZE_L      (108),
		.OUT_PKT_ORI_BURST_SIZE_H      (110),
		.OUT_ST_DATA_W                 (111),
		.ST_CHANNEL_W                  (5),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1)
	) width_adapter (
		.clk                  (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset                (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_valid             (id_router_004_src_valid),                        //      sink.valid
		.in_channel           (id_router_004_src_channel),                      //          .channel
		.in_startofpacket     (id_router_004_src_startofpacket),                //          .startofpacket
		.in_endofpacket       (id_router_004_src_endofpacket),                  //          .endofpacket
		.in_ready             (id_router_004_src_ready),                        //          .ready
		.in_data              (id_router_004_src_data),                         //          .data
		.out_endofpacket      (width_adapter_src_endofpacket),                  //       src.endofpacket
		.out_data             (width_adapter_src_data),                         //          .data
		.out_channel          (width_adapter_src_channel),                      //          .channel
		.out_valid            (width_adapter_src_valid),                        //          .valid
		.out_ready            (width_adapter_src_ready),                        //          .ready
		.out_startofpacket    (width_adapter_src_startofpacket),                //          .startofpacket
		.in_command_size_data (3'b000)                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (81),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_BURSTWRAP_H            (82),
		.IN_PKT_BURSTWRAP_L            (82),
		.IN_PKT_BURST_SIZE_H           (85),
		.IN_PKT_BURST_SIZE_L           (83),
		.IN_PKT_RESPONSE_STATUS_H      (107),
		.IN_PKT_RESPONSE_STATUS_L      (106),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (87),
		.IN_PKT_BURST_TYPE_L           (86),
		.IN_PKT_ORI_BURST_SIZE_L       (108),
		.IN_PKT_ORI_BURST_SIZE_H       (110),
		.IN_ST_DATA_W                  (111),
		.OUT_PKT_ADDR_H                (319),
		.OUT_PKT_ADDR_L                (288),
		.OUT_PKT_DATA_H                (255),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (287),
		.OUT_PKT_BYTEEN_L              (256),
		.OUT_PKT_BYTE_CNT_H            (333),
		.OUT_PKT_BYTE_CNT_L            (326),
		.OUT_PKT_TRANS_COMPRESSED_READ (320),
		.OUT_PKT_BURST_SIZE_H          (337),
		.OUT_PKT_BURST_SIZE_L          (335),
		.OUT_PKT_RESPONSE_STATUS_H     (359),
		.OUT_PKT_RESPONSE_STATUS_L     (358),
		.OUT_PKT_TRANS_EXCLUSIVE       (325),
		.OUT_PKT_BURST_TYPE_H          (339),
		.OUT_PKT_BURST_TYPE_L          (338),
		.OUT_PKT_ORI_BURST_SIZE_L      (360),
		.OUT_PKT_ORI_BURST_SIZE_H      (362),
		.OUT_ST_DATA_W                 (363),
		.ST_CHANNEL_W                  (5),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1)
	) width_adapter_001 (
		.clk                  (DDR2_SDRAM_afi_clk_clk),                         //       clk.clk
		.reset                (Tiger_ICache_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_valid             (cmd_xbar_mux_004_src_valid),                     //      sink.valid
		.in_channel           (cmd_xbar_mux_004_src_channel),                   //          .channel
		.in_startofpacket     (cmd_xbar_mux_004_src_startofpacket),             //          .startofpacket
		.in_endofpacket       (cmd_xbar_mux_004_src_endofpacket),               //          .endofpacket
		.in_ready             (cmd_xbar_mux_004_src_ready),                     //          .ready
		.in_data              (cmd_xbar_mux_004_src_data),                      //          .data
		.out_endofpacket      (width_adapter_001_src_endofpacket),              //       src.endofpacket
		.out_data             (width_adapter_001_src_data),                     //          .data
		.out_channel          (width_adapter_001_src_channel),                  //          .channel
		.out_valid            (width_adapter_001_src_valid),                    //          .valid
		.out_ready            (width_adapter_001_src_ready),                    //          .ready
		.out_startofpacket    (width_adapter_001_src_startofpacket),            //          .startofpacket
		.in_command_size_data (3'b000)                                          // (terminated)
	);

endmodule
