# axi4_memory_slave_verification
SystemVerilog-based verification environment for an AXI4-compliant memory-mapped slave. Includes custom testbench, constrained-random stimulus, functional coverage, assertions, and detailed coverage reports â€” implemented without UVM.
