Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1099
design__instance__area,14312
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002560905122663826
power__switching__total,0.00005276408774079755
power__leakage__total,0.0000010251386584059219
power__total,0.00030987971695140004
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2728096714639035
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2719525515090762
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10875484154396944
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.89508958334328
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.108755
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.443020
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.30497391586441025
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.30359690620802315
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6055666139939841
timing__setup__ws__corner:nom_slow_1p08V_125C,9.711321799374034
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.605567
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.930171
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2850873506847134
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.28377118125179646
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29163716711488225
timing__setup__ws__corner:nom_typ_1p20V_25C,10.457493833543591
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.291637
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.795792
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2728096714639035
clock__skew__worst_setup,0.2719525515090762
timing__hold__ws,0.10875484154396944
timing__setup__ws,9.711321799374034
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108755
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.930171
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1099
design__instance__area__stdcell,14312
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.494514
design__instance__utilization__stdcell,0.494514
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,38
design__instance__area__class:inverter,223.171
design__instance__count__class:sequential_cell,88
design__instance__area__class:sequential_cell,4151.35
design__instance__count__class:multi_input_combinational_cell,753
design__instance__area__class:multi_input_combinational_cell,7068.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,195
design__instance__area__class:timing_repair_buffer,2670.8
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,21643.4
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,8
design__instance__area__class:clock_inverter,43.5456
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,122
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1198
route__net__special,2
route__drc_errors__iter:0,833
route__wirelength__iter:0,24788
route__drc_errors__iter:1,389
route__wirelength__iter:1,24440
route__drc_errors__iter:2,411
route__wirelength__iter:2,24398
route__drc_errors__iter:3,144
route__wirelength__iter:3,24253
route__drc_errors__iter:4,1
route__wirelength__iter:4,24188
route__drc_errors__iter:5,0
route__wirelength__iter:5,24187
route__drc_errors,0
route__wirelength,24187
route__vias,7013
route__vias__singlecut,7013
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,371.39
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,100
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,100
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,100
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,100
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000106318
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000101316
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000033299
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000101316
design_powergrid__voltage__worst,0.0000101316
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000106318
design_powergrid__drop__worst__net:VPWR,0.0000106318
design_powergrid__voltage__worst__net:VGND,0.0000101316
design_powergrid__drop__worst__net:VGND,0.0000101316
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000359999999999999983709320257319053126821017940528690814971923828125
ir__drop__worst,0.000010600000000000000155604695795119596368749625980854034423828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
