Fitter report for SoCKitTop
Tue Feb 25 11:03:23 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing Summary
 33. Estimated Delay Added for Hold Timing Details
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue Feb 25 11:03:23 2020       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; SoCKitTop                                   ;
; Top-level Entity Name           ; SocKit_golden_top                           ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSXFC6D6F31C8ES                            ;
; Timing Models                   ; Preliminary                                 ;
; Logic utilization (in ALMs)     ; 2,008 / 41,910 ( 5 % )                      ;
; Total registers                 ; 5047                                        ;
; Total pins                      ; 82 / 499 ( 16 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,288 / 5,662,720 ( < 1 % )                 ;
; Total RAM Blocks                ; 5 / 553 ( < 1 % )                           ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                               ;
; Total PLLs                      ; 0 / 15 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSXFC6D6F31C8ES                      ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.7%      ;
;     Processor 3            ;   3.6%      ;
;     Processor 4            ;   3.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                   ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                 ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; OSC_50_B3B~inputCLKENA0                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                            ; PORTBDATAOUT     ;                       ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                            ; PORTBDATAOUT     ;                       ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                            ; PORTBDATAOUT     ;                       ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                            ; PORTBDATAOUT     ;                       ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                            ; PORTBDATAOUT     ;                       ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                            ; PORTBDATAOUT     ;                       ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                            ; PORTBDATAOUT     ;                       ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                            ; PORTBDATAOUT     ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart|inQueueFull                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart|inQueueFull~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3_0[0]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3_0[0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[1]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[1]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[3]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[3]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[4]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[4]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[6]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[6]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[7]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[7]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[10]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[10]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[11]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[11]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[13]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[13]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[15]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[15]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_23_0[0]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_23_0[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_23_0[4]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_23_0[4]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_23_0[7]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_23_0[7]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_23_0[8]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_23_0[8]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_34_0[0]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_34_0[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_78_0[0]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_78_0[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_78_0[1]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_78_0[1]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_91_0[0]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_91_0[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_338_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_338_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_356_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_356_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_690_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_690_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_690_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_690_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_697_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_697_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_697_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_697_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_704_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_704_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_704_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_704_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_704_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_704_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_711_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_711_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_711_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_711_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_718_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_718_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_718_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_718_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_746_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_746_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_760_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_760_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_767_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_767_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_767_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_767_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_767_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_767_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_788_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_788_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_795_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_795_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_802_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_802_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_802_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_802_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_809_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_809_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_816_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_816_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_816_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_816_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_823_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_823_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_823_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_823_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_823_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_823_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_830_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_830_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_830_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_830_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_851_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_851_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_851_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_851_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_858_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_858_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_865_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_865_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_865_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_865_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_865_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_865_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_872_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_872_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_879_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_879_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_879_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_879_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_886_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_886_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_886_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_886_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_900_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_900_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_907_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_907_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_907_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_907_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_907_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_907_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_914_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_914_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_921_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_921_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_921_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_921_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_921_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_921_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_928_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_928_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_935_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_935_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_942_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_942_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_949_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_949_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_956_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_956_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_956_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_956_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_963_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_963_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_963_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_963_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_970_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_970_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_970_0[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_970_0[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_977_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_977_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_991_0[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_991_0[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_991_0[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_991_0[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1005_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1005_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1012_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1012_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1012_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1012_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1019_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1019_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1026_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1026_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1033_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1033_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1033_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1033_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1040_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1040_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1040_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1040_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1047_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1047_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1047_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1047_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1054_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1054_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1054_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1054_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1054_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1054_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1061_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1061_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1068_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1068_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1075_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1075_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1082_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1082_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1082_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1082_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1089_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1089_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1096_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1096_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1103_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1103_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1103_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1103_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1110_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1110_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1110_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1110_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1124_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1124_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1124_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1124_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1138_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1138_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1138_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1138_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1138_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1138_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1145_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1145_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1152_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1152_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1159_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1159_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1166_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1166_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1166_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1166_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1173_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1173_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1173_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1173_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1180_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1180_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1187_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1187_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1194_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1194_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1201_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1201_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1208_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1208_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1208_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1208_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1215_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1215_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1215_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1215_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1222_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1222_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1236_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1236_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1236_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1236_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1243_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1243_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1257_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1257_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1257_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1257_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1264_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1264_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1264_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1264_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1264_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1264_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1271_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1271_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1278_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1278_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1278_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1278_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1285_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1285_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1292_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1292_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1292_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1292_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1292_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1292_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1299_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1299_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1299_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1299_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1299_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1299_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1306_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1306_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1306_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1306_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1320_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1320_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1334_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1334_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1341_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1341_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1341_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1341_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1348_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1348_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1355_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1355_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1376_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1376_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1376_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1376_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1383_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1383_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1390_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1390_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1390_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1390_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1390_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1390_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1397_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1397_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1397_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1397_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1404_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1404_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1404_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1404_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1411_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1411_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1411_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1411_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1411_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1411_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1418_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1418_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1418_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1418_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1425_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1425_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1425_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1425_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1425_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1425_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1432_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1432_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1439_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1439_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1439_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1439_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1446_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1446_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1446_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1446_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1453_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1453_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1460_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1460_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1467_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1467_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1467_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1467_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1481_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1481_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1481_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1481_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1488_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1488_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1488_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1488_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1495_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1495_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1502_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1502_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1502_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1502_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1509_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1509_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1516_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1516_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1516_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1516_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1523_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1523_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1523_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1523_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1530_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1530_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1530_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1530_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1537_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1537_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1537_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1537_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1544_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1544_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1544_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1544_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1551_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1551_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1551_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1551_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1558_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1558_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1558_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1558_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1565_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1565_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1572_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1572_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1572_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1572_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1579_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1579_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1586_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1586_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1593_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1593_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1600_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1600_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1607_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1607_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1607_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1607_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1614_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1614_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1621_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1621_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1621_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1621_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1628_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1628_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1628_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1628_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1635_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1635_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1642_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1642_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1649_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1649_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1649_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1649_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1656_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1656_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1663_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1663_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1663_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1663_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1670_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1670_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1677_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1677_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1677_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1677_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1677_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1677_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1691_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1691_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1698_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1698_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1698_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1698_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1698_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1698_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1705_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1705_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1705_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1705_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1719_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1719_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1726_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1726_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1733_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1733_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1733_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1733_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1740_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1740_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1740_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1740_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1747_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1747_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1754_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1754_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1754_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1754_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1761_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1761_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1768_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1768_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1775_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1775_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1775_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1775_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1775_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1775_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1782_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1782_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1782_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1782_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1789_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1789_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1796_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1796_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1803_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1803_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1803_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1803_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1810_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1810_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1817_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1817_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1831_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1831_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1845_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1845_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1845_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1845_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1859_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1859_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1859_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1859_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1866_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1866_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1866_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1866_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1866_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1866_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1873_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1873_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1880_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1880_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1880_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1880_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1894_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1894_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1894_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1894_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1894_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1894_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1901_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1901_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1901_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1901_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1901_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1901_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1908_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1908_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1908_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1908_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1908_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1908_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1915_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1915_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1915_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1915_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1915_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1915_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1922_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1922_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1936_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1936_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1943_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1943_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1950_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1950_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1957_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1957_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1971_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1971_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1971_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1971_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1985_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1985_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1992_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1992_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1992_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1992_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1999_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_1999_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2006_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2006_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2006_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2006_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2020_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2020_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2020_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2020_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2020_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2020_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2034_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2034_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2041_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2041_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2041_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2041_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2048_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2048_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2048_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2048_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2055_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2055_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2062_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2062_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2090_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2090_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2090_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2090_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2097_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2097_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2104_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2104_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2104_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2104_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2104_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2104_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2111_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2111_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2111_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2111_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2118_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2118_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2132_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2132_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2132_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2132_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2139_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2139_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2139_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2139_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2146_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2146_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2146_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2146_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2153_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2153_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2160_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2160_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2160_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2160_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2160_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2160_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2167_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2167_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2174_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2174_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2181_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2181_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2188_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2188_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2188_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2188_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2188_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2188_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2195_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2195_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2195_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2195_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2202_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2202_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2202_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2202_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2209_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2209_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2209_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2209_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2209_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2209_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2216_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2216_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2216_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2216_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2223_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2223_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2223_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2223_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2230_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2230_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2230_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2230_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2237_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2237_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2237_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2237_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2244_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2244_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2244_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2244_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2251_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2251_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2258_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2258_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2265_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2265_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2272_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2272_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2279_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2279_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2286_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2286_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2293_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2293_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2300_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2300_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2307_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2307_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2307_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2307_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2314_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2314_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2321_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2321_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2328_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2328_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2328_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2328_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2328_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2328_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2335_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2335_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2342_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2342_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2349_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2349_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2349_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2349_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2349_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2349_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2356_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2356_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2356_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2356_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2356_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2356_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2363_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2363_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2370_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2370_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2377_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2377_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2377_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2377_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2384_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2384_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2384_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2384_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2391_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2391_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2391_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2391_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2391_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2391_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2398_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2398_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2398_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2398_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2419_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2419_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2433_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2433_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2440_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2440_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2440_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2440_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2454_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2454_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2454_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2454_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2461_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2461_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2461_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2461_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2468_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2468_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2468_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2468_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2475_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2475_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2482_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2482_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2482_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2482_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2489_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2489_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2496_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2496_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2496_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2496_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2503_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2503_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2503_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2503_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2510_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2510_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2517_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2517_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2524_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2524_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2524_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2524_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2545_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2545_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2545_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2545_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2545_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2545_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2552_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2552_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2552_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2552_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2559_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2559_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2566_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2566_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2566_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2566_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2573_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2573_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2573_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2573_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2580_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2580_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2587_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2587_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2594_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2594_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2594_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2594_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2601_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2601_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2601_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2601_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2608_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2608_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2608_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2608_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2608_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2608_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2615_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2615_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2615_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2615_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2622_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2622_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2629_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2629_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2629_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2629_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2629_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2629_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2636_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2636_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2636_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2636_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2643_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2643_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2657_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2657_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2664_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2664_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2664_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2664_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2671_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2671_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2671_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2671_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2678_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2678_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2685_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2685_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2692_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2692_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2692_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2692_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2692_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2692_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2699_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2699_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2699_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2699_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2706_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2706_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2713_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2713_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2713_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2713_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2720_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2720_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2720_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2720_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2727_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2727_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2734_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2734_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2734_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2734_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2741_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2741_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2741_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2741_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2748_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2748_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2755_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2755_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2762_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2762_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2776_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2776_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2776_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2776_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2797_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2797_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2804_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2804_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2811_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2811_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2811_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2811_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2818_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2818_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2825_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2825_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2825_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2825_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2832_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2832_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2832_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2832_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2839_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2839_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2839_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2839_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2839_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2839_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2846_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2846_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2853_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2853_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2853_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2853_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2867_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2867_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2867_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2867_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2867_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2867_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2874_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2874_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2874_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2874_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2881_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2881_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2895_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2895_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2895_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2895_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2902_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2902_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2909_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2909_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2916_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2916_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2916_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2916_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2923_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2923_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2923_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2923_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2930_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2930_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2930_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2930_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2937_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2937_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2937_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2937_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2951_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2951_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2951_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2951_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2951_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2951_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2958_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2958_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2958_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2958_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2965_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2965_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2965_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2965_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2972_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2972_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2972_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2972_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2979_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2979_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2979_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2979_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2993_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2993_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2993_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2993_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2993_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_2993_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3000_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3000_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3014_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3014_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3021_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3021_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3028_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3028_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3042_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3042_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3042_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3042_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3042_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3042_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3049_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3049_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3049_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3049_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3056_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3056_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3056_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3056_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3063_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3063_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3063_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3063_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3070_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3070_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3070_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3070_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3070_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3070_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3077_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3077_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3084_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3084_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3084_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3084_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3091_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3091_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3091_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3091_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3091_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3091_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3098_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3098_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3112_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3112_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3112_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3112_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3119_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3119_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3126_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3126_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3133_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3133_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3133_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3133_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3140_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3140_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3140_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3140_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3147_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3147_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3147_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3147_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3147_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3147_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3154_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3154_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3168_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3168_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3175_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3175_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3175_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3175_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3182_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3182_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3182_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3182_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3189_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3189_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3189_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3189_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3196_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3196_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3203_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3203_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3203_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3203_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3210_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3210_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3210_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3210_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3224_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3224_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3231_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3231_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3231_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3231_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3231_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3231_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3238_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3238_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3238_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3238_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3238_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3238_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3252_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3252_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3259_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3259_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3266_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3266_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3266_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3266_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3273_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3273_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3280_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3280_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3280_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3280_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3287_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3287_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3287_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3287_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3294_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3294_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3294_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3294_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3294_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3294_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3301_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3301_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3301_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3301_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3301_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3301_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3308_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3308_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3308_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3308_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3308_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3308_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3315_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3315_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3315_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3315_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3322_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3322_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3322_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3322_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3329_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3329_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3329_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3329_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3329_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3329_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3336_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3336_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3343_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3343_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3350_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3350_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3350_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3350_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3357_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3357_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3364_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3364_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3371_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3371_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3378_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3378_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3378_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3378_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3385_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3385_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3385_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3385_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3392_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3392_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3392_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3392_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3392_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3392_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3399_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3399_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3406_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3406_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3413_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3413_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3413_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3413_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3420_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3420_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3420_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3420_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3420_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3420_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3427_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3427_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3434_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3434_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3434_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3434_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3441_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3441_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3448_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3448_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3448_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3448_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3455_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3455_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3455_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3455_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3462_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3462_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3462_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3462_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3469_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3469_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3476_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3476_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3476_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3476_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3476_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3476_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3490_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3490_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3497_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3497_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3497_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3497_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3504_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3504_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3511_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3511_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3518_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3518_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3525_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3525_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3525_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3525_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3525_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3525_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3532_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3532_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3532_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3532_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3539_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3539_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3539_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3539_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3546_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3546_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3553_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3553_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3553_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3553_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3567_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3567_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3567_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3567_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3574_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3574_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3581_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3581_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3581_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3581_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3581_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3581_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3588_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3588_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3595_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3595_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3602_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3602_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3609_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3609_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3609_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3609_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3616_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3616_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3616_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3616_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3623_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3623_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3623_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3623_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3630_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3630_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3630_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3630_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3630_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3630_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3637_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3637_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3644_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3644_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3644_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3644_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3644_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3644_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3651_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3651_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3665_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3665_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3665_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3665_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3679_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3679_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3679_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3679_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3679_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3679_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3686_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3686_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3686_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3686_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3693_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3693_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3700_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3700_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3707_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3707_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3707_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3707_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3735_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3735_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3735_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3735_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3742_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3742_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3742_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3742_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3742_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3742_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3749_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3749_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3756_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3756_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3770_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3770_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3770_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3770_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3777_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3777_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3777_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3777_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3784_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3784_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3784_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3784_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3791_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3791_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3791_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3791_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3791_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3791_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3798_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3798_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3798_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3798_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3805_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3805_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3805_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3805_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3812_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3812_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3812_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3812_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3819_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3819_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3819_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3819_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3819_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3819_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3840_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3840_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3847_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3847_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3847_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3847_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3854_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3854_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3854_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3854_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3861_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3861_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3861_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3861_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3868_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3868_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3882_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3882_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3882_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3882_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3889_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3889_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3889_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3889_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3896_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3896_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3896_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3896_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3910_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3910_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3917_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3917_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3924_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3924_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3938_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3938_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3938_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3938_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3938_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3938_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3952_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3952_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3952_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3952_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3959_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3959_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3959_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3959_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3980_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3980_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3987_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3987_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3987_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3987_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3994_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_3994_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4001_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4001_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4008_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4008_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4008_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4008_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4015_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4015_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4015_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4015_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4022_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4022_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4022_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4022_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4029_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4029_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4043_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4043_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4043_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4043_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4050_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4050_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4050_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4050_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4050_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4050_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4064_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4064_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4071_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4071_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4078_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4078_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4078_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4078_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4085_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4085_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4085_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4085_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4092_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4092_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4106_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4106_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4113_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4113_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4120_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4120_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4120_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4120_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4120_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4120_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4127_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4127_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4127_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4127_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4127_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4127_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4134_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4134_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4134_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4134_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4141_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4141_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4141_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4141_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4148_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4148_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4148_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4148_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4155_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4155_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4155_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4155_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4155_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4155_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4162_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4162_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4162_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4162_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4162_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4162_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4169_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4169_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4176_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4176_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4176_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4176_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4183_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4183_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4183_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4183_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4190_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4190_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4211_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4211_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4211_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4211_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4218_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4218_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4239_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4239_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4239_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4239_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4246_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4246_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4246_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4246_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4253_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4253_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4253_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4253_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4260_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4260_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4267_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4267_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4267_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4267_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4274_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4274_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4274_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4274_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4281_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4281_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4281_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4281_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4288_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4288_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4288_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4288_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4295_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4295_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4295_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4295_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4302_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4302_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4302_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4302_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4302_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4302_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4316_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4316_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4323_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4323_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4330_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4330_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4344_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4344_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4351_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4351_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4351_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4351_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4351_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4351_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4358_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4358_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4358_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4358_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4365_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4365_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4365_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4365_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4379_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4379_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4393_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4393_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4393_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4393_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4407_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4407_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4421_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4421_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4428_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4428_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4435_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4435_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4435_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4435_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4442_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4442_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4442_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4442_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4442_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4442_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4449_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4449_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4456_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4456_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4470_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4470_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4477_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4477_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4484_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4484_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4491_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4491_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4491_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4491_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4498_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4498_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4498_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4498_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4505_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4505_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4512_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4512_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4519_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4519_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4526_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4526_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4533_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4533_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4540_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4540_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4547_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4547_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4554_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4554_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4561_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4561_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4575_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4575_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4582_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4582_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4582_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4582_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4589_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4589_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4596_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4596_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4596_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4596_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4603_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4603_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4603_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4603_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4610_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4610_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4617_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4617_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4624_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4624_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4624_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4624_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4631_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4631_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4631_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4631_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4631_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4631_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4638_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4638_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4638_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4638_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4645_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4645_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4652_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4652_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4659_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4659_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4659_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4659_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4673_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4673_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4680_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4680_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4687_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4687_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4687_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4687_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4694_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4694_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4694_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4694_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4708_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4708_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4715_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4715_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4715_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4715_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4722_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4722_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4722_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4722_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4722_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4722_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4729_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4729_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4736_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4736_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4736_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4736_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4736_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4736_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4743_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4743_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4750_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4750_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4750_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4750_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4757_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4757_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4764_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4764_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4764_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4764_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4764_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4764_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4771_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4771_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4778_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4778_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4778_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4778_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4785_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4785_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4799_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4799_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4799_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4799_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4806_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4806_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4806_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4806_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4806_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4806_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4813_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4813_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4820_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4820_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4820_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4820_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4820_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4820_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4827_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4827_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4827_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4827_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4834_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4834_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4834_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4834_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4841_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4841_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4841_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4841_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4841_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4841_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4848_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4848_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4848_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4848_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4848_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4848_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4855_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4855_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4855_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4855_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4862_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4862_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4862_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4862_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4869_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4869_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4876_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4876_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4876_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4876_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4883_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4883_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4890_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4890_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4890_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4890_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4890_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4890_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4897_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4897_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4904_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4904_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4904_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4904_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4918_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4918_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4925_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4925_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4925_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4925_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4925_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4925_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4932_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4932_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4939_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4939_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4939_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4939_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4946_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4946_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4960_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4960_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4960_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4960_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4960_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4960_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4967_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4967_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4974_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4974_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4974_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4974_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4981_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4981_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4981_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4981_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4988_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4988_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4988_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4988_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4988_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4988_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4995_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_4995_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5002_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5002_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5009_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5009_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5016_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5016_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5016_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5016_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5030_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5030_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5037_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5037_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5044_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5044_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5044_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5044_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5051_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5051_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5058_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5058_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5058_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5058_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5065_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5065_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5072_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5072_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5079_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5079_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5079_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5079_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5086_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5086_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5086_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5086_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5086_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5086_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5093_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5093_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5093_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5093_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5100_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5100_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5114_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5114_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5114_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5114_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5121_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5121_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5121_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5121_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5128_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5128_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5135_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5135_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5142_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5142_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5156_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5156_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5163_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5163_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5163_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5163_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5170_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5170_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5177_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5177_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5177_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5177_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5184_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5184_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5184_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5184_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5191_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5191_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5205_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5205_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5212_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5212_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5219_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5219_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5219_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5219_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5219_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5219_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5226_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5226_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5226_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5226_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5226_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5226_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5233_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5233_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5240_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5240_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5247_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5247_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5247_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5247_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5254_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5254_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5261_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5261_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5268_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5268_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5268_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5268_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5268_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5268_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5275_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5275_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5275_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5275_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5275_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5275_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5282_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5282_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5289_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5289_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5289_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5289_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5296_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5296_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5296_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5296_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5303_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5303_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5303_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5303_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5310_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5310_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5310_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5310_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5317_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5317_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5324_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5324_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5324_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5324_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5338_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5338_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5338_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5338_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5345_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5345_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5345_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5345_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5352_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5352_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5352_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5352_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5359_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5359_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5359_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5359_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5373_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5373_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5394_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5394_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5401_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5401_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5408_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5408_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5408_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5408_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5415_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5415_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5415_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5415_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5422_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5422_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5429_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5429_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5429_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5429_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5429_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5429_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5436_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5436_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5443_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5443_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5443_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5443_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5443_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5443_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5450_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5450_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5450_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5450_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5457_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5457_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5457_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5457_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5464_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5464_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5464_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5464_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5471_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5471_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5471_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5471_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5471_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5471_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5478_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5478_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5492_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5492_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5499_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5499_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5506_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5506_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5513_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5513_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5513_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5513_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5513_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5513_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5520_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5520_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5527_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5527_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5534_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5534_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5534_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5534_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5534_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5534_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5541_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5541_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5541_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5541_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5548_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5548_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5548_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5548_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5555_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5555_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5555_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5555_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5555_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5555_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5569_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5569_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5576_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5576_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5576_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5576_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5583_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5583_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5583_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5583_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5583_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5583_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5590_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5590_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5590_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5590_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5597_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5597_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5604_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5604_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5611_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5611_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5611_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5611_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5611_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5611_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5618_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5618_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5618_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5618_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5639_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5639_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5639_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5639_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5646_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5646_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5646_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5646_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5646_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5646_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5653_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5653_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5653_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5653_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5660_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5660_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5667_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5667_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5667_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5667_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5674_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5674_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5688_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5688_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5688_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5688_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5695_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5695_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5695_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5695_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5695_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5695_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5702_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5702_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5702_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5702_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5702_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5702_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5709_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5709_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5709_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5709_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5716_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5716_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5723_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5723_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5723_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5723_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5723_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5723_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5730_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5730_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5744_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5744_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5744_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5744_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5751_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5751_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5751_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5751_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5751_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5751_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5758_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5758_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5758_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5758_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5765_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5765_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5772_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5772_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5779_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5779_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5779_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5779_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5779_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5779_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5786_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5786_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5786_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5786_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5793_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5793_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5807_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5807_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5814_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5814_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5814_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5814_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5821_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5821_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5828_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5828_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5828_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5828_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5828_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5828_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5835_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5835_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5842_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5842_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5849_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5849_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5856_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5856_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5870_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5870_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5877_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5877_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5877_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5877_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5884_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5884_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5884_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5884_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5898_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5898_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5898_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5898_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5905_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5905_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5905_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5905_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5912_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5912_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5912_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5912_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5919_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5919_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5919_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5919_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5926_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5926_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5926_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5926_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5933_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5933_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5933_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5933_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5933_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5933_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5940_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5940_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5947_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5947_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5947_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5947_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5954_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5954_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5954_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5954_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5961_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5961_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5961_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5961_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5968_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5968_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5968_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5968_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5975_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5975_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5982_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5982_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5989_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5989_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5989_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5989_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5996_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_5996_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6003_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6003_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6010_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6010_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6010_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6010_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6017_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6017_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6024_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6024_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6031_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6031_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6045_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6045_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6052_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6052_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6059_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6059_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6059_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6059_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6066_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6066_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6080_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6080_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6087_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6087_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6087_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6087_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6087_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6087_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6094_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6094_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6108_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6108_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6115_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6115_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6115_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6115_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6122_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6122_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6129_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6129_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6129_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6129_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6136_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6136_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6136_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6136_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6143_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6143_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6143_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6143_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6150_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6150_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6150_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6150_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6157_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6157_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6164_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6164_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6164_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6164_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6164_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6164_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6171_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6171_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6178_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6178_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6185_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6185_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6185_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6185_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6192_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6192_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6199_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6199_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6199_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6199_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6206_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6206_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6213_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6213_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6213_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6213_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6220_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6220_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6220_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6220_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6227_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6227_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6234_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6234_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6241_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6241_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6241_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6241_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6248_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6248_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6248_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6248_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6248_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6248_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6255_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6255_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6269_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6269_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6269_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6269_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6276_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6276_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6276_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6276_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6283_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6283_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6283_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6283_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6290_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6290_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6297_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6297_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6304_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6304_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6304_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6304_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6311_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6311_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6311_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6311_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6311_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6311_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6318_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6318_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6318_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6318_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6332_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6332_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6339_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6339_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6346_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6346_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6353_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6353_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6353_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6353_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6353_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6353_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6367_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6367_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6374_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6374_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6381_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6381_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6381_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6381_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6388_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6388_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6395_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6395_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6395_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6395_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6395_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6395_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6402_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6402_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6402_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6402_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6409_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6409_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6409_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6409_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6416_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6416_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6430_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6430_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6430_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6430_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6437_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6437_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6437_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6437_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6437_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6437_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6444_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6444_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6451_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6451_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6465_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6465_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6472_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6472_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6479_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6479_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6479_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6479_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6486_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6486_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6493_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6493_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6493_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6493_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6493_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6493_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6500_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6500_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6500_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6500_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6500_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6500_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6507_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6507_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6507_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6507_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6514_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6514_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6521_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6521_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6521_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6521_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6521_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6521_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6535_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6535_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6535_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6535_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6542_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6542_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6549_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6549_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6549_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6549_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6549_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6549_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6556_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6556_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6563_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6563_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6563_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6563_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6563_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6563_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6570_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6570_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6584_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6584_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6584_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6584_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6591_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6591_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6591_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6591_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6598_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6598_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6598_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6598_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6598_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6598_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6605_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6605_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6612_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6612_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6612_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6612_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6626_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6626_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6633_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6633_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6633_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6633_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6640_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6640_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6647_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6647_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6647_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6647_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6661_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6661_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6668_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6668_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6668_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6668_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6675_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6675_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6682_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6682_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6696_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6696_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6696_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6696_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6703_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6703_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6703_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6703_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6710_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6710_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6724_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6724_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6731_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6731_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6731_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6731_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6738_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6738_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6738_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6738_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6752_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6752_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6752_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6752_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6759_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6759_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6766_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6766_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6773_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6773_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6780_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6780_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6780_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6780_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6780_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6780_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6787_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6787_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6787_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6787_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6822_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6822_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6829_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6829_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6829_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6829_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6829_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6829_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6836_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6836_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6843_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6843_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6850_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6850_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6857_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6857_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6857_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6857_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6857_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6857_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6864_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6864_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6864_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6864_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6871_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6871_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6871_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6871_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6871_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6871_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6878_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6878_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6878_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6878_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6878_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6878_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6885_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6885_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6885_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6885_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6892_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6892_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6899_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6899_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6899_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6899_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6899_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6899_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6913_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6913_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6913_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6913_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6913_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6913_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6934_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6934_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6941_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6941_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6941_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6941_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6948_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6948_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6948_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6948_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6955_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6955_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6955_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6955_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6962_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6962_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6962_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6962_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6969_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6969_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6969_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6969_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6976_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6976_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6983_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6983_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6983_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6983_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6983_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6983_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6997_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_6997_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7004_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7004_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7004_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7004_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7011_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7011_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7011_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7011_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7011_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7011_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7025_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7025_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7025_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7025_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7032_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7032_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7039_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7039_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7039_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7039_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7060_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7060_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7067_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7067_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7067_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7067_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7067_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7067_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7074_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7074_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7081_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7081_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7088_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7088_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7088_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7088_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7095_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7095_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7102_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7102_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7102_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7102_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7109_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7109_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7109_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7109_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7109_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7109_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7116_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7116_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7123_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7123_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7123_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7123_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7123_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7123_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7130_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7130_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7137_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7137_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7137_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7137_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7144_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7144_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7151_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7151_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7158_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7158_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7158_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7158_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7158_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7158_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7165_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7165_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7165_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7165_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7186_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7186_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7193_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7193_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7200_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7200_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7207_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7207_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7207_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7207_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7207_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7207_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7214_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7214_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7214_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7214_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7214_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7214_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7221_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7221_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7221_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7221_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7221_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7221_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7235_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7235_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7235_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7235_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7242_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7242_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7242_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7242_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7242_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7242_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7249_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7249_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7256_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7256_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7256_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7256_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7263_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7263_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7277_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7277_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7291_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7291_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7298_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7298_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7305_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7305_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7305_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7305_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7305_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7305_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7312_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7312_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7319_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7319_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7326_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7326_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7333_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7333_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7333_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7333_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7333_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7333_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7340_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7340_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7340_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7340_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7347_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7347_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7347_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7347_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7347_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7347_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7354_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7354_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7361_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7361_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7361_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7361_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7361_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7361_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7368_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7368_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7368_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7368_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7368_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7368_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7375_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7375_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7375_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7375_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7382_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7382_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7382_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7382_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7382_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7382_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7389_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7389_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7389_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7389_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7424_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7424_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7424_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7424_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7424_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7424_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7431_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7431_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7431_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7431_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7438_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7438_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7445_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7445_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7445_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7445_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7452_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7452_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7452_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7452_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7452_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7452_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7459_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7459_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7459_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7459_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7466_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7466_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7466_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7466_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7473_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7473_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7473_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7473_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7480_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7480_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7487_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7487_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7487_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7487_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7494_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7494_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7501_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7501_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7501_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7501_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7501_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7501_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7508_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7508_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7508_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7508_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7515_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7515_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7515_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7515_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7536_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7536_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7536_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7536_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7543_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7543_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7543_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7543_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7550_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7550_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7550_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7550_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7557_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7557_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7557_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7557_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7564_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7564_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7564_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7564_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7564_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7564_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7571_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7571_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7592_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7592_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7592_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7592_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7599_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7599_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7599_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7599_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7606_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7606_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7613_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7613_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7613_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7613_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7613_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7613_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7620_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7620_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7627_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7627_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7627_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7627_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7627_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7627_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7648_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7648_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7655_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7655_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7655_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7655_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7655_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7655_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7662_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7662_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7669_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7669_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7669_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7669_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7669_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7669_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7683_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7683_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7683_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7683_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7683_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7683_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7690_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7690_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7704_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7704_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7711_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7711_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7718_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7718_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7718_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7718_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7732_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7732_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7732_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7732_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7739_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7739_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7746_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7746_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7753_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7753_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7774_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7774_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7781_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7781_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7781_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7781_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7788_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7788_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7788_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7788_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7795_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7795_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7795_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7795_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7795_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7795_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7809_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7809_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7809_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7809_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7809_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7809_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7816_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7816_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7816_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7816_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7823_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7823_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7823_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7823_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7823_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7823_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7830_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7830_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7830_0[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7830_0[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7830_0[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7830_0[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7837_0[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7837_0[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12109_0[2]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12109_0[2]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12110_0[0]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12110_0[0]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12345_0[0]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12345_0[0]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE ;                  ;                       ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE ;                  ;                       ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|r_val~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:blarneycomponent_0_avalon_master_translator|read_accepted                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:blarneycomponent_0_avalon_master_translator|read_accepted~DUPLICATE                                                                              ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                      ;
+----------------------------------------------+-------------------+--------------+---------------------+---------------------------------+----------------+
; Name                                         ; Ignored Entity    ; Ignored From ; Ignored To          ; Ignored Value                   ; Ignored Source ;
+----------------------------------------------+-------------------+--------------+---------------------+---------------------------------+----------------+
; Location                                     ;                   ;              ; DDR3_A[0]           ; PIN_AJ14                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_A[10]          ; PIN_AJ9                         ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_A[11]          ; PIN_AK9                         ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_A[12]          ; PIN_AK7                         ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_A[13]          ; PIN_AK8                         ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_A[14]          ; PIN_AG12                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_A[1]           ; PIN_AK14                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_A[2]           ; PIN_AH12                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_A[3]           ; PIN_AJ12                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_A[4]           ; PIN_AG15                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_A[5]           ; PIN_AH15                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_A[6]           ; PIN_AK12                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_A[7]           ; PIN_AK13                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_A[8]           ; PIN_AH13                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_A[9]           ; PIN_AH14                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_BA[0]          ; PIN_AH10                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_BA[1]          ; PIN_AJ11                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_BA[2]          ; PIN_AK11                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_CAS_n          ; PIN_AH7                         ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_CKE            ; PIN_AJ21                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_CK_n           ; PIN_AA15                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_CK_p           ; PIN_AA14                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_CS_n           ; PIN_AB15                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DM[0]          ; PIN_AH17                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DM[1]          ; PIN_AG23                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DM[2]          ; PIN_AK23                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DM[3]          ; PIN_AJ27                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQS_n[0]       ; PIN_W16                         ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQS_n[1]       ; PIN_W17                         ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQS_n[2]       ; PIN_AA18                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQS_n[3]       ; PIN_AD19                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQS_p[0]       ; PIN_V16                         ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQS_p[1]       ; PIN_V17                         ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQS_p[2]       ; PIN_Y17                         ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQS_p[3]       ; PIN_AC20                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[0]          ; PIN_AF18                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[10]         ; PIN_AG18                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[11]         ; PIN_AK19                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[12]         ; PIN_AG20                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[13]         ; PIN_AF19                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[14]         ; PIN_AJ20                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[15]         ; PIN_AH24                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[16]         ; PIN_AE19                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[17]         ; PIN_AE18                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[18]         ; PIN_AG22                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[19]         ; PIN_AK22                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[1]          ; PIN_AE17                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[20]         ; PIN_AF21                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[21]         ; PIN_AF20                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[22]         ; PIN_AH23                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[23]         ; PIN_AK24                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[24]         ; PIN_AF24                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[25]         ; PIN_AF23                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[26]         ; PIN_AJ24                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[27]         ; PIN_AK26                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[28]         ; PIN_AE23                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[29]         ; PIN_AE22                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[2]          ; PIN_AG16                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[30]         ; PIN_AG25                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[31]         ; PIN_AK27                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[3]          ; PIN_AF16                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[4]          ; PIN_AH20                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[5]          ; PIN_AG21                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[6]          ; PIN_AJ16                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[7]          ; PIN_AH18                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[8]          ; PIN_AK18                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_DQ[9]          ; PIN_AJ17                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_ODT            ; PIN_AE16                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_RAS_n          ; PIN_AH8                         ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_RESET_n        ; PIN_AK21                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_RZQ            ; PIN_AG17                        ; QSF Assignment ;
; Location                                     ;                   ;              ; DDR3_WE_n           ; PIN_AJ6                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_CLKIN_n[1]     ; PIN_AB27                        ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_CLKIN_n[2]     ; PIN_G15                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_CLKIN_p[1]     ; PIN_AA26                        ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_CLKIN_p[2]     ; PIN_H15                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_CLKOUT_n[1]    ; PIN_E6                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_CLKOUT_n[2]    ; PIN_A10                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_CLKOUT_p[1]    ; PIN_E7                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_CLKOUT_p[2]    ; PIN_A11                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_CLK_IN0        ; PIN_J14                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_CLK_OUT0       ; PIN_AD29                        ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_D[0]           ; PIN_C10                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_D[1]           ; PIN_H13                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_D[2]           ; PIN_C9                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_D[3]           ; PIN_H12                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_RX_p[0]    ; PIN_AE2                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_RX_p[1]    ; PIN_AC2                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_RX_p[2]    ; PIN_AA2                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_RX_p[3]    ; PIN_W2                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_RX_p[4]    ; PIN_U2                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_RX_p[5]    ; PIN_R2                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_RX_p[6]    ; PIN_N2                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_RX_p[7]    ; PIN_J2                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_TX_p[0]    ; PIN_AD4                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_TX_p[1]    ; PIN_AB4                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_TX_p[2]    ; PIN_Y4                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_TX_p[3]    ; PIN_V4                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_TX_p[4]    ; PIN_T4                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_TX_p[5]    ; PIN_P4                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_TX_p[6]    ; PIN_M4                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_GXB_TX_p[7]    ; PIN_H4                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_REF_CLK_p      ; PIN_P9                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[0]        ; PIN_G11                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[10]       ; PIN_D9                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[11]       ; PIN_D12                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[12]       ; PIN_D10                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[13]       ; PIN_B12                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[14]       ; PIN_E13                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[15]       ; PIN_G13                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[16]       ; PIN_F14                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[1]        ; PIN_J12                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[2]        ; PIN_F10                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[3]        ; PIN_J9                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[4]        ; PIN_K8                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[5]        ; PIN_H7                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[6]        ; PIN_G8                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[7]        ; PIN_F8                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[8]        ; PIN_E11                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_n[9]        ; PIN_B5                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[0]        ; PIN_G12                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[10]       ; PIN_E9                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[11]       ; PIN_E12                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[12]       ; PIN_D11                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[13]       ; PIN_C13                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[14]       ; PIN_F13                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[15]       ; PIN_H14                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[16]       ; PIN_F15                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[1]        ; PIN_K12                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[2]        ; PIN_G10                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[3]        ; PIN_J10                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[4]        ; PIN_K7                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[5]        ; PIN_J7                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[6]        ; PIN_H8                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[7]        ; PIN_F9                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[8]        ; PIN_F11                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_RX_p[9]        ; PIN_B6                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_SCL            ; PIN_AA28                        ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_SDA            ; PIN_AE29                        ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[0]        ; PIN_A8                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[10]       ; PIN_B1                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[11]       ; PIN_A3                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[12]       ; PIN_A5                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[13]       ; PIN_B7                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[14]       ; PIN_B8                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[15]       ; PIN_B11                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[16]       ; PIN_A13                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[1]        ; PIN_D7                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[2]        ; PIN_F6                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[3]        ; PIN_C5                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[4]        ; PIN_C4                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[5]        ; PIN_E2                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[6]        ; PIN_D4                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[7]        ; PIN_B3                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[8]        ; PIN_D1                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_n[9]        ; PIN_C2                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[0]        ; PIN_A9                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[10]       ; PIN_B2                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[11]       ; PIN_A4                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[12]       ; PIN_A6                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[13]       ; PIN_C7                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[14]       ; PIN_C8                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[15]       ; PIN_C12                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[16]       ; PIN_B13                         ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[1]        ; PIN_E8                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[2]        ; PIN_G7                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[3]        ; PIN_D6                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[4]        ; PIN_D5                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[5]        ; PIN_E3                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[6]        ; PIN_E4                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[7]        ; PIN_C3                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[8]        ; PIN_E1                          ; QSF Assignment ;
; Location                                     ;                   ;              ; HSMC_TX_p[9]        ; PIN_D2                          ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_A[0]           ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_A[10]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_A[11]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_A[12]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_A[13]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_A[14]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_A[1]           ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_A[2]           ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_A[3]           ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_A[4]           ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_A[5]           ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_A[6]           ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_A[7]           ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_A[8]           ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_A[9]           ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_BA[0]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_BA[1]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_BA[2]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_CAS_n          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_CKE            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_CK_n           ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_CK_p           ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_CS_n           ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DM[0]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DM[1]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DM[2]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DM[3]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQS_n[0]       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQS_n[1]       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQS_n[2]       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQS_n[3]       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQS_p[0]       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQS_p[1]       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQS_p[2]       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQS_p[3]       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[0]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[10]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[11]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[12]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[13]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[14]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[15]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[16]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[17]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[18]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[19]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[1]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[20]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[21]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[22]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[23]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[24]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[25]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[26]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[27]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[28]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[29]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[2]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[30]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[31]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[3]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[4]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[5]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[6]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[7]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[8]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_DQ[9]          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_ODT            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_RAS_n          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_RESET_n        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_RZQ            ; 1.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; DDR3_WE_n           ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_CONV_USB_n      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_A[0]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_A[10]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_A[11]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_A[12]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_A[13]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_A[14]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_A[1]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_A[2]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_A[3]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_A[4]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_A[5]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_A[6]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_A[7]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_A[8]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_A[9]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_CAS_n      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_CK_n       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_CK_p       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_CS_n       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQS_n[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQS_n[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQS_n[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQS_n[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQS_p[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQS_p[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQS_p[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQS_p[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_RAS_n      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_RESET_n    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_RZQ        ; 1.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_DDR3_WE_n       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_ENET_INT_n      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_FLASH_DATA[0]   ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_FLASH_DATA[1]   ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_FLASH_DATA[2]   ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_FLASH_DATA[3]   ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_FLASH_DCLK      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_FLASH_NCSO      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_I2C_CLK         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_I2C_SDA         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_KEY[0]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_KEY[1]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_KEY[2]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_KEY[3]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_LCM_BK          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_LCM_D_C         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_LCM_RST_N       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_LCM_SPIM_CLK    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_LCM_SPIM_MOSI   ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_LCM_SPIM_SS     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_LED[0]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_LED[1]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_LED[2]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_LED[3]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_LTC_GPIO        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_SW[0]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_SW[1]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_SW[2]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_SW[3]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_UART_RX         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_UART_TX         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HPS_USB_STP         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_CLKIN_n[1]     ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_CLKIN_n[2]     ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_CLKIN_p[1]     ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_CLKIN_p[2]     ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_CLKOUT_n[1]    ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_CLKOUT_n[2]    ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_CLKOUT_p[1]    ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_CLKOUT_p[2]    ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_CLK_IN0        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_CLK_OUT0       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_D[0]           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_D[1]           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_D[2]           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_D[3]           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_RX_p[0]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_RX_p[1]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_RX_p[2]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_RX_p[3]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_RX_p[4]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_RX_p[5]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_RX_p[6]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_RX_p[7]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_TX_p[0]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_TX_p[1]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_TX_p[2]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_TX_p[3]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_TX_p[4]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_TX_p[5]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_TX_p[6]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_GXB_TX_p[7]    ; 1.5-V PCML                      ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_REF_CLK_p      ; HCSL                            ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[0]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[10]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[11]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[12]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[13]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[14]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[15]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[16]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[1]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[2]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[3]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[4]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[5]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[6]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[7]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[8]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_n[9]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[0]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[10]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[11]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[12]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[13]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[14]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[15]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[16]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[1]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[2]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[3]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[4]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[5]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[6]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[7]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[8]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_RX_p[9]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_SCL            ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_SDA            ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[0]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[10]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[11]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[12]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[13]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[14]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[15]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[16]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[1]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[2]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[3]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[4]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[5]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[6]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[7]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[8]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_n[9]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[0]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[10]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[11]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[12]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[13]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[14]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[15]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[16]       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[1]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[2]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[3]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[4]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[5]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[6]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[7]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[8]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard                                 ; SocKit_golden_top ;              ; HSMC_TX_p[9]        ; 2.5 V                           ; QSF Assignment ;
; Transceiver Dedicated Refclk Pin Termination ; SocKit_golden_top ;              ; HSMC_REF_CLK_p      ; DC_COUPLING_INTERNAL_100_OHMS   ; QSF Assignment ;
+----------------------------------------------+-------------------+--------------+---------------------+---------------------------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7581 ) ; 0.00 % ( 0 / 7581 )        ; 0.00 % ( 0 / 7581 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7581 ) ; 0.00 % ( 0 / 7581 )        ; 0.00 % ( 0 / 7581 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 7404 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 168 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.pin.


+--------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                              ;
+-------------------------------------------------------------+----------------------+-------+
; Resource                                                    ; Usage                ; %     ;
+-------------------------------------------------------------+----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,008 / 41,910       ; 5 %   ;
; ALMs needed [=A-B+C]                                        ; 2,008                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,065 / 41,910       ; 5 %   ;
;         [a] ALMs used for LUT logic and registers           ; 1,699                ;       ;
;         [b] ALMs used for LUT logic                         ; 312                  ;       ;
;         [c] ALMs used for registers                         ; 54                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 62 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 5 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                    ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 4                    ;       ;
;         [c] Due to LAB input limits                         ; 1                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                    ;       ;
;                                                             ;                      ;       ;
; Difficulty packing design                                   ; Low                  ;       ;
;                                                             ;                      ;       ;
; Total LABs:  partially or completely used                   ; 229 / 4,191          ; 5 %   ;
;     -- Logic LABs                                           ; 229                  ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                    ;       ;
;                                                             ;                      ;       ;
; Combinational ALUT usage for logic                          ; 3,847                ;       ;
;     -- 7 input functions                                    ; 3                    ;       ;
;     -- 6 input functions                                    ; 3,322                ;       ;
;     -- 5 input functions                                    ; 120                  ;       ;
;     -- 4 input functions                                    ; 122                  ;       ;
;     -- <=3 input functions                                  ; 280                  ;       ;
; Combinational ALUT usage for route-throughs                 ; 46                   ;       ;
;                                                             ;                      ;       ;
; Dedicated logic registers                                   ; 5,047                ;       ;
;     -- By type:                                             ;                      ;       ;
;         -- Primary logic registers                          ; 3,505 / 83,820       ; 4 %   ;
;         -- Secondary logic registers                        ; 1,542 / 83,820       ; 2 %   ;
;     -- By function:                                         ;                      ;       ;
;         -- Design implementation registers                  ; 3,505                ;       ;
;         -- Routing optimization registers                   ; 1,542                ;       ;
;                                                             ;                      ;       ;
; Virtual pins                                                ; 0                    ;       ;
; I/O pins                                                    ; 82 / 499             ; 16 %  ;
;     -- Clock pins                                           ; 4 / 11               ; 36 %  ;
;     -- Dedicated input pins                                 ; 3 / 39               ; 8 %   ;
;                                                             ;                      ;       ;
; Hard processor system peripheral utilization                ;                      ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )        ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )        ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )        ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )        ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )        ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )        ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )        ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )        ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )        ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )        ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )        ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )        ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )        ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )        ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )        ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )        ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )        ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )        ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )        ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )        ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )        ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )        ;       ;
;                                                             ;                      ;       ;
; M10K blocks                                                 ; 5 / 553              ; < 1 % ;
; Total MLAB memory bits                                      ; 0                    ;       ;
; Total block memory bits                                     ; 4,288 / 5,662,720    ; < 1 % ;
; Total block memory implementation bits                      ; 51,200 / 5,662,720   ; < 1 % ;
;                                                             ;                      ;       ;
; Total DSP Blocks                                            ; 0 / 112              ; 0 %   ;
;                                                             ;                      ;       ;
; Fractional PLLs                                             ; 0 / 6                ; 0 %   ;
; Global signals                                              ; 1                    ;       ;
;     -- Global clocks                                        ; 1 / 16               ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 66               ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18               ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100              ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100              ; 0 %   ;
; JTAGs                                                       ; 1 / 1                ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 0.9% / 1.1% / 0.4%   ;       ;
; Peak interconnect usage (total/H/V)                         ; 14.9% / 18.5% / 7.0% ;       ;
; Maximum fan-out                                             ; 4952                 ;       ;
; Highest non-global fan-out                                  ; 4952                 ;       ;
; Total fan-out                                               ; 41849                ;       ;
; Average fan-out                                             ; 4.58                 ;       ;
+-------------------------------------------------------------+----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                ;
+-------------------------------------------------------------+----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                  ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1953 / 41910 ( 5 % ) ; 56 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1953                 ; 56                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1992 / 41910 ( 5 % ) ; 74 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1681                 ; 19                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 277                  ; 35                   ; 0                              ;
;         [c] ALMs used for registers                         ; 34                   ; 20                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 41 / 41910 ( < 1 % ) ; 21 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 2 / 41910 ( < 1 % )  ; 3 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                    ; 3                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 1                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                    ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Difficulty packing design                                   ; Low                  ; Low                  ; Low                            ;
;                                                             ;                      ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 218 / 4191 ( 5 % )   ; 14 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 218                  ; 14                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                    ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 3755                 ; 92                   ; 0                              ;
;     -- 7 input functions                                    ; 3                    ; 0                    ; 0                              ;
;     -- 6 input functions                                    ; 3309                 ; 13                   ; 0                              ;
;     -- 5 input functions                                    ; 99                   ; 21                   ; 0                              ;
;     -- 4 input functions                                    ; 108                  ; 14                   ; 0                              ;
;     -- <=3 input functions                                  ; 236                  ; 44                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 27                   ; 19                   ; 0                              ;
; Memory ALUT usage                                           ; 0                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                    ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                    ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Dedicated logic registers                                   ; 0                    ; 0                    ; 0                              ;
;     -- By type:                                             ;                      ;                      ;                                ;
;         -- Primary logic registers                          ; 3429 / 83820 ( 4 % ) ; 76 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1542 / 83820 ( 2 % ) ; 0 / 83820 ( 0 % )    ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 3429                 ; 76                   ; 0                              ;
;         -- Routing optimization registers                   ; 1542                 ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
;                                                             ;                      ;                      ;                                ;
; Virtual pins                                                ; 0                    ; 0                    ; 0                              ;
; I/O pins                                                    ; 82                   ; 0                    ; 0                              ;
; I/O registers                                               ; 0                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 4288                 ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 51200                ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 5 / 553 ( < 1 % )    ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )    ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                ;
;                                                             ;                      ;                      ;                                ;
; Connections                                                 ;                      ;                      ;                                ;
;     -- Input Connections                                    ; 127                  ; 110                  ; 1                              ;
;     -- Registered Input Connections                         ; 74                   ; 85                   ; 0                              ;
;     -- Output Connections                                   ; 18                   ; 78                   ; 142                            ;
;     -- Registered Output Connections                        ; 1                    ; 78                   ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Internal Connections                                        ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 41275                ; 664                  ; 151                            ;
;     -- Registered Connections                               ; 12404                ; 479                  ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; External Connections                                        ;                      ;                      ;                                ;
;     -- Top                                                  ; 32                   ; 78                   ; 35                             ;
;     -- sld_hub:auto_hub                                     ; 78                   ; 2                    ; 108                            ;
;     -- hard_block:auto_generated_inst                       ; 35                   ; 108                  ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Partition Interface                                         ;                      ;                      ;                                ;
;     -- Input Ports                                          ; 49                   ; 36                   ; 4                              ;
;     -- Output Ports                                         ; 48                   ; 53                   ; 9                              ;
;     -- Bidir Ports                                          ; 16                   ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Registered Ports                                            ;                      ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                    ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                    ; 20                   ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Port Connectivity                                           ;                      ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                    ; 1                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                    ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                    ; 25                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                    ; 30                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                    ; 44                   ; 0                              ;
+-------------------------------------------------------------+----------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; AUD_ADCDAT   ; AC27  ; 5A       ; 89           ; 16           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD     ; AH2   ; 3A       ; 10           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]       ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]       ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; OSC_50_B3B   ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 4947                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
; OSC_50_B4A   ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
; OSC_50_B5B   ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; OSC_50_B8A   ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; PCIE_PERST_n ; W22   ; 5A       ; 89           ; 8            ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; RESET_n      ; AD27  ; 5A       ; 89           ; 8            ; 54           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; W25   ; 5B       ; 89           ; 20           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; V25   ; 5B       ; 89           ; 20           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; AC28  ; 5B       ; 89           ; 20           ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; AC29  ; 5B       ; 89           ; 20           ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TEMP_DOUT    ; AG1   ; 3A       ; 10           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; USB_B2_CLK   ; AF13  ; 3B       ; 22           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
; USB_OE_n     ; AE14  ; 3B       ; 24           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
; USB_RD_n     ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
; USB_RESET_n  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
; USB_WR_n     ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUD_DACDAT   ; AG3   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_I2C_SCLK ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_MUTE     ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK      ; AC9   ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FAN_CTRL     ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]       ; AF10  ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]       ; AD10  ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]       ; AE11  ; 3A       ; 4            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]       ; AD7   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_WAKE_n  ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TEMP_CS_n    ; AF8   ; 3A       ; 10           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TEMP_DIN     ; AG7   ; 3A       ; 10           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TEMP_SCLK    ; AF9   ; 3A       ; 8            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; USB_EMPTY    ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; USB_FULL     ; AK3   ; 3B       ; 20           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_n  ; AH3   ; 3A       ; 16           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]     ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]     ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]     ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]     ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]     ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]     ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]     ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]     ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK      ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]     ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]     ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]     ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]     ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]     ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]     ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]     ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]     ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS       ; AD12  ; 3A       ; 16           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]     ; AG5   ; 3A       ; 14           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]     ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]     ; AB12  ; 3A       ; 12           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]     ; AF6   ; 3A       ; 12           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]     ; AG6   ; 3A       ; 12           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]     ; AJ2   ; 3A       ; 14           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]     ; AH5   ; 3A       ; 14           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]     ; AJ1   ; 3A       ; 14           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_n   ; AG2   ; 3A       ; 16           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS       ; AC12  ; 3A       ; 16           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUD_ADCLRCK    ; AG30  ; 5A       ; 89           ; 16           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; AUD_BCLK       ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; AUD_DACLRCK    ; AH4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; AUD_I2C_SDAT   ; AF30  ; 5A       ; 89           ; 15           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; SI5338_SCL     ; AE26  ; 5A       ; 89           ; 8            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; SI5338_SDA     ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; USB_B2_DATA[0] ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; USB_B2_DATA[1] ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; USB_B2_DATA[2] ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; USB_B2_DATA[3] ; Y19   ; 4A       ; 84           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; USB_B2_DATA[4] ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; USB_B2_DATA[5] ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; USB_B2_DATA[6] ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; USB_B2_DATA[7] ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; USB_SCL        ; AK4   ; 3B       ; 22           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; USB_SDA        ; AE13  ; 3B       ; 22           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 29 / 32 ( 91 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 10 / 48 ( 21 % ) ; 1.5V          ; --           ; 2.5V          ;
; 4A       ; 9 / 80 ( 11 % )  ; 1.5V          ; --           ; 2.5V          ;
; 5A       ; 28 / 32 ( 88 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 5 / 16 ( 31 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 1 / 80 ( 1 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; OSC_50_B4A                      ; input  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; USB_B2_DATA[4]                  ; bidir  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; VGA_G[6]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ; 35         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; AUD_XCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; USB_B2_DATA[7]                  ; bidir  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; SW[2]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; SW[3]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; VGA_HS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; USB_RESET_n                     ; input  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; USB_B2_DATA[1]                  ; bidir  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; USB_B2_DATA[2]                  ; bidir  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; AUD_MUTE                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; RESET_n                         ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; USB_SDA                         ; bidir  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; USB_OE_n                        ; input  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; SI5338_SCL                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; VGA_G[7]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; TEMP_CS_n                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 67         ; 3A             ; TEMP_SCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; USB_B2_CLK                      ; input  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; OSC_50_B3B                      ; input  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; USB_B2_DATA[6]                  ; bidir  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; VGA_B[7]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; AUD_I2C_SDAT                    ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; TEMP_DOUT                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG2      ; 83         ; 3A             ; VGA_SYNC_n                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG3      ; 63         ; 3A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 73         ; 3A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ; 68         ; 3A             ; TEMP_DIN                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; FAN_CTRL                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; IRDA_RXD                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 81         ; 3A             ; VGA_BLANK_n                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 61         ; 3A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 76         ; 3A             ; VGA_R[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; USB_B2_DATA[5]                  ; bidir  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; AUD_I2C_SCLK                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; VGA_R[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ2      ; 77         ; 3A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; USB_EMPTY                       ; output ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; USB_RD_n                        ; input  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; SI5338_SDA                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; USB_FULL                        ; output ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; USB_SCL                         ; bidir  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; USB_WR_n                        ; input  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; USB_B2_DATA[0]                  ; bidir  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ; 3          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; OSC_50_B8A                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 19         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; SW[1]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; VGA_CLK                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; PCIE_WAKE_n                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; PCIE_PERST_n                    ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; VGA_B[6]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; SW[0]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; USB_B2_DATA[3]                  ; bidir  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; OSC_50_B5B                      ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; AUD_DACDAT     ; Missing drive strength and slew rate ;
; AUD_I2C_SCLK   ; Missing drive strength and slew rate ;
; AUD_MUTE       ; Missing drive strength and slew rate ;
; AUD_XCK        ; Missing drive strength and slew rate ;
; FAN_CTRL       ; Missing drive strength and slew rate ;
; LED[0]         ; Missing drive strength and slew rate ;
; LED[1]         ; Missing drive strength and slew rate ;
; LED[2]         ; Missing drive strength and slew rate ;
; LED[3]         ; Missing drive strength and slew rate ;
; PCIE_WAKE_n    ; Missing drive strength and slew rate ;
; TEMP_CS_n      ; Missing drive strength and slew rate ;
; TEMP_DIN       ; Missing drive strength and slew rate ;
; TEMP_SCLK      ; Missing drive strength and slew rate ;
; USB_EMPTY      ; Missing drive strength and slew rate ;
; USB_FULL       ; Missing drive strength and slew rate ;
; VGA_B[0]       ; Missing drive strength and slew rate ;
; VGA_B[1]       ; Missing drive strength and slew rate ;
; VGA_B[2]       ; Missing drive strength and slew rate ;
; VGA_B[3]       ; Missing drive strength and slew rate ;
; VGA_B[4]       ; Missing drive strength and slew rate ;
; VGA_B[5]       ; Missing drive strength and slew rate ;
; VGA_B[6]       ; Missing drive strength and slew rate ;
; VGA_B[7]       ; Missing drive strength and slew rate ;
; VGA_BLANK_n    ; Missing drive strength and slew rate ;
; VGA_CLK        ; Missing drive strength and slew rate ;
; VGA_G[0]       ; Missing drive strength and slew rate ;
; VGA_G[1]       ; Missing drive strength and slew rate ;
; VGA_G[2]       ; Missing drive strength and slew rate ;
; VGA_G[3]       ; Missing drive strength and slew rate ;
; VGA_G[4]       ; Missing drive strength and slew rate ;
; VGA_G[5]       ; Missing drive strength and slew rate ;
; VGA_G[6]       ; Missing drive strength and slew rate ;
; VGA_G[7]       ; Missing drive strength and slew rate ;
; VGA_HS         ; Missing drive strength and slew rate ;
; VGA_R[0]       ; Missing drive strength and slew rate ;
; VGA_R[1]       ; Missing drive strength and slew rate ;
; VGA_R[2]       ; Missing drive strength and slew rate ;
; VGA_R[3]       ; Missing drive strength and slew rate ;
; VGA_R[4]       ; Missing drive strength and slew rate ;
; VGA_R[5]       ; Missing drive strength and slew rate ;
; VGA_R[6]       ; Missing drive strength and slew rate ;
; VGA_R[7]       ; Missing drive strength and slew rate ;
; VGA_SYNC_n     ; Missing drive strength and slew rate ;
; VGA_VS         ; Missing drive strength and slew rate ;
; AUD_ADCLRCK    ; Missing drive strength and slew rate ;
; AUD_BCLK       ; Missing drive strength and slew rate ;
; AUD_DACLRCK    ; Missing drive strength and slew rate ;
; AUD_I2C_SDAT   ; Missing drive strength and slew rate ;
; SI5338_SCL     ; Missing drive strength and slew rate ;
; SI5338_SDA     ; Missing drive strength and slew rate ;
; USB_B2_DATA[0] ; Missing drive strength and slew rate ;
; USB_B2_DATA[1] ; Missing drive strength and slew rate ;
; USB_B2_DATA[2] ; Missing drive strength and slew rate ;
; USB_B2_DATA[3] ; Missing drive strength and slew rate ;
; USB_B2_DATA[4] ; Missing drive strength and slew rate ;
; USB_B2_DATA[5] ; Missing drive strength and slew rate ;
; USB_B2_DATA[6] ; Missing drive strength and slew rate ;
; USB_B2_DATA[7] ; Missing drive strength and slew rate ;
; USB_SCL        ; Missing drive strength and slew rate ;
; USB_SDA        ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |SocKit_golden_top                                                                                                                      ; 2008.0 (0.8)         ; 2064.4 (1.0)                     ; 60.9 (0.2)                                        ; 4.5 (0.0)                        ; 0.0 (0.0)            ; 3847 (2)            ; 5047 (0)                  ; 0 (0)         ; 4288              ; 5     ; 0          ; 82   ; 0            ; |SocKit_golden_top                                                                                                                                                                                                                                                                                                                                            ; SocKit_golden_top                 ; work         ;
;    |SoC:soc|                                                                                                                            ; 1951.7 (0.0)         ; 1990.4 (0.0)                     ; 40.8 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 3753 (0)            ; 4971 (0)                  ; 0 (0)         ; 4288              ; 5     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc                                                                                                                                                                                                                                                                                                                                    ; SoC                               ; SoC          ;
;       |BlarneyComponent:blarneycomponent_0|                                                                                             ; 1905.7 (0.0)         ; 1932.8 (0.0)                     ; 29.1 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 3672 (0)            ; 4880 (0)                  ; 0 (0)         ; 3776              ; 4     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0                                                                                                                                                                                                                                                                                                ; BlarneyComponent                  ; SoC          ;
;          |JTAGUART:uart|                                                                                                                ; 11.9 (11.9)          ; 12.3 (12.3)                      ; 1.5 (1.5)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart                                                                                                                                                                                                                                                                                  ; JTAGUART                          ; work         ;
;          |Top:top|                                                                                                                      ; 1893.8 (1893.8)      ; 1920.4 (1920.4)                  ; 27.6 (27.6)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 3657 (3657)         ; 4869 (4869)               ; 0 (0)         ; 3776              ; 4     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top                                                                                                                                                                                                                                                                                        ; Top                               ; work         ;
;             |BlockRAMTrueDual:ram12013|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram12013                                                                                                                                                                                                                                                              ; BlockRAMTrueDual                  ; work         ;
;                |altsyncram:RAM_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram12013|altsyncram:RAM_rtl_0                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                   |altsyncram_m8n1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram12013|altsyncram:RAM_rtl_0|altsyncram_m8n1:auto_generated                                                                                                                                                                                                          ; altsyncram_m8n1                   ; work         ;
;             |BlockRAMTrueDual:ram12203|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram12203                                                                                                                                                                                                                                                              ; BlockRAMTrueDual                  ; work         ;
;                |altsyncram:RAM_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram12203|altsyncram:RAM_rtl_0                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                   |altsyncram_23n1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram12203|altsyncram:RAM_rtl_0|altsyncram_23n1:auto_generated                                                                                                                                                                                                          ; altsyncram_23n1                   ; work         ;
;             |BlockRAMTrueDual:ram248|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram248                                                                                                                                                                                                                                                                ; BlockRAMTrueDual                  ; work         ;
;                |altsyncram:RAM_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram248|altsyncram:RAM_rtl_0                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                   |altsyncram_qvm1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram248|altsyncram:RAM_rtl_0|altsyncram_qvm1:auto_generated                                                                                                                                                                                                            ; altsyncram_qvm1                   ; work         ;
;             |BlockRAMTrueDual:ram491|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram491                                                                                                                                                                                                                                                                ; BlockRAMTrueDual                  ; work         ;
;                |altsyncram:RAM_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram491|altsyncram:RAM_rtl_0                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                   |altsyncram_qvm1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram491|altsyncram:RAM_rtl_0|altsyncram_qvm1:auto_generated                                                                                                                                                                                                            ; altsyncram_qvm1                   ; work         ;
;       |SoC_jtag_uart_0:jtag_uart_0|                                                                                                     ; 42.2 (5.0)           ; 52.6 (6.8)                       ; 10.4 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (13)             ; 77 (7)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                        ; SoC_jtag_uart_0                   ; SoC          ;
;          |SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|                                                                        ; 6.6 (0.0)            ; 6.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                  ; SoC_jtag_uart_0_scfifo_r          ; SoC          ;
;             |scfifo:rfifo|                                                                                                              ; 6.6 (0.0)            ; 6.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                     ; scfifo                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 6.6 (0.0)            ; 6.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                          ; scfifo_3291                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 6.6 (0.0)            ; 6.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                     ; a_dpfifo_5771                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.6 (3.6)            ; 6.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (5)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                             ; a_fefifo_7cf                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                        ; cntr_vg7                          ; work         ;
;          |SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|                                                                        ; 12.3 (0.0)           ; 13.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                  ; SoC_jtag_uart_0_scfifo_w          ; SoC          ;
;             |scfifo:wfifo|                                                                                                              ; 12.3 (0.0)           ; 13.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                     ; scfifo                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.3 (0.0)           ; 13.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                          ; scfifo_3291                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.3 (0.0)           ; 13.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                     ; a_dpfifo_5771                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.3 (3.3)            ; 7.5 (4.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                             ; a_fefifo_7cf                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                        ; cntr_vg7                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                             ; altsyncram_7pu1                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                               ; cntr_jgb                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                     ; cntr_jgb                          ; work         ;
;          |alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|                                                                          ; 18.2 (18.2)          ; 25.7 (25.7)                      ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                    ; alt_jtag_atlantic                 ; work         ;
;       |SoC_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 3.2 (0.0)            ; 3.6 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                            ; SoC_mm_interconnect_0             ; SoC          ;
;          |altera_merlin_master_translator:blarneycomponent_0_avalon_master_translator|                                                  ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:blarneycomponent_0_avalon_master_translator                                                                                                                                                                                                                ; altera_merlin_master_translator   ; SoC          ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator    ; SoC          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                             ; altera_reset_controller           ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                  ; altera_reset_synchronizer         ; SoC          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 55.5 (0.5)           ; 73.0 (0.5)                       ; 20.0 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 92 (1)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 55.0 (0.0)           ; 72.5 (0.0)                       ; 20.0 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 55.0 (0.0)           ; 72.5 (0.0)                       ; 20.0 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 55.0 (0.2)           ; 72.5 (2.8)                       ; 20.0 (2.6)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 91 (1)              ; 76 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 54.7 (0.0)           ; 69.7 (0.0)                       ; 17.4 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 54.7 (34.3)          ; 69.7 (43.7)                      ; 17.4 (11.3)                                       ; 2.5 (1.8)                        ; 0.0 (0.0)            ; 90 (56)             ; 71 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 10.1 (10.1)          ; 12.8 (12.8)                      ; 3.2 (3.2)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 15 (15)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.3 (10.3)          ; 13.2 (13.2)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                           ;
+----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name           ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; AUD_ADCDAT     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_I2C_SCLK   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_MUTE       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FAN_CTRL       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LED[0]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; OSC_50_B4A     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; OSC_50_B5B     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; OSC_50_B8A     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_PERST_n   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_WAKE_n    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[0]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TEMP_CS_n      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TEMP_DIN       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TEMP_DOUT      ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TEMP_SCLK      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_CLK     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; USB_EMPTY      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_FULL       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_OE_n       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; USB_RD_n       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; USB_RESET_n    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; USB_WR_n       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_B[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_n    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_n     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_I2C_SDAT   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SI5338_SCL     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SI5338_SDA     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[0] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[1] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[2] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[3] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[4] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[5] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[6] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[7] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_SCL        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_SDA        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; OSC_50_B3B     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; RESET_n        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                      ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; AUD_ADCDAT                                                                                                                               ;                   ;         ;
; IRDA_RXD                                                                                                                                 ;                   ;         ;
; KEY[0]                                                                                                                                   ;                   ;         ;
; KEY[1]                                                                                                                                   ;                   ;         ;
; KEY[2]                                                                                                                                   ;                   ;         ;
; KEY[3]                                                                                                                                   ;                   ;         ;
; OSC_50_B4A                                                                                                                               ;                   ;         ;
; OSC_50_B5B                                                                                                                               ;                   ;         ;
; OSC_50_B8A                                                                                                                               ;                   ;         ;
; PCIE_PERST_n                                                                                                                             ;                   ;         ;
; SW[0]                                                                                                                                    ;                   ;         ;
; SW[1]                                                                                                                                    ;                   ;         ;
; SW[2]                                                                                                                                    ;                   ;         ;
; SW[3]                                                                                                                                    ;                   ;         ;
; TEMP_DOUT                                                                                                                                ;                   ;         ;
; USB_B2_CLK                                                                                                                               ;                   ;         ;
; USB_OE_n                                                                                                                                 ;                   ;         ;
; USB_RD_n                                                                                                                                 ;                   ;         ;
; USB_RESET_n                                                                                                                              ;                   ;         ;
; USB_WR_n                                                                                                                                 ;                   ;         ;
; AUD_ADCLRCK                                                                                                                              ;                   ;         ;
; AUD_BCLK                                                                                                                                 ;                   ;         ;
; AUD_DACLRCK                                                                                                                              ;                   ;         ;
; AUD_I2C_SDAT                                                                                                                             ;                   ;         ;
; SI5338_SCL                                                                                                                               ;                   ;         ;
; SI5338_SDA                                                                                                                               ;                   ;         ;
; USB_B2_DATA[0]                                                                                                                           ;                   ;         ;
; USB_B2_DATA[1]                                                                                                                           ;                   ;         ;
; USB_B2_DATA[2]                                                                                                                           ;                   ;         ;
; USB_B2_DATA[3]                                                                                                                           ;                   ;         ;
; USB_B2_DATA[4]                                                                                                                           ;                   ;         ;
; USB_B2_DATA[5]                                                                                                                           ;                   ;         ;
; USB_B2_DATA[6]                                                                                                                           ;                   ;         ;
; USB_B2_DATA[7]                                                                                                                           ;                   ;         ;
; USB_SCL                                                                                                                                  ;                   ;         ;
; USB_SDA                                                                                                                                  ;                   ;         ;
; OSC_50_B3B                                                                                                                               ;                   ;         ;
; RESET_n                                                                                                                                  ;                   ;         ;
;      - SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 0       ;
;      - SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 0       ;
;      - SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location            ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; OSC_50_B3B                                                                                                                                                                                                                                                                                                                                                 ; PIN_AF14            ; 4946    ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; RESET_n                                                                                                                                                                                                                                                                                                                                                    ; PIN_AD27            ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart|inQueueData[0]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X6_Y6_N45  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|_act_12112_0[0]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X11_Y11_N3  ; 23      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_11948_0[2]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y12_N54 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12042_0[0]                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y10_N9  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12086_0[0]~0                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y9_N12  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12092_0[0]                                                                                                                                                                                                                                                                                           ; FF_X6_Y9_N44        ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12110_0[3]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y11_N42  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12156_0[7]~0                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y9_N18  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12226_0[14]~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X6_Y10_N48 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12356_0[1]~1                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y9_N15   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12358_0[1]~2                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y9_N9    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_12_0[13]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X9_Y8_N0    ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_191_0[2]~1                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y11_N48 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_23_0[6]~1                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y12_N6  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_332_0[2]~1                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y11_N42 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_434_0[1]~1                                                                                                                                                                                                                                                                                           ; LABCELL_X10_Y11_N54 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_54_0[0]~1                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y11_N57 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_597_0[5]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y12_N0  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_620_0[0]~2                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y12_N51 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_690_0[2]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X10_Y4_N36  ; 4583    ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_7851_0[0]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y2_N57  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_97_0[5]~0                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y11_N42 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                         ; MLABCELL_X6_Y5_N24  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                         ; MLABCELL_X8_Y5_N54  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y5_N57  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                      ; MLABCELL_X3_Y3_N48  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                    ; MLABCELL_X3_Y3_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                ; FF_X7_Y5_N59        ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y5_N6   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                 ; FF_X6_Y5_N40        ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                          ; FF_X7_Y8_N53        ; 4952    ; Async. clear, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3       ; 106     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3       ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y3_N17        ; 41      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                      ; LABCELL_X4_Y2_N18   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X2_Y2_N27   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; MLABCELL_X3_Y2_N39  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                             ; LABCELL_X2_Y2_N9    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1              ; MLABCELL_X3_Y2_N33  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X2_Y2_N24   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1      ; LABCELL_X1_Y2_N54   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~1 ; LABCELL_X2_Y2_N57   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X2_Y2_N26        ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X3_Y2_N38        ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X3_Y2_N11        ; 45      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X1_Y3_N30   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X2_Y1_N50        ; 20      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; MLABCELL_X3_Y2_N42  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                           ;
+------------+----------+---------+----------------------+------------------+---------------------------+
; Name       ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------+----------+---------+----------------------+------------------+---------------------------+
; OSC_50_B3B ; PIN_AF14 ; 4946    ; Global Clock         ; GCLK6            ; --                        ;
+------------+----------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                              ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 4952    ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_690_0[2]~0                                                                  ; 4583    ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_30_0[0]~0                                                                   ; 3112    ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_148_0[0]~0                                                                  ; 3109    ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|Equal2~3                                                                      ; 3105    ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_590_0[0]                                                                    ; 3085    ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF  ; Location        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram12013|altsyncram:RAM_rtl_0|altsyncram_m8n1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 3            ; 1024         ; 3            ; yes                    ; no                      ; yes                    ; no                      ; 3072 ; 1024                        ; 3                           ; 1024                        ; 3                           ; 3072                ; 1           ; 0          ; None ; M10K_X14_Y12_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram12203|altsyncram:RAM_rtl_0|altsyncram_23n1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 16           ; 32           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 32                          ; 16                          ; 32                          ; 16                          ; 512                 ; 1           ; 0          ; None ; M10K_X5_Y9_N0   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram248|altsyncram:RAM_rtl_0|altsyncram_qvm1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 3            ; 32           ; 3            ; yes                    ; no                      ; yes                    ; no                      ; 96   ; 32                          ; 3                           ; 32                          ; 3                           ; 96                  ; 1           ; 0          ; None ; M10K_X5_Y11_N0  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram491|altsyncram:RAM_rtl_0|altsyncram_qvm1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 3            ; 32           ; 3            ; yes                    ; no                      ; yes                    ; no                      ; 96   ; 32                          ; 3                           ; 32                          ; 3                           ; 96                  ; 1           ; 0          ; None ; M10K_X5_Y10_N0  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None ; M10K_X5_Y5_N0   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 5,625 / 289,320 ( 2 % )   ;
; C12 interconnects                           ; 1 / 13,420 ( < 1 % )      ;
; C2 interconnects                            ; 547 / 119,108 ( < 1 % )   ;
; C4 interconnects                            ; 255 / 56,300 ( < 1 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 1,234 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )            ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,785 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 17 / 12,676 ( < 1 % )     ;
; R14/C12 interconnect drivers                ; 16 / 20,720 ( < 1 % )     ;
; R3 interconnects                            ; 1,536 / 130,992 ( 1 % )   ;
; R6 interconnects                            ; 2,505 / 266,960 ( < 1 % ) ;
; Spine clocks                                ; 2 / 360 ( < 1 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 82           ; 82           ; 0            ; 0            ; 86        ; 82           ; 0            ; 0            ; 0            ; 0            ; 16           ; 12           ; 0            ; 0            ; 0            ; 0            ; 0            ; 12           ; 0            ; 0            ; 0            ; 0            ; 12           ; 0            ; 86        ; 86        ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 86           ; 4            ; 4            ; 86           ; 86           ; 0         ; 4            ; 86           ; 86           ; 86           ; 86           ; 70           ; 74           ; 86           ; 86           ; 86           ; 86           ; 86           ; 74           ; 86           ; 86           ; 86           ; 86           ; 74           ; 86           ; 0         ; 0         ; 86           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; AUD_ADCDAT          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_DACDAT          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_I2C_SCLK        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_MUTE            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_XCK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FAN_CTRL            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; IRDA_RXD            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; OSC_50_B4A          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; OSC_50_B5B          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; OSC_50_B8A          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PCIE_PERST_n        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PCIE_WAKE_n         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TEMP_CS_n           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TEMP_DIN            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TEMP_DOUT           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TEMP_SCLK           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_B2_CLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_EMPTY           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_FULL            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_OE_n            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_RD_n            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_RESET_n         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_WR_n            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_BLANK_n         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_CLK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_HS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_SYNC_n          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_VS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_ADCLRCK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_BCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_DACLRCK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_I2C_SDAT        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SI5338_SCL          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SI5338_SDA          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_B2_DATA[0]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_B2_DATA[1]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_B2_DATA[2]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_B2_DATA[3]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_B2_DATA[4]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_B2_DATA[5]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_B2_DATA[6]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_B2_DATA[7]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_SCL             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; USB_SDA             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; OSC_50_B3B          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; RESET_n             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 157.8             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 17.9              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.578             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 1.428             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 1.409             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 1.341             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.332             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.332             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.332             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.313             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                         ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                      ; 1.309             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 1.304             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.301             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.299             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 1.294             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.290             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.284             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                      ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                      ; 1.276             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.264             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 1.264             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                      ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                      ; 1.257             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 1.248             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 1.240             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                      ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                      ; 1.240             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                      ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                      ; 1.240             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                     ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                      ; 1.230             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 1.228             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; 1.223             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                         ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                         ; 1.203             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 1.176             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.167             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                            ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                         ; 1.166             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.163             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.160             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.160             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.160             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.160             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.160             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.160             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 1.132             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 1.123             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; 1.110             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                      ; 1.109             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; 1.108             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; 1.108             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; 1.108             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.096             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; 1.094             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; 1.094             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                      ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                      ; 1.091             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                        ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                      ; 1.091             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                         ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                      ; 1.091             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                           ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                      ; 1.091             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                      ; 1.091             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                      ; 1.091             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                      ; 1.091             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; 1.091             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; 1.091             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; 1.008             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                      ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                      ; 1.005             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                      ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                      ; 0.997             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                         ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                         ; 0.994             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                      ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                      ; 0.991             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                      ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                      ; 0.991             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                         ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                         ; 0.980             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                            ; 0.978             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 0.971             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 0.971             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 0.971             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 0.971             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 0.971             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 0.971             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 0.954             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.934             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.934             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.934             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.934             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; 0.921             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.918             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                            ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                            ; 0.911             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; 0.901             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; 0.882             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                         ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; 0.826             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                      ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; 0.826             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; 0.810             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; 0.810             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; 0.810             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 0.803             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 0.803             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                             ; 0.794             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                         ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                         ; 0.776             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                         ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                         ; 0.776             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                         ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                         ; 0.776             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                         ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                         ; 0.768             ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; 0.759             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.736             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; 0.729             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.716             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 0.680             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; 0.672             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.604             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.586             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSXFC6D6F31C8ES for design "SoCKitTop"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): OSC_50_B3B~inputCLKENA0 with 3448 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|jupdate could not be matched with a register File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|jupdate1* could not be matched with a register File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|wdata[*] could not be matched with a register File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|t_pause* could not be matched with a register File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /home/jonas/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Info (332104): Reading SDC File: 'SoC/synthesis/submodules/altera_reset_controller.sdc'
Warning (332060): Node: OSC_50_B3B was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rvalid is being clocked by OSC_50_B3B
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "DDR3_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CK_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ODT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RZQ" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_WE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_IN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_OUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_REF_CLK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_n[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_p[9]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:15
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:08
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10
Info (170134): Cannot fit design in device -- retrying with increased optimization that can result in longer processing time
    Info (170138): Failed to route the following 3 signal(s)
        Info (170139): Signal "SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_10_0[14]~12"
        Info (170139): Signal "SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|BlockRAMTrueDual:ram12203|altsyncram:RAM_rtl_0|altsyncram_23n1:auto_generated|ram_block1a11"
        Info (170139): Signal "SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|Add25~1"
    Info (170140): Cannot fit design in device -- following 3 routing resource(s) needed by more than one signal during the last fitting attempt
        Info (170141): Routing resource LAB Block interconnect (X8_Y9, I8)
        Info (170141): Routing resource LAB Block interconnect (X8_Y9, I12)
        Info (170141): Routing resource LAB Input (X8_Y9, I49)
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:09
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (11888): Total time spent on timing analysis during the Fitter is 5.64 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:14
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 42
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 43
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 45
    Info (169065): Pin AUD_I2C_SDAT has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 47
    Info (169065): Pin SI5338_SCL has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 177
    Info (169065): Pin SI5338_SDA has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 178
    Info (169065): Pin USB_B2_DATA[0] has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Info (169065): Pin USB_B2_DATA[1] has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Info (169065): Pin USB_B2_DATA[2] has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Info (169065): Pin USB_B2_DATA[3] has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Info (169065): Pin USB_B2_DATA[4] has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Info (169065): Pin USB_B2_DATA[5] has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Info (169065): Pin USB_B2_DATA[6] has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Info (169065): Pin USB_B2_DATA[7] has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Info (169065): Pin USB_SCL has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 197
    Info (169065): Pin USB_SDA has a permanently disabled output enable File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 198
Info (144001): Generated suppressed messages file /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 197 warnings
    Info: Peak virtual memory: 2363 megabytes
    Info: Processing ended: Tue Feb 25 11:03:25 2020
    Info: Elapsed time: 00:01:50
    Info: Total CPU time (on all processors): 00:03:32


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.fit.smsg.


