// Seed: 2619021448
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  assign module_1.id_6 = 0;
  inout wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    input wor id_2,
    output tri id_3,
    input tri1 id_4,
    output supply0 id_5,
    output tri0 id_6,
    output wire id_7,
    input wire id_8,
    output tri id_9,
    input tri1 id_10,
    output tri1 id_11,
    input wand id_12,
    output tri id_13,
    input wand id_14,
    input uwire id_15,
    input wor id_16
);
  assign id_0 = -1;
  wire id_18, id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_18,
      id_18,
      id_18
  );
  wire id_20;
endmodule
