module fifo(wr_clk,rd_clk,rst,wr_en,rd_en,w_data,full,overflow,r_data,empty,underflow);
input wr_clk,rd_clk,rst,wr_en,rd_en;
input [`WIDTH-1:0] w_data;
output reg[`WIDTH-1:0] r_data;
output reg full,empty,underflow,overflow;
reg [`PTR_WIDTH-1:0] wr_ptr,rd_ptr;
reg wr_toggle_f,rd_toggle_f;
reg wr_ptr_rd_clk,rd_ptr_wr_clk,wr_toggle_f_rd_clk,rd_toggle_f_wr_clk;

 reg [`WIDTH-1:0]fifo[`FIFO_SIZE-1:0];

integer i;

  always@(posedge wr_clk) begin
     if(rst==1) begin
	   full<=0;
	   overflow<=0;
	   empty<=0;
	   underflow<=0;
	   r_data<=0;
	   wr_ptr<=0;
	   rd_ptr<=0;
	   wr_toggle_f<=0;
	   rd_toggle_f<=0;
	   wr_ptr_rd_clk<=0;
	   rd_ptr_wr_clk<=0;
	   wr_toggle_f_rd_clk<=0;
	   rd_toggle_f_wr_clk<=0;
	   for(i=0;i<`FIFO_SIZE;i=i+1) fifo[i]=0;
	 end
	 else begin
       if(wr_en==1) begin
	     if(full==1) overflow<=1;
		 else begin
		  fifo[wr_ptr]<=w_data;
          if(wr_ptr==`FIFO_SIZE-1) begin
		   wr_ptr<=0;
		   wr_toggle_f=~wr_toggle_f;
		  end
		  else wr_ptr=wr_ptr+1;
		 end
	   end
	 end
	 
  end

  always@(posedge rd_clk) begin
    if(rst==0) begin
      if(rd_en==1) begin
        if(empty==1) underflow<=1;
		else begin
		  r_data<=fifo[rd_ptr];
		  if(rd_ptr==`FIFO_SIZE-1)begin
            rd_ptr<=0;
			rd_toggle_f=~rd_toggle_f;
          end
			else
			rd_ptr=rd_ptr+1;
		  
		end

	  end
	end

  end

  always@(posedge wr_clk) begin
    rd_ptr_wr_clk<=rd_ptr;
	rd_toggle_f_wr_clk<=rd_toggle_f;
  end
  always@(posedge rd_clk) begin
     wr_ptr_rd_clk<=wr_ptr;
	 wr_toggle_f_rd_clk<=wr_toggle_f;
  end
  always@(*) begin
     if(rd_ptr_wr_clk==wr_ptr&& rd_toggle_f_wr_clk!=wr_toggle_f)
	 full=1;
	 else
	 full=0;
	 if(rd_ptr==wr_ptr_rd_clk && rd_toggle_f==wr_toggle_f_rd_clk)
	 empty=1;
	 else
	 empty=0;
  end
 endmodule 
