EESchema Schematic File Version 4
LIBS:video_streamer-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 3 11
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L FPGA_Intel:EP2C8Q208 U4
U 1 1 5C9A92B3
P 1900 3500
AR Path="/5C9A92B3" Ref="U4"  Part="1" 
AR Path="/5C9A920A/5C9A92B3" Ref="U4"  Part="1" 
F 0 "U4" H 2569 3888 50  0000 L CNN
F 1 "EP2C8Q208" H 2569 3797 50  0000 L CNN
F 2 "Package_QFP:PQFP-208_28x28mm_P0.5mm" H 1600 5600 50  0001 C CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone2/ep2c8.pdf" H 1600 5600 50  0001 C CNN
	1    1900 3500
	1    0    0    -1  
$EndComp
$Comp
L FPGA_Intel:EP2C8Q208 U4
U 2 1 5C9A92FA
P 4550 2250
AR Path="/5C9A92FA" Ref="U4"  Part="2" 
AR Path="/5C9A920A/5C9A92FA" Ref="U4"  Part="2" 
F 0 "U4" V 5222 2291 50  0000 C CNN
F 1 "EP2C8Q208" V 5313 2291 50  0000 C CNN
F 2 "Package_QFP:PQFP-208_28x28mm_P0.5mm" H 4250 4350 50  0001 C CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone2/ep2c8.pdf" H 4250 4350 50  0001 C CNN
	2    4550 2250
	0    1    1    0   
$EndComp
$Comp
L FPGA_Intel:EP2C8Q208 U4
U 3 1 5C9A9355
P 7200 3050
AR Path="/5C9A9355" Ref="U4"  Part="3" 
AR Path="/5C9A920A/5C9A9355" Ref="U4"  Part="3" 
F 0 "U4" H 7214 1335 50  0000 C CNN
F 1 "EP2C8Q208" H 7214 1426 50  0000 C CNN
F 2 "Package_QFP:PQFP-208_28x28mm_P0.5mm" H 6900 5150 50  0001 C CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone2/ep2c8.pdf" H 6900 5150 50  0001 C CNN
	3    7200 3050
	-1   0    0    1   
$EndComp
$Comp
L FPGA_Intel:EP2C8Q208 U4
U 4 1 5C9A93AD
P 4550 4500
AR Path="/5C9A93AD" Ref="U4"  Part="4" 
AR Path="/5C9A920A/5C9A93AD" Ref="U4"  Part="4" 
F 0 "U4" V 5315 4542 50  0000 C CNN
F 1 "EP2C8Q208" V 5224 4542 50  0000 C CNN
F 2 "Package_QFP:PQFP-208_28x28mm_P0.5mm" H 4250 6600 50  0001 C CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone2/ep2c8.pdf" H 4250 6600 50  0001 C CNN
	4    4550 4500
	0    -1   -1   0   
$EndComp
$Comp
L FPGA_Intel:EP2C8Q208 U4
U 5 1 5C9A9407
P 9800 6450
AR Path="/5C9A9407" Ref="U4"  Part="5" 
AR Path="/5C9A920A/5C9A9407" Ref="U4"  Part="5" 
F 0 "U4" H 10427 7563 50  0000 L CNN
F 1 "EP2C8Q208" H 10427 7472 50  0000 L CNN
F 2 "Package_QFP:PQFP-208_28x28mm_P0.5mm" H 9500 8550 50  0001 C CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone2/ep2c8.pdf" H 9500 8550 50  0001 C CNN
	5    9800 6450
	1    0    0    -1  
$EndComp
$Comp
L FPGA_Intel:EP2C8Q208 U4
U 6 1 5C9A946C
P 9800 2650
AR Path="/5C9A946C" Ref="U4"  Part="6" 
AR Path="/5C9A920A/5C9A946C" Ref="U4"  Part="6" 
F 0 "U4" H 9900 4748 50  0000 C CNN
F 1 "EP2C8Q208" H 9900 4657 50  0000 C CNN
F 2 "Package_QFP:PQFP-208_28x28mm_P0.5mm" H 9500 4750 50  0001 C CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone2/ep2c8.pdf" H 9500 4750 50  0001 C CNN
	6    9800 2650
	1    0    0    -1  
$EndComp
$Comp
L FPGA_Intel:EP2C8Q208 U4
U 7 1 5C9A9509
P 5300 8150
AR Path="/5C9A9509" Ref="U4"  Part="7" 
AR Path="/5C9A920A/5C9A9509" Ref="U4"  Part="7" 
F 0 "U4" H 5969 9513 50  0000 L CNN
F 1 "EP2C8Q208" H 5969 9422 50  0000 L CNN
F 2 "Package_QFP:PQFP-208_28x28mm_P0.5mm" H 5000 10250 50  0001 C CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone2/ep2c8.pdf" H 5000 10250 50  0001 C CNN
	7    5300 8150
	1    0    0    -1  
$EndComp
Wire Wire Line
	10600 2250 10800 2250
$Comp
L power:GNDD #PWR0109
U 1 1 5C9B160A
P 10800 2250
F 0 "#PWR0109" H 10800 2000 50  0001 C CNN
F 1 "GNDD" H 10804 2095 50  0000 C CNN
F 2 "" H 10800 2250 50  0001 C CNN
F 3 "" H 10800 2250 50  0001 C CNN
	1    10800 2250
	1    0    0    -1  
$EndComp
Wire Wire Line
	1300 1750 800  1750
Text Label 900  1750 0    50   ~ 0
ov_reset
Text HLabel 800  1750 0    50   Input ~ 0
ov_reset
Wire Wire Line
	1300 1850 800  1850
Text Label 900  1850 0    50   ~ 0
ov_pwdn
Text HLabel 800  1850 0    50   Input ~ 0
ov_pwdn
Wire Wire Line
	1300 4550 800  4550
Text HLabel 800  4550 0    50   Input ~ 0
ov_xclk
Text Label 900  4550 0    50   ~ 0
ov_xclk
Wire Wire Line
	2800 1650 2800 1250
Text Label 2800 1600 1    50   ~ 0
ov0_d1
Wire Wire Line
	2900 1650 2900 1250
Text Label 2900 1600 1    50   ~ 0
ov0_d0
Entry Wire Line
	2700 1150 2800 1250
Entry Wire Line
	2800 1150 2900 1250
Wire Wire Line
	3000 1650 3000 1250
Text Label 3000 1600 1    50   ~ 0
ov0_d3
Wire Wire Line
	3100 1650 3100 1250
Text Label 3100 1600 1    50   ~ 0
ov0_d2
Entry Wire Line
	2900 1150 3000 1250
Entry Wire Line
	3000 1150 3100 1250
Wire Wire Line
	3200 1650 3200 1250
Text Label 3200 1600 1    50   ~ 0
ov0_d5
Wire Wire Line
	3300 1650 3300 1250
Text Label 3300 1600 1    50   ~ 0
ov0_d4
Entry Wire Line
	3100 1150 3200 1250
Entry Wire Line
	3200 1150 3300 1250
Wire Wire Line
	3400 1650 3400 1250
Text Label 3400 1600 1    50   ~ 0
ov0_d7
Wire Wire Line
	3500 1650 3500 1250
Text Label 3500 1600 1    50   ~ 0
ov0_d6
Entry Wire Line
	3300 1150 3400 1250
Entry Wire Line
	3400 1150 3500 1250
Wire Bus Line
	2700 1150 2700 1050
Text HLabel 2700 1050 2    50   Input ~ 0
ov0_d[7..0]
Wire Wire Line
	3600 1650 3600 1250
Wire Wire Line
	3700 1650 3700 1250
Wire Wire Line
	3800 1650 3800 1250
Wire Wire Line
	3900 1650 3900 1250
Text HLabel 3600 1250 1    50   Input ~ 0
ov0_pclk
Text HLabel 3700 1250 1    50   Input ~ 0
ov0_vsync
Text HLabel 3800 1250 1    50   Input ~ 0
ov0_href
Text HLabel 3900 1250 1    50   Input ~ 0
ov0_soic
Wire Wire Line
	4000 1650 4000 900 
Text Label 4000 1600 1    50   ~ 0
ov1_d1
Wire Wire Line
	4100 1650 4100 900 
Text Label 4100 1600 1    50   ~ 0
ov1_d0
Entry Wire Line
	3900 800  4000 900 
Entry Wire Line
	4000 800  4100 900 
Wire Wire Line
	4200 1650 4200 900 
Text Label 4200 1600 1    50   ~ 0
ov1_d3
Wire Wire Line
	4300 1650 4300 900 
Text Label 4300 1600 1    50   ~ 0
ov1_d2
Entry Wire Line
	4100 800  4200 900 
Entry Wire Line
	4200 800  4300 900 
Wire Wire Line
	4400 1650 4400 900 
Text Label 4400 1600 1    50   ~ 0
ov1_d5
Wire Wire Line
	4500 1650 4500 900 
Text Label 4500 1600 1    50   ~ 0
ov1_d4
Entry Wire Line
	4300 800  4400 900 
Entry Wire Line
	4400 800  4500 900 
Wire Wire Line
	4600 1650 4600 900 
Text Label 4600 1600 1    50   ~ 0
ov1_d7
Wire Wire Line
	4700 1650 4700 900 
Text Label 4700 1600 1    50   ~ 0
ov1_d6
Entry Wire Line
	4500 800  4600 900 
Entry Wire Line
	4600 800  4700 900 
Text HLabel 3900 700  2    50   Input ~ 0
ov1_d[7..0]
Wire Wire Line
	4800 1650 4800 1250
Wire Wire Line
	4900 1650 4900 1250
Wire Wire Line
	5000 1650 5000 1250
Wire Wire Line
	5100 1650 5100 1250
Text HLabel 4800 1250 1    50   Input ~ 0
ov1_pclk
Text HLabel 4900 1250 1    50   Input ~ 0
ov1_vsync
Text HLabel 5000 1250 1    50   Input ~ 0
ov1_href
Text HLabel 5100 1250 1    50   Input ~ 0
ov1_soic
Wire Bus Line
	3900 800  3900 700 
Wire Wire Line
	5200 1650 5200 900 
Text Label 5200 1600 1    50   ~ 0
ov2_d1
Wire Wire Line
	5300 1650 5300 900 
Text Label 5300 1600 1    50   ~ 0
ov2_d0
Entry Wire Line
	5100 800  5200 900 
Entry Wire Line
	5200 800  5300 900 
Wire Wire Line
	5400 1650 5400 900 
Text Label 5400 1600 1    50   ~ 0
ov2_d3
Wire Wire Line
	5500 1650 5500 900 
Text Label 5500 1600 1    50   ~ 0
ov2_d2
Entry Wire Line
	5300 800  5400 900 
Entry Wire Line
	5400 800  5500 900 
Wire Wire Line
	5600 1650 5600 900 
Text Label 5600 1600 1    50   ~ 0
ov2_d5
Wire Wire Line
	5800 1650 5800 900 
Text Label 5800 1600 1    50   ~ 0
ov2_d4
Entry Wire Line
	5500 800  5600 900 
Entry Wire Line
	5700 800  5800 900 
Wire Wire Line
	5900 1650 5900 900 
Text Label 5900 1600 1    50   ~ 0
ov2_d7
Wire Wire Line
	6000 1650 6000 900 
Text Label 6000 1600 1    50   ~ 0
ov2_d6
Entry Wire Line
	5800 800  5900 900 
Entry Wire Line
	5900 800  6000 900 
Text HLabel 5100 700  2    50   Input ~ 0
ov2_d[7..0]
Wire Wire Line
	6100 1650 6100 1250
Wire Wire Line
	6200 1650 6200 1250
Wire Wire Line
	6300 1650 6300 1250
Wire Wire Line
	7800 1600 8200 1600
Text HLabel 6100 1250 1    50   Input ~ 0
ov2_pclk
Text HLabel 6200 1250 1    50   Input ~ 0
ov2_vsync
Text HLabel 6300 1250 1    50   Input ~ 0
ov2_href
Text HLabel 8200 1600 2    50   Input ~ 0
ov2_soic
Wire Bus Line
	5100 800  5100 700 
Wire Wire Line
	9200 900  9150 900 
$Comp
L power:+3V3 #PWR?
U 1 1 5C725AAA
P 9050 900
F 0 "#PWR?" H 9050 750 50  0001 C CNN
F 1 "+3V3" H 9065 1073 50  0000 C CNN
F 2 "" H 9050 900 50  0001 C CNN
F 3 "" H 9050 900 50  0001 C CNN
	1    9050 900 
	1    0    0    -1  
$EndComp
Wire Wire Line
	9200 1400 9050 1400
$Comp
L power:+1V2 #PWR?
U 1 1 5C72A4A4
P 9050 1400
F 0 "#PWR?" H 9050 1250 50  0001 C CNN
F 1 "+1V2" H 9065 1573 50  0000 C CNN
F 2 "" H 9050 1400 50  0001 C CNN
F 3 "" H 9050 1400 50  0001 C CNN
	1    9050 1400
	1    0    0    -1  
$EndComp
Wire Wire Line
	9200 1600 9050 1600
$Comp
L power:+1V2 #PWR?
U 1 1 5C72E7F9
P 9050 1600
F 0 "#PWR?" H 9050 1450 50  0001 C CNN
F 1 "+1V2" H 9065 1773 50  0000 C CNN
F 2 "" H 9050 1600 50  0001 C CNN
F 3 "" H 9050 1600 50  0001 C CNN
	1    9050 1600
	1    0    0    -1  
$EndComp
Wire Wire Line
	9200 1600 9200 1700
Wire Wire Line
	10600 900  10600 1600
Connection ~ 10600 1600
Wire Wire Line
	10600 1600 10600 1700
Connection ~ 10600 1700
Wire Wire Line
	10600 1700 10600 1900
Connection ~ 10600 1900
Wire Wire Line
	10600 1900 10600 2000
Connection ~ 10600 2000
Wire Wire Line
	10600 2000 10600 2250
Wire Wire Line
	9150 900  9150 1000
Wire Wire Line
	9150 1200 9200 1200
Connection ~ 9150 900 
Wire Wire Line
	9150 900  9050 900 
Wire Wire Line
	9200 1100 9150 1100
Connection ~ 9150 1100
Wire Wire Line
	9150 1100 9150 1200
Wire Wire Line
	9200 1000 9150 1000
Connection ~ 9150 1000
Wire Wire Line
	9150 1000 9150 1100
Connection ~ 9200 1600
Connection ~ 9200 1700
Wire Wire Line
	9200 1700 9200 1900
Connection ~ 9200 1900
Wire Wire Line
	9200 1900 9200 2000
Wire Bus Line
	2700 1150 3400 1150
Wire Bus Line
	3900 800  4600 800 
Wire Bus Line
	5100 800  5900 800 
$EndSCHEMATC
