

================================================================
== Vitis HLS Report for 'KalmanFilterKernel'
================================================================
* Date:           Fri Dec  2 13:49:47 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        KF_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.808 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10511|    11424|  0.105 ms|  0.114 ms|  10512|  11425|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_1    |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_97_2    |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_119_3   |        3|        3|         2|          1|          1|     3|       yes|
        |- VITIS_LOOP_120_4   |        3|        3|         2|          1|          1|     3|       yes|
        |- VITIS_LOOP_121_5   |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_122_6   |       36|       36|         2|          1|          1|    36|       yes|
        |- VITIS_LOOP_41_1    |       54|       54|         9|          -|          -|     6|        no|
        | + VITIS_LOOP_44_2   |        7|        7|         7|          -|          -|     1|        no|
        |- VITIS_LOOP_81_1    |       84|       84|        14|          -|          -|     6|        no|
        | + VITIS_LOOP_84_2   |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_41_1    |      300|      300|        50|          -|          -|     6|        no|
        | + VITIS_LOOP_44_2   |       48|       48|         8|          -|          -|     6|        no|
        |- VITIS_LOOP_135_7   |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_136_8   |       36|       36|         2|          1|          1|    36|       yes|
        |- VITIS_LOOP_61_1    |       21|       21|         7|          -|          -|     3|        no|
        |- VITIS_LOOP_41_1    |       69|       69|        23|          -|          -|     3|        no|
        | + VITIS_LOOP_44_2   |       21|       21|         7|          -|          -|     3|        no|
        |- VITIS_LOOP_100_1   |       48|       48|        16|          -|          -|     3|        no|
        | + VITIS_LOOP_103_2  |        3|        3|         1|          -|          -|     3|        no|
        |- VITIS_LOOP_41_1    |       54|       54|         9|          -|          -|     6|        no|
        | + VITIS_LOOP_44_2   |        7|        7|         7|          -|          -|     1|        no|
        |- VITIS_LOOP_61_1    |      300|      300|        50|          -|          -|     6|        no|
        | + VITIS_LOOP_64_2   |       48|       48|         8|          -|          -|     6|        no|
        |- VITIS_LOOP_166_9   |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_167_10  |       36|       36|         2|          1|          1|    36|       yes|
        |- VITIS_LOOP_168_11  |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_169_12  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 2
  * Pipeline-6: initiation interval (II) = 1, depth = 2
  * Pipeline-7: initiation interval (II) = 1, depth = 2
  * Pipeline-8: initiation interval (II) = 1, depth = 2
  * Pipeline-9: initiation interval (II) = 1, depth = 2
  * Pipeline-10: initiation interval (II) = 1, depth = 2
  * Pipeline-11: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 167
* Pipeline : 12
  Pipeline-0 : II = 1, D = 2, States = { 34 35 }
  Pipeline-1 : II = 1, D = 2, States = { 56 57 }
  Pipeline-2 : II = 1, D = 2, States = { 59 60 }
  Pipeline-3 : II = 1, D = 2, States = { 62 63 }
  Pipeline-4 : II = 1, D = 2, States = { 65 66 }
  Pipeline-5 : II = 1, D = 2, States = { 68 69 }
  Pipeline-6 : II = 1, D = 2, States = { 94 95 }
  Pipeline-7 : II = 1, D = 2, States = { 97 98 }
  Pipeline-8 : II = 1, D = 2, States = { 156 157 }
  Pipeline-9 : II = 1, D = 2, States = { 159 160 }
  Pipeline-10 : II = 1, D = 2, States = { 162 163 }
  Pipeline-11 : II = 1, D = 2, States = { 165 166 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 36 35 
35 --> 34 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 55 
54 --> 55 
55 --> 56 
56 --> 58 57 
57 --> 56 
58 --> 59 
59 --> 61 60 
60 --> 59 
61 --> 62 
62 --> 64 63 
63 --> 62 
64 --> 65 
65 --> 67 66 
66 --> 65 
67 --> 68 
68 --> 70 69 
69 --> 68 
70 --> 71 
71 --> 72 
72 --> 80 73 
73 --> 74 72 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 73 
80 --> 81 
81 --> 84 82 
82 --> 83 81 
83 --> 82 
84 --> 85 
85 --> 86 94 
86 --> 87 85 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 86 
94 --> 96 95 
95 --> 94 
96 --> 97 
97 --> 99 98 
98 --> 97 
99 --> 100 
100 --> 101 
101 --> 102 108 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 101 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 119 
112 --> 113 111 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 112 
119 --> 120 132 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 131 119 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 145 138 
138 --> 139 137 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 138 
145 --> 146 
146 --> 155 147 
147 --> 148 146 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 147 
155 --> 156 
156 --> 158 157 
157 --> 156 
158 --> 159 
159 --> 161 160 
160 --> 159 
161 --> 162 
162 --> 164 163 
163 --> 162 
164 --> 165 
165 --> 167 166 
166 --> 165 
167 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 168 [2/2] (0.00ns)   --->   "%countin_read = read i24 @_ssdm_op_Read.ap_none.i24, i24 %countin"   --->   Operation 168 'read' 'countin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%din_s = alloca i64 1" [../src/hls_src/KF_kernel.cpp:64]   --->   Operation 169 'alloca' 'din_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%dout_s = alloca i64 1" [../src/hls_src/KF_kernel.cpp:65]   --->   Operation 170 'alloca' 'dout_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%Q = alloca i64 1" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 171 'alloca' 'Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%R = alloca i64 1" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 172 'alloca' 'R' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%x = alloca i64 1" [../src/hls_src/KF_kernel.cpp:103]   --->   Operation 173 'alloca' 'x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%P = alloca i64 1" [../src/hls_src/KF_kernel.cpp:104]   --->   Operation 174 'alloca' 'P' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%x_minus = alloca i64 1" [../src/hls_src/KF_kernel.cpp:106]   --->   Operation 175 'alloca' 'x_minus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%P_minus = alloca i64 1" [../src/hls_src/KF_kernel.cpp:107]   --->   Operation 176 'alloca' 'P_minus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%x_plus = alloca i64 1" [../src/hls_src/KF_kernel.cpp:109]   --->   Operation 177 'alloca' 'x_plus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%P_plus = alloca i64 1" [../src/hls_src/KF_kernel.cpp:110]   --->   Operation 178 'alloca' 'P_plus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_mat_1 = alloca i64 1" [../src/hls_src/KF_kernel.cpp:112]   --->   Operation 179 'alloca' 'tmp_mat_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_mat_2 = alloca i64 1" [../src/hls_src/KF_kernel.cpp:113]   --->   Operation 180 'alloca' 'tmp_mat_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_mat_3 = alloca i64 1" [../src/hls_src/KF_kernel.cpp:115]   --->   Operation 181 'alloca' 'tmp_mat_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%mat_out_assign_2 = alloca i64 1"   --->   Operation 182 'alloca' 'mat_out_assign_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%S_inv = alloca i64 1" [../src/hls_src/KF_kernel.cpp:142]   --->   Operation 183 'alloca' 'S_inv' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%K = alloca i64 1" [../src/hls_src/KF_kernel.cpp:143]   --->   Operation 184 'alloca' 'K' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 185 [1/2] (0.00ns)   --->   "%countin_read = read i24 @_ssdm_op_Read.ap_none.i24, i24 %countin"   --->   Operation 185 'read' 'countin_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%prev_count_V_load = load i24 %prev_count_V"   --->   Operation 186 'load' 'prev_count_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i24 %prev_count_V_load"   --->   Operation 187 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i24 %countin_read"   --->   Operation 188 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (1.10ns)   --->   "%sub_ln878 = sub i25 %zext_ln878, i25 %zext_ln1347"   --->   Operation 189 'sub' 'sub_ln878' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln53 = store i24 %countin_read, i24 %prev_count_V" [../src/hls_src/KF_kernel.cpp:53]   --->   Operation 190 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln878 = sext i25 %sub_ln878"   --->   Operation 191 'sext' 'sext_ln878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [4/4] (6.67ns)   --->   "%storemerge_in = sitofp i32 %sext_ln878"   --->   Operation 192 'sitofp' 'storemerge_in' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 193 [3/4] (6.67ns)   --->   "%storemerge_in = sitofp i32 %sext_ln878"   --->   Operation 193 'sitofp' 'storemerge_in' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 194 [2/4] (6.67ns)   --->   "%storemerge_in = sitofp i32 %sext_ln878"   --->   Operation 194 'sitofp' 'storemerge_in' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 195 [1/4] (6.67ns)   --->   "%storemerge_in = sitofp i32 %sext_ln878"   --->   Operation 195 'sitofp' 'storemerge_in' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.70>
ST_7 : Operation 196 [10/10] (6.70ns)   --->   "%storemerge = fdiv i32 %storemerge_in, i32 1e+08" [../src/hls_src/KF_kernel.cpp:47]   --->   Operation 196 'fdiv' 'storemerge' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.70>
ST_8 : Operation 197 [9/10] (6.70ns)   --->   "%storemerge = fdiv i32 %storemerge_in, i32 1e+08" [../src/hls_src/KF_kernel.cpp:47]   --->   Operation 197 'fdiv' 'storemerge' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.70>
ST_9 : Operation 198 [8/10] (6.70ns)   --->   "%storemerge = fdiv i32 %storemerge_in, i32 1e+08" [../src/hls_src/KF_kernel.cpp:47]   --->   Operation 198 'fdiv' 'storemerge' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.70>
ST_10 : Operation 199 [7/10] (6.70ns)   --->   "%storemerge = fdiv i32 %storemerge_in, i32 1e+08" [../src/hls_src/KF_kernel.cpp:47]   --->   Operation 199 'fdiv' 'storemerge' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.70>
ST_11 : Operation 200 [6/10] (6.70ns)   --->   "%storemerge = fdiv i32 %storemerge_in, i32 1e+08" [../src/hls_src/KF_kernel.cpp:47]   --->   Operation 200 'fdiv' 'storemerge' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.70>
ST_12 : Operation 201 [5/10] (6.70ns)   --->   "%storemerge = fdiv i32 %storemerge_in, i32 1e+08" [../src/hls_src/KF_kernel.cpp:47]   --->   Operation 201 'fdiv' 'storemerge' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.70>
ST_13 : Operation 202 [4/10] (6.70ns)   --->   "%storemerge = fdiv i32 %storemerge_in, i32 1e+08" [../src/hls_src/KF_kernel.cpp:47]   --->   Operation 202 'fdiv' 'storemerge' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.70>
ST_14 : Operation 203 [3/10] (6.70ns)   --->   "%storemerge = fdiv i32 %storemerge_in, i32 1e+08" [../src/hls_src/KF_kernel.cpp:47]   --->   Operation 203 'fdiv' 'storemerge' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.70>
ST_15 : Operation 204 [2/10] (6.70ns)   --->   "%storemerge = fdiv i32 %storemerge_in, i32 1e+08" [../src/hls_src/KF_kernel.cpp:47]   --->   Operation 204 'fdiv' 'storemerge' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.70>
ST_16 : Operation 205 [1/10] (6.70ns)   --->   "%storemerge = fdiv i32 %storemerge_in, i32 1e+08" [../src/hls_src/KF_kernel.cpp:47]   --->   Operation 205 'fdiv' 'storemerge' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.78>
ST_17 : Operation 206 [1/1] (1.35ns)   --->   "%store_ln54 = store i32 %storemerge, i32 3" [../src/hls_src/KF_kernel.cpp:54]   --->   Operation 206 'store' 'store_ln54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_17 : Operation 207 [1/1] (1.35ns)   --->   "%store_ln55 = store i32 %storemerge, i32 10" [../src/hls_src/KF_kernel.cpp:55]   --->   Operation 207 'store' 'store_ln55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_17 : Operation 208 [2/2] (2.78ns)   --->   "%conv6 = fpext i32 %storemerge" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 208 'fpext' 'conv6' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (0.79ns)   --->   "%store_ln60 = store i32 %storemerge, i32 9" [../src/hls_src/KF_kernel.cpp:60]   --->   Operation 209 'store' 'store_ln60' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_17 : Operation 210 [1/1] (0.79ns)   --->   "%store_ln61 = store i32 %storemerge, i32 13" [../src/hls_src/KF_kernel.cpp:61]   --->   Operation 210 'store' 'store_ln61' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 18 <SV = 17> <Delay = 2.78>
ST_18 : Operation 211 [1/1] (1.35ns)   --->   "%store_ln56 = store i32 %storemerge, i32 17" [../src/hls_src/KF_kernel.cpp:56]   --->   Operation 211 'store' 'store_ln56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 212 [1/2] (2.78ns)   --->   "%conv6 = fpext i32 %storemerge" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 212 'fpext' 'conv6' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (0.79ns)   --->   "%store_ln62 = store i32 %storemerge, i32 17" [../src/hls_src/KF_kernel.cpp:62]   --->   Operation 213 'store' 'store_ln62' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 19 <SV = 18> <Delay = 6.60>
ST_19 : Operation 214 [6/6] (6.60ns)   --->   "%mul = dmul i64 %conv6, i64 0.5" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 214 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.60>
ST_20 : Operation 215 [5/6] (6.60ns)   --->   "%mul = dmul i64 %conv6, i64 0.5" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 215 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.60>
ST_21 : Operation 216 [4/6] (6.60ns)   --->   "%mul = dmul i64 %conv6, i64 0.5" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 216 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.60>
ST_22 : Operation 217 [3/6] (6.60ns)   --->   "%mul = dmul i64 %conv6, i64 0.5" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 217 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.60>
ST_23 : Operation 218 [2/6] (6.60ns)   --->   "%mul = dmul i64 %conv6, i64 0.5" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 218 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.60>
ST_24 : Operation 219 [1/6] (6.60ns)   --->   "%mul = dmul i64 %conv6, i64 0.5" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 219 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.60>
ST_25 : Operation 220 [6/6] (6.60ns)   --->   "%mul8 = dmul i64 %mul, i64 %conv6" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 220 'dmul' 'mul8' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.60>
ST_26 : Operation 221 [5/6] (6.60ns)   --->   "%mul8 = dmul i64 %mul, i64 %conv6" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 221 'dmul' 'mul8' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.60>
ST_27 : Operation 222 [4/6] (6.60ns)   --->   "%mul8 = dmul i64 %mul, i64 %conv6" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 222 'dmul' 'mul8' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.60>
ST_28 : Operation 223 [3/6] (6.60ns)   --->   "%mul8 = dmul i64 %mul, i64 %conv6" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 223 'dmul' 'mul8' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.60>
ST_29 : Operation 224 [2/6] (6.60ns)   --->   "%mul8 = dmul i64 %mul, i64 %conv6" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 224 'dmul' 'mul8' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.60>
ST_30 : Operation 225 [1/6] (6.60ns)   --->   "%mul8 = dmul i64 %mul, i64 %conv6" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 225 'dmul' 'mul8' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.32>
ST_31 : Operation 226 [2/2] (3.32ns)   --->   "%conv9 = fptrunc i64 %mul8" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 226 'fptrunc' 'conv9' <Predicate = true> <Delay = 3.32> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.11>
ST_32 : Operation 227 [1/2] (3.32ns)   --->   "%conv9 = fptrunc i64 %mul8" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 227 'fptrunc' 'conv9' <Predicate = true> <Delay = 3.32> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 228 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 %conv9, i32 0" [../src/hls_src/KF_kernel.cpp:57]   --->   Operation 228 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_32 : Operation 229 [1/1] (0.79ns)   --->   "%store_ln58 = store i32 %conv9, i32 4" [../src/hls_src/KF_kernel.cpp:58]   --->   Operation 229 'store' 'store_ln58' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 33 <SV = 32> <Delay = 1.00>
ST_33 : Operation 230 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_24"   --->   Operation 230 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din, void @empty_20, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %din, i64 666, i64 207, i64 4294967295"   --->   Operation 232 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout, void @empty_20, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dout, i64 666, i64 207, i64 4294967295"   --->   Operation 235 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 236 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout"   --->   Operation 236 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 237 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q"   --->   Operation 237 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty_19, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_7, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty_5, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 240 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 240 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty_19, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_7, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty_5, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 243 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %countin"   --->   Operation 243 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %countin, void @empty_3, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_7, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 246 [1/1] (1.00ns)   --->   "%r_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %r"   --->   Operation 246 'read' 'r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_33 : Operation 247 [1/1] (1.00ns)   --->   "%q_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %q"   --->   Operation 247 'read' 'q_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_33 : Operation 248 [1/1] (0.79ns)   --->   "%store_ln59 = store i32 %conv9, i32 8" [../src/hls_src/KF_kernel.cpp:59]   --->   Operation 248 'store' 'store_ln59' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_33 : Operation 249 [1/1] (0.48ns)   --->   "%br_ln67 = br void" [../src/hls_src/KF_kernel.cpp:67]   --->   Operation 249 'br' 'br_ln67' <Predicate = true> <Delay = 0.48>

State 34 <SV = 33> <Delay = 0.79>
ST_34 : Operation 250 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln67, void %.split36, i3 0, void %_ifconv" [../src/hls_src/KF_kernel.cpp:67]   --->   Operation 250 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 251 [1/1] (0.74ns)   --->   "%add_ln67 = add i3 %i, i3 1" [../src/hls_src/KF_kernel.cpp:67]   --->   Operation 251 'add' 'add_ln67' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 252 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 252 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 253 [1/1] (0.69ns)   --->   "%icmp_ln67 = icmp_eq  i3 %i, i3 6" [../src/hls_src/KF_kernel.cpp:67]   --->   Operation 253 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 254 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 254 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %.split36, void" [../src/hls_src/KF_kernel.cpp:67]   --->   Operation 255 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 256 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i" [../src/hls_src/KF_kernel.cpp:67]   --->   Operation 256 'zext' 'i_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_34 : Operation 257 [1/1] (0.00ns)   --->   "%din_addr = getelementptr i32 %din, i64 0, i64 %i_cast" [../src/hls_src/KF_kernel.cpp:68]   --->   Operation 257 'getelementptr' 'din_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_34 : Operation 258 [2/2] (0.79ns)   --->   "%din_load = load i3 %din_addr" [../src/hls_src/KF_kernel.cpp:68]   --->   Operation 258 'load' 'din_load' <Predicate = (!icmp_ln67)> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 35 <SV = 34> <Delay = 1.58>
ST_35 : Operation 259 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../src/hls_src/KF_kernel.cpp:67]   --->   Operation 259 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_35 : Operation 260 [1/2] (0.79ns)   --->   "%din_load = load i3 %din_addr" [../src/hls_src/KF_kernel.cpp:68]   --->   Operation 260 'load' 'din_load' <Predicate = (!icmp_ln67)> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_35 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln68 = bitcast i32 %din_load" [../src/hls_src/KF_kernel.cpp:68]   --->   Operation 261 'bitcast' 'bitcast_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_35 : Operation 262 [1/1] (0.00ns)   --->   "%din_addr_55 = getelementptr i32 %din_s, i64 0, i64 %i_cast" [../src/hls_src/KF_kernel.cpp:68]   --->   Operation 262 'getelementptr' 'din_addr_55' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_35 : Operation 263 [1/1] (0.79ns)   --->   "%store_ln68 = store i32 %bitcast_ln68, i3 %din_addr_55" [../src/hls_src/KF_kernel.cpp:68]   --->   Operation 263 'store' 'store_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_35 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 264 'br' 'br_ln0' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 36 <SV = 34> <Delay = 1.35>
ST_36 : Operation 265 [1/1] (0.00ns)   --->   "%Q_addr = getelementptr i32 %Q, i64 0, i64 0" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 265 'getelementptr' 'Q_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 266 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 %q_read, i6 %Q_addr" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 266 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_36 : Operation 267 [1/1] (0.00ns)   --->   "%Q_addr_1 = getelementptr i32 %Q, i64 0, i64 1" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 267 'getelementptr' 'Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 268 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_1" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 268 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_36 : Operation 269 [1/1] (0.00ns)   --->   "%R_addr = getelementptr i32 %R, i64 0, i64 0" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 269 'getelementptr' 'R_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 270 [1/1] (0.79ns)   --->   "%store_ln80 = store i32 %r_read, i4 %R_addr" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 270 'store' 'store_ln80' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_36 : Operation 271 [1/1] (0.00ns)   --->   "%R_addr_1 = getelementptr i32 %R, i64 0, i64 1" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 271 'getelementptr' 'R_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 272 [1/1] (0.79ns)   --->   "%store_ln80 = store i32 0, i4 %R_addr_1" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 272 'store' 'store_ln80' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 37 <SV = 35> <Delay = 1.35>
ST_37 : Operation 273 [1/1] (0.00ns)   --->   "%Q_addr_2 = getelementptr i32 %Q, i64 0, i64 2" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 273 'getelementptr' 'Q_addr_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 274 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_2" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 274 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_37 : Operation 275 [1/1] (0.00ns)   --->   "%Q_addr_3 = getelementptr i32 %Q, i64 0, i64 3" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 275 'getelementptr' 'Q_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 276 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_3" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 276 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_37 : Operation 277 [1/1] (0.00ns)   --->   "%R_addr_2 = getelementptr i32 %R, i64 0, i64 2" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 277 'getelementptr' 'R_addr_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 278 [1/1] (0.79ns)   --->   "%store_ln80 = store i32 0, i4 %R_addr_2" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 278 'store' 'store_ln80' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_37 : Operation 279 [1/1] (0.00ns)   --->   "%R_addr_3 = getelementptr i32 %R, i64 0, i64 3" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 279 'getelementptr' 'R_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 280 [1/1] (0.79ns)   --->   "%store_ln80 = store i32 0, i4 %R_addr_3" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 280 'store' 'store_ln80' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 38 <SV = 36> <Delay = 1.35>
ST_38 : Operation 281 [1/1] (0.00ns)   --->   "%Q_addr_4 = getelementptr i32 %Q, i64 0, i64 4" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 281 'getelementptr' 'Q_addr_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 282 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_4" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 282 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_38 : Operation 283 [1/1] (0.00ns)   --->   "%Q_addr_5 = getelementptr i32 %Q, i64 0, i64 5" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 283 'getelementptr' 'Q_addr_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 284 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_5" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 284 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_38 : Operation 285 [1/1] (0.00ns)   --->   "%R_addr_4 = getelementptr i32 %R, i64 0, i64 4" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 285 'getelementptr' 'R_addr_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 286 [1/1] (0.79ns)   --->   "%store_ln80 = store i32 %r_read, i4 %R_addr_4" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 286 'store' 'store_ln80' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_38 : Operation 287 [1/1] (0.00ns)   --->   "%R_addr_5 = getelementptr i32 %R, i64 0, i64 5" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 287 'getelementptr' 'R_addr_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 288 [1/1] (0.79ns)   --->   "%store_ln80 = store i32 0, i4 %R_addr_5" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 288 'store' 'store_ln80' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 39 <SV = 37> <Delay = 1.35>
ST_39 : Operation 289 [1/1] (0.00ns)   --->   "%Q_addr_6 = getelementptr i32 %Q, i64 0, i64 6" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 289 'getelementptr' 'Q_addr_6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 290 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_6" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 290 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_39 : Operation 291 [1/1] (0.00ns)   --->   "%Q_addr_7 = getelementptr i32 %Q, i64 0, i64 7" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 291 'getelementptr' 'Q_addr_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 292 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 %q_read, i6 %Q_addr_7" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 292 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_39 : Operation 293 [1/1] (0.00ns)   --->   "%R_addr_6 = getelementptr i32 %R, i64 0, i64 6" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 293 'getelementptr' 'R_addr_6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 294 [1/1] (0.79ns)   --->   "%store_ln80 = store i32 0, i4 %R_addr_6" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 294 'store' 'store_ln80' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_39 : Operation 295 [1/1] (0.00ns)   --->   "%R_addr_7 = getelementptr i32 %R, i64 0, i64 7" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 295 'getelementptr' 'R_addr_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 296 [1/1] (0.79ns)   --->   "%store_ln80 = store i32 0, i4 %R_addr_7" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 296 'store' 'store_ln80' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 40 <SV = 38> <Delay = 1.35>
ST_40 : Operation 297 [1/1] (0.00ns)   --->   "%Q_addr_8 = getelementptr i32 %Q, i64 0, i64 8" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 297 'getelementptr' 'Q_addr_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 298 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_8" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 298 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_40 : Operation 299 [1/1] (0.00ns)   --->   "%Q_addr_9 = getelementptr i32 %Q, i64 0, i64 9" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 299 'getelementptr' 'Q_addr_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 300 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_9" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 300 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_40 : Operation 301 [1/1] (0.00ns)   --->   "%R_addr_8 = getelementptr i32 %R, i64 0, i64 8" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 301 'getelementptr' 'R_addr_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 302 [1/1] (0.79ns)   --->   "%store_ln80 = store i32 %r_read, i4 %R_addr_8" [../src/hls_src/KF_kernel.cpp:80]   --->   Operation 302 'store' 'store_ln80' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 41 <SV = 39> <Delay = 1.35>
ST_41 : Operation 303 [1/1] (0.00ns)   --->   "%Q_addr_10 = getelementptr i32 %Q, i64 0, i64 10" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 303 'getelementptr' 'Q_addr_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 304 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_10" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 304 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_41 : Operation 305 [1/1] (0.00ns)   --->   "%Q_addr_11 = getelementptr i32 %Q, i64 0, i64 11" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 305 'getelementptr' 'Q_addr_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 306 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_11" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 306 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 42 <SV = 40> <Delay = 1.35>
ST_42 : Operation 307 [1/1] (0.00ns)   --->   "%Q_addr_12 = getelementptr i32 %Q, i64 0, i64 12" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 307 'getelementptr' 'Q_addr_12' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 308 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_12" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 308 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_42 : Operation 309 [1/1] (0.00ns)   --->   "%Q_addr_13 = getelementptr i32 %Q, i64 0, i64 13" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 309 'getelementptr' 'Q_addr_13' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 310 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_13" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 310 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 43 <SV = 41> <Delay = 1.35>
ST_43 : Operation 311 [1/1] (0.00ns)   --->   "%Q_addr_14 = getelementptr i32 %Q, i64 0, i64 14" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 311 'getelementptr' 'Q_addr_14' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 312 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 %q_read, i6 %Q_addr_14" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 312 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_43 : Operation 313 [1/1] (0.00ns)   --->   "%Q_addr_15 = getelementptr i32 %Q, i64 0, i64 15" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 313 'getelementptr' 'Q_addr_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 314 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_15" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 314 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 44 <SV = 42> <Delay = 1.35>
ST_44 : Operation 315 [1/1] (0.00ns)   --->   "%Q_addr_16 = getelementptr i32 %Q, i64 0, i64 16" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 315 'getelementptr' 'Q_addr_16' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 316 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_16" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 316 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_44 : Operation 317 [1/1] (0.00ns)   --->   "%Q_addr_17 = getelementptr i32 %Q, i64 0, i64 17" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 317 'getelementptr' 'Q_addr_17' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 318 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_17" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 318 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 45 <SV = 43> <Delay = 1.35>
ST_45 : Operation 319 [1/1] (0.00ns)   --->   "%Q_addr_18 = getelementptr i32 %Q, i64 0, i64 18" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 319 'getelementptr' 'Q_addr_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 320 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_18" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 320 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 321 [1/1] (0.00ns)   --->   "%Q_addr_19 = getelementptr i32 %Q, i64 0, i64 19" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 321 'getelementptr' 'Q_addr_19' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 322 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_19" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 322 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 46 <SV = 44> <Delay = 1.35>
ST_46 : Operation 323 [1/1] (0.00ns)   --->   "%Q_addr_20 = getelementptr i32 %Q, i64 0, i64 20" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 323 'getelementptr' 'Q_addr_20' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 324 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_20" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 324 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_46 : Operation 325 [1/1] (0.00ns)   --->   "%Q_addr_21 = getelementptr i32 %Q, i64 0, i64 21" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 325 'getelementptr' 'Q_addr_21' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 326 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 %q_read, i6 %Q_addr_21" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 326 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 47 <SV = 45> <Delay = 1.35>
ST_47 : Operation 327 [1/1] (0.00ns)   --->   "%Q_addr_22 = getelementptr i32 %Q, i64 0, i64 22" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 327 'getelementptr' 'Q_addr_22' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 328 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_22" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 328 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_47 : Operation 329 [1/1] (0.00ns)   --->   "%Q_addr_23 = getelementptr i32 %Q, i64 0, i64 23" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 329 'getelementptr' 'Q_addr_23' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 330 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_23" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 330 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 48 <SV = 46> <Delay = 1.35>
ST_48 : Operation 331 [1/1] (0.00ns)   --->   "%Q_addr_24 = getelementptr i32 %Q, i64 0, i64 24" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 331 'getelementptr' 'Q_addr_24' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 332 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_24" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 332 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_48 : Operation 333 [1/1] (0.00ns)   --->   "%Q_addr_25 = getelementptr i32 %Q, i64 0, i64 25" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 333 'getelementptr' 'Q_addr_25' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 334 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_25" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 334 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 49 <SV = 47> <Delay = 1.35>
ST_49 : Operation 335 [1/1] (0.00ns)   --->   "%Q_addr_26 = getelementptr i32 %Q, i64 0, i64 26" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 335 'getelementptr' 'Q_addr_26' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 336 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_26" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 336 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_49 : Operation 337 [1/1] (0.00ns)   --->   "%Q_addr_27 = getelementptr i32 %Q, i64 0, i64 27" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 337 'getelementptr' 'Q_addr_27' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 338 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_27" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 338 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 50 <SV = 48> <Delay = 1.35>
ST_50 : Operation 339 [1/1] (0.00ns)   --->   "%Q_addr_28 = getelementptr i32 %Q, i64 0, i64 28" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 339 'getelementptr' 'Q_addr_28' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 340 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 %q_read, i6 %Q_addr_28" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 340 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_50 : Operation 341 [1/1] (0.00ns)   --->   "%Q_addr_29 = getelementptr i32 %Q, i64 0, i64 29" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 341 'getelementptr' 'Q_addr_29' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 342 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_29" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 342 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 51 <SV = 49> <Delay = 1.35>
ST_51 : Operation 343 [1/1] (0.00ns)   --->   "%Q_addr_30 = getelementptr i32 %Q, i64 0, i64 30" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 343 'getelementptr' 'Q_addr_30' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 344 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_30" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 344 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_51 : Operation 345 [1/1] (0.00ns)   --->   "%Q_addr_31 = getelementptr i32 %Q, i64 0, i64 31" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 345 'getelementptr' 'Q_addr_31' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 346 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_31" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 346 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 52 <SV = 50> <Delay = 1.35>
ST_52 : Operation 347 [1/1] (0.00ns)   --->   "%Q_addr_32 = getelementptr i32 %Q, i64 0, i64 32" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 347 'getelementptr' 'Q_addr_32' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 348 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_32" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 348 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_52 : Operation 349 [1/1] (0.00ns)   --->   "%Q_addr_33 = getelementptr i32 %Q, i64 0, i64 33" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 349 'getelementptr' 'Q_addr_33' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 350 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_33" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 350 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 53 <SV = 51> <Delay = 1.35>
ST_53 : Operation 351 [1/1] (0.00ns)   --->   "%Q_addr_34 = getelementptr i32 %Q, i64 0, i64 34" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 351 'getelementptr' 'Q_addr_34' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 352 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 0, i6 %Q_addr_34" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 352 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_53 : Operation 353 [1/1] (0.00ns)   --->   "%Q_addr_35 = getelementptr i32 %Q, i64 0, i64 35" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 353 'getelementptr' 'Q_addr_35' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 354 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 %q_read, i6 %Q_addr_35" [../src/hls_src/KF_kernel.cpp:72]   --->   Operation 354 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_53 : Operation 355 [1/1] (0.00ns)   --->   "%guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_24_x_hat_load = load i1 %guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_24_x_hat"   --->   Operation 355 'load' 'guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_24_x_hat_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_24_x_hat_load, void %codeRepl, void %._crit_edge" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 356 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 357 [1/1] (0.00ns)   --->   "%din_addr_1 = getelementptr i32 %din_s, i64 0, i64 0" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 357 'getelementptr' 'din_addr_1' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_24_x_hat_load)> <Delay = 0.00>
ST_53 : Operation 358 [2/2] (0.79ns)   --->   "%din_load_56 = load i3 %din_addr_1" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 358 'load' 'din_load_56' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_24_x_hat_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_53 : Operation 359 [1/1] (0.79ns)   --->   "%store_ln86 = store i32 0, i32 3" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 359 'store' 'store_ln86' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_24_x_hat_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_53 : Operation 360 [1/1] (0.79ns)   --->   "%store_ln86 = store i32 0, i32 4" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 360 'store' 'store_ln86' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_24_x_hat_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 54 <SV = 52> <Delay = 1.58>
ST_54 : Operation 361 [1/2] (0.79ns)   --->   "%din_load_56 = load i3 %din_addr_1" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 361 'load' 'din_load_56' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_54 : Operation 362 [1/1] (0.79ns)   --->   "%store_ln86 = store i32 %din_load_56, i32 0" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 362 'store' 'store_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_54 : Operation 363 [1/1] (0.00ns)   --->   "%din_addr_2 = getelementptr i32 %din_s, i64 0, i64 1" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 363 'getelementptr' 'din_addr_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 364 [2/2] (0.79ns)   --->   "%din_load_1 = load i3 %din_addr_2" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 364 'load' 'din_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_54 : Operation 365 [1/1] (0.00ns)   --->   "%din_addr_3 = getelementptr i32 %din_s, i64 0, i64 2" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 365 'getelementptr' 'din_addr_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 366 [2/2] (0.79ns)   --->   "%din_load_2 = load i3 %din_addr_3" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 366 'load' 'din_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_54 : Operation 367 [1/1] (0.79ns)   --->   "%store_ln86 = store i32 0, i32 5" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 367 'store' 'store_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 55 <SV = 53> <Delay = 1.58>
ST_55 : Operation 368 [1/2] (0.79ns)   --->   "%din_load_1 = load i3 %din_addr_2" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 368 'load' 'din_load_1' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_24_x_hat_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_55 : Operation 369 [1/1] (0.79ns)   --->   "%store_ln86 = store i32 %din_load_1, i32 1" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 369 'store' 'store_ln86' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_24_x_hat_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_55 : Operation 370 [1/2] (0.79ns)   --->   "%din_load_2 = load i3 %din_addr_3" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 370 'load' 'din_load_2' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_24_x_hat_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_55 : Operation 371 [1/1] (0.79ns)   --->   "%store_ln86 = store i32 %din_load_2, i32 2" [../src/hls_src/KF_kernel.cpp:86]   --->   Operation 371 'store' 'store_ln86' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_24_x_hat_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_55 : Operation 372 [1/1] (0.00ns)   --->   "%store_ln0 = store i1 1, i1 %guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_24_x_hat"   --->   Operation 372 'store' 'store_ln0' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_24_x_hat_load)> <Delay = 0.00>
ST_55 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 373 'br' 'br_ln0' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_24_x_hat_load)> <Delay = 0.00>
ST_55 : Operation 374 [1/1] (0.48ns)   --->   "%br_ln97 = br void" [../src/hls_src/KF_kernel.cpp:97]   --->   Operation 374 'br' 'br_ln97' <Predicate = true> <Delay = 0.48>

State 56 <SV = 54> <Delay = 0.79>
ST_56 : Operation 375 [1/1] (0.00ns)   --->   "%i_1 = phi i3 %add_ln97, void %.split34, i3 0, void %._crit_edge" [../src/hls_src/KF_kernel.cpp:97]   --->   Operation 375 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 376 [1/1] (0.74ns)   --->   "%add_ln97 = add i3 %i_1, i3 1" [../src/hls_src/KF_kernel.cpp:97]   --->   Operation 376 'add' 'add_ln97' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 377 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 377 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 378 [1/1] (0.69ns)   --->   "%icmp_ln97 = icmp_eq  i3 %i_1, i3 6" [../src/hls_src/KF_kernel.cpp:97]   --->   Operation 378 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 379 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 379 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %.split34, void %.preheader9.preheader" [../src/hls_src/KF_kernel.cpp:97]   --->   Operation 380 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 381 [1/1] (0.00ns)   --->   "%i_1_cast = zext i3 %i_1" [../src/hls_src/KF_kernel.cpp:97]   --->   Operation 381 'zext' 'i_1_cast' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 382 [1/1] (0.00ns)   --->   "%x_hat_addr = getelementptr i32 %x_hat, i64 0, i64 %i_1_cast" [../src/hls_src/KF_kernel.cpp:97]   --->   Operation 382 'getelementptr' 'x_hat_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 383 [2/2] (0.79ns)   --->   "%x_hat_load = load i3 %x_hat_addr" [../src/hls_src/KF_kernel.cpp:97]   --->   Operation 383 'load' 'x_hat_load' <Predicate = (!icmp_ln97)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 57 <SV = 55> <Delay = 1.58>
ST_57 : Operation 384 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [../src/hls_src/KF_kernel.cpp:97]   --->   Operation 384 'specloopname' 'specloopname_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 385 [1/2] (0.79ns)   --->   "%x_hat_load = load i3 %x_hat_addr" [../src/hls_src/KF_kernel.cpp:97]   --->   Operation 385 'load' 'x_hat_load' <Predicate = (!icmp_ln97)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_57 : Operation 386 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr i32 %dout_s, i64 0, i64 %i_1_cast" [../src/hls_src/KF_kernel.cpp:97]   --->   Operation 386 'getelementptr' 'dout_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 387 [1/1] (0.79ns)   --->   "%store_ln97 = store i32 %x_hat_load, i3 %dout_addr" [../src/hls_src/KF_kernel.cpp:97]   --->   Operation 387 'store' 'store_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_57 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 388 'br' 'br_ln0' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 58 <SV = 55> <Delay = 0.48>
ST_58 : Operation 389 [1/1] (0.00ns)   --->   "%z_2 = alloca i32 1"   --->   Operation 389 'alloca' 'z_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 390 [1/1] (0.00ns)   --->   "%z_2_1 = alloca i32 1"   --->   Operation 390 'alloca' 'z_2_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 391 [1/1] (0.00ns)   --->   "%z_2_2 = alloca i32 1"   --->   Operation 391 'alloca' 'z_2_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 392 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 392 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 59 <SV = 56> <Delay = 0.79>
ST_59 : Operation 393 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln119, void %.split3217, i2 0, void %.preheader9.preheader" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 393 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 394 [1/1] (0.62ns)   --->   "%add_ln119 = add i2 %j, i2 1" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 394 'add' 'add_ln119' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 395 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 395 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 396 [1/1] (0.51ns)   --->   "%icmp_ln119 = icmp_eq  i2 %j, i2 3" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 396 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 397 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 397 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %.split32, void %.preheader8.preheader" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 398 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln119_cast = zext i2 %j" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 399 'zext' 'trunc_ln119_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_59 : Operation 400 [1/1] (0.00ns)   --->   "%din_addr_4 = getelementptr i32 %din_s, i64 0, i64 %trunc_ln119_cast" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 400 'getelementptr' 'din_addr_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_59 : Operation 401 [2/2] (0.79ns)   --->   "%z_0 = load i3 %din_addr_4" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 401 'load' 'z_0' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_59 : Operation 402 [1/1] (0.69ns)   --->   "%switch_ln119 = switch i2 %j, void %branch5, i2 0, void %.split32..split3217_crit_edge, i2 1, void %branch4" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 402 'switch' 'switch_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.69>
ST_59 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 403 'br' 'br_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 60 <SV = 57> <Delay = 0.79>
ST_60 : Operation 404 [1/1] (0.00ns)   --->   "%specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 404 'specloopname' 'specloopname_ln119' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 405 [1/2] (0.79ns)   --->   "%z_0 = load i3 %din_addr_4" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 405 'load' 'z_0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_60 : Operation 406 [1/1] (0.00ns)   --->   "%store_ln119 = store i32 %z_0, i32 %z_2_1" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 406 'store' 'store_ln119' <Predicate = (j == 1)> <Delay = 0.00>
ST_60 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln119 = br void %.split3217" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 407 'br' 'br_ln119' <Predicate = (j == 1)> <Delay = 0.00>
ST_60 : Operation 408 [1/1] (0.00ns)   --->   "%store_ln119 = store i32 %z_0, i32 %z_2" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 408 'store' 'store_ln119' <Predicate = (j == 0)> <Delay = 0.00>
ST_60 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln119 = br void %.split3217" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 409 'br' 'br_ln119' <Predicate = (j == 0)> <Delay = 0.00>
ST_60 : Operation 410 [1/1] (0.00ns)   --->   "%store_ln119 = store i32 %z_0, i32 %z_2_2" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 410 'store' 'store_ln119' <Predicate = (j != 0 & j != 1)> <Delay = 0.00>
ST_60 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln119 = br void %.split3217" [../src/hls_src/KF_kernel.cpp:119]   --->   Operation 411 'br' 'br_ln119' <Predicate = (j != 0 & j != 1)> <Delay = 0.00>

State 61 <SV = 57> <Delay = 0.48>
ST_61 : Operation 412 [1/1] (0.00ns)   --->   "%u_2 = alloca i32 1"   --->   Operation 412 'alloca' 'u_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 413 [1/1] (0.00ns)   --->   "%u_2_1 = alloca i32 1"   --->   Operation 413 'alloca' 'u_2_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 414 [1/1] (0.00ns)   --->   "%u_2_2 = alloca i32 1"   --->   Operation 414 'alloca' 'u_2_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 415 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 415 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 62 <SV = 58> <Delay = 1.53>
ST_62 : Operation 416 [1/1] (0.00ns)   --->   "%j_1 = phi i2 %add_ln120_1, void %.split3010, i2 0, void %.preheader8.preheader" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 416 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 417 [1/1] (0.62ns)   --->   "%add_ln120_1 = add i2 %j_1, i2 1" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 417 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 418 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 418 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 419 [1/1] (0.51ns)   --->   "%icmp_ln120 = icmp_eq  i2 %j_1, i2 3" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 419 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 420 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 420 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %.split30, void %.preheader7.preheader" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 421 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 422 [1/1] (0.00ns)   --->   "%j_1_cast = zext i2 %j_1" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 422 'zext' 'j_1_cast' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_62 : Operation 423 [1/1] (0.74ns)   --->   "%add_ln120 = add i3 %j_1_cast, i3 3" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 423 'add' 'add_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i3 %add_ln120" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 424 'zext' 'zext_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_62 : Operation 425 [1/1] (0.00ns)   --->   "%din_addr_5 = getelementptr i32 %din_s, i64 0, i64 %zext_ln120" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 425 'getelementptr' 'din_addr_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_62 : Operation 426 [2/2] (0.79ns)   --->   "%u_0 = load i3 %din_addr_5" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 426 'load' 'u_0' <Predicate = (!icmp_ln120)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_62 : Operation 427 [1/1] (0.69ns)   --->   "%switch_ln120 = switch i2 %j_1, void %branch2, i2 0, void %.split30..split3010_crit_edge, i2 1, void %branch1" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 427 'switch' 'switch_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.69>
ST_62 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 428 'br' 'br_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 63 <SV = 59> <Delay = 0.79>
ST_63 : Operation 429 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 429 'specloopname' 'specloopname_ln120' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 430 [1/2] (0.79ns)   --->   "%u_0 = load i3 %din_addr_5" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 430 'load' 'u_0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_63 : Operation 431 [1/1] (0.00ns)   --->   "%store_ln120 = store i32 %u_0, i32 %u_2_1" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 431 'store' 'store_ln120' <Predicate = (j_1 == 1)> <Delay = 0.00>
ST_63 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln120 = br void %.split3010" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 432 'br' 'br_ln120' <Predicate = (j_1 == 1)> <Delay = 0.00>
ST_63 : Operation 433 [1/1] (0.00ns)   --->   "%store_ln120 = store i32 %u_0, i32 %u_2" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 433 'store' 'store_ln120' <Predicate = (j_1 == 0)> <Delay = 0.00>
ST_63 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln120 = br void %.split3010" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 434 'br' 'br_ln120' <Predicate = (j_1 == 0)> <Delay = 0.00>
ST_63 : Operation 435 [1/1] (0.00ns)   --->   "%store_ln120 = store i32 %u_0, i32 %u_2_2" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 435 'store' 'store_ln120' <Predicate = (j_1 != 0 & j_1 != 1)> <Delay = 0.00>
ST_63 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln120 = br void %.split3010" [../src/hls_src/KF_kernel.cpp:120]   --->   Operation 436 'br' 'br_ln120' <Predicate = (j_1 != 0 & j_1 != 1)> <Delay = 0.00>

State 64 <SV = 59> <Delay = 0.48>
ST_64 : Operation 437 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 437 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 65 <SV = 60> <Delay = 0.79>
ST_65 : Operation 438 [1/1] (0.00ns)   --->   "%j_2 = phi i3 %add_ln121, void %.split28, i3 0, void %.preheader7.preheader" [../src/hls_src/KF_kernel.cpp:121]   --->   Operation 438 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 439 [1/1] (0.74ns)   --->   "%add_ln121 = add i3 %j_2, i3 1" [../src/hls_src/KF_kernel.cpp:121]   --->   Operation 439 'add' 'add_ln121' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 440 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 440 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 441 [1/1] (0.69ns)   --->   "%icmp_ln121 = icmp_eq  i3 %j_2, i3 6" [../src/hls_src/KF_kernel.cpp:121]   --->   Operation 441 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 442 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 442 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %.split28, void %.preheader6.preheader" [../src/hls_src/KF_kernel.cpp:121]   --->   Operation 443 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 444 [1/1] (0.00ns)   --->   "%j_2_cast = zext i3 %j_2" [../src/hls_src/KF_kernel.cpp:121]   --->   Operation 444 'zext' 'j_2_cast' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_65 : Operation 445 [1/1] (0.00ns)   --->   "%x_hat_addr_1 = getelementptr i32 %x_hat, i64 0, i64 %j_2_cast" [../src/hls_src/KF_kernel.cpp:121]   --->   Operation 445 'getelementptr' 'x_hat_addr_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_65 : Operation 446 [2/2] (0.79ns)   --->   "%x_hat_load_1 = load i3 %x_hat_addr_1" [../src/hls_src/KF_kernel.cpp:121]   --->   Operation 446 'load' 'x_hat_load_1' <Predicate = (!icmp_ln121)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 66 <SV = 61> <Delay = 1.58>
ST_66 : Operation 447 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [../src/hls_src/KF_kernel.cpp:121]   --->   Operation 447 'specloopname' 'specloopname_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_66 : Operation 448 [1/2] (0.79ns)   --->   "%x_hat_load_1 = load i3 %x_hat_addr_1" [../src/hls_src/KF_kernel.cpp:121]   --->   Operation 448 'load' 'x_hat_load_1' <Predicate = (!icmp_ln121)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_66 : Operation 449 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %j_2_cast" [../src/hls_src/KF_kernel.cpp:121]   --->   Operation 449 'getelementptr' 'x_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_66 : Operation 450 [1/1] (0.79ns)   --->   "%store_ln121 = store i32 %x_hat_load_1, i3 %x_addr" [../src/hls_src/KF_kernel.cpp:121]   --->   Operation 450 'store' 'store_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_66 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 451 'br' 'br_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>

State 67 <SV = 61> <Delay = 0.48>
ST_67 : Operation 452 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 452 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 68 <SV = 62> <Delay = 1.35>
ST_68 : Operation 453 [1/1] (0.00ns)   --->   "%j_3 = phi i6 %add_ln122, void %.split26, i6 0, void %.preheader6.preheader" [../src/hls_src/KF_kernel.cpp:122]   --->   Operation 453 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 454 [1/1] (0.88ns)   --->   "%add_ln122 = add i6 %j_3, i6 1" [../src/hls_src/KF_kernel.cpp:122]   --->   Operation 454 'add' 'add_ln122' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 455 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 455 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 456 [1/1] (0.87ns)   --->   "%icmp_ln122 = icmp_eq  i6 %j_3, i6 36" [../src/hls_src/KF_kernel.cpp:122]   --->   Operation 456 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 457 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 457 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %.split26, void" [../src/hls_src/KF_kernel.cpp:122]   --->   Operation 458 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 459 [1/1] (0.00ns)   --->   "%j_3_cast = zext i6 %j_3" [../src/hls_src/KF_kernel.cpp:122]   --->   Operation 459 'zext' 'j_3_cast' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_68 : Operation 460 [1/1] (0.00ns)   --->   "%P_hat_addr = getelementptr i32 %P_hat, i64 0, i64 %j_3_cast" [../src/hls_src/KF_kernel.cpp:122]   --->   Operation 460 'getelementptr' 'P_hat_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_68 : Operation 461 [2/2] (1.35ns)   --->   "%P_hat_load = load i6 %P_hat_addr" [../src/hls_src/KF_kernel.cpp:122]   --->   Operation 461 'load' 'P_hat_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 69 <SV = 63> <Delay = 2.70>
ST_69 : Operation 462 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [../src/hls_src/KF_kernel.cpp:122]   --->   Operation 462 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_69 : Operation 463 [1/2] (1.35ns)   --->   "%P_hat_load = load i6 %P_hat_addr" [../src/hls_src/KF_kernel.cpp:122]   --->   Operation 463 'load' 'P_hat_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_69 : Operation 464 [1/1] (0.00ns)   --->   "%P_addr = getelementptr i32 %P, i64 0, i64 %j_3_cast" [../src/hls_src/KF_kernel.cpp:122]   --->   Operation 464 'getelementptr' 'P_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_69 : Operation 465 [1/1] (1.35ns)   --->   "%store_ln122 = store i32 %P_hat_load, i6 %P_addr" [../src/hls_src/KF_kernel.cpp:122]   --->   Operation 465 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_69 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 466 'br' 'br_ln0' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 70 <SV = 63> <Delay = 0.48>
ST_70 : Operation 467 [1/1] (0.00ns)   --->   "%u_2_load = load i32 %u_2" [../src/hls_src/KF_kernel.cpp:127]   --->   Operation 467 'load' 'u_2_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 468 [1/1] (0.00ns)   --->   "%u_2_1_load = load i32 %u_2_1" [../src/hls_src/KF_kernel.cpp:127]   --->   Operation 468 'load' 'u_2_1_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 469 [1/1] (0.00ns)   --->   "%u_2_2_load = load i32 %u_2_2" [../src/hls_src/KF_kernel.cpp:127]   --->   Operation 469 'load' 'u_2_2_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 470 [2/2] (0.00ns)   --->   "%call_ln126 = call void @matMultiply<float, 6, 6, 6>.7, i32 %A, i32 %x, i32 %tmp_mat_1" [../src/hls_src/KF_kernel.cpp:126]   --->   Operation 470 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 471 [2/2] (0.48ns)   --->   "%call_ln127 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_2_load, i32 %u_2_1_load, i32 %u_2_2_load, i32 %tmp_mat_2" [../src/hls_src/KF_kernel.cpp:127]   --->   Operation 471 'call' 'call_ln127' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 64> <Delay = 0.48>
ST_71 : Operation 472 [1/2] (0.00ns)   --->   "%call_ln126 = call void @matMultiply<float, 6, 6, 6>.7, i32 %A, i32 %x, i32 %tmp_mat_1" [../src/hls_src/KF_kernel.cpp:126]   --->   Operation 472 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 473 [1/2] (0.00ns)   --->   "%call_ln127 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_2_load, i32 %u_2_1_load, i32 %u_2_2_load, i32 %tmp_mat_2" [../src/hls_src/KF_kernel.cpp:127]   --->   Operation 473 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 474 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 474 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 72 <SV = 65> <Delay = 1.24>
ST_72 : Operation 475 [1/1] (0.00ns)   --->   "%i_3 = phi i3 %add_ln41, void %._crit_edge.loopexit.i23, i3 0, void" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 475 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 476 [1/1] (0.74ns)   --->   "%add_ln41 = add i3 %i_3, i3 1" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 476 'add' 'add_ln41' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 477 [1/1] (0.69ns)   --->   "%icmp_ln41 = icmp_eq  i3 %i_3, i3 6" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 477 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 478 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 478 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split2.i, void %matAdd<float, 6, 6>.3.exit" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 479 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 480 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 480 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_72 : Operation 481 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 481 'br' 'br_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.48>
ST_72 : Operation 482 [2/2] (0.54ns)   --->   "%call_ln130 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1" [../src/hls_src/KF_kernel.cpp:130]   --->   Operation 482 'call' 'call_ln130' <Predicate = (icmp_ln41)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 66> <Delay = 2.09>
ST_73 : Operation 483 [1/1] (0.00ns)   --->   "%j_12 = phi i1 1, void %.split.i, i1 0, void %.split2.i"   --->   Operation 483 'phi' 'j_12' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i1 %j_12" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 484 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 485 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 485 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %j_12, void %.split.i, void %._crit_edge.loopexit.i23" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 486 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 487 [1/1] (0.74ns)   --->   "%add_ln48 = add i3 %zext_ln44, i3 %i_3" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 487 'add' 'add_ln48' <Predicate = (!j_12)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %add_ln48" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 488 'zext' 'zext_ln48' <Predicate = (!j_12)> <Delay = 0.00>
ST_73 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr = getelementptr i32 %tmp_mat_1, i64 0, i64 %zext_ln48" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 489 'getelementptr' 'tmp_mat_1_addr' <Predicate = (!j_12)> <Delay = 0.00>
ST_73 : Operation 490 [2/2] (1.35ns)   --->   "%tmp_mat_1_load = load i6 %tmp_mat_1_addr" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 490 'load' 'tmp_mat_1_load' <Predicate = (!j_12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_73 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln48" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 491 'getelementptr' 'tmp_mat_2_addr' <Predicate = (!j_12)> <Delay = 0.00>
ST_73 : Operation 492 [2/2] (1.35ns)   --->   "%tmp_mat_2_load = load i6 %tmp_mat_2_addr" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 492 'load' 'tmp_mat_2_load' <Predicate = (!j_12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_73 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 493 'br' 'br_ln0' <Predicate = (j_12)> <Delay = 0.00>

State 74 <SV = 67> <Delay = 1.35>
ST_74 : Operation 494 [1/2] (1.35ns)   --->   "%tmp_mat_1_load = load i6 %tmp_mat_1_addr" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 494 'load' 'tmp_mat_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_74 : Operation 495 [1/2] (1.35ns)   --->   "%tmp_mat_2_load = load i6 %tmp_mat_2_addr" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 495 'load' 'tmp_mat_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 75 <SV = 68> <Delay = 6.01>
ST_75 : Operation 496 [5/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 496 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 69> <Delay = 6.01>
ST_76 : Operation 497 [4/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 497 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 70> <Delay = 6.01>
ST_77 : Operation 498 [3/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 498 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 71> <Delay = 6.01>
ST_78 : Operation 499 [2/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 499 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 72> <Delay = 6.80>
ST_79 : Operation 500 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 500 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 501 [1/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 501 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 502 [1/1] (0.00ns)   --->   "%x_minus_addr = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 502 'getelementptr' 'x_minus_addr' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 503 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i, i3 %x_minus_addr" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128]   --->   Operation 503 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_79 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 504 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 80 <SV = 66> <Delay = 0.48>
ST_80 : Operation 505 [1/2] (0.00ns)   --->   "%call_ln130 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1" [../src/hls_src/KF_kernel.cpp:130]   --->   Operation 505 'call' 'call_ln130' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 506 [1/1] (0.48ns)   --->   "%br_ln81 = br void" [../src/hls_src/matrix_ops.h:81]   --->   Operation 506 'br' 'br_ln81' <Predicate = true> <Delay = 0.48>

State 81 <SV = 67> <Delay = 1.24>
ST_81 : Operation 507 [1/1] (0.00ns)   --->   "%i_2 = phi i3 %add_ln81, void, i3 0, void %matAdd<float, 6, 6>.3.exit" [../src/hls_src/matrix_ops.h:81]   --->   Operation 507 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 508 [1/1] (0.74ns)   --->   "%add_ln81 = add i3 %i_2, i3 1" [../src/hls_src/matrix_ops.h:81]   --->   Operation 508 'add' 'add_ln81' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i3 %i_2" [../src/hls_src/matrix_ops.h:81]   --->   Operation 509 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 510 [1/1] (0.69ns)   --->   "%icmp_ln81 = icmp_eq  i3 %i_2, i3 6" [../src/hls_src/matrix_ops.h:81]   --->   Operation 510 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 511 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 511 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split24, void %_Z12matTransposeIfLi6ELi6EEvPT_S1_ii.exit" [../src/hls_src/matrix_ops.h:81]   --->   Operation 512 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 513 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [../src/hls_src/matrix_ops.h:81]   --->   Operation 513 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_81 : Operation 514 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_2, i3 0" [../src/hls_src/matrix_ops.h:81]   --->   Operation 514 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_81 : Operation 515 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_2, i1 0" [../src/hls_src/matrix_ops.h:81]   --->   Operation 515 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_81 : Operation 516 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %p_shl2" [../src/hls_src/matrix_ops.h:81]   --->   Operation 516 'zext' 'p_shl2_cast' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_81 : Operation 517 [1/1] (0.88ns)   --->   "%empty = sub i6 %p_shl, i6 %p_shl2_cast" [../src/hls_src/matrix_ops.h:81]   --->   Operation 517 'sub' 'empty' <Predicate = (!icmp_ln81)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 518 [1/1] (0.48ns)   --->   "%br_ln84 = br void" [../src/hls_src/matrix_ops.h:84]   --->   Operation 518 'br' 'br_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.48>
ST_81 : Operation 519 [2/2] (0.54ns)   --->   "%call_ln132 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3" [../src/hls_src/KF_kernel.cpp:132]   --->   Operation 519 'call' 'call_ln132' <Predicate = (icmp_ln81)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 68> <Delay = 2.23>
ST_82 : Operation 520 [1/1] (0.00ns)   --->   "%j_5 = phi i3 %add_ln84, void %.split22, i3 0, void %.split24" [../src/hls_src/matrix_ops.h:84]   --->   Operation 520 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 521 [1/1] (0.74ns)   --->   "%add_ln84 = add i3 %j_5, i3 1" [../src/hls_src/matrix_ops.h:84]   --->   Operation 521 'add' 'add_ln84' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i3 %j_5" [../src/hls_src/matrix_ops.h:84]   --->   Operation 522 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 523 [1/1] (0.69ns)   --->   "%icmp_ln84 = icmp_eq  i3 %j_5, i3 6" [../src/hls_src/matrix_ops.h:84]   --->   Operation 523 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 524 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 524 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %.split22, void" [../src/hls_src/matrix_ops.h:84]   --->   Operation 525 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 526 [1/1] (0.88ns)   --->   "%add_ln88 = add i6 %zext_ln84, i6 %empty" [../src/hls_src/matrix_ops.h:88]   --->   Operation 526 'add' 'add_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %add_ln88" [../src/hls_src/matrix_ops.h:88]   --->   Operation 527 'zext' 'zext_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_82 : Operation 528 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln88" [../src/hls_src/matrix_ops.h:88]   --->   Operation 528 'getelementptr' 'A_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_82 : Operation 529 [2/2] (1.35ns)   --->   "%A_load = load i6 %A_addr" [../src/hls_src/matrix_ops.h:88]   --->   Operation 529 'load' 'A_load' <Predicate = (!icmp_ln84)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_82 : Operation 530 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_5, i3 0" [../src/hls_src/matrix_ops.h:88]   --->   Operation 530 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_82 : Operation 531 [1/1] (0.00ns)   --->   "%shl_ln88_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_5, i1 0" [../src/hls_src/matrix_ops.h:88]   --->   Operation 531 'bitconcatenate' 'shl_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_82 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i4 %shl_ln88_1" [../src/hls_src/matrix_ops.h:88]   --->   Operation 532 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_82 : Operation 533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln88 = sub i6 %shl_ln, i6 %zext_ln88_1" [../src/hls_src/matrix_ops.h:88]   --->   Operation 533 'sub' 'sub_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_82 : Operation 534 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln88_1 = add i6 %sub_ln88, i6 %zext_ln81" [../src/hls_src/matrix_ops.h:88]   --->   Operation 534 'add' 'add_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_82 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 535 'br' 'br_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 83 <SV = 69> <Delay = 2.70>
ST_83 : Operation 536 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../src/hls_src/matrix_ops.h:84]   --->   Operation 536 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 537 [1/2] (1.35ns)   --->   "%A_load = load i6 %A_addr" [../src/hls_src/matrix_ops.h:88]   --->   Operation 537 'load' 'A_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_83 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln88_2 = zext i6 %add_ln88_1" [../src/hls_src/matrix_ops.h:88]   --->   Operation 538 'zext' 'zext_ln88_2' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_1 = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln88_2" [../src/hls_src/matrix_ops.h:88]   --->   Operation 539 'getelementptr' 'tmp_mat_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 540 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 %A_load, i6 %tmp_mat_2_addr_1" [../src/hls_src/matrix_ops.h:88]   --->   Operation 540 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_83 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 541 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 84 <SV = 68> <Delay = 0.48>
ST_84 : Operation 542 [1/2] (0.00ns)   --->   "%call_ln132 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3" [../src/hls_src/KF_kernel.cpp:132]   --->   Operation 542 'call' 'call_ln132' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 543 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 543 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 85 <SV = 69> <Delay = 0.88>
ST_85 : Operation 544 [1/1] (0.00ns)   --->   "%i_7 = phi i3 %add_ln41_1, void %._crit_edge.loopexit.i39, i3 0, void %_Z12matTransposeIfLi6ELi6EEvPT_S1_ii.exit" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 544 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 545 [1/1] (0.74ns)   --->   "%add_ln41_1 = add i3 %i_7, i3 1" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 545 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 546 [1/1] (0.69ns)   --->   "%icmp_ln41_1 = icmp_eq  i3 %i_7, i3 6" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 546 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 547 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 547 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_1, void %.split2.i26, void %matAdd<float, 6, 6>.2.exit.preheader" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 548 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 549 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 549 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_85 : Operation 550 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_7, i3 0" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 550 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_85 : Operation 551 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_7, i1 0" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 551 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_85 : Operation 552 [1/1] (0.00ns)   --->   "%p_shl73_cast = zext i4 %p_shl3" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 552 'zext' 'p_shl73_cast' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_85 : Operation 553 [1/1] (0.88ns)   --->   "%empty_57 = sub i6 %p_shl1, i6 %p_shl73_cast" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 553 'sub' 'empty_57' <Predicate = (!icmp_ln41_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 554 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 554 'br' 'br_ln44' <Predicate = (!icmp_ln41_1)> <Delay = 0.48>
ST_85 : Operation 555 [1/1] (0.48ns)   --->   "%br_ln0 = br void %matAdd<float, 6, 6>.2.exit"   --->   Operation 555 'br' 'br_ln0' <Predicate = (icmp_ln41_1)> <Delay = 0.48>

State 86 <SV = 70> <Delay = 2.23>
ST_86 : Operation 556 [1/1] (0.00ns)   --->   "%j_13 = phi i3 %add_ln44, void %.split.i37, i3 0, void %.split2.i26" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 556 'phi' 'j_13' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 557 [1/1] (0.74ns)   --->   "%add_ln44 = add i3 %j_13, i3 1" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 557 'add' 'add_ln44' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i3 %j_13" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 558 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 559 [1/1] (0.69ns)   --->   "%icmp_ln44 = icmp_eq  i3 %j_13, i3 6" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 559 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 560 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 560 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split.i37, void %._crit_edge.loopexit.i39" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 561 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 562 [1/1] (0.88ns)   --->   "%add_ln48_1 = add i6 %zext_ln44_1, i6 %empty_57" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 562 'add' 'add_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i6 %add_ln48_1" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 563 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_86 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_1" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 564 'getelementptr' 'tmp_mat_3_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_86 : Operation 565 [2/2] (1.35ns)   --->   "%tmp_mat_3_load = load i6 %tmp_mat_3_addr" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 565 'load' 'tmp_mat_3_load' <Predicate = (!icmp_ln44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_86 : Operation 566 [1/1] (0.00ns)   --->   "%Q_addr_36 = getelementptr i32 %Q, i64 0, i64 %zext_ln48_1" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 566 'getelementptr' 'Q_addr_36' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_86 : Operation 567 [2/2] (1.35ns)   --->   "%Q_load = load i6 %Q_addr_36" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 567 'load' 'Q_load' <Predicate = (!icmp_ln44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_86 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 568 'br' 'br_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 87 <SV = 71> <Delay = 1.35>
ST_87 : Operation 569 [1/2] (1.35ns)   --->   "%tmp_mat_3_load = load i6 %tmp_mat_3_addr" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 569 'load' 'tmp_mat_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_87 : Operation 570 [1/2] (1.35ns)   --->   "%Q_load = load i6 %Q_addr_36" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 570 'load' 'Q_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 88 <SV = 72> <Delay = 6.01>
ST_88 : Operation 571 [5/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 571 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 73> <Delay = 6.01>
ST_89 : Operation 572 [4/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 572 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 74> <Delay = 6.01>
ST_90 : Operation 573 [3/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 573 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 75> <Delay = 6.01>
ST_91 : Operation 574 [2/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 574 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 76> <Delay = 6.01>
ST_92 : Operation 575 [1/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 575 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 77> <Delay = 1.35>
ST_93 : Operation 576 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 576 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 577 [1/1] (0.00ns)   --->   "%P_minus_addr = getelementptr i32 %P_minus, i64 0, i64 %zext_ln48_1" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 577 'getelementptr' 'P_minus_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 578 [1/1] (1.35ns)   --->   "%store_ln48 = store i32 %add8_i1, i6 %P_minus_addr" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133]   --->   Operation 578 'store' 'store_ln48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_93 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 579 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 94 <SV = 70> <Delay = 0.79>
ST_94 : Operation 580 [1/1] (0.00ns)   --->   "%j_4 = phi i3 %add_ln135, void %.split20, i3 0, void %matAdd<float, 6, 6>.2.exit.preheader" [../src/hls_src/KF_kernel.cpp:135]   --->   Operation 580 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 581 [1/1] (0.74ns)   --->   "%add_ln135 = add i3 %j_4, i3 1" [../src/hls_src/KF_kernel.cpp:135]   --->   Operation 581 'add' 'add_ln135' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 582 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 582 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 583 [1/1] (0.69ns)   --->   "%icmp_ln135 = icmp_eq  i3 %j_4, i3 6" [../src/hls_src/KF_kernel.cpp:135]   --->   Operation 583 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 584 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 584 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 585 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %.split20, void %.preheader5.preheader" [../src/hls_src/KF_kernel.cpp:135]   --->   Operation 585 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 586 [1/1] (0.00ns)   --->   "%j_4_cast = zext i3 %j_4" [../src/hls_src/KF_kernel.cpp:135]   --->   Operation 586 'zext' 'j_4_cast' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_94 : Operation 587 [1/1] (0.00ns)   --->   "%x_minus_addr_1 = getelementptr i32 %x_minus, i64 0, i64 %j_4_cast" [../src/hls_src/KF_kernel.cpp:135]   --->   Operation 587 'getelementptr' 'x_minus_addr_1' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_94 : Operation 588 [2/2] (0.79ns)   --->   "%x_minus_load = load i3 %x_minus_addr_1" [../src/hls_src/KF_kernel.cpp:135]   --->   Operation 588 'load' 'x_minus_load' <Predicate = (!icmp_ln135)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 95 <SV = 71> <Delay = 1.58>
ST_95 : Operation 589 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [../src/hls_src/KF_kernel.cpp:135]   --->   Operation 589 'specloopname' 'specloopname_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_95 : Operation 590 [1/2] (0.79ns)   --->   "%x_minus_load = load i3 %x_minus_addr_1" [../src/hls_src/KF_kernel.cpp:135]   --->   Operation 590 'load' 'x_minus_load' <Predicate = (!icmp_ln135)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_95 : Operation 591 [1/1] (0.00ns)   --->   "%x_plus_addr = getelementptr i32 %x_plus, i64 0, i64 %j_4_cast" [../src/hls_src/KF_kernel.cpp:135]   --->   Operation 591 'getelementptr' 'x_plus_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_95 : Operation 592 [1/1] (0.79ns)   --->   "%store_ln135 = store i32 %x_minus_load, i3 %x_plus_addr" [../src/hls_src/KF_kernel.cpp:135]   --->   Operation 592 'store' 'store_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_95 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln0 = br void %matAdd<float, 6, 6>.2.exit"   --->   Operation 593 'br' 'br_ln0' <Predicate = (!icmp_ln135)> <Delay = 0.00>

State 96 <SV = 71> <Delay = 0.48>
ST_96 : Operation 594 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 594 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 97 <SV = 72> <Delay = 1.35>
ST_97 : Operation 595 [1/1] (0.00ns)   --->   "%j_6 = phi i6 %add_ln136, void %.split18, i6 0, void %.preheader5.preheader" [../src/hls_src/KF_kernel.cpp:136]   --->   Operation 595 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 596 [1/1] (0.88ns)   --->   "%add_ln136 = add i6 %j_6, i6 1" [../src/hls_src/KF_kernel.cpp:136]   --->   Operation 596 'add' 'add_ln136' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 597 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 597 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 598 [1/1] (0.87ns)   --->   "%icmp_ln136 = icmp_eq  i6 %j_6, i6 36" [../src/hls_src/KF_kernel.cpp:136]   --->   Operation 598 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 599 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 599 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %.split18, void" [../src/hls_src/KF_kernel.cpp:136]   --->   Operation 600 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 601 [1/1] (0.00ns)   --->   "%j_6_cast = zext i6 %j_6" [../src/hls_src/KF_kernel.cpp:136]   --->   Operation 601 'zext' 'j_6_cast' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_97 : Operation 602 [1/1] (0.00ns)   --->   "%P_minus_addr_1 = getelementptr i32 %P_minus, i64 0, i64 %j_6_cast" [../src/hls_src/KF_kernel.cpp:136]   --->   Operation 602 'getelementptr' 'P_minus_addr_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_97 : Operation 603 [2/2] (1.35ns)   --->   "%P_minus_load = load i6 %P_minus_addr_1" [../src/hls_src/KF_kernel.cpp:136]   --->   Operation 603 'load' 'P_minus_load' <Predicate = (!icmp_ln136)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 98 <SV = 73> <Delay = 2.70>
ST_98 : Operation 604 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../src/hls_src/KF_kernel.cpp:136]   --->   Operation 604 'specloopname' 'specloopname_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_98 : Operation 605 [1/2] (1.35ns)   --->   "%P_minus_load = load i6 %P_minus_addr_1" [../src/hls_src/KF_kernel.cpp:136]   --->   Operation 605 'load' 'P_minus_load' <Predicate = (!icmp_ln136)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_98 : Operation 606 [1/1] (0.00ns)   --->   "%P_plus_addr = getelementptr i32 %P_plus, i64 0, i64 %j_6_cast" [../src/hls_src/KF_kernel.cpp:136]   --->   Operation 606 'getelementptr' 'P_plus_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_98 : Operation 607 [1/1] (1.35ns)   --->   "%store_ln136 = store i32 %P_minus_load, i6 %P_plus_addr" [../src/hls_src/KF_kernel.cpp:136]   --->   Operation 607 'store' 'store_ln136' <Predicate = (!icmp_ln136)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_98 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 608 'br' 'br_ln0' <Predicate = (!icmp_ln136)> <Delay = 0.00>

State 99 <SV = 73> <Delay = 0.00>
ST_99 : Operation 609 [1/1] (0.00ns)   --->   "%y_bar_2 = alloca i32 1"   --->   Operation 609 'alloca' 'y_bar_2' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 610 [1/1] (0.00ns)   --->   "%y_bar_2_1 = alloca i32 1"   --->   Operation 610 'alloca' 'y_bar_2_1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 611 [1/1] (0.00ns)   --->   "%y_bar_2_2 = alloca i32 1"   --->   Operation 611 'alloca' 'y_bar_2_2' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 612 [2/2] (0.00ns)   --->   "%call_ln147 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3" [../src/hls_src/KF_kernel.cpp:147]   --->   Operation 612 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 74> <Delay = 0.48>
ST_100 : Operation 613 [1/2] (0.00ns)   --->   "%call_ln147 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3" [../src/hls_src/KF_kernel.cpp:147]   --->   Operation 613 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_100 : Operation 614 [1/1] (0.48ns)   --->   "%br_ln61 = br void" [../src/hls_src/matrix_ops.h:61]   --->   Operation 614 'br' 'br_ln61' <Predicate = true> <Delay = 0.48>

State 101 <SV = 75> <Delay = 1.35>
ST_101 : Operation 615 [1/1] (0.00ns)   --->   "%i_8 = phi i2 0, void, i2 %add_ln61, void %.split1622" [../src/hls_src/matrix_ops.h:68]   --->   Operation 615 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 616 [1/1] (0.62ns)   --->   "%add_ln61 = add i2 %i_8, i2 1" [../src/hls_src/matrix_ops.h:61]   --->   Operation 616 'add' 'add_ln61' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %i_8" [../src/hls_src/matrix_ops.h:61]   --->   Operation 617 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 618 [1/1] (0.51ns)   --->   "%icmp_ln61 = icmp_eq  i2 %i_8, i2 3" [../src/hls_src/matrix_ops.h:61]   --->   Operation 618 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 619 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 619 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.split16, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit" [../src/hls_src/matrix_ops.h:61]   --->   Operation 620 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr_1 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln61" [../src/hls_src/matrix_ops.h:68]   --->   Operation 621 'getelementptr' 'tmp_mat_3_addr_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_101 : Operation 622 [2/2] (1.35ns)   --->   "%tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1" [../src/hls_src/matrix_ops.h:68]   --->   Operation 622 'load' 'tmp_mat_3_load_1' <Predicate = (!icmp_ln61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_101 : Operation 623 [2/2] (0.00ns)   --->   "%call_ln150 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3" [../src/hls_src/KF_kernel.cpp:150]   --->   Operation 623 'call' 'call_ln150' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 76> <Delay = 1.35>
ST_102 : Operation 624 [1/2] (1.35ns)   --->   "%tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1" [../src/hls_src/matrix_ops.h:68]   --->   Operation 624 'load' 'tmp_mat_3_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 103 <SV = 77> <Delay = 6.56>
ST_103 : Operation 625 [1/1] (0.00ns)   --->   "%z_2_load = load i32 %z_2" [../src/hls_src/matrix_ops.h:68]   --->   Operation 625 'load' 'z_2_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 626 [1/1] (0.00ns)   --->   "%z_2_1_load = load i32 %z_2_1" [../src/hls_src/matrix_ops.h:68]   --->   Operation 626 'load' 'z_2_1_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 627 [1/1] (0.00ns)   --->   "%z_2_2_load = load i32 %z_2_2" [../src/hls_src/matrix_ops.h:68]   --->   Operation 627 'load' 'z_2_2_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 628 [1/1] (0.54ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %z_2_load, i32 %z_2_1_load, i32 %z_2_2_load, i2 %i_8" [../src/hls_src/matrix_ops.h:68]   --->   Operation 628 'mux' 'tmp' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 629 [5/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../src/hls_src/matrix_ops.h:68]   --->   Operation 629 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 78> <Delay = 6.01>
ST_104 : Operation 630 [4/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../src/hls_src/matrix_ops.h:68]   --->   Operation 630 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 79> <Delay = 6.01>
ST_105 : Operation 631 [3/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../src/hls_src/matrix_ops.h:68]   --->   Operation 631 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 80> <Delay = 6.01>
ST_106 : Operation 632 [2/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../src/hls_src/matrix_ops.h:68]   --->   Operation 632 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 81> <Delay = 6.01>
ST_107 : Operation 633 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../src/hls_src/matrix_ops.h:61]   --->   Operation 633 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 634 [1/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../src/hls_src/matrix_ops.h:68]   --->   Operation 634 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 635 [1/1] (0.69ns)   --->   "%switch_ln68 = switch i2 %i_8, void %branch8, i2 0, void %.split16..split1622_crit_edge, i2 1, void %branch7" [../src/hls_src/matrix_ops.h:68]   --->   Operation 635 'switch' 'switch_ln68' <Predicate = true> <Delay = 0.69>
ST_107 : Operation 636 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %y_bar_0, i32 %y_bar_2_1" [../src/hls_src/matrix_ops.h:68]   --->   Operation 636 'store' 'store_ln68' <Predicate = (i_8 == 1)> <Delay = 0.00>
ST_107 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split1622" [../src/hls_src/matrix_ops.h:68]   --->   Operation 637 'br' 'br_ln68' <Predicate = (i_8 == 1)> <Delay = 0.00>
ST_107 : Operation 638 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %y_bar_0, i32 %y_bar_2" [../src/hls_src/matrix_ops.h:68]   --->   Operation 638 'store' 'store_ln68' <Predicate = (i_8 == 0)> <Delay = 0.00>
ST_107 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split1622" [../src/hls_src/matrix_ops.h:68]   --->   Operation 639 'br' 'br_ln68' <Predicate = (i_8 == 0)> <Delay = 0.00>
ST_107 : Operation 640 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %y_bar_0, i32 %y_bar_2_2" [../src/hls_src/matrix_ops.h:68]   --->   Operation 640 'store' 'store_ln68' <Predicate = (i_8 != 0 & i_8 != 1)> <Delay = 0.00>
ST_107 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split1622" [../src/hls_src/matrix_ops.h:68]   --->   Operation 641 'br' 'br_ln68' <Predicate = (i_8 != 0 & i_8 != 1)> <Delay = 0.00>
ST_107 : Operation 642 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 642 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 108 <SV = 76> <Delay = 0.00>
ST_108 : Operation 643 [1/2] (0.00ns)   --->   "%call_ln150 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3" [../src/hls_src/KF_kernel.cpp:150]   --->   Operation 643 'call' 'call_ln150' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 77> <Delay = 0.48>
ST_109 : Operation 644 [2/2] (0.48ns)   --->   "%call_ln151 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T" [../src/hls_src/KF_kernel.cpp:151]   --->   Operation 644 'call' 'call_ln151' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 78> <Delay = 0.48>
ST_110 : Operation 645 [1/2] (0.00ns)   --->   "%call_ln151 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T" [../src/hls_src/KF_kernel.cpp:151]   --->   Operation 645 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 646 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 646 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 111 <SV = 79> <Delay = 0.86>
ST_111 : Operation 647 [1/1] (0.00ns)   --->   "%i_9 = phi i2 %add_ln41_2, void %._crit_edge.loopexit.i55, i2 0, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 647 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 648 [1/1] (0.62ns)   --->   "%add_ln41_2 = add i2 %i_9, i2 1" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 648 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i2 %i_9" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 649 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 650 [1/1] (0.51ns)   --->   "%icmp_ln41_2 = icmp_eq  i2 %i_9, i2 3" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 650 'icmp' 'icmp_ln41_2' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 651 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 651 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_2, void %.split2.i42, void %matAdd<float, 6, 6>.1.exit.preheader" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 652 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 653 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 653 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_111 : Operation 654 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_9, i2 0" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 654 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_111 : Operation 655 [1/1] (0.00ns)   --->   "%p_shl74_cast = zext i4 %p_shl4" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 655 'zext' 'p_shl74_cast' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_111 : Operation 656 [1/1] (0.86ns)   --->   "%empty_58 = sub i5 %p_shl74_cast, i5 %zext_ln41" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 656 'sub' 'empty_58' <Predicate = (!icmp_ln41_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 657 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 657 'br' 'br_ln44' <Predicate = (!icmp_ln41_2)> <Delay = 0.48>
ST_111 : Operation 658 [1/1] (0.48ns)   --->   "%br_ln100 = br void %matAdd<float, 6, 6>.1.exit" [../src/hls_src/matrix_ops.h:100]   --->   Operation 658 'br' 'br_ln100' <Predicate = (icmp_ln41_2)> <Delay = 0.48>

State 112 <SV = 80> <Delay = 2.22>
ST_112 : Operation 659 [1/1] (0.00ns)   --->   "%j_14 = phi i2 %add_ln44_1, void %.split.i53, i2 0, void %.split2.i42" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 659 'phi' 'j_14' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 660 [1/1] (0.62ns)   --->   "%add_ln44_1 = add i2 %j_14, i2 1" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 660 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i2 %j_14" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 661 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 662 [1/1] (0.51ns)   --->   "%icmp_ln44_1 = icmp_eq  i2 %j_14, i2 3" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 662 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 663 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 663 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_1, void %.split.i53, void %._crit_edge.loopexit.i55" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 664 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 665 [1/1] (0.87ns)   --->   "%add_ln48_2 = add i5 %zext_ln44_2, i5 %empty_58" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 665 'add' 'add_ln48_2' <Predicate = (!icmp_ln44_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i5 %add_ln48_2" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 666 'sext' 'sext_ln48' <Predicate = (!icmp_ln44_1)> <Delay = 0.00>
ST_112 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_2 = getelementptr i32 %tmp_mat_2, i64 0, i64 %sext_ln48" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 667 'getelementptr' 'tmp_mat_2_addr_2' <Predicate = (!icmp_ln44_1)> <Delay = 0.00>
ST_112 : Operation 668 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_2" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 668 'load' 'tmp_mat_2_load_1' <Predicate = (!icmp_ln44_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_112 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 669 'br' 'br_ln0' <Predicate = (icmp_ln44_1)> <Delay = 0.00>

State 113 <SV = 81> <Delay = 1.35>
ST_113 : Operation 670 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_2" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 670 'load' 'tmp_mat_2_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_113 : Operation 671 [1/1] (0.00ns)   --->   "%R_addr_9 = getelementptr i32 %R, i64 0, i64 %sext_ln48" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 671 'getelementptr' 'R_addr_9' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 672 [2/2] (0.79ns)   --->   "%R_load = load i4 %R_addr_9" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 672 'load' 'R_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 114 <SV = 82> <Delay = 6.80>
ST_114 : Operation 673 [1/2] (0.79ns)   --->   "%R_load = load i4 %R_addr_9" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 673 'load' 'R_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_114 : Operation 674 [5/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 674 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 83> <Delay = 6.01>
ST_115 : Operation 675 [4/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 675 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 84> <Delay = 6.01>
ST_116 : Operation 676 [3/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 676 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 85> <Delay = 6.01>
ST_117 : Operation 677 [2/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 677 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 86> <Delay = 6.80>
ST_118 : Operation 678 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 678 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 679 [1/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 679 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 680 [1/1] (0.00ns)   --->   "%mat_out_assign_2_addr_1 = getelementptr i32 %mat_out_assign_2, i64 0, i64 %sext_ln48" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 680 'getelementptr' 'mat_out_assign_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 681 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i2, i4 %mat_out_assign_2_addr_1" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152]   --->   Operation 681 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_118 : Operation 682 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 682 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 119 <SV = 80> <Delay = 1.00>
ST_119 : Operation 683 [1/1] (0.00ns)   --->   "%i_4 = phi i2 %add_ln100, void, i2 0, void %matAdd<float, 6, 6>.1.exit.preheader" [../src/hls_src/matrix_ops.h:100]   --->   Operation 683 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 684 [1/1] (0.62ns)   --->   "%add_ln100 = add i2 %i_4, i2 1" [../src/hls_src/matrix_ops.h:100]   --->   Operation 684 'add' 'add_ln100' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i2 %i_4" [../src/hls_src/matrix_ops.h:100]   --->   Operation 685 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 686 [1/1] (0.51ns)   --->   "%icmp_ln100 = icmp_eq  i2 %i_4, i2 3" [../src/hls_src/matrix_ops.h:100]   --->   Operation 686 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 687 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 687 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 688 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %.split14, void %_Z14matDiagInverseIfLi3EEvPT_S1_i.exit" [../src/hls_src/matrix_ops.h:100]   --->   Operation 688 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 689 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_4, i2 0" [../src/hls_src/matrix_ops.h:100]   --->   Operation 689 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_119 : Operation 690 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %p_shl5" [../src/hls_src/matrix_ops.h:100]   --->   Operation 690 'zext' 'p_shl5_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_119 : Operation 691 [1/1] (0.86ns)   --->   "%empty_59 = sub i4 %p_shl5, i4 %zext_ln100" [../src/hls_src/matrix_ops.h:100]   --->   Operation 691 'sub' 'empty_59' <Predicate = (!icmp_ln100)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 692 [1/1] (0.00ns)   --->   "%mat_out_assign_2_addr = getelementptr i32 %mat_out_assign_2, i64 0, i64 %p_shl5_cast" [../src/hls_src/matrix_ops.h:100]   --->   Operation 692 'getelementptr' 'mat_out_assign_2_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_119 : Operation 693 [1/1] (0.00ns)   --->   "%S_inv_addr = getelementptr i32 %S_inv, i64 0, i64 %p_shl5_cast" [../src/hls_src/matrix_ops.h:100]   --->   Operation 693 'getelementptr' 'S_inv_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_119 : Operation 694 [2/2] (0.79ns)   --->   "%mat_out_assign_2_load = load i4 %mat_out_assign_2_addr" [../src/hls_src/matrix_ops.h:108]   --->   Operation 694 'load' 'mat_out_assign_2_load' <Predicate = (!icmp_ln100)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_119 : Operation 695 [2/2] (0.48ns)   --->   "%call_ln155 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T" [../src/hls_src/KF_kernel.cpp:155]   --->   Operation 695 'call' 'call_ln155' <Predicate = (icmp_ln100)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 81> <Delay = 0.79>
ST_120 : Operation 696 [1/2] (0.79ns)   --->   "%mat_out_assign_2_load = load i4 %mat_out_assign_2_addr" [../src/hls_src/matrix_ops.h:108]   --->   Operation 696 'load' 'mat_out_assign_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 121 <SV = 82> <Delay = 6.70>
ST_121 : Operation 697 [10/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../src/hls_src/matrix_ops.h:108]   --->   Operation 697 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 83> <Delay = 6.70>
ST_122 : Operation 698 [9/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../src/hls_src/matrix_ops.h:108]   --->   Operation 698 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 84> <Delay = 6.70>
ST_123 : Operation 699 [8/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../src/hls_src/matrix_ops.h:108]   --->   Operation 699 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 85> <Delay = 6.70>
ST_124 : Operation 700 [7/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../src/hls_src/matrix_ops.h:108]   --->   Operation 700 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 86> <Delay = 6.70>
ST_125 : Operation 701 [6/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../src/hls_src/matrix_ops.h:108]   --->   Operation 701 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 87> <Delay = 6.70>
ST_126 : Operation 702 [5/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../src/hls_src/matrix_ops.h:108]   --->   Operation 702 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 88> <Delay = 6.70>
ST_127 : Operation 703 [4/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../src/hls_src/matrix_ops.h:108]   --->   Operation 703 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 89> <Delay = 6.70>
ST_128 : Operation 704 [3/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../src/hls_src/matrix_ops.h:108]   --->   Operation 704 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 90> <Delay = 6.70>
ST_129 : Operation 705 [2/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../src/hls_src/matrix_ops.h:108]   --->   Operation 705 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 91> <Delay = 6.70>
ST_130 : Operation 706 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../src/hls_src/matrix_ops.h:100]   --->   Operation 706 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 707 [1/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../src/hls_src/matrix_ops.h:108]   --->   Operation 707 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 708 [1/1] (0.48ns)   --->   "%br_ln103 = br void" [../src/hls_src/matrix_ops.h:103]   --->   Operation 708 'br' 'br_ln103' <Predicate = true> <Delay = 0.48>

State 131 <SV = 92> <Delay = 1.65>
ST_131 : Operation 709 [1/1] (0.00ns)   --->   "%j_7 = phi i2 %add_ln103, void, i2 0, void %.split14" [../src/hls_src/matrix_ops.h:103]   --->   Operation 709 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 710 [1/1] (0.62ns)   --->   "%add_ln103 = add i2 %j_7, i2 1" [../src/hls_src/matrix_ops.h:103]   --->   Operation 710 'add' 'add_ln103' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %j_7" [../src/hls_src/matrix_ops.h:103]   --->   Operation 711 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 712 [1/1] (0.51ns)   --->   "%icmp_ln103 = icmp_eq  i2 %j_7, i2 3" [../src/hls_src/matrix_ops.h:103]   --->   Operation 712 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 713 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 713 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 714 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %.split12, void" [../src/hls_src/matrix_ops.h:103]   --->   Operation 714 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 715 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../src/hls_src/matrix_ops.h:103]   --->   Operation 715 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_131 : Operation 716 [1/1] (0.51ns)   --->   "%icmp_ln107 = icmp_eq  i2 %i_4, i2 %j_7" [../src/hls_src/matrix_ops.h:107]   --->   Operation 716 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln103)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 717 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void, void" [../src/hls_src/matrix_ops.h:107]   --->   Operation 717 'br' 'br_ln107' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_131 : Operation 718 [1/1] (0.86ns)   --->   "%add_ln110 = add i4 %zext_ln103, i4 %empty_59" [../src/hls_src/matrix_ops.h:110]   --->   Operation 718 'add' 'add_ln110' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i4 %add_ln110" [../src/hls_src/matrix_ops.h:110]   --->   Operation 719 'zext' 'zext_ln110' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.00>
ST_131 : Operation 720 [1/1] (0.00ns)   --->   "%S_inv_addr_1 = getelementptr i32 %S_inv, i64 0, i64 %zext_ln110" [../src/hls_src/matrix_ops.h:110]   --->   Operation 720 'getelementptr' 'S_inv_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.00>
ST_131 : Operation 721 [1/1] (0.79ns)   --->   "%store_ln110 = store i32 0, i4 %S_inv_addr_1" [../src/hls_src/matrix_ops.h:110]   --->   Operation 721 'store' 'store_ln110' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_131 : Operation 722 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 722 'br' 'br_ln0' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.00>
ST_131 : Operation 723 [1/1] (0.79ns)   --->   "%store_ln108 = store i32 %div_i, i4 %S_inv_addr" [../src/hls_src/matrix_ops.h:108]   --->   Operation 723 'store' 'store_ln108' <Predicate = (!icmp_ln103 & icmp_ln107)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_131 : Operation 724 [1/1] (0.00ns)   --->   "%br_ln109 = br void" [../src/hls_src/matrix_ops.h:109]   --->   Operation 724 'br' 'br_ln109' <Predicate = (!icmp_ln103 & icmp_ln107)> <Delay = 0.00>
ST_131 : Operation 725 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 725 'br' 'br_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_131 : Operation 726 [1/1] (0.00ns)   --->   "%br_ln0 = br void %matAdd<float, 6, 6>.1.exit"   --->   Operation 726 'br' 'br_ln0' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 132 <SV = 81> <Delay = 0.00>
ST_132 : Operation 727 [1/2] (0.00ns)   --->   "%call_ln155 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T" [../src/hls_src/KF_kernel.cpp:155]   --->   Operation 727 'call' 'call_ln155' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 82> <Delay = 0.00>
ST_133 : Operation 728 [2/2] (0.00ns)   --->   "%call_ln156 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K" [../src/hls_src/KF_kernel.cpp:156]   --->   Operation 728 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 83> <Delay = 0.00>
ST_134 : Operation 729 [1/2] (0.00ns)   --->   "%call_ln156 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K" [../src/hls_src/KF_kernel.cpp:156]   --->   Operation 729 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 84> <Delay = 0.48>
ST_135 : Operation 730 [1/1] (0.00ns)   --->   "%y_bar_2_load = load i32 %y_bar_2" [../src/hls_src/KF_kernel.cpp:158]   --->   Operation 730 'load' 'y_bar_2_load' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 731 [1/1] (0.00ns)   --->   "%y_bar_2_1_load = load i32 %y_bar_2_1" [../src/hls_src/KF_kernel.cpp:158]   --->   Operation 731 'load' 'y_bar_2_1_load' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 732 [1/1] (0.00ns)   --->   "%y_bar_2_2_load = load i32 %y_bar_2_2" [../src/hls_src/KF_kernel.cpp:158]   --->   Operation 732 'load' 'y_bar_2_2_load' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 733 [2/2] (0.48ns)   --->   "%call_ln158 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_2_load, i32 %y_bar_2_1_load, i32 %y_bar_2_2_load, i32 %tmp_mat_3" [../src/hls_src/KF_kernel.cpp:158]   --->   Operation 733 'call' 'call_ln158' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 136 <SV = 85> <Delay = 0.48>
ST_136 : Operation 734 [1/2] (0.00ns)   --->   "%call_ln158 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_2_load, i32 %y_bar_2_1_load, i32 %y_bar_2_2_load, i32 %tmp_mat_3" [../src/hls_src/KF_kernel.cpp:158]   --->   Operation 734 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_136 : Operation 735 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 735 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 137 <SV = 86> <Delay = 0.74>
ST_137 : Operation 736 [1/1] (0.00ns)   --->   "%i_10 = phi i3 %add_ln41_3, void %._crit_edge.loopexit.i71, i3 0, void %_Z14matDiagInverseIfLi3EEvPT_S1_i.exit" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 736 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 737 [1/1] (0.74ns)   --->   "%add_ln41_3 = add i3 %i_10, i3 1" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 737 'add' 'add_ln41_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 738 [1/1] (0.69ns)   --->   "%icmp_ln41_3 = icmp_eq  i3 %i_10, i3 6" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 738 'icmp' 'icmp_ln41_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 739 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 739 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 740 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_3, void %.split2.i58, void %matAdd<float, 6, 6>.exit" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 740 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 741 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 741 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_3)> <Delay = 0.00>
ST_137 : Operation 742 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 742 'br' 'br_ln44' <Predicate = (!icmp_ln41_3)> <Delay = 0.48>
ST_137 : Operation 743 [2/2] (0.00ns)   --->   "%call_ln161 = call void @matMultiply<float, 6, 6, 6>.1, i32 %K, i32 %tmp_mat_2, i32 %H" [../src/hls_src/KF_kernel.cpp:161]   --->   Operation 743 'call' 'call_ln161' <Predicate = (icmp_ln41_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 138 <SV = 87> <Delay = 2.09>
ST_138 : Operation 744 [1/1] (0.00ns)   --->   "%j_15 = phi i1 1, void %.split.i69, i1 0, void %.split2.i58"   --->   Operation 744 'phi' 'j_15' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i1 %j_15" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 745 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 746 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 746 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 747 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %j_15, void %.split.i69, void %._crit_edge.loopexit.i71" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 747 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 748 [1/1] (0.74ns)   --->   "%add_ln48_3 = add i3 %zext_ln44_3, i3 %i_10" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 748 'add' 'add_ln48_3' <Predicate = (!j_15)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i3 %add_ln48_3" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 749 'zext' 'zext_ln48_2' <Predicate = (!j_15)> <Delay = 0.00>
ST_138 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr_2 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_2" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 750 'getelementptr' 'tmp_mat_3_addr_2' <Predicate = (!j_15)> <Delay = 0.00>
ST_138 : Operation 751 [2/2] (1.35ns)   --->   "%tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 751 'load' 'tmp_mat_3_load_2' <Predicate = (!j_15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_138 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 752 'br' 'br_ln0' <Predicate = (j_15)> <Delay = 0.00>

State 139 <SV = 88> <Delay = 1.35>
ST_139 : Operation 753 [1/1] (0.00ns)   --->   "%x_minus_addr_2 = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48_2" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 753 'getelementptr' 'x_minus_addr_2' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 754 [2/2] (0.79ns)   --->   "%x_minus_load_1 = load i3 %x_minus_addr_2" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 754 'load' 'x_minus_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_139 : Operation 755 [1/2] (1.35ns)   --->   "%tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 755 'load' 'tmp_mat_3_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 140 <SV = 89> <Delay = 6.80>
ST_140 : Operation 756 [1/2] (0.79ns)   --->   "%x_minus_load_1 = load i3 %x_minus_addr_2" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 756 'load' 'x_minus_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_140 : Operation 757 [5/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 757 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 90> <Delay = 6.01>
ST_141 : Operation 758 [4/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 758 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 91> <Delay = 6.01>
ST_142 : Operation 759 [3/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 759 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 92> <Delay = 6.01>
ST_143 : Operation 760 [2/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 760 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 93> <Delay = 6.80>
ST_144 : Operation 761 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 761 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 762 [1/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 762 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 763 [1/1] (0.00ns)   --->   "%x_plus_addr_1 = getelementptr i32 %x_plus, i64 0, i64 %zext_ln48_2" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 763 'getelementptr' 'x_plus_addr_1' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 764 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i3, i3 %x_plus_addr_1" [../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159]   --->   Operation 764 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_144 : Operation 765 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 765 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 145 <SV = 87> <Delay = 0.48>
ST_145 : Operation 766 [1/2] (0.00ns)   --->   "%call_ln161 = call void @matMultiply<float, 6, 6, 6>.1, i32 %K, i32 %tmp_mat_2, i32 %H" [../src/hls_src/KF_kernel.cpp:161]   --->   Operation 766 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_145 : Operation 767 [1/1] (0.48ns)   --->   "%br_ln61 = br void" [../src/hls_src/matrix_ops.h:61]   --->   Operation 767 'br' 'br_ln61' <Predicate = true> <Delay = 0.48>

State 146 <SV = 88> <Delay = 1.24>
ST_146 : Operation 768 [1/1] (0.00ns)   --->   "%i_5 = phi i3 %add_ln61_1, void %._crit_edge.loopexit.i, i3 0, void %matAdd<float, 6, 6>.exit" [../src/hls_src/matrix_ops.h:61]   --->   Operation 768 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 769 [1/1] (0.74ns)   --->   "%add_ln61_1 = add i3 %i_5, i3 1" [../src/hls_src/matrix_ops.h:61]   --->   Operation 769 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 770 [1/1] (0.69ns)   --->   "%icmp_ln61_1 = icmp_eq  i3 %i_5, i3 6" [../src/hls_src/matrix_ops.h:61]   --->   Operation 770 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 771 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 771 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 772 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_1, void %.split10, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit139" [../src/hls_src/matrix_ops.h:61]   --->   Operation 772 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 773 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../src/hls_src/matrix_ops.h:61]   --->   Operation 773 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_146 : Operation 774 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_5, i3 0" [../src/hls_src/matrix_ops.h:61]   --->   Operation 774 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_146 : Operation 775 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_5, i1 0" [../src/hls_src/matrix_ops.h:61]   --->   Operation 775 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_146 : Operation 776 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i4 %p_shl7" [../src/hls_src/matrix_ops.h:61]   --->   Operation 776 'zext' 'p_shl7_cast' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_146 : Operation 777 [1/1] (0.88ns)   --->   "%empty_60 = sub i6 %p_shl6, i6 %p_shl7_cast" [../src/hls_src/matrix_ops.h:61]   --->   Operation 777 'sub' 'empty_60' <Predicate = (!icmp_ln61_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 778 [1/1] (0.48ns)   --->   "%br_ln64 = br void" [../src/hls_src/matrix_ops.h:64]   --->   Operation 778 'br' 'br_ln64' <Predicate = (!icmp_ln61_1)> <Delay = 0.48>
ST_146 : Operation 779 [2/2] (0.54ns)   --->   "%call_ln163 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus" [../src/hls_src/KF_kernel.cpp:163]   --->   Operation 779 'call' 'call_ln163' <Predicate = (icmp_ln61_1)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 147 <SV = 89> <Delay = 2.23>
ST_147 : Operation 780 [1/1] (0.00ns)   --->   "%j_9 = phi i3 %add_ln64, void %.split8, i3 0, void %.split10" [../src/hls_src/matrix_ops.h:64]   --->   Operation 780 'phi' 'j_9' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 781 [1/1] (0.74ns)   --->   "%add_ln64 = add i3 %j_9, i3 1" [../src/hls_src/matrix_ops.h:64]   --->   Operation 781 'add' 'add_ln64' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i3 %j_9" [../src/hls_src/matrix_ops.h:64]   --->   Operation 782 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 783 [1/1] (0.69ns)   --->   "%icmp_ln64 = icmp_eq  i3 %j_9, i3 6" [../src/hls_src/matrix_ops.h:64]   --->   Operation 783 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 784 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 784 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 785 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %.split8, void %._crit_edge.loopexit.i" [../src/hls_src/matrix_ops.h:64]   --->   Operation 785 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 786 [1/1] (0.88ns)   --->   "%add_ln68 = add i6 %zext_ln64, i6 %empty_60" [../src/hls_src/matrix_ops.h:68]   --->   Operation 786 'add' 'add_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i6 %add_ln68" [../src/hls_src/matrix_ops.h:68]   --->   Operation 787 'zext' 'zext_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_147 : Operation 788 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln68" [../src/hls_src/matrix_ops.h:68]   --->   Operation 788 'getelementptr' 'I_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_147 : Operation 789 [2/2] (1.35ns)   --->   "%I_load = load i6 %I_addr" [../src/hls_src/matrix_ops.h:68]   --->   Operation 789 'load' 'I_load' <Predicate = (!icmp_ln64)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_147 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_3 = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln68" [../src/hls_src/matrix_ops.h:68]   --->   Operation 790 'getelementptr' 'tmp_mat_2_addr_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_147 : Operation 791 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_3" [../src/hls_src/matrix_ops.h:68]   --->   Operation 791 'load' 'tmp_mat_2_load_2' <Predicate = (!icmp_ln64)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_147 : Operation 792 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 792 'br' 'br_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 148 <SV = 90> <Delay = 1.35>
ST_148 : Operation 793 [1/2] (1.35ns)   --->   "%I_load = load i6 %I_addr" [../src/hls_src/matrix_ops.h:68]   --->   Operation 793 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_148 : Operation 794 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_3" [../src/hls_src/matrix_ops.h:68]   --->   Operation 794 'load' 'tmp_mat_2_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 149 <SV = 91> <Delay = 6.01>
ST_149 : Operation 795 [5/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../src/hls_src/matrix_ops.h:68]   --->   Operation 795 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 92> <Delay = 6.01>
ST_150 : Operation 796 [4/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../src/hls_src/matrix_ops.h:68]   --->   Operation 796 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 93> <Delay = 6.01>
ST_151 : Operation 797 [3/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../src/hls_src/matrix_ops.h:68]   --->   Operation 797 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 94> <Delay = 6.01>
ST_152 : Operation 798 [2/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../src/hls_src/matrix_ops.h:68]   --->   Operation 798 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 95> <Delay = 6.01>
ST_153 : Operation 799 [1/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../src/hls_src/matrix_ops.h:68]   --->   Operation 799 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 96> <Delay = 1.35>
ST_154 : Operation 800 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src/hls_src/matrix_ops.h:64]   --->   Operation 800 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_1 = getelementptr i32 %tmp_mat_1, i64 0, i64 %zext_ln68" [../src/hls_src/matrix_ops.h:68]   --->   Operation 801 'getelementptr' 'tmp_mat_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 802 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %sub_i1, i6 %tmp_mat_1_addr_1" [../src/hls_src/matrix_ops.h:68]   --->   Operation 802 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_154 : Operation 803 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 803 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 155 <SV = 89> <Delay = 0.48>
ST_155 : Operation 804 [1/2] (0.00ns)   --->   "%call_ln163 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus" [../src/hls_src/KF_kernel.cpp:163]   --->   Operation 804 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_155 : Operation 805 [1/1] (0.48ns)   --->   "%br_ln166 = br void" [../src/hls_src/KF_kernel.cpp:166]   --->   Operation 805 'br' 'br_ln166' <Predicate = true> <Delay = 0.48>

State 156 <SV = 90> <Delay = 0.79>
ST_156 : Operation 806 [1/1] (0.00ns)   --->   "%j_8 = phi i3 %add_ln166, void %.split6, i3 0, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit139" [../src/hls_src/KF_kernel.cpp:166]   --->   Operation 806 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 807 [1/1] (0.74ns)   --->   "%add_ln166 = add i3 %j_8, i3 1" [../src/hls_src/KF_kernel.cpp:166]   --->   Operation 807 'add' 'add_ln166' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 808 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 808 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 809 [1/1] (0.69ns)   --->   "%icmp_ln166 = icmp_eq  i3 %j_8, i3 6" [../src/hls_src/KF_kernel.cpp:166]   --->   Operation 809 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 810 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 810 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 811 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %.split6, void %.preheader4.preheader" [../src/hls_src/KF_kernel.cpp:166]   --->   Operation 811 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 812 [1/1] (0.00ns)   --->   "%j_8_cast = zext i3 %j_8" [../src/hls_src/KF_kernel.cpp:166]   --->   Operation 812 'zext' 'j_8_cast' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_156 : Operation 813 [1/1] (0.00ns)   --->   "%x_plus_addr_2 = getelementptr i32 %x_plus, i64 0, i64 %j_8_cast" [../src/hls_src/KF_kernel.cpp:166]   --->   Operation 813 'getelementptr' 'x_plus_addr_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_156 : Operation 814 [2/2] (0.79ns)   --->   "%x_plus_load = load i3 %x_plus_addr_2" [../src/hls_src/KF_kernel.cpp:166]   --->   Operation 814 'load' 'x_plus_load' <Predicate = (!icmp_ln166)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 157 <SV = 91> <Delay = 1.58>
ST_157 : Operation 815 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [../src/hls_src/KF_kernel.cpp:166]   --->   Operation 815 'specloopname' 'specloopname_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_157 : Operation 816 [1/2] (0.79ns)   --->   "%x_plus_load = load i3 %x_plus_addr_2" [../src/hls_src/KF_kernel.cpp:166]   --->   Operation 816 'load' 'x_plus_load' <Predicate = (!icmp_ln166)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_157 : Operation 817 [1/1] (0.00ns)   --->   "%x_hat_addr_2 = getelementptr i32 %x_hat, i64 0, i64 %j_8_cast" [../src/hls_src/KF_kernel.cpp:166]   --->   Operation 817 'getelementptr' 'x_hat_addr_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_157 : Operation 818 [1/1] (0.79ns)   --->   "%store_ln166 = store i32 %x_plus_load, i3 %x_hat_addr_2" [../src/hls_src/KF_kernel.cpp:166]   --->   Operation 818 'store' 'store_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_157 : Operation 819 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 819 'br' 'br_ln0' <Predicate = (!icmp_ln166)> <Delay = 0.00>

State 158 <SV = 91> <Delay = 0.48>
ST_158 : Operation 820 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 820 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 159 <SV = 92> <Delay = 1.35>
ST_159 : Operation 821 [1/1] (0.00ns)   --->   "%j_10 = phi i6 %add_ln167, void %.split4, i6 0, void %.preheader4.preheader" [../src/hls_src/KF_kernel.cpp:167]   --->   Operation 821 'phi' 'j_10' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 822 [1/1] (0.88ns)   --->   "%add_ln167 = add i6 %j_10, i6 1" [../src/hls_src/KF_kernel.cpp:167]   --->   Operation 822 'add' 'add_ln167' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 823 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 823 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 824 [1/1] (0.87ns)   --->   "%icmp_ln167 = icmp_eq  i6 %j_10, i6 36" [../src/hls_src/KF_kernel.cpp:167]   --->   Operation 824 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 825 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 825 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 826 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %.split4, void %.preheader3.preheader" [../src/hls_src/KF_kernel.cpp:167]   --->   Operation 826 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 827 [1/1] (0.00ns)   --->   "%j_10_cast = zext i6 %j_10" [../src/hls_src/KF_kernel.cpp:167]   --->   Operation 827 'zext' 'j_10_cast' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_159 : Operation 828 [1/1] (0.00ns)   --->   "%P_plus_addr_1 = getelementptr i32 %P_plus, i64 0, i64 %j_10_cast" [../src/hls_src/KF_kernel.cpp:167]   --->   Operation 828 'getelementptr' 'P_plus_addr_1' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_159 : Operation 829 [2/2] (1.35ns)   --->   "%P_plus_load = load i6 %P_plus_addr_1" [../src/hls_src/KF_kernel.cpp:167]   --->   Operation 829 'load' 'P_plus_load' <Predicate = (!icmp_ln167)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 160 <SV = 93> <Delay = 2.70>
ST_160 : Operation 830 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/hls_src/KF_kernel.cpp:167]   --->   Operation 830 'specloopname' 'specloopname_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_160 : Operation 831 [1/2] (1.35ns)   --->   "%P_plus_load = load i6 %P_plus_addr_1" [../src/hls_src/KF_kernel.cpp:167]   --->   Operation 831 'load' 'P_plus_load' <Predicate = (!icmp_ln167)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_160 : Operation 832 [1/1] (0.00ns)   --->   "%P_hat_addr_1 = getelementptr i32 %P_hat, i64 0, i64 %j_10_cast" [../src/hls_src/KF_kernel.cpp:167]   --->   Operation 832 'getelementptr' 'P_hat_addr_1' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_160 : Operation 833 [1/1] (1.35ns)   --->   "%store_ln167 = store i32 %P_plus_load, i6 %P_hat_addr_1" [../src/hls_src/KF_kernel.cpp:167]   --->   Operation 833 'store' 'store_ln167' <Predicate = (!icmp_ln167)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_160 : Operation 834 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 834 'br' 'br_ln0' <Predicate = (!icmp_ln167)> <Delay = 0.00>

State 161 <SV = 93> <Delay = 0.48>
ST_161 : Operation 835 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 835 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 162 <SV = 94> <Delay = 0.79>
ST_162 : Operation 836 [1/1] (0.00ns)   --->   "%j_11 = phi i3 %add_ln168_1, void %.split2, i3 0, void %.preheader3.preheader" [../src/hls_src/KF_kernel.cpp:168]   --->   Operation 836 'phi' 'j_11' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 837 [1/1] (0.74ns)   --->   "%add_ln168_1 = add i3 %j_11, i3 1" [../src/hls_src/KF_kernel.cpp:168]   --->   Operation 837 'add' 'add_ln168_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 838 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 838 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 839 [1/1] (0.69ns)   --->   "%icmp_ln168 = icmp_eq  i3 %j_11, i3 6" [../src/hls_src/KF_kernel.cpp:168]   --->   Operation 839 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 840 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 840 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 841 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %.split2, void %.preheader.preheader" [../src/hls_src/KF_kernel.cpp:168]   --->   Operation 841 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 842 [1/1] (0.00ns)   --->   "%j_11_cast = zext i3 %j_11" [../src/hls_src/KF_kernel.cpp:168]   --->   Operation 842 'zext' 'j_11_cast' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_162 : Operation 843 [1/1] (0.00ns)   --->   "%x_plus_addr_3 = getelementptr i32 %x_plus, i64 0, i64 %j_11_cast" [../src/hls_src/KF_kernel.cpp:168]   --->   Operation 843 'getelementptr' 'x_plus_addr_3' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_162 : Operation 844 [2/2] (0.79ns)   --->   "%x_plus_load_1 = load i3 %x_plus_addr_3" [../src/hls_src/KF_kernel.cpp:168]   --->   Operation 844 'load' 'x_plus_load_1' <Predicate = (!icmp_ln168)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_162 : Operation 845 [1/1] (0.74ns)   --->   "%add_ln168 = add i3 %j_11, i3 6" [../src/hls_src/KF_kernel.cpp:168]   --->   Operation 845 'add' 'add_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 95> <Delay = 1.58>
ST_163 : Operation 846 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls_src/KF_kernel.cpp:168]   --->   Operation 846 'specloopname' 'specloopname_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_163 : Operation 847 [1/2] (0.79ns)   --->   "%x_plus_load_1 = load i3 %x_plus_addr_3" [../src/hls_src/KF_kernel.cpp:168]   --->   Operation 847 'load' 'x_plus_load_1' <Predicate = (!icmp_ln168)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_163 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i3 %add_ln168" [../src/hls_src/KF_kernel.cpp:168]   --->   Operation 848 'zext' 'zext_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_163 : Operation 849 [1/1] (0.00ns)   --->   "%dout_addr_1 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln168" [../src/hls_src/KF_kernel.cpp:168]   --->   Operation 849 'getelementptr' 'dout_addr_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_163 : Operation 850 [1/1] (0.79ns)   --->   "%store_ln168 = store i32 %x_plus_load_1, i3 %dout_addr_1" [../src/hls_src/KF_kernel.cpp:168]   --->   Operation 850 'store' 'store_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_163 : Operation 851 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 851 'br' 'br_ln0' <Predicate = (!icmp_ln168)> <Delay = 0.00>

State 164 <SV = 95> <Delay = 0.48>
ST_164 : Operation 852 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 852 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 165 <SV = 96> <Delay = 0.79>
ST_165 : Operation 853 [1/1] (0.00ns)   --->   "%i_6 = phi i3 %add_ln169, void %.split, i3 0, void %.preheader.preheader" [../src/hls_src/KF_kernel.cpp:169]   --->   Operation 853 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 854 [1/1] (0.74ns)   --->   "%add_ln169 = add i3 %i_6, i3 1" [../src/hls_src/KF_kernel.cpp:169]   --->   Operation 854 'add' 'add_ln169' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 855 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 855 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 856 [1/1] (0.69ns)   --->   "%icmp_ln169 = icmp_eq  i3 %i_6, i3 6" [../src/hls_src/KF_kernel.cpp:169]   --->   Operation 856 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 857 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 857 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 858 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split, void" [../src/hls_src/KF_kernel.cpp:169]   --->   Operation 858 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 859 [1/1] (0.00ns)   --->   "%i_6_cast = zext i3 %i_6" [../src/hls_src/KF_kernel.cpp:169]   --->   Operation 859 'zext' 'i_6_cast' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_165 : Operation 860 [1/1] (0.00ns)   --->   "%dout_addr_2 = getelementptr i32 %dout_s, i64 0, i64 %i_6_cast" [../src/hls_src/KF_kernel.cpp:170]   --->   Operation 860 'getelementptr' 'dout_addr_2' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_165 : Operation 861 [2/2] (0.79ns)   --->   "%dout_load = load i3 %dout_addr_2" [../src/hls_src/KF_kernel.cpp:170]   --->   Operation 861 'load' 'dout_load' <Predicate = (!icmp_ln169)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 166 <SV = 97> <Delay = 1.58>
ST_166 : Operation 862 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [../src/hls_src/KF_kernel.cpp:169]   --->   Operation 862 'specloopname' 'specloopname_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_166 : Operation 863 [1/2] (0.79ns)   --->   "%dout_load = load i3 %dout_addr_2" [../src/hls_src/KF_kernel.cpp:170]   --->   Operation 863 'load' 'dout_load' <Predicate = (!icmp_ln169)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_166 : Operation 864 [1/1] (0.00ns)   --->   "%bitcast_ln170 = bitcast i32 %dout_load" [../src/hls_src/KF_kernel.cpp:170]   --->   Operation 864 'bitcast' 'bitcast_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_166 : Operation 865 [1/1] (0.00ns)   --->   "%dout_addr_61 = getelementptr i32 %dout, i64 0, i64 %i_6_cast" [../src/hls_src/KF_kernel.cpp:170]   --->   Operation 865 'getelementptr' 'dout_addr_61' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_166 : Operation 866 [1/1] (0.79ns)   --->   "%store_ln170 = store i32 %bitcast_ln170, i3 %dout_addr_61" [../src/hls_src/KF_kernel.cpp:170]   --->   Operation 866 'store' 'store_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_166 : Operation 867 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 867 'br' 'br_ln0' <Predicate = (!icmp_ln169)> <Delay = 0.00>

State 167 <SV = 97> <Delay = 0.00>
ST_167 : Operation 868 [1/1] (0.00ns)   --->   "%ret_ln172 = ret" [../src/hls_src/KF_kernel.cpp:172]   --->   Operation 868 'ret' 'ret_ln172' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.11ns
The critical path consists of the following:
	register read on port 'countin' [39]  (0 ns)
	'sub' operation ('sub_ln878') [61]  (1.11 ns)

 <State 3>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('storemerge_in') [63]  (6.67 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('storemerge_in') [63]  (6.67 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('storemerge_in') [63]  (6.67 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('storemerge_in') [63]  (6.67 ns)

 <State 7>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('storemerge', ../src/hls_src/KF_kernel.cpp:47) [64]  (6.71 ns)

 <State 8>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('storemerge', ../src/hls_src/KF_kernel.cpp:47) [64]  (6.71 ns)

 <State 9>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('storemerge', ../src/hls_src/KF_kernel.cpp:47) [64]  (6.71 ns)

 <State 10>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('storemerge', ../src/hls_src/KF_kernel.cpp:47) [64]  (6.71 ns)

 <State 11>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('storemerge', ../src/hls_src/KF_kernel.cpp:47) [64]  (6.71 ns)

 <State 12>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('storemerge', ../src/hls_src/KF_kernel.cpp:47) [64]  (6.71 ns)

 <State 13>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('storemerge', ../src/hls_src/KF_kernel.cpp:47) [64]  (6.71 ns)

 <State 14>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('storemerge', ../src/hls_src/KF_kernel.cpp:47) [64]  (6.71 ns)

 <State 15>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('storemerge', ../src/hls_src/KF_kernel.cpp:47) [64]  (6.71 ns)

 <State 16>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('storemerge', ../src/hls_src/KF_kernel.cpp:47) [64]  (6.71 ns)

 <State 17>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('conv6', ../src/hls_src/KF_kernel.cpp:57) [69]  (2.79 ns)

 <State 18>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('conv6', ../src/hls_src/KF_kernel.cpp:57) [69]  (2.79 ns)

 <State 19>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../src/hls_src/KF_kernel.cpp:57) [70]  (6.6 ns)

 <State 20>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../src/hls_src/KF_kernel.cpp:57) [70]  (6.6 ns)

 <State 21>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../src/hls_src/KF_kernel.cpp:57) [70]  (6.6 ns)

 <State 22>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../src/hls_src/KF_kernel.cpp:57) [70]  (6.6 ns)

 <State 23>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../src/hls_src/KF_kernel.cpp:57) [70]  (6.6 ns)

 <State 24>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../src/hls_src/KF_kernel.cpp:57) [70]  (6.6 ns)

 <State 25>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../src/hls_src/KF_kernel.cpp:57) [71]  (6.6 ns)

 <State 26>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../src/hls_src/KF_kernel.cpp:57) [71]  (6.6 ns)

 <State 27>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../src/hls_src/KF_kernel.cpp:57) [71]  (6.6 ns)

 <State 28>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../src/hls_src/KF_kernel.cpp:57) [71]  (6.6 ns)

 <State 29>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../src/hls_src/KF_kernel.cpp:57) [71]  (6.6 ns)

 <State 30>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../src/hls_src/KF_kernel.cpp:57) [71]  (6.6 ns)

 <State 31>: 3.32ns
The critical path consists of the following:
	'fptrunc' operation ('conv9', ../src/hls_src/KF_kernel.cpp:57) [72]  (3.32 ns)

 <State 32>: 4.11ns
The critical path consists of the following:
	'fptrunc' operation ('conv9', ../src/hls_src/KF_kernel.cpp:57) [72]  (3.32 ns)
	'store' operation ('store_ln57', ../src/hls_src/KF_kernel.cpp:57) of variable 'conv9', ../src/hls_src/KF_kernel.cpp:57 on array 'B' [73]  (0.79 ns)

 <State 33>: 1ns
The critical path consists of the following:
	s_axi read on port 'r' [40]  (1 ns)

 <State 34>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls_src/KF_kernel.cpp:67) with incoming values : ('add_ln67', ../src/hls_src/KF_kernel.cpp:67) [81]  (0 ns)
	'getelementptr' operation ('din_addr', ../src/hls_src/KF_kernel.cpp:68) [90]  (0 ns)
	'load' operation ('din_load', ../src/hls_src/KF_kernel.cpp:68) on array 'din' [91]  (0.79 ns)

 <State 35>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_load', ../src/hls_src/KF_kernel.cpp:68) on array 'din' [91]  (0.79 ns)
	'store' operation ('store_ln68', ../src/hls_src/KF_kernel.cpp:68) of variable 'bitcast_ln68', ../src/hls_src/KF_kernel.cpp:68 on array 'din_', ../src/hls_src/KF_kernel.cpp:64 [94]  (0.79 ns)

 <State 36>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr', ../src/hls_src/KF_kernel.cpp:72) [97]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of variable 'q' on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [98]  (1.35 ns)

 <State 37>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_2', ../src/hls_src/KF_kernel.cpp:72) [101]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of constant 0 on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [102]  (1.35 ns)

 <State 38>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_4', ../src/hls_src/KF_kernel.cpp:72) [105]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of constant 0 on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [106]  (1.35 ns)

 <State 39>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_6', ../src/hls_src/KF_kernel.cpp:72) [109]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of constant 0 on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [110]  (1.35 ns)

 <State 40>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_8', ../src/hls_src/KF_kernel.cpp:72) [113]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of constant 0 on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [114]  (1.35 ns)

 <State 41>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_10', ../src/hls_src/KF_kernel.cpp:72) [117]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of constant 0 on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [118]  (1.35 ns)

 <State 42>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_12', ../src/hls_src/KF_kernel.cpp:72) [121]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of constant 0 on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [122]  (1.35 ns)

 <State 43>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_14', ../src/hls_src/KF_kernel.cpp:72) [125]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of variable 'q' on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [126]  (1.35 ns)

 <State 44>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_16', ../src/hls_src/KF_kernel.cpp:72) [129]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of constant 0 on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [130]  (1.35 ns)

 <State 45>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_18', ../src/hls_src/KF_kernel.cpp:72) [133]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of constant 0 on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [134]  (1.35 ns)

 <State 46>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_20', ../src/hls_src/KF_kernel.cpp:72) [137]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of constant 0 on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [138]  (1.35 ns)

 <State 47>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_22', ../src/hls_src/KF_kernel.cpp:72) [141]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of constant 0 on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [142]  (1.35 ns)

 <State 48>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_24', ../src/hls_src/KF_kernel.cpp:72) [145]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of constant 0 on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [146]  (1.35 ns)

 <State 49>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_26', ../src/hls_src/KF_kernel.cpp:72) [149]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of constant 0 on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [150]  (1.35 ns)

 <State 50>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_28', ../src/hls_src/KF_kernel.cpp:72) [153]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of variable 'q' on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [154]  (1.35 ns)

 <State 51>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_30', ../src/hls_src/KF_kernel.cpp:72) [157]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of constant 0 on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [158]  (1.35 ns)

 <State 52>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_32', ../src/hls_src/KF_kernel.cpp:72) [161]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of constant 0 on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [162]  (1.35 ns)

 <State 53>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_34', ../src/hls_src/KF_kernel.cpp:72) [165]  (0 ns)
	'store' operation ('store_ln72', ../src/hls_src/KF_kernel.cpp:72) of constant 0 on array 'Q', ../src/hls_src/KF_kernel.cpp:72 [166]  (1.35 ns)

 <State 54>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_load_56', ../src/hls_src/KF_kernel.cpp:86) on array 'din_', ../src/hls_src/KF_kernel.cpp:64 [191]  (0.79 ns)
	'store' operation ('store_ln86', ../src/hls_src/KF_kernel.cpp:86) of variable 'din_load_56', ../src/hls_src/KF_kernel.cpp:86 on array 'x_hat' [192]  (0.79 ns)

 <State 55>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_load_1', ../src/hls_src/KF_kernel.cpp:86) on array 'din_', ../src/hls_src/KF_kernel.cpp:64 [194]  (0.79 ns)
	'store' operation ('store_ln86', ../src/hls_src/KF_kernel.cpp:86) of variable 'din_load_1', ../src/hls_src/KF_kernel.cpp:86 on array 'x_hat' [195]  (0.79 ns)

 <State 56>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls_src/KF_kernel.cpp:97) with incoming values : ('add_ln97', ../src/hls_src/KF_kernel.cpp:97) [207]  (0 ns)
	'getelementptr' operation ('x_hat_addr', ../src/hls_src/KF_kernel.cpp:97) [216]  (0 ns)
	'load' operation ('x_hat_load', ../src/hls_src/KF_kernel.cpp:97) on array 'x_hat' [217]  (0.79 ns)

 <State 57>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_hat_load', ../src/hls_src/KF_kernel.cpp:97) on array 'x_hat' [217]  (0.79 ns)
	'store' operation ('store_ln97', ../src/hls_src/KF_kernel.cpp:97) of variable 'x_hat_load', ../src/hls_src/KF_kernel.cpp:97 on array 'dout_', ../src/hls_src/KF_kernel.cpp:65 [219]  (0.79 ns)

 <State 58>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:119) with incoming values : ('add_ln119', ../src/hls_src/KF_kernel.cpp:119) [227]  (0.489 ns)

 <State 59>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:119) with incoming values : ('add_ln119', ../src/hls_src/KF_kernel.cpp:119) [227]  (0 ns)
	'getelementptr' operation ('din_addr_4', ../src/hls_src/KF_kernel.cpp:119) [236]  (0 ns)
	'load' operation ('z[0]', ../src/hls_src/KF_kernel.cpp:119) on array 'din_', ../src/hls_src/KF_kernel.cpp:64 [237]  (0.79 ns)

 <State 60>: 0.79ns
The critical path consists of the following:
	'load' operation ('z[0]', ../src/hls_src/KF_kernel.cpp:119) on array 'din_', ../src/hls_src/KF_kernel.cpp:64 [237]  (0.79 ns)
	'store' operation ('store_ln119', ../src/hls_src/KF_kernel.cpp:119) of variable 'z[0]', ../src/hls_src/KF_kernel.cpp:119 on local variable 'z[2]' [240]  (0 ns)

 <State 61>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:120) with incoming values : ('add_ln120_1', ../src/hls_src/KF_kernel.cpp:120) [256]  (0.489 ns)

 <State 62>: 1.54ns
The critical path consists of the following:
	'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:120) with incoming values : ('add_ln120_1', ../src/hls_src/KF_kernel.cpp:120) [256]  (0 ns)
	'add' operation ('add_ln120', ../src/hls_src/KF_kernel.cpp:120) [265]  (0.746 ns)
	'getelementptr' operation ('din_addr_5', ../src/hls_src/KF_kernel.cpp:120) [267]  (0 ns)
	'load' operation ('u[0]', ../src/hls_src/KF_kernel.cpp:120) on array 'din_', ../src/hls_src/KF_kernel.cpp:64 [268]  (0.79 ns)

 <State 63>: 0.79ns
The critical path consists of the following:
	'load' operation ('u[0]', ../src/hls_src/KF_kernel.cpp:120) on array 'din_', ../src/hls_src/KF_kernel.cpp:64 [268]  (0.79 ns)
	'store' operation ('store_ln120', ../src/hls_src/KF_kernel.cpp:120) of variable 'u[0]', ../src/hls_src/KF_kernel.cpp:120 on local variable 'u[2]' [271]  (0 ns)

 <State 64>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:121) with incoming values : ('add_ln121', ../src/hls_src/KF_kernel.cpp:121) [284]  (0.489 ns)

 <State 65>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:121) with incoming values : ('add_ln121', ../src/hls_src/KF_kernel.cpp:121) [284]  (0 ns)
	'getelementptr' operation ('x_hat_addr_1', ../src/hls_src/KF_kernel.cpp:121) [293]  (0 ns)
	'load' operation ('x_hat_load_1', ../src/hls_src/KF_kernel.cpp:121) on array 'x_hat' [294]  (0.79 ns)

 <State 66>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_hat_load_1', ../src/hls_src/KF_kernel.cpp:121) on array 'x_hat' [294]  (0.79 ns)
	'store' operation ('store_ln121', ../src/hls_src/KF_kernel.cpp:121) of variable 'x_hat_load_1', ../src/hls_src/KF_kernel.cpp:121 on array 'x', ../src/hls_src/KF_kernel.cpp:103 [296]  (0.79 ns)

 <State 67>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:122) with incoming values : ('add_ln122', ../src/hls_src/KF_kernel.cpp:122) [301]  (0.489 ns)

 <State 68>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:122) with incoming values : ('add_ln122', ../src/hls_src/KF_kernel.cpp:122) [301]  (0 ns)
	'getelementptr' operation ('P_hat_addr', ../src/hls_src/KF_kernel.cpp:122) [310]  (0 ns)
	'load' operation ('P_hat_load', ../src/hls_src/KF_kernel.cpp:122) on array 'P_hat' [311]  (1.35 ns)

 <State 69>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load', ../src/hls_src/KF_kernel.cpp:122) on array 'P_hat' [311]  (1.35 ns)
	'store' operation ('store_ln122', ../src/hls_src/KF_kernel.cpp:122) of variable 'P_hat_load', ../src/hls_src/KF_kernel.cpp:122 on array 'P', ../src/hls_src/KF_kernel.cpp:104 [313]  (1.35 ns)

 <State 70>: 0.489ns
The critical path consists of the following:
	'load' operation ('u_2_load', ../src/hls_src/KF_kernel.cpp:127) on local variable 'u[2]' [316]  (0 ns)
	'call' operation ('call_ln127', ../src/hls_src/KF_kernel.cpp:127) to 'matMultiply<float, 6, 6, 6>.2' [320]  (0.489 ns)

 <State 71>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:128) with incoming values : ('add_ln41', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:128) [323]  (0.489 ns)

 <State 72>: 1.25ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:128) with incoming values : ('add_ln41', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:128) [323]  (0 ns)
	'add' operation ('add_ln41', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:128) [324]  (0.746 ns)
	blocking operation 0.499 ns on control path)

 <State 73>: 2.1ns
The critical path consists of the following:
	'phi' operation ('j') [332]  (0 ns)
	'add' operation ('add_ln48', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128) [338]  (0.746 ns)
	'getelementptr' operation ('tmp_mat_1_addr', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128) [340]  (0 ns)
	'load' operation ('tmp_mat_1_load', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128) on array 'tmp_mat_1', ../src/hls_src/KF_kernel.cpp:112 [341]  (1.35 ns)

 <State 74>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_1_load', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128) on array 'tmp_mat_1', ../src/hls_src/KF_kernel.cpp:112 [341]  (1.35 ns)

 <State 75>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128) [344]  (6.02 ns)

 <State 76>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128) [344]  (6.02 ns)

 <State 77>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128) [344]  (6.02 ns)

 <State 78>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128) [344]  (6.02 ns)

 <State 79>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128) [344]  (6.02 ns)
	'store' operation ('store_ln48', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128) of variable 'add8_i', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:128 on array 'x_minus', ../src/hls_src/KF_kernel.cpp:106 [346]  (0.79 ns)

 <State 80>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls_src/matrix_ops.h:81) with incoming values : ('add_ln81', ../src/hls_src/matrix_ops.h:81) [354]  (0.489 ns)

 <State 81>: 1.25ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls_src/matrix_ops.h:81) with incoming values : ('add_ln81', ../src/hls_src/matrix_ops.h:81) [354]  (0 ns)
	'sub' operation ('empty', ../src/hls_src/matrix_ops.h:81) [365]  (0.887 ns)
	blocking operation 0.358 ns on control path)

 <State 82>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../src/hls_src/matrix_ops.h:84) with incoming values : ('add_ln84', ../src/hls_src/matrix_ops.h:84) [368]  (0 ns)
	'add' operation ('add_ln88', ../src/hls_src/matrix_ops.h:88) [376]  (0.887 ns)
	'getelementptr' operation ('A_addr', ../src/hls_src/matrix_ops.h:88) [378]  (0 ns)
	'load' operation ('A_load', ../src/hls_src/matrix_ops.h:88) on array 'A' [379]  (1.35 ns)

 <State 83>: 2.7ns
The critical path consists of the following:
	'load' operation ('A_load', ../src/hls_src/matrix_ops.h:88) on array 'A' [379]  (1.35 ns)
	'store' operation ('store_ln88', ../src/hls_src/matrix_ops.h:88) of variable 'A_load', ../src/hls_src/matrix_ops.h:88 on array 'tmp_mat_2', ../src/hls_src/KF_kernel.cpp:113 [387]  (1.35 ns)

 <State 84>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:133) with incoming values : ('add_ln41_1', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:133) [395]  (0.489 ns)

 <State 85>: 0.887ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:133) with incoming values : ('add_ln41_1', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:133) [395]  (0 ns)
	'sub' operation ('empty_57', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:133) [405]  (0.887 ns)

 <State 86>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:133) with incoming values : ('add_ln44', ../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:133) [408]  (0 ns)
	'add' operation ('add_ln48_1', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133) [416]  (0.887 ns)
	'getelementptr' operation ('tmp_mat_3_addr', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133) [418]  (0 ns)
	'load' operation ('tmp_mat_3_load', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133) on array 'tmp_mat_3', ../src/hls_src/KF_kernel.cpp:115 [419]  (1.35 ns)

 <State 87>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133) on array 'tmp_mat_3', ../src/hls_src/KF_kernel.cpp:115 [419]  (1.35 ns)

 <State 88>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133) [422]  (6.02 ns)

 <State 89>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133) [422]  (6.02 ns)

 <State 90>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133) [422]  (6.02 ns)

 <State 91>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133) [422]  (6.02 ns)

 <State 92>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133) [422]  (6.02 ns)

 <State 93>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('P_minus_addr', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133) [423]  (0 ns)
	'store' operation ('store_ln48', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133) of variable 'add8_i1', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:133 on array 'P_minus', ../src/hls_src/KF_kernel.cpp:107 [424]  (1.35 ns)

 <State 94>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:135) with incoming values : ('add_ln135', ../src/hls_src/KF_kernel.cpp:135) [431]  (0 ns)
	'getelementptr' operation ('x_minus_addr_1', ../src/hls_src/KF_kernel.cpp:135) [440]  (0 ns)
	'load' operation ('x_minus_load', ../src/hls_src/KF_kernel.cpp:135) on array 'x_minus', ../src/hls_src/KF_kernel.cpp:106 [441]  (0.79 ns)

 <State 95>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_minus_load', ../src/hls_src/KF_kernel.cpp:135) on array 'x_minus', ../src/hls_src/KF_kernel.cpp:106 [441]  (0.79 ns)
	'store' operation ('store_ln135', ../src/hls_src/KF_kernel.cpp:135) of variable 'x_minus_load', ../src/hls_src/KF_kernel.cpp:135 on array 'x_plus', ../src/hls_src/KF_kernel.cpp:109 [443]  (0.79 ns)

 <State 96>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:136) with incoming values : ('add_ln136', ../src/hls_src/KF_kernel.cpp:136) [448]  (0.489 ns)

 <State 97>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:136) with incoming values : ('add_ln136', ../src/hls_src/KF_kernel.cpp:136) [448]  (0 ns)
	'getelementptr' operation ('P_minus_addr_1', ../src/hls_src/KF_kernel.cpp:136) [457]  (0 ns)
	'load' operation ('P_minus_load', ../src/hls_src/KF_kernel.cpp:136) on array 'P_minus', ../src/hls_src/KF_kernel.cpp:107 [458]  (1.35 ns)

 <State 98>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load', ../src/hls_src/KF_kernel.cpp:136) on array 'P_minus', ../src/hls_src/KF_kernel.cpp:107 [458]  (1.35 ns)
	'store' operation ('store_ln136', ../src/hls_src/KF_kernel.cpp:136) of variable 'P_minus_load', ../src/hls_src/KF_kernel.cpp:136 on array 'P_plus', ../src/hls_src/KF_kernel.cpp:110 [460]  (1.35 ns)

 <State 99>: 0ns
The critical path consists of the following:

 <State 100>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls_src/matrix_ops.h:68) with incoming values : ('add_ln61', ../src/hls_src/matrix_ops.h:61) [469]  (0.489 ns)

 <State 101>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls_src/matrix_ops.h:68) with incoming values : ('add_ln61', ../src/hls_src/matrix_ops.h:61) [469]  (0 ns)
	'getelementptr' operation ('tmp_mat_3_addr_1', ../src/hls_src/matrix_ops.h:68) [481]  (0 ns)
	'load' operation ('tmp_mat_3_load_1', ../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_3', ../src/hls_src/KF_kernel.cpp:115 [482]  (1.35 ns)

 <State 102>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load_1', ../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_3', ../src/hls_src/KF_kernel.cpp:115 [482]  (1.35 ns)

 <State 103>: 6.56ns
The critical path consists of the following:
	'load' operation ('z_2_load', ../src/hls_src/matrix_ops.h:68) on local variable 'z[2]' [476]  (0 ns)
	'mux' operation ('tmp', ../src/hls_src/matrix_ops.h:68) [480]  (0.547 ns)
	'fsub' operation ('y_bar[0]', ../src/hls_src/matrix_ops.h:68) [483]  (6.02 ns)

 <State 104>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../src/hls_src/matrix_ops.h:68) [483]  (6.02 ns)

 <State 105>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../src/hls_src/matrix_ops.h:68) [483]  (6.02 ns)

 <State 106>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../src/hls_src/matrix_ops.h:68) [483]  (6.02 ns)

 <State 107>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../src/hls_src/matrix_ops.h:68) [483]  (6.02 ns)
	'store' operation ('store_ln68', ../src/hls_src/matrix_ops.h:68) of variable 'y_bar[0]', ../src/hls_src/matrix_ops.h:68 on local variable 'y_bar[2]' [486]  (0 ns)

 <State 108>: 0ns
The critical path consists of the following:

 <State 109>: 0.489ns
The critical path consists of the following:
	'call' operation ('call_ln151', ../src/hls_src/KF_kernel.cpp:151) to 'matMultiply<float, 6, 6, 6>.4' [498]  (0.489 ns)

 <State 110>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:152) with incoming values : ('add_ln41_2', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:152) [501]  (0.489 ns)

 <State 111>: 0.868ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:152) with incoming values : ('add_ln41_2', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:152) [501]  (0 ns)
	'sub' operation ('empty_58', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:152) [511]  (0.868 ns)

 <State 112>: 2.23ns
The critical path consists of the following:
	'phi' operation ('j', ../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:152) with incoming values : ('add_ln44_1', ../src/hls_src/matrix_ops.h:44->../src/hls_src/KF_kernel.cpp:152) [514]  (0 ns)
	'add' operation ('add_ln48_2', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152) [522]  (0.878 ns)
	'getelementptr' operation ('tmp_mat_2_addr_2', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152) [524]  (0 ns)
	'load' operation ('tmp_mat_2_load_1', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152) on array 'tmp_mat_2', ../src/hls_src/KF_kernel.cpp:113 [525]  (1.35 ns)

 <State 113>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_1', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152) on array 'tmp_mat_2', ../src/hls_src/KF_kernel.cpp:113 [525]  (1.35 ns)

 <State 114>: 6.81ns
The critical path consists of the following:
	'load' operation ('R_load', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152) on array 'R', ../src/hls_src/KF_kernel.cpp:80 [527]  (0.79 ns)
	'fadd' operation ('add8_i2', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152) [528]  (6.02 ns)

 <State 115>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152) [528]  (6.02 ns)

 <State 116>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152) [528]  (6.02 ns)

 <State 117>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152) [528]  (6.02 ns)

 <State 118>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152) [528]  (6.02 ns)
	'store' operation ('store_ln48', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152) of variable 'add8_i2', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:152 on array 'mat_out' [530]  (0.79 ns)

 <State 119>: 1ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls_src/matrix_ops.h:100) with incoming values : ('add_ln100', ../src/hls_src/matrix_ops.h:100) [537]  (0 ns)
	'sub' operation ('empty_59', ../src/hls_src/matrix_ops.h:100) [547]  (0.868 ns)
	blocking operation 0.133 ns on control path)

 <State 120>: 0.79ns
The critical path consists of the following:
	'load' operation ('mat_out_assign_2_load', ../src/hls_src/matrix_ops.h:108) on array 'mat_out' [550]  (0.79 ns)

 <State 121>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/hls_src/matrix_ops.h:108) [551]  (6.71 ns)

 <State 122>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/hls_src/matrix_ops.h:108) [551]  (6.71 ns)

 <State 123>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/hls_src/matrix_ops.h:108) [551]  (6.71 ns)

 <State 124>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/hls_src/matrix_ops.h:108) [551]  (6.71 ns)

 <State 125>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/hls_src/matrix_ops.h:108) [551]  (6.71 ns)

 <State 126>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/hls_src/matrix_ops.h:108) [551]  (6.71 ns)

 <State 127>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/hls_src/matrix_ops.h:108) [551]  (6.71 ns)

 <State 128>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/hls_src/matrix_ops.h:108) [551]  (6.71 ns)

 <State 129>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/hls_src/matrix_ops.h:108) [551]  (6.71 ns)

 <State 130>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/hls_src/matrix_ops.h:108) [551]  (6.71 ns)

 <State 131>: 1.66ns
The critical path consists of the following:
	'phi' operation ('j', ../src/hls_src/matrix_ops.h:103) with incoming values : ('add_ln103', ../src/hls_src/matrix_ops.h:103) [554]  (0 ns)
	'add' operation ('add_ln110', ../src/hls_src/matrix_ops.h:110) [565]  (0.868 ns)
	'getelementptr' operation ('S_inv_addr_1', ../src/hls_src/matrix_ops.h:110) [567]  (0 ns)
	'store' operation ('store_ln110', ../src/hls_src/matrix_ops.h:110) of constant 0 on array 'S_inv', ../src/hls_src/KF_kernel.cpp:142 [568]  (0.79 ns)

 <State 132>: 0ns
The critical path consists of the following:

 <State 133>: 0ns
The critical path consists of the following:

 <State 134>: 0ns
The critical path consists of the following:

 <State 135>: 0.489ns
The critical path consists of the following:
	'load' operation ('y_bar_2_load', ../src/hls_src/KF_kernel.cpp:158) on local variable 'y_bar[2]' [578]  (0 ns)
	'call' operation ('call_ln158', ../src/hls_src/KF_kernel.cpp:158) to 'matMultiply<float, 6, 6, 6>.2' [583]  (0.489 ns)

 <State 136>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:159) with incoming values : ('add_ln41_3', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:159) [586]  (0.489 ns)

 <State 137>: 0.746ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:159) with incoming values : ('add_ln41_3', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:159) [586]  (0 ns)
	'add' operation ('add_ln41_3', ../src/hls_src/matrix_ops.h:41->../src/hls_src/KF_kernel.cpp:159) [587]  (0.746 ns)

 <State 138>: 2.1ns
The critical path consists of the following:
	'phi' operation ('j') [595]  (0 ns)
	'add' operation ('add_ln48_3', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159) [601]  (0.746 ns)
	'getelementptr' operation ('tmp_mat_3_addr_2', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159) [605]  (0 ns)
	'load' operation ('tmp_mat_3_load_2', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159) on array 'tmp_mat_3', ../src/hls_src/KF_kernel.cpp:115 [606]  (1.35 ns)

 <State 139>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load_2', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159) on array 'tmp_mat_3', ../src/hls_src/KF_kernel.cpp:115 [606]  (1.35 ns)

 <State 140>: 6.81ns
The critical path consists of the following:
	'load' operation ('x_minus_load_1', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159) on array 'x_minus', ../src/hls_src/KF_kernel.cpp:106 [604]  (0.79 ns)
	'fadd' operation ('add8_i3', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159) [607]  (6.02 ns)

 <State 141>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159) [607]  (6.02 ns)

 <State 142>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159) [607]  (6.02 ns)

 <State 143>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159) [607]  (6.02 ns)

 <State 144>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159) [607]  (6.02 ns)
	'store' operation ('store_ln48', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159) of variable 'add8_i3', ../src/hls_src/matrix_ops.h:48->../src/hls_src/KF_kernel.cpp:159 on array 'x_plus', ../src/hls_src/KF_kernel.cpp:109 [609]  (0.79 ns)

 <State 145>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls_src/matrix_ops.h:61) with incoming values : ('add_ln61_1', ../src/hls_src/matrix_ops.h:61) [617]  (0.489 ns)

 <State 146>: 1.25ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls_src/matrix_ops.h:61) with incoming values : ('add_ln61_1', ../src/hls_src/matrix_ops.h:61) [617]  (0 ns)
	'sub' operation ('empty_60', ../src/hls_src/matrix_ops.h:61) [627]  (0.887 ns)
	blocking operation 0.358 ns on control path)

 <State 147>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../src/hls_src/matrix_ops.h:64) with incoming values : ('add_ln64', ../src/hls_src/matrix_ops.h:64) [630]  (0 ns)
	'add' operation ('add_ln68', ../src/hls_src/matrix_ops.h:68) [638]  (0.887 ns)
	'getelementptr' operation ('I_addr', ../src/hls_src/matrix_ops.h:68) [640]  (0 ns)
	'load' operation ('I_load', ../src/hls_src/matrix_ops.h:68) on array 'I' [641]  (1.35 ns)

 <State 148>: 1.35ns
The critical path consists of the following:
	'load' operation ('I_load', ../src/hls_src/matrix_ops.h:68) on array 'I' [641]  (1.35 ns)

 <State 149>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../src/hls_src/matrix_ops.h:68) [644]  (6.02 ns)

 <State 150>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../src/hls_src/matrix_ops.h:68) [644]  (6.02 ns)

 <State 151>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../src/hls_src/matrix_ops.h:68) [644]  (6.02 ns)

 <State 152>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../src/hls_src/matrix_ops.h:68) [644]  (6.02 ns)

 <State 153>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../src/hls_src/matrix_ops.h:68) [644]  (6.02 ns)

 <State 154>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('tmp_mat_1_addr_1', ../src/hls_src/matrix_ops.h:68) [645]  (0 ns)
	'store' operation ('store_ln68', ../src/hls_src/matrix_ops.h:68) of variable 'sub_i1', ../src/hls_src/matrix_ops.h:68 on array 'tmp_mat_1', ../src/hls_src/KF_kernel.cpp:112 [646]  (1.35 ns)

 <State 155>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:166) with incoming values : ('add_ln166', ../src/hls_src/KF_kernel.cpp:166) [654]  (0.489 ns)

 <State 156>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:166) with incoming values : ('add_ln166', ../src/hls_src/KF_kernel.cpp:166) [654]  (0 ns)
	'getelementptr' operation ('x_plus_addr_2', ../src/hls_src/KF_kernel.cpp:166) [663]  (0 ns)
	'load' operation ('x_plus_load', ../src/hls_src/KF_kernel.cpp:166) on array 'x_plus', ../src/hls_src/KF_kernel.cpp:109 [664]  (0.79 ns)

 <State 157>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_plus_load', ../src/hls_src/KF_kernel.cpp:166) on array 'x_plus', ../src/hls_src/KF_kernel.cpp:109 [664]  (0.79 ns)
	'store' operation ('store_ln166', ../src/hls_src/KF_kernel.cpp:166) of variable 'x_plus_load', ../src/hls_src/KF_kernel.cpp:166 on array 'x_hat' [666]  (0.79 ns)

 <State 158>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:167) with incoming values : ('add_ln167', ../src/hls_src/KF_kernel.cpp:167) [671]  (0.489 ns)

 <State 159>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:167) with incoming values : ('add_ln167', ../src/hls_src/KF_kernel.cpp:167) [671]  (0 ns)
	'getelementptr' operation ('P_plus_addr_1', ../src/hls_src/KF_kernel.cpp:167) [680]  (0 ns)
	'load' operation ('P_plus_load', ../src/hls_src/KF_kernel.cpp:167) on array 'P_plus', ../src/hls_src/KF_kernel.cpp:110 [681]  (1.35 ns)

 <State 160>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load', ../src/hls_src/KF_kernel.cpp:167) on array 'P_plus', ../src/hls_src/KF_kernel.cpp:110 [681]  (1.35 ns)
	'store' operation ('store_ln167', ../src/hls_src/KF_kernel.cpp:167) of variable 'P_plus_load', ../src/hls_src/KF_kernel.cpp:167 on array 'P_hat' [683]  (1.35 ns)

 <State 161>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:168) with incoming values : ('add_ln168_1', ../src/hls_src/KF_kernel.cpp:168) [688]  (0.489 ns)

 <State 162>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../src/hls_src/KF_kernel.cpp:168) with incoming values : ('add_ln168_1', ../src/hls_src/KF_kernel.cpp:168) [688]  (0 ns)
	'getelementptr' operation ('x_plus_addr_3', ../src/hls_src/KF_kernel.cpp:168) [697]  (0 ns)
	'load' operation ('x_plus_load_1', ../src/hls_src/KF_kernel.cpp:168) on array 'x_plus', ../src/hls_src/KF_kernel.cpp:109 [698]  (0.79 ns)

 <State 163>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_plus_load_1', ../src/hls_src/KF_kernel.cpp:168) on array 'x_plus', ../src/hls_src/KF_kernel.cpp:109 [698]  (0.79 ns)
	'store' operation ('store_ln168', ../src/hls_src/KF_kernel.cpp:168) of variable 'x_plus_load_1', ../src/hls_src/KF_kernel.cpp:168 on array 'dout_', ../src/hls_src/KF_kernel.cpp:65 [702]  (0.79 ns)

 <State 164>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls_src/KF_kernel.cpp:169) with incoming values : ('add_ln169', ../src/hls_src/KF_kernel.cpp:169) [707]  (0.489 ns)

 <State 165>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls_src/KF_kernel.cpp:169) with incoming values : ('add_ln169', ../src/hls_src/KF_kernel.cpp:169) [707]  (0 ns)
	'getelementptr' operation ('dout_addr_2', ../src/hls_src/KF_kernel.cpp:170) [716]  (0 ns)
	'load' operation ('dout_load', ../src/hls_src/KF_kernel.cpp:170) on array 'dout_', ../src/hls_src/KF_kernel.cpp:65 [717]  (0.79 ns)

 <State 166>: 1.58ns
The critical path consists of the following:
	'load' operation ('dout_load', ../src/hls_src/KF_kernel.cpp:170) on array 'dout_', ../src/hls_src/KF_kernel.cpp:65 [717]  (0.79 ns)
	'store' operation ('store_ln170', ../src/hls_src/KF_kernel.cpp:170) of variable 'bitcast_ln170', ../src/hls_src/KF_kernel.cpp:170 on array 'dout' [720]  (0.79 ns)

 <State 167>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
