Info (10281): Verilog HDL Declaration information at pulse_bomb.sv(4): object "on_ground" differs only in case from object "ON_GROUND" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/pulse_bomb.sv Line: 4
Info (10281): Verilog HDL Declaration information at pulse_bomb.sv(14): object "BOMB_hit" differs only in case from object "bomb_hit" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/pulse_bomb.sv Line: 14
Info (10281): Verilog HDL Declaration information at pulse_bomb.sv(15): object "BOOM_hit" differs only in case from object "boom_hit" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/pulse_bomb.sv Line: 15
Info (10281): Verilog HDL Declaration information at chara.sv(19): object "SWIFT_hit" differs only in case from object "swift_hit" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/chara.sv Line: 19
Info (10281): Verilog HDL Declaration information at chara.sv(15): object "moving_up" differs only in case from object "MOVING_UP" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/chara.sv Line: 15
Info (10281): Verilog HDL Declaration information at chara.sv(15): object "moving_down" differs only in case from object "MOVING_DOWN" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/chara.sv Line: 15
Info (10281): Verilog HDL Declaration information at chara.sv(20): object "deflect" differs only in case from object "DEFLECT" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/chara.sv Line: 20
Info (10281): Verilog HDL Declaration information at bullet.sv(20): object "DEFLECT_HIT" differs only in case from object "deflect_hit" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/bullet.sv Line: 20
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at hpi_io_intf.sv(43): extended using "x" or "z" File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/hpi_io_intf.sv Line: 43
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project_Jan2/HexDriver.sv Line: 23
