# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 510 0.000512 512 0.4 460 10240 3.26006 0.881376 4.32477 26.3351 35.0005 35.1462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 510 0.000512 512 0.4 460 9216 3.13853 0.821504 4.58752 24.976 33.7189 33.8684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 510 0.000512 512 0.4 460 10240 3.21181 0.864128 5.27136 25.9961 35.5436 35.6741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 510 0.000512 512 0.4 460 9216 3.13277 0.823232 4.47373 24.9954 33.6231 33.7752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 510 0.000512 512 0.4 460 9600 3.2728 0.864704 4.704 26.0138 35.0513 35.1999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 510 0.000512 512 0.4 460 7168 3.16141 0.794144 3.66819 24.3104 32.1377 32.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 510 0.000512 512 0.4 460 7680 3.37162 0.862208 3.97558 26.0272 34.4413 34.5904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 510 0.000512 512 0.4 460 8192 3.20048 0.823136 4.12016 25.002 33.353 33.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 510 0.000512 512 0.4 460 6144 3.32294 0.828896 3.26589 25.063 32.6807 32.8315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 510 0.000512 512 0.4 460 6400 3.44778 0.865824 3.59728 26.0994 34.2109 34.3625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 510 0.000512 512 0.4 460 0 0.735648 0.014688 22.2759 23.1125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 510 0.000512 512 0.4 465 11264 3.18317 0.877984 4.68077 26.3128 35.2573 35.4038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 510 0.000512 512 0.4 465 11520 3.14669 0.861568 4.85402 25.9957 35.0648 35.2154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 510 0.000512 512 0.4 465 10752 3.17402 0.8616 4.55619 25.9805 34.7723 34.9248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 510 0.000512 512 0.4 465 10752 3.12605 0.83968 4.61238 25.4868 34.2693 34.4185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 510 0.000512 512 0.4 465 10240 3.2584 0.882016 4.6641 26.3384 35.3439 35.4925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 510 0.000512 512 0.4 465 9216 3.14262 0.822592 4.73856 24.985 33.8898 34.0398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 510 0.000512 512 0.4 465 10240 3.21552 0.861856 5.15597 26.0227 35.4616 35.6188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 510 0.000512 512 0.4 465 9216 3.12755 0.824736 4.9087 24.9972 34.0704 34.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 510 0.000512 512 0.4 465 9600 3.27542 0.86816 5.17072 26.0338 35.5487 35.6984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 510 0.000512 512 0.4 465 7168 3.15709 0.792384 3.93904 24.3283 32.4159 32.5668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 510 0.000512 512 0.4 465 11520 3.14659 0.864256 6.09696 26.0476 36.3569 36.5076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 510 0.000512 512 0.4 465 8192 3.19936 0.827104 4.27002 25.0277 33.5248 33.6745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 510 0.000512 512 0.4 465 6144 3.32531 0.822976 3.64413 25.0507 33.0415 33.1866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 510 0.000512 512 0.4 465 6400 3.45056 0.864576 3.94669 26.0785 34.5465 34.6964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 510 0.000512 512 0.4 465 0 0.731136 0.01552 22.291 23.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 510 0.000512 512 0.4 460 11264 3.1881 0.87808 4.43133 26.3312 35.0304 35.1803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 510 0.000512 512 0.4 460 10240 3.22189 0.867776 4.56435 25.9976 34.8535 35.0065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 510 0.000512 512 0.4 460 10752 3.18243 0.863712 4.53757 25.9976 34.7879 34.9353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 510 0.000512 512 0.4 460 8960 3.22675 0.839584 3.91306 25.4681 33.6473 33.7967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 510 0.000512 512 0.4 460 10240 3.25949 0.88064 4.44778 26.3593 35.1515 35.3001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 510 0.000512 512 0.4 460 9216 3.14547 0.825344 4.9895 24.9893 34.1487 34.3006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 510 0.000512 512 0.4 460 9216 3.13408 0.8248 3.788 25.0171 32.9616 33.1118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 510 0.000512 512 0.4 460 10240 3.21309 0.866304 5.45075 26.0223 35.756 35.9045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 510 0.000512 512 0.4 460 5120 3.28173 0.796672 2.33971 24.3607 30.9782 31.1315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 510 0.000512 512 0.4 460 9216 3.12707 0.827392 4.64726 25.0048 33.805 33.9544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 510 0.000512 512 0.4 460 6144 3.32438 0.825536 2.59978 25.2886 32.2416 32.3942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 510 0.000512 512 0.4 460 9600 3.2711 0.865472 4.98211 26.0363 35.3597 35.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 510 0.000512 512 0.4 460 6400 3.44925 0.866272 2.78771 26.0766 33.3783 33.5297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 510 0.000512 512 0.4 460 7168 3.15485 0.793888 4.72749 24.3113 33.1866 33.3329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 510 0.000512 512 0.4 460 7168 3.17056 0.797824 3.40618 24.3861 31.9559 32.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 510 0.000512 512 0.4 460 7680 3.37178 0.8624 4.90922 26.0564 35.4018 35.5545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 510 0.000512 512 0.4 460 7680 3.37299 0.866272 3.59709 26.1083 34.1458 34.2974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 510 0.000512 512 0.4 460 8192 3.20378 0.82304 5.11686 25.0013 34.3443 34.4904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 510 0.000512 512 0.4 460 0 0.728992 0.01488 22.2781 23.1082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 510 0.000512 512 0.4 460 6144 3.32042 0.827392 3.72522 25.0651 33.1441 33.2911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 510 0.000512 512 0.4 460 0 0.825344 0.014912 25.1284 26.0425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 510 0.000512 512 0.4 460 6400 3.45562 0.866016 4.06886 26.334 34.9275 35.0781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 510 0.000512 512 0.4 456 10240 3.24528 0.879904 4.09578 26.3284 34.7564 34.9022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 510 0.000512 512 0.4 456 8960 3.29603 0.865312 3.89488 25.9754 34.23 34.3793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 510 0.000512 512 0.4 456 9216 3.2663 0.868352 3.91485 25.9818 34.2317 34.3819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 510 0.000512 512 0.4 456 6144 3.30467 0.823552 2.01126 24.9896 31.3288 31.4739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 510 0.000512 512 0.4 456 8960 3.21917 0.837632 4.3449 25.4935 34.0966 34.2432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 510 0.000512 512 0.4 456 7168 3.16304 0.793408 2.4792 24.3294 30.9599 31.1071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 510 0.000512 512 0.4 456 10240 3.26112 0.879968 4.73683 26.3344 35.4122 35.5615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 510 0.000512 512 0.4 456 8192 3.20128 0.823008 2.8039 25.0248 32.0514 32.1984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 510 0.000512 512 0.4 456 6912 3.2703 0.822304 3.64742 24.9831 32.9232 33.0713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 510 0.000512 512 0.4 456 4608 3.38685 0.82176 2.0431 25.0174 31.4723 31.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 510 0.000512 512 0.4 456 7680 3.3503 0.863584 3.89914 26.0222 34.3324 34.4784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 510 0.000512 512 0.4 456 5120 3.27264 0.79872 2.1607 24.3383 30.7717 30.9181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 510 0.000512 512 0.4 456 6144 3.30605 0.829184 3.88192 25.0066 33.2273 33.3742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 510 0.000512 512 0.4 456 6144 3.32445 0.826528 2.7096 25.05 32.1052 32.2543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 510 0.000512 512 0.4 456 9600 3.27258 0.866176 5.86074 26.0402 36.2385 36.3849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 510 0.000512 512 0.4 456 6400 3.45091 0.862848 2.90339 26.0788 33.4989 33.6507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 510 0.000512 512 0.4 456 7168 3.16102 0.799104 4.36013 24.3053 32.8249 32.9718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 510 0.000512 512 0.4 456 7168 3.17101 0.796672 3.11552 24.3788 31.661 31.8116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 510 0.000512 512 0.4 456 7680 3.37149 0.864288 4.44643 26.0563 34.9404 35.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 510 0.000512 512 0.4 456 7680 3.37094 0.865472 3.28486 26.109 33.8297 33.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 510 0.000512 512 0.4 456 8192 3.19888 0.825248 4.6415 25.0299 33.8973 34.0447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 510 0.000512 512 0.4 456 0 0.731168 0.015104 22.2754 23.1123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 510 0.000512 512 0.4 475 9216 3.30118 0.87856 4.28931 26.3132 34.9764 35.1273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 510 0.000512 512 0.4 475 8960 3.29245 0.866272 3.85923 25.9697 34.1908 34.3369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 510 0.000512 512 0.4 475 7680 3.35338 0.864576 2.36394 25.9981 32.786 32.9394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 510 0.000512 512 0.4 475 9216 3.26147 0.866976 4.2127 26.0025 34.5498 34.6974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 510 0.000512 512 0.4 475 6144 3.30118 0.823328 2.15408 24.9872 31.464 31.6115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 510 0.000512 512 0.4 475 7168 3.31565 0.837632 3.53638 25.471 33.3697 33.5155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 510 0.000512 512 0.4 475 3584 3.35574 0.794528 1.47037 24.3262 30.1484 30.2961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 510 0.000512 512 0.4 475 8192 3.36874 0.877408 4.17968 26.353 34.9776 35.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 510 0.000512 512 0.4 475 4096 3.44086 0.824 1.76141 25.0054 31.2331 31.3839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 510 0.000512 512 0.4 475 6912 3.27142 0.82256 3.87302 24.9606 33.1267 33.2745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 510 0.000512 512 0.4 475 4608 3.39005 0.82496 2.14608 25.0332 31.59 31.7381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 510 0.000512 512 0.4 475 7680 3.35043 0.864544 4.08925 25.9964 34.5019 34.6522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 510 0.000512 512 0.4 475 5120 3.28029 0.798752 2.26746 24.3574 30.9126 31.0601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 510 0.000512 512 0.4 475 6144 3.30218 0.825632 4.01802 25.0026 33.3564 33.5015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 510 0.000512 512 0.4 475 6144 3.32125 0.827168 2.81718 25.0519 32.2181 32.3658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 510 0.000512 512 0.4 475 6400 3.44938 0.864128 4.1928 26.0093 34.7194 34.8672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 510 0.000512 512 0.4 475 6400 3.45408 0.863072 3.03664 26.1004 33.654 33.8105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 510 0.000512 512 0.4 475 3584 3.35843 0.794624 2.36131 24.3089 31.0189 31.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 510 0.000512 512 0.4 475 0 0.79872 0.016384 24.3157 25.2205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 510 0.000512 512 0.4 475 7680 3.36707 0.864256 4.6079 26.0487 35.0878 35.2387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 510 0.000512 512 0.4 475 7680 3.3696 0.866496 3.39242 26.1124 33.9453 34.0956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 510 0.000512 512 0.4 475 4096 3.44061 0.823072 2.62963 25.0264 32.116 32.2662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 510 0.000512 512 0.4 475 0 0.729184 0.014752 22.2793 23.1156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 510 0.000512 512 0.4 480 8192 3.35619 0.882688 3.44387 26.3369 34.2245 34.3799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 510 0.000512 512 0.4 480 8192 3.37142 0.878464 2.45757 26.336 33.2399 33.3895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 510 0.000512 512 0.4 480 7680 3.36426 0.862208 3.38749 26.0002 33.8141 33.9603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 510 0.000512 512 0.4 480 7680 3.34742 0.864352 2.53942 26.0203 32.9772 33.1237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 510 0.000512 512 0.4 480 7680 3.352 0.8608 3.75142 25.9843 34.147 34.2974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 510 0.000512 512 0.4 480 6144 3.30701 0.824 2.21661 24.9805 31.5338 31.6841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 510 0.000512 512 0.4 480 7168 3.31731 0.838848 3.34864 25.4934 33.1991 33.3375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 510 0.000512 512 0.4 480 3584 3.36477 0.792704 1.62989 24.3038 30.2896 30.4374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 510 0.000512 512 0.4 480 5376 3.4473 0.8424 1.98995 25.5644 32.0471 32.2028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 510 0.000512 512 0.4 480 8192 3.3665 0.879424 3.91718 26.3309 34.6921 34.8424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 510 0.000512 512 0.4 480 4096 3.43907 0.823296 1.85933 25.0288 31.3476 31.5003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 510 0.000512 512 0.4 480 6144 3.32592 0.825952 2.29981 25.0477 31.7003 31.8525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 510 0.000512 512 0.4 480 4608 3.40442 0.821952 3.14186 24.99 32.5601 32.7096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 510 0.000512 512 0.4 480 4608 3.3927 0.8224 2.47773 25.0393 31.9375 32.0801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 510 0.000512 512 0.4 480 0 0.765312 0.01584 23.469 24.3419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 510 0.000512 512 0.4 480 7680 3.34566 0.868352 4.99309 26.0197 35.4256 35.5773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 510 0.000512 512 0.4 480 5120 3.2791 0.798272 2.7225 24.3429 31.3479 31.4905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 510 0.000512 512 0.4 480 7680 3.37117 0.866752 3.33862 26.1246 33.9023 34.0547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 510 0.000512 512 0.4 480 6144 3.30477 0.822496 3.74502 25.0038 33.0768 33.2267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 510 0.000512 512 0.4 480 6144 3.32352 0.825632 3.04653 25.0647 32.4589 32.6058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 510 0.000512 512 0.4 480 0 0.826432 0.014336 25.0648 25.9973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 510 0.000512 512 0.4 480 6400 3.45187 0.866848 4.02813 26.0361 34.5788 34.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 510 0.000512 512 0.4 480 6400 3.4479 0.86512 3.25683 26.1012 33.869 34.0214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 510 0.000512 512 0.4 480 3584 3.36637 0.794624 2.5481 24.3211 31.2332 31.3836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 510 0.000512 512 0.4 480 0 0.796672 0.015072 24.5528 25.4528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 510 0.000512 512 0.4 480 0 0.7168 0.0144 21.9847 22.8081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 510 0.000512 512 0.4 480 7680 3.36509 0.866272 4.62086 26.0532 35.103 35.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 510 0.000512 512 0.4 480 7680 3.36986 0.866272 3.79875 26.114 34.3463 34.4972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 510 0.000512 512 0.4 480 0 0.771936 0.014336 23.5398 24.4187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 510 0.000512 512 0.4 480 4096 3.44368 0.823296 2.85981 25.028 32.3548 32.5044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 510 0.000512 512 0.4 480 0 0.730176 0.015616 22.2775 23.1103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 510 0.000512 512 0.4 480 0 0.831488 0.015872 25.1285 26.0642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 510 0.000512 512 0.4 480 7168 3.42781 0.878592 3.22387 26.3416 34.0771 34.2267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 510 0.000512 512 0.4 480 6144 3.50464 0.875232 2.0945 26.3609 33.0341 33.1787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 510 0.000512 512 0.4 480 6400 3.43862 0.864736 3.16678 25.9929 33.6676 33.8186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 510 0.000512 512 0.4 480 5120 3.50678 0.862496 2.12275 25.9929 32.689 32.8376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 510 0.000512 512 0.4 480 3840 3.60742 0.86416 1.6808 26.0335 32.3865 32.5345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 510 0.000512 512 0.4 480 6144 3.4408 0.86432 3.0025 26.0026 33.515 33.6632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 510 0.000512 512 0.4 480 3072 3.48525 0.825376 1.5017 24.9869 31.0052 31.1501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 510 0.000512 512 0.4 480 4608 3.39264 0.822976 1.82432 25.0396 31.277 31.4263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 510 0.000512 512 0.4 480 5376 3.43008 0.83968 3.46458 25.4684 33.4059 33.5545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 510 0.000512 512 0.4 480 3584 3.35914 0.793024 1.98035 24.3063 30.6449 30.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 510 0.000512 512 0.4 480 5376 3.43866 0.845024 2.50819 25.5421 32.527 32.6757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 510 0.000512 512 0.4 480 6144 3.50643 0.877536 3.82522 26.3307 34.7443 34.8877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 510 0.000512 512 0.4 480 4096 3.43962 0.823744 2.17667 25.004 31.6483 31.7971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 510 0.000512 512 0.4 480 0 0.82336 0.0144 24.975 25.8996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 510 0.000512 512 0.4 480 4608 3.40333 0.824832 3.16829 24.992 32.5838 32.7332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 510 0.000512 512 0.4 480 4608 3.39776 0.822176 2.53888 25.0107 31.9734 32.1247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 510 0.000512 512 0.4 480 0 0.764832 0.016768 23.4515 24.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 510 0.000512 512 0.4 480 0 0.8256 0.01552 25.0698 25.9978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 510 0.000512 512 0.4 480 5120 3.52435 0.8632 3.42474 26.0041 34.0235 34.1695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 510 0.000512 512 0.4 480 0 0.799168 0.015904 24.2883 25.1932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 510 0.000512 512 0.4 480 0 0.864576 0.016384 26.0395 27.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 510 0.000512 512 0.4 480 3072 3.4903 0.82496 2.3207 25.005 31.8377 31.9876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 510 0.000512 512 0.4 480 0 0.82688 0.01584 24.9784 25.9099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 510 0.000512 512 0.4 480 0 0.827392 0.014656 25.0482 25.9784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 510 0.000512 512 0.4 480 0 0.830144 0.014336 25.1227 26.0595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 510 0.000512 512 0.4 480 6400 3.4505 0.866304 4.11501 26.0335 34.6665 34.8144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 510 0.000512 512 0.4 480 6400 3.45414 0.864768 3.42368 26.0846 34.0247 34.1746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 510 0.000512 512 0.4 480 6144 3.49168 0.882816 2.98307 26.3402 33.8952 34.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 510 0.000512 512 0.4 480 6144 3.50502 0.876544 2.19606 26.3353 33.1158 33.2648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 510 0.000512 512 0.4 480 3072 3.4847 0.823616 1.35373 25.0041 30.867 31.0193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 510 0.000512 512 0.4 480 5120 3.52134 0.8624 2.4759 25.9801 33.0418 33.1876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 510 0.000512 512 0.4 480 5120 3.51171 0.866304 1.9273 26.0274 32.5311 32.6819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 510 0.000512 512 0.4 480 3840 3.60931 0.862496 1.60048 26.022 32.2896 32.4403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 510 0.000512 512 0.4 480 6144 3.43882 0.860928 3.73088 25.9838 34.2105 34.3577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 510 0.000512 512 0.4 480 3072 3.48131 0.82448 1.66656 25.0033 31.1709 31.3184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 510 0.000512 512 0.4 480 4608 3.39587 0.82464 2.0935 25.0094 31.525 31.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 48 510 0.000512 512 0.4 480 0 0.826688 0.015168 24.9757 25.9077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 510 0.000512 512 0.4 480 5376 3.43315 0.83968 3.32467 25.486 33.28 33.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 510 0.000512 512 0.4 480 3584 3.35718 0.794528 1.8791 24.3101 30.5382 30.6893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 510 0.000512 512 0.4 480 5376 3.44131 0.84192 2.31478 25.5485 32.3476 32.4954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 48 510 0.000512 512 0.4 480 0 0.796768 0.016384 24.3268 25.2276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 510 0.000512 512 0.4 480 6144 3.50186 0.877248 3.62592 26.3523 34.5568 34.7029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 510 0.000512 512 0.4 480 4096 3.43757 0.821248 2.07034 25.0029 31.5383 31.6842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 48 510 0.000512 512 0.4 480 0 0.823008 0.017632 24.9813 25.9084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 48 510 0.000512 512 0.4 480 0 0.7288 0.014368 22.293 23.1264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 510 0.000512 512 0.4 480 4608 3.40627 0.823296 2.89939 24.9905 32.3156 32.4672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 510 0.000512 512 0.4 480 4608 3.39699 0.822976 2.40339 25.0139 31.8383 31.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 48 510 0.000512 512 0.4 480 0 0.76544 0.016384 23.4677 24.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 510 0.000512 512 0.4 480 0 0.827392 0.015456 25.0688 25.9984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 510 0.000512 512 0.4 480 5120 3.51299 0.864256 3.19795 26.0067 33.7751 33.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 48 510 0.000512 512 0.4 480 0 0.798496 0.016384 24.2883 25.1953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 510 0.000512 512 0.4 480 0 0.86688 0.016384 26.0601 27.0348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 510 0.000512 512 0.4 500 5120 3.5537 0.878336 2.73594 26.3175 33.6829 33.8299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 510 0.000512 512 0.4 500 4096 3.63939 0.878336 1.74989 26.3615 32.8221 32.9695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 510 0.000512 512 0.4 500 3072 3.48394 0.824608 1.476 25.0042 30.991 31.1431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 510 0.000512 512 0.4 500 3840 3.60573 0.862208 2.11987 25.9719 32.7592 32.9049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 510 0.000512 512 0.4 500 2560 3.67238 0.864256 1.3809 26.0196 32.1333 32.2828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 510 0.000512 512 0.4 500 3840 3.60397 0.861152 1.65168 26.0488 32.3703 32.5184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 50 510 0.000512 512 0.4 500 0 0.79872 0.014848 24.2899 25.1904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 510 0.000512 512 0.4 500 4608 3.53514 0.866496 3.00339 25.9824 33.5855 33.7366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 510 0.000512 512 0.4 500 3072 3.48362 0.822944 1.69386 24.9763 31.1811 31.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 50 510 0.000512 512 0.4 500 0 0.82336 0.015008 24.9625 25.8915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 50 510 0.000512 512 0.4 500 0 0.824672 0.01632 24.977 25.9071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 510 0.000512 512 0.4 500 3584 3.5415 0.841728 2.35594 25.4724 32.4145 32.5649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 50 510 0.000512 512 0.4 500 0 0.791328 0.016384 24.2553 25.1523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 50 510 0.000512 512 0.4 500 0 0.84448 0.016384 25.4813 26.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 50 510 0.000512 512 0.4 500 0 0.7976 0.016 24.3166 25.2183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 510 0.000512 512 0.4 500 4096 3.63536 0.885216 2.62515 26.35 33.7009 33.8492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 50 510 0.000512 512 0.4 500 0 0.82304 0.014944 24.9346 25.8628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 50 510 0.000512 512 0.4 500 0 0.825344 0.01456 25.0022 25.9339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 510 0.000512 512 0.4 500 2304 3.54995 0.822944 1.91776 24.9867 31.476 31.6237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 50 510 0.000512 512 0.4 500 0 0.822048 0.015456 24.9514 25.8798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 50 510 0.000512 512 0.4 500 0 0.768704 0.016128 23.4697 24.3418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 510 0.000512 512 0.4 500 0 0.826528 0.014336 25.0588 25.9884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 510 0.000512 512 0.4 500 0 0.77136 0.015584 23.5627 24.4382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 510 0.000512 512 0.4 500 2560 3.67155 0.866304 2.0239 26.0033 32.7603 32.9116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 50 510 0.000512 512 0.4 500 0 0.798912 0.01616 24.2948 25.1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 510 0.000512 512 0.4 500 0 0.868192 0.016 26.0428 27.0152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 510 0.000512 512 0.4 480 4096 3.62355 0.876544 2.10928 26.3348 33.1475 33.2979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 510 0.000512 512 0.4 480 4096 3.63584 0.878592 1.71504 26.332 32.7595 32.9094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 60 510 0.000512 512 0.4 480 0 0.822784 0.014336 24.9131 25.8427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 8 60 510 0.000512 512 0.4 480 0 0.8216 0.014336 24.9528 25.8785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 510 0.000512 512 0.4 480 2560 3.68518 0.862208 1.7959 25.9987 32.5417 32.6927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 510 0.000512 512 0.4 480 2560 3.67024 0.860704 1.52538 26.0182 32.2788 32.4287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 60 510 0.000512 512 0.4 480 0 0.863008 0.015936 25.9794 26.9469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 60 510 0.000512 512 0.4 480 0 0.796384 0.01488 24.289 25.1888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 510 0.000512 512 0.4 480 3072 3.64166 0.863488 2.08902 25.9735 32.7677 32.9115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 60 510 0.000512 512 0.4 480 0 0.821152 0.016288 24.9308 25.8571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 60 510 0.000512 512 0.4 480 0 0.822656 0.014848 24.9462 25.8736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 60 510 0.000512 512 0.4 480 0 0.82176 0.014496 24.995 25.9212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 60 510 0.000512 512 0.4 480 0 0.866656 0.014336 26.0474 27.0191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 510 0.000512 512 0.4 480 1792 3.6625 0.841184 1.49782 25.4674 31.6759 31.8282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 60 510 0.000512 512 0.4 480 0 0.79424 0.016384 24.2424 25.1438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 60 510 0.000512 512 0.4 480 0 0.84304 0.016384 25.4992 26.4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 510 0.000512 512 0.4 480 0 0.796672 0.015968 24.334 25.2334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 60 510 0.000512 512 0.4 480 0 0.798336 0.014336 24.3458 25.2496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 510 0.000512 512 0.4 480 4096 3.63718 0.882304 2.59245 26.3537 33.6673 33.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 60 510 0.000512 512 0.4 480 0 0.821888 0.014336 24.9556 25.8839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 60 510 0.000512 512 0.4 480 0 0.823296 0.015104 24.9809 25.9092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 510 0.000512 512 0.4 512 2048 3.7472 0.882816 1.4049 26.3115 32.5481 32.7028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 510 0.000512 512 0.4 512 2048 3.75629 0.877696 1.26618 26.3508 32.4539 32.6031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 64 510 0.000512 512 0.4 512 0 0.823296 0.01568 24.9163 25.8448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 8 64 510 0.000512 512 0.4 512 0 0.823296 0.014432 24.9361 25.8612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 510 0.000512 512 0.4 512 1280 3.7545 0.866304 1.25347 25.9901 32.0598 32.2078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 64 510 0.000512 512 0.4 512 0 0.864256 0.014784 25.9286 26.8944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 64 510 0.000512 512 0.4 512 0 0.864256 0.016032 25.9853 26.9558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 10 64 510 0.000512 512 0.4 512 0 0.864256 0.01472 26.0362 27.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 510 0.000512 512 0.4 512 1536 3.72704 0.8648 1.40186 25.9714 32.169 32.3154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 64 510 0.000512 512 0.4 512 0 0.823616 0.015392 24.9193 25.8457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 64 510 0.000512 512 0.4 512 0 0.823264 0.014592 24.9505 25.8791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 64 510 0.000512 512 0.4 512 0 0.824576 0.015936 24.9981 25.9268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 64 510 0.000512 512 0.4 512 0 0.866272 0.016064 26.0338 27.0039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 64 510 0.000512 512 0.4 512 0 0.838464 0.017568 25.4012 26.3453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 64 510 0.000512 512 0.4 512 0 0.847648 0.015872 25.5329 26.4862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 510 0.000512 512 0.4 512 2048 3.75693 0.878912 1.74634 26.3499 32.9342 33.0815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 64 510 0.000512 512 0.4 512 0 0.823296 0.014336 24.9572 25.8856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 510 0.000512 512 0.4 512 0 0.827648 0.01488 24.981 25.9197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 510 0.000512 512 0.4 512 0 0.83152 0.014752 25.1049 26.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 60 510 0.000512 512 0.4 480 0 0.797536 0.014912 24.3316 25.2294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 50 510 0.000512 512 0.4 500 0 0.798688 0.014112 24.3681 25.2713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 48 510 0.000512 512 0.4 480 0 0.798752 0.014336 24.3548 25.2573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 510 0.000512 512 0.4 480 4096 3.43754 0.825056 2.64339 25.0196 32.1244 32.2742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 20 32 510 0.000512 512 0.4 480 0 0.687776 0.015648 21.0725 21.8613
