#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000212ac354be0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000212ac379e00 .scope module, "layer2_discriminator_tb" "layer2_discriminator_tb" 3 3;
 .timescale -9 -12;
v00000212ac3d16c0_0 .var "clk", 0 0;
v00000212ac3d18a0_0 .net "done", 0 0, v00000212ac3d2660_0;  1 drivers
v00000212ac3d1300_0 .var/s "flat_input", 2047 0;
v00000212ac3d1f80_0 .net/s "flat_output", 511 0, v00000212ac3d2c00_0;  1 drivers
v00000212ac3d23e0_0 .var/i "i_pack", 31 0;
v00000212ac3d2480 .array/s "inputs", 127 0, 15 0;
v00000212ac3d1580_0 .var/i "k", 31 0;
v00000212ac3d19e0_0 .var/i "m", 31 0;
v00000212ac3d0e00_0 .var "rst", 0 0;
v00000212ac3d2520_0 .var "start", 0 0;
E_00000212ac374d30 .event anyedge, v00000212ac3d2660_0;
E_00000212ac3752f0 .event posedge, v00000212ac3d2840_0;
v00000212ac3d2480_0 .array/port v00000212ac3d2480, 0;
v00000212ac3d2480_1 .array/port v00000212ac3d2480, 1;
v00000212ac3d2480_2 .array/port v00000212ac3d2480, 2;
v00000212ac3d2480_3 .array/port v00000212ac3d2480, 3;
E_00000212ac3756f0/0 .event anyedge, v00000212ac3d2480_0, v00000212ac3d2480_1, v00000212ac3d2480_2, v00000212ac3d2480_3;
v00000212ac3d2480_4 .array/port v00000212ac3d2480, 4;
v00000212ac3d2480_5 .array/port v00000212ac3d2480, 5;
v00000212ac3d2480_6 .array/port v00000212ac3d2480, 6;
v00000212ac3d2480_7 .array/port v00000212ac3d2480, 7;
E_00000212ac3756f0/1 .event anyedge, v00000212ac3d2480_4, v00000212ac3d2480_5, v00000212ac3d2480_6, v00000212ac3d2480_7;
v00000212ac3d2480_8 .array/port v00000212ac3d2480, 8;
v00000212ac3d2480_9 .array/port v00000212ac3d2480, 9;
v00000212ac3d2480_10 .array/port v00000212ac3d2480, 10;
v00000212ac3d2480_11 .array/port v00000212ac3d2480, 11;
E_00000212ac3756f0/2 .event anyedge, v00000212ac3d2480_8, v00000212ac3d2480_9, v00000212ac3d2480_10, v00000212ac3d2480_11;
v00000212ac3d2480_12 .array/port v00000212ac3d2480, 12;
v00000212ac3d2480_13 .array/port v00000212ac3d2480, 13;
v00000212ac3d2480_14 .array/port v00000212ac3d2480, 14;
v00000212ac3d2480_15 .array/port v00000212ac3d2480, 15;
E_00000212ac3756f0/3 .event anyedge, v00000212ac3d2480_12, v00000212ac3d2480_13, v00000212ac3d2480_14, v00000212ac3d2480_15;
v00000212ac3d2480_16 .array/port v00000212ac3d2480, 16;
v00000212ac3d2480_17 .array/port v00000212ac3d2480, 17;
v00000212ac3d2480_18 .array/port v00000212ac3d2480, 18;
v00000212ac3d2480_19 .array/port v00000212ac3d2480, 19;
E_00000212ac3756f0/4 .event anyedge, v00000212ac3d2480_16, v00000212ac3d2480_17, v00000212ac3d2480_18, v00000212ac3d2480_19;
v00000212ac3d2480_20 .array/port v00000212ac3d2480, 20;
v00000212ac3d2480_21 .array/port v00000212ac3d2480, 21;
v00000212ac3d2480_22 .array/port v00000212ac3d2480, 22;
v00000212ac3d2480_23 .array/port v00000212ac3d2480, 23;
E_00000212ac3756f0/5 .event anyedge, v00000212ac3d2480_20, v00000212ac3d2480_21, v00000212ac3d2480_22, v00000212ac3d2480_23;
v00000212ac3d2480_24 .array/port v00000212ac3d2480, 24;
v00000212ac3d2480_25 .array/port v00000212ac3d2480, 25;
v00000212ac3d2480_26 .array/port v00000212ac3d2480, 26;
v00000212ac3d2480_27 .array/port v00000212ac3d2480, 27;
E_00000212ac3756f0/6 .event anyedge, v00000212ac3d2480_24, v00000212ac3d2480_25, v00000212ac3d2480_26, v00000212ac3d2480_27;
v00000212ac3d2480_28 .array/port v00000212ac3d2480, 28;
v00000212ac3d2480_29 .array/port v00000212ac3d2480, 29;
v00000212ac3d2480_30 .array/port v00000212ac3d2480, 30;
v00000212ac3d2480_31 .array/port v00000212ac3d2480, 31;
E_00000212ac3756f0/7 .event anyedge, v00000212ac3d2480_28, v00000212ac3d2480_29, v00000212ac3d2480_30, v00000212ac3d2480_31;
v00000212ac3d2480_32 .array/port v00000212ac3d2480, 32;
v00000212ac3d2480_33 .array/port v00000212ac3d2480, 33;
v00000212ac3d2480_34 .array/port v00000212ac3d2480, 34;
v00000212ac3d2480_35 .array/port v00000212ac3d2480, 35;
E_00000212ac3756f0/8 .event anyedge, v00000212ac3d2480_32, v00000212ac3d2480_33, v00000212ac3d2480_34, v00000212ac3d2480_35;
v00000212ac3d2480_36 .array/port v00000212ac3d2480, 36;
v00000212ac3d2480_37 .array/port v00000212ac3d2480, 37;
v00000212ac3d2480_38 .array/port v00000212ac3d2480, 38;
v00000212ac3d2480_39 .array/port v00000212ac3d2480, 39;
E_00000212ac3756f0/9 .event anyedge, v00000212ac3d2480_36, v00000212ac3d2480_37, v00000212ac3d2480_38, v00000212ac3d2480_39;
v00000212ac3d2480_40 .array/port v00000212ac3d2480, 40;
v00000212ac3d2480_41 .array/port v00000212ac3d2480, 41;
v00000212ac3d2480_42 .array/port v00000212ac3d2480, 42;
v00000212ac3d2480_43 .array/port v00000212ac3d2480, 43;
E_00000212ac3756f0/10 .event anyedge, v00000212ac3d2480_40, v00000212ac3d2480_41, v00000212ac3d2480_42, v00000212ac3d2480_43;
v00000212ac3d2480_44 .array/port v00000212ac3d2480, 44;
v00000212ac3d2480_45 .array/port v00000212ac3d2480, 45;
v00000212ac3d2480_46 .array/port v00000212ac3d2480, 46;
v00000212ac3d2480_47 .array/port v00000212ac3d2480, 47;
E_00000212ac3756f0/11 .event anyedge, v00000212ac3d2480_44, v00000212ac3d2480_45, v00000212ac3d2480_46, v00000212ac3d2480_47;
v00000212ac3d2480_48 .array/port v00000212ac3d2480, 48;
v00000212ac3d2480_49 .array/port v00000212ac3d2480, 49;
v00000212ac3d2480_50 .array/port v00000212ac3d2480, 50;
v00000212ac3d2480_51 .array/port v00000212ac3d2480, 51;
E_00000212ac3756f0/12 .event anyedge, v00000212ac3d2480_48, v00000212ac3d2480_49, v00000212ac3d2480_50, v00000212ac3d2480_51;
v00000212ac3d2480_52 .array/port v00000212ac3d2480, 52;
v00000212ac3d2480_53 .array/port v00000212ac3d2480, 53;
v00000212ac3d2480_54 .array/port v00000212ac3d2480, 54;
v00000212ac3d2480_55 .array/port v00000212ac3d2480, 55;
E_00000212ac3756f0/13 .event anyedge, v00000212ac3d2480_52, v00000212ac3d2480_53, v00000212ac3d2480_54, v00000212ac3d2480_55;
v00000212ac3d2480_56 .array/port v00000212ac3d2480, 56;
v00000212ac3d2480_57 .array/port v00000212ac3d2480, 57;
v00000212ac3d2480_58 .array/port v00000212ac3d2480, 58;
v00000212ac3d2480_59 .array/port v00000212ac3d2480, 59;
E_00000212ac3756f0/14 .event anyedge, v00000212ac3d2480_56, v00000212ac3d2480_57, v00000212ac3d2480_58, v00000212ac3d2480_59;
v00000212ac3d2480_60 .array/port v00000212ac3d2480, 60;
v00000212ac3d2480_61 .array/port v00000212ac3d2480, 61;
v00000212ac3d2480_62 .array/port v00000212ac3d2480, 62;
v00000212ac3d2480_63 .array/port v00000212ac3d2480, 63;
E_00000212ac3756f0/15 .event anyedge, v00000212ac3d2480_60, v00000212ac3d2480_61, v00000212ac3d2480_62, v00000212ac3d2480_63;
v00000212ac3d2480_64 .array/port v00000212ac3d2480, 64;
v00000212ac3d2480_65 .array/port v00000212ac3d2480, 65;
v00000212ac3d2480_66 .array/port v00000212ac3d2480, 66;
v00000212ac3d2480_67 .array/port v00000212ac3d2480, 67;
E_00000212ac3756f0/16 .event anyedge, v00000212ac3d2480_64, v00000212ac3d2480_65, v00000212ac3d2480_66, v00000212ac3d2480_67;
v00000212ac3d2480_68 .array/port v00000212ac3d2480, 68;
v00000212ac3d2480_69 .array/port v00000212ac3d2480, 69;
v00000212ac3d2480_70 .array/port v00000212ac3d2480, 70;
v00000212ac3d2480_71 .array/port v00000212ac3d2480, 71;
E_00000212ac3756f0/17 .event anyedge, v00000212ac3d2480_68, v00000212ac3d2480_69, v00000212ac3d2480_70, v00000212ac3d2480_71;
v00000212ac3d2480_72 .array/port v00000212ac3d2480, 72;
v00000212ac3d2480_73 .array/port v00000212ac3d2480, 73;
v00000212ac3d2480_74 .array/port v00000212ac3d2480, 74;
v00000212ac3d2480_75 .array/port v00000212ac3d2480, 75;
E_00000212ac3756f0/18 .event anyedge, v00000212ac3d2480_72, v00000212ac3d2480_73, v00000212ac3d2480_74, v00000212ac3d2480_75;
v00000212ac3d2480_76 .array/port v00000212ac3d2480, 76;
v00000212ac3d2480_77 .array/port v00000212ac3d2480, 77;
v00000212ac3d2480_78 .array/port v00000212ac3d2480, 78;
v00000212ac3d2480_79 .array/port v00000212ac3d2480, 79;
E_00000212ac3756f0/19 .event anyedge, v00000212ac3d2480_76, v00000212ac3d2480_77, v00000212ac3d2480_78, v00000212ac3d2480_79;
v00000212ac3d2480_80 .array/port v00000212ac3d2480, 80;
v00000212ac3d2480_81 .array/port v00000212ac3d2480, 81;
v00000212ac3d2480_82 .array/port v00000212ac3d2480, 82;
v00000212ac3d2480_83 .array/port v00000212ac3d2480, 83;
E_00000212ac3756f0/20 .event anyedge, v00000212ac3d2480_80, v00000212ac3d2480_81, v00000212ac3d2480_82, v00000212ac3d2480_83;
v00000212ac3d2480_84 .array/port v00000212ac3d2480, 84;
v00000212ac3d2480_85 .array/port v00000212ac3d2480, 85;
v00000212ac3d2480_86 .array/port v00000212ac3d2480, 86;
v00000212ac3d2480_87 .array/port v00000212ac3d2480, 87;
E_00000212ac3756f0/21 .event anyedge, v00000212ac3d2480_84, v00000212ac3d2480_85, v00000212ac3d2480_86, v00000212ac3d2480_87;
v00000212ac3d2480_88 .array/port v00000212ac3d2480, 88;
v00000212ac3d2480_89 .array/port v00000212ac3d2480, 89;
v00000212ac3d2480_90 .array/port v00000212ac3d2480, 90;
v00000212ac3d2480_91 .array/port v00000212ac3d2480, 91;
E_00000212ac3756f0/22 .event anyedge, v00000212ac3d2480_88, v00000212ac3d2480_89, v00000212ac3d2480_90, v00000212ac3d2480_91;
v00000212ac3d2480_92 .array/port v00000212ac3d2480, 92;
v00000212ac3d2480_93 .array/port v00000212ac3d2480, 93;
v00000212ac3d2480_94 .array/port v00000212ac3d2480, 94;
v00000212ac3d2480_95 .array/port v00000212ac3d2480, 95;
E_00000212ac3756f0/23 .event anyedge, v00000212ac3d2480_92, v00000212ac3d2480_93, v00000212ac3d2480_94, v00000212ac3d2480_95;
v00000212ac3d2480_96 .array/port v00000212ac3d2480, 96;
v00000212ac3d2480_97 .array/port v00000212ac3d2480, 97;
v00000212ac3d2480_98 .array/port v00000212ac3d2480, 98;
v00000212ac3d2480_99 .array/port v00000212ac3d2480, 99;
E_00000212ac3756f0/24 .event anyedge, v00000212ac3d2480_96, v00000212ac3d2480_97, v00000212ac3d2480_98, v00000212ac3d2480_99;
v00000212ac3d2480_100 .array/port v00000212ac3d2480, 100;
v00000212ac3d2480_101 .array/port v00000212ac3d2480, 101;
v00000212ac3d2480_102 .array/port v00000212ac3d2480, 102;
v00000212ac3d2480_103 .array/port v00000212ac3d2480, 103;
E_00000212ac3756f0/25 .event anyedge, v00000212ac3d2480_100, v00000212ac3d2480_101, v00000212ac3d2480_102, v00000212ac3d2480_103;
v00000212ac3d2480_104 .array/port v00000212ac3d2480, 104;
v00000212ac3d2480_105 .array/port v00000212ac3d2480, 105;
v00000212ac3d2480_106 .array/port v00000212ac3d2480, 106;
v00000212ac3d2480_107 .array/port v00000212ac3d2480, 107;
E_00000212ac3756f0/26 .event anyedge, v00000212ac3d2480_104, v00000212ac3d2480_105, v00000212ac3d2480_106, v00000212ac3d2480_107;
v00000212ac3d2480_108 .array/port v00000212ac3d2480, 108;
v00000212ac3d2480_109 .array/port v00000212ac3d2480, 109;
v00000212ac3d2480_110 .array/port v00000212ac3d2480, 110;
v00000212ac3d2480_111 .array/port v00000212ac3d2480, 111;
E_00000212ac3756f0/27 .event anyedge, v00000212ac3d2480_108, v00000212ac3d2480_109, v00000212ac3d2480_110, v00000212ac3d2480_111;
v00000212ac3d2480_112 .array/port v00000212ac3d2480, 112;
v00000212ac3d2480_113 .array/port v00000212ac3d2480, 113;
v00000212ac3d2480_114 .array/port v00000212ac3d2480, 114;
v00000212ac3d2480_115 .array/port v00000212ac3d2480, 115;
E_00000212ac3756f0/28 .event anyedge, v00000212ac3d2480_112, v00000212ac3d2480_113, v00000212ac3d2480_114, v00000212ac3d2480_115;
v00000212ac3d2480_116 .array/port v00000212ac3d2480, 116;
v00000212ac3d2480_117 .array/port v00000212ac3d2480, 117;
v00000212ac3d2480_118 .array/port v00000212ac3d2480, 118;
v00000212ac3d2480_119 .array/port v00000212ac3d2480, 119;
E_00000212ac3756f0/29 .event anyedge, v00000212ac3d2480_116, v00000212ac3d2480_117, v00000212ac3d2480_118, v00000212ac3d2480_119;
v00000212ac3d2480_120 .array/port v00000212ac3d2480, 120;
v00000212ac3d2480_121 .array/port v00000212ac3d2480, 121;
v00000212ac3d2480_122 .array/port v00000212ac3d2480, 122;
v00000212ac3d2480_123 .array/port v00000212ac3d2480, 123;
E_00000212ac3756f0/30 .event anyedge, v00000212ac3d2480_120, v00000212ac3d2480_121, v00000212ac3d2480_122, v00000212ac3d2480_123;
v00000212ac3d2480_124 .array/port v00000212ac3d2480, 124;
v00000212ac3d2480_125 .array/port v00000212ac3d2480, 125;
v00000212ac3d2480_126 .array/port v00000212ac3d2480, 126;
v00000212ac3d2480_127 .array/port v00000212ac3d2480, 127;
E_00000212ac3756f0/31 .event anyedge, v00000212ac3d2480_124, v00000212ac3d2480_125, v00000212ac3d2480_126, v00000212ac3d2480_127;
E_00000212ac3756f0 .event/or E_00000212ac3756f0/0, E_00000212ac3756f0/1, E_00000212ac3756f0/2, E_00000212ac3756f0/3, E_00000212ac3756f0/4, E_00000212ac3756f0/5, E_00000212ac3756f0/6, E_00000212ac3756f0/7, E_00000212ac3756f0/8, E_00000212ac3756f0/9, E_00000212ac3756f0/10, E_00000212ac3756f0/11, E_00000212ac3756f0/12, E_00000212ac3756f0/13, E_00000212ac3756f0/14, E_00000212ac3756f0/15, E_00000212ac3756f0/16, E_00000212ac3756f0/17, E_00000212ac3756f0/18, E_00000212ac3756f0/19, E_00000212ac3756f0/20, E_00000212ac3756f0/21, E_00000212ac3756f0/22, E_00000212ac3756f0/23, E_00000212ac3756f0/24, E_00000212ac3756f0/25, E_00000212ac3756f0/26, E_00000212ac3756f0/27, E_00000212ac3756f0/28, E_00000212ac3756f0/29, E_00000212ac3756f0/30, E_00000212ac3756f0/31;
S_00000212ac360c20 .scope function.real, "q8_8_to_real" "q8_8_to_real" 3 35, 3 35 0, S_00000212ac379e00;
 .timescale -9 -12;
; Variable q8_8_to_real is REAL return value of scope S_00000212ac360c20
v00000212ac3726e0_0 .var/s "val", 15 0;
TD_layer2_discriminator_tb.q8_8_to_real ;
    %load/vec4 v00000212ac3726e0_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %ret/real 0; Assign to q8_8_to_real
    %end;
S_00000212ac37cf10 .scope module, "uut" "layer2_discriminator" 3 17, 4 1 0, S_00000212ac379e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "flat_input_flat";
    .port_info 4 /OUTPUT 512 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v00000212ac372280_0 .net *"_ivl_0", 31 0, L_00000212ac3d1a80;  1 drivers
v00000212ac372320_0 .net *"_ivl_11", 31 0, L_00000212ac3d1bc0;  1 drivers
L_00000212ac450160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000212ac3723c0_0 .net/2u *"_ivl_12", 31 0, L_00000212ac450160;  1 drivers
v00000212ac3720a0_0 .net *"_ivl_14", 31 0, L_00000212ac3d2a20;  1 drivers
v00000212ac372500_0 .net *"_ivl_16", 33 0, L_00000212ac3d0ea0;  1 drivers
L_00000212ac4501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000212ac372640_0 .net *"_ivl_19", 1 0, L_00000212ac4501a8;  1 drivers
L_00000212ac4501f0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v00000212ac372140_0 .net/2s *"_ivl_20", 33 0, L_00000212ac4501f0;  1 drivers
v00000212ac3721e0_0 .net/s *"_ivl_22", 33 0, L_00000212ac3d0f40;  1 drivers
v00000212ac3d1d00_0 .net/s *"_ivl_26", 31 0, L_00000212ac3d1da0;  1 drivers
v00000212ac3d1800_0 .net *"_ivl_28", 15 0, L_00000212ac3d14e0;  1 drivers
L_00000212ac450088 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212ac3d2ac0_0 .net *"_ivl_3", 23 0, L_00000212ac450088;  1 drivers
v00000212ac3d2700_0 .net *"_ivl_30", 31 0, L_00000212ac3d1620;  1 drivers
L_00000212ac450238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212ac3d1940_0 .net *"_ivl_33", 25 0, L_00000212ac450238;  1 drivers
L_00000212ac450280 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v00000212ac3d2160_0 .net/2u *"_ivl_34", 31 0, L_00000212ac450280;  1 drivers
v00000212ac3d1e40_0 .net *"_ivl_37", 31 0, L_00000212ac3e5080;  1 drivers
v00000212ac3d2ca0_0 .net *"_ivl_38", 31 0, L_00000212ac3e3f00;  1 drivers
L_00000212ac4500d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000212ac3d2200_0 .net/2u *"_ivl_4", 31 0, L_00000212ac4500d0;  1 drivers
L_00000212ac4502c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212ac3d1440_0 .net *"_ivl_41", 23 0, L_00000212ac4502c8;  1 drivers
v00000212ac3d22a0_0 .net *"_ivl_42", 31 0, L_00000212ac3e4fe0;  1 drivers
v00000212ac3d1120_0 .net/s *"_ivl_44", 31 0, L_00000212ac3e3fa0;  1 drivers
v00000212ac3d2020_0 .net *"_ivl_6", 31 0, L_00000212ac3d13a0;  1 drivers
L_00000212ac450118 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v00000212ac3d2b60_0 .net/2u *"_ivl_8", 31 0, L_00000212ac450118;  1 drivers
v00000212ac3d20c0_0 .var/s "accumulator", 31 0;
v00000212ac3d1b20_0 .var/s "bias_shifted", 31 0;
v00000212ac3d27a0_0 .var "busy", 0 0;
v00000212ac3d2840_0 .net "clk", 0 0, v00000212ac3d16c0_0;  1 drivers
v00000212ac3d11c0_0 .net/s "current_input", 15 0, L_00000212ac3d0fe0;  1 drivers
v00000212ac3d25c0_0 .net/s "current_product", 31 0, L_00000212ac3e5120;  1 drivers
v00000212ac3d2660_0 .var "done", 0 0;
v00000212ac3d1ee0_0 .net/s "flat_input_flat", 2047 0, v00000212ac3d1300_0;  1 drivers
v00000212ac3d2c00_0 .var/s "flat_output_flat", 511 0;
v00000212ac3d1c60_0 .var "input_idx", 7 0;
v00000212ac3d1260 .array/s "layer2_disc_bias", 31 0, 15 0;
v00000212ac3d28e0 .array/s "layer2_disc_weights", 4095 0, 15 0;
v00000212ac3d1080_0 .var "neuron_idx", 5 0;
v00000212ac3d2340_0 .net/s "next_acc", 31 0, L_00000212ac3e4900;  1 drivers
v00000212ac3d2980_0 .net "rst", 0 0, v00000212ac3d0e00_0;  1 drivers
v00000212ac3d1760_0 .net "start", 0 0, v00000212ac3d2520_0;  1 drivers
E_00000212ac3751b0 .event posedge, v00000212ac3d2980_0, v00000212ac3d2840_0;
L_00000212ac3d1a80 .concat [ 8 24 0 0], v00000212ac3d1c60_0, L_00000212ac450088;
L_00000212ac3d13a0 .arith/sum 32, L_00000212ac3d1a80, L_00000212ac4500d0;
L_00000212ac3d1bc0 .arith/mult 32, L_00000212ac3d13a0, L_00000212ac450118;
L_00000212ac3d2a20 .arith/sub 32, L_00000212ac3d1bc0, L_00000212ac450160;
L_00000212ac3d0ea0 .concat [ 32 2 0 0], L_00000212ac3d2a20, L_00000212ac4501a8;
L_00000212ac3d0f40 .arith/sub 34, L_00000212ac3d0ea0, L_00000212ac4501f0;
L_00000212ac3d0fe0 .part/v.s v00000212ac3d1300_0, L_00000212ac3d0f40, 16;
L_00000212ac3d1da0 .extend/s 32, L_00000212ac3d0fe0;
L_00000212ac3d14e0 .array/port v00000212ac3d28e0, L_00000212ac3e4fe0;
L_00000212ac3d1620 .concat [ 6 26 0 0], v00000212ac3d1080_0, L_00000212ac450238;
L_00000212ac3e5080 .arith/mult 32, L_00000212ac3d1620, L_00000212ac450280;
L_00000212ac3e3f00 .concat [ 8 24 0 0], v00000212ac3d1c60_0, L_00000212ac4502c8;
L_00000212ac3e4fe0 .arith/sum 32, L_00000212ac3e5080, L_00000212ac3e3f00;
L_00000212ac3e3fa0 .extend/s 32, L_00000212ac3d14e0;
L_00000212ac3e5120 .arith/mult 32, L_00000212ac3d1da0, L_00000212ac3e3fa0;
L_00000212ac3e4900 .arith/sum 32, v00000212ac3d20c0_0, L_00000212ac3e5120;
    .scope S_00000212ac37cf10;
T_1 ;
    %vpi_call/w 4 21 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Weights_All.hex", v00000212ac3d28e0 {0 0 0};
    %vpi_call/w 4 22 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Biases_All.hex", v00000212ac3d1260 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000212ac37cf10;
T_2 ;
    %wait E_00000212ac3751b0;
    %load/vec4 v00000212ac3d2980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000212ac3d1080_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000212ac3d1c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000212ac3d20c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000212ac3d1b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000212ac3d27a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000212ac3d2660_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000212ac3d1760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000212ac3d27a0_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000212ac3d1080_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000212ac3d1c60_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212ac3d1260, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000212ac3d1b20_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212ac3d1260, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000212ac3d20c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000212ac3d27a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000212ac3d2660_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000212ac3d27a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000212ac3d2340_0;
    %assign/vec4 v00000212ac3d20c0_0, 0;
    %load/vec4 v00000212ac3d1c60_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_2.7, 4;
    %load/vec4 v00000212ac3d2340_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v00000212ac3d1080_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000212ac3d2c00_0, 4, 5;
    %load/vec4 v00000212ac3d1080_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000212ac3d27a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000212ac3d2660_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v00000212ac3d1080_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000212ac3d1080_0, 0;
    %load/vec4 v00000212ac3d1080_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000212ac3d1260, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000212ac3d1b20_0, 0;
    %load/vec4 v00000212ac3d1080_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000212ac3d1260, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000212ac3d20c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000212ac3d1c60_0, 0;
T_2.10 ;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v00000212ac3d1c60_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000212ac3d1c60_0, 0;
T_2.8 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v00000212ac3d2660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000212ac3d2660_0, 0;
T_2.11 ;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000212ac379e00;
T_3 ;
    %wait E_00000212ac3756f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000212ac3d23e0_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000212ac3d23e0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v00000212ac3d23e0_0;
    %load/vec4a v00000212ac3d2480, 4;
    %load/vec4 v00000212ac3d23e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v00000212ac3d1300_0, 4, 16;
    %load/vec4 v00000212ac3d23e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000212ac3d23e0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000212ac379e00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212ac3d16c0_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v00000212ac3d16c0_0;
    %inv;
    %store/vec4 v00000212ac3d16c0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_00000212ac379e00;
T_5 ;
    %vpi_call/w 3 51 "$dumpfile", "vcd/discriminator_layer2_test.vcd" {0 0 0};
    %vpi_call/w 3 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000212ac379e00 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212ac3d0e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212ac3d2520_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212ac3d0e00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000212ac3d1580_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000212ac3d1580_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000212ac3d1580_0;
    %store/vec4a v00000212ac3d2480, 4, 0;
    %load/vec4 v00000212ac3d1580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000212ac3d1580_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call/w 3 65 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 3 66 "$display", "   TESTING DISCRIMINATOR LAYER 2" {0 0 0};
    %vpi_call/w 3 67 "$display", "   128 inputs -> 32 neurons" {0 0 0};
    %vpi_call/w 3 68 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 3 71 "$display", "\012Test Case 1: Zero Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000212ac3d1580_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000212ac3d1580_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000212ac3d1580_0;
    %store/vec4a v00000212ac3d2480, 4, 0;
    %load/vec4 v00000212ac3d1580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000212ac3d1580_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %wait E_00000212ac3752f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212ac3d2520_0, 0, 1;
    %wait E_00000212ac3752f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212ac3d2520_0, 0, 1;
T_5.4 ;
    %load/vec4 v00000212ac3d18a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_00000212ac374d30;
    %jmp T_5.4;
T_5.5 ;
    %delay 1000, 0;
    %vpi_call/w 3 84 "$display", "Layer 2 Output (first 20 values with zero input):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000212ac3d19e0_0, 0, 32;
T_5.6 ;
    %load/vec4 v00000212ac3d19e0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v00000212ac3d1f80_0;
    %load/vec4 v00000212ac3d19e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v00000212ac3726e0_0, 0, 16;
    %callf/real TD_layer2_discriminator_tb.q8_8_to_real, S_00000212ac360c20;
    %load/vec4 v00000212ac3d1f80_0;
    %load/vec4 v00000212ac3d19e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call/w 3 86 "$display", "[%2d] = %f (hex: %h)", v00000212ac3d19e0_0, W<0,r>, S<0,vec4,u16> {1 1 0};
    %load/vec4 v00000212ac3d19e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000212ac3d19e0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %vpi_call/w 3 93 "$display", "\012Test Case 2: Random Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000212ac3d1580_0, 0, 32;
T_5.8 ;
    %load/vec4 v00000212ac3d1580_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.9, 5;
    %vpi_func 3 95 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 16;
    %ix/getv/s 4, v00000212ac3d1580_0;
    %store/vec4a v00000212ac3d2480, 4, 0;
    %load/vec4 v00000212ac3d1580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000212ac3d1580_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %wait E_00000212ac3752f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212ac3d2520_0, 0, 1;
    %wait E_00000212ac3752f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212ac3d2520_0, 0, 1;
T_5.10 ;
    %load/vec4 v00000212ac3d18a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.11, 6;
    %wait E_00000212ac374d30;
    %jmp T_5.10;
T_5.11 ;
    %delay 1000, 0;
    %vpi_call/w 3 106 "$display", "Layer 2 Output (first 20 values with random input):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000212ac3d19e0_0, 0, 32;
T_5.12 ;
    %load/vec4 v00000212ac3d19e0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v00000212ac3d1f80_0;
    %load/vec4 v00000212ac3d19e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v00000212ac3726e0_0, 0, 16;
    %callf/real TD_layer2_discriminator_tb.q8_8_to_real, S_00000212ac360c20;
    %load/vec4 v00000212ac3d1f80_0;
    %load/vec4 v00000212ac3d19e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call/w 3 108 "$display", "[%2d] = %f (hex: %h)", v00000212ac3d19e0_0, W<0,r>, S<0,vec4,u16> {1 1 0};
    %load/vec4 v00000212ac3d19e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000212ac3d19e0_0, 0, 32;
    %jmp T_5.12;
T_5.13 ;
    %vpi_call/w 3 114 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 3 115 "$display", "Layer 2 Test Complete" {0 0 0};
    %vpi_call/w 3 116 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "src/layers/layer2_discriminator_tb.v";
    "src/layers/layer2_discriminator.v";
