#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55d1ebdb64a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55d1ebe7b680 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7ff0da071018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d1ebe82810_0 .net "clk", 0 0, o0x7ff0da071018;  0 drivers
o0x7ff0da071048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d1ebe7e5d0_0 .net "data_address", 31 0, o0x7ff0da071048;  0 drivers
o0x7ff0da071078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d1ebe80a80_0 .net "data_read", 0 0, o0x7ff0da071078;  0 drivers
v0x55d1ebe68030_0 .var "data_readdata", 31 0;
o0x7ff0da0710d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d1ebe77210_0 .net "data_write", 0 0, o0x7ff0da0710d8;  0 drivers
o0x7ff0da071108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d1ebe77cd0_0 .net "data_writedata", 31 0, o0x7ff0da071108;  0 drivers
S_0x55d1ebe55e40 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7ff0da071258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d1ebe99810_0 .net "instr_address", 31 0, o0x7ff0da071258;  0 drivers
v0x55d1ebe99910_0 .var "instr_readdata", 31 0;
S_0x55d1ebe68730 .scope module, "sw_tb" "sw_tb" 5 1;
 .timescale 0 0;
v0x55d1ebea7270_0 .net "active", 0 0, L_0x55d1ebec15d0;  1 drivers
v0x55d1ebea7330_0 .var "clk", 0 0;
v0x55d1ebea73d0_0 .var "clk_enable", 0 0;
v0x55d1ebea74c0_0 .net "data_address", 31 0, L_0x55d1ebebf1a0;  1 drivers
v0x55d1ebea7560_0 .net "data_read", 0 0, L_0x55d1ebebcd20;  1 drivers
v0x55d1ebea7650_0 .var "data_readdata", 31 0;
v0x55d1ebea7720_0 .net "data_write", 0 0, L_0x55d1ebebcb40;  1 drivers
v0x55d1ebea77f0_0 .net "data_writedata", 31 0, L_0x55d1ebebee90;  1 drivers
v0x55d1ebea78c0_0 .net "instr_address", 31 0, L_0x55d1ebec0500;  1 drivers
v0x55d1ebea7a20_0 .var "instr_readdata", 31 0;
v0x55d1ebea7ac0_0 .net "register_v0", 31 0, L_0x55d1ebebee20;  1 drivers
v0x55d1ebea7bb0_0 .var "reset", 0 0;
S_0x55d1ebe68b00 .scope module, "dut" "mips_cpu_harvard" 5 74, 6 1 0, S_0x55d1ebe68730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55d1ebe80920 .functor OR 1, L_0x55d1ebeb8520, L_0x55d1ebeb87a0, C4<0>, C4<0>;
L_0x55d1ebe770f0 .functor BUFZ 1, L_0x55d1ebeb7f80, C4<0>, C4<0>, C4<0>;
L_0x55d1ebe77bb0 .functor BUFZ 1, L_0x55d1ebeb8120, C4<0>, C4<0>, C4<0>;
L_0x55d1ebe280b0 .functor BUFZ 1, L_0x55d1ebeb8120, C4<0>, C4<0>, C4<0>;
L_0x55d1ebeb8ce0 .functor AND 1, L_0x55d1ebeb7f80, L_0x55d1ebeb8fe0, C4<1>, C4<1>;
L_0x55d1ebe83880 .functor OR 1, L_0x55d1ebeb8ce0, L_0x55d1ebeb8bc0, C4<0>, C4<0>;
L_0x55d1ebe838f0 .functor OR 1, L_0x55d1ebe83880, L_0x55d1ebeb8df0, C4<0>, C4<0>;
L_0x55d1ebeb9280 .functor OR 1, L_0x55d1ebe838f0, L_0x55d1ebeba8e0, C4<0>, C4<0>;
L_0x55d1ebeb9390 .functor OR 1, L_0x55d1ebeb9280, L_0x55d1ebeba040, C4<0>, C4<0>;
L_0x55d1ebeb9450 .functor BUFZ 1, L_0x55d1ebeb8240, C4<0>, C4<0>, C4<0>;
L_0x55d1ebeb9f30 .functor AND 1, L_0x55d1ebeb99a0, L_0x55d1ebeb9d00, C4<1>, C4<1>;
L_0x55d1ebeba040 .functor OR 1, L_0x55d1ebeb96a0, L_0x55d1ebeb9f30, C4<0>, C4<0>;
L_0x55d1ebeba8e0 .functor AND 1, L_0x55d1ebeba410, L_0x55d1ebeba6c0, C4<1>, C4<1>;
L_0x55d1ebebb090 .functor OR 1, L_0x55d1ebebab30, L_0x55d1ebebae50, C4<0>, C4<0>;
L_0x55d1ebeba1a0 .functor OR 1, L_0x55d1ebebb600, L_0x55d1ebebb900, C4<0>, C4<0>;
L_0x55d1ebebb7e0 .functor AND 1, L_0x55d1ebebb310, L_0x55d1ebeba1a0, C4<1>, C4<1>;
L_0x55d1ebebc100 .functor OR 1, L_0x55d1ebebbd90, L_0x55d1ebebc010, C4<0>, C4<0>;
L_0x55d1ebebc400 .functor OR 1, L_0x55d1ebebc100, L_0x55d1ebebc210, C4<0>, C4<0>;
L_0x55d1ebebc5b0 .functor AND 1, L_0x55d1ebeb7f80, L_0x55d1ebebc400, C4<1>, C4<1>;
L_0x55d1ebebc760 .functor AND 1, L_0x55d1ebeb7f80, L_0x55d1ebebc670, C4<1>, C4<1>;
L_0x55d1ebebca80 .functor AND 1, L_0x55d1ebeb7f80, L_0x55d1ebebc510, C4<1>, C4<1>;
L_0x55d1ebebcd20 .functor BUFZ 1, L_0x55d1ebe77bb0, C4<0>, C4<0>, C4<0>;
L_0x55d1ebebd9b0 .functor AND 1, L_0x55d1ebec15d0, L_0x55d1ebeb9390, C4<1>, C4<1>;
L_0x55d1ebebdac0 .functor OR 1, L_0x55d1ebeba040, L_0x55d1ebeba8e0, C4<0>, C4<0>;
L_0x55d1ebebee90 .functor BUFZ 32, L_0x55d1ebebed10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d1ebebef50 .functor BUFZ 32, L_0x55d1ebebdca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d1ebebf0a0 .functor BUFZ 32, L_0x55d1ebebed10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d1ebebf1a0 .functor BUFZ 32, v0x55d1ebe9a8f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d1ebec01a0 .functor AND 1, v0x55d1ebea73d0_0, L_0x55d1ebebc5b0, C4<1>, C4<1>;
L_0x55d1ebec0210 .functor AND 1, L_0x55d1ebec01a0, v0x55d1ebea4400_0, C4<1>, C4<1>;
L_0x55d1ebec0500 .functor BUFZ 32, v0x55d1ebe9b7d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d1ebec15d0 .functor BUFZ 1, v0x55d1ebea4400_0, C4<0>, C4<0>, C4<0>;
L_0x55d1ebec1750 .functor AND 1, v0x55d1ebea73d0_0, v0x55d1ebea4400_0, C4<1>, C4<1>;
v0x55d1ebe9e4f0_0 .net *"_ivl_100", 31 0, L_0x55d1ebeba210;  1 drivers
L_0x7ff0da028498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9e5f0_0 .net *"_ivl_103", 25 0, L_0x7ff0da028498;  1 drivers
L_0x7ff0da0284e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9e6d0_0 .net/2u *"_ivl_104", 31 0, L_0x7ff0da0284e0;  1 drivers
v0x55d1ebe9e790_0 .net *"_ivl_106", 0 0, L_0x55d1ebeba410;  1 drivers
v0x55d1ebe9e850_0 .net *"_ivl_109", 5 0, L_0x55d1ebeba620;  1 drivers
L_0x7ff0da028528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9e930_0 .net/2u *"_ivl_110", 5 0, L_0x7ff0da028528;  1 drivers
v0x55d1ebe9ea10_0 .net *"_ivl_112", 0 0, L_0x55d1ebeba6c0;  1 drivers
v0x55d1ebe9ead0_0 .net *"_ivl_116", 31 0, L_0x55d1ebebaa40;  1 drivers
L_0x7ff0da028570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9ebb0_0 .net *"_ivl_119", 25 0, L_0x7ff0da028570;  1 drivers
L_0x7ff0da0280a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9ec90_0 .net/2u *"_ivl_12", 5 0, L_0x7ff0da0280a8;  1 drivers
L_0x7ff0da0285b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9ed70_0 .net/2u *"_ivl_120", 31 0, L_0x7ff0da0285b8;  1 drivers
v0x55d1ebe9ee50_0 .net *"_ivl_122", 0 0, L_0x55d1ebebab30;  1 drivers
v0x55d1ebe9ef10_0 .net *"_ivl_124", 31 0, L_0x55d1ebebad60;  1 drivers
L_0x7ff0da028600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9eff0_0 .net *"_ivl_127", 25 0, L_0x7ff0da028600;  1 drivers
L_0x7ff0da028648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9f0d0_0 .net/2u *"_ivl_128", 31 0, L_0x7ff0da028648;  1 drivers
v0x55d1ebe9f1b0_0 .net *"_ivl_130", 0 0, L_0x55d1ebebae50;  1 drivers
v0x55d1ebe9f270_0 .net *"_ivl_134", 31 0, L_0x55d1ebebb220;  1 drivers
L_0x7ff0da028690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9f460_0 .net *"_ivl_137", 25 0, L_0x7ff0da028690;  1 drivers
L_0x7ff0da0286d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9f540_0 .net/2u *"_ivl_138", 31 0, L_0x7ff0da0286d8;  1 drivers
v0x55d1ebe9f620_0 .net *"_ivl_140", 0 0, L_0x55d1ebebb310;  1 drivers
v0x55d1ebe9f6e0_0 .net *"_ivl_143", 5 0, L_0x55d1ebebb560;  1 drivers
L_0x7ff0da028720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9f7c0_0 .net/2u *"_ivl_144", 5 0, L_0x7ff0da028720;  1 drivers
v0x55d1ebe9f8a0_0 .net *"_ivl_146", 0 0, L_0x55d1ebebb600;  1 drivers
v0x55d1ebe9f960_0 .net *"_ivl_149", 5 0, L_0x55d1ebebb860;  1 drivers
L_0x7ff0da028768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9fa40_0 .net/2u *"_ivl_150", 5 0, L_0x7ff0da028768;  1 drivers
v0x55d1ebe9fb20_0 .net *"_ivl_152", 0 0, L_0x55d1ebebb900;  1 drivers
v0x55d1ebe9fbe0_0 .net *"_ivl_155", 0 0, L_0x55d1ebeba1a0;  1 drivers
v0x55d1ebe9fca0_0 .net *"_ivl_159", 1 0, L_0x55d1ebebbca0;  1 drivers
L_0x7ff0da0280f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9fd80_0 .net/2u *"_ivl_16", 5 0, L_0x7ff0da0280f0;  1 drivers
L_0x7ff0da0287b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9fe60_0 .net/2u *"_ivl_160", 1 0, L_0x7ff0da0287b0;  1 drivers
v0x55d1ebe9ff40_0 .net *"_ivl_162", 0 0, L_0x55d1ebebbd90;  1 drivers
L_0x7ff0da0287f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea0000_0 .net/2u *"_ivl_164", 5 0, L_0x7ff0da0287f8;  1 drivers
v0x55d1ebea00e0_0 .net *"_ivl_166", 0 0, L_0x55d1ebebc010;  1 drivers
v0x55d1ebea03b0_0 .net *"_ivl_169", 0 0, L_0x55d1ebebc100;  1 drivers
L_0x7ff0da028840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea0470_0 .net/2u *"_ivl_170", 5 0, L_0x7ff0da028840;  1 drivers
v0x55d1ebea0550_0 .net *"_ivl_172", 0 0, L_0x55d1ebebc210;  1 drivers
v0x55d1ebea0610_0 .net *"_ivl_175", 0 0, L_0x55d1ebebc400;  1 drivers
L_0x7ff0da028888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea06d0_0 .net/2u *"_ivl_178", 5 0, L_0x7ff0da028888;  1 drivers
v0x55d1ebea07b0_0 .net *"_ivl_180", 0 0, L_0x55d1ebebc670;  1 drivers
L_0x7ff0da0288d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea0870_0 .net/2u *"_ivl_184", 5 0, L_0x7ff0da0288d0;  1 drivers
v0x55d1ebea0950_0 .net *"_ivl_186", 0 0, L_0x55d1ebebc510;  1 drivers
L_0x7ff0da028918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea0a10_0 .net/2u *"_ivl_190", 0 0, L_0x7ff0da028918;  1 drivers
v0x55d1ebea0af0_0 .net *"_ivl_20", 31 0, L_0x55d1ebeb83e0;  1 drivers
L_0x7ff0da028960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea0bd0_0 .net/2u *"_ivl_200", 4 0, L_0x7ff0da028960;  1 drivers
v0x55d1ebea0cb0_0 .net *"_ivl_203", 4 0, L_0x55d1ebebd240;  1 drivers
v0x55d1ebea0d90_0 .net *"_ivl_205", 4 0, L_0x55d1ebebd460;  1 drivers
v0x55d1ebea0e70_0 .net *"_ivl_206", 4 0, L_0x55d1ebebd500;  1 drivers
v0x55d1ebea0f50_0 .net *"_ivl_213", 0 0, L_0x55d1ebebdac0;  1 drivers
L_0x7ff0da0289a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea1010_0 .net/2u *"_ivl_214", 31 0, L_0x7ff0da0289a8;  1 drivers
v0x55d1ebea10f0_0 .net *"_ivl_216", 31 0, L_0x55d1ebebdc00;  1 drivers
v0x55d1ebea11d0_0 .net *"_ivl_218", 31 0, L_0x55d1ebebdeb0;  1 drivers
v0x55d1ebea12b0_0 .net *"_ivl_220", 31 0, L_0x55d1ebebe040;  1 drivers
v0x55d1ebea1390_0 .net *"_ivl_222", 31 0, L_0x55d1ebebe380;  1 drivers
L_0x7ff0da028138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea1470_0 .net *"_ivl_23", 25 0, L_0x7ff0da028138;  1 drivers
v0x55d1ebea1550_0 .net *"_ivl_235", 0 0, L_0x55d1ebec01a0;  1 drivers
L_0x7ff0da028ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea1610_0 .net/2u *"_ivl_238", 31 0, L_0x7ff0da028ac8;  1 drivers
L_0x7ff0da028180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea16f0_0 .net/2u *"_ivl_24", 31 0, L_0x7ff0da028180;  1 drivers
v0x55d1ebea17d0_0 .net *"_ivl_243", 15 0, L_0x55d1ebec0660;  1 drivers
v0x55d1ebea18b0_0 .net *"_ivl_244", 17 0, L_0x55d1ebec08d0;  1 drivers
L_0x7ff0da028b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea1990_0 .net *"_ivl_247", 1 0, L_0x7ff0da028b10;  1 drivers
v0x55d1ebea1a70_0 .net *"_ivl_250", 15 0, L_0x55d1ebec0a10;  1 drivers
L_0x7ff0da028b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea1b50_0 .net *"_ivl_252", 1 0, L_0x7ff0da028b58;  1 drivers
v0x55d1ebea1c30_0 .net *"_ivl_255", 0 0, L_0x55d1ebec0e20;  1 drivers
L_0x7ff0da028ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea1d10_0 .net/2u *"_ivl_256", 13 0, L_0x7ff0da028ba0;  1 drivers
L_0x7ff0da028be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea1df0_0 .net/2u *"_ivl_258", 13 0, L_0x7ff0da028be8;  1 drivers
v0x55d1ebea22e0_0 .net *"_ivl_26", 0 0, L_0x55d1ebeb8520;  1 drivers
v0x55d1ebea23a0_0 .net *"_ivl_260", 13 0, L_0x55d1ebec1100;  1 drivers
v0x55d1ebea2480_0 .net *"_ivl_28", 31 0, L_0x55d1ebeb86b0;  1 drivers
L_0x7ff0da0281c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea2560_0 .net *"_ivl_31", 25 0, L_0x7ff0da0281c8;  1 drivers
L_0x7ff0da028210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea2640_0 .net/2u *"_ivl_32", 31 0, L_0x7ff0da028210;  1 drivers
v0x55d1ebea2720_0 .net *"_ivl_34", 0 0, L_0x55d1ebeb87a0;  1 drivers
v0x55d1ebea27e0_0 .net *"_ivl_4", 31 0, L_0x55d1ebea7e20;  1 drivers
v0x55d1ebea28c0_0 .net *"_ivl_45", 2 0, L_0x55d1ebeb8a90;  1 drivers
L_0x7ff0da028258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea29a0_0 .net/2u *"_ivl_46", 2 0, L_0x7ff0da028258;  1 drivers
v0x55d1ebea2a80_0 .net *"_ivl_51", 2 0, L_0x55d1ebeb8d50;  1 drivers
L_0x7ff0da0282a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea2b60_0 .net/2u *"_ivl_52", 2 0, L_0x7ff0da0282a0;  1 drivers
v0x55d1ebea2c40_0 .net *"_ivl_57", 0 0, L_0x55d1ebeb8fe0;  1 drivers
v0x55d1ebea2d00_0 .net *"_ivl_59", 0 0, L_0x55d1ebeb8ce0;  1 drivers
v0x55d1ebea2dc0_0 .net *"_ivl_61", 0 0, L_0x55d1ebe83880;  1 drivers
v0x55d1ebea2e80_0 .net *"_ivl_63", 0 0, L_0x55d1ebe838f0;  1 drivers
v0x55d1ebea2f40_0 .net *"_ivl_65", 0 0, L_0x55d1ebeb9280;  1 drivers
L_0x7ff0da028018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea3000_0 .net *"_ivl_7", 25 0, L_0x7ff0da028018;  1 drivers
v0x55d1ebea30e0_0 .net *"_ivl_70", 31 0, L_0x55d1ebeb9570;  1 drivers
L_0x7ff0da0282e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea31c0_0 .net *"_ivl_73", 25 0, L_0x7ff0da0282e8;  1 drivers
L_0x7ff0da028330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea32a0_0 .net/2u *"_ivl_74", 31 0, L_0x7ff0da028330;  1 drivers
v0x55d1ebea3380_0 .net *"_ivl_76", 0 0, L_0x55d1ebeb96a0;  1 drivers
v0x55d1ebea3440_0 .net *"_ivl_78", 31 0, L_0x55d1ebeb9810;  1 drivers
L_0x7ff0da028060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea3520_0 .net/2u *"_ivl_8", 31 0, L_0x7ff0da028060;  1 drivers
L_0x7ff0da028378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea3600_0 .net *"_ivl_81", 25 0, L_0x7ff0da028378;  1 drivers
L_0x7ff0da0283c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea36e0_0 .net/2u *"_ivl_82", 31 0, L_0x7ff0da0283c0;  1 drivers
v0x55d1ebea37c0_0 .net *"_ivl_84", 0 0, L_0x55d1ebeb99a0;  1 drivers
v0x55d1ebea3880_0 .net *"_ivl_87", 0 0, L_0x55d1ebeb9b10;  1 drivers
v0x55d1ebea3960_0 .net *"_ivl_88", 31 0, L_0x55d1ebeb98b0;  1 drivers
L_0x7ff0da028408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea3a40_0 .net *"_ivl_91", 30 0, L_0x7ff0da028408;  1 drivers
L_0x7ff0da028450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d1ebea3b20_0 .net/2u *"_ivl_92", 31 0, L_0x7ff0da028450;  1 drivers
v0x55d1ebea3c00_0 .net *"_ivl_94", 0 0, L_0x55d1ebeb9d00;  1 drivers
v0x55d1ebea3cc0_0 .net *"_ivl_97", 0 0, L_0x55d1ebeb9f30;  1 drivers
v0x55d1ebea3d80_0 .net "active", 0 0, L_0x55d1ebec15d0;  alias, 1 drivers
v0x55d1ebea3e40_0 .net "alu_op1", 31 0, L_0x55d1ebebef50;  1 drivers
v0x55d1ebea3f00_0 .net "alu_op2", 31 0, L_0x55d1ebebf0a0;  1 drivers
v0x55d1ebea3fc0_0 .net "alui_instr", 0 0, L_0x55d1ebeb8bc0;  1 drivers
v0x55d1ebea4080_0 .net "b_flag", 0 0, v0x55d1ebe9a4b0_0;  1 drivers
v0x55d1ebea4120_0 .net "b_imm", 17 0, L_0x55d1ebec0ce0;  1 drivers
v0x55d1ebea41e0_0 .net "b_offset", 31 0, L_0x55d1ebec1290;  1 drivers
v0x55d1ebea42c0_0 .net "clk", 0 0, v0x55d1ebea7330_0;  1 drivers
v0x55d1ebea4360_0 .net "clk_enable", 0 0, v0x55d1ebea73d0_0;  1 drivers
v0x55d1ebea4400_0 .var "cpu_active", 0 0;
v0x55d1ebea44a0_0 .net "curr_addr", 31 0, v0x55d1ebe9b7d0_0;  1 drivers
v0x55d1ebea4590_0 .net "curr_addr_p4", 31 0, L_0x55d1ebec0460;  1 drivers
v0x55d1ebea4650_0 .net "data_address", 31 0, L_0x55d1ebebf1a0;  alias, 1 drivers
v0x55d1ebea4730_0 .net "data_read", 0 0, L_0x55d1ebebcd20;  alias, 1 drivers
v0x55d1ebea47f0_0 .net "data_readdata", 31 0, v0x55d1ebea7650_0;  1 drivers
v0x55d1ebea48d0_0 .net "data_write", 0 0, L_0x55d1ebebcb40;  alias, 1 drivers
v0x55d1ebea4990_0 .net "data_writedata", 31 0, L_0x55d1ebebee90;  alias, 1 drivers
v0x55d1ebea4a70_0 .net "funct_code", 5 0, L_0x55d1ebea7cf0;  1 drivers
v0x55d1ebea4b50_0 .net "hi_out", 31 0, v0x55d1ebe9be90_0;  1 drivers
v0x55d1ebea4c40_0 .net "hl_reg_enable", 0 0, L_0x55d1ebec0210;  1 drivers
v0x55d1ebea4ce0_0 .net "instr_address", 31 0, L_0x55d1ebec0500;  alias, 1 drivers
v0x55d1ebea4da0_0 .net "instr_opcode", 5 0, L_0x55d1ebea7c50;  1 drivers
v0x55d1ebea4e80_0 .net "instr_readdata", 31 0, v0x55d1ebea7a20_0;  1 drivers
v0x55d1ebea4f40_0 .net "j_imm", 0 0, L_0x55d1ebebb090;  1 drivers
v0x55d1ebea4fe0_0 .net "j_reg", 0 0, L_0x55d1ebebb7e0;  1 drivers
v0x55d1ebea50a0_0 .net "l_type", 0 0, L_0x55d1ebeb8df0;  1 drivers
v0x55d1ebea5160_0 .net "link_const", 0 0, L_0x55d1ebeba040;  1 drivers
v0x55d1ebea5220_0 .net "link_reg", 0 0, L_0x55d1ebeba8e0;  1 drivers
v0x55d1ebea52e0_0 .net "lo_out", 31 0, v0x55d1ebe9c6e0_0;  1 drivers
v0x55d1ebea53d0_0 .net "lw", 0 0, L_0x55d1ebeb8120;  1 drivers
v0x55d1ebea5470_0 .net "mem_read", 0 0, L_0x55d1ebe77bb0;  1 drivers
v0x55d1ebea5530_0 .net "mem_to_reg", 0 0, L_0x55d1ebe280b0;  1 drivers
v0x55d1ebea5e00_0 .net "mem_write", 0 0, L_0x55d1ebeb9450;  1 drivers
v0x55d1ebea5ec0_0 .net "memaddroffset", 31 0, v0x55d1ebe9a8f0_0;  1 drivers
v0x55d1ebea5fb0_0 .net "mfhi", 0 0, L_0x55d1ebebc760;  1 drivers
v0x55d1ebea6050_0 .net "mflo", 0 0, L_0x55d1ebebca80;  1 drivers
v0x55d1ebea6110_0 .net "movefrom", 0 0, L_0x55d1ebe80920;  1 drivers
v0x55d1ebea61d0_0 .net "muldiv", 0 0, L_0x55d1ebebc5b0;  1 drivers
v0x55d1ebea6290_0 .var "next_instr_addr", 31 0;
v0x55d1ebea6380_0 .net "pc_enable", 0 0, L_0x55d1ebec1750;  1 drivers
v0x55d1ebea6450_0 .net "r_format", 0 0, L_0x55d1ebeb7f80;  1 drivers
v0x55d1ebea64f0_0 .net "reg_a_read_data", 31 0, L_0x55d1ebebdca0;  1 drivers
v0x55d1ebea65c0_0 .net "reg_a_read_index", 4 0, L_0x55d1ebebcef0;  1 drivers
v0x55d1ebea6690_0 .net "reg_b_read_data", 31 0, L_0x55d1ebebed10;  1 drivers
v0x55d1ebea6760_0 .net "reg_b_read_index", 4 0, L_0x55d1ebebd150;  1 drivers
v0x55d1ebea6830_0 .net "reg_dst", 0 0, L_0x55d1ebe770f0;  1 drivers
v0x55d1ebea68d0_0 .net "reg_write", 0 0, L_0x55d1ebeb9390;  1 drivers
v0x55d1ebea6990_0 .net "reg_write_data", 31 0, L_0x55d1ebebe510;  1 drivers
v0x55d1ebea6a80_0 .net "reg_write_enable", 0 0, L_0x55d1ebebd9b0;  1 drivers
v0x55d1ebea6b50_0 .net "reg_write_index", 4 0, L_0x55d1ebebd820;  1 drivers
v0x55d1ebea6c20_0 .net "register_v0", 31 0, L_0x55d1ebebee20;  alias, 1 drivers
v0x55d1ebea6cf0_0 .net "reset", 0 0, v0x55d1ebea7bb0_0;  1 drivers
v0x55d1ebea6e20_0 .net "result", 31 0, v0x55d1ebe9ad50_0;  1 drivers
v0x55d1ebea6ef0_0 .net "result_hi", 31 0, v0x55d1ebe9a650_0;  1 drivers
v0x55d1ebea6f90_0 .net "result_lo", 31 0, v0x55d1ebe9a810_0;  1 drivers
v0x55d1ebea7030_0 .net "sw", 0 0, L_0x55d1ebeb8240;  1 drivers
E_0x55d1ebdfa100/0 .event anyedge, v0x55d1ebe9a4b0_0, v0x55d1ebea4590_0, v0x55d1ebea41e0_0, v0x55d1ebea4f40_0;
E_0x55d1ebdfa100/1 .event anyedge, v0x55d1ebe9a730_0, v0x55d1ebea4fe0_0, v0x55d1ebe9d4d0_0;
E_0x55d1ebdfa100 .event/or E_0x55d1ebdfa100/0, E_0x55d1ebdfa100/1;
L_0x55d1ebea7c50 .part v0x55d1ebea7a20_0, 26, 6;
L_0x55d1ebea7cf0 .part v0x55d1ebea7a20_0, 0, 6;
L_0x55d1ebea7e20 .concat [ 6 26 0 0], L_0x55d1ebea7c50, L_0x7ff0da028018;
L_0x55d1ebeb7f80 .cmp/eq 32, L_0x55d1ebea7e20, L_0x7ff0da028060;
L_0x55d1ebeb8120 .cmp/eq 6, L_0x55d1ebea7c50, L_0x7ff0da0280a8;
L_0x55d1ebeb8240 .cmp/eq 6, L_0x55d1ebea7c50, L_0x7ff0da0280f0;
L_0x55d1ebeb83e0 .concat [ 6 26 0 0], L_0x55d1ebea7c50, L_0x7ff0da028138;
L_0x55d1ebeb8520 .cmp/eq 32, L_0x55d1ebeb83e0, L_0x7ff0da028180;
L_0x55d1ebeb86b0 .concat [ 6 26 0 0], L_0x55d1ebea7c50, L_0x7ff0da0281c8;
L_0x55d1ebeb87a0 .cmp/eq 32, L_0x55d1ebeb86b0, L_0x7ff0da028210;
L_0x55d1ebeb8a90 .part L_0x55d1ebea7c50, 3, 3;
L_0x55d1ebeb8bc0 .cmp/eq 3, L_0x55d1ebeb8a90, L_0x7ff0da028258;
L_0x55d1ebeb8d50 .part L_0x55d1ebea7c50, 3, 3;
L_0x55d1ebeb8df0 .cmp/eq 3, L_0x55d1ebeb8d50, L_0x7ff0da0282a0;
L_0x55d1ebeb8fe0 .reduce/nor L_0x55d1ebebc5b0;
L_0x55d1ebeb9570 .concat [ 6 26 0 0], L_0x55d1ebea7c50, L_0x7ff0da0282e8;
L_0x55d1ebeb96a0 .cmp/eq 32, L_0x55d1ebeb9570, L_0x7ff0da028330;
L_0x55d1ebeb9810 .concat [ 6 26 0 0], L_0x55d1ebea7c50, L_0x7ff0da028378;
L_0x55d1ebeb99a0 .cmp/eq 32, L_0x55d1ebeb9810, L_0x7ff0da0283c0;
L_0x55d1ebeb9b10 .part v0x55d1ebea7a20_0, 20, 1;
L_0x55d1ebeb98b0 .concat [ 1 31 0 0], L_0x55d1ebeb9b10, L_0x7ff0da028408;
L_0x55d1ebeb9d00 .cmp/eq 32, L_0x55d1ebeb98b0, L_0x7ff0da028450;
L_0x55d1ebeba210 .concat [ 6 26 0 0], L_0x55d1ebea7c50, L_0x7ff0da028498;
L_0x55d1ebeba410 .cmp/eq 32, L_0x55d1ebeba210, L_0x7ff0da0284e0;
L_0x55d1ebeba620 .part v0x55d1ebea7a20_0, 0, 6;
L_0x55d1ebeba6c0 .cmp/eq 6, L_0x55d1ebeba620, L_0x7ff0da028528;
L_0x55d1ebebaa40 .concat [ 6 26 0 0], L_0x55d1ebea7c50, L_0x7ff0da028570;
L_0x55d1ebebab30 .cmp/eq 32, L_0x55d1ebebaa40, L_0x7ff0da0285b8;
L_0x55d1ebebad60 .concat [ 6 26 0 0], L_0x55d1ebea7c50, L_0x7ff0da028600;
L_0x55d1ebebae50 .cmp/eq 32, L_0x55d1ebebad60, L_0x7ff0da028648;
L_0x55d1ebebb220 .concat [ 6 26 0 0], L_0x55d1ebea7c50, L_0x7ff0da028690;
L_0x55d1ebebb310 .cmp/eq 32, L_0x55d1ebebb220, L_0x7ff0da0286d8;
L_0x55d1ebebb560 .part v0x55d1ebea7a20_0, 0, 6;
L_0x55d1ebebb600 .cmp/eq 6, L_0x55d1ebebb560, L_0x7ff0da028720;
L_0x55d1ebebb860 .part v0x55d1ebea7a20_0, 0, 6;
L_0x55d1ebebb900 .cmp/eq 6, L_0x55d1ebebb860, L_0x7ff0da028768;
L_0x55d1ebebbca0 .part L_0x55d1ebea7cf0, 3, 2;
L_0x55d1ebebbd90 .cmp/eq 2, L_0x55d1ebebbca0, L_0x7ff0da0287b0;
L_0x55d1ebebc010 .cmp/eq 6, L_0x55d1ebea7cf0, L_0x7ff0da0287f8;
L_0x55d1ebebc210 .cmp/eq 6, L_0x55d1ebea7cf0, L_0x7ff0da028840;
L_0x55d1ebebc670 .cmp/eq 6, L_0x55d1ebea7cf0, L_0x7ff0da028888;
L_0x55d1ebebc510 .cmp/eq 6, L_0x55d1ebea7cf0, L_0x7ff0da0288d0;
L_0x55d1ebebcb40 .functor MUXZ 1, L_0x7ff0da028918, L_0x55d1ebeb9450, L_0x55d1ebec15d0, C4<>;
L_0x55d1ebebcef0 .part v0x55d1ebea7a20_0, 21, 5;
L_0x55d1ebebd150 .part v0x55d1ebea7a20_0, 16, 5;
L_0x55d1ebebd240 .part v0x55d1ebea7a20_0, 11, 5;
L_0x55d1ebebd460 .part v0x55d1ebea7a20_0, 16, 5;
L_0x55d1ebebd500 .functor MUXZ 5, L_0x55d1ebebd460, L_0x55d1ebebd240, L_0x55d1ebe770f0, C4<>;
L_0x55d1ebebd820 .functor MUXZ 5, L_0x55d1ebebd500, L_0x7ff0da028960, L_0x55d1ebeba040, C4<>;
L_0x55d1ebebdc00 .arith/sum 32, L_0x55d1ebec0460, L_0x7ff0da0289a8;
L_0x55d1ebebdeb0 .functor MUXZ 32, v0x55d1ebe9ad50_0, v0x55d1ebea7650_0, L_0x55d1ebe280b0, C4<>;
L_0x55d1ebebe040 .functor MUXZ 32, L_0x55d1ebebdeb0, v0x55d1ebe9c6e0_0, L_0x55d1ebebca80, C4<>;
L_0x55d1ebebe380 .functor MUXZ 32, L_0x55d1ebebe040, v0x55d1ebe9be90_0, L_0x55d1ebebc760, C4<>;
L_0x55d1ebebe510 .functor MUXZ 32, L_0x55d1ebebe380, L_0x55d1ebebdc00, L_0x55d1ebebdac0, C4<>;
L_0x55d1ebec0460 .arith/sum 32, v0x55d1ebe9b7d0_0, L_0x7ff0da028ac8;
L_0x55d1ebec0660 .part v0x55d1ebea7a20_0, 0, 16;
L_0x55d1ebec08d0 .concat [ 16 2 0 0], L_0x55d1ebec0660, L_0x7ff0da028b10;
L_0x55d1ebec0a10 .part L_0x55d1ebec08d0, 0, 16;
L_0x55d1ebec0ce0 .concat [ 2 16 0 0], L_0x7ff0da028b58, L_0x55d1ebec0a10;
L_0x55d1ebec0e20 .part L_0x55d1ebec0ce0, 17, 1;
L_0x55d1ebec1100 .functor MUXZ 14, L_0x7ff0da028be8, L_0x7ff0da028ba0, L_0x55d1ebec0e20, C4<>;
L_0x55d1ebec1290 .concat [ 18 14 0 0], L_0x55d1ebec0ce0, L_0x55d1ebec1100;
S_0x55d1ebe68f30 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55d1ebe68b00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55d1ebe99e40_0 .net *"_ivl_10", 15 0, L_0x55d1ebebfb60;  1 drivers
L_0x7ff0da028a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe99f40_0 .net/2u *"_ivl_14", 15 0, L_0x7ff0da028a80;  1 drivers
v0x55d1ebe9a020_0 .net *"_ivl_17", 15 0, L_0x55d1ebebfdd0;  1 drivers
v0x55d1ebe9a0e0_0 .net *"_ivl_5", 0 0, L_0x55d1ebebf440;  1 drivers
v0x55d1ebe9a1c0_0 .net *"_ivl_6", 15 0, L_0x55d1ebebf4e0;  1 drivers
v0x55d1ebe9a2f0_0 .net *"_ivl_9", 15 0, L_0x55d1ebebf8b0;  1 drivers
v0x55d1ebe9a3d0_0 .net "addr_rt", 4 0, L_0x55d1ebec0100;  1 drivers
v0x55d1ebe9a4b0_0 .var "b_flag", 0 0;
v0x55d1ebe9a570_0 .net "funct", 5 0, L_0x55d1ebebf3a0;  1 drivers
v0x55d1ebe9a650_0 .var "hi", 31 0;
v0x55d1ebe9a730_0 .net "instructionword", 31 0, v0x55d1ebea7a20_0;  alias, 1 drivers
v0x55d1ebe9a810_0 .var "lo", 31 0;
v0x55d1ebe9a8f0_0 .var "memaddroffset", 31 0;
v0x55d1ebe9a9d0_0 .var "multresult", 63 0;
v0x55d1ebe9aab0_0 .net "op1", 31 0, L_0x55d1ebebef50;  alias, 1 drivers
v0x55d1ebe9ab90_0 .net "op2", 31 0, L_0x55d1ebebf0a0;  alias, 1 drivers
v0x55d1ebe9ac70_0 .net "opcode", 5 0, L_0x55d1ebebf300;  1 drivers
v0x55d1ebe9ad50_0 .var "result", 31 0;
v0x55d1ebe9ae30_0 .net "shamt", 4 0, L_0x55d1ebec0000;  1 drivers
v0x55d1ebe9af10_0 .net/s "sign_op1", 31 0, L_0x55d1ebebef50;  alias, 1 drivers
v0x55d1ebe9afd0_0 .net/s "sign_op2", 31 0, L_0x55d1ebebf0a0;  alias, 1 drivers
v0x55d1ebe9b070_0 .net "simmediatedata", 31 0, L_0x55d1ebebfc40;  1 drivers
v0x55d1ebe9b130_0 .net "simmediatedatas", 31 0, L_0x55d1ebebfc40;  alias, 1 drivers
v0x55d1ebe9b1f0_0 .net "uimmediatedata", 31 0, L_0x55d1ebebfec0;  1 drivers
v0x55d1ebe9b2b0_0 .net "unsign_op1", 31 0, L_0x55d1ebebef50;  alias, 1 drivers
v0x55d1ebe9b370_0 .net "unsign_op2", 31 0, L_0x55d1ebebf0a0;  alias, 1 drivers
v0x55d1ebe9b480_0 .var "unsigned_result", 31 0;
E_0x55d1ebdd87f0/0 .event anyedge, v0x55d1ebe9ac70_0, v0x55d1ebe9a570_0, v0x55d1ebe9ab90_0, v0x55d1ebe9ae30_0;
E_0x55d1ebdd87f0/1 .event anyedge, v0x55d1ebe9aab0_0, v0x55d1ebe9a9d0_0, v0x55d1ebe9a3d0_0, v0x55d1ebe9b070_0;
E_0x55d1ebdd87f0/2 .event anyedge, v0x55d1ebe9b1f0_0, v0x55d1ebe9b480_0;
E_0x55d1ebdd87f0 .event/or E_0x55d1ebdd87f0/0, E_0x55d1ebdd87f0/1, E_0x55d1ebdd87f0/2;
L_0x55d1ebebf300 .part v0x55d1ebea7a20_0, 26, 6;
L_0x55d1ebebf3a0 .part v0x55d1ebea7a20_0, 0, 6;
L_0x55d1ebebf440 .part v0x55d1ebea7a20_0, 15, 1;
LS_0x55d1ebebf4e0_0_0 .concat [ 1 1 1 1], L_0x55d1ebebf440, L_0x55d1ebebf440, L_0x55d1ebebf440, L_0x55d1ebebf440;
LS_0x55d1ebebf4e0_0_4 .concat [ 1 1 1 1], L_0x55d1ebebf440, L_0x55d1ebebf440, L_0x55d1ebebf440, L_0x55d1ebebf440;
LS_0x55d1ebebf4e0_0_8 .concat [ 1 1 1 1], L_0x55d1ebebf440, L_0x55d1ebebf440, L_0x55d1ebebf440, L_0x55d1ebebf440;
LS_0x55d1ebebf4e0_0_12 .concat [ 1 1 1 1], L_0x55d1ebebf440, L_0x55d1ebebf440, L_0x55d1ebebf440, L_0x55d1ebebf440;
L_0x55d1ebebf4e0 .concat [ 4 4 4 4], LS_0x55d1ebebf4e0_0_0, LS_0x55d1ebebf4e0_0_4, LS_0x55d1ebebf4e0_0_8, LS_0x55d1ebebf4e0_0_12;
L_0x55d1ebebf8b0 .part v0x55d1ebea7a20_0, 0, 16;
L_0x55d1ebebfb60 .concat [ 16 0 0 0], L_0x55d1ebebf8b0;
L_0x55d1ebebfc40 .concat [ 16 16 0 0], L_0x55d1ebebfb60, L_0x55d1ebebf4e0;
L_0x55d1ebebfdd0 .part v0x55d1ebea7a20_0, 0, 16;
L_0x55d1ebebfec0 .concat [ 16 16 0 0], L_0x55d1ebebfdd0, L_0x7ff0da028a80;
L_0x55d1ebec0000 .part v0x55d1ebea7a20_0, 6, 5;
L_0x55d1ebec0100 .part v0x55d1ebea7a20_0, 16, 5;
S_0x55d1ebe7b2b0 .scope module, "cpu_pc" "pc" 6 234, 8 1 0, S_0x55d1ebe68b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55d1ebe9b6f0_0 .net "clk", 0 0, v0x55d1ebea7330_0;  alias, 1 drivers
v0x55d1ebe9b7d0_0 .var "curr_addr", 31 0;
v0x55d1ebe9b8b0_0 .net "enable", 0 0, L_0x55d1ebec1750;  alias, 1 drivers
v0x55d1ebe9b950_0 .net "next_addr", 31 0, v0x55d1ebea6290_0;  1 drivers
v0x55d1ebe9ba30_0 .net "reset", 0 0, v0x55d1ebea7bb0_0;  alias, 1 drivers
E_0x55d1ebe83b50 .event posedge, v0x55d1ebe9b6f0_0;
S_0x55d1ebe9bbe0 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55d1ebe68b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55d1ebe9bdc0_0 .net "clk", 0 0, v0x55d1ebea7330_0;  alias, 1 drivers
v0x55d1ebe9be90_0 .var "data", 31 0;
v0x55d1ebe9bf50_0 .net "data_in", 31 0, v0x55d1ebe9a650_0;  alias, 1 drivers
v0x55d1ebe9c050_0 .net "data_out", 31 0, v0x55d1ebe9be90_0;  alias, 1 drivers
v0x55d1ebe9c110_0 .net "enable", 0 0, L_0x55d1ebec0210;  alias, 1 drivers
v0x55d1ebe9c220_0 .net "reset", 0 0, v0x55d1ebea7bb0_0;  alias, 1 drivers
S_0x55d1ebe9c370 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55d1ebe68b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55d1ebe9c5d0_0 .net "clk", 0 0, v0x55d1ebea7330_0;  alias, 1 drivers
v0x55d1ebe9c6e0_0 .var "data", 31 0;
v0x55d1ebe9c7c0_0 .net "data_in", 31 0, v0x55d1ebe9a810_0;  alias, 1 drivers
v0x55d1ebe9c890_0 .net "data_out", 31 0, v0x55d1ebe9c6e0_0;  alias, 1 drivers
v0x55d1ebe9c950_0 .net "enable", 0 0, L_0x55d1ebec0210;  alias, 1 drivers
v0x55d1ebe9ca40_0 .net "reset", 0 0, v0x55d1ebea7bb0_0;  alias, 1 drivers
S_0x55d1ebe9cbb0 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55d1ebe68b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55d1ebebdca0 .functor BUFZ 32, L_0x55d1ebebe8b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d1ebebed10 .functor BUFZ 32, L_0x55d1ebebeb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d1ebe9d930_2 .array/port v0x55d1ebe9d930, 2;
L_0x55d1ebebee20 .functor BUFZ 32, v0x55d1ebe9d930_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d1ebe9cde0_0 .net *"_ivl_0", 31 0, L_0x55d1ebebe8b0;  1 drivers
v0x55d1ebe9cee0_0 .net *"_ivl_10", 6 0, L_0x55d1ebebebd0;  1 drivers
L_0x7ff0da028a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9cfc0_0 .net *"_ivl_13", 1 0, L_0x7ff0da028a38;  1 drivers
v0x55d1ebe9d080_0 .net *"_ivl_2", 6 0, L_0x55d1ebebe950;  1 drivers
L_0x7ff0da0289f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d1ebe9d160_0 .net *"_ivl_5", 1 0, L_0x7ff0da0289f0;  1 drivers
v0x55d1ebe9d290_0 .net *"_ivl_8", 31 0, L_0x55d1ebebeb30;  1 drivers
v0x55d1ebe9d370_0 .net "r_clk", 0 0, v0x55d1ebea7330_0;  alias, 1 drivers
v0x55d1ebe9d410_0 .net "r_clk_enable", 0 0, v0x55d1ebea73d0_0;  alias, 1 drivers
v0x55d1ebe9d4d0_0 .net "read_data1", 31 0, L_0x55d1ebebdca0;  alias, 1 drivers
v0x55d1ebe9d5b0_0 .net "read_data2", 31 0, L_0x55d1ebebed10;  alias, 1 drivers
v0x55d1ebe9d690_0 .net "read_reg1", 4 0, L_0x55d1ebebcef0;  alias, 1 drivers
v0x55d1ebe9d770_0 .net "read_reg2", 4 0, L_0x55d1ebebd150;  alias, 1 drivers
v0x55d1ebe9d850_0 .net "register_v0", 31 0, L_0x55d1ebebee20;  alias, 1 drivers
v0x55d1ebe9d930 .array "registers", 0 31, 31 0;
v0x55d1ebe9df00_0 .net "reset", 0 0, v0x55d1ebea7bb0_0;  alias, 1 drivers
v0x55d1ebe9dfa0_0 .net "write_control", 0 0, L_0x55d1ebebd9b0;  alias, 1 drivers
v0x55d1ebe9e060_0 .net "write_data", 31 0, L_0x55d1ebebe510;  alias, 1 drivers
v0x55d1ebe9e250_0 .net "write_reg", 4 0, L_0x55d1ebebd820;  alias, 1 drivers
L_0x55d1ebebe8b0 .array/port v0x55d1ebe9d930, L_0x55d1ebebe950;
L_0x55d1ebebe950 .concat [ 5 2 0 0], L_0x55d1ebebcef0, L_0x7ff0da0289f0;
L_0x55d1ebebeb30 .array/port v0x55d1ebe9d930, L_0x55d1ebebebd0;
L_0x55d1ebebebd0 .concat [ 5 2 0 0], L_0x55d1ebebd150, L_0x7ff0da028a38;
    .scope S_0x55d1ebe9cbb0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d1ebe9d930, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55d1ebe9cbb0;
T_1 ;
    %wait E_0x55d1ebe83b50;
    %load/vec4 v0x55d1ebe9df00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d1ebe9d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55d1ebe9dfa0_0;
    %load/vec4 v0x55d1ebe9e250_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55d1ebe9e060_0;
    %load/vec4 v0x55d1ebe9e250_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1ebe9d930, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d1ebe68f30;
T_2 ;
    %wait E_0x55d1ebdd87f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
    %load/vec4 v0x55d1ebe9ac70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55d1ebe9a570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55d1ebe9afd0_0;
    %ix/getv 4, v0x55d1ebe9ae30_0;
    %shiftl 4;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55d1ebe9afd0_0;
    %ix/getv 4, v0x55d1ebe9ae30_0;
    %shiftr 4;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55d1ebe9afd0_0;
    %ix/getv 4, v0x55d1ebe9ae30_0;
    %shiftr/s 4;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55d1ebe9afd0_0;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55d1ebe9afd0_0;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55d1ebe9afd0_0;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %pad/s 64;
    %load/vec4 v0x55d1ebe9afd0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55d1ebe9a9d0_0, 0, 64;
    %load/vec4 v0x55d1ebe9a9d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55d1ebe9a650_0, 0, 32;
    %load/vec4 v0x55d1ebe9a9d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55d1ebe9a810_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %pad/u 64;
    %load/vec4 v0x55d1ebe9b370_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55d1ebe9a9d0_0, 0, 64;
    %load/vec4 v0x55d1ebe9a9d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55d1ebe9a650_0, 0, 32;
    %load/vec4 v0x55d1ebe9a9d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55d1ebe9a810_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9afd0_0;
    %mod/s;
    %store/vec4 v0x55d1ebe9a650_0, 0, 32;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9afd0_0;
    %div/s;
    %store/vec4 v0x55d1ebe9a810_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %load/vec4 v0x55d1ebe9b370_0;
    %mod;
    %store/vec4 v0x55d1ebe9a650_0, 0, 32;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %load/vec4 v0x55d1ebe9b370_0;
    %div;
    %store/vec4 v0x55d1ebe9a810_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55d1ebe9aab0_0;
    %store/vec4 v0x55d1ebe9a650_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55d1ebe9aab0_0;
    %store/vec4 v0x55d1ebe9a810_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9afd0_0;
    %add;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %load/vec4 v0x55d1ebe9b370_0;
    %add;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %load/vec4 v0x55d1ebe9b370_0;
    %sub;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %load/vec4 v0x55d1ebe9b370_0;
    %and;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %load/vec4 v0x55d1ebe9b370_0;
    %or;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %load/vec4 v0x55d1ebe9b370_0;
    %xor;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %load/vec4 v0x55d1ebe9b370_0;
    %or;
    %inv;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9afd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %load/vec4 v0x55d1ebe9b370_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55d1ebe9a3d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9afd0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9ab90_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1ebe9a4b0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9b070_0;
    %add;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %load/vec4 v0x55d1ebe9b070_0;
    %add;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9b070_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %load/vec4 v0x55d1ebe9b130_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %load/vec4 v0x55d1ebe9b1f0_0;
    %and;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %load/vec4 v0x55d1ebe9b1f0_0;
    %or;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55d1ebe9b2b0_0;
    %load/vec4 v0x55d1ebe9b1f0_0;
    %xor;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55d1ebe9b1f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55d1ebe9b480_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9b070_0;
    %add;
    %store/vec4 v0x55d1ebe9a8f0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9b070_0;
    %add;
    %store/vec4 v0x55d1ebe9a8f0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9b070_0;
    %add;
    %store/vec4 v0x55d1ebe9a8f0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9b070_0;
    %add;
    %store/vec4 v0x55d1ebe9a8f0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9b070_0;
    %add;
    %store/vec4 v0x55d1ebe9a8f0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9b070_0;
    %add;
    %store/vec4 v0x55d1ebe9a8f0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9b070_0;
    %add;
    %store/vec4 v0x55d1ebe9a8f0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55d1ebe9af10_0;
    %load/vec4 v0x55d1ebe9b070_0;
    %add;
    %store/vec4 v0x55d1ebe9a8f0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55d1ebe9b480_0;
    %store/vec4 v0x55d1ebe9ad50_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55d1ebe9c370;
T_3 ;
    %wait E_0x55d1ebe83b50;
    %load/vec4 v0x55d1ebe9ca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d1ebe9c6e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d1ebe9c950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55d1ebe9c7c0_0;
    %assign/vec4 v0x55d1ebe9c6e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d1ebe9bbe0;
T_4 ;
    %wait E_0x55d1ebe83b50;
    %load/vec4 v0x55d1ebe9c220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d1ebe9be90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d1ebe9c110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55d1ebe9bf50_0;
    %assign/vec4 v0x55d1ebe9be90_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d1ebe7b2b0;
T_5 ;
    %wait E_0x55d1ebe83b50;
    %load/vec4 v0x55d1ebe9ba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55d1ebe9b7d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d1ebe9b8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55d1ebe9b950_0;
    %assign/vec4 v0x55d1ebe9b7d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d1ebe68b00;
T_6 ;
    %wait E_0x55d1ebe83b50;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55d1ebea6cf0_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55d1ebea4e80_0, v0x55d1ebea3d80_0, v0x55d1ebea68d0_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55d1ebea65c0_0, v0x55d1ebea6760_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55d1ebea64f0_0, v0x55d1ebea6690_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55d1ebea6990_0, v0x55d1ebea6e20_0, v0x55d1ebea6b50_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55d1ebea61d0_0, v0x55d1ebea6f90_0, v0x55d1ebea6ef0_0, v0x55d1ebea52e0_0, v0x55d1ebea4b50_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55d1ebea44a0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d1ebe68b00;
T_7 ;
    %wait E_0x55d1ebdfa100;
    %load/vec4 v0x55d1ebea4080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55d1ebea4590_0;
    %load/vec4 v0x55d1ebea41e0_0;
    %add;
    %store/vec4 v0x55d1ebea6290_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55d1ebea4f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55d1ebea4590_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55d1ebea4e80_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55d1ebea6290_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55d1ebea4fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55d1ebea64f0_0;
    %store/vec4 v0x55d1ebea6290_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55d1ebea4590_0;
    %store/vec4 v0x55d1ebea6290_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d1ebe68b00;
T_8 ;
    %wait E_0x55d1ebe83b50;
    %load/vec4 v0x55d1ebea6cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1ebea4400_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55d1ebea44a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55d1ebea4400_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d1ebe68730;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1ebea7330_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55d1ebea7330_0;
    %inv;
    %store/vec4 v0x55d1ebea7330_0, 0, 1;
    %delay 1, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55d1ebe68730;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1ebea7bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1ebea73d0_0, 0, 1;
    %wait E_0x55d1ebe83b50;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1ebea7bb0_0, 0, 1;
    %wait E_0x55d1ebe83b50;
    %delay 1, 0;
    %pushi/vec4 2349268992, 0, 32;
    %store/vec4 v0x55d1ebea7a20_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x55d1ebea7650_0, 0, 32;
    %wait E_0x55d1ebe83b50;
    %delay 1, 0;
    %pushi/vec4 2348941312, 0, 32;
    %store/vec4 v0x55d1ebea7a20_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55d1ebea7650_0, 0, 32;
    %wait E_0x55d1ebe83b50;
    %delay 1, 0;
    %pushi/vec4 2890334308, 0, 32;
    %store/vec4 v0x55d1ebea7a20_0, 0, 32;
    %wait E_0x55d1ebe83b50;
    %delay 1, 0;
    %vpi_call/w 5 64 "$display", v0x55d1ebea7ac0_0 {0 0 0};
    %load/vec4 v0x55d1ebea7720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 5 66 "$fatal", 32'sb00000000000000000000000000000001, "write signal not active, when it should be" {0 0 0};
T_10.1 ;
    %load/vec4 v0x55d1ebea7560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 67 "$fatal", 32'sb00000000000000000000000000000001, "read signal active when it should'nt be" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55d1ebea74c0_0;
    %cmpi/e 110, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 68 "$fatal", 32'sb00000000000000000000000000000001, "expected addres to be written to to be=110, got =%d", v0x55d1ebea74c0_0 {0 0 0};
T_10.5 ;
    %load/vec4 v0x55d1ebea77f0_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 5 69 "$fatal", 32'sb00000000000000000000000000000001, "expected data being written to be=14, got =%d", v0x55d1ebea77f0_0 {0 0 0};
T_10.7 ;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
