write-through
write-through policy
write-through cache
write-back
write-back policy
write-back cache
cache consistency
cache block
eviction
cache hit
cache miss
write hit
write miss
read hit
read miss
no write allocate
write allocate
write buffer
memory bandwidth
intra-chip bandwidth
DRAM bandwidth
hit time
miss penalty
miss rate
AMAT
DRAM
dirty block
dirty bit
clean block
valid bit
victim cache
store latency

blocking cache
cache fsm
idle state
non-blocking cache
hit under miss
miss under miss
memory level parallelism
MLP
instruction level parallelism
ILP
miss status handling register
MSHR
MSHR table
out-of-order processor
out-of-order execution

unified cache
split cache
i-cache
d-cache
structural hazard
l1 cache
L1$
l2 cache
L2$
l3 cache
L3$
last level cache

private cache
shared cache
banking
bank
interleaving
remote bank
working set
smart cache

prefetching
compiler-driven prefetching
hardware prefetching
prefetch instruction
cpu prefetcher
cold miss
stride detection
stride detector
stride
sequential access
reverse sequential access
strided sequential access
linked-list traversal
pointer chasing
cache pollution
spatial locality
temporal locality
strided prefetcher