Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,1374
design__instance__area,26649.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,3
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.0011258600279688835
power__switching__total,0.0005646282224915922
power__leakage__total,1.2059716425483202E-7
power__total,0.0016906089149415493
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.27289957177586505
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.27165723217617377
timing__hold__ws__corner:nom_tt_025C_3v30,1.0488072929220282
timing__setup__ws__corner:nom_tt_025C_3v30,6.878361186424326
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.048807
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,25.554218
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,17
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,3
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.29143019378166285
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.29063349771665975
timing__hold__ws__corner:nom_ss_125C_3v00,2.349116745394434
timing__setup__ws__corner:nom_ss_125C_3v00,-17.973264274498653
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-104.31908077083675
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-17.973264274498653
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.349117
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,6
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,12.389195
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,3
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.2645199412159096
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.263271550900563
timing__hold__ws__corner:nom_ff_n40C_3v60,0.49323424518543446
timing__setup__ws__corner:nom_ff_n40C_3v60,17.44585680853726
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.493234
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,35.793938
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,20
design__max_fanout_violation__count,3
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.2628607128586812
clock__skew__worst_setup,0.2618950408445511
timing__hold__ws,0.49023142488580523
timing__setup__ws,-19.03437461523832
timing__hold__tns,0.0
timing__setup__tns,-110.57085515708046
timing__hold__wns,0
timing__setup__wns,-19.03437461523832
timing__hold_vio__count,0
timing__hold_r2r__ws,0.490231
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,11.753018
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1374
design__instance__area__stdcell,26649.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.512821
design__instance__utilization__stdcell,0.512821
design__instance__count__class:tie_cell,16
design__instance__count__class:buffer,2
design__instance__count__class:inverter,42
design__instance__count__class:sequential_cell,67
design__instance__count__class:multi_input_combinational_cell,712
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,28994.8
design__violations,0
design__instance__count__class:timing_repair_buffer,93
design__instance__count__class:clock_buffer,9
design__instance__count__class:clock_inverter,7
design__instance__count__setup_buffer,43
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,960
route__net__special,2
route__drc_errors__iter:1,141
route__wirelength__iter:1,31187
route__drc_errors__iter:2,58
route__wirelength__iter:2,30798
route__drc_errors__iter:3,30
route__wirelength__iter:3,30784
route__drc_errors__iter:4,1
route__wirelength__iter:4,30737
route__drc_errors__iter:5,0
route__wirelength__iter:5,30738
route__drc_errors,0
route__wirelength,30738
route__vias,6029
route__vias__singlecut,6029
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,273.38
design__instance__count__class:fill_cell,1153
timing__unannotated_net__count__corner:nom_tt_025C_3v30,24
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,24
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,24
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,3
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.27026190383936227
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.26940725413083466
timing__hold__ws__corner:min_tt_025C_3v30,1.0445204996581068
timing__setup__ws__corner:min_tt_025C_3v30,7.3337036297299525
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.044520
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,25.829483
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,24
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,10
design__max_fanout_violation__count__corner:min_ss_125C_3v00,3
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.2865865126328396
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.2864190909959911
timing__hold__ws__corner:min_ss_125C_3v00,2.34100367939023
timing__setup__ws__corner:min_ss_125C_3v00,-17.118708712886214
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-99.27682068532071
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-17.118708712886214
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.341004
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,6
timing__setup_r2r__ws__corner:min_ss_125C_3v00,12.917021
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,24
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,3
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.2628607128586812
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2618950408445511
timing__hold__ws__corner:min_ff_n40C_3v60,0.49023142488580523
timing__setup__ws__corner:min_ff_n40C_3v60,17.715731605352563
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.490231
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,35.841732
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,24
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,3
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.2760349527083836
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.27452560446371843
timing__hold__ws__corner:max_tt_025C_3v30,1.0539603932365655
timing__setup__ws__corner:max_tt_025C_3v30,6.327418768032104
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.053960
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,25.221745
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,24
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,20
design__max_fanout_violation__count__corner:max_ss_125C_3v00,3
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.2972031316283786
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.29575984165554686
timing__hold__ws__corner:max_ss_125C_3v00,2.3588800469491127
timing__setup__ws__corner:max_ss_125C_3v00,-19.03437461523832
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-110.57085515708046
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-19.03437461523832
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.358880
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,6
timing__setup_r2r__ws__corner:max_ss_125C_3v00,11.753018
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,24
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,3
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2664850915362256
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.2649686933751547
timing__hold__ws__corner:max_ff_n40C_3v60,0.49684635589820986
timing__setup__ws__corner:max_ff_n40C_3v60,17.12420653745965
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.496846
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,35.735554
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,24
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,24
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000472939
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000532153
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000104448
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000532153
design_powergrid__voltage__worst,0.0000532153
design_powergrid__voltage__worst__net:VPWR,3.29995
design_powergrid__drop__worst,0.0000532153
design_powergrid__drop__worst__net:VPWR,0.0000472939
design_powergrid__voltage__worst__net:VGND,0.0000532153
design_powergrid__drop__worst__net:VGND,0.0000532153
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000010600000000000000155604695795119596368749625980854034423828125
ir__drop__worst,0.000047299999999999997753706570957632493445998989045619964599609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
