# ğŸ§ ğŸ’» Single Cycle MIPS CPU â€” Design & Implementation

## ğŸ“Œ Project Overview

This project showcases the complete implementation of a Single-Cycle MIPS CPU, built around a simplified MIPS architecture. It supports a subset of 24 instructions:

    - ğŸ§® 14 R-type

    - ğŸ“¥ 9 I-type

    - ğŸš€ 1 J-type

It demonstrates key computer architecture principles including:

    - Data Path Design

    - Control Logic

    - Circuit Component Implementation

## âœ¨ Features

âœ… Full single-cycle CPU simulation
âœ… Supports 24 MIPS instructions
âœ… Designed in Logisim for digital simulation
âœ… Tested with MARS (MIPS Assembler and Runtime Simulator)
ğŸ§© Architecture Design
ğŸ” 1. Data Path

The data path represents how data flows through the CPU during execution:

    ğŸš¦ Starts at the Program Counter (PC)

    ğŸ“œ Fetches instruction from memory

    ğŸ¯ Decoded by the Register File

    ğŸ”§ Processed by the ALU or control logic, depending on instruction type:

        - ğŸ§® R-type: Registers â†’ ALU â†’ Destination Register

        - ğŸ§¾ I-type: Register + Immediate â†’ ALU

        - ğŸ§­ J-type: ALU calculates new PC address

    ğŸ”€ PC path selected via multiplexer based on instruction type

## âš™ï¸ 2. Core Components

    - ğŸ§± Register File

    - ğŸ“ Program Counter

    - ğŸ§¾ Instruction Memory

    - ğŸ—ƒï¸ Data Memory

    - ğŸ§® Arithmetic Logic Unit (ALU)

    - ğŸ›ï¸ ALU Control Unit

    - ğŸ§­ PC Control Unit

    - ğŸ•¹ï¸ Main Control Unit

## ğŸ§  3. Control Logic
### ğŸ•¹ï¸ Main Control Unit

   - Decodes opcodes

   - Generates signals: Jump, BEQ, BNE, ALUSrc, ALUOp, etc.

   - Controls instruction flow in the ID (Instruction Decode) stage

### ğŸ§­ PC Control Unit

   - Calculates next PC address

   - Uses flags (Zero, Jump, Branch) to control flow

   - Handles jump, branch equal/not equal logic

### ğŸ”§ ALU Control Unit

    - Selects ALU operations based on control signals + function bits

    - Controls logic during EX (Execution) stage

## ğŸ§  Component Circuit Implementations
### ğŸ—‚ï¸ 1. Register File

    - 32 Ã— 32-bit general-purpose registers

    - ğŸ§® Dual-read ports (Ra, Rb)

    - âœï¸ Write port (Rw + BusC + RegWrite)

    - ğŸ§  Decoder for register selection

    - ğŸ•’ Signals: Clk, Reset, RegWrite

### â• 2. ALU Circuit

    - Performs add, sub, and logical ops (AND, OR, SLT)

    - ğŸŒ 32-bit ALU built from 1-bit slices

    - ğŸš© Zero detection for branching

### ğŸšï¸ 3. ALU Control Circuit

    - Inputs: ALUOp (4-bit), Funct (6-bit)

    - Logic + MUXes to output ALU control signals

### ğŸ§­ 4. Program Counter Circuit

    - Calculates next instruction address

    - Supports jumps, branches, and sequential flow

    - Built using adders, MUXes, and logic gates

### ğŸ§© 5. Main Control Unit Circuit

    - Interprets opcodes

    - Controls execution via signals like:

        RegDst, ALUSrc, MemToReg, RegWrite

        MemRead, MemWrite, Branch, Jump

## ğŸ“Š Control Tables
### ğŸ§¾ Main Control Table

Includes control signal mappings for instruction types:

   - RegDst, MemWrite, MemRead, MemToReg, RegWrite

   - Jump, BNE, BEQ, ALUSrc, ExtOp, ALUOp

### ğŸ”§ ALU Control Table

Maps ALUOp and Funct to operations:

    - AND â†’ (000, 0)

    - OR â†’ (001, 0)

    - XOR â†’ (010, 0)

    - ADD â†’ (100, 0)

    - SUB â†’ (100, 1)

    - SLT â†’ (101, 1)

## ğŸ§ª Simulation & Testing
### ğŸ’» Development Environment

    - ğŸ”Œ Logisim â€” for circuit design

    - ğŸ§¾ MARS â€” for writing & assembling MIPS code

### ğŸ› ï¸ Implementation Steps

    - Write & compile assembly in MARS

    - Extract hex output

    - Load hex into Logisim instruction memory

    - ğŸ” Simulate & observe CPU behavior

### ğŸš€ Usage Instructions

   - Open circuit in Logisim

   - Load hex-formatted assembly code

   - Start simulation

    Monitor:

        ğŸ”¢ Register values

        ğŸ§  Instruction flow

        ğŸ—ƒï¸ Memory changes

### ğŸ› ï¸ Requirements

    ğŸ§° Logisim

    ğŸ’¾ MARS MIPS Simulator

## ğŸ‘¨â€ğŸ’» Authors

    ğŸ§‘â€ğŸ’» Ahmed Khaled Mohamed

    ğŸ§‘â€ğŸ’» Ahmed Waleed Ahmed

    ğŸ§‘â€ğŸ’» Hazem Ahmed Abdelfattah

    ğŸ§‘â€ğŸ’» Saeed Khalid Awaad

## ğŸ“ Supervision

    ğŸ‘©â€ğŸ« Dr. Lamiaa Elrefaai

    ğŸ‘©â€ğŸ”§ Eng. Shimaa Yosry

ğŸ“œ License

This project was developed as part of academic coursework at Benha University, Shoubra Faculty of Engineering, Communication and Computer Engineering Department.

ğŸ“˜ Note: For full implementation details and diagrams, please refer to the accompanying project report.