// Seed: 505185612
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    input tri1 id_3,
    output logic id_4,
    input wand id_5,
    output supply0 id_6,
    input wor id_7,
    output supply0 id_8
);
  assign id_6 = id_3;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10
  );
  always @(posedge {1'b0,
    id_3,
    id_5,
    1
  } or posedge id_5)
  begin
    id_4 <= 1;
  end
endmodule
