$date
	Thu Aug  7 18:32:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module comparator_4bit_tb $end
$var wire 1 ! a_lt_b $end
$var wire 1 " a_gt_b $end
$var wire 1 # a_eq_b $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ! a_lt_b $end
$var wire 1 " a_gt_b $end
$var wire 1 # a_eq_b $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 '
b1 &
b10 %
b1 $
0#
0"
1!
$end
#10000
1#
b1010 %
b1010 '
0"
0!
b1010 $
b1010 &
#20000
1"
0#
b1110 $
b1110 &
#30000
1#
b0 %
b0 '
0"
0!
b0 $
b0 &
#40000
1!
b1000 %
b1000 '
0"
0#
b111 $
b111 &
#50000
b1 %
b1 '
1"
0!
b1111 $
b1111 &
#60000
