{
  "questions": [
    {
      "question": "In a CPU, what is the primary function of the Arithmetic Logic Unit (ALU)?",
      "options": [
        "Perform arithmetic and logical operations",
        "Manage memory access",
        "Control instruction fetching",
        "Store program instructions",
        "Handle input/output operations"
      ],
      "correct": 0
    },
    {
      "question": "In a pipelined processor, which type of hazard occurs when an instruction needs to read data that a previous instruction in the pipeline has not yet written back to the register file or memory?",
      "options": [
        "Structural hazard",
        "Control hazard",
        "Data hazard",
        "Resource hazard",
        "Memory hazard"
      ],
      "correct": 2
    },
    {
      "question": "Which of the following is a primary challenge or consideration in the design of asynchronous digital circuits, compared to synchronous circuits?",
      "options": [
        "Difficulty in scaling clock frequencies",
        "Requirement for global clock distribution",
        "Inherent susceptibility to race conditions without careful design",
        "Limited power efficiency at high performance",
        "Simpler timing analysis due to event-driven nature"
      ],
      "correct": 2
    },
    {
      "question": "In the reliability analysis of integrated circuits, what phenomenon describes the gradual transport of metal atoms in an interconnect line due to momentum transfer from electrons flowing through it, often leading to opens or shorts over time, particularly exacerbated by high current densities and elevated temperatures?",
      "options": [
        "Negative Bias Temperature Instability (NBTI)",
        "Electromigration",
        "Hot Carrier Injection (HCI)",
        "Dielectric breakdown",
        "Latch-up"
      ],
      "correct": 1
    },
    {
      "question": "Which advanced verification technique mathematically proves the correctness of a design against a formal specification, exploring all possible input combinations and states, rather than relying on simulating a finite set of test vectors?",
      "options": [
        "Regression testing",
        "Emulation",
        "Formal verification",
        "Hardware-in-the-Loop simulation",
        "Coverage-driven verification"
      ],
      "correct": 2
    }
  ]
}