/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  reg [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [3:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = !(celloutsig_0_6z[6] ? celloutsig_0_0z[1] : celloutsig_0_6z[5]);
  assign celloutsig_0_9z = !(celloutsig_0_3z ? celloutsig_0_4z[3] : celloutsig_0_7z);
  assign celloutsig_1_14z = !(celloutsig_1_7z ? celloutsig_1_0z : celloutsig_1_8z[0]);
  assign celloutsig_0_12z = { celloutsig_0_1z[11], 3'h0, celloutsig_0_9z, celloutsig_0_11z } === { celloutsig_0_6z[6:4], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[173:165] === in_data[119:111];
  assign celloutsig_1_10z = { celloutsig_1_9z[7:1], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z } === { in_data[113:96], celloutsig_1_5z };
  assign celloutsig_0_3z = celloutsig_0_1z[14:11] === celloutsig_0_0z[8:5];
  assign celloutsig_0_11z = { in_data[50:21], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z } >= { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_1_11z = celloutsig_1_8z >= { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_9z[6:2], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z } != { celloutsig_1_15z[10:5], celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_1_19z = celloutsig_1_18z[9:7] != { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z[15:11], 1'h0 } != { celloutsig_0_0z[8:3], celloutsig_0_1z[15:11], 1'h0, celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_6z[10:1], celloutsig_0_9z } != in_data[91:81];
  assign celloutsig_0_16z = celloutsig_0_6z[6:4] != { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[102:96], celloutsig_1_0z } != { in_data[136:130], celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[176:152] != { in_data[121:99], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[124:114] != { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_7z = { in_data[151:143], celloutsig_1_4z, celloutsig_1_1z } != { in_data[129:125], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_0z = ~ in_data[80:70];
  assign celloutsig_1_6z = ~ in_data[130:128];
  assign celloutsig_0_2z = & in_data[90:85];
  assign celloutsig_0_15z = | { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_1z = | { in_data[174:172], celloutsig_1_0z };
  assign celloutsig_1_4z = | { in_data[153:146], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_12z = | { in_data[130:114], celloutsig_1_6z };
  assign celloutsig_0_4z = celloutsig_0_0z[9:5] <<< { celloutsig_0_1z[14:12], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_9z = { celloutsig_1_6z[2:1], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z } <<< in_data[183:175];
  assign celloutsig_1_18z = { celloutsig_1_15z[7:2], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_0z } ^ { celloutsig_1_15z[10:9], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_1_15z = { in_data[167:159], celloutsig_1_11z, celloutsig_1_10z } ^ { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_14z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_6z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_6z = { in_data[83:74], celloutsig_0_3z };
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_8z = { in_data[164], celloutsig_1_6z };
  assign celloutsig_0_1z[15:11] = in_data[14:10] ^ in_data[44:40];
  assign celloutsig_0_1z[10:0] = 11'h000;
  assign { out_data[139:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
