<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/defs_mi32.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/defs_mi32.vhd(32,9-32,18) (VHDL-1014) analyzing package mi32_pack
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/defs_rv32.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/defs_rv32.vhd(32,9-32,18) (VHDL-1014) analyzing package rv32_pack
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/defs_f32c.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/defs_f32c.vhd(36,9-36,18) (VHDL-1014) analyzing package f32c_pack
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/defs_f32c.vhd(95,14-95,23) (VHDL-1013) analyzing package body f32c_pack
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/pll_xp2_25m.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/pll_xp2_25m.vhd(8,8-8,11) (VHDL-1012) analyzing entity pll
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/pll_xp2_25m.vhd(22,14-22,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/clkgen.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/clkgen.vhd(37,8-37,14) (VHDL-1012) analyzing entity clkgen
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/clkgen.vhd(49,14-49,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/bptrace.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/bptrace.vhd(36,8-36,15) (VHDL-1012) analyzing entity bptrace
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/bptrace.vhd(45,14-45,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/idecode_mi32.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/idecode_mi32.vhd(35,8-35,20) (VHDL-1012) analyzing entity idecode_mi32
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/idecode_mi32.vhd(80,14-80,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/idecode_rv32.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/idecode_rv32.vhd(35,8-35,20) (VHDL-1012) analyzing entity idecode_rv32
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/idecode_rv32.vhd(73,14-73,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/reg1w2r.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/reg1w2r.vhd(36,8-36,15) (VHDL-1012) analyzing entity reg1w2r
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/reg1w2r.vhd(50,14-50,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/alu.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/alu.vhd(30,8-30,11) (VHDL-1012) analyzing entity alu
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/alu.vhd(44,14-44,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/shift.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/shift.vhd(35,8-35,13) (VHDL-1012) analyzing entity shift
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/shift.vhd(51,14-51,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/loadalign.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/loadalign.vhd(34,8-34,17) (VHDL-1012) analyzing entity loadalign
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/loadalign.vhd(47,14-47,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/mul_dsp.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/mul_dsp.vhd(32,8-32,11) (VHDL-1012) analyzing entity mul
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/mul_dsp.vhd(42,14-42,20) (VHDL-1010) analyzing architecture arch_x
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/debug.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/debug.vhd(74,8-74,13) (VHDL-1012) analyzing entity debug
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/debug.vhd(97,14-97,15) (VHDL-1010) analyzing architecture x
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/pipeline.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/pipeline.vhd(39,8-39,16) (VHDL-1012) analyzing entity pipeline
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/pipeline.vhd(106,14-106,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/sio.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/sio.vhd(35,8-35,11) (VHDL-1012) analyzing entity sio
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/sio.vhd(72,14-72,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/gpio.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/gpio.vhd(36,8-36,12) (VHDL-1012) analyzing entity gpio
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/gpio.vhd(55,14-55,18) (VHDL-1010) analyzing architecture arch
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/timer.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/timer.vhd(36,8-36,13) (VHDL-1012) analyzing entity timer
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/timer.vhd(66,14-66,18) (VHDL-1010) analyzing architecture arch
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/bootloader/defs_bootblock.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/bootloader/defs_bootblock.vhd(6,9-6,24) (VHDL-1014) analyzing package boot_block_pack
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/bootloader/boot_sio_mi32el.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/bootloader/boot_sio_mi32el.vhd(7,9-7,24) (VHDL-1014) analyzing package boot_sio_mi32el
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/bootloader/boot_sio_mi32eb.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/bootloader/boot_sio_mi32eb.vhd(7,9-7,24) (VHDL-1014) analyzing package boot_sio_mi32eb
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/bootloader/boot_sio_rv32el.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/bootloader/boot_sio_rv32el.vhd(7,9-7,24) (VHDL-1014) analyzing package boot_sio_rv32el
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/bootloader/boot_rom_mi32el.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/bootloader/boot_rom_mi32el.vhd(7,9-7,24) (VHDL-1014) analyzing package boot_rom_mi32el
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/bram.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/bram.vhd(47,8-47,12) (VHDL-1012) analyzing entity bram
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/bram.vhd(71,14-71,15) (VHDL-1010) analyzing architecture x
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/f32c_soc_glue.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/f32c_soc_glue.vhd(36,8-36,21) (VHDL-1012) analyzing entity f32c_soc_glue
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/f32c_soc_glue.vhd(94,14-94,15) (VHDL-1010) analyzing architecture x
WARNING - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/f32c_soc_glue.vhd(375,33-375,43) (VHDL-1346) partially associated formal bus_out cannot have actual OPEN
WARNING - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/f32c_soc_glue.vhd(376,34-376,55) (VHDL-1346) partially associated formal bus_out cannot have actual OPEN
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/tonegen.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/tonegen.vhd(7,8-7,15) (VHDL-1012) analyzing entity tonegen
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/tonegen.vhd(19,14-19,15) (VHDL-1010) analyzing architecture x
(VHDL-1481) Analyzing VHDL file D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/arduino.vhd
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/arduino.vhd(9,8-9,15) (VHDL-1012) analyzing entity arduino
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/arduino.vhd(32,14-32,15) (VHDL-1010) analyzing architecture x
WARNING - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/arduino.vhd(78,2-78,25) (VHDL-1346) partially associated formal simple_out cannot have actual OPEN
WARNING - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/arduino.vhd(81,2-81,25) (VHDL-1346) partially associated formal simple_in cannot have actual OPEN
WARNING - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/arduino.vhd(83,2-83,24) (VHDL-1346) partially associated formal simple_in cannot have actual OPEN
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/arduino.vhd(49,5-91,7) (VHDL-9000) input pin io_data_in has no actual or default value
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/f32c_soc_glue.vhd(90,2-90,12) (VHDL-1259) io_data_in is declared here
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/arduino.vhd(9,8-9,15) (VHDL-1067) elaborating arduino(x)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/clkgen.vhd(37,8-37,14) (VHDL-1067) elaborating clkgen_uniq_0(Behavioral)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/pll_xp2_25m.vhd(8,8-8,11) (VHDL-1067) elaborating pll_uniq_0(Structure)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/pll_xp2_25m.vhd(84,5-96,71) (VHDL-1399) going to verilog side to elaborate module EPLLD1
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(263,8-263,14) (VERI-1018) compiling module EPLLD1_uniq_1
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(263,1-282,10) (VERI-9000) elaborating module 'EPLLD1_uniq_1'
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/pll_xp2_25m.vhd(84,5-96,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/clkgen.vhd(66,2-73,4) (VHDL-1399) going to verilog side to elaborate module DCS
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(232,8-232,11) (VERI-1018) compiling module DCS_uniq_1
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(232,1-240,10) (VERI-9000) elaborating module 'DCS_uniq_1'
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/clkgen.vhd(66,2-73,4) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/clkgen.vhd(94,2-97,4) (VHDL-1399) going to verilog side to elaborate module GSR
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(568,8-568,11) (VERI-1018) compiling module GSR_uniq_1
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(568,1-570,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/clkgen.vhd(94,2-97,4) (VHDL-1400) back to vhdl to continue elaboration
WARNING - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/arduino.vhd(56,2-56,12) (VHDL-1454) not all partial formals of gpio have actual
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/f32c_soc_glue.vhd(36,8-36,21) (VHDL-1067) elaborating f32c_soc_glue_uniq_0(x)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/pipeline.vhd(39,8-39,16) (VHDL-1067) elaborating pipeline_uniq_0(Behavioral)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/bptrace.vhd(36,8-36,15) (VHDL-1067) elaborating bptrace_uniq_0(Structure)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/idecode_mi32.vhd(35,8-35,20) (VHDL-1067) elaborating idecode_mi32_uniq_0(Behavioral)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/reg1w2r.vhd(36,8-36,15) (VHDL-1067) elaborating reg1w2r_uniq_0(Behavioral)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/alu.vhd(30,8-30,11) (VHDL-1067) elaborating alu_uniq_0(Behavioral)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/shift.vhd(35,8-35,13) (VHDL-1067) elaborating shift_uniq_0(Behavioral)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/loadalign.vhd(34,8-34,17) (VHDL-1067) elaborating loadalign_uniq_0(Behavioral)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/cpu/mul_dsp.vhd(32,8-32,11) (VHDL-1067) elaborating mul_uniq_0(arch_x)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/sio.vhd(35,8-35,11) (VHDL-1067) elaborating sio_uniq_0(Behavioral)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/gpio.vhd(36,8-36,12) (VHDL-1067) elaborating gpio_uniq_0(arch)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/timer.vhd(36,8-36,13) (VHDL-1067) elaborating timer_uniq_0(arch)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/bram.vhd(47,8-47,12) (VHDL-1067) elaborating bram_uniq_0(x)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/soc/f32c_soc_glue.vhd(90,2-90,12) (VHDL-9001) input port io_data_in has no actual or default value
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/tonegen.vhd(7,8-7,15) (VHDL-1067) elaborating tonegen_uniq_0(x)
INFO - D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/tonegen.vhd(7,8-7,15) (VHDL-1067) elaborating tonegen_uniq_1(x)
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(568,1-570,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(232,1-240,10) (VERI-9000) elaborating module 'DCS_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(263,1-282,10) (VERI-9000) elaborating module 'EPLLD1_uniq_1'
Done: design load finished with (0) errors, and (6) warnings

</PRE></BODY></HTML>