module banco_registradores(we3, clk, wa3, ra1, ra2, rd1, rd2, wd3);

////////////////////////////////

input we3;

input clk;

input [2:0] wa3;

input [2:0] ra1;
input [2:0] ra2;

input [7:0] wd3;

output [7:0] rd1;
output [7:0] rd2;

////////////////////////////////

reg [7:0] registrador [7:0];

///////////////////////////////

initial begin
	registrador[0] = 8'b0;
end


//////////////////////////////////


always @ (posedge clk) begin
	if((we3 == 1)&(wa3 != 0)) begin
		registrador [wa3] = wd3;
	
	end

end

/////////////////////////////////

assign rd1 = registrador[ra1];

assign rd2 = registrador[ra2];



endmodule
