Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 487e9f0c37534d0ebb7b22090aabb4f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot a2t4_dc_behav xil_defaultlib.a2t4_dc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:32]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:33]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:34]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:35]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:36]
WARNING: [VRFC 10-277] actual bit length 4 differs from formal bit length 1 [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
