<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — instruct stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="set.html">set</a></span> (73)
<br/><span class="tag"><a href="processor.html">processor</a></span> (51)
<br/><span class="tag"><a href="schedul.html">schedul</a></span> (43)
<br/><span class="tag"><a href="base.html">base</a></span> (40)
<br/><span class="tag"><a href="system.html">system</a></span> (31)
</div>
<h2><span class="ttl">Stem</span> instruct$ (<a href="../words.html">all stems</a>)</h2>
<h3>341 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-EspinosaHAAR.html">DAC-2015-EspinosaHAAR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Analysis and RTL correlation of instruction set simulators for automotive microcontroller robustness verification (<abbr title="Jaime Espinosa">JE</abbr>, <abbr title="Carles Hernández">CH</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="David de Andrés">DdA</abbr>, <abbr title="Juan Carlos Ruiz">JCR</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ConstantinWKCB.html">DATE-2015-ConstantinWKCB</a></dt><dd>Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment (<abbr title="Jeremy Constantin">JC</abbr>, <abbr title="Lai Wang">LW</abbr>, <abbr title="Georgios Karakonstantis">GK</abbr>, <abbr title="Anupam Chattopadhyay">AC</abbr>, <abbr title="Andreas Burg">AB</abbr>), pp. 381–386.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2015-ORourkeAGP.html">CHI-2015-ORourkeAGP</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>A Framework for Automatically Generating Interactive Instructional Scaffolding (<abbr title="Eleanor O'Rourke">EO</abbr>, <abbr title="Erik Andersen">EA</abbr>, <abbr title="Sumit Gulwani">SG</abbr>, <abbr title="Zoran Popovic">ZP</abbr>), pp. 1545–1554.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../DHM-HM-2015-KikuchiSZTGH.html">DHM-HM-2015-KikuchiSZTGH</a> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span></dt><dd>Effects of Quantified Instructional Tool on Spray-up Fabrication Method (<abbr title="Tetsuo Kikuchi">TK</abbr>, <abbr title="Erika Suzuki">ES</abbr>, <abbr title="Yiyi Zhang">YZ</abbr>, <abbr title="Yuka Takai">YT</abbr>, <abbr title="Akihiko Goto">AG</abbr>, <abbr title="Hiroyuki Hamada">HH</abbr>), pp. 104–113.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../DUXU-UI-2015-SpinilloP.html">DUXU-UI-2015-SpinilloP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>An Interactive Guide to Design Animated Visual Instructions in Brazil (<abbr title="Carla Galvão Spinillo">CGS</abbr>, <abbr title="Roberta Perozza">RP</abbr>), pp. 374–381.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HIMI-IKC-2015-NakamuraTA.html">HIMI-IKC-2015-NakamuraTA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/student.html" title="student">#student</a></span></dt><dd>Proposal of an Instructional Design Support System Based on Consensus Among Academic Staff and Students (<abbr title="Shuya Nakamura">SN</abbr>, <abbr title="Takahito Tomoto">TT</abbr>, <abbr title="Takako Akakura">TA</abbr>), pp. 370–377.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../LCT-2015-HasegawaSSHSO.html">LCT-2015-HasegawaSSHSO</a> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/gesture.html" title="gesture">#gesture</a></span></dt><dd>The Effect of Metaphoric Gestures on Schematic Understanding of Instruction Performed by a Pedagogical Conversational Agent (<abbr title="Dai Hasegawa">DH</abbr>, <abbr title="Shinichi Shirakawa">SS</abbr>, <abbr title="Naoya Shioiri">NS</abbr>, <abbr title="Toshiki Hanawa">TH</abbr>, <abbr title="Hiroshi Sakuta">HS</abbr>, <abbr title="Kouzou Ohara">KO</abbr>), pp. 361–371.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../LCT-2015-RiveiroDKJB.html">LCT-2015-RiveiroDKJB</a></dt><dd>Supporting Golf Coaching and Swing Instruction with Computer-Based Training Systems (<abbr title="Maria Riveiro">MR</abbr>, <abbr title="Anders Dahlbom">AD</abbr>, <abbr title="Rikard König">RK</abbr>, <abbr title="Ulf Johansson">UJ</abbr>, <abbr title="Peter Brattberg">PB</abbr>), pp. 279–290.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../LCT-2015-TriantafyllouT.html">LCT-2015-TriantafyllouT</a> <span class="tag"><a href="../tag/student.html" title="student">#student</a></span></dt><dd>Out of Classroom Instruction in the Flipped Classroom: The Tough Task of Engaging the Students (<abbr title="Evangelia Triantafyllou">ET</abbr>, <abbr title="Olga Timcenko">OT</abbr>), pp. 714–723.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../ASE-2014-PalepuJ.html">ASE-2014-PalepuJ</a> <span class="tag"><a href="../tag/dynamic%20analysis.html" title="dynamic analysis">#dynamic analysis</a></span> <span class="tag"><a href="../tag/slicing.html" title="slicing">#slicing</a></span></dt><dd>Discriminating influences among instructions in a dynamic slice (<abbr title="Vijay Krishna Palepu">VKP</abbr>, <abbr title="James A. Jones">JAJ</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2014-WangFZL.html">CASE-2014-WangFZL</a> <span class="tag"><a href="../tag/artificial%20reality.html" title="artificial reality">#artificial reality</a></span> <span class="tag"><a href="../tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="../tag/maintenance.html" title="maintenance">#maintenance</a></span></dt><dd>An augmented reality based system for remote collaborative maintenance instruction of complex products (<abbr title="Junfeng Wang">JW</abbr>, <abbr title="Yaqing Feng">YF</abbr>, <abbr title="Cheng Zeng">CZ</abbr>, <abbr title="Shiqi Li">SL</abbr>), pp. 309–314.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-KleebergerMS.html">DAC-2014-KleebergerMS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Workload- and Instruction-Aware Timing Analysis: The missing Link between Technology and System-level Resilience (<abbr title="Veit Kleeberger">VK</abbr>, <abbr title="Petra R. Maier">PRM</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-DingLM.html">DATE-2014-DingLM</a></dt><dd>WCET-Centric dynamic instruction cache locking (<abbr title="Huping Ding">HD</abbr>, <abbr title="Yun Liang">YL</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KamalGAP.html">DATE-2014-KamalGAP</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Improving efficiency of extensible processors by using approximate custom instructions (<abbr title="Mehdi Kamal">MK</abbr>, <abbr title="Amin Ghasemazar">AG</abbr>, <abbr title="Ali Afzali-Kusha">AAK</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KimH.html">DATE-2014-KimH</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Automatic generation of custom SIMD instructions for Superword Level Parallelism (<abbr title="Taemin Kim">TK</abbr>, <abbr title="Yatin Hoskote">YH</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-TsoutsosM.html">DATE-2014-TsoutsosM</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>HEROIC: Homomorphically EncRypted One Instruction Computer (<abbr title="Nektarios Georgios Tsoutsos">NGT</abbr>, <abbr title="Michail Maniatakos">MM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2014-ArnoldHFSKL.html">SIGMOD-2014-ArnoldHFSKL</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>An application-specific instruction set for accelerating set-oriented database primitives (<abbr title="Oliver Arnold">OA</abbr>, <abbr title="Sebastian Haas">SH</abbr>, <abbr title="Gerhard Fettweis">GF</abbr>, <abbr title="Benjamin Schlegel">BS</abbr>, <abbr title="Thomas Kissinger">TK</abbr>, <abbr title="Wolfgang Lehner">WL</abbr>), pp. 767–778.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2014-TozunAAM.html">VLDB-2014-TozunAAM</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>ADDICT: Advanced Instruction Chasing for Transactions (<abbr title="Pinar Tözün">PT</abbr>, <abbr title="Islam Atta">IA</abbr>, <abbr title="Anastasia Ailamaki">AA</abbr>, <abbr title="Andreas Moshovos">AM</abbr>), pp. 1893–1904.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2015-InoueOT14.html">VLDB-2015-InoueOT14</a> <span class="tag"><a href="../tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Faster Set Intersection with SIMD instructions by Reducing Branch Mispredictions (<abbr title="Hiroshi Inoue">HI</abbr>, <abbr title="Moriyoshi Ohara">MO</abbr>, <abbr title="Kenjiro Taura">KT</abbr>), pp. 293–304.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-KizilcecPS.html">CHI-2014-KizilcecPS</a> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Showing face in video instruction: effects on information retention, visual attention, and affect (<abbr title="René F. Kizilcec">RFK</abbr>, <abbr title="Kathryn Papadopoulos">KP</abbr>, <abbr title="Lalida Sritanyaratana">LS</abbr>), pp. 2095–2102.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-MentisCS.html">CHI-2014-MentisCS</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Learning to see the body: supporting instructional practices in laparoscopic surgical procedures (<abbr title="Helena M. Mentis">HMM</abbr>, <abbr title="Amine Chellali">AC</abbr>, <abbr title="Steven D. Schwaitzberg">SDS</abbr>), pp. 2113–2122.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../DHM-2014-IkenoboKKTG.html">DHM-2014-IkenoboKKTG</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span></dt><dd>The Classification Tendency and Common Denomination of the Points Paid Attention in Ikebana Instruction (<abbr title="Yuki Ikenobo">YI</abbr>, <abbr title="Noriaki Kuwahara">NK</abbr>, <abbr title="Noriyuki Kida">NK</abbr>, <abbr title="Yuka Takai">YT</abbr>, <abbr title="Akihiko Goto">AG</abbr>), pp. 263–272.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-AIMT-2014-RestyanditoCP.html">HCI-AIMT-2014-RestyanditoCP</a></dt><dd>The Effect of Voice Instruction on the Construction of Mental Model (<abbr title="Restyandito">R</abbr>, <abbr title="Alan H. S. Chan">AHSC</abbr>, <abbr title="Umi Proboyekti">UP</abbr>), pp. 481–491.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-FytrakiVKFG.html">HPCA-2014-FytrakiVKFG</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>FADE: A programmable filtering accelerator for instruction-grain monitoring (<abbr title="Sotiria Fytraki">SF</abbr>, <abbr title="Evangelos Vlachos">EV</abbr>, <abbr title="Yusuf Onur Koçberber">YOK</abbr>, <abbr title="Babak Falsafi">BF</abbr>, <abbr title="Boris Grot">BG</abbr>), pp. 108–119.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2014-ZhengW.html">LCTES-2014-ZhengW</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>WCET: aware dynamic instruction cache locking (<abbr title="Wenguang Zheng">WZ</abbr>, <abbr title="Hui Wu">HW</abbr>), pp. 53–62.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-DingLM.html">DAC-2013-DingLM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Integrated instruction cache analysis and locking in multitasking real-time systems (<abbr title="Huping Ding">HD</abbr>, <abbr title="Yun Liang">YL</abbr>, <abbr title="Tulika Mitra">TM</abbr>), p. 10.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-WagstaffGFT.html">DAC-2013-WagstaffGFT</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/partial%20evaluation.html" title="partial evaluation">#partial evaluation</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Early partial evaluation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description (<abbr title="Harry Wagstaff">HW</abbr>, <abbr title="Miles Gould">MG</abbr>, <abbr title="Björn Franke">BF</abbr>, <abbr title="Nigel P. Topham">NPT</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-AnanthanarayananGP.html">DATE-2013-AnanthanarayananGP</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low cost permanent fault detection using ultra-reduced instruction set co-processors (<abbr title="Sundaram Ananthanarayanan">SA</abbr>, <abbr title="Siddharth Garg">SG</abbr>, <abbr title="Hiren D. Patel">HDP</abbr>), pp. 933–938.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-Hara-AzumiFKT.html">DATE-2013-Hara-AzumiFKT</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Instruction-set extension under process variation and aging effects (<abbr title="Yuko Hara-Azumi">YHA</abbr>, <abbr title="Farshad Firouzi">FF</abbr>, <abbr title="Saman Kiamehr">SK</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 182–187.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-LiSRRRAHP.html">DATE-2013-LiSRRRAHP</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CSER: HW/SW configurable soft-error resiliency for application specific instruction-set processors (<abbr title="Tuo Li">TL</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Semeen Rehman">SR</abbr>, <abbr title="Swarnalatha Radhakrishnan">SR</abbr>, <abbr title="Roshan G. Ragel">RGR</abbr>, <abbr title="Jude Angelo Ambrose">JAA</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 707–712.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-YuZHWLT.html">DATE-2013-YuZHWLT</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A critical-section-level timing synchronization approach for deterministic multi-core instruction set simulations (<abbr title="Fan-Wei Yu">FWY</abbr>, <abbr title="Bo-Han Zeng">BHZ</abbr>, <abbr title="Yu-Hung Huang">YHH</abbr>, <abbr title="Hsin-I. Wu">HIW</abbr>, <abbr title="Che-Rung Lee">CRL</abbr>, <abbr title="Ren-Song Tsay">RST</abbr>), pp. 643–648.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/wcre.png" alt="WCRE"/><a href="../WCRE-2013-ClearyGVSSP.html">WCRE-2013-ClearyGVSSP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Reconstructing program memory state from multi-gigabyte instruction traces to support interactive analysis (<abbr title="Brendan Cleary">BC</abbr>, <abbr title="Patrick Gorman">PG</abbr>, <abbr title="Eric Verbeek">EV</abbr>, <abbr title="Margaret-Anne D. Storey">MADS</abbr>, <abbr title="Martin Salois">MS</abbr>, <abbr title="Frédéric Painchaud">FP</abbr>), pp. 42–51.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icfp.png" alt="ICFP"/><a href="../ICFP-2013-MainlandLJ.html">ICFP-2013-MainlandLJ</a></dt><dd>Exploiting vector instructions with generalized stream fusio (<abbr title="Geoffrey Mainland">GM</abbr>, <abbr title="Roman Leshchinskiy">RL</abbr>, <abbr title="Simon L. Peyton Jones">SLPJ</abbr>), pp. 37–48.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2013-McDonaldP.html">CHI-2013-McDonaldP</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>The effect of global instructions on think-aloud testing (<abbr title="Sharon McDonald">SM</abbr>, <abbr title="Helen Petrie">HP</abbr>), pp. 2941–2944.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../DHM-HB-2013-SchmuntzschYR.html">DHM-HB-2013-SchmuntzschYR</a> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Combining Motion Capture and Digital Human Modeling for Creating Instructions in Industrial Settings (<abbr title="Ulrike Schmuntzsch">US</abbr>, <abbr title="Ulas Yilmaz">UY</abbr>, <abbr title="Matthias Rötting">MR</abbr>), pp. 124–133.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../DUXU-WM-2013-SpinilloS.html">DUXU-WM-2013-SpinilloS</a> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/usability.html" title="usability">#usability</a></span></dt><dd>Beyond Comprehension: A Usability Study on User Instruction Manual for Stove with Steam Function (<abbr title="Carla Galvão Spinillo">CGS</abbr>, <abbr title="Kelli C. A. S. Smythe">KCASS</abbr>), pp. 441–449.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v2-2013-ClayerTC.html">ICEIS-v2-2013-ClayerTC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/education.html" title="education">#education</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards a Pattern-based Adaptive Approach for Instructional Design based on Teacher’s Pedagogical Design Scheme (<abbr title="Jean-Pierre Clayer">JPC</abbr>, <abbr title="Claudine Toffolon">CT</abbr>, <abbr title="Christophe Choquet">CC</abbr>), pp. 532–538.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/keod.png" alt="KEOD"/><a href="../KEOD-2013-JiC.html">KEOD-2013-JiC</a></dt><dd>From Structured Task Instructions to Robot Task Plans (<abbr title="Jianmin Ji">JJ</abbr>, <abbr title="Xiaoping Chen">XC</abbr>), pp. 237–244.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2013-XuTTZ.html">SAC-2013-XuTTZ</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span></dt><dd>An instruction-level fine-grained recovery approach for soft errors (<abbr title="Jianjun Xu">JX</abbr>, <abbr title="Qingping Tan">QT</abbr>, <abbr title="Lanfang Tan">LT</abbr>, <abbr title="Huiping Zhou">HZ</abbr>), pp. 1511–1516.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2013-FinlaysonDGUWST.html">LCTES-2013-FinlaysonDGUWST</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Improving processor efficiency by statically pipelining instructions (<abbr title="Ian Finlayson">IF</abbr>, <abbr title="Brandon Davis">BD</abbr>, <abbr title="Peter Gavin">PG</abbr>, <abbr title="Gang-Ryung Uh">GRU</abbr>, <abbr title="David B. Whalley">DBW</abbr>, <abbr title="Magnus Själander">MS</abbr>, <abbr title="Gary S. Tyson">GST</abbr>), pp. 33–44.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2013-PorpodasC.html">LCTES-2013-PorpodasC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>LUCAS: latency-adaptive unified cluster assignment and instruction scheduling (<abbr title="Vasileios Porpodas">VP</abbr>, <abbr title="Marcelo Cintra">MC</abbr>), pp. 45–54.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2012-YamamotoD.html">CASE-2012-YamamotoD</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Robot interface learning user-defined voice instructions (<abbr title="Daisuke Yamamoto">DY</abbr>, <abbr title="Miwako Doi">MD</abbr>), pp. 926–929.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ChatterjeeKMZB.html">DAC-2012-ChatterjeeKMZB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Checking architectural outputs instruction-by-instruction on acceleration platforms (<abbr title="Debapriya Chatterjee">DC</abbr>, <abbr title="Anatoly Koyfman">AK</abbr>, <abbr title="Ronny Morad">RM</abbr>, <abbr title="Avi Ziv">AZ</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 955–961.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-DingLM.html">DAC-2012-DingLM</a></dt><dd>WCET-centric partial instruction cache locking (<abbr title="Huping Ding">HD</abbr>, <abbr title="Yun Liang">YL</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 412–420.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-RajendiranAPTG.html">DAC-2012-RajendiranAPTG</a> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Reliable computing with ultra-reduced instruction set co-processors (<abbr title="Aravindkumar Rajendiran">AR</abbr>, <abbr title="Sundaram Ananthanarayanan">SA</abbr>, <abbr title="Hiren D. Patel">HDP</abbr>, <abbr title="Mahesh V. Tripunitara">MVT</abbr>, <abbr title="Siddharth Garg">SG</abbr>), pp. 697–702.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-RehmanSH.html">DAC-2012-RehmanSH</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Instruction scheduling for reliability-aware compilation (<abbr title="Semeen Rehman">SR</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1292–1300.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-RoyC.html">DAC-2012-RoyC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Predicting timing violations through instruction-level path sensitization analysis (<abbr title="Sanghamitra Roy">SR</abbr>, <abbr title="Koushik Chakraborty">KC</abbr>), pp. 1074–1081.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-KatzRZ.html">DATE-2012-KatzRZ</a> <span class="tag"><a href="../tag/csp.html" title="csp">#csp</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Generating instruction streams using abstract CSP (<abbr title="Yoav Katz">YK</abbr>, <abbr title="Michal Rimon">MR</abbr>, <abbr title="Avi Ziv">AZ</abbr>), pp. 15–20.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-PrakashP.html">DATE-2012-PrakashP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/precise.html" title="precise">#precise</a></span></dt><dd>An instruction scratchpad memory allocation for the precision timed architecture (<abbr title="Aayush Prakash">AP</abbr>, <abbr title="Hiren D. Patel">HDP</abbr>), pp. 659–664.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-RahimiBG.html">DATE-2012-RahimiBG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Analysis of instruction-level vulnerability to dynamic voltage and temperature variations (<abbr title="Abbas Rahimi">AR</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 1102–1105.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-ThachTKI.html">DATE-2012-ThachTKI</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast cycle estimation methodology for instruction-level emulator (<abbr title="David Thach">DT</abbr>, <abbr title="Yutaka Tamiya">YT</abbr>, <abbr title="Shinya Kuwamura">SK</abbr>, <abbr title="Atsushi Ike">AI</abbr>), pp. 248–251.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/scam.png" alt="SCAM"/><a href="../SCAM-2012-MurakamiHHIK.html">SCAM-2012-MurakamiHHIK</a> <span class="tag"><a href="../tag/clone%20detection.html" title="clone detection">#clone detection</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span></dt><dd>Folding Repeated Instructions for Improving Token-Based Code Clone Detection (<abbr title="Hiroaki Murakami">HM</abbr>, <abbr title="Keisuke Hotta">KH</abbr>, <abbr title="Yoshiki Higo">YH</abbr>, <abbr title="Hiroshi Igaki">HI</abbr>, <abbr title="Shinji Kusumoto">SK</abbr>), pp. 64–73.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2012-GodefroidT.html">PLDI-2012-GodefroidT</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automated synthesis of symbolic instruction encodings from I/O samples (<abbr title="Patrice Godefroid">PG</abbr>, <abbr title="Ankur Taly">AT</abbr>), pp. 441–452.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2012-BruunS.html">CHI-2012-BruunS</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/usability.html" title="usability">#usability</a></span></dt><dd>The effect of task assignments and instruction types on remote asynchronous usability testing (<abbr title="Anders Bruun">AB</abbr>, <abbr title="Jan Stage">JS</abbr>), pp. 2117–2126.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2012-FothergillMKN.html">CHI-2012-FothergillMKN</a> <span class="tag"><a href="../tag/gesture.html" title="gesture">#gesture</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/people.html" title="people">#people</a></span></dt><dd>Instructing people for training gestural interactive systems (<abbr title="Simon Fothergill">SF</abbr>, <abbr title="Helena M. Mentis">HMM</abbr>, <abbr title="Pushmeet Kohli">PK</abbr>, <abbr title="Sebastian Nowozin">SN</abbr>), pp. 1737–1746.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2012-TolmieBFBATFG.html">CHI-2012-TolmieBFBATFG</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/quote.html" title="quote">#quote</a></span></dt><dd>“Act natural”: instructions, compliance and accountability in ambulatory experiences (<abbr title="Peter Tolmie">PT</abbr>, <abbr title="Steve Benford">SB</abbr>, <abbr title="Martin Flintham">MF</abbr>, <abbr title="Patrick Brundell">PB</abbr>, <abbr title="Matt Adams">MA</abbr>, <abbr title="Nicholas Tandavantij">NT</abbr>, <abbr title="Ju Row-Farr">JRF</abbr>, <abbr title="Gabriella Giannachi">GG</abbr>), pp. 1519–1528.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-2012-WebberTD.html">SIGIR-2012-WebberTD</a></dt><dd>Effect of written instructions on assessor agreement (<abbr title="William Webber">WW</abbr>, <abbr title="Bryan Toth">BT</abbr>, <abbr title="Marjorie Desamito">MD</abbr>), pp. 1053–1054.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/refsq.png" alt="REFSQ"/><a href="../REFSQ-2012-Adam.html">REFSQ-2012-Adam</a> <span class="tag"><a href="../tag/elicitation.html" title="elicitation">#elicitation</a></span> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span></dt><dd>Providing Software Product Line Knowledge to Requirements Engineers — A Template for Elicitation Instructions (<abbr title="Sebastian Adam">SA</abbr>), pp. 147–164.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2012-MurrayF.html">CGO-2012-MurrayF</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Compiling for automatically generated instruction set extensions (<abbr title="Alastair Colin Murray">ACM</abbr>, <abbr title="Björn Franke">BF</abbr>), pp. 13–22.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2012-PlazarKMF.html">CGO-2012-PlazarKMF</a></dt><dd>WCET-aware static locking of instruction caches (<abbr title="Sascha Plazar">SP</abbr>, <abbr title="Jan C. Kleinsorge">JCK</abbr>, <abbr title="Peter Marwedel">PM</abbr>, <abbr title="Heiko Falk">HF</abbr>), pp. 44–52.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2012-KyleBFLT.html">LCTES-2012-KyleBFLT</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficiently parallelizing instruction set simulation of embedded multi-core processors using region-based just-in-time dynamic binary translation (<abbr title="Stephen C. Kyle">SCK</abbr>, <abbr title="Igor Böhm">IB</abbr>, <abbr title="Björn Franke">BF</abbr>, <abbr title="Hugh Leather">HL</abbr>, <abbr title="Nigel P. Topham">NPT</abbr>), pp. 21–30.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-WuWFT.html">DAC-2011-WuWFT</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation (<abbr title="Meng-Huan Wu">MHW</abbr>, <abbr title="Peng-Chih Wang">PCW</abbr>, <abbr title="Cheng-Yang Fu">CYF</abbr>, <abbr title="Ren-Song Tsay">RST</abbr>), pp. 339–344.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-AhmedSBH.html">DATE-2011-AhmedSBH</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>mRTS: Run-time system for reconfigurable processors with multi-grained instruction-set extensions (<abbr title="Waheed Ahmed">WA</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1554–1559.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-KamalAP.html">DATE-2011-KamalAP</a></dt><dd>Timing variation-aware custom instruction extension technique (<abbr title="Mehdi Kamal">MK</abbr>, <abbr title="Ali Afzali-Kusha">AAK</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1517–1520.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-MichelFP.html">DATE-2011-MichelFP</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Speeding-up SIMD instructions dynamic binary translation in embedded processor simulation (<abbr title="Luc Michel">LM</abbr>, <abbr title="Nicolas Fournel">NF</abbr>, <abbr title="Frédéric Pétrot">FP</abbr>), pp. 277–280.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-UA-2011-OhkawaM.html">HCI-UA-2011-OhkawaM</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span></dt><dd>A Development of Web-Based Player for Instructions Recorded with the Electronic Blackboard System IMPRESSION (<abbr title="Yuichi Ohkawa">YO</abbr>, <abbr title="Takashi Mitsuishi">TM</abbr>), pp. 500–509.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HIMI-v1-2011-TakeuchiN.html">HIMI-v1-2011-TakeuchiN</a> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>How Do Real or Virtual Agent’s Body and Instructions Contribute to Task Achievement? (<abbr title="Yugo Takeuchi">YT</abbr>, <abbr title="Hisashi Naito">HN</abbr>), pp. 142–151.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-2011-RamseyD.html">POPL-2011-RamseyD</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/dependent%20type.html" title="dependent type">#dependent type</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/low%20level.html" title="low level">#low level</a></span> <span class="tag"><a href="../tag/type%20system.html" title="type system">#type system</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Resourceable, retargetable, modular instruction selection using a machine-independent, type-based tiling of low-level intermediate code (<abbr title="Norman Ramsey">NR</abbr>, <abbr title="João Dias">JD</abbr>), pp. 575–586.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-LiuZ11a.html">SAC-2011-LiuZ11a</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/distance.html" title="distance">#distance</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/stack.html" title="stack">#stack</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Stack distance based worst-case instruction cache performance analysis (<abbr title="Yu Liu">YL</abbr>, <abbr title="Wei Zhang">WZ</abbr>), pp. 723–728.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2011-Brunthaler.html">CC-2011-Brunthaler</a> <span class="tag"><a href="../tag/interpreter.html" title="interpreter">#interpreter</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Interpreter Instruction Scheduling (<abbr title="Stefan Brunthaler">SB</abbr>), pp. 164–178.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2011-JonesBMC.html">CGO-2011-JonesBMC</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Link-time optimization for power efficiency in a tagless instruction cache (<abbr title="Timothy M. Jones">TMJ</abbr>, <abbr title="Sandro Bartolini">SB</abbr>, <abbr title="Jonas Maebe">JM</abbr>, <abbr title="Dominique Chanet">DC</abbr>), pp. 32–41.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2011-JangKLKYKKR.html">LCTES-2011-JangKLKYKKR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>An instruction-scheduling-aware data partitioning technique for coarse-grained reconfigurable architectures (<abbr title="Choonki Jang">CJ</abbr>, <abbr title="Jungwon Kim">JK</abbr>, <abbr title="Jaejin Lee">JL</abbr>, <abbr title="Hee-Seok Kim">HSK</abbr>, <abbr title="Donghoon Yoo">DY</abbr>, <abbr title="Sukjin Kim">SK</abbr>, <abbr title="Hongseok Kim">HK</abbr>, <abbr title="Soojung Ryu">SR</abbr>), pp. 151–160.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-LiangM.html">DAC-2010-LiangM</a> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Instruction cache locking using temporal reuse profile (<abbr title="Yun Liang">YL</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 344–349.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-BorodinJ.html">DATE-2010-BorodinJ</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Instruction precomputation with memoization for fault detection (<abbr title="Demid Borodin">DB</abbr>, <abbr title="Ben H. H. Juurlink">BHHJ</abbr>), pp. 1665–1668.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-KoenigBSSABH.html">DATE-2010-KoenigBSSABH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>KAHRISMA: A novel Hypermorphic Reconfigurable-Instruction-Set Multi-grained-Array architecture (<abbr title="Ralf König">RK</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Timo Stripf">TS</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Waheed Ahmed">WA</abbr>, <abbr title="Jürgen Becker">JB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 819–824.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2010-YangH.html">PLDI-2010-YangH</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="../tag/type%20safety.html" title="type safety">#type safety</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Safe to the last instruction: automated verification of a type-safe operating system (<abbr title="Jean Yang">JY</abbr>, <abbr title="Chris Hawblitzel">CH</abbr>), pp. 99–110.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../ILC-2010-YuasaY.html">ILC-2010-YuasaY</a> <span class="tag"><a href="../tag/low%20level.html" title="low level">#low level</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Validating low-level instructions for fixnums using BDDs (<abbr title="Shingo Yuasa">SY</abbr>, <abbr title="Masahiro Yasugi">MY</abbr>), pp. 11–20.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2010-SilvaS.html">SEKE-2010-SilvaS</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/data%20mining.html" title="data mining">#data mining</a></span> <span class="tag"><a href="../tag/knowledge%20base.html" title="knowledge base">#knowledge base</a></span> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Modeling and Testing a Knowledge Base for Instructing Users to Choose the Classification Task in Relational Data Mining (<abbr title="Lidia Martins da Silva">LMdS</abbr>, <abbr title="Ana Estela Antunes da Silva">AEAdS</abbr>), pp. 608–613.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-2010-DiasR.html">POPL-2010-DiasR</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/declarative.html" title="declarative">#declarative</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Automatically generating instruction selectors using declarative machine descriptions (<abbr title="João Dias">JD</abbr>, <abbr title="Norman Ramsey">NR</abbr>), pp. 403–416.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2010-KochBF.html">CGO-2010-KochBF</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span></dt><dd>Integrated instruction selection and register allocation for compact code generation exploiting freeform mixing of 16- and 32-bit instructions (<abbr title="Tobias J. K. Edler von Koch">TJKEvK</abbr>, <abbr title="Igor Böhm">IB</abbr>, <abbr title="Björn Franke">BF</abbr>), pp. 180–189.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-RomanescuLSB.html">HPCA-2010-RomanescuLSB</a> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>UNified Instruction/Translation/Data (UNITD) coherence: One protocol to rule them all (<abbr title="Bogdan F. Romanescu">BFR</abbr>, <abbr title="Alvin R. Lebeck">ARL</abbr>, <abbr title="Daniel J. Sorin">DJS</abbr>, <abbr title="Anne Bracy">AB</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2010-LiXLZ.html">LCTES-2010-LiXLZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Analysis and approximation for bank selection instruction minimization on partitioned memory architecture (<abbr title="Minming Li">ML</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>, <abbr title="Tiantian Liu">TL</abbr>, <abbr title="Yingchao Zhao">YZ</abbr>), pp. 1–8.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-BonnyH.html">DAC-2009-BonnyH</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>LICT: left-uncompressed instructions compression technique to improve the decoding performance of VLIW processors (<abbr title="Talal Bonny">TB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 903–906.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-GeMW.html">DAC-2009-GeMW</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A DVS-based pipelined reconfigurable instruction memory (<abbr title="Zhiguo Ge">ZG</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="Weng-Fai Wong">WFW</abbr>), pp. 897–902.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-KluterBIC.html">DAC-2009-KluterBIC</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Way Stealing: cache-assisted automatic instruction set extensions (<abbr title="Theo Kluter">TK</abbr>, <abbr title="Philip Brisk">PB</abbr>, <abbr title="Paolo Ienne">PI</abbr>, <abbr title="Edoardo Charbon">EC</abbr>), pp. 31–36.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-LaiYKH.html">DAC-2009-LaiYKH</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>A trace-capable instruction cache for cost efficient real-time program trace compression in SoC (<abbr title="Chun-Hung Lai">CHL</abbr>, <abbr title="Fu-Ching Yang">FCY</abbr>, <abbr title="Chung-Fu Kao">CFK</abbr>, <abbr title="Ing-Jer Huang">IJH</abbr>), pp. 136–141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-GaluzziTMB.html">DATE-2009-GaluzziTMB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Algorithms for the automatic extension of an instruction-set (<abbr title="Carlo Galuzzi">CG</abbr>, <abbr title="Dimitris Theodoropoulos">DT</abbr>, <abbr title="Roel Meeuws">RM</abbr>, <abbr title="Koen Bertels">KB</abbr>), pp. 548–553.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-GuanLF.html">DATE-2009-GuanLF</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Design of an application-specific instruction set processor for high-throughput and scalable FFT (<abbr title="Xuan Guan">XG</abbr>, <abbr title="Hai Lin">HL</abbr>, <abbr title="Yunsi Fei">YF</abbr>), pp. 1302–1307.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-HuynhM.html">DATE-2009-HuynhM</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Runtime reconfiguration of custom instructions for real-time embedded systems (<abbr title="Huynh Phung Huynh">HPH</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 1536–1541.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-LiFNBPC.html">DATE-2009-LiFNBPC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/ml.html" title="ml">#ml</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Algorithm-architecture co-design of soft-output ML MIMO detector for parallel application specific instruction set processors (<abbr title="Min Li">ML</abbr>, <abbr title="Robert Fasthuber">RF</abbr>, <abbr title="David Novo">DN</abbr>, <abbr title="Bruno Bougard">BB</abbr>, <abbr title="Liesbet Van der Perre">LVdP</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 1608–1613.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PatelPR.html">DATE-2009-PatelPR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>CUFFS: An instruction count based architectural framework for security of MPSoCs (<abbr title="Krutartha Patel">KP</abbr>, <abbr title="Sri Parameswaran">SP</abbr>, <abbr title="Roshan G. Ragel">RGR</abbr>), pp. 779–784.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2009-SpelmezanJHB.html">CHI-2009-SpelmezanJHB</a> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Tactile motion instructions for physical activities (<abbr title="Daniel Spelmezan">DS</abbr>, <abbr title="Mareike Jacobs">MJ</abbr>, <abbr title="Anke Hilgers">AH</abbr>, <abbr title="Jan O. Borchers">JOB</abbr>), pp. 2243–2252.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-NIMT-2009-Whitman.html">HCI-NIMT-2009-Whitman</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>The Effectiveness of Interactivity in Computer-Based Instructional Diagrams (<abbr title="Lisa Whitman">LW</abbr>), pp. 899–908.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-VAD-2009-MitsuishiKHG.html">HCI-VAD-2009-MitsuishiKHG</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/distance.html" title="distance">#distance</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>The Concept of IMPRESSION: An Interactive Instruction System and Its Practice for Real-Time Distance Lessons between U.S. and Japan (<abbr title="Takashi Mitsuishi">TM</abbr>, <abbr title="Fumiko Konno">FK</abbr>, <abbr title="Yuki Higuchi">YH</abbr>, <abbr title="Kentaro Go">KG</abbr>), pp. 176–185.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2009-FarooqJ.html">CC-2009-FarooqJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Loop-Aware Instruction Scheduling with Dynamic Contention Tracking for Tiled Dataflow Architectures (<abbr title="Muhammad Umar Farooq">MUF</abbr>, <abbr title="Lizy K. John">LKJ</abbr>), pp. 190–203.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2009-CollinB.html">CGO-2009-CollinB</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/taxonomy.html" title="taxonomy">#taxonomy</a></span></dt><dd>Two-Level Dictionary Code Compression: A New Scheme to Improve Instruction Code Density of Embedded Applications (<abbr title="Mikael Collin">MC</abbr>, <abbr title="Mats Brorsson">MB</abbr>), pp. 231–242.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2009-HinesPGWT.html">LCTES-2009-HinesPGWT</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/lookahead.html" title="lookahead">#lookahead</a></span></dt><dd>Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE) (<abbr title="Stephen Roderick Hines">SRH</abbr>, <abbr title="Yuval Peress">YP</abbr>, <abbr title="Peter Gavin">PG</abbr>, <abbr title="David B. Whalley">DBW</abbr>, <abbr title="Gary S. Tyson">GST</abbr>), pp. 119–128.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-BauerSH.html">DAC-2008-BauerSH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Run-time instruction set selection in a transmutable embedded processor (<abbr title="Lars Bauer">LB</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 56–61.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-LiBNPC.html">DAC-2008-LiBNPC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>How to let instruction set processor beat ASIC for low power wireless baseband implementation: a system level approach (<abbr title="Min Li">ML</abbr>, <abbr title="Bruno Bougard">BB</abbr>, <abbr title="David Novo">DN</abbr>, <abbr title="Liesbet Van der Perre">LVdP</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 345–346.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ParkM.html">DAC-2008-ParkM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors (<abbr title="Sung-Boem Park">SBP</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 373–378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-TarjanBS.html">DAC-2008-TarjanBS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Federation: repurposing scalar cores for out-of-order instruction issue (<abbr title="David Tarjan">DT</abbr>, <abbr title="Michael Boyer">MB</abbr>, <abbr title="Kevin Skadron">KS</abbr>), pp. 772–775.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BauerSKH.html">DATE-2008-BauerSKH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Run-time System for an Extensible Embedded Processor with Dynamic Instruction Set (<abbr title="Lars Bauer">LB</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Stephanie Kreutz">SK</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BonnyH.html">DATE-2008-BonnyH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span></dt><dd>Instruction Re-encoding Facilitating Dense Embedded Code (<abbr title="Talal Bonny">TB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 770–775.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-JonesBBCO.html">DATE-2008-JonesBBCO</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Instruction Cache Energy Saving Through Compiler Way-Placement (<abbr title="Timothy M. Jones">TMJ</abbr>, <abbr title="Sandro Bartolini">SB</abbr>, <abbr title="Bruno De Bus">BDB</abbr>, <abbr title="John Cavazos">JC</abbr>, <abbr title="Michael F. P. O'Boyle">MFPO</abbr>), pp. 1196–1201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-KleanthousS.html">DATE-2008-KleanthousS</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CATCH: A Mechanism for Dynamically Detecting Cache-Content-Duplication and its Application to Instruction Caches (<abbr title="Marios Kleanthous">MK</abbr>, <abbr title="Yiannakis Sazeides">YS</abbr>), pp. 1426–1431.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-LiNBPC.html">DATE-2008-LiNBPC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Generic Multi-Phase Software-Pipelined Partial-FFT on Instruction-Level-Parallel Architectures and SDR Baseband Applications (<abbr title="Min Li">ML</abbr>, <abbr title="David Novo">DN</abbr>, <abbr title="Bruno Bougard">BB</abbr>, <abbr title="Liesbet Van der Perre">LVdP</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 598–603.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-LinF.html">DATE-2008-LinF</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Harnessing Horizontal Parallelism and Vertical Instruction Packing of Programs to Improve System Overall Efficiency (<abbr title="Hai Lin">HL</abbr>, <abbr title="Yunsi Fei">YF</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-VogtW.html">DATE-2008-VogtW</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>A Reconfigurable Application Specific Instruction Set Processor for Convolutional and Turbo Decoding in a SDR Environment (<abbr title="Timo Vogt">TV</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 38–43.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-WuCSC.html">DATE-2008-WuCSC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Instruction Set Extension Exploration in Multiple-Issue Architecture (<abbr title="I-Wei Wu">IWW</abbr>, <abbr title="Zhi-Yuan Chen">ZYC</abbr>, <abbr title="Jean Jyh-Jiun Shann">JJJS</abbr>, <abbr title="Chung-Ping Chung">CPC</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/qapl.png" alt="QAPL"/><a href="../QAPL-2008-LambertP.html">QAPL-2008-LambertP</a> <span class="tag"><a href="../tag/bytecode.html" title="bytecode">#bytecode</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>Platform Independent Timing of Java Virtual Machine Bytecode Instructions (<abbr title="Jonathan M. Lambert">JML</abbr>, <abbr title="James F. Power">JFP</abbr>), pp. 97–113.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-2008-TristanL.html">POPL-2008-TristanL</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of translation validators: a case study on instruction scheduling optimizations (<abbr title="Jean-Baptiste Tristan">JBT</abbr>, <abbr title="Xavier Leroy">XL</abbr>), pp. 17–27.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-BallabrigaCS.html">SAC-2008-BallabrigaCS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span></dt><dd>An improved approach for set-associative instruction cache partial analysis (<abbr title="Clément Ballabriga">CB</abbr>, <abbr title="Hugues Cassé">HC</abbr>, <abbr title="Pascal Sainrat">PS</abbr>), pp. 360–367.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-GiorgiB.html">SAC-2008-GiorgiB</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Filtering drowsy instruction cache to achieve better efficiency (<abbr title="Roberto Giorgi">RG</abbr>, <abbr title="Paolo Bennati">PB</abbr>), pp. 1554–1555.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-SykoraAS.html">SAC-2008-SykoraAS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Dynamic configuration of application-specific implicit instructions for embedded pipelined processors (<abbr title="Martino Sykora">MS</abbr>, <abbr title="Giovanni Agosta">GA</abbr>, <abbr title="Cristina Silvano">CS</abbr>), pp. 1509–1516.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2008-OttoniA.html">ASPLOS-2008-OttoniA</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Communication optimizations for global multi-threaded instruction scheduling (<abbr title="Guilherme Ottoni">GO</abbr>, <abbr title="David I. August">DIA</abbr>), pp. 222–232.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2008-LimR.html">CC-2008-LimR</a> <span class="tag"><a href="../tag/bytecode.html" title="bytecode">#bytecode</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>A System for Generating Static Analyzers for Machine Instructions (<abbr title="Junghee Lim">JL</abbr>, <abbr title="Thomas W. Reps">TWR</abbr>), pp. 36–52.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2008-KoesG.html">CGO-2008-KoesG</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Near-optimal instruction selection on dags (<abbr title="David Ryan Koes">DRK</abbr>, <abbr title="Seth Copen Goldstein">SCG</abbr>), pp. 45–54.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-KumarA.html">HPCA-2008-KumarA</a> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Speculative instruction validation for performance-reliability trade-off (<abbr title="Sumeet Kumar">SK</abbr>, <abbr title="Aneesh Aggarwal">AA</abbr>), pp. 405–414.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-WellsS.html">HPCA-2008-WellsS</a></dt><dd>Serializing instructions in system-intensive workloads: Amdahl’s Law strikes again (<abbr title="Philip M. Wells">PMW</abbr>, <abbr title="Gurindar S. Sohi">GSS</abbr>), pp. 264–275.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2008-EbnerBSKWK.html">LCTES-2008-EbnerBSKWK</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Generalized instruction selection using SSA-graphs (<abbr title="Dietmar Ebner">DE</abbr>, <abbr title="Florian Brandner">FB</abbr>, <abbr title="Bernhard Scholz">BS</abbr>, <abbr title="Andreas Krall">AK</abbr>, <abbr title="Peter Wiedermann">PW</abbr>, <abbr title="Albrecht Kadlec">AK</abbr>), pp. 31–40.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-BauerSKH.html">DAC-2007-BauerSKH</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>RISPP: Rotating Instruction Set Processing Platform (<abbr title="Lars Bauer">LB</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Simon Kramer">SK</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 791–796.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-BonnyH.html">DAC-2007-BonnyH</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Instruction Splitting for Efficient Code Compression (<abbr title="Talal Bonny">TB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 646–651.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-MorganT.html">DAC-2007-MorganT</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>ASIP Instruction Encoding for Energy and Area Reduction (<abbr title="Paul Morgan">PM</abbr>, <abbr title="Richard Taylor">RT</abbr>), pp. 797–800.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-AtasuDMLOD.html">DATE-2007-AtasuDMLOD</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing instruction-set extensible processors under data bandwidth constraints (<abbr title="Kubilay Atasu">KA</abbr>, <abbr title="Robert G. Dimond">RGD</abbr>, <abbr title="Oskar Mencer">OM</abbr>, <abbr title="Wayne Luk">WL</abbr>, <abbr title="Can C. Özturan">CCÖ</abbr>, <abbr title="Günhan Dündar">GD</abbr>), pp. 588–593.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-BonziniP.html">DATE-2007-BonziniP</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Polynomial-time subgraph enumeration for automated instruction set extension (<abbr title="Paolo Bonzini">PB</abbr>, <abbr title="Laura Pozzi">LP</abbr>), pp. 1331–1336.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-FeiS.html">DATE-2007-FeiS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Microarchitectural support for program code integrity monitoring in application-specific instruction set processors (<abbr title="Yunsi Fei">YF</abbr>, <abbr title="Zhijie Jerry Shi">ZJS</abbr>), pp. 815–820.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-GeWL.html">DATE-2007-GeWL</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>DRIM: a low power dynamically reconfigurable instruction memory hierarchy for embedded systems (<abbr title="Zhiguo Ge">ZG</abbr>, <abbr title="Weng-Fai Wong">WFW</abbr>, <abbr title="Hock-Beng Lim">HBL</abbr>), pp. 1343–1348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-HuynhM.html">DATE-2007-HuynhM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Instruction-set customization for real-time embedded systems (<abbr title="Huynh Phung Huynh">HPH</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 1472–1477.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-JanapsatyaIPH.html">DATE-2007-JanapsatyaIPH</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Instruction trace compression for rapid instruction cache simulation (<abbr title="Andhi Janapsatya">AJ</abbr>, <abbr title="Aleksandar Ignjatovic">AI</abbr>, <abbr title="Sri Parameswaran">SP</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 803–808.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-KhanA.html">DATE-2007-KhanA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Pipelined implementation of a real time programmable encoder for low density parity check code on a reconfigurable instruction cell architecture (<abbr title="Zahid Khan">ZK</abbr>, <abbr title="Tughrul Arslan">TA</abbr>), pp. 349–354.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-NooriMMIG.html">DATE-2007-NooriMMIG</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interactive presentation: Generating and executing multi-exit custom instructions for an adaptive extensible processor (<abbr title="Hamid Noori">HN</abbr>, <abbr title="Farhad Mehdipour">FM</abbr>, <abbr title="Kazuaki Murakami">KM</abbr>, <abbr title="Koji Inoue">KI</abbr>, <abbr title="Maziar Goudarzi">MG</abbr>), pp. 325–330.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-AS-2007-SunH.html">HCI-AS-2007-SunH</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span></dt><dd>A Study of Learners’ Perceptions of the Interactivity of Web-Based Instruction (<abbr title="Jui-ni Sun">JnS</abbr>, <abbr title="Yu-chen Hsu">YcH</abbr>), pp. 351–360.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-IPT-2007-AsaiK.html">HCI-IPT-2007-AsaiK</a> <span class="tag"><a href="../tag/comparative.html" title="comparative">#comparative</a></span></dt><dd>Comparative Characteristics of a Head-Up Display for Computer-Assisted Instruction (<abbr title="Kikuo Asai">KA</abbr>, <abbr title="Hideaki Kobayashi">HK</abbr>), pp. 531–540.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-MIE-2007-YecanSBC.html">HCI-MIE-2007-YecanSBC</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/multimodal.html" title="multimodal">#multimodal</a></span></dt><dd>Tracing Users’ Behaviors in a Multimodal Instructional Material: An Eye-Tracking Study (<abbr title="Esra Yecan">EY</abbr>, <abbr title="Evren Sumuer">ES</abbr>, <abbr title="Bahar Baran">BB</abbr>, <abbr title="Kürsat Çagiltay">KÇ</abbr>), pp. 755–762.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HIMI-IIE-2007-LiuK.html">HIMI-IIE-2007-LiuK</a></dt><dd>Skill Transfer from Expert to Novice — Instruction Manuals Made by Means of Groupware (<abbr title="Chung-Yong Liu">CYL</abbr>, <abbr title="Yasufumi Kume">YK</abbr>), pp. 423–429.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../OCSC-2007-Huang.html">OCSC-2007-Huang</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span> <span class="tag"><a href="../tag/social.html" title="social">#social</a></span></dt><dd>Integrating Digital Library Resources in Elementary School Classrooms — A Case Study of Social Study Instruction (<abbr title="Kuo-Hung Huang">KHH</abbr>), pp. 372–374.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-BennettMFT.html">LCTES-2007-BennettMFT</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/text-to-text.html" title="text-to-text">#text-to-text</a></span></dt><dd>Combining source-to-source transformations and processor instruction set extensions for the automated design-space exploration of embedded systems (<abbr title="Richard Vincent Bennett">RVB</abbr>, <abbr title="Alastair Colin Murray">ACM</abbr>, <abbr title="Björn Franke">BF</abbr>, <abbr title="Nigel P. Topham">NPT</abbr>), pp. 83–92.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-HinesTW.html">LCTES-2007-HinesTW</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Addressing instruction fetch bottlenecks by using an instruction register file (<abbr title="Stephen Roderick Hines">SRH</abbr>, <abbr title="Gary S. Tyson">GST</abbr>, <abbr title="David B. Whalley">DBW</abbr>), pp. 165–174.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-YanZ.html">LCTES-2007-YanZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>WCET analysis of instruction caches with prefetching (<abbr title="Jun Yan">JY</abbr>, <abbr title="Wei Zhang">WZ</abbr>), pp. 175–184.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-2007-Zhou.html">ICLP-2007-Zhou</a> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>A Register-Free Abstract Prolog Machine with Jumbo Instructions (<abbr title="Neng-Fa Zhou">NFZ</abbr>), pp. 455–457.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-JayaseelanLM.html">DAC-2006-JayaseelanLM</a></dt><dd>Exploiting forwarding to improve data bandwidth of instruction-set extensions (<abbr title="Ramkumar Jayaseelan">RJ</abbr>, <abbr title="Haibin Liu">HL</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 43–48.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-StojanovicBDW.html">DAC-2006-StojanovicBDW</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/queue.html" title="queue">#queue</a></span></dt><dd>A cost-effective implementation of an ECC-protected instruction queue for out-of-order microprocessors (<abbr title="Vladimir Stojanovic">VS</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Jennifer Dworak">JD</abbr>, <abbr title="Richard Weiss">RW</abbr>), pp. 705–708.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-DErricoQ.html">DATE-2006-DErricoQ</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span></dt><dd>Constructing portable compiled instruction-set simulators: an ADL-driven approach (<abbr title="Joseph D'Errico">JD</abbr>, <abbr title="Wei Qin">WQ</abbr>), pp. 112–117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-GrossschadlIPTV.html">DATE-2006-GrossschadlIPTV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Combining algorithm exploration with instruction set design: a case study in elliptic curve cryptography (<abbr title="Johann Großschädl">JG</abbr>, <abbr title="Paolo Ienne">PI</abbr>, <abbr title="Laura Pozzi">LP</abbr>, <abbr title="Stefan Tillich">ST</abbr>, <abbr title="Ajay K. Verma">AKV</abbr>), pp. 218–223.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-LeupersKKP.html">DATE-2006-LeupersKKP</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A design flow for configurable embedded processors based on optimized instruction set extension synthesis (<abbr title="Rainer Leupers">RL</abbr>, <abbr title="Kingshuk Karuri">KK</abbr>, <abbr title="Stefan Kraemer">SK</abbr>, <abbr title="M. Pandey">MP</abbr>), pp. 581–586.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-YiNMKAL.html">DATE-2006-YiNMKAL</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>System-level scheduling on instruction cell based reconfigurable systems (<abbr title="Ying Yi">YY</abbr>, <abbr title="Ioannis Nousias">IN</abbr>, <abbr title="Mark Milward">MM</abbr>, <abbr title="Sami Khawam">SK</abbr>, <abbr title="Tughrul Arslan">TA</abbr>, <abbr title="Iain Lindsay">IL</abbr>), pp. 381–386.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-KappenN.html">DATE-DF-2006-KappenN</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Application specific instruction processor based implementation of a GNSS receiver on an FPGA (<abbr title="Götz Kappen">GK</abbr>, <abbr title="Tobias G. Noll">TGN</abbr>), pp. 58–63.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2006-BridgesVOA.html">PLDI-2006-BridgesVOA</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic instruction scheduler retargeting by reverse-engineering (<abbr title="Matthew J. Bridges">MJB</abbr>, <abbr title="Neil Vachharajani">NV</abbr>, <abbr title="Guilherme Ottoni">GO</abbr>, <abbr title="David I. August">DIA</abbr>), pp. 228–238.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2006-ErtlCG.html">PLDI-2006-ErtlCG</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="../tag/on-demand.html" title="on-demand">#on-demand</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast and flexible instruction selection with on-demand tree-parsing automata (<abbr title="M. Anton Ertl">MAE</abbr>, <abbr title="Kevin Casey">KC</abbr>, <abbr title="David Gregg">DG</abbr>), pp. 52–60.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/cscw.png" alt="CSCW"/><a href="../CSCW-2006-KoschmannLGF.html">CSCW-2006-KoschmannLGF</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>The mystery of the missing referent: objects, procedures, and the problem of the instruction follower (<abbr title="Timothy Koschmann">TK</abbr>, <abbr title="Curtis LeBaron">CL</abbr>, <abbr title="Charles Goodwin">CG</abbr>, <abbr title="Paul J. Feltovich">PJF</abbr>), pp. 373–382.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-HCI-2006-Patokorpi.html">ICEIS-HCI-2006-Patokorpi</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Constructivist Instructional Principles, Learner Psychology and Technological Enablers of Learning (<abbr title="Erkki Patokorpi">EP</abbr>), pp. 103–109.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/qapl.png" alt="QAPL"/><a href="../QAPL-2005-BartheRW06.html">QAPL-2005-BartheRW06</a> <span class="tag"><a href="../tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Preventing Timing Leaks Through Transactional Branching Instructions (<abbr title="Gilles Barthe">GB</abbr>, <abbr title="Tamara Rezk">TR</abbr>, <abbr title="Martijn Warnier">MW</abbr>), pp. 33–55.</dd> <div class="pagevis" style="width:22px"></div>
<dt><img src="../stuff/qapl.png" alt="QAPL"/><a href="../QAPL-2005-BinderH06.html">QAPL-2005-BinderH06</a> <span class="tag"><a href="../tag/bytecode.html" title="bytecode">#bytecode</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Bytecode Instruction Counting as Portable CPU Consumption Metric (<abbr title="Walter Binder">WB</abbr>, <abbr title="Jarle Hulaas">JH</abbr>), pp. 57–77.</dd> <div class="pagevis" style="width:20px"></div>
<dt><img src="../stuff/qapl.png" alt="QAPL"/><a href="../QAPL-2006-BinderH06a.html">QAPL-2006-BinderH06a</a> <span class="tag"><a href="../tag/bytecode.html" title="bytecode">#bytecode</a></span> <span class="tag"><a href="../tag/profiling.html" title="profiling">#profiling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>Exact and Portable Profiling for the JVM Using Bytecode Instruction Counting (<abbr title="Walter Binder">WB</abbr>, <abbr title="Jarle Hulaas">JH</abbr>), pp. 45–64.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-2006-DamianHA.html">ICSE-2006-DamianHA</a> <span class="tag"><a href="../tag/assessment.html" title="assessment">#assessment</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/education.html" title="education">#education</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Instructional design and assessment strategies for teaching global software development: a framework (<abbr title="Daniela E. Damian">DED</abbr>, <abbr title="Allyson Hadwin">AH</abbr>, <abbr title="Ban Al-Ani">BAA</abbr>), pp. 685–690.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2006-KawahitoKMIN.html">ASPLOS-2006-KawahitoKMIN</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>A new idiom recognition framework for exploiting hardware-assist instructions (<abbr title="Motohiro Kawahito">MK</abbr>, <abbr title="Hideaki Komatsu">HK</abbr>, <abbr title="Takao Moriyama">TM</abbr>, <abbr title="Hiroshi Inoue">HI</abbr>, <abbr title="Toshio Nakatani">TN</abbr>), pp. 382–393.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2006-MercaldiSPPSOE.html">ASPLOS-2006-MercaldiSPPSOE</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Instruction scheduling for a tiled dataflow architecture (<abbr title="Martha Mercaldi">MM</abbr>, <abbr title="Steven Swanson">SS</abbr>, <abbr title="Andrew Petersen">AP</abbr>, <abbr title="Andrew Putnam">AP</abbr>, <abbr title="Andrew Schwerin">AS</abbr>, <abbr title="Mark Oskin">MO</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>), pp. 141–150.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2006-MillerA.html">ASPLOS-2006-MillerA</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Software-based instruction caching for embedded processors (<abbr title="Jason E. Miller">JEM</abbr>, <abbr title="Anant Agarwal">AA</abbr>), pp. 293–302.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2006-LiZXH.html">CGO-2006-LiZXH</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing Dynamic Binary Translation for SIMD Instructions (<abbr title="Jianhui Li">JL</abbr>, <abbr title="Qi Zhang">QZ</abbr>, <abbr title="Shu Xu">SX</abbr>, <abbr title="Bo Huang">BH</abbr>), pp. 269–280.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2006-PericasCGJV.html">HPCA-2006-PericasCGJV</a></dt><dd>A decoupled KILO-instruction processor (<abbr title="Miquel Pericàs">MP</abbr>, <abbr title="Adrián Cristal">AC</abbr>, <abbr title="Rubén González">RG</abbr>, <abbr title="Daniel A. Jiménez">DAJ</abbr>, <abbr title="Mateo Valero">MV</abbr>), pp. 53–64.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2006-SharkeyP.html">HPCA-2006-SharkeyP</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span></dt><dd>Efficient instruction schedulers for SMT processors (<abbr title="Joseph J. Sharkey">JJS</abbr>, <abbr title="Dmitry V. Ponomarev">DVP</abbr>), pp. 288–298.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2006-ParkSDNPE.html">LCTES-2006-ParkSDNPE</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Bypass aware instruction scheduling for register file power reduction (<abbr title="Sanghyun Park">SP</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Yunheung Paek">YP</abbr>, <abbr title="Eugene Earlie">EE</abbr>), pp. 173–181.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BiswasBDPI.html">DATE-2005-BiswasBDPI</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement (<abbr title="Partha Biswas">PB</abbr>, <abbr title="Sudarshan Banerjee">SB</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Laura Pozzi">LP</abbr>, <abbr title="Paolo Ienne">PI</abbr>), pp. 1246–1251.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-CengHLAMB.html">DATE-2005-CengHLAMB</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>C Compiler Retargeting Based on Instruction Semantics Models (<abbr title="Jianjiang Ceng">JC</abbr>, <abbr title="Manuel Hohenauer">MH</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Gunnar Braun">GB</abbr>), pp. 1150–1155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-HuLDKVI.html">DATE-2005-HuLDKVI</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Compiler-Directed Instruction Duplication for Soft Error Detection (<abbr title="Jie S. Hu">JSH</abbr>, <abbr title="Feihui Li">FL</abbr>, <abbr title="Vijay Degalahal">VD</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 1056–1057.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-PanainteBV.html">DATE-2005-PanainteBV</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Instruction Scheduling for Dynamic Hardware Configurations (<abbr title="Elena Moscu Panainte">EMP</abbr>, <abbr title="Koen Bertels">KB</abbr>, <abbr title="Stamatis Vassiliadis">SV</abbr>), pp. 100–105.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/scam.png" alt="SCAM"/><a href="../SCAM-2005-BermudoKH.html">SCAM-2005-BermudoKH</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">#re-engineering</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Control Flow Graph Reconstruction for Assembly Language Programs with Delayed Instructions (<abbr title="Nerina Bermudo">NB</abbr>, <abbr title="Andreas Krall">AK</abbr>, <abbr title="R. Nigel Horspool">RNH</abbr>), pp. 107–118.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2005-JiangMHLZZZ.html">CC-2005-JiangMHLZZZ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Boosting the Performance of Multimedia Applications Using SIMD Instructions (<abbr title="Weihua Jiang">WJ</abbr>, <abbr title="Chao Mei">CM</abbr>, <abbr title="Bo Huang">BH</abbr>, <abbr title="Jianhui Li">JL</abbr>, <abbr title="Jiahua Zhu">JZ</abbr>, <abbr title="Binyu Zang">BZ</abbr>, <abbr title="Chuanqi Zhu">CZ</abbr>), pp. 59–75.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2005-RavindranNDMSMB.html">CGO-2005-RavindranNDMSMB</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache (<abbr title="Rajiv A. Ravindran">RAR</abbr>, <abbr title="Pracheeti D. Nagarkar">PDN</abbr>, <abbr title="Ganesh S. Dasika">GSD</abbr>, <abbr title="Eric D. Marsman">EDM</abbr>, <abbr title="Robert M. Senger">RMS</abbr>, <abbr title="Scott A. Mahlke">SAM</abbr>, <abbr title="Richard B. Brown">RBB</abbr>), pp. 179–190.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-JaleelJ.html">HPCA-2005-JaleelJ</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Virtual Load/Store Queues (VLSQs) to Reduce the Negative Effects of Reordered Memory Instructions (<abbr title="Aamer Jaleel">AJ</abbr>, <abbr title="Bruce L. Jacob">BLJ</abbr>), pp. 191–200.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-SpracklenCA.html">HPCA-2005-SpracklenCA</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Effective Instruction Prefetching in Chip Multiprocessors for Modern Commercial Applications (<abbr title="Lawrence Spracklen">LS</abbr>, <abbr title="Yuan Chou">YC</abbr>, <abbr title="Santosh G. Abraham">SGA</abbr>), pp. 225–236.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2005-BriskMNS.html">LCTES-2005-BriskMNS</a> <span class="tag"><a href="../tag/taxonomy.html" title="taxonomy">#taxonomy</a></span></dt><dd>A dictionary construction technique for code compression systems with echo instructions (<abbr title="Philip Brisk">PB</abbr>, <abbr title="Jamie Macbeth">JM</abbr>, <abbr title="Ani Nahapetian">AN</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 105–114.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-BiswasCAPID.html">DAC-2004-BiswasCAPID</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Introduction of local memory elements in instruction set extensions (<abbr title="Partha Biswas">PB</abbr>, <abbr title="Vinay Choudhary">VC</abbr>, <abbr title="Kubilay Atasu">KA</abbr>, <abbr title="Laura Pozzi">LP</abbr>, <abbr title="Paolo Ienne">PI</abbr>, <abbr title="Nikil Dutt">ND</abbr>), pp. 729–734.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-BriskKS.html">DAC-2004-BriskKS</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Area-efficient instruction set synthesis for reconfigurable system-on-chip designs (<abbr title="Philip Brisk">PB</abbr>, <abbr title="Adam Kaplan">AK</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 395–400.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-ChengTM.html">DAC-2004-ChengTM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>FITS: framework-based instruction-set tuning synthesis for embedded application specific processors (<abbr title="Allen C. Cheng">ACC</abbr>, <abbr title="Gary S. Tyson">GST</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>), pp. 920–923.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-YuM.html">DAC-2004-YuM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Characterizing embedded applications for instruction-set extensible processors (<abbr title="Pan Yu">PY</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 723–728.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-HuVKKI.html">DATE-v1-2004-HuVKKI</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling Reusable Instructions for Power Reduction (<abbr title="Jie S. Hu">JSH</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Soontae Kim">SK</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 148–155.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-KuoHW.html">DATE-v1-2004-KuoHW</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Decomposition of Instruction Decoder for Low Power Design (<abbr title="Wu-An Kuo">WAK</abbr>, <abbr title="TingTing Hwang">TH</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>), pp. 664–665.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-WangH.html">DATE-v1-2004-WangH</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Power Aware Variable Partitioning and Instruction Scheduling for Multiple Memory Banks (<abbr title="Zhong Wang">ZW</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>), pp. 312–317.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-WongT.html">DATE-v1-2004-WongT</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Re-Configurable Bus Encoding Scheme for Reducing Power Consumption of the Cross Coupling Capacitance for Deep Sub-Micron Instruction Bus (<abbr title="Siu-Kei Wong">SKW</abbr>, <abbr title="Chi-Ying Tsui">CYT</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-AragonNVB.html">DATE-v2-2004-AragonNVB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy-Efficient Design for Highly Associative Instruction Caches in Next-Generation Embedded Processors (<abbr title="Juan L. Aragón">JLA</abbr>, <abbr title="Dan Nicolaescu">DN</abbr>, <abbr title="Alexander V. Veidenbaum">AVV</abbr>, <abbr title="Ana-Maria Badulescu">AMB</abbr>), pp. 1374–1375.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/doceng.png" alt="DocEng"/><a href="../DocEng-2004-Francisco-RevillaS.html">DocEng-2004-Francisco-RevillaS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/hypermedia.html" title="hypermedia">#hypermedia</a></span></dt><dd>Instructional information in adaptive spatial hypertext (<abbr title="Luis Francisco-Revilla">LFR</abbr>, <abbr title="Frank M. Shipman III">FMSI</abbr>), pp. 124–133.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2004-ZhouR.html">SIGMOD-2004-ZhouR</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Buffering Database Operations for Enhanced Instruction Cache Performance (<abbr title="Jingren Zhou">JZ</abbr>, <abbr title="Kenneth A. Ross">KAR</abbr>), pp. 191–202.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v5-2004-ChangT.html">ICEIS-v5-2004-ChangT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The Meeting of Gestalt and Cognitive Load Theories in Instructional Screen Design (<abbr title="Dempsey Chang">DC</abbr>, <abbr title="Juhani Tuovinen">JT</abbr>), pp. 53–62.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2004-JohnsonM.html">CC-2004-JohnsonM</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Multiple Memory Access Instructions for Reducing Code Size (<abbr title="Neil Johnson">NJ</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 265–280.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2004-HuS.html">CGO-2004-HuS</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Dynamic Binary Translation to Fuse Dependent Instructions (<abbr title="Shiliang Hu">SH</abbr>, <abbr title="James E. Smith">JES</abbr>), pp. 213–226.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2004-AamodtCHWS.html">HPCA-2004-AamodtCHWS</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware Support for Prescient Instruction Prefetch (<abbr title="Tor M. Aamodt">TMA</abbr>, <abbr title="Paul Chow">PC</abbr>, <abbr title="Per Hammarlund">PH</abbr>, <abbr title="Hong Wang">HW</abbr>, <abbr title="John Paul Shen">JPS</abbr>), pp. 84–95.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2004-HuVI.html">HPCA-2004-HuVI</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Exploring Wakeup-Free Instruction Scheduling (<abbr title="Jie S. Hu">JSH</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 232–243.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2004-KastensLST.html">LCTES-2004-KastensLST</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span></dt><dd>Feedback driven instruction-set extension (<abbr title="Uwe Kastens">UK</abbr>, <abbr title="Dinh Khoi Le">DKL</abbr>, <abbr title="Adrian Slowik">AS</abbr>, <abbr title="Michael Thies">MT</abbr>), pp. 126–135.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2004-PatilSM.html">LCTES-2004-PatilSM</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Compositional static instruction cache simulation (<abbr title="Kaustubh Patil">KP</abbr>, <abbr title="Kiran Seth">KS</abbr>, <abbr title="Frank Müller">FM</abbr>), pp. 136–145.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-AtasuPI.html">DAC-2003-AtasuPI</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Automatic application-specific instruction-set extensions under microarchitectural constraints (<abbr title="Kubilay Atasu">KA</abbr>, <abbr title="Laura Pozzi">LP</abbr>, <abbr title="Paolo Ienne">PI</abbr>), pp. 256–261.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-MoreshetB.html">DAC-2003-MoreshetB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/queue.html" title="queue">#queue</a></span></dt><dd>Power-aware issue queue design for speculative instructions (<abbr title="Tali Moreshet">TM</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>), pp. 634–637.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-NohlGBALSM.html">DAC-2003-NohlGBALSM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Instruction encoding synthesis for architecture exploration using hierarchical processor models (<abbr title="Achim Nohl">AN</abbr>, <abbr title="Volker Greive">VG</abbr>, <abbr title="Gunnar Braun">GB</abbr>, <abbr title="Andreas Hoffmann">AH</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Oliver Schliebusch">OS</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 262–267.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-ReshadiMD.html">DAC-2003-ReshadiMD</a> <span class="tag"><a href="../tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Instruction set compiled simulation: a technique for fast and flexible instruction set simulation (<abbr title="Mehrdad Reshadi">MR</abbr>, <abbr title="Prabhat Mishra">PM</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-CheungHP.html">DATE-2003-CheungHP</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span></dt><dd>Rapid Configuration and Instruction Selection for an ASIP: A Case Study (<abbr title="Newton Cheung">NC</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 10802–10809.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-PetrovO.html">DATE-2003-PetrovO</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Power Efficiency through Application-Specific Instruction Memory Transformations (<abbr title="Peter Petrov">PP</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 10030–10035.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-RebaudengoRV.html">DATE-2003-RebaudengoRV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>An Accurate Analysis of the Effects of Soft Errors in the Instruction and Data Caches of a Pipelined Microprocessor (<abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Massimo Violante">MV</abbr>), pp. 10602–10607.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-SchnerrHR.html">DATE-2003-SchnerrHR</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Instruction Set Emulation for Rapid Prototyping of SoCs  (<abbr title="Jürgen Schnerr">JS</abbr>, <abbr title="Gunter Haug">GH</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 10562–10569.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-SurendraBN.html">DATE-2003-SurendraBN</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Enhancing Speedup in Network Processing Applications by Exploiting Instruction Reuse with Flow Aggregation (<abbr title="G. Surendra">GS</abbr>, <abbr title="Subhasis Banerjee">SB</abbr>, <abbr title="S. K. Nandy">SKN</abbr>), pp. 10784–10789.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v2-2003-DoderoDA.html">ICEIS-v2-2003-DoderoDA</a> <span class="tag"><a href="../tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Evaluation of an Agent-Mediated Collaborative Production Protocol in an Instructional Design Scenario (<abbr title="Juan Manuel Dodero">JMD</abbr>, <abbr title="Paloma Díaz">PD</abbr>, <abbr title="Ignacio Aedo">IA</abbr>), pp. 52–57.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2003-Valverde-AlbacetePCDNM.html">SAC-2003-Valverde-AlbacetePCDNM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>InterMediActor: an Environment for Instructional Content Design Based on Competences (<abbr title="Francisco J. Valverde-Albacete">FJVA</abbr>, <abbr title="R. Pedraza-Jiménez">RPJ</abbr>, <abbr title="Jesús Cid-Sueiro">JCS</abbr>, <abbr title="P. Díaz-Pérez">PDP</abbr>, <abbr title="Angel Navia-Vázquez">ANV</abbr>, <abbr title="Harold Y. Molina-Bulla">HYMB</abbr>), pp. 575–579.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-MutluSWP.html">HPCA-2003-MutluSWP</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors (<abbr title="Onur Mutlu">OM</abbr>, <abbr title="Jared Stark">JS</abbr>, <abbr title="Chris Wilkerson">CW</abbr>, <abbr title="Yale N. Patt">YNP</abbr>), pp. 129–140.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2003-KimVKI.html">LCTES-2003-KimVKI</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Adapting instruction level parallelism for optimizing leakage in VLIW architectures (<abbr title="Hyun Suk Kim">HSK</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 275–283.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2003-Krishnaswamy.html">LCTES-2003-Krishnaswamy</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Enhancing the performance of 16-bit code using augmenting instructions (<abbr title="Arvind Krishnaswamy">AK</abbr>, <abbr title="Rajiv Gupta">RG</abbr>), pp. 254–264.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-BonaSSZSZ.html">DAC-2002-BonaSSZSZ</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Energy estimation and optimization of embedded VLIW processors based on instruction clustering (<abbr title="Andrea Bona">AB</abbr>, <abbr title="Mariagiovanna Sami">MS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), pp. 886–891.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-NohlBSLMH.html">DAC-2002-NohlBSLMH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A universal technique for fast and flexible instruction-set architecture simulation (<abbr title="Achim Nohl">AN</abbr>, <abbr title="Gunnar Braun">GB</abbr>, <abbr title="Oliver Schliebusch">OS</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Andreas Hoffmann">AH</abbr>), pp. 22–27.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BonaSSZSZ.html">DATE-2002-BonaSSZSZ</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>An Instruction-Level Methodology for Power Estimation and Optimization of Embedded VLIW Cores (<abbr title="Andrea Bona">AB</abbr>, <abbr title="Mariagiovanna Sami">MS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), p. 1128.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PozziVI.html">DATE-2002-PozziVI</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>Automatic Topology-Based Identification of Instruction-Set Extensions for Embedded Processors (<abbr title="Laura Pozzi">LP</abbr>, <abbr title="Miljan Vuletic">MV</abbr>, <abbr title="Paolo Ienne">PI</abbr>), p. 1138.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-ZhaoMB.html">DATE-2002-ZhaoMB</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Practical Instruction Set Design and Compiler Retargetability Using Static Resource Models (<abbr title="Qin Zhao">QZ</abbr>, <abbr title="Bart Mesman">BM</abbr>, <abbr title="Twan Basten">TB</abbr>), pp. 1021–1026.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2002-ZhouR.html">SIGMOD-2002-ZhouR</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Implementing database operations using SIMD instructions (<abbr title="Jingren Zhou">JZ</abbr>, <abbr title="Kenneth A. Ross">KAR</abbr>), pp. 145–156.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/paste.png" alt="PASTE"/><a href="../PASTE-2002-AkgulM.html">PASTE-2002-AkgulM</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span></dt><dd>Instruction-level reverse execution for debugging (<abbr title="Tankut Akgul">TA</abbr>, <abbr title="Vincent John Mooney">VJM</abbr>), pp. 18–25.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-2002-SormunenHKPS.html">SIGIR-2002-SormunenHKPS</a> <span class="tag"><a href="../tag/information%20retrieval.html" title="information retrieval">#information retrieval</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/research.html" title="research">#research</a></span></dt><dd>Query performance analyser: a web-based tool for IR research and instruction (<abbr title="Eero Sormunen">ES</abbr>, <abbr title="Sakari Hokkanen">SH</abbr>, <abbr title="Petteri Kangaslampi">PK</abbr>, <abbr title="Petri Pyy">PP</abbr>, <abbr title="Bemmu Sepponen">BS</abbr>), p. 450.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-2002-HovemeyerPS.html">ECOOP-2002-HovemeyerPS</a> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span></dt><dd>Atomic Instructions in Java (<abbr title="David Hovemeyer">DH</abbr>, <abbr title="William Pugh">WP</abbr>, <abbr title="Jaime Spacco">JS</abbr>), pp. 133–154.</dd> <div class="pagevis" style="width:21px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2002-NunnD.html">SAC-2002-NunnD</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span></dt><dd>Automated assembly of software components based on XML-coded instructions (<abbr title="Ian Nunn">IN</abbr>, <abbr title="Dwight Deugo">DD</abbr>), pp. 937–942.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2002-ButtsS.html">ASPLOS-2002-ButtsS</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span></dt><dd>Dynamic dead-instruction detection and elimination (<abbr title="J. Adam Butts">JAB</abbr>, <abbr title="Gurindar S. Sohi">GSS</abbr>), pp. 199–210.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-SCOPES-2002-KrishnaswamyG.html">LCTES-SCOPES-2002-KrishnaswamyG</a></dt><dd>Profile guided selection of ARM and thumb instructions (<abbr title="Arvind Krishnaswamy">AK</abbr>, <abbr title="Rajiv Gupta">RG</abbr>), pp. 56–64.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-SCOPES-2002-LorenzWD.html">LCTES-SCOPES-2002-LorenzWD</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy aware compilation for DSPs with SIMD instructions (<abbr title="Markus Lorenz">ML</abbr>, <abbr title="Lars Wehmeyer">LW</abbr>, <abbr title="Thorsten Dräger">TD</abbr>), pp. 94–101.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/rta.png" alt="RTA"/><a href="../RTA-2002-BravenboerV.html">RTA-2002-BravenboerV</a></dt><dd>Rewriting Strategies for Instruction Selection (<abbr title="Martin Bravenboer">MB</abbr>, <abbr title="Eelco Visser">EV</abbr>), pp. 237–251.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-LaiC.html">DAC-2001-LaiC</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Instruction-Level DFT for Testing Processor and IP Cores in System-on-a-Chip (<abbr title="Wei-Cheng Lai">WCL</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 59–64.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-WangKMR.html">DAC-2001-WangKMR</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Hardware/Software Instruction Set Configurability for System-on-Chip Processors (<abbr title="Albert Wang">AW</abbr>, <abbr title="Earl Killian">EK</abbr>, <abbr title="Dror E. Maydan">DEM</abbr>, <abbr title="Chris Rowen">CR</abbr>), pp. 184–188.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-ShinKC.html">DATE-2001-ShinKC</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>An operation rearrangement technique for power optimization in VLIM instruction fetch (<abbr title="Dongkun Shin">DS</abbr>, <abbr title="Jihong Kim">JK</abbr>, <abbr title="Naehyuck Chang">NC</abbr>), p. 809.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../PPDP-2001-NassenCS.html">PPDP-2001-NassenCS</a> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span> <span class="tag"><a href="../tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>Instruction Merging and Specialization in the SICStus Prolog Virtual Machine (<abbr title="Henrik Nässén">HN</abbr>, <abbr title="Mats Carlsson">MC</abbr>, <abbr title="Konstantinos F. Sagonas">KFS</abbr>), pp. 49–60.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2001-Gregg.html">CC-2001-Gregg</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Comparing Tail Duplication with Compensation Code in Single Path Global Instruction Scheduling (<abbr title="David Gregg">DG</abbr>), pp. 200–212.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-MichaudS.html">HPCA-2001-MichaudS</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors (<abbr title="Pierre Michaud">PM</abbr>, <abbr title="André Seznec">AS</abbr>), pp. 27–36.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-SrinivasanDTCP.html">HPCA-2001-SrinivasanDTCP</a> <span class="tag"><a href="../tag/branch.html" title="branch">#branch</a></span></dt><dd>Branch History Guided Instruction Prefetching (<abbr title="Viji Srinivasan">VS</abbr>, <abbr title="Edward S. Davidson">ESD</abbr>, <abbr title="Gary S. Tyson">GST</abbr>, <abbr title="Mark J. Charney">MJC</abbr>, <abbr title="Thomas R. Puzak">TRP</abbr>), pp. 291–300.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-TuneLTC.html">HPCA-2001-TuneLTC</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Dynamic Prediction of Critical Path Instructions (<abbr title="Eric Tune">ET</abbr>, <abbr title="Dongning Liang">DL</abbr>, <abbr title="Dean M. Tullsen">DMT</abbr>, <abbr title="Brad Calder">BC</abbr>), pp. 185–195.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-OM-2001-KastnerW.html">LCTES-OM-2001-KastnerW</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>ILP-based Instruction Scheduling for IA-64 (<abbr title="Daniel Kästner">DK</abbr>, <abbr title="Sebastian Winkel">SW</abbr>), pp. 145–154.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-OM-2001-LeeEMC.html">LCTES-OM-2001-LeeEMC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>An Accurate Instruction-Level Energy Consumption Model for Embedded RISC Processors (<abbr title="Sheayun Lee">SL</abbr>, <abbr title="Andreas Ermedahl">AE</abbr>, <abbr title="Sang Lyul Min">SLM</abbr>, <abbr title="Naehyuck Chang">NC</abbr>), pp. 1–10.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ijcar.png" alt="IJCAR"/><a href="../IJCAR-2001-FormisanoOT.html">IJCAR-2001-FormisanoOT</a> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span></dt><dd>Instructing Equational Set-Reasoning with Otter (<abbr title="Andrea Formisano">AF</abbr>, <abbr title="Eugenio G. Omodeo">EGO</abbr>, <abbr title="Marco Temperini">MT</abbr>), pp. 152–167.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-BrandoleseFSS.html">DAC-2000-BrandoleseFSS</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>An instruction-level functionally-based energy estimation model for 32-bits microprocessors (<abbr title="Carlo Brandolese">CB</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Fabio Salice">FS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), pp. 346–351.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-Leupers.html">DATE-2000-Leupers</a></dt><dd>Code Selection for Media Processors with SIMD Instructions (<abbr title="Rainer Leupers">RL</abbr>), pp. 4–8.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/ht.png" alt="HT"/><a href="../HT-2000-ThomsonGC.html">HT-2000-ThomsonGC</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/hypermedia.html" title="hypermedia">#hypermedia</a></span></dt><dd>Generating instructional hypermedia with APHID (<abbr title="Judi R. Thomson">JRT</abbr>, <abbr title="Jim E. Greer">JEG</abbr>, <abbr title="John Cooke">JC</abbr>), pp. 248–249.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2000-AronsP.html">TACAS-2000-AronsP</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Comparison of Two Verification Methods for Speculative Instruction Execution (<abbr title="Tamarah Arons">TA</abbr>, <abbr title="Amir Pnueli">AP</abbr>), pp. 487–502.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2000-LarsenA.html">PLDI-2000-LarsenA</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Exploiting superword level parallelism with multimedia instruction sets (<abbr title="Samuel Larsen">SL</abbr>, <abbr title="Saman P. Amarasinghe">SPA</abbr>), pp. 145–156.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2000-WilkenLH.html">PLDI-2000-WilkenLH</a> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Optimal instruction scheduling using integer programming (<abbr title="Kent D. Wilken">KDW</abbr>, <abbr title="Jack Liu">JL</abbr>, <abbr title="Mark Heffernan">MH</abbr>), pp. 121–133.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2000-CorbettT.html">CHI-2000-CorbettT</a> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Instructional interventions in computer-based tutoring: differential impact on learning time and accuracy (<abbr title="Albert T. Corbett">ATC</abbr>, <abbr title="Holly J. Trask">HJT</abbr>), pp. 97–104.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/cade.png" alt="CADE"/><a href="../CADE-2000-MichaelA.html">CADE-2000-MichaelA</a> <span class="tag"><a href="../tag/bytecode.html" title="bytecode">#bytecode</a></span> <span class="tag"><a href="../tag/higher-order.html" title="higher-order">#higher-order</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="../tag/syntax.html" title="syntax">#syntax</a></span></dt><dd>Machine Instruction Syntax and Semantics in Higher Order Logic (<abbr title="Neophytos G. Michael">NGM</abbr>, <abbr title="Andrew W. Appel">AWA</abbr>), pp. 7–24.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-Fisher.html">DAC-1999-Fisher</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Customized Instruction-Sets for Embedded Processors (<abbr title="Joseph A. Fisher">JAF</abbr>), pp. 253–257.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-Leupers.html">DATE-1999-Leupers</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Exploiting Conditional Instructions in Code Generation for Embedded VLIW Processors (<abbr title="Rainer Leupers">RL</abbr>), p. 105–?.</dd> 
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1999-StichnothLC.html">PLDI-1999-StichnothLC</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">#garbage collection</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span></dt><dd>Support for Garbage Collection at Every Instruction in a Java Compiler (<abbr title="James M. Stichnoth">JMS</abbr>, <abbr title="Guei-Yuan Lueh">GYL</abbr>, <abbr title="Michal Cierniak">MC</abbr>), pp. 118–127.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-CCAD-1999-Murphy.html">HCI-CCAD-1999-Murphy</a> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>On-line instruction in assistive technology (<abbr title="Harry J. Murphy">HJM</abbr>), pp. 848–852.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-JacobsonS.html">HPCA-1999-JacobsonS</a> <span class="tag"><a href="../tag/preprocessor.html" title="preprocessor">#preprocessor</a></span></dt><dd>Instruction Pre-Processing in Trace Processors (<abbr title="Quinn Jacobson">QJ</abbr>, <abbr title="James E. Smith">JES</abbr>), pp. 125–129.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-KaxirasG.html">HPCA-1999-KaxirasG</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Improving CC-NUMA Performance Using Instruction-Based Prediction (<abbr title="Stefanos Kaxiras">SK</abbr>, <abbr title="James R. Goodman">JRG</abbr>), pp. 161–170.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-WallaceTC.html">HPCA-1999-WallaceTC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Instruction Recycling on a Multiple-Path Processor (<abbr title="Steven Wallace">SW</abbr>, <abbr title="Dean M. Tullsen">DMT</abbr>, <abbr title="Brad Calder">BC</abbr>), pp. 44–53.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-HanonoD.html">DAC-1998-HanonoD</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator (<abbr title="Silvina Hanono">SH</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 510–515.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-TomiyamaIIY.html">DATE-1998-TomiyamaIIY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Instruction Scheduling for Power Reduction in Processor-Based System Design (<abbr title="Hiroyuki Tomiyama">HT</abbr>, <abbr title="Tohru Ishihara">TI</abbr>, <abbr title="Akihiko Inoue">AI</abbr>, <abbr title="Hiroto Yasuura">HY</abbr>), pp. 855–860.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/wrla.png" alt="WRLA"/><a href="../WRLA-1998-Jouannaud.html">WRLA-1998-Jouannaud</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/induction.html" title="induction">#induction</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Membership equational logic, calculus of inductive instructions, and rewrite logic (<abbr title="Jean-Pierre Jouannaud">JPJ</abbr>), pp. 388–393.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iwpc.png" alt="IWPC"/><a href="../IWPC-1998-CifuentesS.html">IWPC-1998-CifuentesS</a> <span class="tag"><a href="../tag/bytecode.html" title="bytecode">#bytecode</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Specifying the Semantics of Machine Instructions (<abbr title="Cristina Cifuentes">CC</abbr>, <abbr title="Shane Sendall">SS</abbr>), pp. 126–133.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-1998-SalustowiczS.html">ICML-1998-SalustowiczS</a> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Evolving Structured Programs with Hierarchical Instructions and Skip Nodes (<abbr title="Rafal Salustowicz">RS</abbr>, <abbr title="Jürgen Schmidhuber">JS</abbr>), pp. 488–496.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1998-LeeBFSBSA.html">ASPLOS-1998-LeeBFSBSA</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine (<abbr title="Walter Lee">WL</abbr>, <abbr title="Rajeev Barua">RB</abbr>, <abbr title="Matthew Frank">MF</abbr>, <abbr title="Devabhaktuni Srikrishna">DS</abbr>, <abbr title="Jonathan Babb">JB</abbr>, <abbr title="Vivek Sarkar">VS</abbr>, <abbr title="Saman P. Amarasinghe">SPA</abbr>), pp. 46–57.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1998-SodaniS.html">ASPLOS-1998-SodaniS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/empirical.html" title="empirical">#empirical</a></span></dt><dd>An Empirical Analysis of Instruction Repetition (<abbr title="Avinash Sodani">AS</abbr>, <abbr title="Gurindar S. Sohi">GSS</abbr>), pp. 35–45.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1998-Gupta.html">CC-1998-Gupta</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A Code Motion Framework for Global Instruction Scheduling (<abbr title="Rajiv Gupta">RG</abbr>), pp. 219–233.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1998-KalamatianosK.html">HPCA-1998-KalamatianosK</a> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Temporal-Based Procedure Reordering for Improved Instruction Cache Performance (<abbr title="John Kalamatianos">JK</abbr>, <abbr title="David R. Kaeli">DRK</abbr>), pp. 244–253.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-1998-CooperS.html">LCTES-1998-CooperS</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Non-local Instruction Scheduling with Limited Code Growth (<abbr title="Keith D. Cooper">KDC</abbr>, <abbr title="Philip J. Schielke">PJS</abbr>), pp. 193–207.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-1998-LundqvistS.html">LCTES-1998-LundqvistS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Integrating Path and Timing Analysis Using Instruction-Level Simulation Techniques (<abbr title="Thomas Lundqvist">TL</abbr>, <abbr title="Per Stenström">PS</abbr>), pp. 1–15.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-HadjiyiannisHD.html">DAC-1997-HadjiyiannisHD</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>ISDL: An Instruction Set Description Language for Retargetability (<abbr title="George Hadjiyiannis">GH</abbr>, <abbr title="Silvina Hanono">SH</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 299–302.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-LiemPJ.html">EDTC-1997-LiemPJ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ReCode: the design and re-design of the instruction codes for embedded instruction-set processors (<abbr title="Clifford Liem">CL</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), p. 612.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/icdar.png" alt="ICDAR"/><a href="../ICDAR-1997-NakagawaHYSHA.html">ICDAR-1997-NakagawaHYSHA</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>On-line Handwritten Character Pattern Database Sampled in a Sequence of Sentences without any Writing Instructions (<abbr title="Masaki Nakagawa">MN</abbr>, <abbr title="Takao Higashiyama">TH</abbr>, <abbr title="Yukiko Yamanaka">YY</abbr>, <abbr title="Shin-ichi Sawada">SiS</abbr>, <abbr title="Levan Higashigawa">LH</abbr>, <abbr title="Katsuhiko Akiyama">KA</abbr>), pp. 376–381.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SEC-1997-AsiuM.html">HCI-SEC-1997-AsiuM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span> <span class="tag"><a href="../tag/theory%20and%20practice.html" title="theory and practice">#theory and practice</a></span></dt><dd>The Role of Case-Based Reasoning in Instructional Design: Theory and Practice (<abbr title="B. Asiu">BA</abbr>, <abbr title="Michael D. McNeese">MDM</abbr>), pp. 153–156.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SEC-1997-KitajimaP.html">HCI-SEC-1997-KitajimaP</a> <span class="tag"><a href="../tag/human-computer.html" title="human-computer">#human-computer</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Mapping Instructions onto Actions: A Comprehension-Based Model of Display-Based Human-Computer Interaction (<abbr title="Muneo Kitajima">MK</abbr>, <abbr title="Peter G. Polson">PGP</abbr>), pp. 83–86.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SEC-1997-KuzuokaN.html">HCI-SEC-1997-KuzuokaN</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Assisting Remote Instruction Using Copied Reality (<abbr title="Hideaki Kuzuoka">HK</abbr>, <abbr title="Tatsuhiro Nakada">TN</abbr>), pp. 957–960.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1997-FernandezR.html">ICSE-1997-FernandezR</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Automatic Checking of Instruction Specifications (<abbr title="Mary F. Fernández">MFF</abbr>, <abbr title="Norman Ramsey">NR</abbr>), pp. 326–336.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1997-PaiRA.html">HPCA-1997-PaiRA</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology (<abbr title="Vijay S. Pai">VSP</abbr>, <abbr title="Parthasarathy Ranganathan">PR</abbr>, <abbr title="Sarita V. Adve">SVA</abbr>), pp. 72–83.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-LiemPJ.html">DAC-1996-LiemPJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Address Calculation for Retargetable Compilation and Exploration of Instruction-Set Architectures (<abbr title="Clifford Liem">CL</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 597–600.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1996-Ramsey.html">PLDI-1996-Ramsey</a> <span class="tag"><a href="../tag/bytecode.html" title="bytecode">#bytecode</a></span></dt><dd>Relocating Machine Instructions by Currying (<abbr title="Norman Ramsey">NR</abbr>), pp. 226–236.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../WIA-1996-JohnsonW.html">WIA-1996-JohnsonW</a> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Instruction Computation in Subset Construction (<abbr title="J. Howard Johnson">JHJ</abbr>, <abbr title="Derick Wood">DW</abbr>), pp. 64–71.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-1996-PaneCJ.html">CHI-1996-PaneCJ</a></dt><dd>Assessing Dynamics in Computer-Based Instruction (<abbr title="John F. Pane">JFP</abbr>, <abbr title="Albert T. Corbett">ATC</abbr>, <abbr title="Bonnie E. John">BEJ</abbr>), pp. 197–204.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1996-BabaguchiDK.html">ICPR-1996-BabaguchiDK</a> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/sketching.html" title="sketching">#sketching</a></span></dt><dd>Generation of sketch map image and its instructions to support the understanding of geographical information (<abbr title="Noboru Babaguchi">NB</abbr>, <abbr title="Seiichiro Dan">SD</abbr>, <abbr title="Tadahiro Kitahashi">TK</abbr>), pp. 274–278.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-TimmerSMJ.html">DAC-1995-TimmerSMJ</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP Cores (<abbr title="Adwin H. Timmer">AHT</abbr>, <abbr title="Marino T. J. Strik">MTJS</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), pp. 593–598.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icdar.png" alt="ICDAR"/><a href="../ICDAR-v1-1995-KaneharaSH.html">ICDAR-v1-1995-KaneharaSH</a> <span class="tag"><a href="../tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/retrieval.html" title="retrieval">#retrieval</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>A flexible image retrieval using explicit visual instruction (<abbr title="F. Kanehara">FK</abbr>, <abbr title="S. Satoh">SS</abbr>, <abbr title="T. Hamada">TH</abbr>), pp. 175–178.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1995-LoE.html">PLDI-1995-LoE</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Improving Balanced Scheduling with Compiler Optimizations that Increase Instruction-Level Parallelism (<abbr title="Jack L. Lo">JLL</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>), pp. 151–162.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-1995-Harrison.html">CHI-1995-Harrison</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/user%20interface.html" title="user interface">#user interface</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>A Comparison of Still, Animated, or Nonillustrated On-Line Help with Written or Spoken Instructions in a Graphical User Interface (<abbr title="Susan M. Harrison">SMH</abbr>), pp. 82–89.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1995-AndrusN.html">SAC-1995-AndrusN</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>SCAD: a computer generated simulation for audit instruction (<abbr title="Jon M. Andrus">JMA</abbr>, <abbr title="Marcia S. Niles">MSN</abbr>), pp. 14–16.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-TorrellasXD.html">HPCA-1995-TorrellasXD</a> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Optimizing Instruction Cache Performance for Operating System Intensive Workloads (<abbr title="Josep Torrellas">JT</abbr>, <abbr title="Chun Xia">CX</abbr>, <abbr title="Russell L. Daigle">RLD</abbr>), pp. 360–369.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-Weiss.html">HPCA-1995-Weiss</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/queue.html" title="queue">#queue</a></span></dt><dd>Implementing Register Interlocks in Parallel-Pipeline Multiple Instruction Queue, Superscalar Processors (<abbr title="Shlomo Weiss">SW</abbr>), pp. 14–21.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCT-RTS-1995-HuangL.html">LCT-RTS-1995-HuangL</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Predicting the Worst-Case Execution Time of the Concurrent Execution of Instructions and Cycle-Stealing DMA I/O Operations (<abbr title="Tai-Yi Huang">TYH</abbr>, <abbr title="Jane W.-S. Liu">JWSL</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-HuangD.html">DAC-1994-HuangD</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Instruction Sets for Pipelined Microprocessors (<abbr title="Ing-Jer Huang">IJH</abbr>, <abbr title="Alvin M. Despain">AMD</abbr>), pp. 5–11.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-LiemMP.html">EDAC-1994-LiemMP</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span></dt><dd>Instruction-Set Matching and Selection for DSP and ASIP Code Generation (<abbr title="Clifford Liem">CL</abbr>, <abbr title="Trevor C. May">TCM</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>), pp. 31–37.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/kr.png" alt="KR"/><a href="../KR-1994-Eugenio.html">KR-1994-Eugenio</a> <span class="tag"><a href="../tag/natural%20language.html" title="natural language">#natural language</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Action Representation for Interpreting Purpose Clauses in Natural Language Instructions (<abbr title="Barbara Di Eugenio">BDE</abbr>), pp. 158–169.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1994-ErtlK.html">CC-1994-ErtlK</a> <span class="tag"><a href="../tag/exception.html" title="exception">#exception</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span></dt><dd>Delayed Exceptions — Speculative Execution of Trapping Instructions (<abbr title="M. Anton Ertl">MAE</abbr>, <abbr title="Andreas Krall">AK</abbr>), pp. 158–171.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1994-MahadevanR.html">CC-1994-MahadevanR</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Instruction Schedulimg over Regions: A Framework for Scheduling Across Basic Blocks (<abbr title="Uma Mahadevan">UM</abbr>, <abbr title="Sridhar Ramakrishnan">SR</abbr>), pp. 419–434.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1994-MendlsonPS.html">CC-1994-MendlsonPS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Compile Time Instruction Cache Optimizations (<abbr title="Abraham Mendlson">AM</abbr>, <abbr title="Shlomit S. Pinter">SSP</abbr>, <abbr title="Ruth Shtokhamer">RS</abbr>), pp. 404–418.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-CloutierT.html">DAC-1993-CloutierT</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Pipelined Instruction Set Processors (<abbr title="Richard J. Cloutier">RJC</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 583–588.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1993-Adl-TabatabaiG.html">PLDI-1993-Adl-TabatabaiG</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Detection and Recovery of Endangered Variables Caused by Instruction Scheduling (<abbr title="Ali-Reza Adl-Tabatabai">ARAT</abbr>, <abbr title="Thomas R. Gross">TRG</abbr>), pp. 13–25.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1993-KernsE.html">PLDI-1993-KernsE</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Balanced Scheduling: Instruction Scheduling When Memory Latency is Uncertain (<abbr title="Daniel R. Kerns">DRK</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>), pp. 278–289.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1993-Pinter.html">PLDI-1993-Pinter</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Register Allocation with Instruction Scheduling: A New Approach (<abbr title="Shlomit S. Pinter">SSP</abbr>), pp. 248–257.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1993-KernsE93a.html">Best-of-PLDI-1993-KernsE93a</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Balanced scheduling: instruction scheduling when memory latency is uncertain (with retrospective) (<abbr title="Daniel R. Kerns">DRK</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>), pp. 515–527.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SHI-1993-Lin.html">HCI-SHI-1993-Lin</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/education.html" title="education">#education</a></span></dt><dd>A Computer-Based Integrated Instruction and Design for Teaching Aesthetic Design (<abbr title="Rungtai Lin">RL</abbr>), pp. 748–753.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SHI-1993-SaitoTF.html">HCI-SHI-1993-SaitoTF</a></dt><dd>A Computer-Assisted Instruction System for Beginner’s Crude Charge Schedulers (<abbr title="Kotaro Saito">KS</abbr>, <abbr title="Tsutomu Tabe">TT</abbr>, <abbr title="Katsuo Furihata">KF</abbr>), pp. 831–836.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-1993-HuffmanL.html">ICML-1993-HuffmanL</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/natural%20language.html" title="natural language">#natural language</a></span></dt><dd>Learning Procedures from Interactive Natural Language Instructions (<abbr title="Scott B. Huffman">SBH</abbr>, <abbr title="John E. Laird">JEL</abbr>), pp. 143–150.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-HuangD.html">DAC-1992-HuangD</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High Level Synthesis of Pipelined Instruction Set Processors and Back-End Compilers (<abbr title="Ing-Jer Huang">IJH</abbr>, <abbr title="Alvin M. Despain">AMD</abbr>), pp. 135–140.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-1992-BernsteinRS.html">ESOP-1992-BernsteinRS</a> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/safety.html" title="safety">#safety</a></span></dt><dd>Proving Safety of Speculative Load Instructions at Compile Time (<abbr title="David Bernstein">DB</abbr>, <abbr title="Michael Rodeh">MR</abbr>, <abbr title="Shmuel Sagiv">SS</abbr>), pp. 56–72.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-1992-Maulsby.html">CHI-1992-Maulsby</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Prototyping an Instructible Interface: Moctec (<abbr title="David Maulsby">DM</abbr>), pp. 153–154.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1992-ErtlK.html">CC-1992-ErtlK</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Instruction Scheduling for Complex Pipelines (<abbr title="M. Anton Ertl">MAE</abbr>, <abbr title="Andreas Krall">AK</abbr>), pp. 207–218.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1992-Griesemer.html">CC-1992-Griesemer</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling Instructions by Direct Placement (<abbr title="Robert Griesemer">RG</abbr>), pp. 229–235.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1991-BernsteinR.html">PLDI-1991-BernsteinR</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Global Instruction Scheduling for Superscalar Machines (<abbr title="David Bernstein">DB</abbr>, <abbr title="Michael Rodeh">MR</abbr>), pp. 241–255.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1991-BradleeHE.html">PLDI-1991-BradleeHE</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>The Marion System for Retargetable Instruction Scheduling (<abbr title="David G. Bradlee">DGB</abbr>, <abbr title="Robert R. Henry">RRH</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>), pp. 229–240.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1991-McFarling.html">PLDI-1991-McFarling</a></dt><dd>Procedure Merging with Instruction Caches (<abbr title="Scott McFarling">SM</abbr>), pp. 71–79.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-1991-Singley.html">CHI-1991-Singley</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/smalltalk.html" title="smalltalk">#smalltalk</a></span></dt><dd>MOLEHILL: an instructional system for Smalltalk programming (<abbr title="Mark K. Singley">MKS</abbr>), pp. 439–440.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../PLILP-1991-ErtlK.html">PLILP-1991-ErtlK</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Optimal Instruction Scheduling using Constraint Logic Programming (<abbr title="M. Anton Ertl">MAE</abbr>, <abbr title="Andreas Krall">AK</abbr>), pp. 75–86.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-BradleeEH.html">ASPLOS-1991-BradleeEH</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Integrating Register Allocation and Instruction Scheduling for RISCs (<abbr title="David G. Bradlee">DGB</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>, <abbr title="Robert R. Henry">RRH</abbr>), pp. 122–131.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-CmelikKDK.html">ASPLOS-1991-CmelikKDK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>An Analysis of SPARC and MIPS Instruction Set Utilization on the SPEC Benchmarks (<abbr title="Robert F. Cmelik">RFC</abbr>, <abbr title="Shing I. Kong">SIK</abbr>, <abbr title="David R. Ditzel">DRD</abbr>, <abbr title="Edmund J. Kelly">EJK</abbr>), pp. 290–302.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-KatevenisT.html">ASPLOS-1991-KatevenisT</a> <span class="tag"><a href="../tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Reducing the Branch Penalty by Rearranging Instructions in Double-Width Memory (<abbr title="Manolis Katevenis">MK</abbr>, <abbr title="Nestoras Tzartzanis">NT</abbr>), pp. 15–27.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-Keppel.html">ASPLOS-1991-Keppel</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/on%20the%20fly.html" title="on the fly">#on the fly</a></span></dt><dd>A Portable Interface for On-the-Fly Instruction Space Modifiction (<abbr title="David Keppel">DK</abbr>), pp. 86–95.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-Wall.html">ASPLOS-1991-Wall</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Limits of Instruction-Level Parallelism (<abbr title="David W. Wall">DWW</abbr>), pp. 176–188.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-WolfeS.html">ASPLOS-1991-WolfeS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A Variable Instruction Stream Extension to the VLIW Architecture (<abbr title="Andrew Wolfe">AW</abbr>, <abbr title="John Paul Shen">JPS</abbr>), pp. 2–14.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1990-Sarkar.html">PLDI-1990-Sarkar</a> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Instruction Reordering for Fork-Join Parallelism (<abbr title="Vivek Sarkar">VS</abbr>), pp. 322–336.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-1990-RossonCB.html">CHI-1990-RossonCB</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/smalltalk.html" title="smalltalk">#smalltalk</a></span></dt><dd>Smalltalk scaffolding: a case study of minimalist instruction (<abbr title="Mary Beth Rosson">MBR</abbr>, <abbr title="John M. Carroll">JMC</abbr>, <abbr title="Rachel K. E. Bellamy">RKEB</abbr>), pp. 423–430.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1990-PalemS.html">POPL-1990-PalemS</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling Time-Critical Instructions on RISC Machines (<abbr title="Krishna V. Palem">KVP</abbr>, <abbr title="Barbara B. Simons">BBS</abbr>), pp. 270–280.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1990-Kastens.html">CC-1990-Kastens</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Compilation for Instruction Parallel Processors (<abbr title="Uwe Kastens">UK</abbr>), pp. 26–41.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-1990-Gupta.html">PPoPP-1990-Gupta</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Employing Register Channels for the Exploitation of Instruction Level Parallelism (<abbr title="Rajiv Gupta">RG</abbr>), pp. 118–127.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/fpca.png" alt="FPCA"/><a href="../FPCA-1989-Argo.html">FPCA-1989-Argo</a></dt><dd>Improving the Three Instruction Machine (<abbr title="Guy Argo">GA</abbr>), pp. 100–115.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ML-1989-Diederich.html">ML-1989-Diederich</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>“Learning by Instruction” in connectionist Systems (<abbr title="Joachim Diederich">JD</abbr>), pp. 66–68.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ML-1989-Redmond.html">ML-1989-Redmond</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>Combining Case-Based Reasoning, Explanation-Based Learning, and Learning form Instruction (<abbr title="Michael Redmond">MR</abbr>), pp. 20–22.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-AdamsZ.html">ASPLOS-1989-AdamsZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>An Analysis of 8086 Instruction Set Usage in MS DOS Programs (<abbr title="Thomas L. Adams">TLA</abbr>, <abbr title="Richard E. Zimmerman">REZ</abbr>), pp. 152–160.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-CohnGLT.html">ASPLOS-1989-CohnGLT</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span> <span class="tag"><a href="../tag/word.html" title="word">#word</a></span></dt><dd>Architecture and Compiler Tradeoffs for a Long Instruction Word Microprocessor (<abbr title="Robert Cohn">RC</abbr>, <abbr title="Thomas R. Gross">TRG</abbr>, <abbr title="Monica S. Lam">MSL</abbr>, <abbr title="P. S. Tseng">PST</abbr>), pp. 2–14.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-JouppiW.html">ASPLOS-1989-JouppiW</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines (<abbr title="Norman P. Jouppi">NPJ</abbr>, <abbr title="David W. Wall">DWW</abbr>), pp. 272–282.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-McFarling.html">ASPLOS-1989-McFarling</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Program Optimization for Instruction Caches (<abbr title="Scott McFarling">SM</abbr>), pp. 183–191.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-Mellor-CrummeyL.html">ASPLOS-1989-Mellor-CrummeyL</a></dt><dd>A Software Instruction Counter (<abbr title="John M. Mellor-Crummey">JMMC</abbr>, <abbr title="Thomas J. LeBlanc">TJL</abbr>), pp. 78–86.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-SmithJH.html">ASPLOS-1989-SmithJH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Limits on Multiple Instruction Issue (<abbr title="Michael D. Smith">MDS</abbr>, <abbr title="Mike Johnson">MJ</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 290–302.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-SohiV.html">ASPLOS-1989-SohiV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>Tradeoffs in Instruction Format Design for Horizontal Architectures (<abbr title="Gurindar S. Sohi">GSS</abbr>, <abbr title="Sriram Vajapeyam">SV</abbr>), pp. 15–25.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-HenkelG.html">DAC-1988-HenkelG</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>RISCE — A Reduced Instruction Set Circuit Extractor for Hierarchical VLSI Layout Verification (<abbr title="Volker Henkel">VH</abbr>, <abbr title="Ulrich Golze">UG</abbr>), pp. 465–470.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../JICSCP-1988-KurosawaYAB88.html">JICSCP-1988-KurosawaYAB88</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>Instruction Architecture for a High Performance Integrated Prolog Processor IPP (<abbr title="Ken-ichi Kurosawa">KiK</abbr>, <abbr title="S. Yamaguchi">SY</abbr>, <abbr title="Shigeo Abe">SA</abbr>, <abbr title="Tadaaki Bandoh">TB</abbr>), pp. 1506–1530.</dd> <div class="pagevis" style="width:24px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1987-DavidsonV.html">ASPLOS-1987-DavidsonV</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>The Effect of Instruction Set Complexity on Program Size and Memory Performance (<abbr title="Jack W. Davidson">JWD</abbr>, <abbr title="Richard A. Vaughan">RAV</abbr>), pp. 60–64.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../SLP-1987-KimuraC87.html">SLP-1987-KimuraC87</a> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>An Abstract KL1 Machine and Its Instruction Set (<abbr title="Yasunori Kimura">YK</abbr>, <abbr title="Takashi Chikayama">TC</abbr>), pp. 468–477.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1986-MuchnickG.html">Best-of-PLDI-1986-MuchnickG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Efficient instruction scheduling for a pipelined architecture (with retrospective) (<abbr title="Steven S. Muchnick">SSM</abbr>, <abbr title="Phillip B. Gibbons">PBG</abbr>), pp. 167–174.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../LFP-1986-SteenkisteH.html">LFP-1986-SteenkisteH</a> <span class="tag"><a href="../tag/lisp.html" title="lisp">#lisp</a></span></dt><dd>LISP on a Reduced-Instruction-Set-Processor (<abbr title="Peter Steenkiste">PS</abbr>, <abbr title="John L. Hennessy">JLH</abbr>), pp. 192–201.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1986-Levy86.html">ICLP-1986-Levy86</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/haskell.html" title="haskell">#haskell</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>A GHC Abstract Machine and Instruction Set (<abbr title="Jacob Levy">JL</abbr>), pp. 157–171.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../LFP-1984-WholeyF.html">LFP-1984-WholeyF</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/lisp.html" title="lisp">#lisp</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>The Design of an Instruction Set for Common Lisp (<abbr title="Skef Wholey">SW</abbr>, <abbr title="Scott E. Fahlman">SEF</abbr>), pp. 150–158.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-HofmannL.html">DAC-1983-HofmannL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/feature%20model.html" title="feature model">#feature model</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>HEX: An instruction-driven approach to feature extraction (<abbr title="Mark Hofmann">MH</abbr>, <abbr title="Ulrich Lauther">UL</abbr>), pp. 331–336.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1982-Longstaff.html">SIGMOD-1982-Longstaff</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>ERQ: Controlled Inference and Instruction Techniques for DBMS Query Languages (<abbr title="J. Longstaff">JL</abbr>), pp. 111–117.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../SCC-1982-MorganR.html">SCC-1982-MorganR</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span></dt><dd>Analyzing Exotic Instructions for a Retargetable Code Generator (<abbr title="Thomas M. Morgan">TMM</abbr>, <abbr title="Lawrence A. Rowe">LAR</abbr>), pp. 197–204.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1982-McDaniel.html">ASPLOS-1982-McDaniel</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>An Analysis of a Mesa Instruction Set Using Dynamic Instruction Frequencies (<abbr title="Gene McDaniel">GM</abbr>), pp. 167–176.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1982-SweetS.html">ASPLOS-1982-SweetS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/empirical.html" title="empirical">#empirical</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Empirical Analysis of the Mesa Instruction Set (<abbr title="Richard E. Sweet">RES</abbr>, <abbr title="James G. Sandman Jr.">JGSJ</abbr>), pp. 158–166.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1982-Wiecek.html">ASPLOS-1982-Wiecek</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>A Case Study of VAX-11 Instruction Set Usage for Compiler Execution (<abbr title="Cheryl A. Wiecek">CAW</abbr>), pp. 177–184.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Barbacci.html">DAC-1979-Barbacci</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Instruction set processor specifications for simulation, evaluation, and synthesis (<abbr title="Mario Barbacci">MB</abbr>), pp. 64–72.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-Dvorak.html">DAC-1978-Dvorak</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/empirical.html" title="empirical">#empirical</a></span></dt><dd>An experiment in architectural instruction (<abbr title="Robert W. Dvorak">RWD</abbr>), pp. 164–166.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1978-NationsS.html">SIGMOD-1978-NationsS</a> <span class="tag"><a href="../tag/program%20analysis.html" title="program analysis">#program analysis</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>Some DML Instruction Sequences for Application Program Analysis and Conversion (<abbr title="J. Nations">JN</abbr>, <abbr title="Stanley Y. W. Su">SYWS</abbr>), pp. 120–131.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-Smith.html">DAC-1977-Smith</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/education.html" title="education">#education</a></span></dt><dd>THE SITE MACHINE Computer-aided instruction in architectural education (<abbr title="Edward F. Smith">EFS</abbr>), pp. 266–274.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1977-PrabhalaS.html">STOC-1977-PrabhalaS</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/stack.html" title="stack">#stack</a></span></dt><dd>A Comparison of Instruction Sets for Stack Machines (<abbr title="Bhaskaram Prabhala">BP</abbr>, <abbr title="Ravi Sethi">RS</abbr>), pp. 132–142.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../LISP-1963-Hart.html">LISP-1963-Hart</a> <span class="tag"><a href="../tag/lisp.html" title="lisp">#lisp</a></span> <span class="tag"><a href="../tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span></dt><dd>Macro Instructions for LISP (<abbr title="Timothy Hart">TH</abbr>), p. 4.</dd> <div class="pagevis" style="width:0px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>