/* Generated by Amaranth Yosys 0.40 (PyPI ver 0.40.0.0.post94, git sha1 a1bb0255d) */

(* top =  1  *)
(* generator = "Amaranth" *)
module minerva_cpu(timer_interrupt, software_interrupt, ibus__ack, ibus__adr, ibus__bte, ibus__cti, ibus__cyc, ibus__dat_r, ibus__dat_w, ibus__sel, ibus__stb, ibus__we, ibus__err, dbus__ack, dbus__adr, dbus__bte, dbus__cti, dbus__cyc, dbus__dat_r, dbus__dat_w, dbus__sel
, dbus__stb, dbus__we, dbus__err, clk, rst, external_interrupt);
  reg \$auto$verilog_backend.cc:2352:dump_module$1  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:376" *)
  wire \$139 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:381" *)
  wire \$141 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:386" *)
  wire \$143 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:387" *)
  wire [12:0] \$145 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:388" *)
  wire \$147 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:396" *)
  wire [2:0] \$149 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:399" *)
  wire [2:0] \$151 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:395" *)
  wire [31:0] \$153 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] \$154 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:394" *)
  wire [31:0] \$156 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] \$159 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:394" *)
  wire [31:0] \$161 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:395" *)
  wire [31:0] \$163 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:392" *)
  wire \$164 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:400" *)
  wire [31:0] \$167 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:405" *)
  wire \$169 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:405" *)
  wire \$171 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:405" *)
  wire \$173 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:442" *)
  wire [2:0] \$175 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:447" *)
  wire \$177 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:458" *)
  wire \$179 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:457" *)
  wire \$181 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:461" *)
  wire \$183 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:464" *)
  wire \$185 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:551" *)
  wire \$189 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:551" *)
  wire \$191 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:553" *)
  wire \$193 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:551" *)
  wire \$195 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:551" *)
  wire \$197 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:554" *)
  wire \$199 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:557" *)
  wire \$201 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:557" *)
  wire \$203 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:559" *)
  wire \$205 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:557" *)
  wire \$207 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:557" *)
  wire \$209 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:560" *)
  wire \$211 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:563" *)
  wire \$213 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:563" *)
  wire \$215 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:565" *)
  wire \$217 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:563" *)
  wire \$219 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:563" *)
  wire \$221 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:566" *)
  wire \$223 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] \$225 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:573" *)
  wire \$227 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] \$229 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:576" *)
  wire \$231 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:582" *)
  wire \$233 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:583" *)
  wire \$235 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:584" *)
  wire \$237 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:583" *)
  wire \$239 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:585" *)
  wire \$241 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:583" *)
  wire \$243 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:587" *)
  wire \$245 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:588" *)
  wire \$247 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:589" *)
  wire \$249 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:588" *)
  wire \$251 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:590" *)
  wire \$253 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:588" *)
  wire \$255 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:592" *)
  wire \$257 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:592" *)
  wire \$259 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:592" *)
  wire \$261 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:607" *)
  wire [32:0] \$263 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:607" *)
  wire [32:0] \$264 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] \$266 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:395" *)
  wire [31:0] \$268 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] \$269 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:394" *)
  wire [31:0] \$271 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] \$274 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:394" *)
  wire [31:0] \$276 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:395" *)
  wire [31:0] \$278 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:392" *)
  wire \$279 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:640" *)
  wire \$282 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:640" *)
  wire \$284 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:640" *)
  wire \$286 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:641" *)
  wire \$288 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:641" *)
  wire \$290 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [12:0] \$292 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:662" *)
  wire \$294 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:662" *)
  wire \$296 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:662" *)
  wire \$298 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:663" *)
  wire \$300 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:678" *)
  wire \$302 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:678" *)
  wire \$304 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:680" *)
  wire \$306 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:682" *)
  wire \$308 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:684" *)
  wire \$310 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:691" *)
  wire \$312 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:693" *)
  wire \$314 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:695" *)
  wire \$316 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:697" *)
  wire \$318 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:699" *)
  wire \$320 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:848" *)
  wire \$322 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:68" *)
  wire [32:0] \$324 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:853" *)
  wire \$326 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:853" *)
  wire \$328 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:853" *)
  wire \$330 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:853" *)
  wire \$332 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:865" *)
  wire \$334 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:865" *)
  wire \$336 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:865" *)
  wire \$338 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$340 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$342 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$344 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$346 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$348 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$350 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$352 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$354 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$356 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$358 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$360 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$362 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$364 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$366 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$368 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$370 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$372 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$374 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$376 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$378 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$380 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$382 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$384 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$386 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$388 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$390 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$392 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$394 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$396 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$398 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$400 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$402 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$404 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
  wire \$406 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:921" *)
  wire \$408 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:927" *)
  wire \$410 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:926" *)
  wire \$412 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:929" *)
  wire \$414 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:930" *)
  wire [31:0] \$416 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$418 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$420 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$422 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$424 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$426 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$428 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$430 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$432 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$434 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$436 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$438 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$440 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$442 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$444 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$446 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$448 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$450 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$452 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$454 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$456 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$458 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$460 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$462 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$464 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$466 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$468 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
  wire \$470 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
  wire \$472 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
  wire \$474 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
  wire \$476 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
  wire \$478 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
  wire \$480 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
  wire \$482 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
  wire \$484 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
  wire \$486 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:15" *)
  wire a_d_branch_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire a_kill;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:48" *)
  wire a_m_raise;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire a_payload__branch_predict_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire a_payload__branch_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire a_payload__fence_i;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire a_payload__mret;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire a_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:61" *)
  wire \a_stall$5 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire a_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  wire \a_valid$1 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  wire \a_valid$2 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  wire \a_valid$3 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  wire \a_valid$4 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:10" *)
  wire adder_d_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:9" *)
  wire adder_d_sub;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:15" *)
  wire adder_x_carry;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:16" *)
  wire adder_x_overflow;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:14" *)
  wire [31:0] adder_x_result;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:11" *)
  wire [31:0] adder_x_src1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:12" *)
  wire [31:0] adder_x_src2;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:15" *)
  wire compare_carry;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:17" *)
  wire compare_condition_met;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:13" *)
  wire compare_negative;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:11" *)
  reg [2:0] compare_op;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:14" *)
  wire compare_overflow;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:12" *)
  wire compare_zero;
  (* src = "/home/nshimizu/build/minerva/minerva/csr.py:68" *)
  reg [12:0] csrf_rp__addr = 13'h0000;
  (* src = "/home/nshimizu/build/minerva/minerva/csr.py:68" *)
  reg [12:0] \csrf_rp__addr$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/csr.py:68" *)
  wire [31:0] csrf_rp__data;
  (* src = "/home/nshimizu/build/minerva/minerva/csr.py:68" *)
  wire csrf_rp__en;
  (* src = "/home/nshimizu/build/minerva/minerva/csr.py:73" *)
  wire [12:0] csrf_wp__addr;
  (* src = "/home/nshimizu/build/minerva/minerva/csr.py:73" *)
  wire [31:0] csrf_wp__data;
  (* src = "/home/nshimizu/build/minerva/minerva/csr.py:73" *)
  reg csrf_wp__en;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:863" *)
  wire d_adder_sub;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:580" *)
  wire d_d_lock;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire d_kill;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \d_kill$13 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:579" *)
  reg d_lock_m;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:578" *)
  reg d_lock_x;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:570" *)
  reg d_raw_csr_m;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:569" *)
  reg d_raw_csr_x;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:545" *)
  reg d_raw_rs1_m;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:546" *)
  reg d_raw_rs1_w;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:544" *)
  reg d_raw_rs1_x;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:548" *)
  reg d_raw_rs2_m;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:549" *)
  reg d_raw_rs2_w;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:547" *)
  reg d_raw_rs2_x;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:671" *)
  reg [31:0] d_src1;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:672" *)
  reg [31:0] d_src2;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire d_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \d_stall$12 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:61" *)
  wire \d_stall$14 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire d_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \d_valid$11 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:19" *)
  wire [2:0] data_sel_w_funct3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:20" *)
  wire [31:0] data_sel_w_load_data;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:25" *)
  wire [31:0] data_sel_w_load_result;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:18" *)
  wire [1:0] data_sel_w_offset;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:16" *)
  wire [2:0] data_sel_x_funct3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:23" *)
  wire [3:0] data_sel_x_mask;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:22" *)
  wire data_sel_x_misaligned;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:15" *)
  wire [1:0] data_sel_x_offset;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:24" *)
  wire [31:0] data_sel_x_store_data;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:17" *)
  wire [31:0] data_sel_x_store_operand;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:164" *)
  input dbus__ack;
  wire dbus__ack;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:164" *)
  output [29:0] dbus__adr;
  wire [29:0] dbus__adr;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:164" *)
  output [1:0] dbus__bte;
  wire [1:0] dbus__bte;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  wire [1:0] \dbus__bte$188 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:164" *)
  output [2:0] dbus__cti;
  wire [2:0] dbus__cti;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  wire [2:0] \dbus__cti$187 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:164" *)
  output dbus__cyc;
  wire dbus__cyc;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:164" *)
  input [31:0] dbus__dat_r;
  wire [31:0] dbus__dat_r;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:164" *)
  output [31:0] dbus__dat_w;
  wire [31:0] dbus__dat_w;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:164" *)
  input dbus__err;
  wire dbus__err;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:164" *)
  output [3:0] dbus__sel;
  wire [3:0] dbus__sel;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:164" *)
  output dbus__stb;
  wire dbus__stb;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:164" *)
  output dbus__we;
  wire dbus__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:40" *)
  wire decoder_adder;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:41" *)
  wire decoder_adder_sub;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:49" *)
  wire decoder_auipc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:51" *)
  wire decoder_branch;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:36" *)
  wire decoder_bypass_m;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:35" *)
  wire decoder_bypass_x;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:52" *)
  wire decoder_compare;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:53" *)
  wire decoder_csr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:54" *)
  wire decoder_csr_we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:46" *)
  wire decoder_direction;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:57" *)
  wire decoder_ebreak;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:56" *)
  wire decoder_ecall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:39" *)
  wire decoder_fence_i;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:59" *)
  wire [2:0] decoder_funct3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:60" *)
  wire decoder_illegal;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:34" *)
  wire [31:0] decoder_immediate;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:26" *)
  wire [31:0] decoder_instruction;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:50" *)
  wire decoder_jump;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:37" *)
  wire decoder_load;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:42" *)
  wire decoder_logic;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:48" *)
  wire decoder_lui;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:58" *)
  wire decoder_mret;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:28" *)
  wire [4:0] decoder_rd;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:29" *)
  wire decoder_rd_we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:30" *)
  wire [4:0] decoder_rs1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:31" *)
  wire decoder_rs1_re;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:32" *)
  wire [4:0] decoder_rs2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:33" *)
  wire decoder_rs2_re;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:47" *)
  wire decoder_sext;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:45" *)
  wire decoder_shift;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:38" *)
  wire decoder_store;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:25" *)
  wire [31:0] exception_external_interrupt;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:22" *)
  wire [31:0] exception_irq_mask__r__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:22" *)
  wire [31:0] exception_irq_mask__w__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:22" *)
  wire exception_irq_mask__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:23" *)
  wire [31:0] exception_irq_pending__r__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:23" *)
  wire [31:0] exception_irq_pending__w__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:23" *)
  wire exception_irq_pending__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:37" *)
  wire [31:0] exception_m_branch_target;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:39" *)
  wire exception_m_ebreak;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:40" *)
  wire exception_m_ecall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:31" *)
  wire [29:0] exception_m_fetch_badaddr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:30" *)
  wire exception_m_fetch_error;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:29" *)
  wire exception_m_fetch_misaligned;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:38" *)
  wire exception_m_illegal;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:42" *)
  wire [31:0] exception_m_instruction;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:33" *)
  wire exception_m_load_error;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:32" *)
  wire exception_m_load_misaligned;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:36" *)
  wire [29:0] exception_m_loadstore_badaddr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:44" *)
  wire exception_m_mret;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:41" *)
  wire [31:0] exception_m_pc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:43" *)
  wire [31:0] exception_m_result;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:45" *)
  wire exception_m_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:35" *)
  wire exception_m_store_error;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:34" *)
  wire exception_m_store_misaligned;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:46" *)
  wire exception_m_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  wire [30:0] exception_mcause__r__ecode;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  wire exception_mcause__r__interrupt;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  wire [30:0] exception_mcause__w__ecode;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  wire exception_mcause__w__interrupt;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  wire exception_mcause__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  wire [29:0] exception_mepc__r__base;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  wire [1:0] exception_mepc__r__zero;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  wire [29:0] exception_mepc__w__base;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  wire [1:0] exception_mepc__w__zero;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  wire exception_mepc__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__r__meie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__r__msie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__r__mtie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__r__seie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__r__ssie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__r__stie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__r__ueie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__r__usie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__r__utie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__r__zero0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__r__zero1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__r__zero2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire [19:0] exception_mie__r__zero3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__w__meie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__w__msie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__w__mtie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__w__seie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__w__ssie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__w__stie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__w__ueie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__w__usie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__w__utie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__w__zero0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__w__zero1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__w__zero2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire [19:0] exception_mie__w__zero3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  wire exception_mie__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__r__meip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__r__msip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__r__mtip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__r__seip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__r__ssip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__r__stip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__r__ueip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__r__usip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__r__utip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__r__zero0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__r__zero1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__r__zero2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire [19:0] exception_mip__r__zero3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__w__meip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__w__msip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__w__mtip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__w__seip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__w__ssip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__w__stip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__w__ueip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__w__usip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__w__utip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__w__zero0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__w__zero1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__w__zero2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire [19:0] exception_mip__w__zero3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  wire exception_mip__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  wire [25:0] exception_misa__r__extensions;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  wire [1:0] exception_misa__r__mxl;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  wire [3:0] exception_misa__r__zero;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  wire [25:0] exception_misa__w__extensions;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  wire [1:0] exception_misa__w__mxl;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  wire [3:0] exception_misa__w__zero;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  wire exception_misa__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:17" *)
  wire [31:0] exception_mscratch__r__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:17" *)
  wire [31:0] exception_mscratch__w__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:17" *)
  wire exception_mscratch__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire [1:0] exception_mstatus__r__fs;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__mie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__mpie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire [1:0] exception_mstatus__r__mpp;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__mprv;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__mxr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__sd;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__sie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__spie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__spp;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__sum;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__tsr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__tvm;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__tw;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__uie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__upie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire [1:0] exception_mstatus__r__xs;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__zero0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__r__zero1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire [1:0] exception_mstatus__r__zero2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire [7:0] exception_mstatus__r__zero3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire [1:0] exception_mstatus__w__fs;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__mie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__mpie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire [1:0] exception_mstatus__w__mpp;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__mprv;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__mxr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__sd;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__sie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__spie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__spp;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__sum;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__tsr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__tvm;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__tw;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__uie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__upie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire [1:0] exception_mstatus__w__xs;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__zero0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__w__zero1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire [1:0] exception_mstatus__w__zero2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire [7:0] exception_mstatus__w__zero3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  wire exception_mstatus__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:20" *)
  wire [31:0] exception_mtval__r__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:20" *)
  wire [31:0] exception_mtval__w__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:20" *)
  wire exception_mtval__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  wire [29:0] exception_mtvec__r__base;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  wire [1:0] exception_mtvec__r__mode;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  wire [29:0] exception_mtvec__w__base;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  wire [1:0] exception_mtvec__w__mode;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  wire exception_mtvec__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:27" *)
  wire exception_software_interrupt;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:26" *)
  wire exception_timer_interrupt;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:159" *)
  input [31:0] external_interrupt;
  wire [31:0] external_interrupt;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire f_kill;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \f_kill$8 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire f_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \f_stall$7 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:61" *)
  wire \f_stall$9 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire f_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  wire \f_valid$10 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \f_valid$6 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:68" *)
  wire [31:0] fetch_a_pc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:69" *)
  wire fetch_a_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:70" *)
  wire fetch_a_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:78" *)
  wire [29:0] fetch_f_badaddr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:77" *)
  wire fetch_f_fetch_error;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:76" *)
  wire [31:0] fetch_f_instruction;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:71" *)
  wire fetch_f_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:72" *)
  wire fetch_f_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  wire fetch_ibus__ack;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  wire [29:0] fetch_ibus__adr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  wire fetch_ibus__cyc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  wire [31:0] fetch_ibus__dat_r;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  wire fetch_ibus__err;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  wire [3:0] fetch_ibus__sel;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  wire fetch_ibus__stb;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:12" *)
  reg [4:0] gprf_rp1__addr;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:12" *)
  wire [31:0] gprf_rp1__data;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:13" *)
  reg [4:0] gprf_rp2__addr;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:13" *)
  wire [31:0] gprf_rp2__data;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:14" *)
  wire [4:0] gprf_wp__addr;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:14" *)
  wire [31:0] gprf_wp__data;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:14" *)
  reg gprf_wp__en;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:163" *)
  input ibus__ack;
  wire ibus__ack;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:163" *)
  output [29:0] ibus__adr;
  wire [29:0] ibus__adr;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:163" *)
  output [1:0] ibus__bte;
  wire [1:0] ibus__bte;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  wire [1:0] \ibus__bte$138 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:163" *)
  output [2:0] ibus__cti;
  wire [2:0] ibus__cti;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  wire [2:0] \ibus__cti$137 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:163" *)
  output ibus__cyc;
  wire ibus__cyc;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:163" *)
  input [31:0] ibus__dat_r;
  wire [31:0] ibus__dat_r;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:163" *)
  output [31:0] ibus__dat_w;
  wire [31:0] ibus__dat_w;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  wire [31:0] \ibus__dat_w$135 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:163" *)
  input ibus__err;
  wire ibus__err;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:163" *)
  output [3:0] ibus__sel;
  wire [3:0] ibus__sel;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:163" *)
  output ibus__stb;
  wire ibus__stb;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:163" *)
  output ibus__we;
  wire ibus__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  wire \ibus__we$136 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  wire loadstore_dbus__ack;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  wire [29:0] loadstore_dbus__adr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  wire loadstore_dbus__cyc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  wire [31:0] loadstore_dbus__dat_r;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  wire [31:0] loadstore_dbus__dat_w;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  wire loadstore_dbus__err;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  wire [3:0] loadstore_dbus__sel;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  wire loadstore_dbus__stb;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  wire loadstore_dbus__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:94" *)
  wire [29:0] loadstore_m_badaddr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:91" *)
  wire [31:0] loadstore_m_load_data;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:92" *)
  wire loadstore_m_load_error;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:86" *)
  wire loadstore_m_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:93" *)
  wire loadstore_m_store_error;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:87" *)
  wire loadstore_m_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:79" *)
  wire [31:0] loadstore_x_addr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:81" *)
  wire loadstore_x_load;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:80" *)
  wire [3:0] loadstore_x_mask;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:84" *)
  wire loadstore_x_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:82" *)
  wire loadstore_x_store;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:83" *)
  wire [31:0] loadstore_x_store_data;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:85" *)
  wire loadstore_x_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:11" *)
  wire [2:0] logic_op;
  (* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:15" *)
  wire [31:0] logic_result;
  (* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:12" *)
  wire [31:0] logic_src1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:13" *)
  wire [31:0] logic_src2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:74" *)
  wire m_a_busy;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:75" *)
  wire m_f_busy;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire m_kill;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \m_kill$21 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:90" *)
  wire m_m_busy;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg m_payload__exception = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \m_payload__exception$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:602" *)
  reg [31:0] m_result;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire m_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \m_stall$20 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:61" *)
  wire \m_stall$22 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire m_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \m_valid$19 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:89" *)
  wire m_x_busy;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__adder_sub;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__adder_sub$51  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__adder_sub$51$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__branch;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__branch$60  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__branch$60$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__branch_predict_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__branch_predict_taken$109  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__branch_predict_taken$109$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__branch_predict_taken$62  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__branch_predict_taken$62$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg payload__branch_taken = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__branch_taken$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] payload__branch_target;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] \payload__branch_target$107 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__branch_target$108  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__branch_target$108$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__branch_target$61  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__branch_target$61$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__bypass_m;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__bypass_m$47  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__bypass_m$47$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__bypass_m$88 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__bypass_m$89  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__bypass_m$89$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__bypass_x;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__bypass_x$46  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__bypass_x$46$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__compare;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__compare$100 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__compare$101  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__compare$101$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__compare$59  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__compare$59$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__condition_met;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__condition_met$106  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__condition_met$106$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__csr;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__csr$110 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__csr$111  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__csr$111$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__csr$63  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__csr$63$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [11:0] payload__csr_adr;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [11:0] \payload__csr_adr$112 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [11:0] \payload__csr_adr$113  = 12'h000;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [11:0] \payload__csr_adr$113$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [11:0] \payload__csr_adr$64  = 12'h000;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [11:0] \payload__csr_adr$64$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] payload__csr_result;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__csr_result$116  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__csr_result$116$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__csr_we;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__csr_we$114 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__csr_we$115  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__csr_we$115$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__csr_we$65  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__csr_we$65$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__direction;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__direction$56  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__direction$56$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__divide;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__divide$104 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__divide$105 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__divide$54 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__ebreak;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__ebreak$67  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__ebreak$67$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__ebreak$82 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__ebreak$83  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__ebreak$83$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__ecall;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__ecall$66  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__ecall$66$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__ecall$80 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__ecall$81  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__ecall$81$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__exception;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__exception$118 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__exception$134 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg payload__fence_i = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__fence_i$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [29:0] payload__fetch_badaddr;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [29:0] \payload__fetch_badaddr$29  = 30'h00000000;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [29:0] \payload__fetch_badaddr$29$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [29:0] \payload__fetch_badaddr$36 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [29:0] \payload__fetch_badaddr$37  = 30'h00000000;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [29:0] \payload__fetch_badaddr$37$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [29:0] \payload__fetch_badaddr$75 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [29:0] \payload__fetch_badaddr$76  = 30'h00000000;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [29:0] \payload__fetch_badaddr$76$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__fetch_error;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__fetch_error$28  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__fetch_error$28$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__fetch_error$34 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__fetch_error$35  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__fetch_error$35$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__fetch_error$73 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__fetch_error$74  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__fetch_error$74$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [2:0] payload__funct3;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [2:0] \payload__funct3$125 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [2:0] \payload__funct3$126  = 3'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [2:0] \payload__funct3$126$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [2:0] \payload__funct3$48  = 3'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [2:0] \payload__funct3$48$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [2:0] \payload__funct3$90 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [2:0] \payload__funct3$91  = 3'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [2:0] \payload__funct3$91$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__illegal;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__illegal$38  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__illegal$38$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__illegal$77 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__illegal$78  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__illegal$78$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] payload__instruction;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__instruction$27  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__instruction$27$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] \payload__instruction$32 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__instruction$33  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__instruction$33$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] \payload__instruction$71 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__instruction$72  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__instruction$72$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__jump;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__jump$58  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__jump$58$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__load;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__load$129 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__load$130  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__load$130$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__load$49  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__load$49$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__load$95 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__load$96  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__load$96$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] payload__load_data;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__load_data$131  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__load_data$131$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__loadstore_misaligned;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__loadstore_misaligned$79  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__loadstore_misaligned$79$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__logic;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__logic$52  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__logic$52$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__mret;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__mret$117  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__mret$117$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__mret$68  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__mret$68$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__multiply;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__multiply$102 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__multiply$103 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__multiply$132 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__multiply$133 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__multiply$53 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [32:0] payload__pc;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] \payload__pc$119 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__pc$120  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__pc$120$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [32:0] \payload__pc$24  = 33'h1fffffffc;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [32:0] \payload__pc$24$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] \payload__pc$25 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__pc$26  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__pc$26$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] \payload__pc$30 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__pc$31  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__pc$31$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] \payload__pc$69 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__pc$70  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__pc$70$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [4:0] payload__rd;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [4:0] \payload__rd$121 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [4:0] \payload__rd$122  = 5'h00;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [4:0] \payload__rd$122$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [4:0] \payload__rd$39  = 5'h00;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [4:0] \payload__rd$39$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [4:0] \payload__rd$84 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [4:0] \payload__rd$85  = 5'h00;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [4:0] \payload__rd$85$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__rd_we;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__rd_we$123 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__rd_we$124  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__rd_we$124$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__rd_we$41  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__rd_we$41$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__rd_we$86 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__rd_we$87  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__rd_we$87$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] payload__result;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] \payload__result$127 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__result$128  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__result$128$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__result$92  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__result$92$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [4:0] payload__rs1;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [4:0] \payload__rs1$40  = 5'h00;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [4:0] \payload__rs1$40$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__rs1_re;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__rs1_re$42  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__rs1_re$42$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__sext;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__sext$57  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__sext$57$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__shift;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__shift$55  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__shift$55$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__shift$93 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__shift$94  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__shift$94$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] payload__src1;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__src1$43  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__src1$43$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] payload__src2;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__src2$44  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__src2$44$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire payload__store;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__store$50  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__store$50$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \payload__store$97 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__store$98  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \payload__store$98$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] payload__store_data;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__store_data$99  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__store_data$99$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire [31:0] payload__store_operand;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__store_operand$45  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg [31:0] \payload__store_operand$45$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:30" *)
  wire [31:0] pc_sel_a_pc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:15" *)
  wire pc_sel_d_branch_predict_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:16" *)
  wire [31:0] pc_sel_d_branch_target;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:14" *)
  wire [31:0] pc_sel_d_pc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:17" *)
  wire pc_sel_d_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:13" *)
  wire [31:0] pc_sel_f_pc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:21" *)
  wire pc_sel_m_branch_predict_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:22" *)
  wire pc_sel_m_branch_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:23" *)
  wire [31:0] pc_sel_m_branch_target;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:24" *)
  wire pc_sel_m_exception;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:25" *)
  wire pc_sel_m_mret;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:26" *)
  wire pc_sel_m_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:28" *)
  wire [29:0] pc_sel_mepc_r_base;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:27" *)
  wire [29:0] pc_sel_mtvec_r_base;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:19" *)
  wire pc_sel_x_fence_i;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:18" *)
  wire [31:0] pc_sel_x_pc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:20" *)
  wire pc_sel_x_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:9" *)
  wire predict_d_branch;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:16" *)
  wire [31:0] predict_d_branch_target;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:10" *)
  wire predict_d_jump;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:11" *)
  wire [31:0] predict_d_offset;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:12" *)
  wire [31:0] predict_d_pc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:13" *)
  wire predict_d_rs1_re;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:15" *)
  wire [31:0] shifter_m_result;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:9" *)
  wire shifter_x_direction;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:10" *)
  wire shifter_x_sext;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:11" *)
  wire [4:0] shifter_x_shamt;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:12" *)
  wire [31:0] shifter_x_src1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:13" *)
  wire shifter_x_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:161" *)
  input software_interrupt;
  wire software_interrupt;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:160" *)
  input timer_interrupt;
  wire timer_interrupt;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire w_kill;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:603" *)
  reg [31:0] w_result;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire w_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire w_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  wire \w_valid$23 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:923" *)
  wire x_branch_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:924" *)
  reg [31:0] x_branch_target;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:919" *)
  wire x_bypass_m;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:604" *)
  reg [31:0] x_csr_result;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire x_kill;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \x_kill$17 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:601" *)
  reg [31:0] x_result;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire x_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \x_stall$16 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:61" *)
  wire \x_stall$18 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire x_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  wire \x_valid$15 ;
  assign \$139  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:376" *) \d_stall$14 ;
  assign \$141  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:381" *) \d_stall$14 ;
  assign \$143  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:386" *) \f_stall$9 ;
  assign \$145  = + (* src = "/home/nshimizu/build/minerva/minerva/core.py:387" *) fetch_f_instruction[31:20];
  assign \$147  = decoder_csr & (* src = "/home/nshimizu/build/minerva/minerva/core.py:388" *) \a_valid$2 ;
  assign \$151  = payload__csr ? (* src = "/home/nshimizu/build/minerva/minerva/core.py:399" *) \$149  : payload__funct3;
  assign \$154  = + (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *) payload__rs1;
  assign \$156  = payload__funct3[2] ? (* src = "/home/nshimizu/build/minerva/minerva/core.py:394" *) \$154  : payload__src1;
  assign \$153  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:395" *) \$156 ;
  assign \$159  = + (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *) payload__rs1;
  assign \$161  = payload__funct3[2] ? (* src = "/home/nshimizu/build/minerva/minerva/core.py:394" *) \$159  : payload__src1;
  assign \$164  = payload__funct3[1] & (* src = "/home/nshimizu/build/minerva/minerva/core.py:392" *) payload__funct3[0];
  assign \$163  = \$164  ? (* src = "/home/nshimizu/build/minerva/minerva/core.py:395" *) \$153  : \$161 ;
  assign \$167  = payload__csr ? (* src = "/home/nshimizu/build/minerva/minerva/core.py:400" *) \$163  : payload__src1;
  assign \$169  = decoder_adder & (* src = "/home/nshimizu/build/minerva/minerva/core.py:405" *) decoder_adder_sub;
  assign \$171  = \$169  | (* src = "/home/nshimizu/build/minerva/minerva/core.py:405" *) decoder_compare;
  assign \$173  = \$171  | (* src = "/home/nshimizu/build/minerva/minerva/core.py:405" *) decoder_branch;
  assign \$177  = payload__src1 == (* src = "/home/nshimizu/build/minerva/minerva/core.py:447" *) payload__src2;
  assign \$179  = | (* src = "/home/nshimizu/build/minerva/minerva/core.py:458" *) \payload__branch_target$107 [1:0];
  assign \$181  = a_payload__branch_taken & (* src = "/home/nshimizu/build/minerva/minerva/core.py:457" *) \$179 ;
  assign \$183  = \payload__load$95  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:461" *) payload__loadstore_misaligned;
  assign \$185  = \payload__store$97  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:464" *) payload__loadstore_misaligned;
  assign \$189  = | (* src = "/home/nshimizu/build/minerva/minerva/core.py:551" *) payload__rd;
  assign \$191  = \$189  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:551" *) payload__rd_we;
  assign \$193  = payload__rd == (* src = "/home/nshimizu/build/minerva/minerva/core.py:553" *) decoder_rs1;
  assign \$195  = | (* src = "/home/nshimizu/build/minerva/minerva/core.py:551" *) payload__rd;
  assign \$197  = \$195  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:551" *) payload__rd_we;
  assign \$199  = payload__rd == (* src = "/home/nshimizu/build/minerva/minerva/core.py:554" *) decoder_rs2;
  assign \$201  = | (* src = "/home/nshimizu/build/minerva/minerva/core.py:557" *) \payload__rd$84 ;
  assign \$203  = \$201  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:557" *) \payload__rd_we$86 ;
  assign \$205  = \payload__rd$84  == (* src = "/home/nshimizu/build/minerva/minerva/core.py:559" *) decoder_rs1;
  assign \$207  = | (* src = "/home/nshimizu/build/minerva/minerva/core.py:557" *) \payload__rd$84 ;
  assign \$209  = \$207  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:557" *) \payload__rd_we$86 ;
  assign \$211  = \payload__rd$84  == (* src = "/home/nshimizu/build/minerva/minerva/core.py:560" *) decoder_rs2;
  assign \$213  = | (* src = "/home/nshimizu/build/minerva/minerva/core.py:563" *) \payload__rd$121 ;
  assign \$215  = \$213  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:563" *) \payload__rd_we$123 ;
  assign \$217  = \payload__rd$121  == (* src = "/home/nshimizu/build/minerva/minerva/core.py:565" *) decoder_rs1;
  assign \$219  = | (* src = "/home/nshimizu/build/minerva/minerva/core.py:563" *) \payload__rd$121 ;
  assign \$221  = \$219  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:563" *) \payload__rd_we$123 ;
  assign \$223  = \payload__rd$121  == (* src = "/home/nshimizu/build/minerva/minerva/core.py:566" *) decoder_rs2;
  assign \$225  = + (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *) payload__csr_adr;
  assign \$227  = $signed(\$225 ) == (* src = "/home/nshimizu/build/minerva/minerva/core.py:573" *) $signed(decoder_immediate);
  assign \$229  = + (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *) \payload__csr_adr$112 ;
  assign \$231  = $signed(\$229 ) == (* src = "/home/nshimizu/build/minerva/minerva/core.py:576" *) $signed(decoder_immediate);
  assign \$233  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:582" *) payload__bypass_x;
  assign \$235  = decoder_rs1_re & (* src = "/home/nshimizu/build/minerva/minerva/core.py:583" *) d_raw_rs1_x;
  assign \$237  = decoder_rs2_re & (* src = "/home/nshimizu/build/minerva/minerva/core.py:584" *) d_raw_rs2_x;
  assign \$239  = \$235  | (* src = "/home/nshimizu/build/minerva/minerva/core.py:583" *) \$237 ;
  assign \$241  = decoder_csr & (* src = "/home/nshimizu/build/minerva/minerva/core.py:585" *) d_raw_csr_x;
  assign \$243  = \$239  | (* src = "/home/nshimizu/build/minerva/minerva/core.py:583" *) \$241 ;
  assign \$245  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:587" *) \payload__bypass_m$88 ;
  assign \$247  = decoder_rs1_re & (* src = "/home/nshimizu/build/minerva/minerva/core.py:588" *) d_raw_rs1_m;
  assign \$249  = decoder_rs2_re & (* src = "/home/nshimizu/build/minerva/minerva/core.py:589" *) d_raw_rs2_m;
  assign \$251  = \$247  | (* src = "/home/nshimizu/build/minerva/minerva/core.py:588" *) \$249 ;
  assign \$253  = decoder_csr & (* src = "/home/nshimizu/build/minerva/minerva/core.py:590" *) d_raw_csr_m;
  assign \$255  = \$251  | (* src = "/home/nshimizu/build/minerva/minerva/core.py:588" *) \$253 ;
  assign \$257  = d_lock_x & (* src = "/home/nshimizu/build/minerva/minerva/core.py:592" *) \a_valid$3 ;
  assign \$259  = d_lock_m & (* src = "/home/nshimizu/build/minerva/minerva/core.py:592" *) \a_valid$4 ;
  assign \$261  = \$257  | (* src = "/home/nshimizu/build/minerva/minerva/core.py:592" *) \$259 ;
  assign \$264  = \payload__pc$30  + (* src = "/home/nshimizu/build/minerva/minerva/core.py:607" *) 3'h4;
  assign \$266  = + (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *) payload__condition_met;
  assign \$269  = + (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *) payload__rs1;
  assign \$271  = payload__funct3[2] ? (* src = "/home/nshimizu/build/minerva/minerva/core.py:394" *) \$269  : payload__src1;
  assign \$268  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:395" *) \$271 ;
  assign \$274  = + (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *) payload__rs1;
  assign \$276  = payload__funct3[2] ? (* src = "/home/nshimizu/build/minerva/minerva/core.py:394" *) \$274  : payload__src1;
  assign \$279  = payload__funct3[1] & (* src = "/home/nshimizu/build/minerva/minerva/core.py:392" *) payload__funct3[0];
  assign \$278  = \$279  ? (* src = "/home/nshimizu/build/minerva/minerva/core.py:395" *) \$268  : \$276 ;
  assign \$282  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:640" *) a_m_raise;
  assign \$284  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:640" *) \m_stall$22 ;
  assign \$286  = \$282  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:640" *) \$284 ;
  assign \$288  = \payload__csr$110  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:641" *) \payload__csr_we$114 ;
  assign \$290  = \$288  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:641" *) \a_valid$4 ;
  assign \$292  = + (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *) \payload__csr_adr$112 ;
  assign \$294  = | (* src = "/home/nshimizu/build/minerva/minerva/core.py:662" *) \payload__rd$121 ;
  assign \$296  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:662" *) \payload__exception$134 ;
  assign \$298  = \$294  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:662" *) \$296 ;
  assign \$300  = \payload__rd_we$123  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:663" *) \w_valid$23 ;
  assign \$302  = ! (* src = "/home/nshimizu/build/minerva/minerva/core.py:678" *) decoder_rs1;
  assign \$304  = decoder_rs1_re & (* src = "/home/nshimizu/build/minerva/minerva/core.py:678" *) \$302 ;
  assign \$306  = d_raw_rs1_x & (* src = "/home/nshimizu/build/minerva/minerva/core.py:680" *) x_valid;
  assign \$308  = d_raw_rs1_m & (* src = "/home/nshimizu/build/minerva/minerva/core.py:682" *) m_valid;
  assign \$310  = d_raw_rs1_w & (* src = "/home/nshimizu/build/minerva/minerva/core.py:684" *) w_valid;
  assign \$312  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:691" *) decoder_rs2_re;
  assign \$314  = ! (* src = "/home/nshimizu/build/minerva/minerva/core.py:693" *) decoder_rs2;
  assign \$316  = d_raw_rs2_x & (* src = "/home/nshimizu/build/minerva/minerva/core.py:695" *) x_valid;
  assign \$318  = d_raw_rs2_m & (* src = "/home/nshimizu/build/minerva/minerva/core.py:697" *) m_valid;
  assign \$320  = d_raw_rs2_w & (* src = "/home/nshimizu/build/minerva/minerva/core.py:699" *) w_valid;
  assign \$322  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:848" *) \a_stall$5 ;
  assign \$324  = + (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:68" *) fetch_a_pc;
  assign \$326  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:853" *) \f_stall$9 ;
  assign \$328  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:853" *) \f_stall$9 ;
  assign \$330  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:853" *) \f_stall$9 ;
  assign \$332  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:853" *) \f_stall$9 ;
  assign \$334  = decoder_adder & (* src = "/home/nshimizu/build/minerva/minerva/core.py:865" *) decoder_adder_sub;
  assign \$336  = \$334  | (* src = "/home/nshimizu/build/minerva/minerva/core.py:865" *) decoder_compare;
  assign \$338  = \$336  | (* src = "/home/nshimizu/build/minerva/minerva/core.py:865" *) decoder_branch;
  assign \$340  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$342  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$344  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$346  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$348  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$350  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$352  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$354  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$356  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$358  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$360  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$362  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$364  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$366  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$368  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$370  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$372  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$374  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$376  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$378  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$380  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$382  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$384  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$386  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$388  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$390  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$392  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$394  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$396  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$398  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$400  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$402  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$404  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$406  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *) \d_stall$14 ;
  assign \$408  = payload__bypass_m | (* src = "/home/nshimizu/build/minerva/minerva/core.py:921" *) payload__bypass_x;
  assign \$410  = payload__branch & (* src = "/home/nshimizu/build/minerva/minerva/core.py:927" *) compare_condition_met;
  assign \$412  = payload__jump | (* src = "/home/nshimizu/build/minerva/minerva/core.py:926" *) \$410 ;
  assign \$414  = payload__jump & (* src = "/home/nshimizu/build/minerva/minerva/core.py:929" *) payload__rs1_re;
  assign \$418  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$420  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$422  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$424  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$426  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$428  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$430  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$432  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$434  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$436  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$438  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$440  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$442  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$444  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$446  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$448  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$450  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$452  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$454  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$456  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$458  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$460  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$462  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$464  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$466  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$468  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$470  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *) \x_stall$18 ;
  assign \$472  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *) \m_stall$22 ;
  assign \$474  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *) \m_stall$22 ;
  assign \$476  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *) \m_stall$22 ;
  assign \$478  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *) \m_stall$22 ;
  assign \$480  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *) \m_stall$22 ;
  assign \$482  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *) \m_stall$22 ;
  assign \$484  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *) \m_stall$22 ;
  assign \$486  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *) \m_stall$22 ;
  always @(posedge clk)
    csrf_rp__addr <= \csrf_rp__addr$next ;
  always @(posedge clk)
    \payload__pc$24  <= \payload__pc$24$next ;
  always @(posedge clk)
    \payload__pc$26  <= \payload__pc$26$next ;
  always @(posedge clk)
    \payload__instruction$27  <= \payload__instruction$27$next ;
  always @(posedge clk)
    \payload__fetch_error$28  <= \payload__fetch_error$28$next ;
  always @(posedge clk)
    \payload__fetch_badaddr$29  <= \payload__fetch_badaddr$29$next ;
  always @(posedge clk)
    \payload__pc$31  <= \payload__pc$31$next ;
  always @(posedge clk)
    \payload__instruction$33  <= \payload__instruction$33$next ;
  always @(posedge clk)
    \payload__fetch_error$35  <= \payload__fetch_error$35$next ;
  always @(posedge clk)
    \payload__fetch_badaddr$37  <= \payload__fetch_badaddr$37$next ;
  always @(posedge clk)
    \payload__illegal$38  <= \payload__illegal$38$next ;
  always @(posedge clk)
    \payload__rd$39  <= \payload__rd$39$next ;
  always @(posedge clk)
    \payload__rs1$40  <= \payload__rs1$40$next ;
  always @(posedge clk)
    \payload__rd_we$41  <= \payload__rd_we$41$next ;
  always @(posedge clk)
    \payload__rs1_re$42  <= \payload__rs1_re$42$next ;
  always @(posedge clk)
    \payload__bypass_x$46  <= \payload__bypass_x$46$next ;
  always @(posedge clk)
    \payload__bypass_m$47  <= \payload__bypass_m$47$next ;
  always @(posedge clk)
    \payload__funct3$48  <= \payload__funct3$48$next ;
  always @(posedge clk)
    \payload__load$49  <= \payload__load$49$next ;
  always @(posedge clk)
    \payload__store$50  <= \payload__store$50$next ;
  always @(posedge clk)
    \payload__adder_sub$51  <= \payload__adder_sub$51$next ;
  always @(posedge clk)
    \payload__compare$59  <= \payload__compare$59$next ;
  always @(posedge clk)
    \payload__logic$52  <= \payload__logic$52$next ;
  always @(posedge clk)
    \payload__shift$55  <= \payload__shift$55$next ;
  always @(posedge clk)
    \payload__direction$56  <= \payload__direction$56$next ;
  always @(posedge clk)
    \payload__sext$57  <= \payload__sext$57$next ;
  always @(posedge clk)
    \payload__jump$58  <= \payload__jump$58$next ;
  always @(posedge clk)
    \payload__branch$60  <= \payload__branch$60$next ;
  always @(posedge clk)
    payload__fence_i <= \payload__fence_i$next ;
  always @(posedge clk)
    \payload__csr$63  <= \payload__csr$63$next ;
  always @(posedge clk)
    \payload__csr_adr$64  <= \payload__csr_adr$64$next ;
  always @(posedge clk)
    \payload__csr_we$65  <= \payload__csr_we$65$next ;
  always @(posedge clk)
    \payload__ecall$66  <= \payload__ecall$66$next ;
  always @(posedge clk)
    \payload__ebreak$67  <= \payload__ebreak$67$next ;
  always @(posedge clk)
    \payload__mret$68  <= \payload__mret$68$next ;
  always @(posedge clk)
    \payload__src1$43  <= \payload__src1$43$next ;
  always @(posedge clk)
    \payload__store_operand$45  <= \payload__store_operand$45$next ;
  always @(posedge clk)
    \payload__branch_predict_taken$62  <= \payload__branch_predict_taken$62$next ;
  always @(posedge clk)
    \payload__branch_target$61  <= \payload__branch_target$61$next ;
  always @(posedge clk)
    \payload__src2$44  <= \payload__src2$44$next ;
  always @(posedge clk)
    \payload__pc$70  <= \payload__pc$70$next ;
  always @(posedge clk)
    \payload__instruction$72  <= \payload__instruction$72$next ;
  always @(posedge clk)
    \payload__fetch_error$74  <= \payload__fetch_error$74$next ;
  always @(posedge clk)
    \payload__fetch_badaddr$76  <= \payload__fetch_badaddr$76$next ;
  always @(posedge clk)
    \payload__illegal$78  <= \payload__illegal$78$next ;
  always @(posedge clk)
    \payload__loadstore_misaligned$79  <= \payload__loadstore_misaligned$79$next ;
  always @(posedge clk)
    \payload__ecall$81  <= \payload__ecall$81$next ;
  always @(posedge clk)
    \payload__ebreak$83  <= \payload__ebreak$83$next ;
  always @(posedge clk)
    \payload__rd$85  <= \payload__rd$85$next ;
  always @(posedge clk)
    \payload__rd_we$87  <= \payload__rd_we$87$next ;
  always @(posedge clk)
    \payload__bypass_m$89  <= \payload__bypass_m$89$next ;
  always @(posedge clk)
    \payload__funct3$91  <= \payload__funct3$91$next ;
  always @(posedge clk)
    \payload__load$96  <= \payload__load$96$next ;
  always @(posedge clk)
    \payload__store$98  <= \payload__store$98$next ;
  always @(posedge clk)
    \payload__store_data$99  <= \payload__store_data$99$next ;
  always @(posedge clk)
    \payload__compare$101  <= \payload__compare$101$next ;
  always @(posedge clk)
    \payload__shift$94  <= \payload__shift$94$next ;
  always @(posedge clk)
    \payload__mret$117  <= \payload__mret$117$next ;
  always @(posedge clk)
    \payload__condition_met$106  <= \payload__condition_met$106$next ;
  always @(posedge clk)
    payload__branch_taken <= \payload__branch_taken$next ;
  always @(posedge clk)
    \payload__branch_target$108  <= \payload__branch_target$108$next ;
  always @(posedge clk)
    \payload__branch_predict_taken$109  <= \payload__branch_predict_taken$109$next ;
  always @(posedge clk)
    \payload__csr$111  <= \payload__csr$111$next ;
  always @(posedge clk)
    \payload__csr_adr$113  <= \payload__csr_adr$113$next ;
  always @(posedge clk)
    \payload__csr_we$115  <= \payload__csr_we$115$next ;
  always @(posedge clk)
    \payload__csr_result$116  <= \payload__csr_result$116$next ;
  always @(posedge clk)
    \payload__result$92  <= \payload__result$92$next ;
  always @(posedge clk)
    \payload__pc$120  <= \payload__pc$120$next ;
  always @(posedge clk)
    \payload__rd$122  <= \payload__rd$122$next ;
  always @(posedge clk)
    \payload__load$130  <= \payload__load$130$next ;
  always @(posedge clk)
    \payload__funct3$126  <= \payload__funct3$126$next ;
  always @(posedge clk)
    \payload__load_data$131  <= \payload__load_data$131$next ;
  always @(posedge clk)
    \payload__rd_we$124  <= \payload__rd_we$124$next ;
  always @(posedge clk)
    \payload__result$128  <= \payload__result$128$next ;
  always @(posedge clk)
    m_payload__exception <= \m_payload__exception$next ;
  \minerva_cpu.a  a (
    .clk(clk),
    .d_branch_taken(a_d_branch_taken),
    .kill(a_kill),
    .m_raise(a_m_raise),
    .payload__branch_predict_taken(a_payload__branch_predict_taken),
    .payload__branch_taken(a_payload__branch_taken),
    .payload__fence_i(a_payload__fence_i),
    .payload__mret(a_payload__mret),
    .rst(rst),
    .stall(a_stall),
    .\stall$5 (\a_stall$5 ),
    .valid(a_valid),
    .\valid$1 (1'h1),
    .\valid$2 (\a_valid$2 ),
    .\valid$3 (\a_valid$3 ),
    .\valid$4 (\a_valid$4 )
  );
  \minerva_cpu.adder  adder (
    .clk(clk),
    .d_stall(adder_d_stall),
    .d_sub(adder_d_sub),
    .rst(rst),
    .x_carry(adder_x_carry),
    .x_overflow(adder_x_overflow),
    .x_result(adder_x_result),
    .x_src1(adder_x_src1),
    .x_src2(adder_x_src2)
  );
  \minerva_cpu.compare  compare (
    .carry(compare_carry),
    .condition_met(compare_condition_met),
    .negative(compare_negative),
    .op(compare_op),
    .overflow(compare_overflow),
    .zero(compare_zero)
  );
  \minerva_cpu.csrf  csrf (
    .irq_mask__r__value(exception_irq_mask__r__value),
    .irq_mask__w__value(exception_irq_mask__w__value),
    .irq_mask__we(exception_irq_mask__we),
    .irq_pending__r__value(exception_irq_pending__r__value),
    .irq_pending__w__value(exception_irq_pending__w__value),
    .irq_pending__we(exception_irq_pending__we),
    .mcause__r__ecode(exception_mcause__r__ecode),
    .mcause__r__interrupt(exception_mcause__r__interrupt),
    .mcause__w__ecode(exception_mcause__w__ecode),
    .mcause__w__interrupt(exception_mcause__w__interrupt),
    .mcause__we(exception_mcause__we),
    .mepc__r__base(exception_mepc__r__base),
    .mepc__r__zero(exception_mepc__r__zero),
    .mepc__w__base(exception_mepc__w__base),
    .mepc__w__zero(exception_mepc__w__zero),
    .mepc__we(exception_mepc__we),
    .mie__r__meie(exception_mie__r__meie),
    .mie__r__msie(exception_mie__r__msie),
    .mie__r__mtie(exception_mie__r__mtie),
    .mie__r__seie(exception_mie__r__seie),
    .mie__r__ssie(exception_mie__r__ssie),
    .mie__r__stie(exception_mie__r__stie),
    .mie__r__ueie(exception_mie__r__ueie),
    .mie__r__usie(exception_mie__r__usie),
    .mie__r__utie(exception_mie__r__utie),
    .mie__r__zero0(exception_mie__r__zero0),
    .mie__r__zero1(exception_mie__r__zero1),
    .mie__r__zero2(exception_mie__r__zero2),
    .mie__r__zero3(exception_mie__r__zero3),
    .mie__w__meie(exception_mie__w__meie),
    .mie__w__msie(exception_mie__w__msie),
    .mie__w__mtie(exception_mie__w__mtie),
    .mie__w__seie(exception_mie__w__seie),
    .mie__w__ssie(exception_mie__w__ssie),
    .mie__w__stie(exception_mie__w__stie),
    .mie__w__ueie(exception_mie__w__ueie),
    .mie__w__usie(exception_mie__w__usie),
    .mie__w__utie(exception_mie__w__utie),
    .mie__w__zero0(exception_mie__w__zero0),
    .mie__w__zero1(exception_mie__w__zero1),
    .mie__w__zero2(exception_mie__w__zero2),
    .mie__w__zero3(exception_mie__w__zero3),
    .mie__we(exception_mie__we),
    .mip__r__meip(exception_mip__r__meip),
    .mip__r__msip(exception_mip__r__msip),
    .mip__r__mtip(exception_mip__r__mtip),
    .mip__r__seip(exception_mip__r__seip),
    .mip__r__ssip(exception_mip__r__ssip),
    .mip__r__stip(exception_mip__r__stip),
    .mip__r__ueip(exception_mip__r__ueip),
    .mip__r__usip(exception_mip__r__usip),
    .mip__r__utip(exception_mip__r__utip),
    .mip__r__zero0(exception_mip__r__zero0),
    .mip__r__zero1(exception_mip__r__zero1),
    .mip__r__zero2(exception_mip__r__zero2),
    .mip__r__zero3(exception_mip__r__zero3),
    .mip__w__meip(exception_mip__w__meip),
    .mip__w__msip(exception_mip__w__msip),
    .mip__w__mtip(exception_mip__w__mtip),
    .mip__w__seip(exception_mip__w__seip),
    .mip__w__ssip(exception_mip__w__ssip),
    .mip__w__stip(exception_mip__w__stip),
    .mip__w__ueip(exception_mip__w__ueip),
    .mip__w__usip(exception_mip__w__usip),
    .mip__w__utip(exception_mip__w__utip),
    .mip__w__zero0(exception_mip__w__zero0),
    .mip__w__zero1(exception_mip__w__zero1),
    .mip__w__zero2(exception_mip__w__zero2),
    .mip__w__zero3(exception_mip__w__zero3),
    .mip__we(exception_mip__we),
    .misa__r__extensions(exception_misa__r__extensions),
    .misa__r__mxl(exception_misa__r__mxl),
    .misa__r__zero(exception_misa__r__zero),
    .misa__w__extensions(exception_misa__w__extensions),
    .misa__w__mxl(exception_misa__w__mxl),
    .misa__w__zero(exception_misa__w__zero),
    .misa__we(exception_misa__we),
    .mscratch__r__value(exception_mscratch__r__value),
    .mscratch__w__value(exception_mscratch__w__value),
    .mscratch__we(exception_mscratch__we),
    .mstatus__r__fs(exception_mstatus__r__fs),
    .mstatus__r__mie(exception_mstatus__r__mie),
    .mstatus__r__mpie(exception_mstatus__r__mpie),
    .mstatus__r__mpp(exception_mstatus__r__mpp),
    .mstatus__r__mprv(exception_mstatus__r__mprv),
    .mstatus__r__mxr(exception_mstatus__r__mxr),
    .mstatus__r__sd(exception_mstatus__r__sd),
    .mstatus__r__sie(exception_mstatus__r__sie),
    .mstatus__r__spie(exception_mstatus__r__spie),
    .mstatus__r__spp(exception_mstatus__r__spp),
    .mstatus__r__sum(exception_mstatus__r__sum),
    .mstatus__r__tsr(exception_mstatus__r__tsr),
    .mstatus__r__tvm(exception_mstatus__r__tvm),
    .mstatus__r__tw(exception_mstatus__r__tw),
    .mstatus__r__uie(exception_mstatus__r__uie),
    .mstatus__r__upie(exception_mstatus__r__upie),
    .mstatus__r__xs(exception_mstatus__r__xs),
    .mstatus__r__zero0(exception_mstatus__r__zero0),
    .mstatus__r__zero1(exception_mstatus__r__zero1),
    .mstatus__r__zero2(exception_mstatus__r__zero2),
    .mstatus__r__zero3(exception_mstatus__r__zero3),
    .mstatus__w__fs(exception_mstatus__w__fs),
    .mstatus__w__mie(exception_mstatus__w__mie),
    .mstatus__w__mpie(exception_mstatus__w__mpie),
    .mstatus__w__mpp(exception_mstatus__w__mpp),
    .mstatus__w__mprv(exception_mstatus__w__mprv),
    .mstatus__w__mxr(exception_mstatus__w__mxr),
    .mstatus__w__sd(exception_mstatus__w__sd),
    .mstatus__w__sie(exception_mstatus__w__sie),
    .mstatus__w__spie(exception_mstatus__w__spie),
    .mstatus__w__spp(exception_mstatus__w__spp),
    .mstatus__w__sum(exception_mstatus__w__sum),
    .mstatus__w__tsr(exception_mstatus__w__tsr),
    .mstatus__w__tvm(exception_mstatus__w__tvm),
    .mstatus__w__tw(exception_mstatus__w__tw),
    .mstatus__w__uie(exception_mstatus__w__uie),
    .mstatus__w__upie(exception_mstatus__w__upie),
    .mstatus__w__xs(exception_mstatus__w__xs),
    .mstatus__w__zero0(exception_mstatus__w__zero0),
    .mstatus__w__zero1(exception_mstatus__w__zero1),
    .mstatus__w__zero2(exception_mstatus__w__zero2),
    .mstatus__w__zero3(exception_mstatus__w__zero3),
    .mstatus__we(exception_mstatus__we),
    .mtval__r__value(exception_mtval__r__value),
    .mtval__w__value(exception_mtval__w__value),
    .mtval__we(exception_mtval__we),
    .mtvec__r__base(exception_mtvec__r__base),
    .mtvec__r__mode(exception_mtvec__r__mode),
    .mtvec__w__base(exception_mtvec__w__base),
    .mtvec__w__mode(exception_mtvec__w__mode),
    .mtvec__we(exception_mtvec__we),
    .rp__addr(csrf_rp__addr),
    .rp__data(csrf_rp__data),
    .rp__en(csrf_rp__en),
    .wp__addr(csrf_wp__addr),
    .wp__data(csrf_wp__data),
    .wp__en(csrf_wp__en)
  );
  \minerva_cpu.d  d (
    .clk(clk),
    .d_lock(d_d_lock),
    .kill(d_kill),
    .\kill$3 (\d_kill$13 ),
    .m_raise(a_m_raise),
    .payload__branch_predict_taken(a_payload__branch_predict_taken),
    .payload__branch_taken(a_payload__branch_taken),
    .payload__mret(a_payload__mret),
    .rst(rst),
    .stall(d_stall),
    .\stall$2 (\d_stall$12 ),
    .\stall$6 (\d_stall$14 ),
    .valid(d_valid),
    .\valid$1 (\d_valid$11 ),
    .\valid$4 (\a_valid$2 ),
    .\valid$5 (\a_valid$4 )
  );
  \minerva_cpu.data_sel  data_sel (
    .w_funct3(data_sel_w_funct3),
    .w_load_data(data_sel_w_load_data),
    .w_load_result(data_sel_w_load_result),
    .w_offset(data_sel_w_offset),
    .x_funct3(data_sel_x_funct3),
    .x_mask(data_sel_x_mask),
    .x_misaligned(data_sel_x_misaligned),
    .x_offset(data_sel_x_offset),
    .x_store_data(data_sel_x_store_data),
    .x_store_operand(data_sel_x_store_operand)
  );
  \minerva_cpu.decoder  decoder (
    .adder(decoder_adder),
    .adder_sub(decoder_adder_sub),
    .auipc(decoder_auipc),
    .branch(decoder_branch),
    .bypass_m(decoder_bypass_m),
    .bypass_x(decoder_bypass_x),
    .compare(decoder_compare),
    .csr(decoder_csr),
    .csr_we(decoder_csr_we),
    .direction(decoder_direction),
    .ebreak(decoder_ebreak),
    .ecall(decoder_ecall),
    .fence_i(decoder_fence_i),
    .funct3(decoder_funct3),
    .illegal(decoder_illegal),
    .immediate(decoder_immediate),
    .instruction(decoder_instruction),
    .jump(decoder_jump),
    .load(decoder_load),
    .\logic (decoder_logic),
    .lui(decoder_lui),
    .mret(decoder_mret),
    .rd(decoder_rd),
    .rd_we(decoder_rd_we),
    .rs1(decoder_rs1),
    .rs1_re(decoder_rs1_re),
    .rs2(decoder_rs2),
    .rs2_re(decoder_rs2_re),
    .sext(decoder_sext),
    .shift(decoder_shift),
    .store(decoder_store)
  );
  \minerva_cpu.exception  exception (
    .clk(clk),
    .external_interrupt(exception_external_interrupt),
    .irq_mask__r__value(exception_irq_mask__r__value),
    .irq_mask__w__value(exception_irq_mask__w__value),
    .irq_mask__we(exception_irq_mask__we),
    .irq_pending__r__value(exception_irq_pending__r__value),
    .irq_pending__w__value(exception_irq_pending__w__value),
    .irq_pending__we(exception_irq_pending__we),
    .m_branch_target(exception_m_branch_target),
    .m_ebreak(exception_m_ebreak),
    .m_ecall(exception_m_ecall),
    .m_fetch_badaddr(exception_m_fetch_badaddr),
    .m_fetch_error(exception_m_fetch_error),
    .m_fetch_misaligned(exception_m_fetch_misaligned),
    .m_illegal(exception_m_illegal),
    .m_instruction(exception_m_instruction),
    .m_load_error(exception_m_load_error),
    .m_load_misaligned(exception_m_load_misaligned),
    .m_loadstore_badaddr(exception_m_loadstore_badaddr),
    .m_mret(exception_m_mret),
    .m_pc(exception_m_pc),
    .m_raise(a_m_raise),
    .m_result(exception_m_result),
    .m_stall(exception_m_stall),
    .m_store_error(exception_m_store_error),
    .m_store_misaligned(exception_m_store_misaligned),
    .m_valid(exception_m_valid),
    .mcause__r__ecode(exception_mcause__r__ecode),
    .mcause__r__interrupt(exception_mcause__r__interrupt),
    .mcause__w__ecode(exception_mcause__w__ecode),
    .mcause__w__interrupt(exception_mcause__w__interrupt),
    .mcause__we(exception_mcause__we),
    .mepc__r__base(exception_mepc__r__base),
    .mepc__r__zero(exception_mepc__r__zero),
    .mepc__w__base(exception_mepc__w__base),
    .mepc__w__zero(exception_mepc__w__zero),
    .mepc__we(exception_mepc__we),
    .mie__r__meie(exception_mie__r__meie),
    .mie__r__msie(exception_mie__r__msie),
    .mie__r__mtie(exception_mie__r__mtie),
    .mie__r__seie(exception_mie__r__seie),
    .mie__r__ssie(exception_mie__r__ssie),
    .mie__r__stie(exception_mie__r__stie),
    .mie__r__ueie(exception_mie__r__ueie),
    .mie__r__usie(exception_mie__r__usie),
    .mie__r__utie(exception_mie__r__utie),
    .mie__r__zero0(exception_mie__r__zero0),
    .mie__r__zero1(exception_mie__r__zero1),
    .mie__r__zero2(exception_mie__r__zero2),
    .mie__r__zero3(exception_mie__r__zero3),
    .mie__w__meie(exception_mie__w__meie),
    .mie__w__msie(exception_mie__w__msie),
    .mie__w__mtie(exception_mie__w__mtie),
    .mie__w__seie(exception_mie__w__seie),
    .mie__w__ssie(exception_mie__w__ssie),
    .mie__w__stie(exception_mie__w__stie),
    .mie__w__ueie(exception_mie__w__ueie),
    .mie__w__usie(exception_mie__w__usie),
    .mie__w__utie(exception_mie__w__utie),
    .mie__w__zero0(exception_mie__w__zero0),
    .mie__w__zero1(exception_mie__w__zero1),
    .mie__w__zero2(exception_mie__w__zero2),
    .mie__w__zero3(exception_mie__w__zero3),
    .mie__we(exception_mie__we),
    .mip__r__meip(exception_mip__r__meip),
    .mip__r__msip(exception_mip__r__msip),
    .mip__r__mtip(exception_mip__r__mtip),
    .mip__r__seip(exception_mip__r__seip),
    .mip__r__ssip(exception_mip__r__ssip),
    .mip__r__stip(exception_mip__r__stip),
    .mip__r__ueip(exception_mip__r__ueip),
    .mip__r__usip(exception_mip__r__usip),
    .mip__r__utip(exception_mip__r__utip),
    .mip__r__zero0(exception_mip__r__zero0),
    .mip__r__zero1(exception_mip__r__zero1),
    .mip__r__zero2(exception_mip__r__zero2),
    .mip__r__zero3(exception_mip__r__zero3),
    .mip__w__meip(exception_mip__w__meip),
    .mip__w__msip(exception_mip__w__msip),
    .mip__w__mtip(exception_mip__w__mtip),
    .mip__w__seip(exception_mip__w__seip),
    .mip__w__ssip(exception_mip__w__ssip),
    .mip__w__stip(exception_mip__w__stip),
    .mip__w__ueip(exception_mip__w__ueip),
    .mip__w__usip(exception_mip__w__usip),
    .mip__w__utip(exception_mip__w__utip),
    .mip__w__zero0(exception_mip__w__zero0),
    .mip__w__zero1(exception_mip__w__zero1),
    .mip__w__zero2(exception_mip__w__zero2),
    .mip__w__zero3(exception_mip__w__zero3),
    .mip__we(exception_mip__we),
    .misa__r__extensions(exception_misa__r__extensions),
    .misa__r__mxl(exception_misa__r__mxl),
    .misa__r__zero(exception_misa__r__zero),
    .misa__w__extensions(exception_misa__w__extensions),
    .misa__w__mxl(exception_misa__w__mxl),
    .misa__w__zero(exception_misa__w__zero),
    .misa__we(exception_misa__we),
    .mscratch__r__value(exception_mscratch__r__value),
    .mscratch__w__value(exception_mscratch__w__value),
    .mscratch__we(exception_mscratch__we),
    .mstatus__r__fs(exception_mstatus__r__fs),
    .mstatus__r__mie(exception_mstatus__r__mie),
    .mstatus__r__mpie(exception_mstatus__r__mpie),
    .mstatus__r__mpp(exception_mstatus__r__mpp),
    .mstatus__r__mprv(exception_mstatus__r__mprv),
    .mstatus__r__mxr(exception_mstatus__r__mxr),
    .mstatus__r__sd(exception_mstatus__r__sd),
    .mstatus__r__sie(exception_mstatus__r__sie),
    .mstatus__r__spie(exception_mstatus__r__spie),
    .mstatus__r__spp(exception_mstatus__r__spp),
    .mstatus__r__sum(exception_mstatus__r__sum),
    .mstatus__r__tsr(exception_mstatus__r__tsr),
    .mstatus__r__tvm(exception_mstatus__r__tvm),
    .mstatus__r__tw(exception_mstatus__r__tw),
    .mstatus__r__uie(exception_mstatus__r__uie),
    .mstatus__r__upie(exception_mstatus__r__upie),
    .mstatus__r__xs(exception_mstatus__r__xs),
    .mstatus__r__zero0(exception_mstatus__r__zero0),
    .mstatus__r__zero1(exception_mstatus__r__zero1),
    .mstatus__r__zero2(exception_mstatus__r__zero2),
    .mstatus__r__zero3(exception_mstatus__r__zero3),
    .mstatus__w__fs(exception_mstatus__w__fs),
    .mstatus__w__mie(exception_mstatus__w__mie),
    .mstatus__w__mpie(exception_mstatus__w__mpie),
    .mstatus__w__mpp(exception_mstatus__w__mpp),
    .mstatus__w__mprv(exception_mstatus__w__mprv),
    .mstatus__w__mxr(exception_mstatus__w__mxr),
    .mstatus__w__sd(exception_mstatus__w__sd),
    .mstatus__w__sie(exception_mstatus__w__sie),
    .mstatus__w__spie(exception_mstatus__w__spie),
    .mstatus__w__spp(exception_mstatus__w__spp),
    .mstatus__w__sum(exception_mstatus__w__sum),
    .mstatus__w__tsr(exception_mstatus__w__tsr),
    .mstatus__w__tvm(exception_mstatus__w__tvm),
    .mstatus__w__tw(exception_mstatus__w__tw),
    .mstatus__w__uie(exception_mstatus__w__uie),
    .mstatus__w__upie(exception_mstatus__w__upie),
    .mstatus__w__xs(exception_mstatus__w__xs),
    .mstatus__w__zero0(exception_mstatus__w__zero0),
    .mstatus__w__zero1(exception_mstatus__w__zero1),
    .mstatus__w__zero2(exception_mstatus__w__zero2),
    .mstatus__w__zero3(exception_mstatus__w__zero3),
    .mstatus__we(exception_mstatus__we),
    .mtval__r__value(exception_mtval__r__value),
    .mtval__w__value(exception_mtval__w__value),
    .mtval__we(exception_mtval__we),
    .mtvec__r__base(exception_mtvec__r__base),
    .mtvec__r__mode(exception_mtvec__r__mode),
    .mtvec__w__base(exception_mtvec__w__base),
    .mtvec__w__mode(exception_mtvec__w__mode),
    .mtvec__we(exception_mtvec__we),
    .rst(rst),
    .software_interrupt(exception_software_interrupt),
    .timer_interrupt(exception_timer_interrupt)
  );
  \minerva_cpu.f  f (
    .clk(clk),
    .kill(f_kill),
    .\kill$3 (\f_kill$8 ),
    .m_raise(a_m_raise),
    .payload__branch_predict_taken(a_payload__branch_predict_taken),
    .payload__branch_taken(a_payload__branch_taken),
    .payload__fence_i(a_payload__fence_i),
    .payload__mret(a_payload__mret),
    .rst(rst),
    .stall(f_stall),
    .\stall$2 (\f_stall$7 ),
    .\stall$6 (\f_stall$9 ),
    .valid(f_valid),
    .\valid$1 (\f_valid$6 ),
    .\valid$4 (\a_valid$3 ),
    .\valid$5 (\a_valid$4 ),
    .\valid$7 (\f_valid$10 )
  );
  \minerva_cpu.fetch  fetch (
    .a_busy(m_a_busy),
    .a_pc(fetch_a_pc),
    .a_stall(fetch_a_stall),
    .a_valid(1'h1),
    .clk(clk),
    .f_badaddr(fetch_f_badaddr),
    .f_busy(m_f_busy),
    .f_fetch_error(fetch_f_fetch_error),
    .f_instruction(fetch_f_instruction),
    .f_stall(fetch_f_stall),
    .f_valid(fetch_f_valid),
    .ibus__ack(fetch_ibus__ack),
    .ibus__adr(fetch_ibus__adr),
    .ibus__cyc(fetch_ibus__cyc),
    .ibus__dat_r(fetch_ibus__dat_r),
    .ibus__err(fetch_ibus__err),
    .ibus__sel(fetch_ibus__sel),
    .ibus__stb(fetch_ibus__stb),
    .rst(rst)
  );
  \minerva_cpu.gprf  gprf (
    .clk(clk),
    .rp1__addr(gprf_rp1__addr),
    .rp1__data(gprf_rp1__data),
    .rp2__addr(gprf_rp2__addr),
    .rp2__data(gprf_rp2__data),
    .rst(rst),
    .wp__addr(gprf_wp__addr),
    .wp__data(gprf_wp__data),
    .wp__en(gprf_wp__en)
  );
  \minerva_cpu.loadstore  loadstore (
    .clk(clk),
    .dbus__ack(loadstore_dbus__ack),
    .dbus__adr(loadstore_dbus__adr),
    .dbus__cyc(loadstore_dbus__cyc),
    .dbus__dat_r(loadstore_dbus__dat_r),
    .dbus__dat_w(loadstore_dbus__dat_w),
    .dbus__err(loadstore_dbus__err),
    .dbus__sel(loadstore_dbus__sel),
    .dbus__stb(loadstore_dbus__stb),
    .dbus__we(loadstore_dbus__we),
    .m_badaddr(loadstore_m_badaddr),
    .m_busy(m_m_busy),
    .m_load_data(loadstore_m_load_data),
    .m_load_error(loadstore_m_load_error),
    .m_stall(loadstore_m_stall),
    .m_store_error(loadstore_m_store_error),
    .m_valid(loadstore_m_valid),
    .rst(rst),
    .x_addr(loadstore_x_addr),
    .x_busy(m_x_busy),
    .x_load(loadstore_x_load),
    .x_mask(loadstore_x_mask),
    .x_stall(loadstore_x_stall),
    .x_store(loadstore_x_store),
    .x_store_data(loadstore_x_store_data),
    .x_valid(loadstore_x_valid)
  );
  \minerva_cpu.logic  \logic  (
    .op(logic_op),
    .result(logic_result),
    .src1(logic_src1),
    .src2(logic_src2)
  );
  \minerva_cpu.m  m (
    .a_busy(m_a_busy),
    .clk(clk),
    .f_busy(m_f_busy),
    .kill(m_kill),
    .\kill$3 (\m_kill$21 ),
    .m_busy(m_m_busy),
    .payload__exception(m_payload__exception),
    .rst(rst),
    .stall(m_stall),
    .\stall$2 (\m_stall$20 ),
    .\stall$8 (\m_stall$22 ),
    .valid(m_valid),
    .\valid$1 (\m_valid$19 ),
    .\valid$4 (1'h1),
    .\valid$5 (\a_valid$3 ),
    .\valid$6 (\a_valid$4 ),
    .\valid$7 (\f_valid$10 ),
    .x_busy(m_x_busy)
  );
  \minerva_cpu.pc_sel  pc_sel (
    .a_pc(pc_sel_a_pc),
    .d_branch_predict_taken(pc_sel_d_branch_predict_taken),
    .d_branch_target(pc_sel_d_branch_target),
    .d_pc(pc_sel_d_pc),
    .d_valid(pc_sel_d_valid),
    .f_pc(pc_sel_f_pc),
    .m_branch_predict_taken(pc_sel_m_branch_predict_taken),
    .m_branch_taken(pc_sel_m_branch_taken),
    .m_branch_target(pc_sel_m_branch_target),
    .m_exception(pc_sel_m_exception),
    .m_mret(pc_sel_m_mret),
    .m_valid(pc_sel_m_valid),
    .mepc_r_base(pc_sel_mepc_r_base),
    .mtvec_r_base(pc_sel_mtvec_r_base),
    .x_fence_i(pc_sel_x_fence_i),
    .x_pc(pc_sel_x_pc),
    .x_valid(pc_sel_x_valid)
  );
  \minerva_cpu.predict  predict (
    .d_branch(predict_d_branch),
    .d_branch_taken(a_d_branch_taken),
    .d_branch_target(predict_d_branch_target),
    .d_jump(predict_d_jump),
    .d_offset(predict_d_offset),
    .d_pc(predict_d_pc),
    .d_rs1_re(predict_d_rs1_re)
  );
  \minerva_cpu.shifter  shifter (
    .clk(clk),
    .m_result(shifter_m_result),
    .rst(rst),
    .x_direction(shifter_x_direction),
    .x_sext(shifter_x_sext),
    .x_shamt(shifter_x_shamt),
    .x_src1(shifter_x_src1),
    .x_stall(shifter_x_stall)
  );
  \minerva_cpu.w  w (
    .kill(w_kill),
    .stall(w_stall),
    .valid(w_valid),
    .\valid$1 (\w_valid$23 )
  );
  \minerva_cpu.x  x (
    .clk(clk),
    .kill(x_kill),
    .\kill$3 (\x_kill$17 ),
    .rst(rst),
    .stall(x_stall),
    .\stall$2 (\x_stall$16 ),
    .\stall$5 (\x_stall$18 ),
    .valid(x_valid),
    .\valid$1 (\x_valid$15 ),
    .\valid$4 (\a_valid$3 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:376" *)
    if (\$139 ) begin
      gprf_rp1__addr = fetch_f_instruction[19:15];
    end else begin
      gprf_rp1__addr = decoder_rs1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:381" *)
    if (\$141 ) begin
      gprf_rp2__addr = fetch_f_instruction[24:20];
    end else begin
      gprf_rp2__addr = decoder_rs2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \csrf_rp__addr$next  = csrf_rp__addr;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:386" *)
    if (\$143 ) begin
      \csrf_rp__addr$next  = \$145 ;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \csrf_rp__addr$next  = 13'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:441" *)
    if (payload__compare) begin
      compare_op = \$175 ;
    end else begin
      compare_op = payload__funct3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    d_raw_rs1_x = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:551" *)
    if (\$191 ) begin
      d_raw_rs1_x = \$193 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    d_raw_rs2_x = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:551" *)
    if (\$197 ) begin
      d_raw_rs2_x = \$199 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    d_raw_rs1_m = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:557" *)
    if (\$203 ) begin
      d_raw_rs1_m = \$205 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    d_raw_rs2_m = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:557" *)
    if (\$209 ) begin
      d_raw_rs2_m = \$211 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    d_raw_rs1_w = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:563" *)
    if (\$215 ) begin
      d_raw_rs1_w = \$217 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    d_raw_rs2_w = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:563" *)
    if (\$221 ) begin
      d_raw_rs2_w = \$223 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    d_raw_csr_x = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:572" *)
    if (payload__csr_we) begin
      d_raw_csr_x = \$227 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    d_raw_csr_m = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:575" *)
    if (\payload__csr_we$114 ) begin
      d_raw_csr_m = \$231 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    d_lock_x = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:582" *)
    if (\$233 ) begin
      d_lock_x = \$243 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    d_lock_m = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:587" *)
    if (\$245 ) begin
      d_lock_m = \$255 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:606" *)
    if (payload__jump) begin
      x_result = \$264 [31:0];
    end else if (payload__logic) begin
      x_result = logic_result;
    end else if (payload__csr) begin
      x_result = payload__src2;
    end else begin
      x_result = adder_x_result;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:615" *)
    if (\payload__compare$100 ) begin
      m_result = \$266 ;
    end else if (\payload__shift$93 ) begin
      m_result = shifter_m_result;
    end else begin
      m_result = payload__result;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:625" *)
    if (\payload__load$129 ) begin
      w_result = data_sel_w_load_result;
    end else begin
      w_result = \payload__result$127 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:633" *)
    if (payload__funct3[1]) begin
      x_csr_result = logic_result;
    end else begin
      x_csr_result = \$278 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    csrf_wp__en = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:640" *)
    if (\$286 ) begin
      csrf_wp__en = \$290 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    gprf_wp__en = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:662" *)
    if (\$298 ) begin
      gprf_wp__en = \$300 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:674" *)
    if (decoder_lui) begin
      d_src1 = 32'd0;
    end else if (decoder_auipc) begin
      d_src1 = \payload__pc$25 ;
    end else if (\$304 ) begin
      d_src1 = 32'd0;
    end else if (\$306 ) begin
      d_src1 = x_result;
    end else if (\$308 ) begin
      d_src1 = m_result;
    end else if (\$310 ) begin
      d_src1 = w_result;
    end else begin
      d_src1 = gprf_rp1__data;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:689" *)
    if (decoder_csr) begin
      d_src2 = csrf_rp__data;
    end else if (\$312 ) begin
      d_src2 = decoder_immediate;
    end else if (\$314 ) begin
      d_src2 = 32'd0;
    end else if (\$316 ) begin
      d_src2 = x_result;
    end else if (\$318 ) begin
      d_src2 = m_result;
    end else if (\$320 ) begin
      d_src2 = w_result;
    end else begin
      d_src2 = gprf_rp2__data;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__pc$24$next  = \payload__pc$24 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:848" *)
    if (\$322 ) begin
      \payload__pc$24$next  = \$324 ;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__pc$24$next  = 33'h1fffffffc;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__pc$26$next  = \payload__pc$26 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:853" *)
    if (\$326 ) begin
      \payload__pc$26$next  = payload__pc[31:0];
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__pc$26$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__instruction$27$next  = \payload__instruction$27 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:853" *)
    if (\$328 ) begin
      \payload__instruction$27$next  = fetch_f_instruction;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__instruction$27$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__fetch_error$28$next  = \payload__fetch_error$28 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:853" *)
    if (\$330 ) begin
      \payload__fetch_error$28$next  = fetch_f_fetch_error;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__fetch_error$28$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__fetch_badaddr$29$next  = \payload__fetch_badaddr$29 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:853" *)
    if (\$332 ) begin
      \payload__fetch_badaddr$29$next  = fetch_f_badaddr;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__fetch_badaddr$29$next  = 30'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__pc$31$next  = \payload__pc$31 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$340 ) begin
      \payload__pc$31$next  = \payload__pc$25 ;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__pc$31$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__instruction$33$next  = \payload__instruction$33 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$342 ) begin
      \payload__instruction$33$next  = payload__instruction;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__instruction$33$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__fetch_error$35$next  = \payload__fetch_error$35 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$344 ) begin
      \payload__fetch_error$35$next  = payload__fetch_error;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__fetch_error$35$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__fetch_badaddr$37$next  = \payload__fetch_badaddr$37 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$346 ) begin
      \payload__fetch_badaddr$37$next  = payload__fetch_badaddr;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__fetch_badaddr$37$next  = 30'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__illegal$38$next  = \payload__illegal$38 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$348 ) begin
      \payload__illegal$38$next  = decoder_illegal;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__illegal$38$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__rd$39$next  = \payload__rd$39 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$350 ) begin
      \payload__rd$39$next  = decoder_rd;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__rd$39$next  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__rs1$40$next  = \payload__rs1$40 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$352 ) begin
      \payload__rs1$40$next  = decoder_rs1;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__rs1$40$next  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__rd_we$41$next  = \payload__rd_we$41 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$354 ) begin
      \payload__rd_we$41$next  = decoder_rd_we;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__rd_we$41$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__rs1_re$42$next  = \payload__rs1_re$42 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$356 ) begin
      \payload__rs1_re$42$next  = decoder_rs1_re;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__rs1_re$42$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__bypass_x$46$next  = \payload__bypass_x$46 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$358 ) begin
      \payload__bypass_x$46$next  = decoder_bypass_x;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__bypass_x$46$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__bypass_m$47$next  = \payload__bypass_m$47 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$360 ) begin
      \payload__bypass_m$47$next  = decoder_bypass_m;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__bypass_m$47$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__funct3$48$next  = \payload__funct3$48 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$362 ) begin
      \payload__funct3$48$next  = decoder_funct3;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__funct3$48$next  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__load$49$next  = \payload__load$49 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$364 ) begin
      \payload__load$49$next  = decoder_load;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__load$49$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__store$50$next  = \payload__store$50 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$366 ) begin
      \payload__store$50$next  = decoder_store;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__store$50$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__adder_sub$51$next  = \payload__adder_sub$51 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$368 ) begin
      \payload__adder_sub$51$next  = d_adder_sub;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__adder_sub$51$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__compare$59$next  = \payload__compare$59 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$370 ) begin
      \payload__compare$59$next  = decoder_compare;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__compare$59$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__logic$52$next  = \payload__logic$52 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$372 ) begin
      \payload__logic$52$next  = decoder_logic;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__logic$52$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__shift$55$next  = \payload__shift$55 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$374 ) begin
      \payload__shift$55$next  = decoder_shift;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__shift$55$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__direction$56$next  = \payload__direction$56 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$376 ) begin
      \payload__direction$56$next  = decoder_direction;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__direction$56$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__sext$57$next  = \payload__sext$57 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$378 ) begin
      \payload__sext$57$next  = decoder_sext;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__sext$57$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__jump$58$next  = \payload__jump$58 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$380 ) begin
      \payload__jump$58$next  = decoder_jump;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__jump$58$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__branch$60$next  = \payload__branch$60 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$382 ) begin
      \payload__branch$60$next  = decoder_branch;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__branch$60$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__fence_i$next  = payload__fence_i;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$384 ) begin
      \payload__fence_i$next  = decoder_fence_i;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__fence_i$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__csr$63$next  = \payload__csr$63 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$386 ) begin
      \payload__csr$63$next  = decoder_csr;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__csr$63$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__csr_adr$64$next  = \payload__csr_adr$64 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$388 ) begin
      \payload__csr_adr$64$next  = decoder_immediate[11:0];
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__csr_adr$64$next  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__csr_we$65$next  = \payload__csr_we$65 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$390 ) begin
      \payload__csr_we$65$next  = decoder_csr_we;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__csr_we$65$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__ecall$66$next  = \payload__ecall$66 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$392 ) begin
      \payload__ecall$66$next  = decoder_ecall;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__ecall$66$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__ebreak$67$next  = \payload__ebreak$67 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$394 ) begin
      \payload__ebreak$67$next  = decoder_ebreak;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__ebreak$67$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__mret$68$next  = \payload__mret$68 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$396 ) begin
      \payload__mret$68$next  = decoder_mret;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__mret$68$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__src1$43$next  = \payload__src1$43 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$398 ) begin
      \payload__src1$43$next  = d_src1;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__src1$43$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__store_operand$45$next  = \payload__store_operand$45 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$400 ) begin
      \payload__store_operand$45$next  = d_src2;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__store_operand$45$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__branch_predict_taken$62$next  = \payload__branch_predict_taken$62 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$402 ) begin
      \payload__branch_predict_taken$62$next  = a_d_branch_taken;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__branch_predict_taken$62$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__branch_target$61$next  = \payload__branch_target$61 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$404 ) begin
      \payload__branch_target$61$next  = predict_d_branch_target;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__branch_target$61$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__src2$44$next  = \payload__src2$44 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:869" *)
    if (\$406 ) begin
      (* full_case = 32'd1 *)
      (* src = "/home/nshimizu/build/minerva/minerva/core.py:906" *)
      if (decoder_store) begin
        \payload__src2$44$next  = decoder_immediate;
      end else begin
        \payload__src2$44$next  = d_src2;
      end
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__src2$44$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:929" *)
    if (\$414 ) begin
      x_branch_target = \$416 ;
    end else begin
      x_branch_target = payload__branch_target;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__pc$70$next  = \payload__pc$70 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$418 ) begin
      \payload__pc$70$next  = \payload__pc$30 ;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__pc$70$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__instruction$72$next  = \payload__instruction$72 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$420 ) begin
      \payload__instruction$72$next  = \payload__instruction$32 ;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__instruction$72$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__fetch_error$74$next  = \payload__fetch_error$74 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$422 ) begin
      \payload__fetch_error$74$next  = \payload__fetch_error$34 ;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__fetch_error$74$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__fetch_badaddr$76$next  = \payload__fetch_badaddr$76 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$424 ) begin
      \payload__fetch_badaddr$76$next  = \payload__fetch_badaddr$36 ;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__fetch_badaddr$76$next  = 30'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__illegal$78$next  = \payload__illegal$78 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$426 ) begin
      \payload__illegal$78$next  = payload__illegal;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__illegal$78$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__loadstore_misaligned$79$next  = \payload__loadstore_misaligned$79 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$428 ) begin
      \payload__loadstore_misaligned$79$next  = data_sel_x_misaligned;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__loadstore_misaligned$79$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__ecall$81$next  = \payload__ecall$81 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$430 ) begin
      \payload__ecall$81$next  = payload__ecall;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__ecall$81$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__ebreak$83$next  = \payload__ebreak$83 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$432 ) begin
      \payload__ebreak$83$next  = payload__ebreak;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__ebreak$83$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__rd$85$next  = \payload__rd$85 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$434 ) begin
      \payload__rd$85$next  = payload__rd;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__rd$85$next  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__rd_we$87$next  = \payload__rd_we$87 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$436 ) begin
      \payload__rd_we$87$next  = payload__rd_we;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__rd_we$87$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__bypass_m$89$next  = \payload__bypass_m$89 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$438 ) begin
      \payload__bypass_m$89$next  = x_bypass_m;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__bypass_m$89$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__funct3$91$next  = \payload__funct3$91 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$440 ) begin
      \payload__funct3$91$next  = payload__funct3;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__funct3$91$next  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__load$96$next  = \payload__load$96 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$442 ) begin
      \payload__load$96$next  = payload__load;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__load$96$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__store$98$next  = \payload__store$98 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$444 ) begin
      \payload__store$98$next  = payload__store;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__store$98$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__store_data$99$next  = \payload__store_data$99 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$446 ) begin
      \payload__store_data$99$next  = loadstore_x_store_data;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__store_data$99$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__compare$101$next  = \payload__compare$101 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$448 ) begin
      \payload__compare$101$next  = payload__compare;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__compare$101$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__shift$94$next  = \payload__shift$94 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$450 ) begin
      \payload__shift$94$next  = payload__shift;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__shift$94$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__mret$117$next  = \payload__mret$117 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$452 ) begin
      \payload__mret$117$next  = payload__mret;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__mret$117$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__condition_met$106$next  = \payload__condition_met$106 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$454 ) begin
      \payload__condition_met$106$next  = compare_condition_met;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__condition_met$106$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__branch_taken$next  = payload__branch_taken;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$456 ) begin
      \payload__branch_taken$next  = x_branch_taken;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__branch_taken$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__branch_target$108$next  = \payload__branch_target$108 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$458 ) begin
      \payload__branch_target$108$next  = x_branch_target;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__branch_target$108$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__branch_predict_taken$109$next  = \payload__branch_predict_taken$109 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$460 ) begin
      \payload__branch_predict_taken$109$next  = payload__branch_predict_taken;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__branch_predict_taken$109$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__csr$111$next  = \payload__csr$111 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$462 ) begin
      \payload__csr$111$next  = payload__csr;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__csr$111$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__csr_adr$113$next  = \payload__csr_adr$113 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$464 ) begin
      \payload__csr_adr$113$next  = payload__csr_adr;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__csr_adr$113$next  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__csr_we$115$next  = \payload__csr_we$115 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$466 ) begin
      \payload__csr_we$115$next  = payload__csr_we;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__csr_we$115$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__csr_result$116$next  = \payload__csr_result$116 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$468 ) begin
      \payload__csr_result$116$next  = x_csr_result;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__csr_result$116$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__result$92$next  = \payload__result$92 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:934" *)
    if (\$470 ) begin
      \payload__result$92$next  = x_result;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__result$92$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__pc$120$next  = \payload__pc$120 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
    if (\$472 ) begin
      \payload__pc$120$next  = \payload__pc$69 ;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__pc$120$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__rd$122$next  = \payload__rd$122 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
    if (\$474 ) begin
      \payload__rd$122$next  = \payload__rd$84 ;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__rd$122$next  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__load$130$next  = \payload__load$130 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
    if (\$476 ) begin
      \payload__load$130$next  = \payload__load$95 ;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__load$130$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__funct3$126$next  = \payload__funct3$126 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
    if (\$478 ) begin
      \payload__funct3$126$next  = \payload__funct3$90 ;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__funct3$126$next  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__load_data$131$next  = \payload__load_data$131 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
    if (\$480 ) begin
      \payload__load_data$131$next  = loadstore_m_load_data;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__load_data$131$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__rd_we$124$next  = \payload__rd_we$124 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
    if (\$482 ) begin
      \payload__rd_we$124$next  = \payload__rd_we$86 ;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__rd_we$124$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \payload__result$128$next  = \payload__result$128 ;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
    if (\$484 ) begin
      \payload__result$128$next  = m_result;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \payload__result$128$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \m_payload__exception$next  = m_payload__exception;
    (* src = "/home/nshimizu/build/minerva/minerva/core.py:973" *)
    if (\$486 ) begin
      \m_payload__exception$next  = a_m_raise;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \m_payload__exception$next  = 1'h0;
    end
  end
  assign \$263  = \$264 ;
  assign \payload__multiply$53  = 1'h0;
  assign \payload__divide$54  = 1'h0;
  assign \payload__multiply$103  = 1'h0;
  assign \payload__divide$105  = 1'h0;
  assign \payload__exception$118  = 1'h0;
  assign \payload__multiply$133  = 1'h0;
  assign \ibus__dat_w$135  = 32'd0;
  assign \ibus__we$136  = 1'h0;
  assign \ibus__cti$137  = 3'h0;
  assign \ibus__bte$138  = 2'h0;
  assign \dbus__cti$187  = 3'h0;
  assign \dbus__bte$188  = 2'h0;
  assign x_branch_taken = \$412 ;
  assign x_bypass_m = \$408 ;
  assign d_adder_sub = \$338 ;
  assign predict_d_rs1_re = decoder_rs1_re;
  assign predict_d_pc = \payload__pc$25 ;
  assign predict_d_offset = decoder_immediate;
  assign predict_d_jump = decoder_jump;
  assign predict_d_branch = decoder_branch;
  assign gprf_wp__data = w_result;
  assign gprf_wp__addr = \payload__rd$121 ;
  assign csrf_wp__data = payload__csr_result;
  assign csrf_wp__addr = \$292 ;
  assign d_d_lock = \$261 ;
  assign loadstore_dbus__err = dbus__err;
  assign dbus__bte = 2'h0;
  assign dbus__cti = 3'h0;
  assign dbus__we = loadstore_dbus__we;
  assign loadstore_dbus__ack = dbus__ack;
  assign dbus__stb = loadstore_dbus__stb;
  assign dbus__cyc = loadstore_dbus__cyc;
  assign dbus__sel = loadstore_dbus__sel;
  assign loadstore_dbus__dat_r = dbus__dat_r;
  assign dbus__dat_w = loadstore_dbus__dat_w;
  assign dbus__adr = loadstore_dbus__adr;
  assign loadstore_m_valid = \a_valid$4 ;
  assign loadstore_m_stall = \m_stall$22 ;
  assign loadstore_x_valid = \a_valid$3 ;
  assign loadstore_x_stall = \x_stall$18 ;
  assign loadstore_x_store_data = data_sel_x_store_data;
  assign loadstore_x_store = payload__store;
  assign loadstore_x_load = payload__load;
  assign loadstore_x_mask = data_sel_x_mask;
  assign loadstore_x_addr = adder_x_result;
  assign data_sel_w_load_data = payload__load_data;
  assign data_sel_w_funct3 = \payload__funct3$125 ;
  assign data_sel_w_offset = \payload__result$127 [1:0];
  assign data_sel_x_store_operand = payload__store_operand;
  assign data_sel_x_funct3 = payload__funct3;
  assign data_sel_x_offset = adder_x_result[1:0];
  assign exception_m_ebreak = \payload__ebreak$82 ;
  assign exception_m_valid = \a_valid$4 ;
  assign exception_m_stall = m_stall;
  assign exception_m_mret = a_payload__mret;
  assign exception_m_result = payload__result;
  assign exception_m_instruction = \payload__instruction$71 ;
  assign exception_m_pc = \payload__pc$69 ;
  assign exception_m_ecall = \payload__ecall$80 ;
  assign exception_m_illegal = \payload__illegal$77 ;
  assign exception_m_branch_target = \payload__branch_target$107 ;
  assign exception_m_loadstore_badaddr = loadstore_m_badaddr;
  assign exception_m_store_error = loadstore_m_store_error;
  assign exception_m_store_misaligned = \$185 ;
  assign exception_m_load_error = loadstore_m_load_error;
  assign exception_m_load_misaligned = \$183 ;
  assign exception_m_fetch_badaddr = \payload__fetch_badaddr$75 ;
  assign exception_m_fetch_error = \payload__fetch_error$73 ;
  assign exception_m_fetch_misaligned = \$181 ;
  assign exception_software_interrupt = software_interrupt;
  assign exception_timer_interrupt = timer_interrupt;
  assign exception_external_interrupt = external_interrupt;
  assign compare_carry = adder_x_carry;
  assign compare_overflow = adder_x_overflow;
  assign compare_negative = adder_x_result[31];
  assign compare_zero = \$177 ;
  assign shifter_x_stall = \x_stall$18 ;
  assign shifter_x_src1 = payload__src1;
  assign shifter_x_shamt = payload__src2[4:0];
  assign shifter_x_sext = payload__sext;
  assign shifter_x_direction = payload__direction;
  assign adder_x_src2 = payload__src2;
  assign adder_x_src1 = payload__src1;
  assign adder_d_stall = \d_stall$14 ;
  assign adder_d_sub = \$173 ;
  assign logic_src2 = payload__src2;
  assign logic_src1 = \$167 ;
  assign logic_op = \$151 ;
  assign csrf_rp__en = \$147 ;
  assign decoder_instruction = payload__instruction;
  assign fetch_ibus__err = ibus__err;
  assign ibus__bte = 2'h0;
  assign ibus__cti = 3'h0;
  assign ibus__we = 1'h0;
  assign fetch_ibus__ack = ibus__ack;
  assign ibus__stb = fetch_ibus__stb;
  assign ibus__cyc = fetch_ibus__cyc;
  assign ibus__sel = fetch_ibus__sel;
  assign fetch_ibus__dat_r = ibus__dat_r;
  assign ibus__dat_w = 32'd0;
  assign ibus__adr = fetch_ibus__adr;
  assign fetch_f_valid = \f_valid$10 ;
  assign fetch_f_stall = \f_stall$9 ;
  assign fetch_a_valid = \a_valid$1 ;
  assign fetch_a_stall = \a_stall$5 ;
  assign fetch_a_pc = pc_sel_a_pc;
  assign pc_sel_mepc_r_base = exception_mepc__r__base;
  assign pc_sel_mtvec_r_base = exception_mtvec__r__base;
  assign pc_sel_m_valid = \a_valid$4 ;
  assign pc_sel_m_mret = a_payload__mret;
  assign pc_sel_m_exception = a_m_raise;
  assign pc_sel_m_branch_target = \payload__branch_target$107 ;
  assign pc_sel_m_branch_taken = a_payload__branch_taken;
  assign pc_sel_m_branch_predict_taken = a_payload__branch_predict_taken;
  assign pc_sel_x_valid = \a_valid$3 ;
  assign pc_sel_x_fence_i = a_payload__fence_i;
  assign pc_sel_x_pc = \payload__pc$30 ;
  assign pc_sel_d_valid = \a_valid$2 ;
  assign pc_sel_d_branch_target = predict_d_branch_target;
  assign pc_sel_d_branch_predict_taken = a_d_branch_taken;
  assign pc_sel_d_pc = \payload__pc$25 ;
  assign pc_sel_f_pc = payload__pc[31:0];
  assign \a_valid$1  = 1'h1;
  assign \payload__exception$134  = m_payload__exception;
  assign \payload__multiply$132  = 1'h0;
  assign payload__load_data = \payload__load_data$131 ;
  assign \payload__load$129  = \payload__load$130 ;
  assign \payload__result$127  = \payload__result$128 ;
  assign \payload__funct3$125  = \payload__funct3$126 ;
  assign \payload__rd_we$123  = \payload__rd_we$124 ;
  assign \payload__rd$121  = \payload__rd$122 ;
  assign \payload__pc$119  = \payload__pc$120 ;
  assign w_kill = \m_kill$21 ;
  assign \m_stall$20  = w_stall;
  assign w_valid = \m_valid$19 ;
  assign payload__exception = 1'h0;
  assign a_payload__mret = \payload__mret$117 ;
  assign payload__csr_result = \payload__csr_result$116 ;
  assign \payload__csr_we$114  = \payload__csr_we$115 ;
  assign \payload__csr_adr$112  = \payload__csr_adr$113 ;
  assign \payload__csr$110  = \payload__csr$111 ;
  assign a_payload__branch_predict_taken = \payload__branch_predict_taken$109 ;
  assign a_payload__branch_taken = payload__branch_taken;
  assign \payload__branch_target$107  = \payload__branch_target$108 ;
  assign payload__condition_met = \payload__condition_met$106 ;
  assign \payload__divide$104  = 1'h0;
  assign \payload__multiply$102  = 1'h0;
  assign \payload__compare$100  = \payload__compare$101 ;
  assign payload__store_data = \payload__store_data$99 ;
  assign \payload__store$97  = \payload__store$98 ;
  assign \payload__load$95  = \payload__load$96 ;
  assign \payload__shift$93  = \payload__shift$94 ;
  assign payload__result = \payload__result$92 ;
  assign \payload__funct3$90  = \payload__funct3$91 ;
  assign \payload__bypass_m$88  = \payload__bypass_m$89 ;
  assign \payload__rd_we$86  = \payload__rd_we$87 ;
  assign \payload__rd$84  = \payload__rd$85 ;
  assign \payload__ebreak$82  = \payload__ebreak$83 ;
  assign \payload__ecall$80  = \payload__ecall$81 ;
  assign payload__loadstore_misaligned = \payload__loadstore_misaligned$79 ;
  assign \payload__illegal$77  = \payload__illegal$78 ;
  assign \payload__fetch_badaddr$75  = \payload__fetch_badaddr$76 ;
  assign \payload__fetch_error$73  = \payload__fetch_error$74 ;
  assign \payload__instruction$71  = \payload__instruction$72 ;
  assign \payload__pc$69  = \payload__pc$70 ;
  assign m_kill = \x_kill$17 ;
  assign \x_stall$16  = m_stall;
  assign m_valid = \x_valid$15 ;
  assign payload__mret = \payload__mret$68 ;
  assign payload__ebreak = \payload__ebreak$67 ;
  assign payload__ecall = \payload__ecall$66 ;
  assign payload__csr_we = \payload__csr_we$65 ;
  assign payload__csr_adr = \payload__csr_adr$64 ;
  assign payload__csr = \payload__csr$63 ;
  assign a_payload__fence_i = payload__fence_i;
  assign payload__branch_predict_taken = \payload__branch_predict_taken$62 ;
  assign payload__branch_target = \payload__branch_target$61 ;
  assign payload__branch = \payload__branch$60 ;
  assign payload__compare = \payload__compare$59 ;
  assign payload__jump = \payload__jump$58 ;
  assign payload__sext = \payload__sext$57 ;
  assign payload__direction = \payload__direction$56 ;
  assign payload__shift = \payload__shift$55 ;
  assign payload__divide = 1'h0;
  assign payload__multiply = 1'h0;
  assign payload__logic = \payload__logic$52 ;
  assign payload__adder_sub = \payload__adder_sub$51 ;
  assign payload__store = \payload__store$50 ;
  assign payload__load = \payload__load$49 ;
  assign payload__funct3 = \payload__funct3$48 ;
  assign payload__bypass_m = \payload__bypass_m$47 ;
  assign payload__bypass_x = \payload__bypass_x$46 ;
  assign payload__store_operand = \payload__store_operand$45 ;
  assign payload__src2 = \payload__src2$44 ;
  assign payload__src1 = \payload__src1$43 ;
  assign payload__rs1_re = \payload__rs1_re$42 ;
  assign payload__rd_we = \payload__rd_we$41 ;
  assign payload__rs1 = \payload__rs1$40 ;
  assign payload__rd = \payload__rd$39 ;
  assign payload__illegal = \payload__illegal$38 ;
  assign \payload__fetch_badaddr$36  = \payload__fetch_badaddr$37 ;
  assign \payload__fetch_error$34  = \payload__fetch_error$35 ;
  assign \payload__instruction$32  = \payload__instruction$33 ;
  assign \payload__pc$30  = \payload__pc$31 ;
  assign x_kill = \d_kill$13 ;
  assign \d_stall$12  = x_stall;
  assign x_valid = \d_valid$11 ;
  assign payload__fetch_badaddr = \payload__fetch_badaddr$29 ;
  assign payload__fetch_error = \payload__fetch_error$28 ;
  assign payload__instruction = \payload__instruction$27 ;
  assign \payload__pc$25  = \payload__pc$26 ;
  assign d_kill = \f_kill$8 ;
  assign \f_stall$7  = d_stall;
  assign d_valid = \f_valid$6 ;
  assign payload__pc = \payload__pc$24 ;
  assign f_kill = a_kill;
  assign a_stall = f_stall;
  assign f_valid = a_valid;
  assign \$149 [1:0] = \payload__funct3$48 [1:0];
  assign \$149 [2] = 1'h1;
  assign \$175  = { \payload__funct3$48 [1:0], 1'h0 };
  assign \$416  = { adder_x_result[31:1], 1'h0 };
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.a (stall, kill, payload__fence_i, payload__branch_taken, payload__branch_predict_taken, payload__mret, \valid$1 , d_branch_taken, \valid$2 , \valid$3 , m_raise, \valid$4 , \stall$5 , rst, clk, valid);
  reg \$auto$verilog_backend.cc:2352:dump_module$2  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *)
  wire \$11 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:529" *)
  wire \$13 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *)
  wire \$15 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:714" *)
  wire \$17 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *)
  wire \$19 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:716" *)
  wire \$21 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:716" *)
  wire \$23 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:716" *)
  wire \$25 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *)
  wire \$27 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *)
  wire \$29 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *)
  wire \$31 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *)
  wire \$33 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *)
  wire \$35 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:721" *)
  wire \$37 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:721" *)
  wire \$39 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *)
  wire \$41 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:100" *)
  wire \$43 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:90" *)
  wire \$6 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *)
  wire \$8 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:15" *)
  input d_branch_taken;
  wire d_branch_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  output kill;
  wire kill;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:60" *)
  wire \kill$10 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:48" *)
  input m_raise;
  wire m_raise;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input payload__branch_predict_taken;
  wire payload__branch_predict_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input payload__branch_taken;
  wire payload__branch_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input payload__fence_i;
  wire payload__fence_i;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input payload__mret;
  wire payload__mret;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input stall;
  wire stall;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:61" *)
  output \stall$5 ;
  wire \stall$5 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  output valid;
  reg valid = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  input \valid$1 ;
  wire \valid$1 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  input \valid$2 ;
  wire \valid$2 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  input \valid$3 ;
  wire \valid$3 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  input \valid$4 ;
  wire \valid$4 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \valid$next ;
  assign \$11  = \$8  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *) \kill$10 ;
  assign \$13  = payload__fence_i & (* src = "/home/nshimizu/build/minerva/minerva/core.py:529" *) \valid$3 ;
  assign \$17  = d_branch_taken & (* src = "/home/nshimizu/build/minerva/minerva/core.py:714" *) \valid$2 ;
  assign \$19  = \$15  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *) \$17 ;
  assign \$21  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:716" *) payload__branch_taken;
  assign \$23  = payload__branch_predict_taken & (* src = "/home/nshimizu/build/minerva/minerva/core.py:716" *) \$21 ;
  assign \$25  = \$23  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:716" *) \valid$4 ;
  assign \$27  = \$19  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *) \$25 ;
  assign \$29  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *) payload__branch_predict_taken;
  assign \$31  = \$29  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *) payload__branch_taken;
  assign \$33  = \$31  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *) \valid$4 ;
  assign \$35  = \$27  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *) \$33 ;
  assign \$37  = m_raise | (* src = "/home/nshimizu/build/minerva/minerva/core.py:721" *) payload__mret;
  assign \$39  = \$37  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:721" *) \valid$4 ;
  assign \$41  = \$35  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *) \$39 ;
  always @(posedge clk)
    valid <= \valid$next ;
  assign \$6  = ~ (* src = "/home/nshimizu/build/minerva/minerva/stage.py:90" *) \stall$5 ;
  assign \$8  = ~ (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *) stall;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2 ) begin end
    \valid$next  = valid;
    (* src = "/home/nshimizu/build/minerva/minerva/stage.py:90" *)
    if (\$6 ) begin
      \valid$next  = \valid$1 ;
    end else if (\$11 ) begin
      \valid$next  = 1'h0;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \valid$next  = 1'h0;
    end
  end
  assign \stall$5  = \$43 ;
  assign \kill$10  = \$41 ;
  assign kill = \kill$10 ;
  assign \$43  = stall;
  assign \$15  = \$13 ;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.adder (d_stall, x_src1, x_src2, x_result, x_overflow, x_carry, rst, clk, d_sub);
  reg \$auto$verilog_backend.cc:2352:dump_module$3  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:23" *)
  wire \$1 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:40" *)
  wire [32:0] \$11 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:41" *)
  wire \$13 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:41" *)
  wire \$15 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:41" *)
  wire \$17 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:31" *)
  wire [32:0] \$3 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:32" *)
  wire \$5 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:32" *)
  wire \$7 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:32" *)
  wire \$9 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:10" *)
  input d_stall;
  wire d_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:9" *)
  input d_sub;
  wire d_sub;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:27" *)
  wire x_add_carry;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:28" *)
  wire x_add_overflow;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:26" *)
  wire [31:0] x_add_result;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:15" *)
  output x_carry;
  reg x_carry;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:16" *)
  output x_overflow;
  reg x_overflow;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:14" *)
  output [31:0] x_result;
  reg [31:0] x_result;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:11" *)
  input [31:0] x_src1;
  wire [31:0] x_src1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:12" *)
  input [31:0] x_src2;
  wire [31:0] x_src2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:21" *)
  reg x_sub = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:21" *)
  reg \x_sub$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:36" *)
  wire x_sub_carry;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:37" *)
  wire x_sub_overflow;
  (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:35" *)
  wire [31:0] x_sub_result;
  assign \$9  = \$7  & (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:32" *) x_add_result[31];
  assign \$11  = x_src1 - (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:40" *) x_src2;
  assign \$13  = x_src1[31] != (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:41" *) x_src2[31];
  assign \$15  = x_sub_result[31] == (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:41" *) x_src2[31];
  assign \$17  = \$13  & (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:41" *) \$15 ;
  always @(posedge clk)
    x_sub <= \x_sub$next ;
  assign \$1  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:23" *) d_stall;
  assign \$3  = x_src1 + (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:31" *) x_src2;
  assign \$5  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:32" *) x_src1[31];
  assign \$7  = \$5  & (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:32" *) x_src2[31];
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$3 ) begin end
    \x_sub$next  = x_sub;
    (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:23" *)
    if (\$1 ) begin
      \x_sub$next  = d_sub;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \x_sub$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$3 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:44" *)
    if (x_sub) begin
      x_result = x_sub_result;
    end else begin
      x_result = x_add_result;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$3 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:44" *)
    if (x_sub) begin
      x_carry = x_sub_carry;
    end else begin
      x_carry = x_add_carry;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$3 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/units/adder.py:44" *)
    if (x_sub) begin
      x_overflow = x_sub_overflow;
    end else begin
      x_overflow = x_add_overflow;
    end
  end
  assign x_sub_overflow = \$17 ;
  assign { x_sub_carry, x_sub_result } = \$11 ;
  assign x_add_overflow = \$9 ;
  assign { x_add_carry, x_add_result } = \$3 ;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.compare (zero, negative, overflow, carry, condition_met, op);
  reg \$auto$verilog_backend.cc:2352:dump_module$4  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:26" *)
  wire \$1 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:32" *)
  wire \$11 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:32" *)
  wire \$13 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:34" *)
  wire \$15 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:28" *)
  wire \$3 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:28" *)
  wire \$5 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:28" *)
  wire \$7 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:30" *)
  wire \$9 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:15" *)
  input carry;
  wire carry;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:17" *)
  output condition_met;
  reg condition_met;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:13" *)
  input negative;
  wire negative;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:11" *)
  input [2:0] op;
  wire [2:0] op;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:14" *)
  input overflow;
  wire overflow;
  (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:12" *)
  input zero;
  wire zero;
  assign \$9  = negative == (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:30" *) overflow;
  assign \$11  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:32" *) zero;
  assign \$13  = \$11  & (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:32" *) carry;
  assign \$15  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:34" *) carry;
  assign \$1  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:26" *) zero;
  assign \$3  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:28" *) zero;
  assign \$5  = negative != (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:28" *) overflow;
  assign \$7  = \$3  & (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:28" *) \$5 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$4 ) begin end
    condition_met = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:22" *)
    casez (op)
      /* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:23" */
      3'h0:
          condition_met = zero;
      /* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:25" */
      3'h1:
          condition_met = \$1 ;
      /* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:27" */
      3'h4:
          condition_met = \$7 ;
      /* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:29" */
      3'h5:
          condition_met = \$9 ;
      /* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:31" */
      3'h6:
          condition_met = \$13 ;
      /* src = "/home/nshimizu/build/minerva/minerva/units/compare.py:33" */
      3'h7:
          condition_met = \$15 ;
    endcase
  end
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.csrf (mepc__r__base, rp__addr, rp__en, wp__en, wp__addr, wp__data, rp__data, mstatus__we, mstatus__r__uie, mstatus__r__sie, mstatus__r__zero0, mstatus__r__mie, mstatus__r__upie, mstatus__r__spie, mstatus__r__zero1, mstatus__r__mpie, mstatus__r__spp, mstatus__r__zero2, mstatus__r__mpp, mstatus__r__fs, mstatus__r__xs
, mstatus__r__mprv, mstatus__r__sum, mstatus__r__mxr, mstatus__r__tvm, mstatus__r__tw, mstatus__r__tsr, mstatus__r__zero3, mstatus__r__sd, mstatus__w__uie, mstatus__w__sie, mstatus__w__zero0, mstatus__w__mie, mstatus__w__upie, mstatus__w__spie, mstatus__w__zero1, mstatus__w__mpie, mstatus__w__spp, mstatus__w__zero2, mstatus__w__mpp, mstatus__w__fs, mstatus__w__xs
, mstatus__w__mprv, mstatus__w__sum, mstatus__w__mxr, mstatus__w__tvm, mstatus__w__tw, mstatus__w__tsr, mstatus__w__zero3, mstatus__w__sd, misa__we, misa__r__extensions, misa__r__zero, misa__r__mxl, misa__w__extensions, misa__w__zero, misa__w__mxl, mie__we, mie__r__usie, mie__r__ssie, mie__r__zero0, mie__r__msie, mie__r__utie
, mie__r__stie, mie__r__zero1, mie__r__mtie, mie__r__ueie, mie__r__seie, mie__r__zero2, mie__r__meie, mie__r__zero3, mie__w__usie, mie__w__ssie, mie__w__zero0, mie__w__msie, mie__w__utie, mie__w__stie, mie__w__zero1, mie__w__mtie, mie__w__ueie, mie__w__seie, mie__w__zero2, mie__w__meie, mie__w__zero3
, mtvec__we, mtvec__r__mode, mtvec__w__mode, mtvec__w__base, mscratch__we, mscratch__r__value, mscratch__w__value, mepc__we, mepc__r__zero, mepc__w__zero, mepc__w__base, mcause__we, mcause__r__ecode, mcause__r__interrupt, mcause__w__ecode, mcause__w__interrupt, mtval__we, mtval__r__value, mtval__w__value, mip__we, mip__r__usip
, mip__r__ssip, mip__r__zero0, mip__r__msip, mip__r__utip, mip__r__stip, mip__r__zero1, mip__r__mtip, mip__r__ueip, mip__r__seip, mip__r__zero2, mip__r__meip, mip__r__zero3, mip__w__usip, mip__w__ssip, mip__w__zero0, mip__w__msip, mip__w__utip, mip__w__stip, mip__w__zero1, mip__w__mtip, mip__w__ueip
, mip__w__seip, mip__w__zero2, mip__w__meip, mip__w__zero3, irq_mask__we, irq_mask__r__value, irq_mask__w__value, irq_pending__we, irq_pending__r__value, irq_pending__w__value, mtvec__r__base);
  reg \$auto$verilog_backend.cc:2352:dump_module$5  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:22" *)
  input [31:0] irq_mask__r__value;
  wire [31:0] irq_mask__r__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:22" *)
  reg irq_mask__re;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:22" *)
  output [31:0] irq_mask__w__value;
  reg [31:0] irq_mask__w__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:22" *)
  output irq_mask__we;
  reg irq_mask__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:23" *)
  input [31:0] irq_pending__r__value;
  wire [31:0] irq_pending__r__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:23" *)
  reg irq_pending__re;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:23" *)
  output [31:0] irq_pending__w__value;
  reg [31:0] irq_pending__w__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:23" *)
  output irq_pending__we;
  reg irq_pending__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  input [30:0] mcause__r__ecode;
  wire [30:0] mcause__r__ecode;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  input mcause__r__interrupt;
  wire mcause__r__interrupt;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  reg mcause__re;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  output [30:0] mcause__w__ecode;
  reg [30:0] mcause__w__ecode;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  output mcause__w__interrupt;
  reg mcause__w__interrupt;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  output mcause__we;
  reg mcause__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  input [29:0] mepc__r__base;
  wire [29:0] mepc__r__base;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  input [1:0] mepc__r__zero;
  wire [1:0] mepc__r__zero;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  reg mepc__re;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  output [29:0] mepc__w__base;
  reg [29:0] mepc__w__base;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  output [1:0] mepc__w__zero;
  reg [1:0] mepc__w__zero;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  output mepc__we;
  reg mepc__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__r__meie;
  wire mie__r__meie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__r__msie;
  wire mie__r__msie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__r__mtie;
  wire mie__r__mtie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__r__seie;
  wire mie__r__seie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__r__ssie;
  wire mie__r__ssie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__r__stie;
  wire mie__r__stie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__r__ueie;
  wire mie__r__ueie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__r__usie;
  wire mie__r__usie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__r__utie;
  wire mie__r__utie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__r__zero0;
  wire mie__r__zero0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__r__zero1;
  wire mie__r__zero1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__r__zero2;
  wire mie__r__zero2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input [19:0] mie__r__zero3;
  wire [19:0] mie__r__zero3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  reg mie__re;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__w__meie;
  reg mie__w__meie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__w__msie;
  reg mie__w__msie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__w__mtie;
  reg mie__w__mtie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__w__seie;
  reg mie__w__seie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__w__ssie;
  reg mie__w__ssie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__w__stie;
  reg mie__w__stie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__w__ueie;
  reg mie__w__ueie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__w__usie;
  reg mie__w__usie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__w__utie;
  reg mie__w__utie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__w__zero0;
  reg mie__w__zero0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__w__zero1;
  reg mie__w__zero1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__w__zero2;
  reg mie__w__zero2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output [19:0] mie__w__zero3;
  reg [19:0] mie__w__zero3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__we;
  reg mie__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__r__meip;
  wire mip__r__meip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__r__msip;
  wire mip__r__msip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__r__mtip;
  wire mip__r__mtip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__r__seip;
  wire mip__r__seip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__r__ssip;
  wire mip__r__ssip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__r__stip;
  wire mip__r__stip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__r__ueip;
  wire mip__r__ueip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__r__usip;
  wire mip__r__usip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__r__utip;
  wire mip__r__utip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__r__zero0;
  wire mip__r__zero0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__r__zero1;
  wire mip__r__zero1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__r__zero2;
  wire mip__r__zero2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input [19:0] mip__r__zero3;
  wire [19:0] mip__r__zero3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  reg mip__re;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__w__meip;
  reg mip__w__meip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__w__msip;
  reg mip__w__msip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__w__mtip;
  reg mip__w__mtip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__w__seip;
  reg mip__w__seip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__w__ssip;
  reg mip__w__ssip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__w__stip;
  reg mip__w__stip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__w__ueip;
  reg mip__w__ueip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__w__usip;
  reg mip__w__usip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__w__utip;
  reg mip__w__utip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__w__zero0;
  reg mip__w__zero0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__w__zero1;
  reg mip__w__zero1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__w__zero2;
  reg mip__w__zero2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output [19:0] mip__w__zero3;
  reg [19:0] mip__w__zero3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__we;
  reg mip__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  input [25:0] misa__r__extensions;
  wire [25:0] misa__r__extensions;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  input [1:0] misa__r__mxl;
  wire [1:0] misa__r__mxl;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  input [3:0] misa__r__zero;
  wire [3:0] misa__r__zero;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  reg misa__re;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  output [25:0] misa__w__extensions;
  reg [25:0] misa__w__extensions;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  output [1:0] misa__w__mxl;
  reg [1:0] misa__w__mxl;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  output [3:0] misa__w__zero;
  reg [3:0] misa__w__zero;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  output misa__we;
  reg misa__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:17" *)
  input [31:0] mscratch__r__value;
  wire [31:0] mscratch__r__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:17" *)
  reg mscratch__re;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:17" *)
  output [31:0] mscratch__w__value;
  reg [31:0] mscratch__w__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:17" *)
  output mscratch__we;
  reg mscratch__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input [1:0] mstatus__r__fs;
  wire [1:0] mstatus__r__fs;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__mie;
  wire mstatus__r__mie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__mpie;
  wire mstatus__r__mpie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input [1:0] mstatus__r__mpp;
  wire [1:0] mstatus__r__mpp;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__mprv;
  wire mstatus__r__mprv;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__mxr;
  wire mstatus__r__mxr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__sd;
  wire mstatus__r__sd;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__sie;
  wire mstatus__r__sie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__spie;
  wire mstatus__r__spie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__spp;
  wire mstatus__r__spp;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__sum;
  wire mstatus__r__sum;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__tsr;
  wire mstatus__r__tsr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__tvm;
  wire mstatus__r__tvm;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__tw;
  wire mstatus__r__tw;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__uie;
  wire mstatus__r__uie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__upie;
  wire mstatus__r__upie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input [1:0] mstatus__r__xs;
  wire [1:0] mstatus__r__xs;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__zero0;
  wire mstatus__r__zero0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__r__zero1;
  wire mstatus__r__zero1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input [1:0] mstatus__r__zero2;
  wire [1:0] mstatus__r__zero2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input [7:0] mstatus__r__zero3;
  wire [7:0] mstatus__r__zero3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg mstatus__re;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output [1:0] mstatus__w__fs;
  reg [1:0] mstatus__w__fs;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__mie;
  reg mstatus__w__mie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__mpie;
  reg mstatus__w__mpie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output [1:0] mstatus__w__mpp;
  reg [1:0] mstatus__w__mpp;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__mprv;
  reg mstatus__w__mprv;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__mxr;
  reg mstatus__w__mxr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__sd;
  reg mstatus__w__sd;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__sie;
  reg mstatus__w__sie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__spie;
  reg mstatus__w__spie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__spp;
  reg mstatus__w__spp;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__sum;
  reg mstatus__w__sum;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__tsr;
  reg mstatus__w__tsr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__tvm;
  reg mstatus__w__tvm;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__tw;
  reg mstatus__w__tw;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__uie;
  reg mstatus__w__uie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__upie;
  reg mstatus__w__upie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output [1:0] mstatus__w__xs;
  reg [1:0] mstatus__w__xs;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__zero0;
  reg mstatus__w__zero0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__w__zero1;
  reg mstatus__w__zero1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output [1:0] mstatus__w__zero2;
  reg [1:0] mstatus__w__zero2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output [7:0] mstatus__w__zero3;
  reg [7:0] mstatus__w__zero3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__we;
  reg mstatus__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:20" *)
  input [31:0] mtval__r__value;
  wire [31:0] mtval__r__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:20" *)
  reg mtval__re;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:20" *)
  output [31:0] mtval__w__value;
  reg [31:0] mtval__w__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:20" *)
  output mtval__we;
  reg mtval__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  input [29:0] mtvec__r__base;
  wire [29:0] mtvec__r__base;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  input [1:0] mtvec__r__mode;
  wire [1:0] mtvec__r__mode;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  reg mtvec__re;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  output [29:0] mtvec__w__base;
  reg [29:0] mtvec__w__base;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  output [1:0] mtvec__w__mode;
  reg [1:0] mtvec__w__mode;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  output mtvec__we;
  reg mtvec__we;
  (* src = "/home/nshimizu/build/minerva/minerva/csr.py:68" *)
  input [12:0] rp__addr;
  wire [12:0] rp__addr;
  (* src = "/home/nshimizu/build/minerva/minerva/csr.py:68" *)
  output [31:0] rp__data;
  reg [31:0] rp__data;
  (* src = "/home/nshimizu/build/minerva/minerva/csr.py:68" *)
  input rp__en;
  wire rp__en;
  (* src = "/home/nshimizu/build/minerva/minerva/csr.py:73" *)
  input [12:0] wp__addr;
  wire [12:0] wp__addr;
  (* src = "/home/nshimizu/build/minerva/minerva/csr.py:73" *)
  input [31:0] wp__data;
  wire [31:0] wp__data;
  (* src = "/home/nshimizu/build/minerva/minerva/csr.py:73" *)
  input wp__en;
  wire wp__en;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mstatus__re = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:81" *)
    casez (rp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0300:
          mstatus__re = rp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    rp__data = 32'd0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:81" *)
    casez (rp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0300:
          rp__data = { mstatus__r__sd, mstatus__r__zero3, mstatus__r__tsr, mstatus__r__tw, mstatus__r__tvm, mstatus__r__mxr, mstatus__r__sum, mstatus__r__mprv, mstatus__r__xs, mstatus__r__fs, mstatus__r__mpp, mstatus__r__zero2, mstatus__r__spp, mstatus__r__mpie, mstatus__r__zero1, mstatus__r__spie, mstatus__r__upie, mstatus__r__mie, mstatus__r__zero0, mstatus__r__sie, mstatus__r__uie };
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0301:
          rp__data = { misa__r__mxl, misa__r__zero, misa__r__extensions };
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0304:
          rp__data = { mie__r__zero3, mie__r__meie, mie__r__zero2, mie__r__seie, mie__r__ueie, mie__r__mtie, mie__r__zero1, mie__r__stie, mie__r__utie, mie__r__msie, mie__r__zero0, mie__r__ssie, mie__r__usie };
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0305:
          rp__data = { mtvec__r__base, mtvec__r__mode };
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0340:
          rp__data = mscratch__r__value;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0341:
          rp__data = { mepc__r__base, mepc__r__zero };
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0342:
          rp__data = { mcause__r__interrupt, mcause__r__ecode };
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0343:
          rp__data = mtval__r__value;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0344:
          rp__data = { mip__r__zero3, mip__r__meip, mip__r__zero2, mip__r__seip, mip__r__ueip, mip__r__mtip, mip__r__zero1, mip__r__stip, mip__r__utip, mip__r__msip, mip__r__zero0, mip__r__ssip, mip__r__usip };
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0330:
          rp__data = irq_mask__r__value;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0360:
          rp__data = irq_pending__r__value;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    irq_mask__re = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:81" *)
    casez (rp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0341:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0342:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0343:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0344:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0330:
          irq_mask__re = rp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    irq_pending__re = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:81" *)
    casez (rp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0341:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0342:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0343:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0344:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0330:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0360:
          irq_pending__re = rp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mstatus__we = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          mstatus__we = wp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mstatus__w__uie = 1'h0;
    mstatus__w__sie = 1'h0;
    mstatus__w__zero0 = 1'h0;
    mstatus__w__mie = 1'h0;
    mstatus__w__upie = 1'h0;
    mstatus__w__spie = 1'h0;
    mstatus__w__zero1 = 1'h0;
    mstatus__w__mpie = 1'h0;
    mstatus__w__spp = 1'h0;
    mstatus__w__zero2 = 2'h0;
    mstatus__w__mpp = 2'h0;
    mstatus__w__fs = 2'h0;
    mstatus__w__xs = 2'h0;
    mstatus__w__mprv = 1'h0;
    mstatus__w__sum = 1'h0;
    mstatus__w__mxr = 1'h0;
    mstatus__w__tvm = 1'h0;
    mstatus__w__tw = 1'h0;
    mstatus__w__tsr = 1'h0;
    mstatus__w__zero3 = 8'h00;
    mstatus__w__sd = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
        begin
          mstatus__w__uie = mstatus__r__uie;
          mstatus__w__sie = mstatus__r__sie;
          mstatus__w__zero0 = mstatus__r__zero0;
          mstatus__w__mie = wp__data[3];
          mstatus__w__upie = mstatus__r__upie;
          mstatus__w__spie = mstatus__r__spie;
          mstatus__w__zero1 = mstatus__r__zero1;
          mstatus__w__mpie = wp__data[7];
          mstatus__w__spp = mstatus__r__spp;
          mstatus__w__zero2[0] = mstatus__r__zero2[0];
          mstatus__w__zero2[1] = mstatus__r__zero2[1];
          mstatus__w__mpp[0] = wp__data[11];
          mstatus__w__mpp[1] = wp__data[12];
          mstatus__w__fs[0] = mstatus__r__fs[0];
          mstatus__w__fs[1] = mstatus__r__fs[1];
          mstatus__w__xs[0] = mstatus__r__xs[0];
          mstatus__w__xs[1] = mstatus__r__xs[1];
          mstatus__w__mprv = mstatus__r__mprv;
          mstatus__w__sum = mstatus__r__sum;
          mstatus__w__mxr = mstatus__r__mxr;
          mstatus__w__tvm = mstatus__r__tvm;
          mstatus__w__tw = mstatus__r__tw;
          mstatus__w__tsr = mstatus__r__tsr;
          mstatus__w__zero3[0] = mstatus__r__zero3[0];
          mstatus__w__zero3[1] = mstatus__r__zero3[1];
          mstatus__w__zero3[2] = mstatus__r__zero3[2];
          mstatus__w__zero3[3] = mstatus__r__zero3[3];
          mstatus__w__zero3[4] = mstatus__r__zero3[4];
          mstatus__w__zero3[5] = mstatus__r__zero3[5];
          mstatus__w__zero3[6] = mstatus__r__zero3[6];
          mstatus__w__zero3[7] = mstatus__r__zero3[7];
          mstatus__w__sd = mstatus__r__sd;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    misa__re = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:81" *)
    casez (rp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0301:
          misa__re = rp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mie__re = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:81" *)
    casez (rp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0304:
          mie__re = rp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    misa__we = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          misa__we = wp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    misa__w__extensions = 26'h0000000;
    misa__w__zero = 4'h0;
    misa__w__mxl = 2'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
        begin
          misa__w__extensions[0] = wp__data[0];
          misa__w__extensions[1] = wp__data[1];
          misa__w__extensions[2] = wp__data[2];
          misa__w__extensions[3] = wp__data[3];
          misa__w__extensions[4] = wp__data[4];
          misa__w__extensions[5] = wp__data[5];
          misa__w__extensions[6] = wp__data[6];
          misa__w__extensions[7] = wp__data[7];
          misa__w__extensions[8] = wp__data[8];
          misa__w__extensions[9] = wp__data[9];
          misa__w__extensions[10] = wp__data[10];
          misa__w__extensions[11] = wp__data[11];
          misa__w__extensions[12] = wp__data[12];
          misa__w__extensions[13] = wp__data[13];
          misa__w__extensions[14] = wp__data[14];
          misa__w__extensions[15] = wp__data[15];
          misa__w__extensions[16] = wp__data[16];
          misa__w__extensions[17] = wp__data[17];
          misa__w__extensions[18] = wp__data[18];
          misa__w__extensions[19] = wp__data[19];
          misa__w__extensions[20] = wp__data[20];
          misa__w__extensions[21] = wp__data[21];
          misa__w__extensions[22] = wp__data[22];
          misa__w__extensions[23] = wp__data[23];
          misa__w__extensions[24] = wp__data[24];
          misa__w__extensions[25] = wp__data[25];
          misa__w__zero[0] = misa__r__zero[0];
          misa__w__zero[1] = misa__r__zero[1];
          misa__w__zero[2] = misa__r__zero[2];
          misa__w__zero[3] = misa__r__zero[3];
          misa__w__mxl[0] = wp__data[30];
          misa__w__mxl[1] = wp__data[31];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mie__we = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          mie__we = wp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mie__w__usie = 1'h0;
    mie__w__ssie = 1'h0;
    mie__w__zero0 = 1'h0;
    mie__w__msie = 1'h0;
    mie__w__utie = 1'h0;
    mie__w__stie = 1'h0;
    mie__w__zero1 = 1'h0;
    mie__w__mtie = 1'h0;
    mie__w__ueie = 1'h0;
    mie__w__seie = 1'h0;
    mie__w__zero2 = 1'h0;
    mie__w__meie = 1'h0;
    mie__w__zero3 = 20'h00000;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
        begin
          mie__w__usie = mie__r__usie;
          mie__w__ssie = mie__r__ssie;
          mie__w__zero0 = mie__r__zero0;
          mie__w__msie = wp__data[3];
          mie__w__utie = mie__r__utie;
          mie__w__stie = mie__r__stie;
          mie__w__zero1 = mie__r__zero1;
          mie__w__mtie = wp__data[7];
          mie__w__ueie = mie__r__ueie;
          mie__w__seie = mie__r__seie;
          mie__w__zero2 = mie__r__zero2;
          mie__w__meie = wp__data[11];
          mie__w__zero3[0] = mie__r__zero3[0];
          mie__w__zero3[1] = mie__r__zero3[1];
          mie__w__zero3[2] = mie__r__zero3[2];
          mie__w__zero3[3] = mie__r__zero3[3];
          mie__w__zero3[4] = mie__r__zero3[4];
          mie__w__zero3[5] = mie__r__zero3[5];
          mie__w__zero3[6] = mie__r__zero3[6];
          mie__w__zero3[7] = mie__r__zero3[7];
          mie__w__zero3[8] = mie__r__zero3[8];
          mie__w__zero3[9] = mie__r__zero3[9];
          mie__w__zero3[10] = mie__r__zero3[10];
          mie__w__zero3[11] = mie__r__zero3[11];
          mie__w__zero3[12] = mie__r__zero3[12];
          mie__w__zero3[13] = mie__r__zero3[13];
          mie__w__zero3[14] = mie__r__zero3[14];
          mie__w__zero3[15] = mie__r__zero3[15];
          mie__w__zero3[16] = mie__r__zero3[16];
          mie__w__zero3[17] = mie__r__zero3[17];
          mie__w__zero3[18] = mie__r__zero3[18];
          mie__w__zero3[19] = mie__r__zero3[19];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mtvec__re = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:81" *)
    casez (rp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0305:
          mtvec__re = rp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mscratch__re = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:81" *)
    casez (rp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0340:
          mscratch__re = rp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mtvec__we = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
          mtvec__we = wp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mtvec__w__mode = 2'h0;
    mtvec__w__base = 30'h00000000;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
        begin
          mtvec__w__mode[0] = wp__data[0];
          mtvec__w__mode[1] = wp__data[1];
          mtvec__w__base[0] = wp__data[2];
          mtvec__w__base[1] = wp__data[3];
          mtvec__w__base[2] = wp__data[4];
          mtvec__w__base[3] = wp__data[5];
          mtvec__w__base[4] = wp__data[6];
          mtvec__w__base[5] = wp__data[7];
          mtvec__w__base[6] = wp__data[8];
          mtvec__w__base[7] = wp__data[9];
          mtvec__w__base[8] = wp__data[10];
          mtvec__w__base[9] = wp__data[11];
          mtvec__w__base[10] = wp__data[12];
          mtvec__w__base[11] = wp__data[13];
          mtvec__w__base[12] = wp__data[14];
          mtvec__w__base[13] = wp__data[15];
          mtvec__w__base[14] = wp__data[16];
          mtvec__w__base[15] = wp__data[17];
          mtvec__w__base[16] = wp__data[18];
          mtvec__w__base[17] = wp__data[19];
          mtvec__w__base[18] = wp__data[20];
          mtvec__w__base[19] = wp__data[21];
          mtvec__w__base[20] = wp__data[22];
          mtvec__w__base[21] = wp__data[23];
          mtvec__w__base[22] = wp__data[24];
          mtvec__w__base[23] = wp__data[25];
          mtvec__w__base[24] = wp__data[26];
          mtvec__w__base[25] = wp__data[27];
          mtvec__w__base[26] = wp__data[28];
          mtvec__w__base[27] = wp__data[29];
          mtvec__w__base[28] = wp__data[30];
          mtvec__w__base[29] = wp__data[31];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mscratch__we = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0340:
          mscratch__we = wp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mscratch__w__value = 32'd0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0340:
        begin
          mscratch__w__value[0] = wp__data[0];
          mscratch__w__value[1] = wp__data[1];
          mscratch__w__value[2] = wp__data[2];
          mscratch__w__value[3] = wp__data[3];
          mscratch__w__value[4] = wp__data[4];
          mscratch__w__value[5] = wp__data[5];
          mscratch__w__value[6] = wp__data[6];
          mscratch__w__value[7] = wp__data[7];
          mscratch__w__value[8] = wp__data[8];
          mscratch__w__value[9] = wp__data[9];
          mscratch__w__value[10] = wp__data[10];
          mscratch__w__value[11] = wp__data[11];
          mscratch__w__value[12] = wp__data[12];
          mscratch__w__value[13] = wp__data[13];
          mscratch__w__value[14] = wp__data[14];
          mscratch__w__value[15] = wp__data[15];
          mscratch__w__value[16] = wp__data[16];
          mscratch__w__value[17] = wp__data[17];
          mscratch__w__value[18] = wp__data[18];
          mscratch__w__value[19] = wp__data[19];
          mscratch__w__value[20] = wp__data[20];
          mscratch__w__value[21] = wp__data[21];
          mscratch__w__value[22] = wp__data[22];
          mscratch__w__value[23] = wp__data[23];
          mscratch__w__value[24] = wp__data[24];
          mscratch__w__value[25] = wp__data[25];
          mscratch__w__value[26] = wp__data[26];
          mscratch__w__value[27] = wp__data[27];
          mscratch__w__value[28] = wp__data[28];
          mscratch__w__value[29] = wp__data[29];
          mscratch__w__value[30] = wp__data[30];
          mscratch__w__value[31] = wp__data[31];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mepc__we = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0341:
          mepc__we = wp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mepc__w__zero = 2'h0;
    mepc__w__base = 30'h00000000;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0341:
        begin
          mepc__w__zero[0] = mepc__r__zero[0];
          mepc__w__zero[1] = mepc__r__zero[1];
          mepc__w__base[0] = wp__data[2];
          mepc__w__base[1] = wp__data[3];
          mepc__w__base[2] = wp__data[4];
          mepc__w__base[3] = wp__data[5];
          mepc__w__base[4] = wp__data[6];
          mepc__w__base[5] = wp__data[7];
          mepc__w__base[6] = wp__data[8];
          mepc__w__base[7] = wp__data[9];
          mepc__w__base[8] = wp__data[10];
          mepc__w__base[9] = wp__data[11];
          mepc__w__base[10] = wp__data[12];
          mepc__w__base[11] = wp__data[13];
          mepc__w__base[12] = wp__data[14];
          mepc__w__base[13] = wp__data[15];
          mepc__w__base[14] = wp__data[16];
          mepc__w__base[15] = wp__data[17];
          mepc__w__base[16] = wp__data[18];
          mepc__w__base[17] = wp__data[19];
          mepc__w__base[18] = wp__data[20];
          mepc__w__base[19] = wp__data[21];
          mepc__w__base[20] = wp__data[22];
          mepc__w__base[21] = wp__data[23];
          mepc__w__base[22] = wp__data[24];
          mepc__w__base[23] = wp__data[25];
          mepc__w__base[24] = wp__data[26];
          mepc__w__base[25] = wp__data[27];
          mepc__w__base[26] = wp__data[28];
          mepc__w__base[27] = wp__data[29];
          mepc__w__base[28] = wp__data[30];
          mepc__w__base[29] = wp__data[31];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mepc__re = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:81" *)
    casez (rp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0341:
          mepc__re = rp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mcause__we = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0341:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0342:
          mcause__we = wp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mcause__w__ecode = 31'h00000000;
    mcause__w__interrupt = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0341:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0342:
        begin
          mcause__w__ecode[0] = wp__data[0];
          mcause__w__ecode[1] = wp__data[1];
          mcause__w__ecode[2] = wp__data[2];
          mcause__w__ecode[3] = wp__data[3];
          mcause__w__ecode[4] = wp__data[4];
          mcause__w__ecode[5] = wp__data[5];
          mcause__w__ecode[6] = wp__data[6];
          mcause__w__ecode[7] = wp__data[7];
          mcause__w__ecode[8] = wp__data[8];
          mcause__w__ecode[9] = wp__data[9];
          mcause__w__ecode[10] = wp__data[10];
          mcause__w__ecode[11] = wp__data[11];
          mcause__w__ecode[12] = wp__data[12];
          mcause__w__ecode[13] = wp__data[13];
          mcause__w__ecode[14] = wp__data[14];
          mcause__w__ecode[15] = wp__data[15];
          mcause__w__ecode[16] = wp__data[16];
          mcause__w__ecode[17] = wp__data[17];
          mcause__w__ecode[18] = wp__data[18];
          mcause__w__ecode[19] = wp__data[19];
          mcause__w__ecode[20] = wp__data[20];
          mcause__w__ecode[21] = wp__data[21];
          mcause__w__ecode[22] = wp__data[22];
          mcause__w__ecode[23] = wp__data[23];
          mcause__w__ecode[24] = wp__data[24];
          mcause__w__ecode[25] = wp__data[25];
          mcause__w__ecode[26] = wp__data[26];
          mcause__w__ecode[27] = wp__data[27];
          mcause__w__ecode[28] = wp__data[28];
          mcause__w__ecode[29] = wp__data[29];
          mcause__w__ecode[30] = wp__data[30];
          mcause__w__interrupt = wp__data[31];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mtval__we = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0341:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0342:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0343:
          mtval__we = wp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mtval__w__value = 32'd0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0341:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0342:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0343:
        begin
          mtval__w__value[0] = wp__data[0];
          mtval__w__value[1] = wp__data[1];
          mtval__w__value[2] = wp__data[2];
          mtval__w__value[3] = wp__data[3];
          mtval__w__value[4] = wp__data[4];
          mtval__w__value[5] = wp__data[5];
          mtval__w__value[6] = wp__data[6];
          mtval__w__value[7] = wp__data[7];
          mtval__w__value[8] = wp__data[8];
          mtval__w__value[9] = wp__data[9];
          mtval__w__value[10] = wp__data[10];
          mtval__w__value[11] = wp__data[11];
          mtval__w__value[12] = wp__data[12];
          mtval__w__value[13] = wp__data[13];
          mtval__w__value[14] = wp__data[14];
          mtval__w__value[15] = wp__data[15];
          mtval__w__value[16] = wp__data[16];
          mtval__w__value[17] = wp__data[17];
          mtval__w__value[18] = wp__data[18];
          mtval__w__value[19] = wp__data[19];
          mtval__w__value[20] = wp__data[20];
          mtval__w__value[21] = wp__data[21];
          mtval__w__value[22] = wp__data[22];
          mtval__w__value[23] = wp__data[23];
          mtval__w__value[24] = wp__data[24];
          mtval__w__value[25] = wp__data[25];
          mtval__w__value[26] = wp__data[26];
          mtval__w__value[27] = wp__data[27];
          mtval__w__value[28] = wp__data[28];
          mtval__w__value[29] = wp__data[29];
          mtval__w__value[30] = wp__data[30];
          mtval__w__value[31] = wp__data[31];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mip__we = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0341:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0342:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0343:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0344:
          mip__we = wp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mip__w__usip = 1'h0;
    mip__w__ssip = 1'h0;
    mip__w__zero0 = 1'h0;
    mip__w__msip = 1'h0;
    mip__w__utip = 1'h0;
    mip__w__stip = 1'h0;
    mip__w__zero1 = 1'h0;
    mip__w__mtip = 1'h0;
    mip__w__ueip = 1'h0;
    mip__w__seip = 1'h0;
    mip__w__zero2 = 1'h0;
    mip__w__meip = 1'h0;
    mip__w__zero3 = 20'h00000;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0341:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0342:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0343:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0344:
        begin
          mip__w__usip = mip__r__usip;
          mip__w__ssip = mip__r__ssip;
          mip__w__zero0 = mip__r__zero0;
          mip__w__msip = wp__data[3];
          mip__w__utip = mip__r__utip;
          mip__w__stip = mip__r__stip;
          mip__w__zero1 = mip__r__zero1;
          mip__w__mtip = wp__data[7];
          mip__w__ueip = mip__r__ueip;
          mip__w__seip = mip__r__seip;
          mip__w__zero2 = mip__r__zero2;
          mip__w__meip = wp__data[11];
          mip__w__zero3[0] = mip__r__zero3[0];
          mip__w__zero3[1] = mip__r__zero3[1];
          mip__w__zero3[2] = mip__r__zero3[2];
          mip__w__zero3[3] = mip__r__zero3[3];
          mip__w__zero3[4] = mip__r__zero3[4];
          mip__w__zero3[5] = mip__r__zero3[5];
          mip__w__zero3[6] = mip__r__zero3[6];
          mip__w__zero3[7] = mip__r__zero3[7];
          mip__w__zero3[8] = mip__r__zero3[8];
          mip__w__zero3[9] = mip__r__zero3[9];
          mip__w__zero3[10] = mip__r__zero3[10];
          mip__w__zero3[11] = mip__r__zero3[11];
          mip__w__zero3[12] = mip__r__zero3[12];
          mip__w__zero3[13] = mip__r__zero3[13];
          mip__w__zero3[14] = mip__r__zero3[14];
          mip__w__zero3[15] = mip__r__zero3[15];
          mip__w__zero3[16] = mip__r__zero3[16];
          mip__w__zero3[17] = mip__r__zero3[17];
          mip__w__zero3[18] = mip__r__zero3[18];
          mip__w__zero3[19] = mip__r__zero3[19];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mcause__re = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:81" *)
    casez (rp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0341:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0342:
          mcause__re = rp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    irq_mask__we = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0341:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0342:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0343:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0344:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0330:
          irq_mask__we = wp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mtval__re = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:81" *)
    casez (rp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0341:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0342:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0343:
          mtval__re = rp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    irq_mask__w__value = 32'd0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0341:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0342:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0343:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0344:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0330:
        begin
          irq_mask__w__value[0] = wp__data[0];
          irq_mask__w__value[1] = wp__data[1];
          irq_mask__w__value[2] = wp__data[2];
          irq_mask__w__value[3] = wp__data[3];
          irq_mask__w__value[4] = wp__data[4];
          irq_mask__w__value[5] = wp__data[5];
          irq_mask__w__value[6] = wp__data[6];
          irq_mask__w__value[7] = wp__data[7];
          irq_mask__w__value[8] = wp__data[8];
          irq_mask__w__value[9] = wp__data[9];
          irq_mask__w__value[10] = wp__data[10];
          irq_mask__w__value[11] = wp__data[11];
          irq_mask__w__value[12] = wp__data[12];
          irq_mask__w__value[13] = wp__data[13];
          irq_mask__w__value[14] = wp__data[14];
          irq_mask__w__value[15] = wp__data[15];
          irq_mask__w__value[16] = wp__data[16];
          irq_mask__w__value[17] = wp__data[17];
          irq_mask__w__value[18] = wp__data[18];
          irq_mask__w__value[19] = wp__data[19];
          irq_mask__w__value[20] = wp__data[20];
          irq_mask__w__value[21] = wp__data[21];
          irq_mask__w__value[22] = wp__data[22];
          irq_mask__w__value[23] = wp__data[23];
          irq_mask__w__value[24] = wp__data[24];
          irq_mask__w__value[25] = wp__data[25];
          irq_mask__w__value[26] = wp__data[26];
          irq_mask__w__value[27] = wp__data[27];
          irq_mask__w__value[28] = wp__data[28];
          irq_mask__w__value[29] = wp__data[29];
          irq_mask__w__value[30] = wp__data[30];
          irq_mask__w__value[31] = wp__data[31];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    irq_pending__we = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0341:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0342:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0343:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0344:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0330:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0360:
          irq_pending__we = wp__en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    irq_pending__w__value = 32'd0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:90" *)
    casez (wp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0341:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0342:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0343:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0344:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0330:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:92" */
      13'h0360:
        begin
          irq_pending__w__value[0] = wp__data[0];
          irq_pending__w__value[1] = wp__data[1];
          irq_pending__w__value[2] = wp__data[2];
          irq_pending__w__value[3] = wp__data[3];
          irq_pending__w__value[4] = wp__data[4];
          irq_pending__w__value[5] = wp__data[5];
          irq_pending__w__value[6] = wp__data[6];
          irq_pending__w__value[7] = wp__data[7];
          irq_pending__w__value[8] = wp__data[8];
          irq_pending__w__value[9] = wp__data[9];
          irq_pending__w__value[10] = wp__data[10];
          irq_pending__w__value[11] = wp__data[11];
          irq_pending__w__value[12] = wp__data[12];
          irq_pending__w__value[13] = wp__data[13];
          irq_pending__w__value[14] = wp__data[14];
          irq_pending__w__value[15] = wp__data[15];
          irq_pending__w__value[16] = wp__data[16];
          irq_pending__w__value[17] = wp__data[17];
          irq_pending__w__value[18] = wp__data[18];
          irq_pending__w__value[19] = wp__data[19];
          irq_pending__w__value[20] = wp__data[20];
          irq_pending__w__value[21] = wp__data[21];
          irq_pending__w__value[22] = wp__data[22];
          irq_pending__w__value[23] = wp__data[23];
          irq_pending__w__value[24] = wp__data[24];
          irq_pending__w__value[25] = wp__data[25];
          irq_pending__w__value[26] = wp__data[26];
          irq_pending__w__value[27] = wp__data[27];
          irq_pending__w__value[28] = wp__data[28];
          irq_pending__w__value[29] = wp__data[29];
          irq_pending__w__value[30] = wp__data[30];
          irq_pending__w__value[31] = wp__data[31];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    mip__re = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/csr.py:81" *)
    casez (rp__addr)
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0300:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0301:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0304:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0305:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0340:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0341:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0342:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0343:
          /* empty */;
      /* src = "/home/nshimizu/build/minerva/minerva/csr.py:83" */
      13'h0344:
          mip__re = rp__en;
    endcase
  end
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.d (stall, kill, \valid$1 , \stall$2 , \kill$3 , payload__branch_taken, payload__branch_predict_taken, payload__mret, \valid$4 , m_raise, \valid$5 , \stall$6 , d_lock, rst, clk, valid);
  reg \$auto$verilog_backend.cc:2352:dump_module$6  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:90" *)
  wire \$11 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *)
  wire \$13 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *)
  wire \$16 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *)
  wire \$18 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *)
  wire \$20 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *)
  wire \$22 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *)
  wire \$24 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:721" *)
  wire \$26 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:721" *)
  wire \$28 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *)
  wire \$30 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:597" *)
  wire \$32 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:100" *)
  wire \$34 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:100" *)
  wire \$36 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *)
  wire \$7 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *)
  wire \$9 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:580" *)
  input d_lock;
  wire d_lock;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input kill;
  wire kill;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:60" *)
  wire \kill$15 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  output \kill$3 ;
  wire \kill$3 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:48" *)
  input m_raise;
  wire m_raise;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input payload__branch_predict_taken;
  wire payload__branch_predict_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input payload__branch_taken;
  wire payload__branch_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input payload__mret;
  wire payload__mret;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  output stall;
  wire stall;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input \stall$2 ;
  wire \stall$2 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:61" *)
  output \stall$6 ;
  wire \stall$6 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input valid;
  wire valid;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  output \valid$1 ;
  reg \valid$1  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \valid$1$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  output \valid$4 ;
  wire \valid$4 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  input \valid$5 ;
  wire \valid$5 ;
  assign \$9  = valid & (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *) \$7 ;
  assign \$11  = ~ (* src = "/home/nshimizu/build/minerva/minerva/stage.py:90" *) \stall$6 ;
  assign \$13  = ~ (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *) \stall$2 ;
  assign \$16  = \$13  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *) \kill$15 ;
  assign \$18  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *) payload__branch_predict_taken;
  assign \$20  = \$18  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *) payload__branch_taken;
  assign \$22  = \$20  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *) \valid$5 ;
  assign \$26  = m_raise | (* src = "/home/nshimizu/build/minerva/minerva/core.py:721" *) payload__mret;
  assign \$28  = \$26  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:721" *) \valid$5 ;
  assign \$30  = \$24  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *) \$28 ;
  assign \$32  = d_lock & (* src = "/home/nshimizu/build/minerva/minerva/core.py:597" *) \valid$4 ;
  assign \$36  = \$34  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:100" *) \stall$2 ;
  always @(posedge clk)
    \valid$1  <= \valid$1$next ;
  assign \$7  = ~ (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *) kill;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$6 ) begin end
    \valid$1$next  = \valid$1 ;
    (* src = "/home/nshimizu/build/minerva/minerva/stage.py:90" *)
    if (\$11 ) begin
      \valid$1$next  = \valid$4 ;
    end else if (\$16 ) begin
      \valid$1$next  = 1'h0;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \valid$1$next  = 1'h0;
    end
  end
  assign \stall$6  = \$36 ;
  assign \kill$15  = \$30 ;
  assign \kill$3  = \kill$15 ;
  assign stall = \stall$6 ;
  assign \valid$4  = \$9 ;
  assign \$34  = \$32 ;
  assign \$24  = \$22 ;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.data_sel (x_funct3, x_store_operand, w_offset, w_funct3, w_load_data, x_mask, x_store_data, w_load_result, x_misaligned, x_offset);
  reg \$auto$verilog_backend.cc:2352:dump_module$7  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:34" *)
  wire \$1 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:46" *)
  wire [70:0] \$11 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:48" *)
  wire [78:0] \$13 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:48" *)
  wire [5:0] \$14 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:48" *)
  wire [78:0] \$16 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:56" *)
  wire [7:0] \$18 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/back/rtlil.py:619" *)
  wire [5:0] \$19 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:57" *)
  wire [15:0] \$22 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/back/rtlil.py:619" *)
  wire [5:0] \$23 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:52" *)
  wire [31:0] \$26 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:64" *)
  wire [31:0] \$28 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:38" *)
  wire [3:0] \$3 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:53" *)
  wire [31:0] \$30 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:68" *)
  wire [31:0] \$32 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:40" *)
  wire [4:0] \$5 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:40" *)
  wire [4:0] \$6 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:46" *)
  wire [70:0] \$8 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:46" *)
  wire [5:0] \$9 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:52" *)
  wire [7:0] w_byte;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:19" *)
  input [2:0] w_funct3;
  wire [2:0] w_funct3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:53" *)
  wire [15:0] w_half;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:20" *)
  input [31:0] w_load_data;
  wire [31:0] w_load_data;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:25" *)
  output [31:0] w_load_result;
  reg [31:0] w_load_result;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:18" *)
  input [1:0] w_offset;
  wire [1:0] w_offset;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:16" *)
  input [2:0] x_funct3;
  wire [2:0] x_funct3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:23" *)
  output [3:0] x_mask;
  reg [3:0] x_mask;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:22" *)
  output x_misaligned;
  reg x_misaligned;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:15" *)
  input [1:0] x_offset;
  wire [1:0] x_offset;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:24" *)
  output [31:0] x_store_data;
  reg [31:0] x_store_data;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:17" *)
  input [31:0] x_store_operand;
  wire [31:0] x_store_operand;
  assign \$9  = x_offset * (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:46" *) 4'h8;
  assign \$11  = x_store_operand[7:0] <<< (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:46" *) \$9 ;
  assign \$14  = x_offset[1] * (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:48" *) 5'h10;
  assign \$16  = x_store_operand[15:0] <<< (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:48" *) \$14 ;
  assign \$1  = | (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:34" *) x_offset;
  assign \$19  = w_offset * (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/back/rtlil.py:619" *) 4'h8;
  assign \$18  = w_load_data >> \$19 ;
  assign \$23  = w_offset[1] * (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/back/rtlil.py:619" *) 5'h10;
  assign \$22  = w_load_data >> \$23 ;
  assign \$26  = + (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:52" *) $signed(w_byte);
  assign \$28  = + (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:64" *) { 1'h0, w_byte };
  assign \$30  = + (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:53" *) $signed(w_half);
  assign \$32  = + (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:68" *) { 1'h0, w_half };
  assign \$3  = 1'h1 <<< (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:38" *) x_offset;
  assign \$6  = 2'h3 <<< (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:40" *) x_offset;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    x_misaligned = 1'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:30" *)
    casez (x_funct3)
      /* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:31" */
      3'h1, 3'h5:
          x_misaligned = x_offset[0];
      /* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:33" */
      3'h2:
          x_misaligned = \$1 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    x_mask = 4'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:36" *)
    casez (x_funct3)
      /* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:37" */
      3'h0, 3'h4:
          x_mask = \$3 ;
      /* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:39" */
      3'h1, 3'h5:
          x_mask = \$6 [3:0];
      /* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:41" */
      3'h2:
          x_mask = 4'hf;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    x_store_data = 32'd0;
    (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:44" *)
    casez (x_funct3)
      /* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:45" */
      3'h0:
          x_store_data = \$11 [31:0];
      /* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:47" */
      3'h1:
          x_store_data = \$16 [31:0];
      /* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:49" */
      3'h2:
          x_store_data = x_store_operand;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    w_load_result = 32'd0;
    (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:60" *)
    casez (w_funct3)
      /* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:61" */
      3'h0:
          w_load_result = \$26 ;
      /* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:63" */
      3'h4:
          w_load_result = \$28 ;
      /* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:65" */
      3'h1:
          w_load_result = \$30 ;
      /* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:67" */
      3'h5:
          w_load_result = \$32 ;
      /* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:69" */
      3'h2:
          w_load_result = w_load_data;
    endcase
  end
  assign \$5  = \$6 ;
  assign \$8  = \$11 ;
  assign \$13  = \$16 ;
  assign w_half = \$22 ;
  assign w_byte = \$18 ;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.decoder (rs1, rs2, csr, adder, adder_sub, compare, branch, immediate, rs1_re, rs2_re, lui, auipc, jump, illegal, rd, rd_we, bypass_x, bypass_m, funct3, load, store
, \logic , shift, direction, sext, fence_i, csr_we, ecall, ebreak, mret, instruction);
  reg \$auto$verilog_backend.cc:2352:dump_module$8  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$101 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$103 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$105 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$107 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$109 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:74" *)
  wire [31:0] \$11 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$111 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$113 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$115 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$117 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$119 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$121 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$123 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$125 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$127 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$129 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:133" *)
  wire \$13 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$131 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$133 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$135 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$137 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$139 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$141 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$143 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$145 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$147 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$149 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:133" *)
  wire \$15 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$151 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$153 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$155 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$157 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$159 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$161 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$163 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$165 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$167 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$169 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:133" *)
  wire \$17 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$171 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$173 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$175 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$177 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$179 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$181 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$183 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$185 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *)
  wire \$187 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$189 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:133" *)
  wire \$19 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$191 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$193 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$195 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$197 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$199 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:70" *)
  wire [31:0] \$2 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *)
  wire \$201 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$203 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$205 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$207 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:170" *)
  wire \$209 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:133" *)
  wire \$21 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:170" *)
  wire \$211 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$213 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$215 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$217 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$219 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$221 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$223 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$225 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$227 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$229 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:133" *)
  wire \$23 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$231 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$233 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$235 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$237 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$239 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$241 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$243 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$245 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$247 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$249 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:133" *)
  wire \$25 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$251 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *)
  wire \$253 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$255 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$257 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$259 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$261 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$263 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$265 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *)
  wire \$267 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$269 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:134" *)
  wire \$27 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$271 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$273 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$275 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$277 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$279 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *)
  wire \$281 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$283 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$285 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$287 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$289 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:134" *)
  wire \$29 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$291 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$293 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *)
  wire \$295 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$297 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$299 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$301 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$303 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$305 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *)
  wire \$307 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$309 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:134" *)
  wire \$31 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$311 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$313 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$315 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$317 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$319 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *)
  wire \$321 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$323 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$325 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$327 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$329 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:134" *)
  wire \$33 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$331 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$333 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *)
  wire \$335 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$337 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$339 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$341 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$343 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$345 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$347 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *)
  wire \$349 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:134" *)
  wire \$35 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$351 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$353 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$355 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$357 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$359 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$361 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *)
  wire \$363 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$365 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$367 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$369 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:134" *)
  wire \$37 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:208" *)
  wire \$371 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:209" *)
  wire \$373 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:211" *)
  wire \$375 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:212" *)
  wire \$377 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$379 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$381 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$383 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$385 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$387 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$389 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:134" *)
  wire \$39 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$391 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$393 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$395 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$397 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$399 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:71" *)
  wire [31:0] \$4 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$401 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$403 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$405 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$407 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$409 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:135" *)
  wire \$41 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$411 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$413 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$415 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$417 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$419 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$421 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$423 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$425 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$427 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$429 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:135" *)
  wire \$43 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$431 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$433 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$435 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$437 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$439 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$441 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$443 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$445 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$447 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$449 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:135" *)
  wire \$45 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$451 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$453 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$455 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$457 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$459 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$461 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$463 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$465 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$467 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$469 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:135" *)
  wire \$47 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$471 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$473 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$475 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$477 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$479 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$481 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$483 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$485 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$487 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$489 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:135" *)
  wire \$49 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$491 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$493 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$495 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$497 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$499 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$501 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$503 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$505 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$507 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$509 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$51 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$511 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$513 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$515 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$517 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$519 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$521 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$523 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$525 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$527 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$529 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$53 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$531 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$533 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$535 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$537 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$539 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$541 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$543 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$545 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$547 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$549 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$55 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$551 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$553 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$555 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$557 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$559 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$561 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$563 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$565 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$567 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$569 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$57 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:244" *)
  wire \$571 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:244" *)
  wire \$573 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:244" *)
  wire \$575 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:246" *)
  wire \$577 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:246" *)
  wire \$579 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:246" *)
  wire \$581 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:247" *)
  wire \$583 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:247" *)
  wire \$585 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:248" *)
  wire \$587 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:248" *)
  wire \$589 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$59 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:249" *)
  wire \$591 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:249" *)
  wire \$593 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:251" *)
  wire \$595 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:251" *)
  wire \$597 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:251" *)
  wire \$599 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:72" *)
  wire [31:0] \$6 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:251" *)
  wire \$601 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:252" *)
  wire \$603 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:252" *)
  wire \$605 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$607 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$609 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$61 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$610 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$612 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$614 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$616 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$618 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$620 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$622 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$624 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$626 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$628 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$63 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$630 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$632 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$634 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$636 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$638 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$640 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *)
  wire \$643 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$65 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$67 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$69 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$71 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$73 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$75 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$77 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *)
  wire \$79 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:124" *)
  wire [34:0] \$8 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$81 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$83 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$85 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$87 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *)
  wire \$89 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:124" *)
  wire [34:0] \$9 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$91 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *)
  wire \$93 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$95 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *)
  wire \$97 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *)
  wire \$99 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:40" *)
  output adder;
  wire adder;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:41" *)
  output adder_sub;
  wire adder_sub;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:49" *)
  output auipc;
  wire auipc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:72" *)
  wire [12:0] bimm12;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:51" *)
  output branch;
  wire branch;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:36" *)
  output bypass_m;
  wire bypass_m;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:35" *)
  output bypass_x;
  wire bypass_x;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:52" *)
  output compare;
  wire compare;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:53" *)
  output csr;
  wire csr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:54" *)
  output csr_we;
  wire csr_we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:46" *)
  output direction;
  wire direction;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:44" *)
  wire divide;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:57" *)
  output ebreak;
  wire ebreak;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:56" *)
  output ecall;
  wire ecall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:39" *)
  output fence_i;
  wire fence_i;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:77" *)
  reg [2:0] fmt;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:68" *)
  wire [11:0] funct12;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:59" *)
  output [2:0] funct3;
  wire [2:0] funct3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:66" *)
  wire [2:0] \funct3$1 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:67" *)
  wire [6:0] funct7;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:70" *)
  wire [11:0] iimm12;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:60" *)
  output illegal;
  wire illegal;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:34" *)
  output [31:0] immediate;
  reg [31:0] immediate;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:26" *)
  input [31:0] instruction;
  wire [31:0] instruction;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:74" *)
  wire [20:0] jimm20;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:50" *)
  output jump;
  wire jump;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:37" *)
  output load;
  wire load;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:42" *)
  output \logic ;
  wire \logic ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:48" *)
  output lui;
  wire lui;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:58" *)
  output mret;
  wire mret;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:43" *)
  wire multiply;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:65" *)
  wire [4:0] opcode;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:55" *)
  wire privileged;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:28" *)
  output [4:0] rd;
  wire [4:0] rd;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:29" *)
  output rd_we;
  wire rd_we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:30" *)
  output [4:0] rs1;
  wire [4:0] rs1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:31" *)
  output rs1_re;
  wire rs1_re;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:32" *)
  output [4:0] rs2;
  wire [4:0] rs2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:33" *)
  output rs2_re;
  wire rs2_re;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:47" *)
  output sext;
  wire sext;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:45" *)
  output shift;
  wire shift;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:71" *)
  wire [11:0] simm12;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:38" *)
  output store;
  wire store;
  (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:73" *)
  wire [19:0] uimm20;
  assign \$99  = \$85  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$97 ;
  assign \$101  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 5'h18;
  assign \$103  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) \funct3$1 ;
  assign \$105  = \$101  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$103 ;
  assign \$111  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 5'h18;
  assign \$113  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 1'h1;
  assign \$115  = \$111  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$113 ;
  assign \$11  = + (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:74" *) $signed(jimm20);
  assign \$121  = \$109  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$119 ;
  assign \$123  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 5'h18;
  assign \$125  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h4;
  assign \$127  = \$123  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$125 ;
  assign \$133  = \$121  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$131 ;
  assign \$135  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 5'h18;
  assign \$137  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h5;
  assign \$13  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:133" *) fmt;
  assign \$139  = \$135  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$137 ;
  assign \$145  = \$133  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$143 ;
  assign \$147  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 5'h18;
  assign \$149  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h6;
  assign \$151  = \$147  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$149 ;
  assign \$157  = \$145  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$155 ;
  assign \$15  = fmt == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:133" *) 1'h1;
  assign \$159  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 5'h18;
  assign \$161  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h7;
  assign \$163  = \$159  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$161 ;
  assign \$169  = \$157  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$167 ;
  assign \$171  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 3'h4;
  assign \$173  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) \funct3$1 ;
  assign \$175  = \$171  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$173 ;
  assign \$17  = \$13  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:133" *) \$15 ;
  assign \$181  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 4'hc;
  assign \$183  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) \funct3$1 ;
  assign \$185  = \$181  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$183 ;
  assign \$187  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *) funct7;
  assign \$189  = \$185  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$187 ;
  assign \$193  = \$179  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$191 ;
  assign \$195  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 4'hc;
  assign \$197  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) \funct3$1 ;
  assign \$19  = fmt == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:133" *) 3'h4;
  assign \$199  = \$195  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$197 ;
  assign \$201  = funct7 == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *) 6'h20;
  assign \$203  = \$199  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$201 ;
  assign \$207  = \$193  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$205 ;
  assign \$209  = funct7 == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:170" *) 6'h20;
  assign \$211  = rs2_re & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:170" *) \$209 ;
  assign \$213  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 3'h4;
  assign \$215  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h4;
  assign \$217  = \$213  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$215 ;
  assign \$21  = \$17  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:133" *) \$19 ;
  assign \$223  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 3'h4;
  assign \$225  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h6;
  assign \$227  = \$223  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$225 ;
  assign \$233  = \$221  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$231 ;
  assign \$235  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 3'h4;
  assign \$237  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h7;
  assign \$23  = fmt == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:133" *) 3'h5;
  assign \$239  = \$235  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$237 ;
  assign \$245  = \$233  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$243 ;
  assign \$247  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 4'hc;
  assign \$249  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h4;
  assign \$251  = \$247  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$249 ;
  assign \$253  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *) funct7;
  assign \$255  = \$251  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$253 ;
  assign \$25  = \$21  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:133" *) \$23 ;
  assign \$259  = \$245  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$257 ;
  assign \$261  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 4'hc;
  assign \$263  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h6;
  assign \$265  = \$261  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$263 ;
  assign \$267  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *) funct7;
  assign \$269  = \$265  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$267 ;
  assign \$273  = \$259  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$271 ;
  assign \$275  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 4'hc;
  assign \$277  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h7;
  assign \$27  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:134" *) fmt;
  assign \$279  = \$275  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$277 ;
  assign \$281  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *) funct7;
  assign \$283  = \$279  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$281 ;
  assign \$287  = \$273  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$285 ;
  assign \$289  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 3'h4;
  assign \$291  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 1'h1;
  assign \$293  = \$289  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$291 ;
  assign \$295  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *) funct7;
  assign \$297  = \$293  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$295 ;
  assign \$2  = + (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:70" *) $signed(iimm12);
  assign \$29  = fmt == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:134" *) 1'h1;
  assign \$301  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 3'h4;
  assign \$303  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h5;
  assign \$305  = \$301  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$303 ;
  assign \$307  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *) funct7;
  assign \$309  = \$305  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$307 ;
  assign \$313  = \$299  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$311 ;
  assign \$315  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 3'h4;
  assign \$317  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h5;
  assign \$31  = \$27  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:134" *) \$29 ;
  assign \$319  = \$315  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$317 ;
  assign \$321  = funct7 == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *) 6'h20;
  assign \$323  = \$319  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$321 ;
  assign \$327  = \$313  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$325 ;
  assign \$329  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 4'hc;
  assign \$331  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 1'h1;
  assign \$333  = \$329  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$331 ;
  assign \$335  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *) funct7;
  assign \$337  = \$333  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$335 ;
  assign \$33  = fmt == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:134" *) 2'h2;
  assign \$341  = \$327  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$339 ;
  assign \$343  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 4'hc;
  assign \$345  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h5;
  assign \$347  = \$343  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$345 ;
  assign \$349  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *) funct7;
  assign \$351  = \$347  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$349 ;
  assign \$355  = \$341  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$353 ;
  assign \$357  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 4'hc;
  assign \$35  = \$31  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:134" *) \$33 ;
  assign \$359  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h5;
  assign \$361  = \$357  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$359 ;
  assign \$363  = funct7 == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *) 6'h20;
  assign \$365  = \$361  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$363 ;
  assign \$369  = \$355  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$367 ;
  assign \$371  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:208" *) 3'h5;
  assign \$373  = funct7 == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:209" *) 6'h20;
  assign \$375  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:211" *) 4'hd;
  assign \$377  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:212" *) 3'h5;
  assign \$37  = fmt == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:134" *) 2'h3;
  assign \$379  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 5'h1b;
  assign \$387  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 5'h19;
  assign \$389  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) \funct3$1 ;
  assign \$391  = \$387  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$389 ;
  assign \$397  = \$385  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$395 ;
  assign \$39  = \$35  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:134" *) \$37 ;
  assign \$399  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) opcode;
  assign \$401  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) \funct3$1 ;
  assign \$403  = \$399  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$401 ;
  assign \$409  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) opcode;
  assign \$411  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h4;
  assign \$413  = \$409  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$411 ;
  assign \$41  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:135" *) fmt;
  assign \$419  = \$407  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$417 ;
  assign \$421  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) opcode;
  assign \$423  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 1'h1;
  assign \$425  = \$421  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$423 ;
  assign \$431  = \$419  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$429 ;
  assign \$433  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) opcode;
  assign \$435  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h5;
  assign \$437  = \$433  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$435 ;
  assign \$43  = fmt == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:135" *) 2'h2;
  assign \$443  = \$431  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$441 ;
  assign \$445  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) opcode;
  assign \$447  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 2'h2;
  assign \$449  = \$445  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$447 ;
  assign \$455  = \$443  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$453 ;
  assign \$457  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 4'h8;
  assign \$45  = \$41  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:135" *) \$43 ;
  assign \$459  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) \funct3$1 ;
  assign \$461  = \$457  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$459 ;
  assign \$467  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 4'h8;
  assign \$469  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 1'h1;
  assign \$471  = \$467  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$469 ;
  assign \$477  = \$465  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$475 ;
  assign \$47  = fmt == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:135" *) 2'h3;
  assign \$479  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 4'h8;
  assign \$481  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 2'h2;
  assign \$483  = \$479  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$481 ;
  assign \$489  = \$477  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$487 ;
  assign \$491  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 2'h3;
  assign \$493  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 1'h1;
  assign \$495  = \$491  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$493 ;
  assign \$4  = + (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:71" *) $signed(simm12);
  assign \$49  = \$45  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:135" *) \$47 ;
  assign \$501  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 5'h1c;
  assign \$503  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 1'h1;
  assign \$505  = \$501  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$503 ;
  assign \$511  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 5'h1c;
  assign \$513  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 2'h2;
  assign \$515  = \$511  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$513 ;
  assign \$51  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 3'h4;
  assign \$521  = \$509  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$519 ;
  assign \$523  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 5'h1c;
  assign \$525  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 2'h3;
  assign \$527  = \$523  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$525 ;
  assign \$533  = \$521  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$531 ;
  assign \$535  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 5'h1c;
  assign \$537  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h5;
  assign \$53  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 2'h2;
  assign \$539  = \$535  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$537 ;
  assign \$545  = \$533  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$543 ;
  assign \$547  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 5'h1c;
  assign \$549  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h6;
  assign \$551  = \$547  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$549 ;
  assign \$557  = \$545  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$555 ;
  assign \$55  = \$51  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$53 ;
  assign \$559  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 5'h1c;
  assign \$561  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 3'h7;
  assign \$563  = \$559  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$561 ;
  assign \$569  = \$557  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$567 ;
  assign \$571  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:244" *) \funct3$1 [1];
  assign \$573  = | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:244" *) rs1;
  assign \$575  = \$571  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:244" *) \$573 ;
  assign \$577  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:246" *) 5'h1c;
  assign \$579  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:246" *) \funct3$1 ;
  assign \$581  = \$577  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:246" *) \$579 ;
  assign \$583  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:247" *) funct12;
  assign \$585  = privileged & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:247" *) \$583 ;
  assign \$587  = funct12 == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:248" *) 1'h1;
  assign \$589  = privileged & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:248" *) \$587 ;
  assign \$591  = funct12 == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:249" *) 10'h302;
  assign \$593  = privileged & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:249" *) \$591 ;
  assign \$595  = adder | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:251" *) \logic ;
  assign \$597  = \$595  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:251" *) lui;
  assign \$599  = \$597  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:251" *) auipc;
  assign \$601  = \$599  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:251" *) csr;
  assign \$605  = \$603  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:252" *) shift;
  assign \$607  = instruction[1:0] != (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) 2'h3;
  assign \$610  = compare | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) branch;
  assign \$612  = \$610  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) adder;
  assign \$614  = \$612  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) \logic ;
  assign \$61  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 3'h4;
  assign \$620  = \$618  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) shift;
  assign \$622  = \$620  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) lui;
  assign \$624  = \$622  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) auipc;
  assign \$626  = \$624  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) jump;
  assign \$628  = \$626  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) load;
  assign \$630  = \$628  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) store;
  assign \$632  = \$630  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) csr;
  assign \$634  = \$632  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) ecall;
  assign \$636  = \$634  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) ebreak;
  assign \$638  = \$636  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) mret;
  assign \$63  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 2'h3;
  assign \$640  = \$638  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) fence_i;
  assign \$609  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) \$640 ;
  assign \$643  = \$607  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:254" *) \$609 ;
  assign \$65  = \$61  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$63 ;
  assign \$6  = + (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:72" *) $signed(bimm12);
  assign \$71  = \$59  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$69 ;
  assign \$73  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 4'hc;
  assign \$75  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 2'h2;
  assign \$77  = \$73  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$75 ;
  assign \$79  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *) funct7;
  assign \$81  = \$77  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$79 ;
  assign \$85  = \$71  | (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:141" *) \$83 ;
  assign \$87  = opcode == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) 4'hc;
  assign \$89  = \funct3$1  == (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:144" *) 2'h3;
  assign \$91  = \$87  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$89 ;
  assign \$93  = ! (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:145" *) funct7;
  assign \$95  = \$91  & (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:143" *) \$93 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$8 ) begin end
    immediate = 32'd0;
    (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:116" *)
    casez (fmt)
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:117" */
      3'h1:
          immediate = \$2 ;
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:119" */
      3'h2:
          immediate = \$4 ;
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:121" */
      3'h3:
          immediate = \$6 ;
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:123" */
      3'h4:
          immediate = \$9 [31:0];
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:125" */
      3'h5:
          immediate = \$11 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$8 ) begin end
    fmt = 3'h0;
    (* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:92" *)
    casez (opcode)
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:93" */
      5'h0d:
          fmt = 3'h4;
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:95" */
      5'h05:
          fmt = 3'h4;
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:97" */
      5'h1b:
          fmt = 3'h5;
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:99" */
      5'h19:
          fmt = 3'h1;
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:101" */
      5'h18:
          fmt = 3'h3;
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:103" */
      5'h00:
          fmt = 3'h1;
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:105" */
      5'h08:
          fmt = 3'h2;
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:107" */
      5'h04:
          fmt = 3'h1;
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:109" */
      5'h0c:
          fmt = 3'h0;
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:111" */
      5'h03:
          fmt = 3'h1;
      /* src = "/home/nshimizu/build/minerva/minerva/units/decoder.py:113" */
      5'h1c:
          fmt = 3'h1;
    endcase
  end
  assign \$8  = \$9 ;
  assign divide = 1'h0;
  assign multiply = 1'h0;
  assign illegal = \$643 ;
  assign bypass_m = \$605 ;
  assign bypass_x = \$601 ;
  assign mret = \$593 ;
  assign ebreak = \$589 ;
  assign ecall = \$585 ;
  assign privileged = \$581 ;
  assign csr_we = \$575 ;
  assign csr = \$569 ;
  assign fence_i = \$499 ;
  assign store = \$489 ;
  assign load = \$455 ;
  assign jump = \$397 ;
  assign auipc = \$377 ;
  assign lui = \$375 ;
  assign sext = \$373 ;
  assign direction = \$371 ;
  assign shift = \$369 ;
  assign \logic  = \$287 ;
  assign adder_sub = \$211 ;
  assign adder = \$207 ;
  assign branch = \$169 ;
  assign compare = \$99 ;
  assign funct3 = \funct3$1 ;
  assign rs2_re = \$49 ;
  assign rs1_re = \$39 ;
  assign rd_we = \$25 ;
  assign rs2 = instruction[24:20];
  assign rs1 = instruction[19:15];
  assign rd = instruction[11:7];
  assign jimm20 = { instruction[31], instruction[19:12], instruction[20], instruction[30:21], 1'h0 };
  assign uimm20 = instruction[31:12];
  assign bimm12 = { instruction[31], instruction[7], instruction[30:25], instruction[11:8], 1'h0 };
  assign simm12 = { instruction[31:25], instruction[11:7] };
  assign iimm12 = instruction[31:20];
  assign funct12 = instruction[31:20];
  assign funct7 = instruction[31:25];
  assign \funct3$1  = instruction[14:12];
  assign opcode = instruction[6:2];
  assign \$9  = { 3'h0, instruction[31:12], 12'h000 };
  assign \$57  = \$55 ;
  assign \$59  = \$55 ;
  assign \$67  = \$65 ;
  assign \$69  = \$65 ;
  assign \$83  = \$81 ;
  assign \$97  = \$95 ;
  assign \$107  = \$105 ;
  assign \$109  = \$105 ;
  assign \$117  = \$115 ;
  assign \$119  = \$115 ;
  assign \$129  = \$127 ;
  assign \$131  = \$127 ;
  assign \$141  = \$139 ;
  assign \$143  = \$139 ;
  assign \$153  = \$151 ;
  assign \$155  = \$151 ;
  assign \$165  = \$163 ;
  assign \$167  = \$163 ;
  assign \$177  = \$175 ;
  assign \$179  = \$175 ;
  assign \$191  = \$189 ;
  assign \$205  = \$203 ;
  assign \$219  = \$217 ;
  assign \$221  = \$217 ;
  assign \$229  = \$227 ;
  assign \$231  = \$227 ;
  assign \$241  = \$239 ;
  assign \$243  = \$239 ;
  assign \$257  = \$255 ;
  assign \$271  = \$269 ;
  assign \$285  = \$283 ;
  assign \$299  = \$297 ;
  assign \$311  = \$309 ;
  assign \$325  = \$323 ;
  assign \$339  = \$337 ;
  assign \$353  = \$351 ;
  assign \$367  = \$365 ;
  assign \$381  = \$379 ;
  assign \$383  = \$379 ;
  assign \$385  = \$379 ;
  assign \$393  = \$391 ;
  assign \$395  = \$391 ;
  assign \$405  = \$403 ;
  assign \$407  = \$403 ;
  assign \$415  = \$413 ;
  assign \$417  = \$413 ;
  assign \$427  = \$425 ;
  assign \$429  = \$425 ;
  assign \$439  = \$437 ;
  assign \$441  = \$437 ;
  assign \$451  = \$449 ;
  assign \$453  = \$449 ;
  assign \$463  = \$461 ;
  assign \$465  = \$461 ;
  assign \$473  = \$471 ;
  assign \$475  = \$471 ;
  assign \$485  = \$483 ;
  assign \$487  = \$483 ;
  assign \$497  = \$495 ;
  assign \$499  = \$495 ;
  assign \$507  = \$505 ;
  assign \$509  = \$505 ;
  assign \$517  = \$515 ;
  assign \$519  = \$515 ;
  assign \$529  = \$527 ;
  assign \$531  = \$527 ;
  assign \$541  = \$539 ;
  assign \$543  = \$539 ;
  assign \$553  = \$551 ;
  assign \$555  = \$551 ;
  assign \$565  = \$563 ;
  assign \$567  = \$563 ;
  assign \$603  = \$99 ;
  assign \$616  = \$614 ;
  assign \$618  = \$614 ;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.exception (mtvec__r__base, mepc__r__base, external_interrupt, timer_interrupt, software_interrupt, m_fetch_misaligned, m_fetch_error, m_fetch_badaddr, m_load_misaligned, m_load_error, m_store_misaligned, m_store_error, m_loadstore_badaddr, m_branch_target, m_illegal, m_ecall, m_pc, m_instruction, m_result, m_mret, m_stall
, m_valid, m_ebreak, rst, clk, mstatus__we, mstatus__r__uie, mstatus__r__sie, mstatus__r__zero0, mstatus__r__mie, mstatus__r__upie, mstatus__r__spie, mstatus__r__zero1, mstatus__r__mpie, mstatus__r__spp, mstatus__r__zero2, mstatus__r__mpp, mstatus__r__fs, mstatus__r__xs, mstatus__r__mprv, mstatus__r__sum, mstatus__r__mxr
, mstatus__r__tvm, mstatus__r__tw, mstatus__r__tsr, mstatus__r__zero3, mstatus__r__sd, mstatus__w__uie, mstatus__w__sie, mstatus__w__zero0, mstatus__w__mie, mstatus__w__upie, mstatus__w__spie, mstatus__w__zero1, mstatus__w__mpie, mstatus__w__spp, mstatus__w__zero2, mstatus__w__mpp, mstatus__w__fs, mstatus__w__xs, mstatus__w__mprv, mstatus__w__sum, mstatus__w__mxr
, mstatus__w__tvm, mstatus__w__tw, mstatus__w__tsr, mstatus__w__zero3, mstatus__w__sd, misa__we, misa__r__extensions, misa__r__zero, misa__r__mxl, misa__w__extensions, misa__w__zero, misa__w__mxl, mie__we, mie__r__usie, mie__r__ssie, mie__r__zero0, mie__r__msie, mie__r__utie, mie__r__stie, mie__r__zero1, mie__r__mtie
, mie__r__ueie, mie__r__seie, mie__r__zero2, mie__r__meie, mie__r__zero3, mie__w__usie, mie__w__ssie, mie__w__zero0, mie__w__msie, mie__w__utie, mie__w__stie, mie__w__zero1, mie__w__mtie, mie__w__ueie, mie__w__seie, mie__w__zero2, mie__w__meie, mie__w__zero3, mtvec__we, mtvec__r__mode, mtvec__w__mode
, mtvec__w__base, mscratch__we, mscratch__r__value, mscratch__w__value, mepc__we, mepc__r__zero, mepc__w__zero, mepc__w__base, mcause__we, mcause__r__ecode, mcause__r__interrupt, mcause__w__ecode, mcause__w__interrupt, mtval__we, mtval__r__value, mtval__w__value, mip__we, mip__r__usip, mip__r__ssip, mip__r__zero0, mip__r__msip
, mip__r__utip, mip__r__stip, mip__r__zero1, mip__r__mtip, mip__r__ueip, mip__r__seip, mip__r__zero2, mip__r__meip, mip__r__zero3, mip__w__usip, mip__w__ssip, mip__w__zero0, mip__w__msip, mip__w__utip, mip__w__stip, mip__w__zero1, mip__w__mtip, mip__w__ueip, mip__w__seip, mip__w__zero2, mip__w__meip
, mip__w__zero3, irq_mask__we, irq_mask__r__value, irq_mask__w__value, irq_pending__we, irq_pending__r__value, irq_pending__w__value, m_raise);
  reg \$auto$verilog_backend.cc:2352:dump_module$9  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *)
  wire \$1 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *)
  wire \$11 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:93" *)
  wire \$13 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74" *)
  wire [30:0] \$15 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74" *)
  wire [30:0] \$17 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *)
  wire \$19 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *)
  wire \$21 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:93" *)
  wire \$23 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:102" *)
  wire [32:0] \$25 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:102" *)
  wire [32:0] \$26 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:110" *)
  wire [32:0] \$28 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:110" *)
  wire [32:0] \$29 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *)
  wire \$3 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/_rec.py:263" *)
  wire \$31 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/_rec.py:263" *)
  wire [31:0] \$33 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:79" *)
  wire \$35 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:80" *)
  wire \$37 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:81" *)
  wire \$39 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:84" *)
  wire \$41 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:84" *)
  wire \$43 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:84" *)
  wire \$45 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:84" *)
  wire \$47 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *)
  wire \$5 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *)
  wire \$7 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *)
  wire \$9 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:25" *)
  input [31:0] external_interrupt;
  wire [31:0] external_interrupt;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:73" *)
  wire [15:0] interrupt_pe_i;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:75" *)
  wire interrupt_pe_n;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74" *)
  wire [3:0] interrupt_pe_o;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:22" *)
  output [31:0] irq_mask__r__value;
  reg [31:0] irq_mask__r__value = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:22" *)
  reg [31:0] \irq_mask__r__value$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:22" *)
  input [31:0] irq_mask__w__value;
  wire [31:0] irq_mask__w__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:22" *)
  input irq_mask__we;
  wire irq_mask__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:23" *)
  output [31:0] irq_pending__r__value;
  reg [31:0] irq_pending__r__value = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:23" *)
  reg [31:0] \irq_pending__r__value$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:23" *)
  input [31:0] irq_pending__w__value;
  wire [31:0] irq_pending__w__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:23" *)
  input irq_pending__we;
  wire irq_pending__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:37" *)
  input [31:0] m_branch_target;
  wire [31:0] m_branch_target;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:39" *)
  input m_ebreak;
  wire m_ebreak;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:40" *)
  input m_ecall;
  wire m_ecall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:31" *)
  input [29:0] m_fetch_badaddr;
  wire [29:0] m_fetch_badaddr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:30" *)
  input m_fetch_error;
  wire m_fetch_error;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:29" *)
  input m_fetch_misaligned;
  wire m_fetch_misaligned;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:38" *)
  input m_illegal;
  wire m_illegal;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:42" *)
  input [31:0] m_instruction;
  wire [31:0] m_instruction;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:33" *)
  input m_load_error;
  wire m_load_error;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:32" *)
  input m_load_misaligned;
  wire m_load_misaligned;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:36" *)
  input [29:0] m_loadstore_badaddr;
  wire [29:0] m_loadstore_badaddr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:44" *)
  input m_mret;
  wire m_mret;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:41" *)
  input [31:0] m_pc;
  wire [31:0] m_pc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:48" *)
  output m_raise;
  wire m_raise;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:43" *)
  input [31:0] m_result;
  wire [31:0] m_result;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:45" *)
  input m_stall;
  wire m_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:35" *)
  input m_store_error;
  wire m_store_error;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:34" *)
  input m_store_misaligned;
  wire m_store_misaligned;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:46" *)
  input m_valid;
  wire m_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  output [30:0] mcause__r__ecode;
  reg [30:0] mcause__r__ecode = 31'h00000000;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  reg [30:0] \mcause__r__ecode$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  output mcause__r__interrupt;
  reg mcause__r__interrupt = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  reg \mcause__r__interrupt$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  input [30:0] mcause__w__ecode;
  wire [30:0] mcause__w__ecode;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  input mcause__w__interrupt;
  wire mcause__w__interrupt;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:19" *)
  input mcause__we;
  wire mcause__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  output [29:0] mepc__r__base;
  reg [29:0] mepc__r__base = 30'h00000000;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  reg [29:0] \mepc__r__base$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  output [1:0] mepc__r__zero;
  reg [1:0] mepc__r__zero = 2'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  reg [1:0] \mepc__r__zero$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  input [29:0] mepc__w__base;
  wire [29:0] mepc__w__base;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  input [1:0] mepc__w__zero;
  wire [1:0] mepc__w__zero;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:18" *)
  input mepc__we;
  wire mepc__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__r__meie;
  reg mie__r__meie = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  reg \mie__r__meie$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__r__msie;
  reg mie__r__msie = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  reg \mie__r__msie$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__r__mtie;
  reg mie__r__mtie = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  reg \mie__r__mtie$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__r__seie;
  reg mie__r__seie = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  reg \mie__r__seie$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__r__ssie;
  reg mie__r__ssie = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  reg \mie__r__ssie$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__r__stie;
  reg mie__r__stie = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  reg \mie__r__stie$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__r__ueie;
  reg mie__r__ueie = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  reg \mie__r__ueie$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__r__usie;
  reg mie__r__usie = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  reg \mie__r__usie$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__r__utie;
  reg mie__r__utie = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  reg \mie__r__utie$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__r__zero0;
  reg mie__r__zero0 = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  reg \mie__r__zero0$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__r__zero1;
  reg mie__r__zero1 = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  reg \mie__r__zero1$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output mie__r__zero2;
  reg mie__r__zero2 = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  reg \mie__r__zero2$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  output [19:0] mie__r__zero3;
  reg [19:0] mie__r__zero3 = 20'h00000;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  reg [19:0] \mie__r__zero3$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__w__meie;
  wire mie__w__meie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__w__msie;
  wire mie__w__msie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__w__mtie;
  wire mie__w__mtie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__w__seie;
  wire mie__w__seie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__w__ssie;
  wire mie__w__ssie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__w__stie;
  wire mie__w__stie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__w__ueie;
  wire mie__w__ueie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__w__usie;
  wire mie__w__usie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__w__utie;
  wire mie__w__utie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__w__zero0;
  wire mie__w__zero0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__w__zero1;
  wire mie__w__zero1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__w__zero2;
  wire mie__w__zero2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input [19:0] mie__w__zero3;
  wire [19:0] mie__w__zero3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:15" *)
  input mie__we;
  wire mie__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__r__meip;
  reg mip__r__meip = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  reg \mip__r__meip$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__r__msip;
  reg mip__r__msip = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  reg \mip__r__msip$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__r__mtip;
  reg mip__r__mtip = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  reg \mip__r__mtip$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__r__seip;
  reg mip__r__seip = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  reg \mip__r__seip$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__r__ssip;
  reg mip__r__ssip = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  reg \mip__r__ssip$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__r__stip;
  reg mip__r__stip = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  reg \mip__r__stip$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__r__ueip;
  reg mip__r__ueip = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  reg \mip__r__ueip$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__r__usip;
  reg mip__r__usip = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  reg \mip__r__usip$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__r__utip;
  reg mip__r__utip = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  reg \mip__r__utip$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__r__zero0;
  reg mip__r__zero0 = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  reg \mip__r__zero0$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__r__zero1;
  reg mip__r__zero1 = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  reg \mip__r__zero1$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output mip__r__zero2;
  reg mip__r__zero2 = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  reg \mip__r__zero2$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  output [19:0] mip__r__zero3;
  reg [19:0] mip__r__zero3 = 20'h00000;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  reg [19:0] \mip__r__zero3$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__w__meip;
  wire mip__w__meip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__w__msip;
  wire mip__w__msip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__w__mtip;
  wire mip__w__mtip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__w__seip;
  wire mip__w__seip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__w__ssip;
  wire mip__w__ssip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__w__stip;
  wire mip__w__stip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__w__ueip;
  wire mip__w__ueip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__w__usip;
  wire mip__w__usip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__w__utip;
  wire mip__w__utip;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__w__zero0;
  wire mip__w__zero0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__w__zero1;
  wire mip__w__zero1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__w__zero2;
  wire mip__w__zero2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input [19:0] mip__w__zero3;
  wire [19:0] mip__w__zero3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:21" *)
  input mip__we;
  wire mip__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  output [25:0] misa__r__extensions;
  reg [25:0] misa__r__extensions = 26'h0000000;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  reg [25:0] \misa__r__extensions$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  output [1:0] misa__r__mxl;
  reg [1:0] misa__r__mxl = 2'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  reg [1:0] \misa__r__mxl$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  output [3:0] misa__r__zero;
  reg [3:0] misa__r__zero = 4'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  reg [3:0] \misa__r__zero$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  input [25:0] misa__w__extensions;
  wire [25:0] misa__w__extensions;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  input [1:0] misa__w__mxl;
  wire [1:0] misa__w__mxl;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  input [3:0] misa__w__zero;
  wire [3:0] misa__w__zero;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:14" *)
  input misa__we;
  wire misa__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:17" *)
  output [31:0] mscratch__r__value;
  reg [31:0] mscratch__r__value = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:17" *)
  reg [31:0] \mscratch__r__value$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:17" *)
  input [31:0] mscratch__w__value;
  wire [31:0] mscratch__w__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:17" *)
  input mscratch__we;
  wire mscratch__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output [1:0] mstatus__r__fs;
  reg [1:0] mstatus__r__fs = 2'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg [1:0] \mstatus__r__fs$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__mie;
  reg mstatus__r__mie = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__mie$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__mpie;
  reg mstatus__r__mpie = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__mpie$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output [1:0] mstatus__r__mpp;
  reg [1:0] mstatus__r__mpp = 2'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg [1:0] \mstatus__r__mpp$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__mprv;
  reg mstatus__r__mprv = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__mprv$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__mxr;
  reg mstatus__r__mxr = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__mxr$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__sd;
  reg mstatus__r__sd = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__sd$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__sie;
  reg mstatus__r__sie = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__sie$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__spie;
  reg mstatus__r__spie = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__spie$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__spp;
  reg mstatus__r__spp = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__spp$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__sum;
  reg mstatus__r__sum = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__sum$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__tsr;
  reg mstatus__r__tsr = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__tsr$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__tvm;
  reg mstatus__r__tvm = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__tvm$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__tw;
  reg mstatus__r__tw = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__tw$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__uie;
  reg mstatus__r__uie = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__uie$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__upie;
  reg mstatus__r__upie = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__upie$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output [1:0] mstatus__r__xs;
  reg [1:0] mstatus__r__xs = 2'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg [1:0] \mstatus__r__xs$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__zero0;
  reg mstatus__r__zero0 = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__zero0$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output mstatus__r__zero1;
  reg mstatus__r__zero1 = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg \mstatus__r__zero1$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output [1:0] mstatus__r__zero2;
  reg [1:0] mstatus__r__zero2 = 2'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg [1:0] \mstatus__r__zero2$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  output [7:0] mstatus__r__zero3;
  reg [7:0] mstatus__r__zero3 = 8'h00;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  reg [7:0] \mstatus__r__zero3$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input [1:0] mstatus__w__fs;
  wire [1:0] mstatus__w__fs;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__mie;
  wire mstatus__w__mie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__mpie;
  wire mstatus__w__mpie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input [1:0] mstatus__w__mpp;
  wire [1:0] mstatus__w__mpp;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__mprv;
  wire mstatus__w__mprv;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__mxr;
  wire mstatus__w__mxr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__sd;
  wire mstatus__w__sd;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__sie;
  wire mstatus__w__sie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__spie;
  wire mstatus__w__spie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__spp;
  wire mstatus__w__spp;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__sum;
  wire mstatus__w__sum;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__tsr;
  wire mstatus__w__tsr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__tvm;
  wire mstatus__w__tvm;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__tw;
  wire mstatus__w__tw;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__uie;
  wire mstatus__w__uie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__upie;
  wire mstatus__w__upie;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input [1:0] mstatus__w__xs;
  wire [1:0] mstatus__w__xs;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__zero0;
  wire mstatus__w__zero0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__w__zero1;
  wire mstatus__w__zero1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input [1:0] mstatus__w__zero2;
  wire [1:0] mstatus__w__zero2;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input [7:0] mstatus__w__zero3;
  wire [7:0] mstatus__w__zero3;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:13" *)
  input mstatus__we;
  wire mstatus__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:20" *)
  output [31:0] mtval__r__value;
  reg [31:0] mtval__r__value = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:20" *)
  reg [31:0] \mtval__r__value$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:20" *)
  input [31:0] mtval__w__value;
  wire [31:0] mtval__w__value;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:20" *)
  input mtval__we;
  wire mtval__we;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  output [29:0] mtvec__r__base;
  reg [29:0] mtvec__r__base = 30'h00000000;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  reg [29:0] \mtvec__r__base$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  output [1:0] mtvec__r__mode;
  reg [1:0] mtvec__r__mode = 2'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  reg [1:0] \mtvec__r__mode$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  input [29:0] mtvec__w__base;
  wire [29:0] mtvec__w__base;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  input [1:0] mtvec__w__mode;
  wire [1:0] mtvec__w__mode;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:16" *)
  input mtvec__we;
  wire mtvec__we;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:27" *)
  input software_interrupt;
  wire software_interrupt;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:26" *)
  input timer_interrupt;
  wire timer_interrupt;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:73" *)
  wire [15:0] trap_pe_i;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:75" *)
  wire trap_pe_n;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74" *)
  wire [3:0] trap_pe_o;
  assign \$9  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *) m_stall;
  always @(posedge clk)
    mip__r__zero1 <= \mip__r__zero1$next ;
  always @(posedge clk)
    mip__r__mtip <= \mip__r__mtip$next ;
  always @(posedge clk)
    mip__r__ueip <= \mip__r__ueip$next ;
  always @(posedge clk)
    mip__r__seip <= \mip__r__seip$next ;
  always @(posedge clk)
    mip__r__zero2 <= \mip__r__zero2$next ;
  always @(posedge clk)
    mip__r__meip <= \mip__r__meip$next ;
  always @(posedge clk)
    mip__r__zero3 <= \mip__r__zero3$next ;
  always @(posedge clk)
    irq_mask__r__value <= \irq_mask__r__value$next ;
  always @(posedge clk)
    irq_pending__r__value <= \irq_pending__r__value$next ;
  assign \$11  = m_valid & (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *) \$9 ;
  assign \$13  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:93" *) trap_pe_n;
  assign \$15  = + (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74" *) trap_pe_o;
  assign \$17  = + (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74" *) interrupt_pe_o;
  assign \$1  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *) m_stall;
  assign \$19  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *) m_stall;
  assign \$21  = m_valid & (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *) \$19 ;
  assign \$23  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:93" *) trap_pe_n;
  assign \$31  = | (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/_rec.py:263" *) irq_pending__r__value;
  assign \$33  = external_interrupt & (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/_rec.py:263" *) irq_mask__r__value;
  assign \$35  = mip__r__msip & (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:79" *) mie__r__msie;
  assign \$37  = mip__r__mtip & (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:80" *) mie__r__mtie;
  assign \$3  = m_valid & (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *) \$1 ;
  assign \$39  = mip__r__meip & (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:81" *) mie__r__meie;
  assign \$41  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:84" *) trap_pe_n;
  assign \$43  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:84" *) interrupt_pe_n;
  assign \$45  = \$43  & (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:84" *) mstatus__r__mie;
  assign \$47  = \$41  | (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:84" *) \$45 ;
  always @(posedge clk)
    mstatus__r__uie <= \mstatus__r__uie$next ;
  always @(posedge clk)
    mstatus__r__sie <= \mstatus__r__sie$next ;
  always @(posedge clk)
    mstatus__r__zero0 <= \mstatus__r__zero0$next ;
  always @(posedge clk)
    mstatus__r__mie <= \mstatus__r__mie$next ;
  always @(posedge clk)
    mstatus__r__upie <= \mstatus__r__upie$next ;
  always @(posedge clk)
    mstatus__r__spie <= \mstatus__r__spie$next ;
  always @(posedge clk)
    mstatus__r__zero1 <= \mstatus__r__zero1$next ;
  always @(posedge clk)
    mstatus__r__mpie <= \mstatus__r__mpie$next ;
  always @(posedge clk)
    mstatus__r__spp <= \mstatus__r__spp$next ;
  always @(posedge clk)
    mstatus__r__zero2 <= \mstatus__r__zero2$next ;
  always @(posedge clk)
    mstatus__r__mpp <= \mstatus__r__mpp$next ;
  assign \$5  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *) m_stall;
  always @(posedge clk)
    mstatus__r__fs <= \mstatus__r__fs$next ;
  always @(posedge clk)
    mstatus__r__xs <= \mstatus__r__xs$next ;
  always @(posedge clk)
    mstatus__r__mprv <= \mstatus__r__mprv$next ;
  always @(posedge clk)
    mstatus__r__sum <= \mstatus__r__sum$next ;
  always @(posedge clk)
    mstatus__r__mxr <= \mstatus__r__mxr$next ;
  always @(posedge clk)
    mstatus__r__tvm <= \mstatus__r__tvm$next ;
  always @(posedge clk)
    mstatus__r__tw <= \mstatus__r__tw$next ;
  always @(posedge clk)
    mstatus__r__tsr <= \mstatus__r__tsr$next ;
  always @(posedge clk)
    mstatus__r__zero3 <= \mstatus__r__zero3$next ;
  always @(posedge clk)
    mstatus__r__sd <= \mstatus__r__sd$next ;
  always @(posedge clk)
    misa__r__extensions <= \misa__r__extensions$next ;
  always @(posedge clk)
    misa__r__zero <= \misa__r__zero$next ;
  always @(posedge clk)
    misa__r__mxl <= \misa__r__mxl$next ;
  always @(posedge clk)
    mie__r__usie <= \mie__r__usie$next ;
  always @(posedge clk)
    mie__r__ssie <= \mie__r__ssie$next ;
  always @(posedge clk)
    mie__r__zero0 <= \mie__r__zero0$next ;
  always @(posedge clk)
    mie__r__msie <= \mie__r__msie$next ;
  always @(posedge clk)
    mie__r__utie <= \mie__r__utie$next ;
  always @(posedge clk)
    mie__r__stie <= \mie__r__stie$next ;
  always @(posedge clk)
    mie__r__zero1 <= \mie__r__zero1$next ;
  assign \$7  = m_valid & (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *) \$5 ;
  always @(posedge clk)
    mie__r__mtie <= \mie__r__mtie$next ;
  always @(posedge clk)
    mie__r__ueie <= \mie__r__ueie$next ;
  always @(posedge clk)
    mie__r__seie <= \mie__r__seie$next ;
  always @(posedge clk)
    mie__r__zero2 <= \mie__r__zero2$next ;
  always @(posedge clk)
    mie__r__meie <= \mie__r__meie$next ;
  always @(posedge clk)
    mie__r__zero3 <= \mie__r__zero3$next ;
  always @(posedge clk)
    mtvec__r__mode <= \mtvec__r__mode$next ;
  always @(posedge clk)
    mtvec__r__base <= \mtvec__r__base$next ;
  always @(posedge clk)
    mscratch__r__value <= \mscratch__r__value$next ;
  always @(posedge clk)
    mepc__r__zero <= \mepc__r__zero$next ;
  always @(posedge clk)
    mepc__r__base <= \mepc__r__base$next ;
  always @(posedge clk)
    mcause__r__ecode <= \mcause__r__ecode$next ;
  always @(posedge clk)
    mcause__r__interrupt <= \mcause__r__interrupt$next ;
  always @(posedge clk)
    mtval__r__value <= \mtval__r__value$next ;
  always @(posedge clk)
    mip__r__usip <= \mip__r__usip$next ;
  always @(posedge clk)
    mip__r__ssip <= \mip__r__ssip$next ;
  always @(posedge clk)
    mip__r__zero0 <= \mip__r__zero0$next ;
  always @(posedge clk)
    mip__r__msip <= \mip__r__msip$next ;
  always @(posedge clk)
    mip__r__utip <= \mip__r__utip$next ;
  always @(posedge clk)
    mip__r__stip <= \mip__r__stip$next ;
  \minerva_cpu.exception.interrupt_pe  interrupt_pe (
    .i(interrupt_pe_i),
    .n(interrupt_pe_n),
    .o(interrupt_pe_o)
  );
  \minerva_cpu.exception.trap_pe  trap_pe (
    .i(trap_pe_i),
    .n(trap_pe_n),
    .o(trap_pe_o)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \mstatus__r__uie$next  = mstatus__r__uie;
    \mstatus__r__sie$next  = mstatus__r__sie;
    \mstatus__r__zero0$next  = mstatus__r__zero0;
    \mstatus__r__mie$next  = mstatus__r__mie;
    \mstatus__r__upie$next  = mstatus__r__upie;
    \mstatus__r__spie$next  = mstatus__r__spie;
    \mstatus__r__zero1$next  = mstatus__r__zero1;
    \mstatus__r__mpie$next  = mstatus__r__mpie;
    \mstatus__r__spp$next  = mstatus__r__spp;
    \mstatus__r__zero2$next  = mstatus__r__zero2;
    \mstatus__r__mpp$next  = mstatus__r__mpp;
    \mstatus__r__fs$next  = mstatus__r__fs;
    \mstatus__r__xs$next  = mstatus__r__xs;
    \mstatus__r__mprv$next  = mstatus__r__mprv;
    \mstatus__r__sum$next  = mstatus__r__sum;
    \mstatus__r__mxr$next  = mstatus__r__mxr;
    \mstatus__r__tvm$next  = mstatus__r__tvm;
    \mstatus__r__tw$next  = mstatus__r__tw;
    \mstatus__r__tsr$next  = mstatus__r__tsr;
    \mstatus__r__zero3$next  = mstatus__r__zero3;
    \mstatus__r__sd$next  = mstatus__r__sd;
    (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:54" *)
    if (mstatus__we) begin
      { \mstatus__r__sd$next , \mstatus__r__zero3$next , \mstatus__r__tsr$next , \mstatus__r__tw$next , \mstatus__r__tvm$next , \mstatus__r__mxr$next , \mstatus__r__sum$next , \mstatus__r__mprv$next , \mstatus__r__xs$next , \mstatus__r__fs$next , \mstatus__r__mpp$next , \mstatus__r__zero2$next , \mstatus__r__spp$next , \mstatus__r__mpie$next , \mstatus__r__zero1$next , \mstatus__r__spie$next , \mstatus__r__upie$next , \mstatus__r__mie$next , \mstatus__r__zero0$next , \mstatus__r__sie$next , \mstatus__r__uie$next  } = { mstatus__w__sd, mstatus__w__zero3, mstatus__w__tsr, mstatus__w__tw, mstatus__w__tvm, mstatus__w__mxr, mstatus__w__sum, mstatus__w__mprv, mstatus__w__xs, mstatus__w__fs, mstatus__w__mpp, mstatus__w__zero2, mstatus__w__spp, mstatus__w__mpie, mstatus__w__zero1, mstatus__w__spie, mstatus__w__upie, mstatus__w__mie, mstatus__w__zero0, mstatus__w__sie, mstatus__w__uie };
    end
    (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *)
    if (\$3 ) begin
      (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:87" *)
      if (m_raise) begin
        \mstatus__r__mpie$next  = mstatus__r__mie;
        \mstatus__r__mie$next  = 1'h0;
      end else if (m_mret) begin
        \mstatus__r__mie$next  = mstatus__r__mpie;
      end
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \mstatus__r__uie$next  = 1'h0;
      \mstatus__r__sie$next  = 1'h0;
      \mstatus__r__zero0$next  = 1'h0;
      \mstatus__r__mie$next  = 1'h0;
      \mstatus__r__upie$next  = 1'h0;
      \mstatus__r__spie$next  = 1'h0;
      \mstatus__r__zero1$next  = 1'h0;
      \mstatus__r__mpie$next  = 1'h0;
      \mstatus__r__spp$next  = 1'h0;
      \mstatus__r__zero2$next  = 2'h0;
      \mstatus__r__mpp$next  = 2'h0;
      \mstatus__r__fs$next  = 2'h0;
      \mstatus__r__xs$next  = 2'h0;
      \mstatus__r__mprv$next  = 1'h0;
      \mstatus__r__sum$next  = 1'h0;
      \mstatus__r__mxr$next  = 1'h0;
      \mstatus__r__tvm$next  = 1'h0;
      \mstatus__r__tw$next  = 1'h0;
      \mstatus__r__tsr$next  = 1'h0;
      \mstatus__r__zero3$next  = 8'h00;
      \mstatus__r__sd$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \misa__r__extensions$next  = misa__r__extensions;
    \misa__r__zero$next  = misa__r__zero;
    \misa__r__mxl$next  = misa__r__mxl;
    (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:54" *)
    if (misa__we) begin
      { \misa__r__mxl$next , \misa__r__zero$next , \misa__r__extensions$next  } = { misa__w__mxl, misa__w__zero, misa__w__extensions };
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \misa__r__extensions$next  = 26'h0000000;
      \misa__r__zero$next  = 4'h0;
      \misa__r__mxl$next  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \mie__r__usie$next  = mie__r__usie;
    \mie__r__ssie$next  = mie__r__ssie;
    \mie__r__zero0$next  = mie__r__zero0;
    \mie__r__msie$next  = mie__r__msie;
    \mie__r__utie$next  = mie__r__utie;
    \mie__r__stie$next  = mie__r__stie;
    \mie__r__zero1$next  = mie__r__zero1;
    \mie__r__mtie$next  = mie__r__mtie;
    \mie__r__ueie$next  = mie__r__ueie;
    \mie__r__seie$next  = mie__r__seie;
    \mie__r__zero2$next  = mie__r__zero2;
    \mie__r__meie$next  = mie__r__meie;
    \mie__r__zero3$next  = mie__r__zero3;
    (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:54" *)
    if (mie__we) begin
      { \mie__r__zero3$next , \mie__r__meie$next , \mie__r__zero2$next , \mie__r__seie$next , \mie__r__ueie$next , \mie__r__mtie$next , \mie__r__zero1$next , \mie__r__stie$next , \mie__r__utie$next , \mie__r__msie$next , \mie__r__zero0$next , \mie__r__ssie$next , \mie__r__usie$next  } = { mie__w__zero3, mie__w__meie, mie__w__zero2, mie__w__seie, mie__w__ueie, mie__w__mtie, mie__w__zero1, mie__w__stie, mie__w__utie, mie__w__msie, mie__w__zero0, mie__w__ssie, mie__w__usie };
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \mie__r__usie$next  = 1'h0;
      \mie__r__ssie$next  = 1'h0;
      \mie__r__zero0$next  = 1'h0;
      \mie__r__msie$next  = 1'h0;
      \mie__r__utie$next  = 1'h0;
      \mie__r__stie$next  = 1'h0;
      \mie__r__zero1$next  = 1'h0;
      \mie__r__mtie$next  = 1'h0;
      \mie__r__ueie$next  = 1'h0;
      \mie__r__seie$next  = 1'h0;
      \mie__r__zero2$next  = 1'h0;
      \mie__r__meie$next  = 1'h0;
      \mie__r__zero3$next  = 20'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \mtvec__r__mode$next  = mtvec__r__mode;
    \mtvec__r__base$next  = mtvec__r__base;
    (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:54" *)
    if (mtvec__we) begin
      { \mtvec__r__base$next , \mtvec__r__mode$next  } = { mtvec__w__base, mtvec__w__mode };
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \mtvec__r__mode$next  = 2'h0;
      \mtvec__r__base$next  = 30'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \mscratch__r__value$next  = mscratch__r__value;
    (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:54" *)
    if (mscratch__we) begin
      \mscratch__r__value$next  = mscratch__w__value;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \mscratch__r__value$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \mepc__r__zero$next  = mepc__r__zero;
    \mepc__r__base$next  = mepc__r__base;
    (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:54" *)
    if (mepc__we) begin
      { \mepc__r__base$next , \mepc__r__zero$next  } = { mepc__w__base, mepc__w__zero };
    end
    (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *)
    if (\$7 ) begin
      (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:87" *)
      if (m_raise) begin
        \mepc__r__base$next  = m_pc[31:2];
      end
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \mepc__r__zero$next  = 2'h0;
      \mepc__r__base$next  = 30'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \mcause__r__ecode$next  = mcause__r__ecode;
    \mcause__r__interrupt$next  = mcause__r__interrupt;
    (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:54" *)
    if (mcause__we) begin
      { \mcause__r__interrupt$next , \mcause__r__ecode$next  } = { mcause__w__interrupt, mcause__w__ecode };
    end
    (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *)
    if (\$11 ) begin
      (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:87" *)
      if (m_raise) begin
        (* full_case = 32'd1 *)
        (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:93" *)
        if (\$13 ) begin
          \mcause__r__ecode$next  = \$15 ;
          \mcause__r__interrupt$next  = 1'h0;
        end else begin
          \mcause__r__ecode$next  = \$17 ;
          \mcause__r__interrupt$next  = 1'h1;
        end
      end
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \mcause__r__ecode$next  = 31'h00000000;
      \mcause__r__interrupt$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \mtval__r__value$next  = mtval__r__value;
    (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:54" *)
    if (mtval__we) begin
      \mtval__r__value$next  = mtval__w__value;
    end
    (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:86" *)
    if (\$21 ) begin
      (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:87" *)
      if (m_raise) begin
        (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:93" *)
        if (\$23 ) begin
          (* full_case = 32'd1 *)
          (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:98" *)
          casez (trap_pe_o)
            /* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:99" */
            4'h0:
                \mtval__r__value$next  = m_branch_target;
            /* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:101" */
            4'h1:
                \mtval__r__value$next  = \$26 [31:0];
            /* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:103" */
            4'h2:
                \mtval__r__value$next  = m_instruction;
            /* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:105" */
            4'h3:
                \mtval__r__value$next  = m_pc;
            /* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:107" */
            4'h4, 4'h6:
                \mtval__r__value$next  = m_result;
            /* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:109" */
            4'h5, 4'h7:
                \mtval__r__value$next  = \$29 [31:0];
            /* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:111" */
            default:
                \mtval__r__value$next  = 32'd0;
          endcase
        end
      end
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \mtval__r__value$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \mip__r__usip$next  = mip__r__usip;
    \mip__r__ssip$next  = mip__r__ssip;
    \mip__r__zero0$next  = mip__r__zero0;
    \mip__r__utip$next  = mip__r__utip;
    \mip__r__stip$next  = mip__r__stip;
    \mip__r__zero1$next  = mip__r__zero1;
    \mip__r__ueip$next  = mip__r__ueip;
    \mip__r__seip$next  = mip__r__seip;
    \mip__r__zero2$next  = mip__r__zero2;
    \mip__r__zero3$next  = mip__r__zero3;
    (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:54" *)
    if (mip__we) begin
      { \mip__r__zero3$next , \mip__r__zero2$next , \mip__r__seip$next , \mip__r__ueip$next , \mip__r__zero1$next , \mip__r__stip$next , \mip__r__utip$next , \mip__r__zero0$next , \mip__r__ssip$next , \mip__r__usip$next  } = { mip__w__zero3, mip__w__zero2, mip__w__seip, mip__w__ueip, mip__w__zero1, mip__w__stip, mip__w__utip, mip__w__zero0, mip__w__ssip, mip__w__usip };
    end
    begin
        \mip__r__msip$next  = software_interrupt;
    end
    begin
        \mip__r__mtip$next  = timer_interrupt;
    end
    begin
        \mip__r__meip$next  = \$31 ;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \mip__r__usip$next  = 1'h0;
      \mip__r__ssip$next  = 1'h0;
      \mip__r__zero0$next  = 1'h0;
      \mip__r__msip$next  = 1'h0;
      \mip__r__utip$next  = 1'h0;
      \mip__r__stip$next  = 1'h0;
      \mip__r__zero1$next  = 1'h0;
      \mip__r__mtip$next  = 1'h0;
      \mip__r__ueip$next  = 1'h0;
      \mip__r__seip$next  = 1'h0;
      \mip__r__zero2$next  = 1'h0;
      \mip__r__meip$next  = 1'h0;
      \mip__r__zero3$next  = 20'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \irq_mask__r__value$next  = irq_mask__r__value;
    (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:54" *)
    if (irq_mask__we) begin
      \irq_mask__r__value$next  = irq_mask__w__value;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \irq_mask__r__value$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \irq_pending__r__value$next  = \$33 ;
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \irq_pending__r__value$next  = 32'd0;
    end
  end
  assign \$25  = \$26 ;
  assign \$28  = \$29 ;
  assign m_raise = \$47 ;
  assign interrupt_pe_i[11] = \$39 ;
  assign interrupt_pe_i[7] = \$37 ;
  assign interrupt_pe_i[3] = \$35 ;
  assign { interrupt_pe_i[15:12], interrupt_pe_i[10:8], interrupt_pe_i[6:4], interrupt_pe_i[2:0] } = 13'h0000;
  assign trap_pe_i[11] = m_ecall;
  assign trap_pe_i[7] = m_store_error;
  assign trap_pe_i[6] = m_store_misaligned;
  assign trap_pe_i[5] = m_load_error;
  assign trap_pe_i[4] = m_load_misaligned;
  assign trap_pe_i[3] = m_ebreak;
  assign trap_pe_i[2] = m_illegal;
  assign trap_pe_i[1] = m_fetch_error;
  assign trap_pe_i[0] = m_fetch_misaligned;
  assign { trap_pe_i[15:12], trap_pe_i[10:8] } = 7'h00;
  assign \$26  = { 1'h0, m_fetch_badaddr, 2'h0 };
  assign \$29  = { 1'h0, m_loadstore_badaddr, 2'h0 };
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.exception.interrupt_pe (n, o, i);
  reg \$auto$verilog_backend.cc:2352:dump_module$10  = 0;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:82" *)
  wire \$1 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:73" *)
  input [15:0] i;
  wire [15:0] i;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:75" *)
  output n;
  wire n;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74" *)
  output [3:0] o;
  reg [3:0] o;
  assign \$1  = ! (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:82" *) i;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    o = 4'h0;
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[15]) begin
      o = 4'hf;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[14]) begin
      o = 4'he;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[13]) begin
      o = 4'hd;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[12]) begin
      o = 4'hc;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[11]) begin
      o = 4'hb;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[10]) begin
      o = 4'ha;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[9]) begin
      o = 4'h9;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[8]) begin
      o = 4'h8;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[7]) begin
      o = 4'h7;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[6]) begin
      o = 4'h6;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[5]) begin
      o = 4'h5;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[4]) begin
      o = 4'h4;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[3]) begin
      o = 4'h3;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[2]) begin
      o = 4'h2;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[1]) begin
      o = 4'h1;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[0]) begin
      o = 4'h0;
    end
  end
  assign n = \$1 ;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.exception.trap_pe (n, o, i);
  reg \$auto$verilog_backend.cc:2352:dump_module$11  = 0;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:82" *)
  wire \$1 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:73" *)
  input [15:0] i;
  wire [15:0] i;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:75" *)
  output n;
  wire n;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74" *)
  output [3:0] o;
  reg [3:0] o;
  assign \$1  = ! (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:82" *) i;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$11 ) begin end
    o = 4'h0;
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[15]) begin
      o = 4'hf;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[14]) begin
      o = 4'he;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[13]) begin
      o = 4'hd;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[12]) begin
      o = 4'hc;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[11]) begin
      o = 4'hb;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[10]) begin
      o = 4'ha;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[9]) begin
      o = 4'h9;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[8]) begin
      o = 4'h8;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[7]) begin
      o = 4'h7;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[6]) begin
      o = 4'h6;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[5]) begin
      o = 4'h5;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[4]) begin
      o = 4'h4;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[3]) begin
      o = 4'h3;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[2]) begin
      o = 4'h2;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[1]) begin
      o = 4'h1;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80" *)
    if (i[0]) begin
      o = 4'h0;
    end
  end
  assign n = \$1 ;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.f (stall, kill, \valid$1 , \stall$2 , \kill$3 , payload__fence_i, payload__branch_taken, payload__branch_predict_taken, payload__mret, \valid$4 , m_raise, \valid$5 , \stall$6 , \valid$7 , rst, clk, valid);
  reg \$auto$verilog_backend.cc:2352:dump_module$12  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *)
  wire \$10 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:90" *)
  wire \$12 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *)
  wire \$14 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *)
  wire \$17 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:529" *)
  wire \$19 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *)
  wire \$21 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:716" *)
  wire \$23 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:716" *)
  wire \$25 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:716" *)
  wire \$27 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *)
  wire \$29 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *)
  wire \$31 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *)
  wire \$33 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *)
  wire \$35 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *)
  wire \$37 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:721" *)
  wire \$39 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:721" *)
  wire \$41 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *)
  wire \$43 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:100" *)
  wire \$45 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *)
  wire \$8 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input kill;
  wire kill;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:60" *)
  wire \kill$16 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  output \kill$3 ;
  wire \kill$3 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/exception.py:48" *)
  input m_raise;
  wire m_raise;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input payload__branch_predict_taken;
  wire payload__branch_predict_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input payload__branch_taken;
  wire payload__branch_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input payload__fence_i;
  wire payload__fence_i;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input payload__mret;
  wire payload__mret;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  output stall;
  wire stall;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input \stall$2 ;
  wire \stall$2 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:61" *)
  output \stall$6 ;
  wire \stall$6 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input valid;
  wire valid;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  output \valid$1 ;
  reg \valid$1  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \valid$1$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  input \valid$4 ;
  wire \valid$4 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  input \valid$5 ;
  wire \valid$5 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  output \valid$7 ;
  wire \valid$7 ;
  assign \$10  = valid & (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *) \$8 ;
  assign \$12  = ~ (* src = "/home/nshimizu/build/minerva/minerva/stage.py:90" *) \stall$6 ;
  assign \$14  = ~ (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *) \stall$2 ;
  assign \$17  = \$14  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *) \kill$16 ;
  assign \$19  = payload__fence_i & (* src = "/home/nshimizu/build/minerva/minerva/core.py:529" *) \valid$4 ;
  assign \$23  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:716" *) payload__branch_taken;
  assign \$25  = payload__branch_predict_taken & (* src = "/home/nshimizu/build/minerva/minerva/core.py:716" *) \$23 ;
  assign \$27  = \$25  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:716" *) \valid$5 ;
  assign \$29  = \$21  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *) \$27 ;
  assign \$31  = ~ (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *) payload__branch_predict_taken;
  assign \$33  = \$31  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *) payload__branch_taken;
  assign \$35  = \$33  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:719" *) \valid$5 ;
  assign \$37  = \$29  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *) \$35 ;
  assign \$39  = m_raise | (* src = "/home/nshimizu/build/minerva/minerva/core.py:721" *) payload__mret;
  assign \$41  = \$39  & (* src = "/home/nshimizu/build/minerva/minerva/core.py:721" *) \valid$5 ;
  assign \$43  = \$37  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *) \$41 ;
  always @(posedge clk)
    \valid$1  <= \valid$1$next ;
  assign \$8  = ~ (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *) kill;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$12 ) begin end
    \valid$1$next  = \valid$1 ;
    (* src = "/home/nshimizu/build/minerva/minerva/stage.py:90" *)
    if (\$12 ) begin
      \valid$1$next  = \valid$7 ;
    end else if (\$17 ) begin
      \valid$1$next  = 1'h0;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \valid$1$next  = 1'h0;
    end
  end
  assign \stall$6  = \$45 ;
  assign \kill$16  = \$43 ;
  assign \kill$3  = \kill$16 ;
  assign stall = \stall$6 ;
  assign \valid$7  = \$10 ;
  assign \$45  = \stall$2 ;
  assign \$21  = \$19 ;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.fetch (a_stall, a_valid, f_stall, f_valid, ibus__adr, ibus__dat_r, ibus__sel, ibus__cyc, ibus__stb, ibus__ack, ibus__err, f_instruction, f_fetch_error, f_badaddr, rst, clk, a_busy, f_busy, a_pc);
  reg \$auto$verilog_backend.cc:2352:dump_module$13  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *)
  wire \$1 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *)
  wire \$11 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *)
  wire \$13 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *)
  wire \$15 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *)
  wire \$17 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *)
  wire \$19 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *)
  wire \$21 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *)
  wire \$23 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *)
  wire \$25 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *)
  wire \$27 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *)
  wire \$29 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *)
  wire \$3 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *)
  wire \$31 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *)
  wire \$33 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:101" *)
  wire \$35 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:106" *)
  wire \$37 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:101" *)
  wire \$39 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:106" *)
  wire \$41 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *)
  wire \$5 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *)
  wire \$7 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *)
  wire \$9 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:74" *)
  output a_busy;
  wire a_busy;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:68" *)
  input [31:0] a_pc;
  wire [31:0] a_pc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:69" *)
  input a_stall;
  wire a_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:70" *)
  input a_valid;
  wire a_valid;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:78" *)
  output [29:0] f_badaddr;
  reg [29:0] f_badaddr = 30'h00000000;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:78" *)
  reg [29:0] \f_badaddr$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:75" *)
  output f_busy;
  reg f_busy;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:77" *)
  output f_fetch_error;
  reg f_fetch_error = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:77" *)
  reg \f_fetch_error$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:76" *)
  output [31:0] f_instruction;
  reg [31:0] f_instruction;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:71" *)
  input f_stall;
  wire f_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:72" *)
  input f_valid;
  wire f_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  input ibus__ack;
  wire ibus__ack;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  output [29:0] ibus__adr;
  reg [29:0] ibus__adr = 30'h00000000;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  reg [29:0] \ibus__adr$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  output ibus__cyc;
  reg ibus__cyc = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  reg \ibus__cyc$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  input [31:0] ibus__dat_r;
  wire [31:0] ibus__dat_r;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  input ibus__err;
  wire ibus__err;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  output [3:0] ibus__sel;
  wire [3:0] ibus__sel;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  output ibus__stb;
  reg ibus__stb = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:66" *)
  reg \ibus__stb$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:85" *)
  reg [31:0] ibus_rdata = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:85" *)
  reg [31:0] \ibus_rdata$next ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  assign \$9  = \$5  | (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *) \$7 ;
  assign \$11  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *) a_stall;
  assign \$13  = a_valid & (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *) \$11 ;
  assign \$15  = ibus__ack | (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *) ibus__err;
  assign \$17  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *) f_valid;
  assign \$1  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *) a_stall;
  assign \$19  = \$15  | (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *) \$17 ;
  assign \$21  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *) a_stall;
  assign \$23  = a_valid & (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *) \$21 ;
  assign \$25  = ibus__ack | (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *) ibus__err;
  assign \$27  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *) f_valid;
  assign \$29  = \$25  | (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *) \$27 ;
  assign \$31  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *) a_stall;
  assign \$33  = a_valid & (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *) \$31 ;
  assign \$35  = ibus__cyc & (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:101" *) ibus__err;
  assign \$37  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:106" *) f_stall;
  assign \$3  = a_valid & (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:93" *) \$1 ;
  assign \$39  = ibus__cyc & (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:101" *) ibus__err;
  assign \$41  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:106" *) f_stall;
  always @(posedge clk)
    ibus__cyc <= \ibus__cyc$next ;
  always @(posedge clk)
    ibus__stb <= \ibus__stb$next ;
  always @(posedge clk)
    ibus_rdata <= \ibus_rdata$next ;
  always @(posedge clk)
    ibus__adr <= \ibus__adr$next ;
  always @(posedge clk)
    f_fetch_error <= \f_fetch_error$next ;
  always @(posedge clk)
    f_badaddr <= \f_badaddr$next ;
  assign \$5  = ibus__ack | (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *) ibus__err;
  assign \$7  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *) f_valid;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$13 ) begin end
    \ibus__cyc$next  = ibus__cyc;
    (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:86" *)
    if (ibus__cyc) begin
      (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *)
      if (\$9 ) begin
        \ibus__cyc$next  = 1'h0;
      end
    end else if (\$3 ) begin
      \ibus__cyc$next  = 1'h1;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \ibus__cyc$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$13 ) begin end
    \ibus__stb$next  = ibus__stb;
    (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:86" *)
    if (ibus__cyc) begin
      (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *)
      if (\$19 ) begin
        \ibus__stb$next  = 1'h0;
      end
    end else if (\$13 ) begin
      \ibus__stb$next  = 1'h1;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \ibus__stb$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$13 ) begin end
    \ibus_rdata$next  = ibus_rdata;
    (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:86" *)
    if (ibus__cyc) begin
      (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:87" *)
      if (\$29 ) begin
        \ibus_rdata$next  = ibus__dat_r;
      end
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \ibus_rdata$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$13 ) begin end
    \ibus__adr$next  = ibus__adr;
    (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:86" *)
    if (ibus__cyc) begin
    end else if (\$33 ) begin
      \ibus__adr$next  = a_pc[31:2];
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \ibus__adr$next  = 30'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$13 ) begin end
    \f_fetch_error$next  = f_fetch_error;
    (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:101" *)
    if (\$35 ) begin
      \f_fetch_error$next  = 1'h1;
    end else if (\$37 ) begin
      \f_fetch_error$next  = 1'h0;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \f_fetch_error$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$13 ) begin end
    \f_badaddr$next  = f_badaddr;
    (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:101" *)
    if (\$39 ) begin
      \f_badaddr$next  = ibus__adr;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \f_badaddr$next  = 30'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$13 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:111" *)
    if (f_fetch_error) begin
      f_busy = 1'h0;
    end else begin
      f_busy = ibus__cyc;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$13 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:111" *)
    if (f_fetch_error) begin
      f_instruction = 32'd19;
    end else begin
      f_instruction = ibus_rdata;
    end
  end
  assign a_busy = ibus__cyc;
  assign ibus__sel = 4'hf;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.gprf (rp2__addr, wp__en, wp__addr, wp__data, rp1__data, rp2__data, rst, clk, rp1__addr);
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:12" *)
  input [4:0] rp1__addr;
  wire [4:0] rp1__addr;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:12" *)
  output [31:0] rp1__data;
  wire [31:0] rp1__data;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:13" *)
  input [4:0] rp2__addr;
  wire [4:0] rp2__addr;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:13" *)
  output [31:0] rp2__data;
  wire [31:0] rp2__data;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:14" *)
  input [4:0] wp__addr;
  wire [4:0] wp__addr;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:14" *)
  input [31:0] wp__data;
  wire [31:0] wp__data;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:14" *)
  input wp__en;
  wire wp__en;
  \minerva_cpu.gprf.mem  mem (
    .clk(clk),
    .rp1__addr(rp1__addr),
    .rp1__data(rp1__data),
    .rp2__addr(rp2__addr),
    .rp2__data(rp2__data),
    .rst(rst),
    .wp__addr(wp__addr),
    .wp__data(wp__data),
    .wp__en(wp__en)
  );
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.gprf.mem (rp2__addr, wp__en, wp__addr, wp__data, rp1__data, rp2__data, rst, clk, rp1__addr);
  reg \$auto$verilog_backend.cc:2352:dump_module$14  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:95" *)
  wire \$10 ;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:88" *)
  wire \$4 ;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:88" *)
  wire \$6 ;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:95" *)
  wire \$8 ;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:33" *)
  wire [4:0] _mem_r_addr;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:33" *)
  wire [4:0] \_mem_r_addr$2 ;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:33" *)
  wire [31:0] _mem_r_data;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:33" *)
  wire [31:0] \_mem_r_data$3 ;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:33" *)
  wire _mem_r_en;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:33" *)
  wire \_mem_r_en$1 ;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:48" *)
  wire [4:0] _mem_w_addr;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:48" *)
  wire [31:0] _mem_w_data;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:48" *)
  wire _mem_w_en;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:78" *)
  reg [1:0] collision = 2'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:78" *)
  reg [1:0] \collision$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:80" *)
  reg [31:0] fwd_wp_data = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:80" *)
  reg [31:0] \fwd_wp_data$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:79" *)
  reg fwd_wp_en = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/mem.py:79" *)
  reg \fwd_wp_en$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:12" *)
  input [4:0] rp1__addr;
  wire [4:0] rp1__addr;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:12" *)
  output [31:0] rp1__data;
  reg [31:0] rp1__data;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:13" *)
  input [4:0] rp2__addr;
  wire [4:0] rp2__addr;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:13" *)
  output [31:0] rp2__data;
  reg [31:0] rp2__data;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:14" *)
  input [4:0] wp__addr;
  wire [4:0] wp__addr;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:14" *)
  input [31:0] wp__data;
  wire [31:0] wp__data;
  (* src = "/home/nshimizu/build/minerva/minerva/gpr.py:14" *)
  input wp__en;
  wire wp__en;
  reg [31:0] mem_rp1 [31:0];
  initial begin
    mem_rp1[0] = 32'd0;
    mem_rp1[1] = 32'd0;
    mem_rp1[2] = 32'd0;
    mem_rp1[3] = 32'd0;
    mem_rp1[4] = 32'd0;
    mem_rp1[5] = 32'd0;
    mem_rp1[6] = 32'd0;
    mem_rp1[7] = 32'd0;
    mem_rp1[8] = 32'd0;
    mem_rp1[9] = 32'd0;
    mem_rp1[10] = 32'd0;
    mem_rp1[11] = 32'd0;
    mem_rp1[12] = 32'd0;
    mem_rp1[13] = 32'd0;
    mem_rp1[14] = 32'd0;
    mem_rp1[15] = 32'd0;
    mem_rp1[16] = 32'd0;
    mem_rp1[17] = 32'd0;
    mem_rp1[18] = 32'd0;
    mem_rp1[19] = 32'd0;
    mem_rp1[20] = 32'd0;
    mem_rp1[21] = 32'd0;
    mem_rp1[22] = 32'd0;
    mem_rp1[23] = 32'd0;
    mem_rp1[24] = 32'd0;
    mem_rp1[25] = 32'd0;
    mem_rp1[26] = 32'd0;
    mem_rp1[27] = 32'd0;
    mem_rp1[28] = 32'd0;
    mem_rp1[29] = 32'd0;
    mem_rp1[30] = 32'd0;
    mem_rp1[31] = 32'd0;
  end
  always @(posedge clk) begin
    if (_mem_w_en)
      mem_rp1[_mem_w_addr] <= _mem_w_data;
  end
  reg [31:0] _0_;
  reg [31:0] _1_;
  always @(posedge clk) begin
    _0_ <= mem_rp1[_mem_r_addr];
    _1_ <= mem_rp1[\_mem_r_addr$2 ];
  end
  initial _0_ = 32'd0;
  assign _mem_r_data = _0_;
  initial _1_ = 32'd0;
  assign \_mem_r_data$3  = _1_;
  assign \$10  = collision[1] & (* src = "/home/nshimizu/build/minerva/minerva/mem.py:95" *) fwd_wp_en;
  always @(posedge clk)
    fwd_wp_en <= \fwd_wp_en$next ;
  always @(posedge clk)
    fwd_wp_data <= \fwd_wp_data$next ;
  always @(posedge clk)
    collision <= \collision$next ;
  assign \$4  = wp__addr == (* src = "/home/nshimizu/build/minerva/minerva/mem.py:88" *) rp1__addr;
  assign \$6  = wp__addr == (* src = "/home/nshimizu/build/minerva/minerva/mem.py:88" *) rp2__addr;
  assign \$8  = collision[0] & (* src = "/home/nshimizu/build/minerva/minerva/mem.py:95" *) fwd_wp_en;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$14 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/mem.py:95" *)
    if (\$8 ) begin
      rp1__data = fwd_wp_data;
    end else begin
      rp1__data = _mem_r_data;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$14 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/mem.py:95" *)
    if (\$10 ) begin
      rp2__data = fwd_wp_data;
    end else begin
      rp2__data = \_mem_r_data$3 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$14 ) begin end
    \fwd_wp_en$next  = wp__en;
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \fwd_wp_en$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$14 ) begin end
    \fwd_wp_data$next  = wp__data;
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \fwd_wp_data$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$14 ) begin end
    \collision$next [0] = \$4 ;
    \collision$next [1] = \$6 ;
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \collision$next  = 2'h0;
    end
  end
  assign _mem_w_data = wp__data;
  assign _mem_w_en = wp__en;
  assign _mem_w_addr = wp__addr;
  assign \_mem_r_en$1  = 1'h1;
  assign \_mem_r_addr$2  = rp2__addr;
  assign _mem_r_en = 1'h1;
  assign _mem_r_addr = rp1__addr;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.loadstore (m_store_error, m_badaddr, x_addr, x_mask, x_load, x_store, x_store_data, x_stall, x_valid, m_stall, m_valid, dbus__adr, dbus__dat_w, dbus__dat_r, dbus__sel, dbus__cyc, dbus__stb, dbus__ack, dbus__we, dbus__err, m_load_data
, rst, clk, x_busy, m_busy, m_load_error);
  reg \$auto$verilog_backend.cc:2352:dump_module$15  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$1 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *)
  wire \$11 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *)
  wire \$13 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$15 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$17 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$19 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$21 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *)
  wire \$23 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *)
  wire \$25 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *)
  wire \$27 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$29 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$3 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$31 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$33 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$35 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *)
  wire \$37 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *)
  wire \$39 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *)
  wire \$41 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$43 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$45 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$47 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$49 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$5 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$51 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$53 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$55 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$57 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$59 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$61 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$63 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$65 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$67 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$69 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$7 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$71 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *)
  wire \$73 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:118" *)
  wire \$75 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:124" *)
  wire \$77 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:120" *)
  wire \$79 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:118" *)
  wire \$81 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:124" *)
  wire \$83 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:118" *)
  wire \$85 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:124" *)
  wire \$87 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:132" *)
  wire \$89 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *)
  wire \$9 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  input dbus__ack;
  wire dbus__ack;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  output [29:0] dbus__adr;
  reg [29:0] dbus__adr = 30'h00000000;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  reg [29:0] \dbus__adr$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  output dbus__cyc;
  reg dbus__cyc = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  reg \dbus__cyc$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  input [31:0] dbus__dat_r;
  wire [31:0] dbus__dat_r;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  output [31:0] dbus__dat_w;
  reg [31:0] dbus__dat_w = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  reg [31:0] \dbus__dat_w$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  input dbus__err;
  wire dbus__err;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  output [3:0] dbus__sel;
  reg [3:0] dbus__sel = 4'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  reg [3:0] \dbus__sel$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  output dbus__stb;
  reg dbus__stb = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  reg \dbus__stb$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  output dbus__we;
  reg dbus__we = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:77" *)
  reg \dbus__we$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:94" *)
  output [29:0] m_badaddr;
  reg [29:0] m_badaddr = 30'h00000000;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:94" *)
  reg [29:0] \m_badaddr$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:90" *)
  output m_busy;
  reg m_busy;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:91" *)
  output [31:0] m_load_data;
  reg [31:0] m_load_data = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:91" *)
  reg [31:0] \m_load_data$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:92" *)
  output m_load_error;
  reg m_load_error = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:92" *)
  reg \m_load_error$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:86" *)
  input m_stall;
  wire m_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:93" *)
  output m_store_error;
  reg m_store_error = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:93" *)
  reg \m_store_error$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:87" *)
  input m_valid;
  wire m_valid;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:79" *)
  input [31:0] x_addr;
  wire [31:0] x_addr;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:89" *)
  output x_busy;
  wire x_busy;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:81" *)
  input x_load;
  wire x_load;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:80" *)
  input [3:0] x_mask;
  wire [3:0] x_mask;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:84" *)
  input x_stall;
  wire x_stall;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:82" *)
  input x_store;
  wire x_store;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:83" *)
  input [31:0] x_store_data;
  wire [31:0] x_store_data;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:85" *)
  input x_valid;
  wire x_valid;
  assign \$9  = dbus__ack | (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *) dbus__err;
  always @(posedge clk)
    m_badaddr <= \m_badaddr$next ;
  assign \$11  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *) m_valid;
  assign \$13  = \$9  | (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *) \$11 ;
  assign \$15  = x_load | (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_store;
  assign \$17  = \$15  & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_valid;
  assign \$1  = x_load | (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_store;
  assign \$19  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_stall;
  assign \$21  = \$17  & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) \$19 ;
  assign \$23  = dbus__ack | (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *) dbus__err;
  assign \$25  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *) m_valid;
  assign \$27  = \$23  | (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *) \$25 ;
  assign \$29  = x_load | (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_store;
  assign \$31  = \$29  & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_valid;
  assign \$33  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_stall;
  assign \$35  = \$31  & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) \$33 ;
  assign \$37  = dbus__ack | (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *) dbus__err;
  assign \$3  = \$1  & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_valid;
  assign \$39  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *) m_valid;
  assign \$41  = \$37  | (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *) \$39 ;
  assign \$43  = x_load | (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_store;
  assign \$45  = \$43  & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_valid;
  assign \$47  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_stall;
  assign \$49  = \$45  & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) \$47 ;
  assign \$51  = x_load | (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_store;
  assign \$53  = \$51  & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_valid;
  assign \$55  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_stall;
  assign \$57  = \$53  & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) \$55 ;
  assign \$5  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_stall;
  assign \$59  = x_load | (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_store;
  assign \$61  = \$59  & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_valid;
  assign \$63  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_stall;
  assign \$65  = \$61  & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) \$63 ;
  assign \$67  = x_load | (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_store;
  assign \$69  = \$67  & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_valid;
  assign \$71  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) x_stall;
  assign \$73  = \$69  & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) \$71 ;
  assign \$75  = dbus__cyc & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:118" *) dbus__err;
  assign \$77  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:124" *) m_stall;
  assign \$7  = \$3  & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:108" *) \$5 ;
  assign \$79  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:120" *) dbus__we;
  assign \$81  = dbus__cyc & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:118" *) dbus__err;
  assign \$83  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:124" *) m_stall;
  assign \$85  = dbus__cyc & (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:118" *) dbus__err;
  assign \$87  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:124" *) m_stall;
  assign \$89  = m_load_error | (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:132" *) m_store_error;
  always @(posedge clk)
    dbus__cyc <= \dbus__cyc$next ;
  always @(posedge clk)
    dbus__stb <= \dbus__stb$next ;
  always @(posedge clk)
    m_load_data <= \m_load_data$next ;
  always @(posedge clk)
    dbus__adr <= \dbus__adr$next ;
  always @(posedge clk)
    dbus__sel <= \dbus__sel$next ;
  always @(posedge clk)
    dbus__we <= \dbus__we$next ;
  always @(posedge clk)
    dbus__dat_w <= \dbus__dat_w$next ;
  always @(posedge clk)
    m_load_error <= \m_load_error$next ;
  always @(posedge clk)
    m_store_error <= \m_store_error$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \dbus__cyc$next  = dbus__cyc;
    (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:101" *)
    if (dbus__cyc) begin
      (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *)
      if (\$13 ) begin
        \dbus__cyc$next  = 1'h0;
      end
    end else if (\$7 ) begin
      \dbus__cyc$next  = 1'h1;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \dbus__cyc$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \dbus__stb$next  = dbus__stb;
    (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:101" *)
    if (dbus__cyc) begin
      (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *)
      if (\$27 ) begin
        \dbus__stb$next  = 1'h0;
      end
    end else if (\$21 ) begin
      \dbus__stb$next  = 1'h1;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \dbus__stb$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:132" *)
    if (\$89 ) begin
      m_busy = 1'h0;
    end else begin
      m_busy = dbus__cyc;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \m_load_data$next  = m_load_data;
    (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:101" *)
    if (dbus__cyc) begin
      (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:102" *)
      if (\$41 ) begin
        \m_load_data$next  = dbus__dat_r;
      end
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \m_load_data$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \dbus__adr$next  = dbus__adr;
    (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:101" *)
    if (dbus__cyc) begin
    end else if (\$49 ) begin
      \dbus__adr$next  = x_addr[31:2];
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \dbus__adr$next  = 30'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \dbus__sel$next  = dbus__sel;
    (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:101" *)
    if (dbus__cyc) begin
    end else if (\$57 ) begin
      \dbus__sel$next  = x_mask;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \dbus__sel$next  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \dbus__we$next  = dbus__we;
    (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:101" *)
    if (dbus__cyc) begin
    end else if (\$65 ) begin
      \dbus__we$next  = x_store;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \dbus__we$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \dbus__dat_w$next  = dbus__dat_w;
    (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:101" *)
    if (dbus__cyc) begin
    end else if (\$73 ) begin
      \dbus__dat_w$next  = x_store_data;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \dbus__dat_w$next  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \m_load_error$next  = m_load_error;
    (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:118" *)
    if (\$75 ) begin
      \m_load_error$next  = \$79 ;
    end else if (\$77 ) begin
      \m_load_error$next  = 1'h0;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \m_load_error$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \m_store_error$next  = m_store_error;
    (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:118" *)
    if (\$81 ) begin
      \m_store_error$next  = dbus__we;
    end else if (\$83 ) begin
      \m_store_error$next  = 1'h0;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \m_store_error$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \m_badaddr$next  = m_badaddr;
    (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:118" *)
    if (\$85 ) begin
      \m_badaddr$next  = dbus__adr;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \m_badaddr$next  = 30'h00000000;
    end
  end
  assign x_busy = dbus__cyc;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.logic (src1, src2, result, op);
  reg \$auto$verilog_backend.cc:2352:dump_module$16  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:22" *)
  wire [31:0] \$1 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:24" *)
  wire [31:0] \$3 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:26" *)
  wire [31:0] \$5 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:11" *)
  input [2:0] op;
  wire [2:0] op;
  (* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:15" *)
  output [31:0] result;
  reg [31:0] result;
  (* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:12" *)
  input [31:0] src1;
  wire [31:0] src1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:13" *)
  input [31:0] src2;
  wire [31:0] src2;
  assign \$1  = src1 ^ (* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:22" *) src2;
  assign \$3  = src1 | (* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:24" *) src2;
  assign \$5  = src1 & (* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:26" *) src2;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$16 ) begin end
    result = 32'd0;
    (* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:20" *)
    casez (op)
      /* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:21" */
      3'h4:
          result = \$1 ;
      /* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:23" */
      3'h6:
          result = \$3 ;
      /* src = "/home/nshimizu/build/minerva/minerva/units/logic.py:25" */
      3'h7:
          result = \$5 ;
    endcase
  end
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.m (stall, kill, \valid$1 , \stall$2 , \kill$3 , payload__exception, \valid$4 , \valid$5 , \valid$6 , \valid$7 , \stall$8 , rst, clk, a_busy, f_busy, x_busy, m_busy, valid);
  reg \$auto$verilog_backend.cc:2352:dump_module$17  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *)
  wire \$11 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:90" *)
  wire \$13 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *)
  wire \$15 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *)
  wire \$18 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:492" *)
  wire \$20 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:97" *)
  wire \$22 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:349" *)
  wire \$24 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:100" *)
  wire \$26 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:350" *)
  wire \$28 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:100" *)
  wire \$30 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:515" *)
  wire \$32 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:100" *)
  wire \$34 ;
  (* src = "/home/nshimizu/build/minerva/minerva/core.py:516" *)
  wire \$36 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:100" *)
  wire \$38 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:100" *)
  wire \$40 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *)
  wire \$9 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:74" *)
  input a_busy;
  wire a_busy;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:75" *)
  input f_busy;
  wire f_busy;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input kill;
  wire kill;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:60" *)
  wire \kill$17 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  output \kill$3 ;
  wire \kill$3 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:90" *)
  input m_busy;
  wire m_busy;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input payload__exception;
  wire payload__exception;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  output stall;
  wire stall;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input \stall$2 ;
  wire \stall$2 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:61" *)
  output \stall$8 ;
  wire \stall$8 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input valid;
  wire valid;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  output \valid$1 ;
  reg \valid$1  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \valid$1$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  input \valid$4 ;
  wire \valid$4 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  input \valid$5 ;
  wire \valid$5 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  output \valid$6 ;
  wire \valid$6 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  input \valid$7 ;
  wire \valid$7 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/loadstore.py:89" *)
  input x_busy;
  wire x_busy;
  assign \$9  = ~ (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *) kill;
  assign \$11  = valid & (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *) \$9 ;
  assign \$13  = ~ (* src = "/home/nshimizu/build/minerva/minerva/stage.py:90" *) \stall$8 ;
  assign \$15  = ~ (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *) \stall$2 ;
  assign \$18  = \$15  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *) \kill$17 ;
  assign \$20  = payload__exception & (* src = "/home/nshimizu/build/minerva/minerva/core.py:492" *) \valid$1 ;
  assign \$24  = a_busy & (* src = "/home/nshimizu/build/minerva/minerva/core.py:349" *) \valid$4 ;
  assign \$28  = f_busy & (* src = "/home/nshimizu/build/minerva/minerva/core.py:350" *) \valid$7 ;
  assign \$30  = \$26  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:100" *) \$28 ;
  assign \$32  = x_busy & (* src = "/home/nshimizu/build/minerva/minerva/core.py:515" *) \valid$5 ;
  assign \$34  = \$30  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:100" *) \$32 ;
  assign \$36  = m_busy & (* src = "/home/nshimizu/build/minerva/minerva/core.py:516" *) \valid$6 ;
  assign \$38  = \$34  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:100" *) \$36 ;
  assign \$40  = \$38  | (* src = "/home/nshimizu/build/minerva/minerva/stage.py:100" *) \stall$2 ;
  always @(posedge clk)
    \valid$1  <= \valid$1$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$17 ) begin end
    \valid$1$next  = \valid$1 ;
    (* src = "/home/nshimizu/build/minerva/minerva/stage.py:90" *)
    if (\$13 ) begin
      \valid$1$next  = \valid$6 ;
    end else if (\$18 ) begin
      \valid$1$next  = 1'h0;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \valid$1$next  = 1'h0;
    end
  end
  assign \stall$8  = \$40 ;
  assign \kill$17  = \$22 ;
  assign \kill$3  = \kill$17 ;
  assign stall = \stall$8 ;
  assign \valid$6  = \$11 ;
  assign \$26  = \$24 ;
  assign \$22  = \$20 ;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.pc_sel (d_pc, d_branch_predict_taken, d_branch_target, d_valid, x_pc, x_fence_i, x_valid, m_branch_predict_taken, m_branch_taken, m_branch_target, m_exception, m_mret, m_valid, mtvec_r_base, mepc_r_base, a_pc, f_pc);
  reg \$auto$verilog_backend.cc:2352:dump_module$18  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:43" *)
  wire \$1 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:43" *)
  wire \$11 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:45" *)
  wire \$13 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:45" *)
  wire \$15 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:50" *)
  wire \$17 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:52" *)
  wire \$19 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:54" *)
  wire \$21 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:57" *)
  wire [30:0] \$23 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:57" *)
  wire [30:0] \$24 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:43" *)
  wire \$3 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:45" *)
  wire \$5 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:45" *)
  wire \$7 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:43" *)
  wire \$9 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:30" *)
  output [31:0] a_pc;
  wire [31:0] a_pc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:37" *)
  reg [29:0] a_pc4;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:15" *)
  input d_branch_predict_taken;
  wire d_branch_predict_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:16" *)
  input [31:0] d_branch_target;
  wire [31:0] d_branch_target;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:14" *)
  input [31:0] d_pc;
  wire [31:0] d_pc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:17" *)
  input d_valid;
  wire d_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:13" *)
  input [31:0] f_pc;
  wire [31:0] f_pc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:21" *)
  input m_branch_predict_taken;
  wire m_branch_predict_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:22" *)
  input m_branch_taken;
  wire m_branch_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:23" *)
  input [31:0] m_branch_target;
  wire [31:0] m_branch_target;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:24" *)
  input m_exception;
  wire m_exception;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:25" *)
  input m_mret;
  wire m_mret;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:36" *)
  reg [29:0] m_pc4_a;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:35" *)
  reg m_sel;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:26" *)
  input m_valid;
  wire m_valid;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:28" *)
  input [29:0] mepc_r_base;
  wire [29:0] mepc_r_base;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:27" *)
  input [29:0] mtvec_r_base;
  wire [29:0] mtvec_r_base;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:19" *)
  input x_fence_i;
  wire x_fence_i;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:18" *)
  input [31:0] x_pc;
  wire [31:0] x_pc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:20" *)
  input x_valid;
  wire x_valid;
  assign \$9  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:43" *) m_branch_taken;
  assign \$11  = m_branch_predict_taken & (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:43" *) \$9 ;
  assign \$13  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:45" *) m_branch_predict_taken;
  assign \$15  = \$13  & (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:45" *) m_branch_taken;
  assign \$17  = m_sel & (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:50" *) m_valid;
  assign \$1  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:43" *) m_branch_taken;
  assign \$19  = x_fence_i & (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:52" *) x_valid;
  assign \$21  = d_branch_predict_taken & (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:54" *) d_valid;
  assign \$24  = f_pc[31:2] + (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:57" *) 1'h1;
  assign \$3  = m_branch_predict_taken & (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:43" *) \$1 ;
  assign \$5  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:45" *) m_branch_predict_taken;
  assign \$7  = \$5  & (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:45" *) m_branch_taken;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    m_pc4_a = 30'h00000000;
    (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:39" *)
    if (m_exception) begin
      m_pc4_a = mtvec_r_base;
    end else if (m_mret) begin
      m_pc4_a = mepc_r_base;
    end else if (\$3 ) begin
      m_pc4_a = x_pc[31:2];
    end else if (\$7 ) begin
      m_pc4_a = m_branch_target[31:2];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    m_sel = 1'h1;
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:39" *)
    if (m_exception) begin
    end else if (m_mret) begin
    end else if (\$11 ) begin
    end else if (\$15 ) begin
    end else begin
      m_sel = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/units/fetch.py:50" *)
    if (\$17 ) begin
      a_pc4 = m_pc4_a;
    end else if (\$19 ) begin
      a_pc4 = d_pc[31:2];
    end else if (\$21 ) begin
      a_pc4 = d_branch_target[31:2];
    end else begin
      a_pc4 = \$24 [29:0];
    end
  end
  assign \$23  = \$24 ;
  assign a_pc[31:2] = a_pc4;
  assign a_pc[1:0] = 2'h0;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.predict (d_branch_target, d_branch, d_jump, d_offset, d_pc, d_rs1_re, d_branch_taken);
  reg \$auto$verilog_backend.cc:2352:dump_module$19  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:23" *)
  wire \$1 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:11" *)
  wire [32:0] \$10 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:24" *)
  wire [33:0] \$12 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:36" *)
  wire \$14 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:36" *)
  wire \$16 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:23" *)
  wire \$3 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:23" *)
  wire \$5 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:24" *)
  wire [33:0] \$7 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:12" *)
  wire [32:0] \$8 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:9" *)
  input d_branch;
  wire d_branch;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:15" *)
  output d_branch_taken;
  reg d_branch_taken;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:16" *)
  output [31:0] d_branch_target;
  wire [31:0] d_branch_target;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:21" *)
  wire d_fetch_misaligned;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:10" *)
  input d_jump;
  wire d_jump;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:11" *)
  input [31:0] d_offset;
  wire [31:0] d_offset;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:12" *)
  input [31:0] d_pc;
  wire [31:0] d_pc;
  (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:13" *)
  input d_rs1_re;
  wire d_rs1_re;
  assign \$10  = + (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:11" *) $signed(d_offset);
  assign \$12  = $signed(\$8 ) + (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:24" *) $signed(\$10 );
  assign \$14  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:36" *) d_rs1_re;
  assign \$16  = d_jump & (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:36" *) \$14 ;
  assign \$1  = | (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:23" *) d_pc[1:0];
  assign \$3  = | (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:23" *) d_offset[1:0];
  assign \$5  = \$1  | (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:23" *) \$3 ;
  assign \$8  = + (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:12" *) d_pc;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$19 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/nshimizu/build/minerva/minerva/units/predict.py:27" *)
    if (d_fetch_misaligned) begin
      d_branch_taken = 1'h0;
    end else if (d_branch) begin
      d_branch_taken = d_offset[31];
    end else begin
      d_branch_taken = \$16 ;
    end
  end
  assign \$7  = \$12 ;
  assign d_branch_target = \$12 [31:0];
  assign d_fetch_misaligned = \$5 ;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.shifter (x_sext, x_shamt, x_src1, x_stall, m_result, rst, clk, x_direction);
  reg \$auto$verilog_backend.cc:2352:dump_module$20  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:27" *)
  wire [31:0] \$1 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:31" *)
  wire \$10 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:34" *)
  wire [63:0] \$12 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:34" *)
  wire [63:0] \$13 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:37" *)
  wire [31:0] \$15 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:28" *)
  wire \$3 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:28" *)
  wire \$4 ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:31" *)
  wire \$7 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:22" *)
  reg m_direction = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:22" *)
  reg \m_direction$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:15" *)
  output [31:0] m_result;
  wire [31:0] m_result;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:23" *)
  reg [31:0] \m_result$9  = 32'd0;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:23" *)
  reg [31:0] \m_result$9$next ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:9" *)
  input x_direction;
  wire x_direction;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:21" *)
  wire x_filler;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:20" *)
  wire [31:0] x_operand;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:10" *)
  input x_sext;
  wire x_sext;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:11" *)
  input [4:0] x_shamt;
  wire [4:0] x_shamt;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:12" *)
  input [31:0] x_src1;
  wire [31:0] x_src1;
  (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:13" *)
  input x_stall;
  wire x_stall;
  assign \$10  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:31" *) x_stall;
  assign \$13  = { x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_operand } >>> (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:34" *) x_shamt;
  assign \$15  = m_direction ? (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:37" *) \m_result$9  : { \m_result$9 [0], \m_result$9 [1], \m_result$9 [2], \m_result$9 [3], \m_result$9 [4], \m_result$9 [5], \m_result$9 [6], \m_result$9 [7], \m_result$9 [8], \m_result$9 [9], \m_result$9 [10], \m_result$9 [11], \m_result$9 [12], \m_result$9 [13], \m_result$9 [14], \m_result$9 [15], \m_result$9 [16], \m_result$9 [17], \m_result$9 [18], \m_result$9 [19], \m_result$9 [20], \m_result$9 [21], \m_result$9 [22], \m_result$9 [23], \m_result$9 [24], \m_result$9 [25], \m_result$9 [26], \m_result$9 [27], \m_result$9 [28], \m_result$9 [29], \m_result$9 [30], \m_result$9 [31] };
  always @(posedge clk)
    m_direction <= \m_direction$next ;
  always @(posedge clk)
    \m_result$9  <= \m_result$9$next ;
  assign \$1  = x_direction ? (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:27" *) x_src1 : { x_src1[0], x_src1[1], x_src1[2], x_src1[3], x_src1[4], x_src1[5], x_src1[6], x_src1[7], x_src1[8], x_src1[9], x_src1[10], x_src1[11], x_src1[12], x_src1[13], x_src1[14], x_src1[15], x_src1[16], x_src1[17], x_src1[18], x_src1[19], x_src1[20], x_src1[21], x_src1[22], x_src1[23], x_src1[24], x_src1[25], x_src1[26], x_src1[27], x_src1[28], x_src1[29], x_src1[30], x_src1[31] };
  assign \$4  = x_direction & (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:28" *) x_sext;
  assign \$3  = \$4  ? (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:28" *) x_src1[31] : 1'h0;
  assign \$7  = ~ (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:31" *) x_stall;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$20 ) begin end
    \m_direction$next  = m_direction;
    (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:31" *)
    if (\$7 ) begin
      \m_direction$next  = x_direction;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \m_direction$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$20 ) begin end
    \m_result$9$next  = \m_result$9 ;
    (* src = "/home/nshimizu/build/minerva/minerva/units/shifter.py:31" *)
    if (\$10 ) begin
      \m_result$9$next  = \$13 [31:0];
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \m_result$9$next  = 32'd0;
    end
  end
  assign \$12  = \$13 ;
  assign m_result = \$15 ;
  assign x_filler = \$3 ;
  assign x_operand = \$1 ;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.w (stall, kill, \valid$1 , valid);
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *)
  wire \$2 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *)
  wire \$4 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input kill;
  wire kill;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  output stall;
  wire stall;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:61" *)
  wire \stall$6 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input valid;
  wire valid;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  output \valid$1 ;
  wire \valid$1 ;
  assign \$2  = ~ (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *) kill;
  assign \$4  = valid & (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *) \$2 ;
  assign \stall$6  = 1'h0;
  assign stall = \stall$6 ;
  assign \valid$1  = \$4 ;
endmodule

(* generator = "Amaranth" *)
module \minerva_cpu.x (stall, kill, \valid$1 , \stall$2 , \kill$3 , \valid$4 , \stall$5 , rst, clk, valid);
  reg \$auto$verilog_backend.cc:2352:dump_module$21  = 0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:90" *)
  wire \$10 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *)
  wire \$12 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *)
  wire \$15 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:100" *)
  wire \$17 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *)
  wire \$6 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *)
  wire \$8 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input kill;
  wire kill;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:60" *)
  wire \kill$14 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  output \kill$3 ;
  wire \kill$3 ;
  (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  output stall;
  wire stall;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input \stall$2 ;
  wire \stall$2 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:61" *)
  output \stall$5 ;
  wire \stall$5 ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  input valid;
  wire valid;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  output \valid$1 ;
  reg \valid$1  = 1'h0;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:49" *)
  reg \valid$1$next ;
  (* src = "/home/nshimizu/build/minerva/minerva/stage.py:62" *)
  output \valid$4 ;
  wire \valid$4 ;
  assign \$10  = ~ (* src = "/home/nshimizu/build/minerva/minerva/stage.py:90" *) \stall$5 ;
  assign \$12  = ~ (* src = "/home/nshimizu/build/minerva/minerva/stage.py:92" *) \stall$2 ;
  always @(posedge clk)
    \valid$1  <= \valid$1$next ;
  assign \$6  = ~ (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *) kill;
  assign \$8  = valid & (* src = "/home/nshimizu/build/minerva/minerva/stage.py:85" *) \$6 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$21 ) begin end
    \valid$1$next  = \valid$1 ;
    (* src = "/home/nshimizu/build/minerva/minerva/stage.py:90" *)
    if (\$10 ) begin
      \valid$1$next  = \valid$4 ;
    end else if (\$15 ) begin
      \valid$1$next  = 1'h0;
    end
    (* src = "/home/nshimizu/venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503" *)
    if (rst) begin
      \valid$1$next  = 1'h0;
    end
  end
  assign \stall$5  = \$17 ;
  assign \kill$14  = 1'h0;
  assign \kill$3  = \kill$14 ;
  assign stall = \stall$5 ;
  assign \valid$4  = \$8 ;
  assign \$17  = \stall$2 ;
  assign \$15  = \$12 ;
endmodule
