Saved contents of this file to system_log.14.5 during revup to EDK 14.6.

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d

Xilinx EDK 14.6 Build EDK_P.68d

WARNING:EDK - IPNAME: opb_bram_if_cntlr, INSTANCE:
   interleaved_adc_64_snap64_bram_lsb - Superseded core for architecture
   'virtex5sx' -
   /afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/s
   ystem.mhs line 345 
WARNING:EDK - IPNAME: opb_bram_if_cntlr, INSTANCE:
   interleaved_adc_64_snap64_bram_msb - Superseded core for architecture
   'virtex5sx' -
   /afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/s
   ystem.mhs line 376 
WARNING:EDK - IPNAME: opb_bram_if_cntlr, INSTANCE:
   interleaved_adc_64_snap64_bram_lsb - Superseded core for architecture
   'virtex5sx' -
   /afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/s
   ystem.mhs line 345 
WARNING:EDK - IPNAME: opb_bram_if_cntlr, INSTANCE:
   interleaved_adc_64_snap64_bram_msb - Superseded core for architecture
   'virtex5sx' -
   /afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/s
   ystem.mhs line 376 

Overriding IP level properties ...

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   infrastructure_inst:epb_clk. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   infrastructure_inst:epb_clk. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   infrastructure_inst:epb_clk. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   infrastructure_inst:epb_clk. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   infrastructure_inst:epb_clk. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   infrastructure_inst:epb_clk. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   interleaved_adc_64_snap64_bram_lsb_ramif:bram_clk. Clock DRCs will not be
   performed on this core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   infrastructure_inst:epb_clk. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   infrastructure_inst:epb_clk. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   interleaved_adc_64_snap64_bram_msb_ramif:bram_clk. Clock DRCs will not be
   performed on this core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   infrastructure_inst:epb_clk. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   infrastructure_inst:epb_clk. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   infrastructure_inst:epb_clk. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   infrastructure_inst:epb_clk. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   interleaved_adc_64_snap64_bram_lsb:c_opb_clk_period_ps. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK - Did not update the value for parameter:
   interleaved_adc_64_snap64_bram_msb:c_opb_clk_period_ps. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor epb_opb_bridge_inst
  (0000000000-0x0000ffff) sys_block_inst	opb0
  (0x00020000-0x0002ffff) opb_adccontroller_0	opb0
  (0x01000000-0x010000ff) interleaved_adc_64_snap64_addr	opb0
  (0x01020000-0x0103ffff) interleaved_adc_64_snap64_bram_lsb	opb0
  (0x01040000-0x0105ffff) interleaved_adc_64_snap64_bram_msb	opb0
  (0x01060000-0x010600ff) interleaved_adc_64_snap64_ctrl	opb0
  (0x01060100-0x010601ff) interleaved_adc_64_trigger	opb0
INFO:EDK - IPNAME: opb_v20, INSTANCE:opb0 - tool is overriding PARAMETER
   C_NUM_MASTERS value to 1 -
   /usr/local/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_1
   0_c/data/opb_v20_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: opb_v20, INSTANCE:opb0 - tool is overriding PARAMETER
   C_NUM_SLAVES value to 7 -
   /usr/local/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_1
   0_c/data/opb_v20_v2_1_0.mpd line 75 
INFO:EDK - IPNAME: bram_block,
   INSTANCE:interleaved_adc_64_snap64_bram_lsb_ramblk - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   /usr/local/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v
   1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block,
   INSTANCE:interleaved_adc_64_snap64_bram_msb_ramblk - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   /usr/local/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v
   1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

XPS% Evaluating file run_xps.tcl
