// Seed: 2995638484
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    output tri0 id_3,
    output uwire id_4,
    input supply0 id_5,
    input supply0 id_6
);
  id_8 :
  assert property (@(negedge id_0) -1 - id_0)
  else $clog2(8);
  ;
  assign module_1.id_2 = 0;
  parameter id_9 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd90
) (
    output supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    input tri _id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_1
  );
  localparam id_6 = 1;
  logic id_7, id_8;
  assign id_8[id_3] = 1;
  initial begin : LABEL_0
    $unsigned(51);
    ;
  end
endmodule
