$date
	Fri Jun 24 13:05:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_mod_k_ro_tb $end
$var wire 3 ! l_k [2:0] $end
$var wire 1 " l_roll_over $end
$var reg 1 # l_clk $end
$var reg 1 $ l_reset $end
$scope module dut $end
$var wire 1 # i_clk $end
$var wire 3 % i_k [2:0] $end
$var wire 1 $ i_reset $end
$var reg 3 & m_count [2:0] $end
$var reg 1 " o_roll_over $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b100 %
1$
1#
0"
b100 !
$end
#3
0$
#5
0#
#10
b1 &
1#
#15
0#
#20
b10 &
1#
#25
0#
#30
b11 &
1#
#35
0#
#40
1"
b0 &
1#
#45
0#
#50
0"
b1 &
1#
#55
0#
#60
b10 &
1#
#65
0#
#70
b11 &
1#
#75
0#
#80
1"
b0 &
1#
#85
0#
#90
0"
b1 &
1#
#95
0#
#100
b10 &
1#
#105
0#
#110
b11 &
1#
#115
0#
#120
1"
b0 &
1#
#125
0#
#130
0"
b1 &
1#
#135
0#
#140
b10 &
1#
#145
0#
#150
b11 &
1#
#155
0#
#160
1"
b0 &
1#
#165
0#
#170
0"
b1 &
1#
#175
0#
#180
b10 &
1#
#185
0#
#190
b11 &
1#
#195
0#
#200
1"
b0 &
1#
#205
0#
