

================================================================
== Vitis HLS Report for 'runTestAfterInit'
================================================================
* Date:           Tue Sep 27 15:14:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.031 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       33|      114|  0.660 us|  2.280 us|   21|   92|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                          |                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                 |                 Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |read_train_U0                             |read_train                             |       20|       20|   0.400 us|   0.400 us|   20|   20|       no|
        |runTestAfterInit_Block_entry1012_proc_U0  |runTestAfterInit_Block_entry1012_proc  |        1|        1|  20.000 ns|  20.000 ns|    1|    1|       no|
        |run_test_U0                               |run_test                               |        4|       91|  80.000 ns|   1.820 us|    4|   91|       no|
        |writeOutcome_U0                           |writeOutcome                           |       10|       14|   0.200 us|   0.280 us|   10|   14|       no|
        +------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     82|    -|
|FIFO             |        -|    -|    2376|   1632|    -|
|Instance         |        0|   56|   24069|  16213|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    162|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   56|   26463|  18089|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   25|      24|     34|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |read_train_U0                             |read_train                             |        0|   0|    562|    198|    0|
    |runTestAfterInit_Block_entry1012_proc_U0  |runTestAfterInit_Block_entry1012_proc  |        0|   0|     39|     61|    0|
    |run_test_U0                               |run_test                               |        0|  56|  22940|  15674|    0|
    |writeOutcome_U0                           |writeOutcome                           |        0|   0|    528|    280|    0|
    +------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |Total                                     |                                       |        0|  56|  24069|  16213|    0|
    +------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------------------+---------+----+----+-----+------+-----+---------+
    |                Name               | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------------------+---------+----+----+-----+------+-----+---------+
    |checkId_V_U                        |        0|  99|   0|    -|     4|    8|       32|
    |data_1_c22_channel_U               |        0|  99|   0|    -|     3|   32|       96|
    |data_1_c_U                         |        0|  99|   0|    -|     2|   32|       64|
    |data_2_c23_channel_U               |        0|  99|   0|    -|     3|   32|       96|
    |data_2_c_U                         |        0|  99|   0|    -|     2|   32|       64|
    |data_3_c24_channel_U               |        0|  99|   0|    -|     3|   32|       96|
    |data_3_c_U                         |        0|  99|   0|    -|     2|   32|       64|
    |data_4_c25_channel_U               |        0|  99|   0|    -|     3|   32|       96|
    |data_4_c_U                         |        0|  99|   0|    -|     2|   32|       64|
    |data_5_c26_channel_U               |        0|  99|   0|    -|     3|   32|       96|
    |data_5_c_U                         |        0|  99|   0|    -|     2|   32|       64|
    |data_6_c27_channel_U               |        0|  99|   0|    -|     3|   32|       96|
    |data_6_c_U                         |        0|  99|   0|    -|     2|   32|       64|
    |data_7_c28_channel_U               |        0|  99|   0|    -|     3|   32|       96|
    |data_7_c_U                         |        0|  99|   0|    -|     2|   32|       64|
    |data_c21_channel_U                 |        0|  99|   0|    -|     3|   32|       96|
    |data_c_U                           |        0|  99|   0|    -|     2|   32|       64|
    |error_U                            |        0|  99|   0|    -|     2|    1|        2|
    |n_regions_V_load_loc_channel_U     |        0|  99|   0|    -|     2|    8|       16|
    |taskId_V_U                         |        0|  99|   0|    -|     2|    8|       16|
    |taskId_V_load_cast5_loc_channel_U  |        0|  99|   0|    -|     3|    4|       12|
    |taskId_V_load_cast_loc_channel_U   |        0|  99|   0|    -|     2|    6|       12|
    |taskId_V_load_loc_channel_U        |        0|  99|   0|    -|     3|    8|       24|
    |uniId_V_U                          |        0|  99|   0|    -|     4|   16|       64|
    +-----------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                              |        0|2376|   0|    0|    62|  571|     1458|
    +-----------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |                       Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_checkId_V                                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_1_c22_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_2_c23_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_3_c24_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_4_c25_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_5_c26_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_6_c27_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_7_c28_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_c21_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_n_regions_V_load_loc_channel               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_taskId_V                                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_taskId_V_load_cast5_loc_channel            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_taskId_V_load_cast_loc_channel             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_taskId_V_load_loc_channel                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_uniId_V                                    |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                              |       and|   0|  0|   2|           1|           1|
    |read_train_U0_ap_continue                                  |       and|   0|  0|   2|           1|           1|
    |read_train_U0_ap_start                                     |       and|   0|  0|   2|           1|           1|
    |runTestAfterInit_Block_entry1012_proc_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |runTestAfterInit_Block_entry1012_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |run_test_U0_ap_start                                       |       and|   0|  0|   2|           1|           1|
    |writeOutcome_U0_ap_start                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_checkId_V                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_1_c22_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_2_c23_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_3_c24_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_4_c25_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_5_c26_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_6_c27_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_7_c28_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_c21_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_n_regions_V_load_loc_channel         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_taskId_V                             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_taskId_V_load_cast5_loc_channel      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_taskId_V_load_cast_loc_channel       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_taskId_V_load_loc_channel            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_uniId_V                              |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_train_U0_ap_ready                             |        or|   0|  0|   2|           1|           1|
    |ap_sync_runTestAfterInit_Block_entry1012_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_run_test_U0_ap_ready                               |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                      |          |   0|  0|  82|          41|          41|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------+----+-----------+-----+-----------+
    |                              Name                             | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_checkId_V                            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_1_c22_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_2_c23_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_3_c24_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_4_c25_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_5_c26_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_6_c27_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_7_c28_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_c21_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_n_regions_V_load_loc_channel         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_taskId_V                             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_taskId_V_load_cast5_loc_channel      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_taskId_V_load_cast_loc_channel       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_taskId_V_load_loc_channel            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_uniId_V                              |   9|          2|    1|          2|
    |ap_sync_reg_read_train_U0_ap_ready                             |   9|          2|    1|          2|
    |ap_sync_reg_runTestAfterInit_Block_entry1012_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_run_test_U0_ap_ready                               |   9|          2|    1|          2|
    +---------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                          | 162|         36|   18|         36|
    +---------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                             | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_checkId_V                            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_1_c22_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_2_c23_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_3_c24_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_4_c25_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_5_c26_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_6_c27_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_7_c28_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_c21_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_n_regions_V_load_loc_channel         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_taskId_V                             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_taskId_V_load_cast5_loc_channel      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_taskId_V_load_cast_loc_channel       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_taskId_V_load_loc_channel            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_uniId_V                              |  1|   0|    1|          0|
    |ap_sync_reg_read_train_U0_ap_ready                             |  1|   0|    1|          0|
    |ap_sync_reg_runTestAfterInit_Block_entry1012_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_run_test_U0_ap_ready                               |  1|   0|    1|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                          | 18|   0|   18|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|testStream_TDATA       |   in|  320|        axis|        testStream|       pointer|
|testStream_TVALID      |   in|    1|        axis|        testStream|       pointer|
|testStream_TREADY      |  out|    1|        axis|        testStream|       pointer|
|outcomeInRam_address0  |  out|    4|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_ce0       |  out|    1|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_d0        |  out|  288|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_q0        |   in|  288|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_we0       |  out|   36|   ap_memory|      outcomeInRam|         array|
|toScheduler_TDATA      |  out|    8|        axis|       toScheduler|       pointer|
|toScheduler_TVALID     |  out|    1|        axis|       toScheduler|       pointer|
|toScheduler_TREADY     |   in|    1|        axis|       toScheduler|       pointer|
|errorInTask_address0   |  out|    4|   ap_memory|       errorInTask|         array|
|errorInTask_ce0        |  out|    1|   ap_memory|       errorInTask|         array|
|errorInTask_d0         |  out|    1|   ap_memory|       errorInTask|         array|
|errorInTask_q0         |   in|    1|   ap_memory|       errorInTask|         array|
|errorInTask_we0        |  out|    1|   ap_memory|       errorInTask|         array|
|n_regions_V_address0   |  out|    6|   ap_memory|       n_regions_V|         array|
|n_regions_V_ce0        |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_d0         |  out|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_q0         |   in|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_we0        |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_address1   |  out|    6|   ap_memory|       n_regions_V|         array|
|n_regions_V_ce1        |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_d1         |  out|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_q1         |   in|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_we1        |  out|    1|   ap_memory|       n_regions_V|         array|
|regions_address0       |  out|    9|   ap_memory|           regions|         array|
|regions_ce0            |  out|    1|   ap_memory|           regions|         array|
|regions_d0             |  out|   32|   ap_memory|           regions|         array|
|regions_q0             |   in|   32|   ap_memory|           regions|         array|
|regions_we0            |  out|    1|   ap_memory|           regions|         array|
|regions_address1       |  out|    9|   ap_memory|           regions|         array|
|regions_ce1            |  out|    1|   ap_memory|           regions|         array|
|regions_d1             |  out|   32|   ap_memory|           regions|         array|
|regions_q1             |   in|   32|   ap_memory|           regions|         array|
|regions_we1            |  out|    1|   ap_memory|           regions|         array|
|regions_2_address0     |  out|    9|   ap_memory|         regions_2|         array|
|regions_2_ce0          |  out|    1|   ap_memory|         regions_2|         array|
|regions_2_d0           |  out|   32|   ap_memory|         regions_2|         array|
|regions_2_q0           |   in|   32|   ap_memory|         regions_2|         array|
|regions_2_we0          |  out|    1|   ap_memory|         regions_2|         array|
|regions_2_address1     |  out|    9|   ap_memory|         regions_2|         array|
|regions_2_ce1          |  out|    1|   ap_memory|         regions_2|         array|
|regions_2_d1           |  out|   32|   ap_memory|         regions_2|         array|
|regions_2_q1           |   in|   32|   ap_memory|         regions_2|         array|
|regions_2_we1          |  out|    1|   ap_memory|         regions_2|         array|
|regions_3_address0     |  out|    9|   ap_memory|         regions_3|         array|
|regions_3_ce0          |  out|    1|   ap_memory|         regions_3|         array|
|regions_3_d0           |  out|   32|   ap_memory|         regions_3|         array|
|regions_3_q0           |   in|   32|   ap_memory|         regions_3|         array|
|regions_3_we0          |  out|    1|   ap_memory|         regions_3|         array|
|regions_3_address1     |  out|    9|   ap_memory|         regions_3|         array|
|regions_3_ce1          |  out|    1|   ap_memory|         regions_3|         array|
|regions_3_d1           |  out|   32|   ap_memory|         regions_3|         array|
|regions_3_q1           |   in|   32|   ap_memory|         regions_3|         array|
|regions_3_we1          |  out|    1|   ap_memory|         regions_3|         array|
|regions_4_address0     |  out|    9|   ap_memory|         regions_4|         array|
|regions_4_ce0          |  out|    1|   ap_memory|         regions_4|         array|
|regions_4_d0           |  out|   32|   ap_memory|         regions_4|         array|
|regions_4_q0           |   in|   32|   ap_memory|         regions_4|         array|
|regions_4_we0          |  out|    1|   ap_memory|         regions_4|         array|
|regions_4_address1     |  out|    9|   ap_memory|         regions_4|         array|
|regions_4_ce1          |  out|    1|   ap_memory|         regions_4|         array|
|regions_4_d1           |  out|   32|   ap_memory|         regions_4|         array|
|regions_4_q1           |   in|   32|   ap_memory|         regions_4|         array|
|regions_4_we1          |  out|    1|   ap_memory|         regions_4|         array|
|regions_5_address0     |  out|    9|   ap_memory|         regions_5|         array|
|regions_5_ce0          |  out|    1|   ap_memory|         regions_5|         array|
|regions_5_d0           |  out|   32|   ap_memory|         regions_5|         array|
|regions_5_q0           |   in|   32|   ap_memory|         regions_5|         array|
|regions_5_we0          |  out|    1|   ap_memory|         regions_5|         array|
|regions_5_address1     |  out|    9|   ap_memory|         regions_5|         array|
|regions_5_ce1          |  out|    1|   ap_memory|         regions_5|         array|
|regions_5_d1           |  out|   32|   ap_memory|         regions_5|         array|
|regions_5_q1           |   in|   32|   ap_memory|         regions_5|         array|
|regions_5_we1          |  out|    1|   ap_memory|         regions_5|         array|
|regions_6_address0     |  out|    9|   ap_memory|         regions_6|         array|
|regions_6_ce0          |  out|    1|   ap_memory|         regions_6|         array|
|regions_6_d0           |  out|   32|   ap_memory|         regions_6|         array|
|regions_6_q0           |   in|   32|   ap_memory|         regions_6|         array|
|regions_6_we0          |  out|    1|   ap_memory|         regions_6|         array|
|regions_6_address1     |  out|    9|   ap_memory|         regions_6|         array|
|regions_6_ce1          |  out|    1|   ap_memory|         regions_6|         array|
|regions_6_d1           |  out|   32|   ap_memory|         regions_6|         array|
|regions_6_q1           |   in|   32|   ap_memory|         regions_6|         array|
|regions_6_we1          |  out|    1|   ap_memory|         regions_6|         array|
|regions_7_address0     |  out|    9|   ap_memory|         regions_7|         array|
|regions_7_ce0          |  out|    1|   ap_memory|         regions_7|         array|
|regions_7_d0           |  out|   32|   ap_memory|         regions_7|         array|
|regions_7_q0           |   in|   32|   ap_memory|         regions_7|         array|
|regions_7_we0          |  out|    1|   ap_memory|         regions_7|         array|
|regions_7_address1     |  out|    9|   ap_memory|         regions_7|         array|
|regions_7_ce1          |  out|    1|   ap_memory|         regions_7|         array|
|regions_7_d1           |  out|   32|   ap_memory|         regions_7|         array|
|regions_7_q1           |   in|   32|   ap_memory|         regions_7|         array|
|regions_7_we1          |  out|    1|   ap_memory|         regions_7|         array|
|regions_8_address0     |  out|    9|   ap_memory|         regions_8|         array|
|regions_8_ce0          |  out|    1|   ap_memory|         regions_8|         array|
|regions_8_d0           |  out|   32|   ap_memory|         regions_8|         array|
|regions_8_q0           |   in|   32|   ap_memory|         regions_8|         array|
|regions_8_we0          |  out|    1|   ap_memory|         regions_8|         array|
|regions_8_address1     |  out|    9|   ap_memory|         regions_8|         array|
|regions_8_ce1          |  out|    1|   ap_memory|         regions_8|         array|
|regions_8_d1           |  out|   32|   ap_memory|         regions_8|         array|
|regions_8_q1           |   in|   32|   ap_memory|         regions_8|         array|
|regions_8_we1          |  out|    1|   ap_memory|         regions_8|         array|
|regions_9_address0     |  out|    9|   ap_memory|         regions_9|         array|
|regions_9_ce0          |  out|    1|   ap_memory|         regions_9|         array|
|regions_9_d0           |  out|   32|   ap_memory|         regions_9|         array|
|regions_9_q0           |   in|   32|   ap_memory|         regions_9|         array|
|regions_9_we0          |  out|    1|   ap_memory|         regions_9|         array|
|regions_9_address1     |  out|    9|   ap_memory|         regions_9|         array|
|regions_9_ce1          |  out|    1|   ap_memory|         regions_9|         array|
|regions_9_d1           |  out|   32|   ap_memory|         regions_9|         array|
|regions_9_q1           |   in|   32|   ap_memory|         regions_9|         array|
|regions_9_we1          |  out|    1|   ap_memory|         regions_9|         array|
|regions_10_address0    |  out|    9|   ap_memory|        regions_10|         array|
|regions_10_ce0         |  out|    1|   ap_memory|        regions_10|         array|
|regions_10_d0          |  out|   32|   ap_memory|        regions_10|         array|
|regions_10_q0          |   in|   32|   ap_memory|        regions_10|         array|
|regions_10_we0         |  out|    1|   ap_memory|        regions_10|         array|
|regions_10_address1    |  out|    9|   ap_memory|        regions_10|         array|
|regions_10_ce1         |  out|    1|   ap_memory|        regions_10|         array|
|regions_10_d1          |  out|   32|   ap_memory|        regions_10|         array|
|regions_10_q1          |   in|   32|   ap_memory|        regions_10|         array|
|regions_10_we1         |  out|    1|   ap_memory|        regions_10|         array|
|regions_11_address0    |  out|    9|   ap_memory|        regions_11|         array|
|regions_11_ce0         |  out|    1|   ap_memory|        regions_11|         array|
|regions_11_d0          |  out|   32|   ap_memory|        regions_11|         array|
|regions_11_q0          |   in|   32|   ap_memory|        regions_11|         array|
|regions_11_we0         |  out|    1|   ap_memory|        regions_11|         array|
|regions_11_address1    |  out|    9|   ap_memory|        regions_11|         array|
|regions_11_ce1         |  out|    1|   ap_memory|        regions_11|         array|
|regions_11_d1          |  out|   32|   ap_memory|        regions_11|         array|
|regions_11_q1          |   in|   32|   ap_memory|        regions_11|         array|
|regions_11_we1         |  out|    1|   ap_memory|        regions_11|         array|
|regions_12_address0    |  out|    9|   ap_memory|        regions_12|         array|
|regions_12_ce0         |  out|    1|   ap_memory|        regions_12|         array|
|regions_12_d0          |  out|   32|   ap_memory|        regions_12|         array|
|regions_12_q0          |   in|   32|   ap_memory|        regions_12|         array|
|regions_12_we0         |  out|    1|   ap_memory|        regions_12|         array|
|regions_12_address1    |  out|    9|   ap_memory|        regions_12|         array|
|regions_12_ce1         |  out|    1|   ap_memory|        regions_12|         array|
|regions_12_d1          |  out|   32|   ap_memory|        regions_12|         array|
|regions_12_q1          |   in|   32|   ap_memory|        regions_12|         array|
|regions_12_we1         |  out|    1|   ap_memory|        regions_12|         array|
|regions_13_address0    |  out|    9|   ap_memory|        regions_13|         array|
|regions_13_ce0         |  out|    1|   ap_memory|        regions_13|         array|
|regions_13_d0          |  out|   32|   ap_memory|        regions_13|         array|
|regions_13_q0          |   in|   32|   ap_memory|        regions_13|         array|
|regions_13_we0         |  out|    1|   ap_memory|        regions_13|         array|
|regions_13_address1    |  out|    9|   ap_memory|        regions_13|         array|
|regions_13_ce1         |  out|    1|   ap_memory|        regions_13|         array|
|regions_13_d1          |  out|   32|   ap_memory|        regions_13|         array|
|regions_13_q1          |   in|   32|   ap_memory|        regions_13|         array|
|regions_13_we1         |  out|    1|   ap_memory|        regions_13|         array|
|regions_14_address0    |  out|    9|   ap_memory|        regions_14|         array|
|regions_14_ce0         |  out|    1|   ap_memory|        regions_14|         array|
|regions_14_d0          |  out|   32|   ap_memory|        regions_14|         array|
|regions_14_q0          |   in|   32|   ap_memory|        regions_14|         array|
|regions_14_we0         |  out|    1|   ap_memory|        regions_14|         array|
|regions_14_address1    |  out|    9|   ap_memory|        regions_14|         array|
|regions_14_ce1         |  out|    1|   ap_memory|        regions_14|         array|
|regions_14_d1          |  out|   32|   ap_memory|        regions_14|         array|
|regions_14_q1          |   in|   32|   ap_memory|        regions_14|         array|
|regions_14_we1         |  out|    1|   ap_memory|        regions_14|         array|
|regions_15_address0    |  out|    9|   ap_memory|        regions_15|         array|
|regions_15_ce0         |  out|    1|   ap_memory|        regions_15|         array|
|regions_15_d0          |  out|   32|   ap_memory|        regions_15|         array|
|regions_15_q0          |   in|   32|   ap_memory|        regions_15|         array|
|regions_15_we0         |  out|    1|   ap_memory|        regions_15|         array|
|regions_15_address1    |  out|    9|   ap_memory|        regions_15|         array|
|regions_15_ce1         |  out|    1|   ap_memory|        regions_15|         array|
|regions_15_d1          |  out|   32|   ap_memory|        regions_15|         array|
|regions_15_q1          |   in|   32|   ap_memory|        regions_15|         array|
|regions_15_we1         |  out|    1|   ap_memory|        regions_15|         array|
|regions_16_address0    |  out|    9|   ap_memory|        regions_16|         array|
|regions_16_ce0         |  out|    1|   ap_memory|        regions_16|         array|
|regions_16_d0          |  out|   32|   ap_memory|        regions_16|         array|
|regions_16_q0          |   in|   32|   ap_memory|        regions_16|         array|
|regions_16_we0         |  out|    1|   ap_memory|        regions_16|         array|
|regions_16_address1    |  out|    9|   ap_memory|        regions_16|         array|
|regions_16_ce1         |  out|    1|   ap_memory|        regions_16|         array|
|regions_16_d1          |  out|   32|   ap_memory|        regions_16|         array|
|regions_16_q1          |   in|   32|   ap_memory|        regions_16|         array|
|regions_16_we1         |  out|    1|   ap_memory|        regions_16|         array|
|regions_17_address0    |  out|    9|   ap_memory|        regions_17|         array|
|regions_17_ce0         |  out|    1|   ap_memory|        regions_17|         array|
|regions_17_d0          |  out|   32|   ap_memory|        regions_17|         array|
|regions_17_q0          |   in|   32|   ap_memory|        regions_17|         array|
|regions_17_we0         |  out|    1|   ap_memory|        regions_17|         array|
|regions_17_address1    |  out|    9|   ap_memory|        regions_17|         array|
|regions_17_ce1         |  out|    1|   ap_memory|        regions_17|         array|
|regions_17_d1          |  out|   32|   ap_memory|        regions_17|         array|
|regions_17_q1          |   in|   32|   ap_memory|        regions_17|         array|
|regions_17_we1         |  out|    1|   ap_memory|        regions_17|         array|
|regions_18_address0    |  out|    9|   ap_memory|        regions_18|         array|
|regions_18_ce0         |  out|    1|   ap_memory|        regions_18|         array|
|regions_18_d0          |  out|   32|   ap_memory|        regions_18|         array|
|regions_18_q0          |   in|   32|   ap_memory|        regions_18|         array|
|regions_18_we0         |  out|    1|   ap_memory|        regions_18|         array|
|regions_18_address1    |  out|    9|   ap_memory|        regions_18|         array|
|regions_18_ce1         |  out|    1|   ap_memory|        regions_18|         array|
|regions_18_d1          |  out|   32|   ap_memory|        regions_18|         array|
|regions_18_q1          |   in|   32|   ap_memory|        regions_18|         array|
|regions_18_we1         |  out|    1|   ap_memory|        regions_18|         array|
|regions_19_address0    |  out|    9|   ap_memory|        regions_19|         array|
|regions_19_ce0         |  out|    1|   ap_memory|        regions_19|         array|
|regions_19_d0          |  out|   32|   ap_memory|        regions_19|         array|
|regions_19_q0          |   in|   32|   ap_memory|        regions_19|         array|
|regions_19_we0         |  out|    1|   ap_memory|        regions_19|         array|
|regions_19_address1    |  out|    9|   ap_memory|        regions_19|         array|
|regions_19_ce1         |  out|    1|   ap_memory|        regions_19|         array|
|regions_19_d1          |  out|   32|   ap_memory|        regions_19|         array|
|regions_19_q1          |   in|   32|   ap_memory|        regions_19|         array|
|regions_19_we1         |  out|    1|   ap_memory|        regions_19|         array|
|regions_20_address0    |  out|    9|   ap_memory|        regions_20|         array|
|regions_20_ce0         |  out|    1|   ap_memory|        regions_20|         array|
|regions_20_d0          |  out|   32|   ap_memory|        regions_20|         array|
|regions_20_q0          |   in|   32|   ap_memory|        regions_20|         array|
|regions_20_we0         |  out|    1|   ap_memory|        regions_20|         array|
|regions_20_address1    |  out|    9|   ap_memory|        regions_20|         array|
|regions_20_ce1         |  out|    1|   ap_memory|        regions_20|         array|
|regions_20_d1          |  out|   32|   ap_memory|        regions_20|         array|
|regions_20_q1          |   in|   32|   ap_memory|        regions_20|         array|
|regions_20_we1         |  out|    1|   ap_memory|        regions_20|         array|
|regions_21_address0    |  out|    9|   ap_memory|        regions_21|         array|
|regions_21_ce0         |  out|    1|   ap_memory|        regions_21|         array|
|regions_21_d0          |  out|   32|   ap_memory|        regions_21|         array|
|regions_21_q0          |   in|   32|   ap_memory|        regions_21|         array|
|regions_21_we0         |  out|    1|   ap_memory|        regions_21|         array|
|regions_21_address1    |  out|    9|   ap_memory|        regions_21|         array|
|regions_21_ce1         |  out|    1|   ap_memory|        regions_21|         array|
|regions_21_d1          |  out|   32|   ap_memory|        regions_21|         array|
|regions_21_q1          |   in|   32|   ap_memory|        regions_21|         array|
|regions_21_we1         |  out|    1|   ap_memory|        regions_21|         array|
|regions_22_address0    |  out|    9|   ap_memory|        regions_22|         array|
|regions_22_ce0         |  out|    1|   ap_memory|        regions_22|         array|
|regions_22_d0          |  out|   32|   ap_memory|        regions_22|         array|
|regions_22_q0          |   in|   32|   ap_memory|        regions_22|         array|
|regions_22_we0         |  out|    1|   ap_memory|        regions_22|         array|
|regions_22_address1    |  out|    9|   ap_memory|        regions_22|         array|
|regions_22_ce1         |  out|    1|   ap_memory|        regions_22|         array|
|regions_22_d1          |  out|   32|   ap_memory|        regions_22|         array|
|regions_22_q1          |   in|   32|   ap_memory|        regions_22|         array|
|regions_22_we1         |  out|    1|   ap_memory|        regions_22|         array|
|regions_23_address0    |  out|    9|   ap_memory|        regions_23|         array|
|regions_23_ce0         |  out|    1|   ap_memory|        regions_23|         array|
|regions_23_d0          |  out|   32|   ap_memory|        regions_23|         array|
|regions_23_q0          |   in|   32|   ap_memory|        regions_23|         array|
|regions_23_we0         |  out|    1|   ap_memory|        regions_23|         array|
|regions_23_address1    |  out|    9|   ap_memory|        regions_23|         array|
|regions_23_ce1         |  out|    1|   ap_memory|        regions_23|         array|
|regions_23_d1          |  out|   32|   ap_memory|        regions_23|         array|
|regions_23_q1          |   in|   32|   ap_memory|        regions_23|         array|
|regions_23_we1         |  out|    1|   ap_memory|        regions_23|         array|
|regions_24_address0    |  out|    9|   ap_memory|        regions_24|         array|
|regions_24_ce0         |  out|    1|   ap_memory|        regions_24|         array|
|regions_24_d0          |  out|   32|   ap_memory|        regions_24|         array|
|regions_24_q0          |   in|   32|   ap_memory|        regions_24|         array|
|regions_24_we0         |  out|    1|   ap_memory|        regions_24|         array|
|regions_24_address1    |  out|    9|   ap_memory|        regions_24|         array|
|regions_24_ce1         |  out|    1|   ap_memory|        regions_24|         array|
|regions_24_d1          |  out|   32|   ap_memory|        regions_24|         array|
|regions_24_q1          |   in|   32|   ap_memory|        regions_24|         array|
|regions_24_we1         |  out|    1|   ap_memory|        regions_24|         array|
|regions_25_address0    |  out|    9|   ap_memory|        regions_25|         array|
|regions_25_ce0         |  out|    1|   ap_memory|        regions_25|         array|
|regions_25_d0          |  out|   32|   ap_memory|        regions_25|         array|
|regions_25_q0          |   in|   32|   ap_memory|        regions_25|         array|
|regions_25_we0         |  out|    1|   ap_memory|        regions_25|         array|
|regions_25_address1    |  out|    9|   ap_memory|        regions_25|         array|
|regions_25_ce1         |  out|    1|   ap_memory|        regions_25|         array|
|regions_25_d1          |  out|   32|   ap_memory|        regions_25|         array|
|regions_25_q1          |   in|   32|   ap_memory|        regions_25|         array|
|regions_25_we1         |  out|    1|   ap_memory|        regions_25|         array|
|regions_26_address0    |  out|    9|   ap_memory|        regions_26|         array|
|regions_26_ce0         |  out|    1|   ap_memory|        regions_26|         array|
|regions_26_d0          |  out|   32|   ap_memory|        regions_26|         array|
|regions_26_q0          |   in|   32|   ap_memory|        regions_26|         array|
|regions_26_we0         |  out|    1|   ap_memory|        regions_26|         array|
|regions_26_address1    |  out|    9|   ap_memory|        regions_26|         array|
|regions_26_ce1         |  out|    1|   ap_memory|        regions_26|         array|
|regions_26_d1          |  out|   32|   ap_memory|        regions_26|         array|
|regions_26_q1          |   in|   32|   ap_memory|        regions_26|         array|
|regions_26_we1         |  out|    1|   ap_memory|        regions_26|         array|
|regions_27_address0    |  out|    9|   ap_memory|        regions_27|         array|
|regions_27_ce0         |  out|    1|   ap_memory|        regions_27|         array|
|regions_27_d0          |  out|   32|   ap_memory|        regions_27|         array|
|regions_27_q0          |   in|   32|   ap_memory|        regions_27|         array|
|regions_27_we0         |  out|    1|   ap_memory|        regions_27|         array|
|regions_27_address1    |  out|    9|   ap_memory|        regions_27|         array|
|regions_27_ce1         |  out|    1|   ap_memory|        regions_27|         array|
|regions_27_d1          |  out|   32|   ap_memory|        regions_27|         array|
|regions_27_q1          |   in|   32|   ap_memory|        regions_27|         array|
|regions_27_we1         |  out|    1|   ap_memory|        regions_27|         array|
|regions_28_address0    |  out|    9|   ap_memory|        regions_28|         array|
|regions_28_ce0         |  out|    1|   ap_memory|        regions_28|         array|
|regions_28_d0          |  out|   32|   ap_memory|        regions_28|         array|
|regions_28_q0          |   in|   32|   ap_memory|        regions_28|         array|
|regions_28_we0         |  out|    1|   ap_memory|        regions_28|         array|
|regions_28_address1    |  out|    9|   ap_memory|        regions_28|         array|
|regions_28_ce1         |  out|    1|   ap_memory|        regions_28|         array|
|regions_28_d1          |  out|   32|   ap_memory|        regions_28|         array|
|regions_28_q1          |   in|   32|   ap_memory|        regions_28|         array|
|regions_28_we1         |  out|    1|   ap_memory|        regions_28|         array|
|regions_29_address0    |  out|    9|   ap_memory|        regions_29|         array|
|regions_29_ce0         |  out|    1|   ap_memory|        regions_29|         array|
|regions_29_d0          |  out|   32|   ap_memory|        regions_29|         array|
|regions_29_q0          |   in|   32|   ap_memory|        regions_29|         array|
|regions_29_we0         |  out|    1|   ap_memory|        regions_29|         array|
|regions_29_address1    |  out|    9|   ap_memory|        regions_29|         array|
|regions_29_ce1         |  out|    1|   ap_memory|        regions_29|         array|
|regions_29_d1          |  out|   32|   ap_memory|        regions_29|         array|
|regions_29_q1          |   in|   32|   ap_memory|        regions_29|         array|
|regions_29_we1         |  out|    1|   ap_memory|        regions_29|         array|
|regions_30_address0    |  out|    9|   ap_memory|        regions_30|         array|
|regions_30_ce0         |  out|    1|   ap_memory|        regions_30|         array|
|regions_30_d0          |  out|   32|   ap_memory|        regions_30|         array|
|regions_30_q0          |   in|   32|   ap_memory|        regions_30|         array|
|regions_30_we0         |  out|    1|   ap_memory|        regions_30|         array|
|regions_30_address1    |  out|    9|   ap_memory|        regions_30|         array|
|regions_30_ce1         |  out|    1|   ap_memory|        regions_30|         array|
|regions_30_d1          |  out|   32|   ap_memory|        regions_30|         array|
|regions_30_q1          |   in|   32|   ap_memory|        regions_30|         array|
|regions_30_we1         |  out|    1|   ap_memory|        regions_30|         array|
|regions_31_address0    |  out|    9|   ap_memory|        regions_31|         array|
|regions_31_ce0         |  out|    1|   ap_memory|        regions_31|         array|
|regions_31_d0          |  out|   32|   ap_memory|        regions_31|         array|
|regions_31_q0          |   in|   32|   ap_memory|        regions_31|         array|
|regions_31_we0         |  out|    1|   ap_memory|        regions_31|         array|
|regions_31_address1    |  out|    9|   ap_memory|        regions_31|         array|
|regions_31_ce1         |  out|    1|   ap_memory|        regions_31|         array|
|regions_31_d1          |  out|   32|   ap_memory|        regions_31|         array|
|regions_31_q1          |   in|   32|   ap_memory|        regions_31|         array|
|regions_31_we1         |  out|    1|   ap_memory|        regions_31|         array|
|regions_32_address0    |  out|    9|   ap_memory|        regions_32|         array|
|regions_32_ce0         |  out|    1|   ap_memory|        regions_32|         array|
|regions_32_d0          |  out|   32|   ap_memory|        regions_32|         array|
|regions_32_q0          |   in|   32|   ap_memory|        regions_32|         array|
|regions_32_we0         |  out|    1|   ap_memory|        regions_32|         array|
|regions_32_address1    |  out|    9|   ap_memory|        regions_32|         array|
|regions_32_ce1         |  out|    1|   ap_memory|        regions_32|         array|
|regions_32_d1          |  out|   32|   ap_memory|        regions_32|         array|
|regions_32_q1          |   in|   32|   ap_memory|        regions_32|         array|
|regions_32_we1         |  out|    1|   ap_memory|        regions_32|         array|
|regions_33_address0    |  out|    9|   ap_memory|        regions_33|         array|
|regions_33_ce0         |  out|    1|   ap_memory|        regions_33|         array|
|regions_33_d0          |  out|   32|   ap_memory|        regions_33|         array|
|regions_33_q0          |   in|   32|   ap_memory|        regions_33|         array|
|regions_33_we0         |  out|    1|   ap_memory|        regions_33|         array|
|regions_33_address1    |  out|    9|   ap_memory|        regions_33|         array|
|regions_33_ce1         |  out|    1|   ap_memory|        regions_33|         array|
|regions_33_d1          |  out|   32|   ap_memory|        regions_33|         array|
|regions_33_q1          |   in|   32|   ap_memory|        regions_33|         array|
|regions_33_we1         |  out|    1|   ap_memory|        regions_33|         array|
|regions_34_address0    |  out|    9|   ap_memory|        regions_34|         array|
|regions_34_ce0         |  out|    1|   ap_memory|        regions_34|         array|
|regions_34_d0          |  out|   32|   ap_memory|        regions_34|         array|
|regions_34_q0          |   in|   32|   ap_memory|        regions_34|         array|
|regions_34_we0         |  out|    1|   ap_memory|        regions_34|         array|
|regions_34_address1    |  out|    9|   ap_memory|        regions_34|         array|
|regions_34_ce1         |  out|    1|   ap_memory|        regions_34|         array|
|regions_34_d1          |  out|   32|   ap_memory|        regions_34|         array|
|regions_34_q1          |   in|   32|   ap_memory|        regions_34|         array|
|regions_34_we1         |  out|    1|   ap_memory|        regions_34|         array|
|regions_35_address0    |  out|    9|   ap_memory|        regions_35|         array|
|regions_35_ce0         |  out|    1|   ap_memory|        regions_35|         array|
|regions_35_d0          |  out|   32|   ap_memory|        regions_35|         array|
|regions_35_q0          |   in|   32|   ap_memory|        regions_35|         array|
|regions_35_we0         |  out|    1|   ap_memory|        regions_35|         array|
|regions_35_address1    |  out|    9|   ap_memory|        regions_35|         array|
|regions_35_ce1         |  out|    1|   ap_memory|        regions_35|         array|
|regions_35_d1          |  out|   32|   ap_memory|        regions_35|         array|
|regions_35_q1          |   in|   32|   ap_memory|        regions_35|         array|
|regions_35_we1         |  out|    1|   ap_memory|        regions_35|         array|
|regions_36_address0    |  out|    9|   ap_memory|        regions_36|         array|
|regions_36_ce0         |  out|    1|   ap_memory|        regions_36|         array|
|regions_36_d0          |  out|   32|   ap_memory|        regions_36|         array|
|regions_36_q0          |   in|   32|   ap_memory|        regions_36|         array|
|regions_36_we0         |  out|    1|   ap_memory|        regions_36|         array|
|regions_36_address1    |  out|    9|   ap_memory|        regions_36|         array|
|regions_36_ce1         |  out|    1|   ap_memory|        regions_36|         array|
|regions_36_d1          |  out|   32|   ap_memory|        regions_36|         array|
|regions_36_q1          |   in|   32|   ap_memory|        regions_36|         array|
|regions_36_we1         |  out|    1|   ap_memory|        regions_36|         array|
|regions_37_address0    |  out|    9|   ap_memory|        regions_37|         array|
|regions_37_ce0         |  out|    1|   ap_memory|        regions_37|         array|
|regions_37_d0          |  out|   32|   ap_memory|        regions_37|         array|
|regions_37_q0          |   in|   32|   ap_memory|        regions_37|         array|
|regions_37_we0         |  out|    1|   ap_memory|        regions_37|         array|
|regions_37_address1    |  out|    9|   ap_memory|        regions_37|         array|
|regions_37_ce1         |  out|    1|   ap_memory|        regions_37|         array|
|regions_37_d1          |  out|   32|   ap_memory|        regions_37|         array|
|regions_37_q1          |   in|   32|   ap_memory|        regions_37|         array|
|regions_37_we1         |  out|    1|   ap_memory|        regions_37|         array|
|regions_38_address0    |  out|    9|   ap_memory|        regions_38|         array|
|regions_38_ce0         |  out|    1|   ap_memory|        regions_38|         array|
|regions_38_d0          |  out|   32|   ap_memory|        regions_38|         array|
|regions_38_q0          |   in|   32|   ap_memory|        regions_38|         array|
|regions_38_we0         |  out|    1|   ap_memory|        regions_38|         array|
|regions_38_address1    |  out|    9|   ap_memory|        regions_38|         array|
|regions_38_ce1         |  out|    1|   ap_memory|        regions_38|         array|
|regions_38_d1          |  out|   32|   ap_memory|        regions_38|         array|
|regions_38_q1          |   in|   32|   ap_memory|        regions_38|         array|
|regions_38_we1         |  out|    1|   ap_memory|        regions_38|         array|
|regions_39_address0    |  out|    9|   ap_memory|        regions_39|         array|
|regions_39_ce0         |  out|    1|   ap_memory|        regions_39|         array|
|regions_39_d0          |  out|   32|   ap_memory|        regions_39|         array|
|regions_39_q0          |   in|   32|   ap_memory|        regions_39|         array|
|regions_39_we0         |  out|    1|   ap_memory|        regions_39|         array|
|regions_39_address1    |  out|    9|   ap_memory|        regions_39|         array|
|regions_39_ce1         |  out|    1|   ap_memory|        regions_39|         array|
|regions_39_d1          |  out|   32|   ap_memory|        regions_39|         array|
|regions_39_q1          |   in|   32|   ap_memory|        regions_39|         array|
|regions_39_we1         |  out|    1|   ap_memory|        regions_39|         array|
|regions_40_address0    |  out|    9|   ap_memory|        regions_40|         array|
|regions_40_ce0         |  out|    1|   ap_memory|        regions_40|         array|
|regions_40_d0          |  out|   32|   ap_memory|        regions_40|         array|
|regions_40_q0          |   in|   32|   ap_memory|        regions_40|         array|
|regions_40_we0         |  out|    1|   ap_memory|        regions_40|         array|
|regions_40_address1    |  out|    9|   ap_memory|        regions_40|         array|
|regions_40_ce1         |  out|    1|   ap_memory|        regions_40|         array|
|regions_40_d1          |  out|   32|   ap_memory|        regions_40|         array|
|regions_40_q1          |   in|   32|   ap_memory|        regions_40|         array|
|regions_40_we1         |  out|    1|   ap_memory|        regions_40|         array|
|regions_41_address0    |  out|    9|   ap_memory|        regions_41|         array|
|regions_41_ce0         |  out|    1|   ap_memory|        regions_41|         array|
|regions_41_d0          |  out|   32|   ap_memory|        regions_41|         array|
|regions_41_q0          |   in|   32|   ap_memory|        regions_41|         array|
|regions_41_we0         |  out|    1|   ap_memory|        regions_41|         array|
|regions_41_address1    |  out|    9|   ap_memory|        regions_41|         array|
|regions_41_ce1         |  out|    1|   ap_memory|        regions_41|         array|
|regions_41_d1          |  out|   32|   ap_memory|        regions_41|         array|
|regions_41_q1          |   in|   32|   ap_memory|        regions_41|         array|
|regions_41_we1         |  out|    1|   ap_memory|        regions_41|         array|
|regions_42_address0    |  out|    9|   ap_memory|        regions_42|         array|
|regions_42_ce0         |  out|    1|   ap_memory|        regions_42|         array|
|regions_42_d0          |  out|   32|   ap_memory|        regions_42|         array|
|regions_42_q0          |   in|   32|   ap_memory|        regions_42|         array|
|regions_42_we0         |  out|    1|   ap_memory|        regions_42|         array|
|regions_42_address1    |  out|    9|   ap_memory|        regions_42|         array|
|regions_42_ce1         |  out|    1|   ap_memory|        regions_42|         array|
|regions_42_d1          |  out|   32|   ap_memory|        regions_42|         array|
|regions_42_q1          |   in|   32|   ap_memory|        regions_42|         array|
|regions_42_we1         |  out|    1|   ap_memory|        regions_42|         array|
|regions_43_address0    |  out|    9|   ap_memory|        regions_43|         array|
|regions_43_ce0         |  out|    1|   ap_memory|        regions_43|         array|
|regions_43_d0          |  out|   32|   ap_memory|        regions_43|         array|
|regions_43_q0          |   in|   32|   ap_memory|        regions_43|         array|
|regions_43_we0         |  out|    1|   ap_memory|        regions_43|         array|
|regions_43_address1    |  out|    9|   ap_memory|        regions_43|         array|
|regions_43_ce1         |  out|    1|   ap_memory|        regions_43|         array|
|regions_43_d1          |  out|   32|   ap_memory|        regions_43|         array|
|regions_43_q1          |   in|   32|   ap_memory|        regions_43|         array|
|regions_43_we1         |  out|    1|   ap_memory|        regions_43|         array|
|regions_44_address0    |  out|    9|   ap_memory|        regions_44|         array|
|regions_44_ce0         |  out|    1|   ap_memory|        regions_44|         array|
|regions_44_d0          |  out|   32|   ap_memory|        regions_44|         array|
|regions_44_q0          |   in|   32|   ap_memory|        regions_44|         array|
|regions_44_we0         |  out|    1|   ap_memory|        regions_44|         array|
|regions_44_address1    |  out|    9|   ap_memory|        regions_44|         array|
|regions_44_ce1         |  out|    1|   ap_memory|        regions_44|         array|
|regions_44_d1          |  out|   32|   ap_memory|        regions_44|         array|
|regions_44_q1          |   in|   32|   ap_memory|        regions_44|         array|
|regions_44_we1         |  out|    1|   ap_memory|        regions_44|         array|
|regions_45_address0    |  out|    9|   ap_memory|        regions_45|         array|
|regions_45_ce0         |  out|    1|   ap_memory|        regions_45|         array|
|regions_45_d0          |  out|   32|   ap_memory|        regions_45|         array|
|regions_45_q0          |   in|   32|   ap_memory|        regions_45|         array|
|regions_45_we0         |  out|    1|   ap_memory|        regions_45|         array|
|regions_45_address1    |  out|    9|   ap_memory|        regions_45|         array|
|regions_45_ce1         |  out|    1|   ap_memory|        regions_45|         array|
|regions_45_d1          |  out|   32|   ap_memory|        regions_45|         array|
|regions_45_q1          |   in|   32|   ap_memory|        regions_45|         array|
|regions_45_we1         |  out|    1|   ap_memory|        regions_45|         array|
|regions_46_address0    |  out|    9|   ap_memory|        regions_46|         array|
|regions_46_ce0         |  out|    1|   ap_memory|        regions_46|         array|
|regions_46_d0          |  out|   32|   ap_memory|        regions_46|         array|
|regions_46_q0          |   in|   32|   ap_memory|        regions_46|         array|
|regions_46_we0         |  out|    1|   ap_memory|        regions_46|         array|
|regions_46_address1    |  out|    9|   ap_memory|        regions_46|         array|
|regions_46_ce1         |  out|    1|   ap_memory|        regions_46|         array|
|regions_46_d1          |  out|   32|   ap_memory|        regions_46|         array|
|regions_46_q1          |   in|   32|   ap_memory|        regions_46|         array|
|regions_46_we1         |  out|    1|   ap_memory|        regions_46|         array|
|regions_47_address0    |  out|    9|   ap_memory|        regions_47|         array|
|regions_47_ce0         |  out|    1|   ap_memory|        regions_47|         array|
|regions_47_d0          |  out|   32|   ap_memory|        regions_47|         array|
|regions_47_q0          |   in|   32|   ap_memory|        regions_47|         array|
|regions_47_we0         |  out|    1|   ap_memory|        regions_47|         array|
|regions_47_address1    |  out|    9|   ap_memory|        regions_47|         array|
|regions_47_ce1         |  out|    1|   ap_memory|        regions_47|         array|
|regions_47_d1          |  out|   32|   ap_memory|        regions_47|         array|
|regions_47_q1          |   in|   32|   ap_memory|        regions_47|         array|
|regions_47_we1         |  out|    1|   ap_memory|        regions_47|         array|
|regions_48_address0    |  out|    9|   ap_memory|        regions_48|         array|
|regions_48_ce0         |  out|    1|   ap_memory|        regions_48|         array|
|regions_48_d0          |  out|   32|   ap_memory|        regions_48|         array|
|regions_48_q0          |   in|   32|   ap_memory|        regions_48|         array|
|regions_48_we0         |  out|    1|   ap_memory|        regions_48|         array|
|regions_48_address1    |  out|    9|   ap_memory|        regions_48|         array|
|regions_48_ce1         |  out|    1|   ap_memory|        regions_48|         array|
|regions_48_d1          |  out|   32|   ap_memory|        regions_48|         array|
|regions_48_q1          |   in|   32|   ap_memory|        regions_48|         array|
|regions_48_we1         |  out|    1|   ap_memory|        regions_48|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_7_c = alloca i64 1"   --->   Operation 7 'alloca' 'data_7_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_6_c = alloca i64 1"   --->   Operation 8 'alloca' 'data_6_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_5_c = alloca i64 1"   --->   Operation 9 'alloca' 'data_5_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_4_c = alloca i64 1"   --->   Operation 10 'alloca' 'data_4_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_3_c = alloca i64 1"   --->   Operation 11 'alloca' 'data_3_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_2_c = alloca i64 1"   --->   Operation 12 'alloca' 'data_2_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_1_c = alloca i64 1"   --->   Operation 13 'alloca' 'data_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_c = alloca i64 1"   --->   Operation 14 'alloca' 'data_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%call_ret = call i288 @read_train, i320 %testStream" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 5.95>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ret = call i288 @read_train, i320 %testStream" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 16 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%taskId_V = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 17 'extractvalue' 'taskId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%checkId_V = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 18 'extractvalue' 'checkId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%uniId_V = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 19 'extractvalue' 'uniId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%data_c21_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 20 'extractvalue' 'data_c21_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%data_1_c22_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 21 'extractvalue' 'data_1_c22_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%data_2_c23_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 22 'extractvalue' 'data_2_c23_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%data_3_c24_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 23 'extractvalue' 'data_3_c24_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data_4_c25_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 24 'extractvalue' 'data_4_c25_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%data_5_c26_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 25 'extractvalue' 'data_5_c26_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%data_6_c27_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 26 'extractvalue' 'data_6_c27_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%data_7_c28_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 27 'extractvalue' 'data_7_c28_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 28 [2/2] (5.95ns)   --->   "%call_ret1 = call i26 @runTestAfterInit_Block_entry1012_proc, i8 %taskId_V, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 28 'call' 'call_ret1' <Predicate = true> <Delay = 5.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 9.59>
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%call_ret1 = call i26 @runTestAfterInit_Block_entry1012_proc, i8 %taskId_V, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 29 'call' 'call_ret1' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%taskId_V_load_loc_channel = extractvalue i26 %call_ret1" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 30 'extractvalue' 'taskId_V_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%taskId_V_load_cast_loc_channel = extractvalue i26 %call_ret1" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 31 'extractvalue' 'taskId_V_load_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%taskId_V_load_cast5_loc_channel = extractvalue i26 %call_ret1" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 32 'extractvalue' 'taskId_V_load_cast5_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%n_regions_V_load_loc_channel = extractvalue i26 %call_ret1" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 33 'extractvalue' 'n_regions_V_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 34 [2/2] (7.26ns)   --->   "%error = call i1 @run_test, i32 %regions, i6 %taskId_V_load_cast_loc_channel, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i32 %regions_6, i32 %regions_7, i32 %regions_8, i32 %regions_9, i32 %regions_10, i32 %regions_11, i32 %regions_12, i32 %regions_13, i32 %regions_14, i32 %regions_15, i32 %regions_16, i32 %regions_17, i32 %regions_18, i32 %regions_19, i32 %regions_20, i32 %regions_21, i32 %regions_22, i32 %regions_23, i32 %regions_24, i32 %regions_25, i32 %regions_26, i32 %regions_27, i32 %regions_28, i32 %regions_29, i32 %regions_30, i32 %regions_31, i32 %regions_32, i32 %regions_33, i32 %regions_34, i32 %regions_35, i32 %regions_36, i32 %regions_37, i32 %regions_38, i32 %regions_39, i32 %regions_40, i32 %regions_41, i32 %regions_42, i32 %regions_43, i32 %regions_44, i32 %regions_45, i32 %regions_46, i32 %regions_47, i32 %regions_48, i8 %n_regions_V_load_loc_channel, i32 %data_c21_channel, i32 %data_1_c22_channel, i32 %data_2_c23_channel, i32 %data_3_c24_channel, i32 %data_4_c25_channel, i32 %data_5_c26_channel, i32 %data_6_c27_channel, i32 %data_7_c28_channel, i32 %data_c, i32 %data_1_c, i32 %data_2_c, i32 %data_3_c, i32 %data_4_c, i32 %data_5_c, i32 %data_6_c, i32 %data_7_c" [detector_solid/abs_solid_detector.cpp:547]   --->   Operation 34 'call' 'error' <Predicate = true> <Delay = 7.26> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 35 [1/2] (1.58ns)   --->   "%error = call i1 @run_test, i32 %regions, i6 %taskId_V_load_cast_loc_channel, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i32 %regions_6, i32 %regions_7, i32 %regions_8, i32 %regions_9, i32 %regions_10, i32 %regions_11, i32 %regions_12, i32 %regions_13, i32 %regions_14, i32 %regions_15, i32 %regions_16, i32 %regions_17, i32 %regions_18, i32 %regions_19, i32 %regions_20, i32 %regions_21, i32 %regions_22, i32 %regions_23, i32 %regions_24, i32 %regions_25, i32 %regions_26, i32 %regions_27, i32 %regions_28, i32 %regions_29, i32 %regions_30, i32 %regions_31, i32 %regions_32, i32 %regions_33, i32 %regions_34, i32 %regions_35, i32 %regions_36, i32 %regions_37, i32 %regions_38, i32 %regions_39, i32 %regions_40, i32 %regions_41, i32 %regions_42, i32 %regions_43, i32 %regions_44, i32 %regions_45, i32 %regions_46, i32 %regions_47, i32 %regions_48, i8 %n_regions_V_load_loc_channel, i32 %data_c21_channel, i32 %data_1_c22_channel, i32 %data_2_c23_channel, i32 %data_3_c24_channel, i32 %data_4_c25_channel, i32 %data_5_c26_channel, i32 %data_6_c27_channel, i32 %data_7_c28_channel, i32 %data_c, i32 %data_1_c, i32 %data_2_c, i32 %data_3_c, i32 %data_4_c, i32 %data_5_c, i32 %data_6_c, i32 %data_7_c" [detector_solid/abs_solid_detector.cpp:547]   --->   Operation 35 'call' 'error' <Predicate = true> <Delay = 1.58> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 36 [2/2] (3.63ns)   --->   "%call_ln548 = call void @writeOutcome, i1 %errorInTask, i4 %taskId_V_load_cast5_loc_channel, i8 %checkId_V, i8 %taskId_V_load_loc_channel, i16 %uniId_V, i1 %error, i8 %toScheduler, i288 %outcomeInRam, i32 %data_c, i32 %data_1_c, i32 %data_2_c, i32 %data_3_c, i32 %data_4_c, i32 %data_5_c, i32 %data_6_c, i32 %data_7_c" [detector_solid/abs_solid_detector.cpp:548]   --->   Operation 36 'call' 'call_ln548' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.30>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @data_7_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_7_c, i32 %data_7_c"   --->   Operation 37 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @data_6_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_6_c, i32 %data_6_c"   --->   Operation 39 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_6_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @data_5_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_5_c, i32 %data_5_c"   --->   Operation 41 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_5_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @data_4_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_4_c, i32 %data_4_c"   --->   Operation 43 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @data_3_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_3_c, i32 %data_3_c"   --->   Operation 45 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @data_2_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_2_c, i32 %data_2_c"   --->   Operation 47 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @data_1_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_1_c, i32 %data_1_c"   --->   Operation 49 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @data_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_c, i32 %data_c"   --->   Operation 51 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_9"   --->   Operation 53 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_19, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %testStream, void @empty_19, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_12, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_12, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 60 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_10, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 61 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_11, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 62 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_12, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 63 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_13, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 64 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_14, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 65 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_15, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 66 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_16, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 67 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_17, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 68 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_18, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 69 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_19, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 70 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_2, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 71 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_20, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 72 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_21, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 73 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_22, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 74 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_23, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 75 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_24, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 76 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_25, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 77 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_26, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 78 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_27, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 79 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_28, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 80 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_29, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 81 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_3, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 82 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_30, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 83 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_31, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 84 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_32, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 85 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_33, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 86 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_34, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 87 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_35, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 88 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_36, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 89 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_37, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 90 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_38, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 91 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_39, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 92 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_4, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 93 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_40, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 94 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_41, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 95 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_42, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 96 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_43, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 97 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_44, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 98 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_45, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 99 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_46, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 100 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_47, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 101 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_48, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 102 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_5, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 103 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_6, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 104 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_7, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 105 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_8, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 106 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_9, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 107 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 108 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/2] (1.30ns)   --->   "%call_ln548 = call void @writeOutcome, i1 %errorInTask, i4 %taskId_V_load_cast5_loc_channel, i8 %checkId_V, i8 %taskId_V_load_loc_channel, i16 %uniId_V, i1 %error, i8 %toScheduler, i288 %outcomeInRam, i32 %data_c, i32 %data_1_c, i32 %data_2_c, i32 %data_3_c, i32 %data_4_c, i32 %data_5_c, i32 %data_6_c, i32 %data_7_c" [detector_solid/abs_solid_detector.cpp:548]   --->   Operation 109 'call' 'call_ln548' <Predicate = true> <Delay = 1.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln555 = ret" [detector_solid/abs_solid_detector.cpp:555]   --->   Operation 110 'ret' 'ret_ln555' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ testStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outcomeInRam]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ toScheduler]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ errorInTask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ n_regions_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regions]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_28]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_29]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_30]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_31]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_32]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_33]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_34]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_35]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_36]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_37]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_38]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_39]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_40]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_41]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_42]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_43]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_44]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_45]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_46]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_47]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_48]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_7_c                        (alloca                ) [ 0011111]
data_6_c                        (alloca                ) [ 0011111]
data_5_c                        (alloca                ) [ 0011111]
data_4_c                        (alloca                ) [ 0011111]
data_3_c                        (alloca                ) [ 0011111]
data_2_c                        (alloca                ) [ 0011111]
data_1_c                        (alloca                ) [ 0011111]
data_c                          (alloca                ) [ 0011111]
call_ret                        (call                  ) [ 0000000]
taskId_V                        (extractvalue          ) [ 0001000]
checkId_V                       (extractvalue          ) [ 0001111]
uniId_V                         (extractvalue          ) [ 0001111]
data_c21_channel                (extractvalue          ) [ 0001100]
data_1_c22_channel              (extractvalue          ) [ 0001100]
data_2_c23_channel              (extractvalue          ) [ 0001100]
data_3_c24_channel              (extractvalue          ) [ 0001100]
data_4_c25_channel              (extractvalue          ) [ 0001100]
data_5_c26_channel              (extractvalue          ) [ 0001100]
data_6_c27_channel              (extractvalue          ) [ 0001100]
data_7_c28_channel              (extractvalue          ) [ 0001100]
call_ret1                       (call                  ) [ 0000000]
taskId_V_load_loc_channel       (extractvalue          ) [ 0000111]
taskId_V_load_cast_loc_channel  (extractvalue          ) [ 0000100]
taskId_V_load_cast5_loc_channel (extractvalue          ) [ 0000111]
n_regions_V_load_loc_channel    (extractvalue          ) [ 0000100]
error                           (call                  ) [ 0000011]
empty                           (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
empty_52                        (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
empty_53                        (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
empty_54                        (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
empty_55                        (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
empty_56                        (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
empty_57                        (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
empty_58                        (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
specdataflowpipeline_ln0        (specdataflowpipeline  ) [ 0000000]
specmemcore_ln0                 (specmemcore           ) [ 0000000]
specmemcore_ln0                 (specmemcore           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specreset_ln626                 (specreset             ) [ 0000000]
specbramwithbyteenable_ln0      (specbramwithbyteenable) [ 0000000]
call_ln548                      (call                  ) [ 0000000]
ret_ln555                       (ret                   ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="testStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="testStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outcomeInRam">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcomeInRam"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="toScheduler">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toScheduler"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="errorInTask">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_regions_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regions">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="regions_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regions_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="regions_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="regions_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="regions_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="regions_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="regions_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_8"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="regions_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_9"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="regions_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_10"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="regions_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_11"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="regions_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_12"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="regions_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_13"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="regions_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_14"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="regions_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_15"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="regions_16">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_16"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="regions_17">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_17"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="regions_18">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_18"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="regions_19">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_19"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="regions_20">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_20"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="regions_21">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_21"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="regions_22">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_22"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="regions_23">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_23"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="regions_24">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_24"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="regions_25">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_25"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="regions_26">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_26"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="regions_27">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_27"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="regions_28">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_28"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="regions_29">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_29"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="regions_30">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_30"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="regions_31">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_31"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="regions_32">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_32"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="regions_33">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_33"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="regions_34">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_34"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="regions_35">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_35"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="regions_36">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_36"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="regions_37">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_37"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="regions_38">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_38"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="regions_39">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_39"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="regions_40">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_40"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="regions_41">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_41"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="regions_42">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_42"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="regions_43">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_43"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="regions_44">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_44"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="regions_45">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_45"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="regions_46">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_46"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="regions_47">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_47"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="regions_48">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_48"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_train"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runTestAfterInit_Block_entry1012_proc"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_test"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeOutcome"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_c_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_c_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_c_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_c_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_c_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_c_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_c_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_c_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="data_7_c_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_7_c/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="data_6_c_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_6_c/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="data_5_c_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_5_c/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="data_4_c_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_4_c/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="data_3_c_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_3_c/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="data_2_c_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_2_c/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="data_1_c_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_1_c/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="data_c_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_c/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_read_train_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="288" slack="0"/>
<pin id="204" dir="0" index="1" bw="320" slack="0"/>
<pin id="205" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_runTestAfterInit_Block_entry1012_proc_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="26" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_run_test_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="0" index="3" bw="32" slack="0"/>
<pin id="220" dir="0" index="4" bw="32" slack="0"/>
<pin id="221" dir="0" index="5" bw="32" slack="0"/>
<pin id="222" dir="0" index="6" bw="32" slack="0"/>
<pin id="223" dir="0" index="7" bw="32" slack="0"/>
<pin id="224" dir="0" index="8" bw="32" slack="0"/>
<pin id="225" dir="0" index="9" bw="32" slack="0"/>
<pin id="226" dir="0" index="10" bw="32" slack="0"/>
<pin id="227" dir="0" index="11" bw="32" slack="0"/>
<pin id="228" dir="0" index="12" bw="32" slack="0"/>
<pin id="229" dir="0" index="13" bw="32" slack="0"/>
<pin id="230" dir="0" index="14" bw="32" slack="0"/>
<pin id="231" dir="0" index="15" bw="32" slack="0"/>
<pin id="232" dir="0" index="16" bw="32" slack="0"/>
<pin id="233" dir="0" index="17" bw="32" slack="0"/>
<pin id="234" dir="0" index="18" bw="32" slack="0"/>
<pin id="235" dir="0" index="19" bw="32" slack="0"/>
<pin id="236" dir="0" index="20" bw="32" slack="0"/>
<pin id="237" dir="0" index="21" bw="32" slack="0"/>
<pin id="238" dir="0" index="22" bw="32" slack="0"/>
<pin id="239" dir="0" index="23" bw="32" slack="0"/>
<pin id="240" dir="0" index="24" bw="32" slack="0"/>
<pin id="241" dir="0" index="25" bw="32" slack="0"/>
<pin id="242" dir="0" index="26" bw="32" slack="0"/>
<pin id="243" dir="0" index="27" bw="32" slack="0"/>
<pin id="244" dir="0" index="28" bw="32" slack="0"/>
<pin id="245" dir="0" index="29" bw="32" slack="0"/>
<pin id="246" dir="0" index="30" bw="32" slack="0"/>
<pin id="247" dir="0" index="31" bw="32" slack="0"/>
<pin id="248" dir="0" index="32" bw="32" slack="0"/>
<pin id="249" dir="0" index="33" bw="32" slack="0"/>
<pin id="250" dir="0" index="34" bw="32" slack="0"/>
<pin id="251" dir="0" index="35" bw="32" slack="0"/>
<pin id="252" dir="0" index="36" bw="32" slack="0"/>
<pin id="253" dir="0" index="37" bw="32" slack="0"/>
<pin id="254" dir="0" index="38" bw="32" slack="0"/>
<pin id="255" dir="0" index="39" bw="32" slack="0"/>
<pin id="256" dir="0" index="40" bw="32" slack="0"/>
<pin id="257" dir="0" index="41" bw="32" slack="0"/>
<pin id="258" dir="0" index="42" bw="32" slack="0"/>
<pin id="259" dir="0" index="43" bw="32" slack="0"/>
<pin id="260" dir="0" index="44" bw="32" slack="0"/>
<pin id="261" dir="0" index="45" bw="32" slack="0"/>
<pin id="262" dir="0" index="46" bw="32" slack="0"/>
<pin id="263" dir="0" index="47" bw="32" slack="0"/>
<pin id="264" dir="0" index="48" bw="32" slack="0"/>
<pin id="265" dir="0" index="49" bw="32" slack="0"/>
<pin id="266" dir="0" index="50" bw="8" slack="0"/>
<pin id="267" dir="0" index="51" bw="32" slack="1"/>
<pin id="268" dir="0" index="52" bw="32" slack="1"/>
<pin id="269" dir="0" index="53" bw="32" slack="1"/>
<pin id="270" dir="0" index="54" bw="32" slack="1"/>
<pin id="271" dir="0" index="55" bw="32" slack="1"/>
<pin id="272" dir="0" index="56" bw="32" slack="1"/>
<pin id="273" dir="0" index="57" bw="32" slack="1"/>
<pin id="274" dir="0" index="58" bw="32" slack="1"/>
<pin id="275" dir="0" index="59" bw="32" slack="2"/>
<pin id="276" dir="0" index="60" bw="32" slack="2"/>
<pin id="277" dir="0" index="61" bw="32" slack="2"/>
<pin id="278" dir="0" index="62" bw="32" slack="2"/>
<pin id="279" dir="0" index="63" bw="32" slack="2"/>
<pin id="280" dir="0" index="64" bw="32" slack="2"/>
<pin id="281" dir="0" index="65" bw="32" slack="2"/>
<pin id="282" dir="0" index="66" bw="32" slack="2"/>
<pin id="283" dir="1" index="67" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="error/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_writeOutcome_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="0" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="4" slack="2"/>
<pin id="337" dir="0" index="3" bw="8" slack="3"/>
<pin id="338" dir="0" index="4" bw="8" slack="2"/>
<pin id="339" dir="0" index="5" bw="16" slack="3"/>
<pin id="340" dir="0" index="6" bw="1" slack="1"/>
<pin id="341" dir="0" index="7" bw="8" slack="0"/>
<pin id="342" dir="0" index="8" bw="288" slack="0"/>
<pin id="343" dir="0" index="9" bw="32" slack="4"/>
<pin id="344" dir="0" index="10" bw="32" slack="4"/>
<pin id="345" dir="0" index="11" bw="32" slack="4"/>
<pin id="346" dir="0" index="12" bw="32" slack="4"/>
<pin id="347" dir="0" index="13" bw="32" slack="4"/>
<pin id="348" dir="0" index="14" bw="32" slack="4"/>
<pin id="349" dir="0" index="15" bw="32" slack="4"/>
<pin id="350" dir="0" index="16" bw="32" slack="4"/>
<pin id="351" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln548/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="taskId_V_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="288" slack="0"/>
<pin id="358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="taskId_V/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="checkId_V_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="288" slack="0"/>
<pin id="363" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="checkId_V/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="uniId_V_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="288" slack="0"/>
<pin id="367" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="uniId_V/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="data_c21_channel_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="288" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_c21_channel/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="data_1_c22_channel_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="288" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_1_c22_channel/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="data_2_c23_channel_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="288" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_2_c23_channel/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="data_3_c24_channel_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="288" slack="0"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_3_c24_channel/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="data_4_c25_channel_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="288" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_4_c25_channel/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="data_5_c26_channel_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="288" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_5_c26_channel/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="data_6_c27_channel_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="288" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_6_c27_channel/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="data_7_c28_channel_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="288" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_7_c28_channel/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="taskId_V_load_loc_channel_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="26" slack="0"/>
<pin id="403" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="taskId_V_load_loc_channel/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="taskId_V_load_cast_loc_channel_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="26" slack="0"/>
<pin id="407" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="taskId_V_load_cast_loc_channel/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="taskId_V_load_cast5_loc_channel_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="26" slack="0"/>
<pin id="412" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="taskId_V_load_cast5_loc_channel/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="n_regions_V_load_loc_channel_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="26" slack="0"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="n_regions_V_load_loc_channel/3 "/>
</bind>
</comp>

<comp id="419" class="1005" name="data_7_c_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2"/>
<pin id="421" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_7_c "/>
</bind>
</comp>

<comp id="425" class="1005" name="data_6_c_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="2"/>
<pin id="427" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_6_c "/>
</bind>
</comp>

<comp id="431" class="1005" name="data_5_c_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="2"/>
<pin id="433" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_5_c "/>
</bind>
</comp>

<comp id="437" class="1005" name="data_4_c_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="2"/>
<pin id="439" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_4_c "/>
</bind>
</comp>

<comp id="443" class="1005" name="data_3_c_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="2"/>
<pin id="445" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_3_c "/>
</bind>
</comp>

<comp id="449" class="1005" name="data_2_c_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="2"/>
<pin id="451" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_2_c "/>
</bind>
</comp>

<comp id="455" class="1005" name="data_1_c_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="2"/>
<pin id="457" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_1_c "/>
</bind>
</comp>

<comp id="461" class="1005" name="data_c_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="2"/>
<pin id="463" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_c "/>
</bind>
</comp>

<comp id="467" class="1005" name="taskId_V_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="taskId_V "/>
</bind>
</comp>

<comp id="472" class="1005" name="checkId_V_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="3"/>
<pin id="474" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="checkId_V "/>
</bind>
</comp>

<comp id="477" class="1005" name="uniId_V_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="3"/>
<pin id="479" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="uniId_V "/>
</bind>
</comp>

<comp id="482" class="1005" name="data_c21_channel_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_c21_channel "/>
</bind>
</comp>

<comp id="487" class="1005" name="data_1_c22_channel_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_1_c22_channel "/>
</bind>
</comp>

<comp id="492" class="1005" name="data_2_c23_channel_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_2_c23_channel "/>
</bind>
</comp>

<comp id="497" class="1005" name="data_3_c24_channel_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_3_c24_channel "/>
</bind>
</comp>

<comp id="502" class="1005" name="data_4_c25_channel_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_4_c25_channel "/>
</bind>
</comp>

<comp id="507" class="1005" name="data_5_c26_channel_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_5_c26_channel "/>
</bind>
</comp>

<comp id="512" class="1005" name="data_6_c27_channel_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_6_c27_channel "/>
</bind>
</comp>

<comp id="517" class="1005" name="data_7_c28_channel_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_7_c28_channel "/>
</bind>
</comp>

<comp id="522" class="1005" name="taskId_V_load_loc_channel_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="2"/>
<pin id="524" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="taskId_V_load_loc_channel "/>
</bind>
</comp>

<comp id="527" class="1005" name="taskId_V_load_cast_loc_channel_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="1"/>
<pin id="529" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="taskId_V_load_cast_loc_channel "/>
</bind>
</comp>

<comp id="532" class="1005" name="taskId_V_load_cast5_loc_channel_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="2"/>
<pin id="534" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="taskId_V_load_cast5_loc_channel "/>
</bind>
</comp>

<comp id="537" class="1005" name="n_regions_V_load_loc_channel_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="1"/>
<pin id="539" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_regions_V_load_loc_channel "/>
</bind>
</comp>

<comp id="542" class="1005" name="error_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="error "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="106" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="106" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="106" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="106" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="106" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="106" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="106" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="106" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="108" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="110" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="284"><net_src comp="112" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="285"><net_src comp="10" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="286"><net_src comp="12" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="215" pin=4"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="215" pin=5"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="215" pin=6"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="215" pin=7"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="215" pin=8"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="215" pin=9"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="215" pin=10"/></net>

<net id="294"><net_src comp="28" pin="0"/><net_sink comp="215" pin=11"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="215" pin=12"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="215" pin=13"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="215" pin=14"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="215" pin=15"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="215" pin=16"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="215" pin=17"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="215" pin=18"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="215" pin=19"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="215" pin=20"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="215" pin=21"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="215" pin=22"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="215" pin=23"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="215" pin=24"/></net>

<net id="308"><net_src comp="56" pin="0"/><net_sink comp="215" pin=25"/></net>

<net id="309"><net_src comp="58" pin="0"/><net_sink comp="215" pin=26"/></net>

<net id="310"><net_src comp="60" pin="0"/><net_sink comp="215" pin=27"/></net>

<net id="311"><net_src comp="62" pin="0"/><net_sink comp="215" pin=28"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="215" pin=29"/></net>

<net id="313"><net_src comp="66" pin="0"/><net_sink comp="215" pin=30"/></net>

<net id="314"><net_src comp="68" pin="0"/><net_sink comp="215" pin=31"/></net>

<net id="315"><net_src comp="70" pin="0"/><net_sink comp="215" pin=32"/></net>

<net id="316"><net_src comp="72" pin="0"/><net_sink comp="215" pin=33"/></net>

<net id="317"><net_src comp="74" pin="0"/><net_sink comp="215" pin=34"/></net>

<net id="318"><net_src comp="76" pin="0"/><net_sink comp="215" pin=35"/></net>

<net id="319"><net_src comp="78" pin="0"/><net_sink comp="215" pin=36"/></net>

<net id="320"><net_src comp="80" pin="0"/><net_sink comp="215" pin=37"/></net>

<net id="321"><net_src comp="82" pin="0"/><net_sink comp="215" pin=38"/></net>

<net id="322"><net_src comp="84" pin="0"/><net_sink comp="215" pin=39"/></net>

<net id="323"><net_src comp="86" pin="0"/><net_sink comp="215" pin=40"/></net>

<net id="324"><net_src comp="88" pin="0"/><net_sink comp="215" pin=41"/></net>

<net id="325"><net_src comp="90" pin="0"/><net_sink comp="215" pin=42"/></net>

<net id="326"><net_src comp="92" pin="0"/><net_sink comp="215" pin=43"/></net>

<net id="327"><net_src comp="94" pin="0"/><net_sink comp="215" pin=44"/></net>

<net id="328"><net_src comp="96" pin="0"/><net_sink comp="215" pin=45"/></net>

<net id="329"><net_src comp="98" pin="0"/><net_sink comp="215" pin=46"/></net>

<net id="330"><net_src comp="100" pin="0"/><net_sink comp="215" pin=47"/></net>

<net id="331"><net_src comp="102" pin="0"/><net_sink comp="215" pin=48"/></net>

<net id="332"><net_src comp="104" pin="0"/><net_sink comp="215" pin=49"/></net>

<net id="352"><net_src comp="114" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="353"><net_src comp="6" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="354"><net_src comp="4" pin="0"/><net_sink comp="333" pin=7"/></net>

<net id="355"><net_src comp="2" pin="0"/><net_sink comp="333" pin=8"/></net>

<net id="359"><net_src comp="202" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="364"><net_src comp="202" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="202" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="202" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="202" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="202" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="202" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="202" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="202" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="202" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="202" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="208" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="208" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="413"><net_src comp="208" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="208" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="215" pin=50"/></net>

<net id="422"><net_src comp="170" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="215" pin=66"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="333" pin=16"/></net>

<net id="428"><net_src comp="174" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="215" pin=65"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="333" pin=15"/></net>

<net id="434"><net_src comp="178" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="215" pin=64"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="333" pin=14"/></net>

<net id="440"><net_src comp="182" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="215" pin=63"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="333" pin=13"/></net>

<net id="446"><net_src comp="186" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="215" pin=62"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="333" pin=12"/></net>

<net id="452"><net_src comp="190" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="215" pin=61"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="333" pin=11"/></net>

<net id="458"><net_src comp="194" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="215" pin=60"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="333" pin=10"/></net>

<net id="464"><net_src comp="198" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="215" pin=59"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="333" pin=9"/></net>

<net id="470"><net_src comp="356" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="475"><net_src comp="361" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="333" pin=3"/></net>

<net id="480"><net_src comp="365" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="333" pin=5"/></net>

<net id="485"><net_src comp="369" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="215" pin=51"/></net>

<net id="490"><net_src comp="373" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="215" pin=52"/></net>

<net id="495"><net_src comp="377" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="215" pin=53"/></net>

<net id="500"><net_src comp="381" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="215" pin=54"/></net>

<net id="505"><net_src comp="385" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="215" pin=55"/></net>

<net id="510"><net_src comp="389" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="215" pin=56"/></net>

<net id="515"><net_src comp="393" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="215" pin=57"/></net>

<net id="520"><net_src comp="397" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="215" pin=58"/></net>

<net id="525"><net_src comp="401" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="333" pin=4"/></net>

<net id="530"><net_src comp="405" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="535"><net_src comp="410" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="540"><net_src comp="414" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="215" pin=50"/></net>

<net id="545"><net_src comp="215" pin="67"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="333" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: testStream | {}
	Port: outcomeInRam | {5 6 }
	Port: toScheduler | {5 6 }
	Port: errorInTask | {5 6 }
	Port: n_regions_V | {}
	Port: regions | {}
	Port: regions_2 | {}
	Port: regions_3 | {}
	Port: regions_4 | {}
	Port: regions_5 | {}
	Port: regions_6 | {}
	Port: regions_7 | {}
	Port: regions_8 | {}
	Port: regions_9 | {}
	Port: regions_10 | {}
	Port: regions_11 | {}
	Port: regions_12 | {}
	Port: regions_13 | {}
	Port: regions_14 | {}
	Port: regions_15 | {}
	Port: regions_16 | {}
	Port: regions_17 | {}
	Port: regions_18 | {}
	Port: regions_19 | {}
	Port: regions_20 | {}
	Port: regions_21 | {}
	Port: regions_22 | {}
	Port: regions_23 | {}
	Port: regions_24 | {}
	Port: regions_25 | {}
	Port: regions_26 | {}
	Port: regions_27 | {}
	Port: regions_28 | {}
	Port: regions_29 | {}
	Port: regions_30 | {}
	Port: regions_31 | {}
	Port: regions_32 | {}
	Port: regions_33 | {}
	Port: regions_34 | {}
	Port: regions_35 | {}
	Port: regions_36 | {}
	Port: regions_37 | {}
	Port: regions_38 | {}
	Port: regions_39 | {}
	Port: regions_40 | {}
	Port: regions_41 | {}
	Port: regions_42 | {}
	Port: regions_43 | {}
	Port: regions_44 | {}
	Port: regions_45 | {}
	Port: regions_46 | {}
	Port: regions_47 | {}
	Port: regions_48 | {}
 - Input state : 
	Port: runTestAfterInit : testStream | {1 2 }
	Port: runTestAfterInit : outcomeInRam | {}
	Port: runTestAfterInit : toScheduler | {}
	Port: runTestAfterInit : errorInTask | {}
	Port: runTestAfterInit : n_regions_V | {2 3 }
	Port: runTestAfterInit : regions | {3 4 }
	Port: runTestAfterInit : regions_2 | {3 4 }
	Port: runTestAfterInit : regions_3 | {3 4 }
	Port: runTestAfterInit : regions_4 | {3 4 }
	Port: runTestAfterInit : regions_5 | {3 4 }
	Port: runTestAfterInit : regions_6 | {3 4 }
	Port: runTestAfterInit : regions_7 | {3 4 }
	Port: runTestAfterInit : regions_8 | {3 4 }
	Port: runTestAfterInit : regions_9 | {3 4 }
	Port: runTestAfterInit : regions_10 | {3 4 }
	Port: runTestAfterInit : regions_11 | {3 4 }
	Port: runTestAfterInit : regions_12 | {3 4 }
	Port: runTestAfterInit : regions_13 | {3 4 }
	Port: runTestAfterInit : regions_14 | {3 4 }
	Port: runTestAfterInit : regions_15 | {3 4 }
	Port: runTestAfterInit : regions_16 | {3 4 }
	Port: runTestAfterInit : regions_17 | {3 4 }
	Port: runTestAfterInit : regions_18 | {3 4 }
	Port: runTestAfterInit : regions_19 | {3 4 }
	Port: runTestAfterInit : regions_20 | {3 4 }
	Port: runTestAfterInit : regions_21 | {3 4 }
	Port: runTestAfterInit : regions_22 | {3 4 }
	Port: runTestAfterInit : regions_23 | {3 4 }
	Port: runTestAfterInit : regions_24 | {3 4 }
	Port: runTestAfterInit : regions_25 | {3 4 }
	Port: runTestAfterInit : regions_26 | {3 4 }
	Port: runTestAfterInit : regions_27 | {3 4 }
	Port: runTestAfterInit : regions_28 | {3 4 }
	Port: runTestAfterInit : regions_29 | {3 4 }
	Port: runTestAfterInit : regions_30 | {3 4 }
	Port: runTestAfterInit : regions_31 | {3 4 }
	Port: runTestAfterInit : regions_32 | {3 4 }
	Port: runTestAfterInit : regions_33 | {3 4 }
	Port: runTestAfterInit : regions_34 | {3 4 }
	Port: runTestAfterInit : regions_35 | {3 4 }
	Port: runTestAfterInit : regions_36 | {3 4 }
	Port: runTestAfterInit : regions_37 | {3 4 }
	Port: runTestAfterInit : regions_38 | {3 4 }
	Port: runTestAfterInit : regions_39 | {3 4 }
	Port: runTestAfterInit : regions_40 | {3 4 }
	Port: runTestAfterInit : regions_41 | {3 4 }
	Port: runTestAfterInit : regions_42 | {3 4 }
	Port: runTestAfterInit : regions_43 | {3 4 }
	Port: runTestAfterInit : regions_44 | {3 4 }
	Port: runTestAfterInit : regions_45 | {3 4 }
	Port: runTestAfterInit : regions_46 | {3 4 }
	Port: runTestAfterInit : regions_47 | {3 4 }
	Port: runTestAfterInit : regions_48 | {3 4 }
  - Chain level:
	State 1
	State 2
		taskId_V : 1
		checkId_V : 1
		uniId_V : 1
		data_c21_channel : 1
		data_1_c22_channel : 1
		data_2_c23_channel : 1
		data_3_c24_channel : 1
		data_4_c25_channel : 1
		data_5_c26_channel : 1
		data_6_c27_channel : 1
		data_7_c28_channel : 1
		call_ret1 : 2
	State 3
		taskId_V_load_loc_channel : 1
		taskId_V_load_cast_loc_channel : 1
		taskId_V_load_cast5_loc_channel : 1
		n_regions_V_load_loc_channel : 1
		error : 2
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               grp_read_train_fu_202              |    0    |    0    |  7.545  |   558   |   117   |    0    |
|   call   | grp_runTestAfterInit_Block_entry1012_proc_fu_208 |    0    |    0    |  1.588  |    24   |    9    |    0    |
|          |                grp_run_test_fu_215               |    0    |    56   | 411.966 |  35563  |  14915  |    0    |
|          |              grp_writeOutcome_fu_333             |    0    |    0    |  7.9029 |   933   |   176   |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                  taskId_V_fu_356                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 checkId_V_fu_361                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  uniId_V_fu_365                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |              data_c21_channel_fu_369             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             data_1_c22_channel_fu_373            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             data_2_c23_channel_fu_377            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             data_3_c24_channel_fu_381            |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|             data_4_c25_channel_fu_385            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             data_5_c26_channel_fu_389            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             data_6_c27_channel_fu_393            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             data_7_c28_channel_fu_397            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         taskId_V_load_loc_channel_fu_401         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       taskId_V_load_cast_loc_channel_fu_405      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      taskId_V_load_cast5_loc_channel_fu_410      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        n_regions_V_load_loc_channel_fu_414       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                  |    0    |    56   | 429.002 |  37078  |  15217  |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|           checkId_V_reg_472           |    8   |
|       data_1_c22_channel_reg_487      |   32   |
|            data_1_c_reg_455           |   32   |
|       data_2_c23_channel_reg_492      |   32   |
|            data_2_c_reg_449           |   32   |
|       data_3_c24_channel_reg_497      |   32   |
|            data_3_c_reg_443           |   32   |
|       data_4_c25_channel_reg_502      |   32   |
|            data_4_c_reg_437           |   32   |
|       data_5_c26_channel_reg_507      |   32   |
|            data_5_c_reg_431           |   32   |
|       data_6_c27_channel_reg_512      |   32   |
|            data_6_c_reg_425           |   32   |
|       data_7_c28_channel_reg_517      |   32   |
|            data_7_c_reg_419           |   32   |
|        data_c21_channel_reg_482       |   32   |
|             data_c_reg_461            |   32   |
|             error_reg_542             |    1   |
|  n_regions_V_load_loc_channel_reg_537 |    8   |
|taskId_V_load_cast5_loc_channel_reg_532|    4   |
| taskId_V_load_cast_loc_channel_reg_527|    6   |
|   taskId_V_load_loc_channel_reg_522   |    8   |
|            taskId_V_reg_467           |    8   |
|            uniId_V_reg_477            |   16   |
+---------------------------------------+--------+
|                 Total                 |   571  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
| grp_runTestAfterInit_Block_entry1012_proc_fu_208 |  p1  |   2  |   8  |   16   ||    9    |
|                grp_run_test_fu_215               |  p2  |   2  |   6  |   12   ||    9    |
|                grp_run_test_fu_215               |  p50 |   2  |   8  |   16   ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |   44   ||  4.764  ||    27   |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   56   |   429  |  37078 |  15217 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    4   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   571  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   56   |   433  |  37649 |  15244 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
