INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:32:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.643ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/stq_addr_2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 1.161ns (24.112%)  route 3.654ns (75.889%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3348, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X8Y61          FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/stq_addr_2_q_reg[1]/Q
                         net (fo=9, routed)           0.691     1.453    lsq3/handshake_lsq_lsq3_core/stq_addr_2_q[1]
    SLICE_X6Y54          LUT6 (Prop_lut6_I3_O)        0.043     1.496 f  lsq3/handshake_lsq_lsq3_core/tmp_storeEn_INST_0_i_52/O
                         net (fo=1, routed)           0.317     1.813    lsq3/handshake_lsq_lsq3_core/tmp_storeEn_INST_0_i_52_n_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I2_O)        0.043     1.856 r  lsq3/handshake_lsq_lsq3_core/tmp_storeEn_INST_0_i_24/O
                         net (fo=4, routed)           0.489     2.345    lsq3/handshake_lsq_lsq3_core/tmp_storeEn_INST_0_i_24_n_0
    SLICE_X15Y54         LUT4 (Prop_lut4_I1_O)        0.043     2.388 r  lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_123/O
                         net (fo=5, routed)           0.280     2.668    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_7_2
    SLICE_X14Y53         LUT4 (Prop_lut4_I0_O)        0.043     2.711 r  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[28]_i_17/O
                         net (fo=1, routed)           0.000     2.711    lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[28]_i_17_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.957 r  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.957    lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[28]_i_7_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.007 r  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.007    lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[31]_i_17_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     3.154 f  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[28]_i_6/O[3]
                         net (fo=1, routed)           0.302     3.456    lsq3/handshake_lsq_lsq3_core/TEMP_55_double_out11_out[15]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.120     3.576 f  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[28]_i_4__0/O
                         net (fo=33, routed)          0.823     4.399    lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[28]_i_4__0_n_0
    SLICE_X27Y71         LUT4 (Prop_lut4_I0_O)        0.043     4.442 r  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[25]_i_5/O
                         net (fo=1, routed)           0.161     4.603    lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[25]_i_5_n_0
    SLICE_X25Y71         LUT5 (Prop_lut5_I4_O)        0.043     4.646 r  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[25]_i_4__0/O
                         net (fo=1, routed)           0.164     4.810    lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[25]_i_4__0_n_0
    SLICE_X25Y70         LUT6 (Prop_lut6_I5_O)        0.043     4.853 r  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[25]_i_2__0/O
                         net (fo=1, routed)           0.427     5.280    lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[25]_i_2__0_n_0
    SLICE_X25Y57         LUT6 (Prop_lut6_I5_O)        0.043     5.323 r  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[25]_i_1__0/O
                         net (fo=1, routed)           0.000     5.323    lsq3/handshake_lsq_lsq3_core/ldq_data_7_d[25]
    SLICE_X25Y57         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=3348, unset)         0.483     3.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X25Y57         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[25]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X25Y57         FDRE (Setup_fdre_C_D)        0.033     3.680    lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[25]
  -------------------------------------------------------------------
                         required time                          3.680    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 -1.643    




