Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Nov 23 15:35:13 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file evo_v1_wrapper_timing_summary_routed.rpt -rpx evo_v1_wrapper_timing_summary_routed.rpx
| Design       : evo_v1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.014       -0.014                      1                18574        0.028        0.000                      0                18574        4.020        0.000                       0                  6324  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.014       -0.014                      1                17972        0.028        0.000                      0                17972        4.020        0.000                       0                  6324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.068        0.000                      0                  602        0.508        0.000                      0                  602  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.014ns,  Total Violation       -0.014ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.866ns  (logic 4.738ns (48.025%)  route 5.128ns (51.975%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.669     2.977    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y35         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          1.030     4.463    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.153     4.616 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.868     5.484    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.327     5.811 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.811    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.361 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.361    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.475    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.589    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.190     7.893    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.017 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_16/O
                         net (fo=5, routed)           0.763     8.780    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[1]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124     8.904 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8/O
                         net (fo=1, routed)           0.000     8.904    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.417 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.417    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.534 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.534    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.651 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.768 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          0.875    10.643    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.767 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.401    11.169    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.825 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.825    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.939 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.939    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.053 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.053    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.167    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.281 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.281    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.395 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.395    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.509 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.509    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.843 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[1]
                         net (fo=1, routed)           0.000    12.843    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[29]
    SLICE_X31Y41         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.498    12.690    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y41         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.062    12.829    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.845ns  (logic 4.717ns (47.915%)  route 5.128ns (52.085%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.669     2.977    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y35         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          1.030     4.463    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.153     4.616 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.868     5.484    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.327     5.811 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.811    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.361 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.361    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.475    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.589    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.190     7.893    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.017 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_16/O
                         net (fo=5, routed)           0.763     8.780    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[1]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124     8.904 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8/O
                         net (fo=1, routed)           0.000     8.904    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.417 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.417    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.534 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.534    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.651 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.768 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          0.875    10.643    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.767 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.401    11.169    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.825 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.825    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.939 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.939    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.053 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.053    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.167    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.281 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.281    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.395 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.395    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.509 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.509    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.822 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[3]
                         net (fo=1, routed)           0.000    12.822    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[31]
    SLICE_X31Y41         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.498    12.690    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y41         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.062    12.829    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -12.822    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.775ns  (logic 4.700ns (48.082%)  route 5.075ns (51.918%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.734     3.042    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y24         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          0.674     4.172    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X37Y25         LUT2 (Prop_lut2_I1_O)        0.118     4.290 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.973     5.262    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.326     5.588 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.588    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.138 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.138    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.252 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.252    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.366 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.375    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.489 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.266     7.755    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X34Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.879 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_16/O
                         net (fo=5, routed)           0.738     8.617    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/data2[1]
    SLICE_X31Y21         LUT4 (Prop_lut4_I2_O)        0.124     8.741 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8/O
                         net (fo=1, routed)           0.000     8.741    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.273 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.273    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.387    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.501 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.501    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.615 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          0.992    10.607    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.731 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.415    11.146    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    11.783 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.783    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.900 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.900    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.017 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.017    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.134 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.134    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.251 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.009    12.260    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.377 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.377    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.494 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.494    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.817 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[1]
                         net (fo=1, routed)           0.000    12.817    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[29]
    SLICE_X30Y27         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.485    12.677    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y27         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]/C
                         clock pessimism              0.230    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X30Y27         FDRE (Setup_fdre_C_D)        0.109    12.863    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                         -12.817    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.767ns  (logic 4.692ns (48.039%)  route 5.075ns (51.961%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.734     3.042    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y24         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          0.674     4.172    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X37Y25         LUT2 (Prop_lut2_I1_O)        0.118     4.290 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.973     5.262    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.326     5.588 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.588    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.138 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.138    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.252 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.252    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.366 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.375    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.489 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.266     7.755    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X34Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.879 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_16/O
                         net (fo=5, routed)           0.738     8.617    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/data2[1]
    SLICE_X31Y21         LUT4 (Prop_lut4_I2_O)        0.124     8.741 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8/O
                         net (fo=1, routed)           0.000     8.741    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.273 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.273    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.387    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.501 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.501    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.615 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          0.992    10.607    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.731 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.415    11.146    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    11.783 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.783    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.900 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.900    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.017 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.017    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.134 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.134    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.251 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.009    12.260    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.377 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.377    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.494 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.494    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.809 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[3]
                         net (fo=1, routed)           0.000    12.809    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[31]
    SLICE_X30Y27         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.485    12.677    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y27         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]/C
                         clock pessimism              0.230    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X30Y27         FDRE (Setup_fdre_C_D)        0.109    12.863    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.771ns  (logic 4.643ns (47.520%)  route 5.128ns (52.480%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.669     2.977    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y35         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          1.030     4.463    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.153     4.616 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.868     5.484    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.327     5.811 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.811    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.361 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.361    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.475    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.589    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.190     7.893    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.017 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_16/O
                         net (fo=5, routed)           0.763     8.780    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[1]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124     8.904 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8/O
                         net (fo=1, routed)           0.000     8.904    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.417 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.417    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.534 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.534    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.651 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.768 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          0.875    10.643    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.767 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.401    11.169    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.825 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.825    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.939 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.939    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.053 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.053    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.167    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.281 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.281    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.395 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.395    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.509 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.509    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.748 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[2]
                         net (fo=1, routed)           0.000    12.748    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[30]
    SLICE_X31Y41         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.498    12.690    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y41         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.062    12.829    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -12.748    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.755ns  (logic 4.627ns (47.434%)  route 5.128ns (52.566%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.669     2.977    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y35         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          1.030     4.463    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.153     4.616 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.868     5.484    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.327     5.811 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.811    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.361 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.361    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.475    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.589    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.190     7.893    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.017 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_16/O
                         net (fo=5, routed)           0.763     8.780    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[1]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124     8.904 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8/O
                         net (fo=1, routed)           0.000     8.904    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.417 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.417    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.534 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.534    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.651 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.768 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          0.875    10.643    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.767 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.401    11.169    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.825 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.825    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.939 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.939    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.053 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.053    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.167    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.281 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.281    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.395 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.395    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.509 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.509    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.732 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[0]
                         net (fo=1, routed)           0.000    12.732    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[28]
    SLICE_X31Y41         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.498    12.690    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y41         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[28]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.062    12.829    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -12.732    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.752ns  (logic 4.624ns (47.418%)  route 5.128ns (52.582%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.669     2.977    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y35         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          1.030     4.463    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.153     4.616 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.868     5.484    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.327     5.811 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.811    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.361 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.361    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.475    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.589    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.190     7.893    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.017 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_16/O
                         net (fo=5, routed)           0.763     8.780    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[1]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124     8.904 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8/O
                         net (fo=1, routed)           0.000     8.904    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.417 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.417    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.534 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.534    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.651 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.768 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          0.875    10.643    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.767 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.401    11.169    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.825 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.825    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.939 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.939    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.053 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.053    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.167    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.281 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.281    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.395 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.395    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.729 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/O[1]
                         net (fo=1, routed)           0.000    12.729    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[25]
    SLICE_X31Y40         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.497    12.689    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y40         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[25]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)        0.062    12.828    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[25]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 4.603ns (47.304%)  route 5.128ns (52.696%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.669     2.977    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y35         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          1.030     4.463    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.153     4.616 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.868     5.484    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.327     5.811 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.811    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.361 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.361    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.475    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.589    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.190     7.893    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.017 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_16/O
                         net (fo=5, routed)           0.763     8.780    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[1]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124     8.904 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8/O
                         net (fo=1, routed)           0.000     8.904    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.417 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.417    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.534 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.534    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.651 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.768 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          0.875    10.643    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.767 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.401    11.169    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.825 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.825    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.939 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.939    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.053 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.053    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.167    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.281 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.281    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.395 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.395    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.708 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/O[3]
                         net (fo=1, routed)           0.000    12.708    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[27]
    SLICE_X31Y40         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.497    12.689    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y40         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[27]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)        0.062    12.828    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[27]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.691ns  (logic 4.616ns (47.632%)  route 5.075ns (52.368%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.734     3.042    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y24         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          0.674     4.172    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X37Y25         LUT2 (Prop_lut2_I1_O)        0.118     4.290 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.973     5.262    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.326     5.588 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.588    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.138 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.138    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.252 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.252    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.366 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.375    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.489 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.266     7.755    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X34Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.879 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_16/O
                         net (fo=5, routed)           0.738     8.617    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/data2[1]
    SLICE_X31Y21         LUT4 (Prop_lut4_I2_O)        0.124     8.741 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8/O
                         net (fo=1, routed)           0.000     8.741    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.273 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.273    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.387    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.501 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.501    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.615 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          0.992    10.607    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.731 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.415    11.146    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    11.783 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.783    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.900 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.900    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.017 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.017    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.134 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.134    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.251 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.009    12.260    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.377 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.377    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.494 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.494    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.733 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[2]
                         net (fo=1, routed)           0.000    12.733    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[30]
    SLICE_X30Y27         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.485    12.677    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y27         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]/C
                         clock pessimism              0.230    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X30Y27         FDRE (Setup_fdre_C_D)        0.109    12.863    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg13_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 1.450ns (15.321%)  route 8.014ns (84.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=105, routed)         8.014    12.537    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_wdata[7]
    SLICE_X43Y23         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg13_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.561    12.753    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y23         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg13_reg[7]/C
                         clock pessimism              0.130    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)       -0.043    12.686    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg13_reg[7]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                  0.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.176%)  route 0.208ns (49.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.567     0.908    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[8]/Q
                         net (fo=1, routed)           0.208     1.279    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[8]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.324 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[8]_i_1/O
                         net (fo=1, routed)           0.000     1.324    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[8]
    SLICE_X6Y50          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.834     1.204    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121     1.296    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.308%)  route 0.191ns (47.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.556     0.897    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y34         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3_reg[28]/Q
                         net (fo=1, routed)           0.191     1.251    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3[28]
    SLICE_X21Y35         LUT5 (Prop_lut5_I2_O)        0.045     1.296 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.296    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X21Y35         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.825     1.195    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y35         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.092     1.253    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.585     0.926    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y43          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.118     1.184    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y42          SRLC32E                                      r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.850     1.220    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.918%)  route 0.227ns (52.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.556     0.897    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y34         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3_reg[31]/Q
                         net (fo=1, routed)           0.227     1.288    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3[31]
    SLICE_X20Y34         LUT5 (Prop_lut5_I2_O)        0.045     1.333 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.333    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X20Y34         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.824     1.194    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y34         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.121     1.281    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.248ns (59.615%)  route 0.168ns (40.385%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.554     0.895    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y20         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=1, routed)           0.168     1.204    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0[3]
    SLICE_X23Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.249 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.000     1.249    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X23Y20         MUXF7 (Prop_muxf7_I0_O)      0.062     1.311 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.311    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X23Y20         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.817     1.187    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y20         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X23Y20         FDRE (Hold_fdre_C_D)         0.105     1.258    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.972%)  route 0.219ns (54.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.557     0.898    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y32         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[24]/Q
                         net (fo=3, routed)           0.219     1.257    evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/Increments[24]
    SLICE_X23Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.302 r  evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.302    evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X23Y33         FDRE                                         r  evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.821     1.191    evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y33         FDRE                                         r  evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X23Y33         FDRE (Hold_fdre_C_D)         0.091     1.248    evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.582     0.923    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y52          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.174    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y52          SRL16E                                       r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.851     1.221    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y52          SRL16E                                       r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.285     0.936    
    SLICE_X0Y52          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.119    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.246ns (58.654%)  route 0.173ns (41.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.582     0.923    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.173     1.244    evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X1Y48          LUT4 (Prop_lut4_I3_O)        0.098     1.342 r  evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.342    evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X1Y48          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.852     1.222    evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y48          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.092     1.285    evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/speed_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.248ns (58.003%)  route 0.180ns (41.997%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.551     0.892    evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y29         FDRE                                         r  evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/speed_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/speed_i_reg[19]/Q
                         net (fo=3, routed)           0.180     1.212    evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/Subtract[19]
    SLICE_X25Y29         LUT5 (Prop_lut5_I2_O)        0.045     1.257 r  evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[19]_i_2/O
                         net (fo=1, routed)           0.000     1.257    evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[19]_i_2_n_0
    SLICE_X25Y29         MUXF7 (Prop_muxf7_I0_O)      0.062     1.319 r  evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.319    evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X25Y29         FDRE                                         r  evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.817     1.187    evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y29         FDRE                                         r  evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X25Y29         FDRE (Hold_fdre_C_D)         0.105     1.258    evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/speed_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.248ns (58.362%)  route 0.177ns (41.638%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.550     0.891    evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y27         FDRE                                         r  evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/speed_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/speed_i_reg[10]/Q
                         net (fo=3, routed)           0.177     1.208    evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/Subtract[10]
    SLICE_X25Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.253 r  evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[10]_i_2/O
                         net (fo=1, routed)           0.000     1.253    evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[10]_i_2_n_0
    SLICE_X25Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     1.315 r  evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.315    evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X25Y26         FDRE                                         r  evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.813     1.183    evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y26         FDRE                                         r  evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X25Y26         FDRE (Hold_fdre_C_D)         0.105     1.254    evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      evo_v1_i/xadc_wiz_0/U0/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y9     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y9     evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y12    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y5     evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y7     evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y5     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y7     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y11    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y37   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y37   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y37   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y37   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.255ns (23.569%)  route 4.070ns (76.431%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.656     2.964    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.478     3.442 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=2, routed)           1.128     4.570    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[9]
    SLICE_X18Y22         LUT4 (Prop_lut4_I2_O)        0.301     4.871 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.971     5.843    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.150     5.993 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.582     6.575    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X22Y23         LUT5 (Prop_lut5_I1_O)        0.326     6.901 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.388     8.289    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X17Y33         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.493    12.685    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y33         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]/C
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X17Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.357    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.255ns (23.569%)  route 4.070ns (76.431%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.656     2.964    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.478     3.442 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=2, routed)           1.128     4.570    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[9]
    SLICE_X18Y22         LUT4 (Prop_lut4_I2_O)        0.301     4.871 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.971     5.843    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.150     5.993 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.582     6.575    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X22Y23         LUT5 (Prop_lut5_I1_O)        0.326     6.901 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.388     8.289    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X17Y33         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.493    12.685    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y33         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]/C
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X17Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.357    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.255ns (23.569%)  route 4.070ns (76.431%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.656     2.964    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.478     3.442 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=2, routed)           1.128     4.570    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[9]
    SLICE_X18Y22         LUT4 (Prop_lut4_I2_O)        0.301     4.871 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.971     5.843    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.150     5.993 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.582     6.575    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X22Y23         LUT5 (Prop_lut5_I1_O)        0.326     6.901 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.388     8.289    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X17Y33         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.493    12.685    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y33         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]/C
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X17Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.357    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.255ns (23.569%)  route 4.070ns (76.431%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.656     2.964    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.478     3.442 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=2, routed)           1.128     4.570    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[9]
    SLICE_X18Y22         LUT4 (Prop_lut4_I2_O)        0.301     4.871 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.971     5.843    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.150     5.993 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.582     6.575    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X22Y23         LUT5 (Prop_lut5_I1_O)        0.326     6.901 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.388     8.289    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X17Y33         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.493    12.685    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y33         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]/C
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X17Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.357    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.255ns (23.569%)  route 4.070ns (76.431%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.656     2.964    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.478     3.442 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=2, routed)           1.128     4.570    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[9]
    SLICE_X18Y22         LUT4 (Prop_lut4_I2_O)        0.301     4.871 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.971     5.843    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.150     5.993 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.582     6.575    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X22Y23         LUT5 (Prop_lut5_I1_O)        0.326     6.901 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.388     8.289    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X17Y33         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.493    12.685    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y33         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]/C
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X17Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.357    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.255ns (23.569%)  route 4.070ns (76.431%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.656     2.964    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.478     3.442 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=2, routed)           1.128     4.570    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[9]
    SLICE_X18Y22         LUT4 (Prop_lut4_I2_O)        0.301     4.871 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.971     5.843    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.150     5.993 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.582     6.575    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X22Y23         LUT5 (Prop_lut5_I1_O)        0.326     6.901 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.388     8.289    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X17Y33         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.493    12.685    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y33         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]/C
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X17Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.357    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.255ns (24.251%)  route 3.920ns (75.749%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.656     2.964    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.478     3.442 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=2, routed)           1.128     4.570    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[9]
    SLICE_X18Y22         LUT4 (Prop_lut4_I2_O)        0.301     4.871 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.971     5.843    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.150     5.993 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.582     6.575    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X22Y23         LUT5 (Prop_lut5_I1_O)        0.326     6.901 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.238     8.139    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X19Y32         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.492    12.684    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y32         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[24]/C
                         clock pessimism              0.230    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X19Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.356    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[24]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.255ns (24.251%)  route 3.920ns (75.749%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.656     2.964    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.478     3.442 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=2, routed)           1.128     4.570    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[9]
    SLICE_X18Y22         LUT4 (Prop_lut4_I2_O)        0.301     4.871 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.971     5.843    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.150     5.993 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.582     6.575    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X22Y23         LUT5 (Prop_lut5_I1_O)        0.326     6.901 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.238     8.139    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X19Y32         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.492    12.684    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y32         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[25]/C
                         clock pessimism              0.230    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X19Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.356    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[25]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.255ns (24.251%)  route 3.920ns (75.749%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.656     2.964    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.478     3.442 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=2, routed)           1.128     4.570    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[9]
    SLICE_X18Y22         LUT4 (Prop_lut4_I2_O)        0.301     4.871 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.971     5.843    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.150     5.993 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.582     6.575    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X22Y23         LUT5 (Prop_lut5_I1_O)        0.326     6.901 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.238     8.139    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X19Y32         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.492    12.684    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y32         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[26]/C
                         clock pessimism              0.230    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X19Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.356    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[26]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.255ns (24.251%)  route 3.920ns (75.749%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.656     2.964    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.478     3.442 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=2, routed)           1.128     4.570    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[9]
    SLICE_X18Y22         LUT4 (Prop_lut4_I2_O)        0.301     4.871 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.971     5.843    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.150     5.993 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.582     6.575    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X22Y23         LUT5 (Prop_lut5_I1_O)        0.326     6.901 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.238     8.139    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X19Y32         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        1.492    12.684    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y32         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[27]/C
                         clock pessimism              0.230    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X19Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.356    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[27]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  4.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.335%)  route 0.494ns (72.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.550     0.891    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.226     1.258    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X22Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.303 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.268     1.571    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X19Y28         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.819     1.189    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y28         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[10]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X19Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.335%)  route 0.494ns (72.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.550     0.891    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.226     1.258    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X22Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.303 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.268     1.571    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X19Y28         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.819     1.189    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y28         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[11]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X19Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.335%)  route 0.494ns (72.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.550     0.891    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.226     1.258    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X22Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.303 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.268     1.571    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X19Y28         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.819     1.189    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y28         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[8]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X19Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.335%)  route 0.494ns (72.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.550     0.891    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.226     1.258    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X22Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.303 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.268     1.571    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X19Y28         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.819     1.189    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y28         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[9]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X19Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.264%)  route 0.550ns (74.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.560     0.901    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y3          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.141     1.042 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.275     1.316    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.045     1.361 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.276     1.637    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X19Y4          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.831     1.201    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y4          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[10]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.075    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.264%)  route 0.550ns (74.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.560     0.901    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y3          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.141     1.042 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.275     1.316    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.045     1.361 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.276     1.637    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X19Y4          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.831     1.201    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y4          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[11]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.075    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.264%)  route 0.550ns (74.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.560     0.901    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y3          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.141     1.042 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.275     1.316    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.045     1.361 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.276     1.637    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X19Y4          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.831     1.201    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y4          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[1]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.075    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.264%)  route 0.550ns (74.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.560     0.901    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y3          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.141     1.042 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.275     1.316    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.045     1.361 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.276     1.637    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X19Y4          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.831     1.201    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y4          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[8]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.075    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.264%)  route 0.550ns (74.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.560     0.901    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y3          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.141     1.042 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.275     1.316    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.045     1.361 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.276     1.637    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X19Y4          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.831     1.201    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y4          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[0]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.075    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.264%)  route 0.550ns (74.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.560     0.901    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y3          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.141     1.042 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.275     1.316    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.045     1.361 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.276     1.637    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X19Y4          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6332, routed)        0.831     1.201    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y4          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[1]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.075    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.562    





