ARM GAS  /tmp/ccyNE71r.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB138:
   1:Core/Src/main.c **** // jtl
   2:Core/Src/main.c **** // 4/11/25
   3:Core/Src/main.c **** #include "main.h"
   4:Core/Src/main.c **** #include "stdint.h"
   5:Core/Src/main.c **** #include "stdio.h"
   6:Core/Src/main.c **** #include "font6x8.h"
   7:Core/Src/main.c **** 
   8:Core/Src/main.c **** extern const uint8_t font6x8[];
   9:Core/Src/main.c **** 
  10:Core/Src/main.c **** COM_InitTypeDef BspCOMInit;
  11:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  12:Core/Src/main.c **** 
  13:Core/Src/main.c **** /* USER CODE BEGIN PV */
  14:Core/Src/main.c **** 
  15:Core/Src/main.c **** volatile uint8_t conditionMet = 0;
  16:Core/Src/main.c **** uint8_t scd41_addr = 0x62 << 1; //7 bit address shifted left
  17:Core/Src/main.c **** uint8_t ssd1306_addr = 0x3C << 1; //7 bit address shifted left
  18:Core/Src/main.c **** 
  19:Core/Src/main.c **** uint16_t co2 = 0; //co2 in ppm
  20:Core/Src/main.c **** float temp; // temp in F
  21:Core/Src/main.c **** float rh; //rh in %
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* USER CODE END PV */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  26:Core/Src/main.c **** void SystemClock_Config(void);
  27:Core/Src/main.c **** static void MX_GPIO_Init(void);
  28:Core/Src/main.c **** static void MX_I2C1_Init(void);
  29:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** void scd41_start(void);
ARM GAS  /tmp/ccyNE71r.s 			page 2


  32:Core/Src/main.c **** uint8_t scd41_read(uint16_t *co2, float *temp, float *rh);
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** void ssd1306_start(void);
  35:Core/Src/main.c **** void ssd1306_fill(uint8_t pattern);
  36:Core/Src/main.c **** void ssd1306_print(uint8_t x, uint8_t page, const char *str);  
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /**
  39:Core/Src/main.c ****   * @brief  The application entry point.
  40:Core/Src/main.c ****   * @retval int
  41:Core/Src/main.c ****   */
  42:Core/Src/main.c **** int main(void)
  43:Core/Src/main.c **** {
  44:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  45:Core/Src/main.c ****   HAL_Init();
  46:Core/Src/main.c ****   /* Configure the system clock */
  47:Core/Src/main.c ****   SystemClock_Config();
  48:Core/Src/main.c ****   /* Initialize all configured peripherals */
  49:Core/Src/main.c ****   MX_GPIO_Init();
  50:Core/Src/main.c ****   MX_I2C1_Init();
  51:Core/Src/main.c ****   /* Initialize led */
  52:Core/Src/main.c ****   BSP_LED_Init(LED_GREEN);
  53:Core/Src/main.c ****   /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  54:Core/Src/main.c ****   BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
  55:Core/Src/main.c ****   /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  56:Core/Src/main.c ****   BspCOMInit.BaudRate   = 115200;
  57:Core/Src/main.c ****   BspCOMInit.WordLength = COM_WORDLENGTH_8B;
  58:Core/Src/main.c ****   BspCOMInit.StopBits   = COM_STOPBITS_1;
  59:Core/Src/main.c ****   BspCOMInit.Parity     = COM_PARITY_NONE;
  60:Core/Src/main.c ****   BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
  61:Core/Src/main.c ****   if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
  62:Core/Src/main.c ****   {
  63:Core/Src/main.c ****     Error_Handler();
  64:Core/Src/main.c ****   }
  65:Core/Src/main.c **** 
  66:Core/Src/main.c ****   scd41_start();
  67:Core/Src/main.c ****   ssd1306_start();
  68:Core/Src/main.c ****   HAL_Delay(5000);  // warm-up delay
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   char line[22];
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   while (1)
  73:Core/Src/main.c ****   {
  74:Core/Src/main.c ****     ssd1306_fill(0x00);  // clear display
  75:Core/Src/main.c ****     scd41_read(&co2, &temp, &rh);
  76:Core/Src/main.c ****     
  77:Core/Src/main.c ****     sprintf(line, "CO2: %4d ppm", co2);
  78:Core/Src/main.c ****     ssd1306_print(0, 0, line);
  79:Core/Src/main.c ****   
  80:Core/Src/main.c ****     temp = 73.1f;
  81:Core/Src/main.c ****     sprintf(line, "T: %2.1f F", temp);  // ✅ test this
  82:Core/Src/main.c ****     ssd1306_print(0, 1, line);
  83:Core/Src/main.c ****     
  84:Core/Src/main.c ****   
  85:Core/Src/main.c ****     sprintf(line, "RH: %2.1f %%", rh);
  86:Core/Src/main.c ****     ssd1306_print(0, 2, line);
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****     HAL_Delay(5000);   
ARM GAS  /tmp/ccyNE71r.s 			page 3


  89:Core/Src/main.c ****   }
  90:Core/Src/main.c **** }
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** /**
  93:Core/Src/main.c ****   * @brief System Clock Configuration
  94:Core/Src/main.c ****   * @retval None
  95:Core/Src/main.c ****   */
  96:Core/Src/main.c **** void SystemClock_Config(void)
  97:Core/Src/main.c **** {
  98:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  99:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 102:Core/Src/main.c ****   */
 103:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 106:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 107:Core/Src/main.c ****   */
 108:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 109:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 110:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 111:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 112:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 113:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 114:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 115:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 116:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 117:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 118:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 119:Core/Src/main.c ****   {
 120:Core/Src/main.c ****     Error_Handler();
 121:Core/Src/main.c ****   }
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 124:Core/Src/main.c ****   */
 125:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 126:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 127:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 128:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 129:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 130:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 133:Core/Src/main.c ****   {
 134:Core/Src/main.c ****     Error_Handler();
 135:Core/Src/main.c ****   }
 136:Core/Src/main.c **** }
 137:Core/Src/main.c **** 
 138:Core/Src/main.c **** /**
 139:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 140:Core/Src/main.c ****   * @param None
 141:Core/Src/main.c ****   * @retval None
 142:Core/Src/main.c ****   */
 143:Core/Src/main.c **** static void MX_I2C1_Init(void)
 144:Core/Src/main.c **** {
 145:Core/Src/main.c ****   hi2c1.Instance = I2C1;
ARM GAS  /tmp/ccyNE71r.s 			page 4


 146:Core/Src/main.c ****   hi2c1.Init.Timing = 0x40B285C2;
 147:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 148:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 149:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 150:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 151:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 152:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 153:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 154:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 155:Core/Src/main.c ****   {
 156:Core/Src/main.c ****     Error_Handler();
 157:Core/Src/main.c ****   }
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /** Configure Analogue filter
 160:Core/Src/main.c ****   */
 161:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 162:Core/Src/main.c ****   {
 163:Core/Src/main.c ****     Error_Handler();
 164:Core/Src/main.c ****   }
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /** Configure Digital filter
 167:Core/Src/main.c ****   */
 168:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     Error_Handler();
 171:Core/Src/main.c ****   }
 172:Core/Src/main.c **** }
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** /**
 175:Core/Src/main.c ****   * @brief GPIO Initialization Function
 176:Core/Src/main.c ****   * @param None
 177:Core/Src/main.c ****   * @retval None
 178:Core/Src/main.c ****   */
 179:Core/Src/main.c **** static void MX_GPIO_Init(void)
 180:Core/Src/main.c **** {
  28              		.loc 1 180 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 84B0     		sub	sp, sp, #16
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
 181:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  36              		.loc 1 181 3 view .LVU1
  37              	.LBB4:
  38              		.loc 1 181 3 view .LVU2
  39              		.loc 1 181 3 view .LVU3
  40 0002 134B     		ldr	r3, .L3
  41 0004 DA6C     		ldr	r2, [r3, #76]
  42 0006 42F00402 		orr	r2, r2, #4
  43 000a DA64     		str	r2, [r3, #76]
  44              		.loc 1 181 3 view .LVU4
  45 000c DA6C     		ldr	r2, [r3, #76]
  46 000e 02F00402 		and	r2, r2, #4
  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 181 3 view .LVU5
ARM GAS  /tmp/ccyNE71r.s 			page 5


  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE4:
  51              		.loc 1 181 3 view .LVU6
 182:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  52              		.loc 1 182 3 view .LVU7
  53              	.LBB5:
  54              		.loc 1 182 3 view .LVU8
  55              		.loc 1 182 3 view .LVU9
  56 0016 DA6C     		ldr	r2, [r3, #76]
  57 0018 42F02002 		orr	r2, r2, #32
  58 001c DA64     		str	r2, [r3, #76]
  59              		.loc 1 182 3 view .LVU10
  60 001e DA6C     		ldr	r2, [r3, #76]
  61 0020 02F02002 		and	r2, r2, #32
  62 0024 0192     		str	r2, [sp, #4]
  63              		.loc 1 182 3 view .LVU11
  64 0026 019A     		ldr	r2, [sp, #4]
  65              	.LBE5:
  66              		.loc 1 182 3 view .LVU12
 183:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  67              		.loc 1 183 3 view .LVU13
  68              	.LBB6:
  69              		.loc 1 183 3 view .LVU14
  70              		.loc 1 183 3 view .LVU15
  71 0028 DA6C     		ldr	r2, [r3, #76]
  72 002a 42F00102 		orr	r2, r2, #1
  73 002e DA64     		str	r2, [r3, #76]
  74              		.loc 1 183 3 view .LVU16
  75 0030 DA6C     		ldr	r2, [r3, #76]
  76 0032 02F00102 		and	r2, r2, #1
  77 0036 0292     		str	r2, [sp, #8]
  78              		.loc 1 183 3 view .LVU17
  79 0038 029A     		ldr	r2, [sp, #8]
  80              	.LBE6:
  81              		.loc 1 183 3 view .LVU18
 184:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  82              		.loc 1 184 3 view .LVU19
  83              	.LBB7:
  84              		.loc 1 184 3 view .LVU20
  85              		.loc 1 184 3 view .LVU21
  86 003a DA6C     		ldr	r2, [r3, #76]
  87 003c 42F00202 		orr	r2, r2, #2
  88 0040 DA64     		str	r2, [r3, #76]
  89              		.loc 1 184 3 view .LVU22
  90 0042 DB6C     		ldr	r3, [r3, #76]
  91 0044 03F00203 		and	r3, r3, #2
  92 0048 0393     		str	r3, [sp, #12]
  93              		.loc 1 184 3 view .LVU23
  94 004a 039B     		ldr	r3, [sp, #12]
  95              	.LBE7:
  96              		.loc 1 184 3 view .LVU24
 185:Core/Src/main.c **** }
  97              		.loc 1 185 1 is_stmt 0 view .LVU25
  98 004c 04B0     		add	sp, sp, #16
  99              	.LCFI1:
 100              		.cfi_def_cfa_offset 0
 101              		@ sp needed
ARM GAS  /tmp/ccyNE71r.s 			page 6


 102 004e 7047     		bx	lr
 103              	.L4:
 104              		.align	2
 105              	.L3:
 106 0050 00100240 		.word	1073876992
 107              		.cfi_endproc
 108              	.LFE138:
 110              		.section	.text.scd41_start,"ax",%progbits
 111              		.align	1
 112              		.global	scd41_start
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 117              	scd41_start:
 118              	.LFB139:
 186:Core/Src/main.c **** 
 187:Core/Src/main.c **** //start periodic measurement (command 0x21B1)
 188:Core/Src/main.c **** void scd41_start(void){
 119              		.loc 1 188 23 is_stmt 1 view -0
 120              		.cfi_startproc
 121              		@ args = 0, pretend = 0, frame = 8
 122              		@ frame_needed = 0, uses_anonymous_args = 0
 123 0000 00B5     		push	{lr}
 124              	.LCFI2:
 125              		.cfi_def_cfa_offset 4
 126              		.cfi_offset 14, -4
 127 0002 85B0     		sub	sp, sp, #20
 128              	.LCFI3:
 129              		.cfi_def_cfa_offset 24
 189:Core/Src/main.c ****   uint8_t cmd[2] = {0x21, 0xB1}; //split command into 2 bytes
 130              		.loc 1 189 3 view .LVU27
 131              		.loc 1 189 11 is_stmt 0 view .LVU28
 132 0004 4BF22113 		movw	r3, #45345
 133 0008 ADF80C30 		strh	r3, [sp, #12]	@ movhi
 190:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1, scd41_addr, cmd, 2, HAL_MAX_DELAY);
 134              		.loc 1 190 3 is_stmt 1 view .LVU29
 135 000c 4FF0FF33 		mov	r3, #-1
 136 0010 0093     		str	r3, [sp]
 137 0012 0223     		movs	r3, #2
 138 0014 03AA     		add	r2, sp, #12
 139 0016 0449     		ldr	r1, .L7
 140 0018 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 141 001a 0448     		ldr	r0, .L7+4
 142 001c FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 143              	.LVL0:
 191:Core/Src/main.c **** }
 144              		.loc 1 191 1 is_stmt 0 view .LVU30
 145 0020 05B0     		add	sp, sp, #20
 146              	.LCFI4:
 147              		.cfi_def_cfa_offset 4
 148              		@ sp needed
 149 0022 5DF804FB 		ldr	pc, [sp], #4
 150              	.L8:
 151 0026 00BF     		.align	2
 152              	.L7:
 153 0028 00000000 		.word	scd41_addr
 154 002c 00000000 		.word	hi2c1
ARM GAS  /tmp/ccyNE71r.s 			page 7


 155              		.cfi_endproc
 156              	.LFE139:
 158              		.section	.text.scd41_read,"ax",%progbits
 159              		.align	1
 160              		.global	scd41_read
 161              		.syntax unified
 162              		.thumb
 163              		.thumb_func
 165              	scd41_read:
 166              	.LVL1:
 167              	.LFB140:
 192:Core/Src/main.c **** 
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** //read measurement (command 0xEC05)
 195:Core/Src/main.c **** uint8_t scd41_read(uint16_t *co2, float *temp, float *rh){
 168              		.loc 1 195 58 is_stmt 1 view -0
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 16
 171              		@ frame_needed = 0, uses_anonymous_args = 0
 172              		.loc 1 195 58 is_stmt 0 view .LVU32
 173 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 174              	.LCFI5:
 175              		.cfi_def_cfa_offset 28
 176              		.cfi_offset 4, -28
 177              		.cfi_offset 5, -24
 178              		.cfi_offset 6, -20
 179              		.cfi_offset 7, -16
 180              		.cfi_offset 8, -12
 181              		.cfi_offset 9, -8
 182              		.cfi_offset 14, -4
 183 0004 87B0     		sub	sp, sp, #28
 184              	.LCFI6:
 185              		.cfi_def_cfa_offset 56
 186 0006 0646     		mov	r6, r0
 187 0008 0D46     		mov	r5, r1
 188 000a 1446     		mov	r4, r2
 196:Core/Src/main.c ****   uint8_t cmd[2] = {0xEC, 0x05};
 189              		.loc 1 196 3 is_stmt 1 view .LVU33
 190              		.loc 1 196 11 is_stmt 0 view .LVU34
 191 000c 40F2EC53 		movw	r3, #1516
 192 0010 ADF81430 		strh	r3, [sp, #20]	@ movhi
 197:Core/Src/main.c ****   uint8_t rx[9];
 193              		.loc 1 197 3 is_stmt 1 view .LVU35
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1, scd41_addr, cmd, 2, HAL_MAX_DELAY);
 194              		.loc 1 199 3 view .LVU36
 195 0014 DFF8D480 		ldr	r8, .L13+24
 196 0018 2E4F     		ldr	r7, .L13
 197 001a 4FF0FF39 		mov	r9, #-1
 198 001e CDF80090 		str	r9, [sp]
 199 0022 0223     		movs	r3, #2
 200 0024 05AA     		add	r2, sp, #20
 201              	.LVL2:
 202              		.loc 1 199 3 is_stmt 0 view .LVU37
 203 0026 98F80010 		ldrb	r1, [r8]	@ zero_extendqisi2
 204              	.LVL3:
 205              		.loc 1 199 3 view .LVU38
ARM GAS  /tmp/ccyNE71r.s 			page 8


 206 002a 3846     		mov	r0, r7
 207              	.LVL4:
 208              		.loc 1 199 3 view .LVU39
 209 002c FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 210              	.LVL5:
 200:Core/Src/main.c ****   HAL_Delay(1);
 211              		.loc 1 200 3 is_stmt 1 view .LVU40
 212 0030 0120     		movs	r0, #1
 213 0032 FFF7FEFF 		bl	HAL_Delay
 214              	.LVL6:
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   if (HAL_I2C_Master_Receive(&hi2c1, scd41_addr, rx, 9, HAL_MAX_DELAY) != HAL_OK)
 215              		.loc 1 202 3 view .LVU41
 216              		.loc 1 202 7 is_stmt 0 view .LVU42
 217 0036 CDF80090 		str	r9, [sp]
 218 003a 0923     		movs	r3, #9
 219 003c 02AA     		add	r2, sp, #8
 220 003e 98F80010 		ldrb	r1, [r8]	@ zero_extendqisi2
 221 0042 3846     		mov	r0, r7
 222 0044 FFF7FEFF 		bl	HAL_I2C_Master_Receive
 223              	.LVL7:
 224              		.loc 1 202 6 discriminator 1 view .LVU43
 225 0048 0028     		cmp	r0, #0
 226 004a 40D1     		bne	.L11
 203:Core/Src/main.c ****     return 0;
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   *co2 = (rx[0] << 8) | rx[1];
 227              		.loc 1 205 3 is_stmt 1 view .LVU44
 228              		.loc 1 205 13 is_stmt 0 view .LVU45
 229 004c 9DF80820 		ldrb	r2, [sp, #8]	@ zero_extendqisi2
 230              		.loc 1 205 27 view .LVU46
 231 0050 9DF80930 		ldrb	r3, [sp, #9]	@ zero_extendqisi2
 232              		.loc 1 205 23 view .LVU47
 233 0054 43EA0223 		orr	r3, r3, r2, lsl #8
 234              		.loc 1 205 8 view .LVU48
 235 0058 3380     		strh	r3, [r6]	@ movhi
 206:Core/Src/main.c ****   uint16_t temp_raw = (rx[3] << 8) | rx[4];
 236              		.loc 1 206 3 is_stmt 1 view .LVU49
 237              		.loc 1 206 26 is_stmt 0 view .LVU50
 238 005a 9DF80B20 		ldrb	r2, [sp, #11]	@ zero_extendqisi2
 239              		.loc 1 206 40 view .LVU51
 240 005e 9DF80C30 		ldrb	r3, [sp, #12]	@ zero_extendqisi2
 241              		.loc 1 206 12 view .LVU52
 242 0062 43EA0223 		orr	r3, r3, r2, lsl #8
 243              	.LVL8:
 207:Core/Src/main.c ****   float temp_c = -45.0f + 175.0f * ((float)temp_raw / 65535.0f);
 244              		.loc 1 207 3 is_stmt 1 view .LVU53
 245              		.loc 1 207 37 is_stmt 0 view .LVU54
 246 0066 07EE903A 		vmov	s15, r3	@ int
 247 006a B8EE677A 		vcvt.f32.u32	s14, s15
 248              		.loc 1 207 53 view .LVU55
 249 006e DFED1A6A 		vldr.32	s13, .L13+4
 250 0072 C7EE267A 		vdiv.f32	s15, s14, s13
 251              		.loc 1 207 34 view .LVU56
 252 0076 9FED197A 		vldr.32	s14, .L13+8
 253 007a 67EE877A 		vmul.f32	s15, s15, s14
 254              		.loc 1 207 9 view .LVU57
ARM GAS  /tmp/ccyNE71r.s 			page 9


 255 007e 9FED187A 		vldr.32	s14, .L13+12
 256 0082 77EEC77A 		vsub.f32	s15, s15, s14
 257              	.LVL9:
 208:Core/Src/main.c ****   *temp = temp_c * 9.0f / 5.0f + 32.0f;
 258              		.loc 1 208 3 is_stmt 1 view .LVU58
 259              		.loc 1 208 18 is_stmt 0 view .LVU59
 260 0086 B2EE027A 		vmov.f32	s14, #9.0e+0
 261 008a 67EE877A 		vmul.f32	s15, s15, s14
 262              	.LVL10:
 263              		.loc 1 208 25 view .LVU60
 264 008e B1EE046A 		vmov.f32	s12, #5.0e+0
 265 0092 87EE867A 		vdiv.f32	s14, s15, s12
 266              		.loc 1 208 32 view .LVU61
 267 0096 DFED137A 		vldr.32	s15, .L13+16
 268 009a 77EE277A 		vadd.f32	s15, s14, s15
 269              		.loc 1 208 9 view .LVU62
 270 009e C5ED007A 		vstr.32	s15, [r5]
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   uint16_t rh_raw = (rx[6] << 8) | rx[7];
 271              		.loc 1 210 3 is_stmt 1 view .LVU63
 272              		.loc 1 210 24 is_stmt 0 view .LVU64
 273 00a2 9DF80E20 		ldrb	r2, [sp, #14]	@ zero_extendqisi2
 274              		.loc 1 210 38 view .LVU65
 275 00a6 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 276              	.LVL11:
 277              		.loc 1 210 12 view .LVU66
 278 00aa 43EA0223 		orr	r3, r3, r2, lsl #8
 279              	.LVL12:
 211:Core/Src/main.c ****   *rh = 100.0f * ((float)rh_raw / 65535.0f);
 280              		.loc 1 211 3 is_stmt 1 view .LVU67
 281              		.loc 1 211 19 is_stmt 0 view .LVU68
 282 00ae 07EE903A 		vmov	s15, r3	@ int
 283 00b2 F8EE677A 		vcvt.f32.u32	s15, s15
 284              		.loc 1 211 33 view .LVU69
 285 00b6 87EEA67A 		vdiv.f32	s14, s15, s13
 286              		.loc 1 211 16 view .LVU70
 287 00ba DFED0B7A 		vldr.32	s15, .L13+20
 288 00be 67EE277A 		vmul.f32	s15, s14, s15
 289              		.loc 1 211 7 view .LVU71
 290 00c2 C4ED007A 		vstr.32	s15, [r4]
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   return 1;
 291              		.loc 1 213 3 is_stmt 1 view .LVU72
 292              		.loc 1 213 10 is_stmt 0 view .LVU73
 293 00c6 0120     		movs	r0, #1
 294              	.LVL13:
 295              	.L10:
 214:Core/Src/main.c **** }
 296              		.loc 1 214 1 view .LVU74
 297 00c8 07B0     		add	sp, sp, #28
 298              	.LCFI7:
 299              		.cfi_remember_state
 300              		.cfi_def_cfa_offset 28
 301              		@ sp needed
 302 00ca BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 303              	.LVL14:
 304              	.L11:
ARM GAS  /tmp/ccyNE71r.s 			page 10


 305              	.LCFI8:
 306              		.cfi_restore_state
 203:Core/Src/main.c **** 
 307              		.loc 1 203 12 view .LVU75
 308 00ce 0020     		movs	r0, #0
 309 00d0 FAE7     		b	.L10
 310              	.L14:
 311 00d2 00BF     		.align	2
 312              	.L13:
 313 00d4 00000000 		.word	hi2c1
 314 00d8 00FF7F47 		.word	1199570688
 315 00dc 00002F43 		.word	1127153664
 316 00e0 00003442 		.word	1110704128
 317 00e4 00000042 		.word	1107296256
 318 00e8 0000C842 		.word	1120403456
 319 00ec 00000000 		.word	scd41_addr
 320              		.cfi_endproc
 321              	.LFE140:
 323              		.section	.text.ssd1306_start,"ax",%progbits
 324              		.align	1
 325              		.global	ssd1306_start
 326              		.syntax unified
 327              		.thumb
 328              		.thumb_func
 330              	ssd1306_start:
 331              	.LFB141:
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** //initialize ssd1306
 217:Core/Src/main.c **** void ssd1306_start(void){
 332              		.loc 1 217 25 is_stmt 1 view -0
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 32
 335              		@ frame_needed = 0, uses_anonymous_args = 0
 336 0000 30B5     		push	{r4, r5, lr}
 337              	.LCFI9:
 338              		.cfi_def_cfa_offset 12
 339              		.cfi_offset 4, -12
 340              		.cfi_offset 5, -8
 341              		.cfi_offset 14, -4
 342 0002 8DB0     		sub	sp, sp, #52
 343              	.LCFI10:
 344              		.cfi_def_cfa_offset 64
 218:Core/Src/main.c ****   const uint8_t cmds[] = { //initialization commands
 345              		.loc 1 218 3 view .LVU77
 346              		.loc 1 218 17 is_stmt 0 view .LVU78
 347 0004 05AC     		add	r4, sp, #20
 348 0006 0E4D     		ldr	r5, .L19
 349 0008 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 350 000a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 351 000c 95E80700 		ldm	r5, {r0, r1, r2}
 352 0010 03C4     		stmia	r4!, {r0, r1}
 353 0012 2270     		strb	r2, [r4]
 219:Core/Src/main.c ****     0xAE,       // Display OFF
 220:Core/Src/main.c ****     0xD5, 0x80, // Set display clock divide ratio/oscillator freq
 221:Core/Src/main.c ****     0xA8, 0x3F, // Set multiplex ratio (1 to 64)
 222:Core/Src/main.c ****     0xD3, 0x00, // Display offset
 223:Core/Src/main.c ****     0x40,       // Start line address
ARM GAS  /tmp/ccyNE71r.s 			page 11


 224:Core/Src/main.c ****     0x8D, 0x14, // Charge pump ON
 225:Core/Src/main.c ****     0x20, 0x00, // Memory addressing mode: horizontal
 226:Core/Src/main.c ****     0xA1,       // Segment re-map (mirror horizontally)
 227:Core/Src/main.c ****     0xC8,       // COM Output Scan Direction
 228:Core/Src/main.c ****     0xDA, 0x12, // COM pins hardware config
 229:Core/Src/main.c ****     0x81, 0x7F, // Contrast
 230:Core/Src/main.c ****     0xD9, 0xF1, // Pre-charge period
 231:Core/Src/main.c ****     0xDB, 0x40, // VCOMH deselect level
 232:Core/Src/main.c ****     0xA4,       // Entire display ON resume
 233:Core/Src/main.c ****     0xA6,       // Normal (not inverted)
 234:Core/Src/main.c ****     0xAF        // Display ON
 235:Core/Src/main.c ****   };
 236:Core/Src/main.c ****     for (uint8_t i = 0; i < sizeof(cmds); i++) {
 354              		.loc 1 236 5 is_stmt 1 view .LVU79
 355              	.LBB8:
 356              		.loc 1 236 10 view .LVU80
 357              	.LVL15:
 358              		.loc 1 236 18 is_stmt 0 view .LVU81
 359 0014 0024     		movs	r4, #0
 360              		.loc 1 236 5 view .LVU82
 361 0016 0FE0     		b	.L16
 362              	.LVL16:
 363              	.L17:
 237:Core/Src/main.c ****       HAL_I2C_Mem_Write(&hi2c1, ssd1306_addr, 0x00, 1, &cmds[i], 1, HAL_MAX_DELAY);
 364              		.loc 1 237 7 is_stmt 1 view .LVU83
 365              		.loc 1 237 56 is_stmt 0 view .LVU84
 366 0018 05AB     		add	r3, sp, #20
 367 001a 1A19     		adds	r2, r3, r4
 368              		.loc 1 237 7 view .LVU85
 369 001c 4FF0FF33 		mov	r3, #-1
 370 0020 0293     		str	r3, [sp, #8]
 371 0022 0123     		movs	r3, #1
 372 0024 0193     		str	r3, [sp, #4]
 373 0026 0092     		str	r2, [sp]
 374 0028 0022     		movs	r2, #0
 375 002a 0649     		ldr	r1, .L19+4
 376 002c 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 377 002e 0648     		ldr	r0, .L19+8
 378 0030 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 379              	.LVL17:
 236:Core/Src/main.c ****       HAL_I2C_Mem_Write(&hi2c1, ssd1306_addr, 0x00, 1, &cmds[i], 1, HAL_MAX_DELAY);
 380              		.loc 1 236 44 is_stmt 1 discriminator 3 view .LVU86
 381 0034 0134     		adds	r4, r4, #1
 382              	.LVL18:
 236:Core/Src/main.c ****       HAL_I2C_Mem_Write(&hi2c1, ssd1306_addr, 0x00, 1, &cmds[i], 1, HAL_MAX_DELAY);
 383              		.loc 1 236 44 is_stmt 0 discriminator 3 view .LVU87
 384 0036 E4B2     		uxtb	r4, r4
 385              	.LVL19:
 386              	.L16:
 236:Core/Src/main.c ****       HAL_I2C_Mem_Write(&hi2c1, ssd1306_addr, 0x00, 1, &cmds[i], 1, HAL_MAX_DELAY);
 387              		.loc 1 236 27 is_stmt 1 discriminator 1 view .LVU88
 388 0038 182C     		cmp	r4, #24
 389 003a EDD9     		bls	.L17
 390              	.LBE8:
 238:Core/Src/main.c ****     }
 239:Core/Src/main.c **** }
 391              		.loc 1 239 1 is_stmt 0 view .LVU89
ARM GAS  /tmp/ccyNE71r.s 			page 12


 392 003c 0DB0     		add	sp, sp, #52
 393              	.LCFI11:
 394              		.cfi_def_cfa_offset 12
 395              		@ sp needed
 396 003e 30BD     		pop	{r4, r5, pc}
 397              	.LVL20:
 398              	.L20:
 399              		.loc 1 239 1 view .LVU90
 400              		.align	2
 401              	.L19:
 402 0040 00000000 		.word	.LANCHOR0
 403 0044 00000000 		.word	ssd1306_addr
 404 0048 00000000 		.word	hi2c1
 405              		.cfi_endproc
 406              	.LFE141:
 408              		.section	.text.ssd1306_fill,"ax",%progbits
 409              		.align	1
 410              		.global	ssd1306_fill
 411              		.syntax unified
 412              		.thumb
 413              		.thumb_func
 415              	ssd1306_fill:
 416              	.LVL21:
 417              	.LFB142:
 240:Core/Src/main.c **** 
 241:Core/Src/main.c **** void ssd1306_fill(uint8_t pattern) {
 418              		.loc 1 241 36 is_stmt 1 view -0
 419              		.cfi_startproc
 420              		@ args = 0, pretend = 0, frame = 136
 421              		@ frame_needed = 0, uses_anonymous_args = 0
 422              		.loc 1 241 36 is_stmt 0 view .LVU92
 423 0000 30B5     		push	{r4, r5, lr}
 424              	.LCFI12:
 425              		.cfi_def_cfa_offset 12
 426              		.cfi_offset 4, -12
 427              		.cfi_offset 5, -8
 428              		.cfi_offset 14, -4
 429 0002 A7B0     		sub	sp, sp, #156
 430              	.LCFI13:
 431              		.cfi_def_cfa_offset 168
 242:Core/Src/main.c ****   uint8_t data[128];
 432              		.loc 1 242 3 is_stmt 1 view .LVU93
 243:Core/Src/main.c ****   for (int i = 0; i < 128; i++) data[i] = pattern;
 433              		.loc 1 243 3 view .LVU94
 434              	.LBB9:
 435              		.loc 1 243 8 view .LVU95
 436              	.LVL22:
 437              		.loc 1 243 12 is_stmt 0 view .LVU96
 438 0004 0023     		movs	r3, #0
 439              		.loc 1 243 3 view .LVU97
 440 0006 05E0     		b	.L22
 441              	.LVL23:
 442              	.L23:
 443              		.loc 1 243 33 is_stmt 1 discriminator 3 view .LVU98
 444              		.loc 1 243 41 is_stmt 0 discriminator 3 view .LVU99
 445 0008 03F19802 		add	r2, r3, #152
 446 000c 6A44     		add	r2, sp, r2
ARM GAS  /tmp/ccyNE71r.s 			page 13


 447 000e 02F8800C 		strb	r0, [r2, #-128]
 448              		.loc 1 243 29 is_stmt 1 discriminator 3 view .LVU100
 449 0012 0133     		adds	r3, r3, #1
 450              	.LVL24:
 451              	.L22:
 452              		.loc 1 243 21 discriminator 1 view .LVU101
 453 0014 7F2B     		cmp	r3, #127
 454 0016 F7DD     		ble	.L23
 455              	.LBE9:
 456              	.LBB10:
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   for (uint8_t page = 0; page < 8; page++) {
 457              		.loc 1 245 16 is_stmt 0 view .LVU102
 458 0018 0025     		movs	r5, #0
 459 001a 21E0     		b	.L24
 460              	.LVL25:
 461              	.L26:
 462              	.LBB11:
 463              	.LBB12:
 246:Core/Src/main.c ****     uint8_t set_page[] = {
 247:Core/Src/main.c ****       0xB0 | page, // Set page (0–7)
 248:Core/Src/main.c ****       0x00,        // Low column
 249:Core/Src/main.c ****       0x10         // High column
 250:Core/Src/main.c ****     };
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****     for (uint8_t i = 0; i < 3; i++) {
 253:Core/Src/main.c ****       HAL_I2C_Mem_Write(&hi2c1, ssd1306_addr, 0x00, 1, &set_page[i], 1, HAL_MAX_DELAY);
 464              		.loc 1 253 7 is_stmt 1 view .LVU103
 465 001c 4FF0FF33 		mov	r3, #-1
 466 0020 0293     		str	r3, [sp, #8]
 467 0022 0123     		movs	r3, #1
 468 0024 0193     		str	r3, [sp, #4]
 469 0026 05AA     		add	r2, sp, #20
 470 0028 2244     		add	r2, r2, r4
 471 002a 0092     		str	r2, [sp]
 472 002c 0022     		movs	r2, #0
 473 002e 1449     		ldr	r1, .L30
 474 0030 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 475 0032 1448     		ldr	r0, .L30+4
 476 0034 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 477              	.LVL26:
 252:Core/Src/main.c ****       HAL_I2C_Mem_Write(&hi2c1, ssd1306_addr, 0x00, 1, &set_page[i], 1, HAL_MAX_DELAY);
 478              		.loc 1 252 33 discriminator 3 view .LVU104
 479 0038 0134     		adds	r4, r4, #1
 480              	.LVL27:
 252:Core/Src/main.c ****       HAL_I2C_Mem_Write(&hi2c1, ssd1306_addr, 0x00, 1, &set_page[i], 1, HAL_MAX_DELAY);
 481              		.loc 1 252 33 is_stmt 0 discriminator 3 view .LVU105
 482 003a E4B2     		uxtb	r4, r4
 483              	.LVL28:
 484              	.L25:
 252:Core/Src/main.c ****       HAL_I2C_Mem_Write(&hi2c1, ssd1306_addr, 0x00, 1, &set_page[i], 1, HAL_MAX_DELAY);
 485              		.loc 1 252 27 is_stmt 1 discriminator 1 view .LVU106
 486 003c 022C     		cmp	r4, #2
 487 003e EDD9     		bls	.L26
 488              	.LBE12:
 254:Core/Src/main.c ****     }
 255:Core/Src/main.c **** 
ARM GAS  /tmp/ccyNE71r.s 			page 14


 256:Core/Src/main.c ****     // Now send 128 bytes of pixel data
 257:Core/Src/main.c ****     HAL_I2C_Mem_Write(&hi2c1, ssd1306_addr, 0x40, 1, data, 128, HAL_MAX_DELAY);
 489              		.loc 1 257 5 view .LVU107
 490 0040 4FF0FF33 		mov	r3, #-1
 491 0044 0293     		str	r3, [sp, #8]
 492 0046 8023     		movs	r3, #128
 493 0048 0193     		str	r3, [sp, #4]
 494 004a 06AB     		add	r3, sp, #24
 495 004c 0093     		str	r3, [sp]
 496 004e 0123     		movs	r3, #1
 497 0050 4022     		movs	r2, #64
 498 0052 0B49     		ldr	r1, .L30
 499 0054 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 500 0056 0B48     		ldr	r0, .L30+4
 501 0058 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 502              	.LVL29:
 503              	.LBE11:
 245:Core/Src/main.c ****     uint8_t set_page[] = {
 504              		.loc 1 245 40 discriminator 2 view .LVU108
 505 005c 0135     		adds	r5, r5, #1
 506              	.LVL30:
 245:Core/Src/main.c ****     uint8_t set_page[] = {
 507              		.loc 1 245 40 is_stmt 0 discriminator 2 view .LVU109
 508 005e EDB2     		uxtb	r5, r5
 509              	.LVL31:
 510              	.L24:
 245:Core/Src/main.c ****     uint8_t set_page[] = {
 511              		.loc 1 245 31 is_stmt 1 discriminator 1 view .LVU110
 512 0060 072D     		cmp	r5, #7
 513 0062 0AD8     		bhi	.L29
 514              	.LBB14:
 246:Core/Src/main.c ****       0xB0 | page, // Set page (0–7)
 515              		.loc 1 246 5 view .LVU111
 246:Core/Src/main.c ****       0xB0 | page, // Set page (0–7)
 516              		.loc 1 246 13 is_stmt 0 view .LVU112
 517 0064 65F04F03 		orn	r3, r5, #79
 518 0068 8DF81430 		strb	r3, [sp, #20]
 519 006c 0024     		movs	r4, #0
 520 006e 8DF81540 		strb	r4, [sp, #21]
 521 0072 1023     		movs	r3, #16
 522 0074 8DF81630 		strb	r3, [sp, #22]
 252:Core/Src/main.c ****       HAL_I2C_Mem_Write(&hi2c1, ssd1306_addr, 0x00, 1, &set_page[i], 1, HAL_MAX_DELAY);
 523              		.loc 1 252 5 is_stmt 1 view .LVU113
 524              	.LBB13:
 252:Core/Src/main.c ****       HAL_I2C_Mem_Write(&hi2c1, ssd1306_addr, 0x00, 1, &set_page[i], 1, HAL_MAX_DELAY);
 525              		.loc 1 252 10 view .LVU114
 526              	.LVL32:
 252:Core/Src/main.c ****       HAL_I2C_Mem_Write(&hi2c1, ssd1306_addr, 0x00, 1, &set_page[i], 1, HAL_MAX_DELAY);
 527              		.loc 1 252 5 is_stmt 0 view .LVU115
 528 0078 E0E7     		b	.L25
 529              	.LVL33:
 530              	.L29:
 252:Core/Src/main.c ****       HAL_I2C_Mem_Write(&hi2c1, ssd1306_addr, 0x00, 1, &set_page[i], 1, HAL_MAX_DELAY);
 531              		.loc 1 252 5 view .LVU116
 532              	.LBE13:
 533              	.LBE14:
 534              	.LBE10:
ARM GAS  /tmp/ccyNE71r.s 			page 15


 258:Core/Src/main.c ****   }
 259:Core/Src/main.c **** }
 535              		.loc 1 259 1 view .LVU117
 536 007a 27B0     		add	sp, sp, #156
 537              	.LCFI14:
 538              		.cfi_def_cfa_offset 12
 539              		@ sp needed
 540 007c 30BD     		pop	{r4, r5, pc}
 541              	.LVL34:
 542              	.L31:
 543              		.loc 1 259 1 view .LVU118
 544 007e 00BF     		.align	2
 545              	.L30:
 546 0080 00000000 		.word	ssd1306_addr
 547 0084 00000000 		.word	hi2c1
 548              		.cfi_endproc
 549              	.LFE142:
 551              		.section	.text.ssd1306_draw_char,"ax",%progbits
 552              		.align	1
 553              		.global	ssd1306_draw_char
 554              		.syntax unified
 555              		.thumb
 556              		.thumb_func
 558              	ssd1306_draw_char:
 559              	.LVL35:
 560              	.LFB143:
 260:Core/Src/main.c **** 
 261:Core/Src/main.c **** 
 262:Core/Src/main.c **** extern const uint8_t font6x8[];
 263:Core/Src/main.c **** 
 264:Core/Src/main.c **** void ssd1306_draw_char(uint8_t x, uint8_t page, char c) {
 561              		.loc 1 264 57 is_stmt 1 view -0
 562              		.cfi_startproc
 563              		@ args = 0, pretend = 0, frame = 8
 564              		@ frame_needed = 0, uses_anonymous_args = 0
 565              		.loc 1 264 57 is_stmt 0 view .LVU120
 566 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 567              	.LCFI15:
 568              		.cfi_def_cfa_offset 20
 569              		.cfi_offset 4, -20
 570              		.cfi_offset 5, -16
 571              		.cfi_offset 6, -12
 572              		.cfi_offset 7, -8
 573              		.cfi_offset 14, -4
 574 0002 87B0     		sub	sp, sp, #28
 575              	.LCFI16:
 576              		.cfi_def_cfa_offset 48
 265:Core/Src/main.c ****   if (c < 32 || c > 127) c = '?';  // fallback
 577              		.loc 1 265 3 is_stmt 1 view .LVU121
 578              		.loc 1 265 14 is_stmt 0 view .LVU122
 579 0004 A2F12003 		sub	r3, r2, #32
 580 0008 DBB2     		uxtb	r3, r3
 581              		.loc 1 265 6 view .LVU123
 582 000a 5F2B     		cmp	r3, #95
 583 000c 00D9     		bls	.L33
 584              		.loc 1 265 28 discriminator 1 view .LVU124
 585 000e 3F22     		movs	r2, #63
ARM GAS  /tmp/ccyNE71r.s 			page 16


 586              	.LVL36:
 587              	.L33:
 266:Core/Src/main.c ****   uint8_t *glyph = (uint8_t *)&font6x8[(c - 32) * 6];
 588              		.loc 1 266 3 is_stmt 1 view .LVU125
 589              		.loc 1 266 43 is_stmt 0 view .LVU126
 590 0010 203A     		subs	r2, r2, #32
 591              	.LVL37:
 592              		.loc 1 266 49 view .LVU127
 593 0012 02EB4202 		add	r2, r2, r2, lsl #1
 594              	.LVL38:
 595              		.loc 1 266 12 view .LVU128
 596 0016 154C     		ldr	r4, .L36
 597 0018 04EB4204 		add	r4, r4, r2, lsl #1
 598              	.LVL39:
 267:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, ssd1306_addr, 0x00, 1, (uint8_t[]){0xB0 | page, 0x00 | (x & 0x0F), 0x10
 599              		.loc 1 267 3 is_stmt 1 view .LVU129
 600 001c 144E     		ldr	r6, .L36+4
 601              		.loc 1 267 63 is_stmt 0 view .LVU130
 602 001e 61F04F01 		orn	r1, r1, #79
 603              	.LVL40:
 604              		.loc 1 267 63 view .LVU131
 605 0022 8DF81410 		strb	r1, [sp, #20]
 606              		.loc 1 267 82 view .LVU132
 607 0026 00F00F03 		and	r3, r0, #15
 608              		.loc 1 267 63 view .LVU133
 609 002a 8DF81530 		strb	r3, [sp, #21]
 610 002e 0009     		lsrs	r0, r0, #4
 611              	.LVL41:
 612              		.loc 1 267 63 view .LVU134
 613 0030 40F01000 		orr	r0, r0, #16
 614 0034 8DF81600 		strb	r0, [sp, #22]
 615              		.loc 1 267 3 view .LVU135
 616 0038 0E4D     		ldr	r5, .L36+8
 617 003a 4FF0FF37 		mov	r7, #-1
 618 003e 0297     		str	r7, [sp, #8]
 619 0040 0323     		movs	r3, #3
 620 0042 0193     		str	r3, [sp, #4]
 621 0044 05AB     		add	r3, sp, #20
 622 0046 0093     		str	r3, [sp]
 623 0048 0123     		movs	r3, #1
 624 004a 0022     		movs	r2, #0
 625 004c 3178     		ldrb	r1, [r6]	@ zero_extendqisi2
 626 004e 2846     		mov	r0, r5
 627 0050 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 628              	.LVL42:
 268:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, ssd1306_addr, 0x40, 1, glyph, 6, HAL_MAX_DELAY);
 629              		.loc 1 268 3 is_stmt 1 view .LVU136
 630 0054 0297     		str	r7, [sp, #8]
 631 0056 0623     		movs	r3, #6
 632 0058 0193     		str	r3, [sp, #4]
 633 005a 0094     		str	r4, [sp]
 634 005c 0123     		movs	r3, #1
 635 005e 4022     		movs	r2, #64
 636 0060 3178     		ldrb	r1, [r6]	@ zero_extendqisi2
 637 0062 2846     		mov	r0, r5
 638 0064 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 639              	.LVL43:
ARM GAS  /tmp/ccyNE71r.s 			page 17


 269:Core/Src/main.c **** }
 640              		.loc 1 269 1 is_stmt 0 view .LVU137
 641 0068 07B0     		add	sp, sp, #28
 642              	.LCFI17:
 643              		.cfi_def_cfa_offset 20
 644              		@ sp needed
 645 006a F0BD     		pop	{r4, r5, r6, r7, pc}
 646              	.LVL44:
 647              	.L37:
 648              		.loc 1 269 1 view .LVU138
 649              		.align	2
 650              	.L36:
 651 006c 00000000 		.word	font6x8
 652 0070 00000000 		.word	ssd1306_addr
 653 0074 00000000 		.word	hi2c1
 654              		.cfi_endproc
 655              	.LFE143:
 657              		.section	.text.ssd1306_print,"ax",%progbits
 658              		.align	1
 659              		.global	ssd1306_print
 660              		.syntax unified
 661              		.thumb
 662              		.thumb_func
 664              	ssd1306_print:
 665              	.LVL45:
 666              	.LFB144:
 270:Core/Src/main.c **** 
 271:Core/Src/main.c **** void ssd1306_print(uint8_t x, uint8_t page, const char *str) {
 667              		.loc 1 271 62 is_stmt 1 view -0
 668              		.cfi_startproc
 669              		@ args = 0, pretend = 0, frame = 0
 670              		@ frame_needed = 0, uses_anonymous_args = 0
 671              		.loc 1 271 62 is_stmt 0 view .LVU140
 672 0000 70B5     		push	{r4, r5, r6, lr}
 673              	.LCFI18:
 674              		.cfi_def_cfa_offset 16
 675              		.cfi_offset 4, -16
 676              		.cfi_offset 5, -12
 677              		.cfi_offset 6, -8
 678              		.cfi_offset 14, -4
 679 0002 0446     		mov	r4, r0
 680 0004 0E46     		mov	r6, r1
 681 0006 1546     		mov	r5, r2
 272:Core/Src/main.c ****   while (*str) {
 682              		.loc 1 272 3 is_stmt 1 view .LVU141
 683              		.loc 1 272 9 is_stmt 0 view .LVU142
 684 0008 06E0     		b	.L39
 685              	.LVL46:
 686              	.L40:
 273:Core/Src/main.c ****     ssd1306_draw_char(x, page, *str++);
 687              		.loc 1 273 5 is_stmt 1 view .LVU143
 688              		.loc 1 273 36 is_stmt 0 view .LVU144
 689 000a 0135     		adds	r5, r5, #1
 690              	.LVL47:
 691              		.loc 1 273 5 view .LVU145
 692 000c 3146     		mov	r1, r6
 693 000e 2046     		mov	r0, r4
ARM GAS  /tmp/ccyNE71r.s 			page 18


 694 0010 FFF7FEFF 		bl	ssd1306_draw_char
 695              	.LVL48:
 274:Core/Src/main.c ****     x += 6;
 696              		.loc 1 274 5 is_stmt 1 view .LVU146
 697              		.loc 1 274 7 is_stmt 0 view .LVU147
 698 0014 0634     		adds	r4, r4, #6
 699              	.LVL49:
 700              		.loc 1 274 7 view .LVU148
 701 0016 E4B2     		uxtb	r4, r4
 702              	.LVL50:
 703              	.L39:
 272:Core/Src/main.c ****   while (*str) {
 704              		.loc 1 272 10 is_stmt 1 view .LVU149
 705 0018 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 706 001a 002A     		cmp	r2, #0
 707 001c F5D1     		bne	.L40
 275:Core/Src/main.c ****   }
 276:Core/Src/main.c **** }
 708              		.loc 1 276 1 is_stmt 0 view .LVU150
 709 001e 70BD     		pop	{r4, r5, r6, pc}
 710              		.loc 1 276 1 view .LVU151
 711              		.cfi_endproc
 712              	.LFE144:
 714              		.section	.text.Error_Handler,"ax",%progbits
 715              		.align	1
 716              		.global	Error_Handler
 717              		.syntax unified
 718              		.thumb
 719              		.thumb_func
 721              	Error_Handler:
 722              	.LFB145:
 277:Core/Src/main.c **** 
 278:Core/Src/main.c **** /* USER CODE END 4 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c **** /**
 281:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 282:Core/Src/main.c ****   * @retval None
 283:Core/Src/main.c ****   */
 284:Core/Src/main.c **** void Error_Handler(void)
 285:Core/Src/main.c **** {
 723              		.loc 1 285 1 is_stmt 1 view -0
 724              		.cfi_startproc
 725              		@ Volatile: function does not return.
 726              		@ args = 0, pretend = 0, frame = 0
 727              		@ frame_needed = 0, uses_anonymous_args = 0
 728              		@ link register save eliminated.
 286:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 287:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 288:Core/Src/main.c ****   __disable_irq();
 729              		.loc 1 288 3 view .LVU153
 730              	.LBB15:
 731              	.LBI15:
 732              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
ARM GAS  /tmp/ccyNE71r.s 			page 19


   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
ARM GAS  /tmp/ccyNE71r.s 			page 20


  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccyNE71r.s 			page 21


 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccyNE71r.s 			page 22


 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 733              		.loc 2 207 27 view .LVU154
 734              	.LBB16:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 735              		.loc 2 209 3 view .LVU155
 736              		.syntax unified
 737              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 738 0000 72B6     		cpsid i
 739              	@ 0 "" 2
 740              		.thumb
 741              		.syntax unified
 742              	.L43:
 743              	.LBE16:
 744              	.LBE15:
 289:Core/Src/main.c ****   while (1)
 745              		.loc 1 289 3 view .LVU156
 290:Core/Src/main.c ****   {
 291:Core/Src/main.c ****   }
 746              		.loc 1 291 3 view .LVU157
 289:Core/Src/main.c ****   while (1)
 747              		.loc 1 289 9 view .LVU158
 748 0002 FEE7     		b	.L43
 749              		.cfi_endproc
 750              	.LFE145:
 752              		.section	.text.MX_I2C1_Init,"ax",%progbits
ARM GAS  /tmp/ccyNE71r.s 			page 23


 753              		.align	1
 754              		.syntax unified
 755              		.thumb
 756              		.thumb_func
 758              	MX_I2C1_Init:
 759              	.LFB137:
 144:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 760              		.loc 1 144 1 view -0
 761              		.cfi_startproc
 762              		@ args = 0, pretend = 0, frame = 0
 763              		@ frame_needed = 0, uses_anonymous_args = 0
 764 0000 08B5     		push	{r3, lr}
 765              	.LCFI19:
 766              		.cfi_def_cfa_offset 8
 767              		.cfi_offset 3, -8
 768              		.cfi_offset 14, -4
 145:Core/Src/main.c ****   hi2c1.Init.Timing = 0x40B285C2;
 769              		.loc 1 145 3 view .LVU160
 145:Core/Src/main.c ****   hi2c1.Init.Timing = 0x40B285C2;
 770              		.loc 1 145 18 is_stmt 0 view .LVU161
 771 0002 1148     		ldr	r0, .L52
 772 0004 114B     		ldr	r3, .L52+4
 773 0006 0360     		str	r3, [r0]
 146:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 774              		.loc 1 146 3 is_stmt 1 view .LVU162
 146:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 775              		.loc 1 146 21 is_stmt 0 view .LVU163
 776 0008 114B     		ldr	r3, .L52+8
 777 000a 4360     		str	r3, [r0, #4]
 147:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 778              		.loc 1 147 3 is_stmt 1 view .LVU164
 147:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 779              		.loc 1 147 26 is_stmt 0 view .LVU165
 780 000c 0023     		movs	r3, #0
 781 000e 8360     		str	r3, [r0, #8]
 148:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 782              		.loc 1 148 3 is_stmt 1 view .LVU166
 148:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 783              		.loc 1 148 29 is_stmt 0 view .LVU167
 784 0010 0122     		movs	r2, #1
 785 0012 C260     		str	r2, [r0, #12]
 149:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 786              		.loc 1 149 3 is_stmt 1 view .LVU168
 149:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 787              		.loc 1 149 30 is_stmt 0 view .LVU169
 788 0014 0361     		str	r3, [r0, #16]
 150:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 789              		.loc 1 150 3 is_stmt 1 view .LVU170
 150:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 790              		.loc 1 150 26 is_stmt 0 view .LVU171
 791 0016 4361     		str	r3, [r0, #20]
 151:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 792              		.loc 1 151 3 is_stmt 1 view .LVU172
 151:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 793              		.loc 1 151 31 is_stmt 0 view .LVU173
 794 0018 8361     		str	r3, [r0, #24]
 152:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
ARM GAS  /tmp/ccyNE71r.s 			page 24


 795              		.loc 1 152 3 is_stmt 1 view .LVU174
 152:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 796              		.loc 1 152 30 is_stmt 0 view .LVU175
 797 001a C361     		str	r3, [r0, #28]
 153:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 798              		.loc 1 153 3 is_stmt 1 view .LVU176
 153:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 799              		.loc 1 153 28 is_stmt 0 view .LVU177
 800 001c 0362     		str	r3, [r0, #32]
 154:Core/Src/main.c ****   {
 801              		.loc 1 154 3 is_stmt 1 view .LVU178
 154:Core/Src/main.c ****   {
 802              		.loc 1 154 7 is_stmt 0 view .LVU179
 803 001e FFF7FEFF 		bl	HAL_I2C_Init
 804              	.LVL51:
 154:Core/Src/main.c ****   {
 805              		.loc 1 154 6 discriminator 1 view .LVU180
 806 0022 50B9     		cbnz	r0, .L49
 161:Core/Src/main.c ****   {
 807              		.loc 1 161 3 is_stmt 1 view .LVU181
 161:Core/Src/main.c ****   {
 808              		.loc 1 161 7 is_stmt 0 view .LVU182
 809 0024 0021     		movs	r1, #0
 810 0026 0848     		ldr	r0, .L52
 811 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 812              	.LVL52:
 161:Core/Src/main.c ****   {
 813              		.loc 1 161 6 discriminator 1 view .LVU183
 814 002c 38B9     		cbnz	r0, .L50
 168:Core/Src/main.c ****   {
 815              		.loc 1 168 3 is_stmt 1 view .LVU184
 168:Core/Src/main.c ****   {
 816              		.loc 1 168 7 is_stmt 0 view .LVU185
 817 002e 0021     		movs	r1, #0
 818 0030 0548     		ldr	r0, .L52
 819 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 820              	.LVL53:
 168:Core/Src/main.c ****   {
 821              		.loc 1 168 6 discriminator 1 view .LVU186
 822 0036 20B9     		cbnz	r0, .L51
 172:Core/Src/main.c **** 
 823              		.loc 1 172 1 view .LVU187
 824 0038 08BD     		pop	{r3, pc}
 825              	.L49:
 156:Core/Src/main.c ****   }
 826              		.loc 1 156 5 is_stmt 1 view .LVU188
 827 003a FFF7FEFF 		bl	Error_Handler
 828              	.LVL54:
 829              	.L50:
 163:Core/Src/main.c ****   }
 830              		.loc 1 163 5 view .LVU189
 831 003e FFF7FEFF 		bl	Error_Handler
 832              	.LVL55:
 833              	.L51:
 170:Core/Src/main.c ****   }
 834              		.loc 1 170 5 view .LVU190
 835 0042 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccyNE71r.s 			page 25


 836              	.LVL56:
 837              	.L53:
 838 0046 00BF     		.align	2
 839              	.L52:
 840 0048 00000000 		.word	hi2c1
 841 004c 00540040 		.word	1073763328
 842 0050 C285B240 		.word	1085441474
 843              		.cfi_endproc
 844              	.LFE137:
 846              		.section	.text.SystemClock_Config,"ax",%progbits
 847              		.align	1
 848              		.global	SystemClock_Config
 849              		.syntax unified
 850              		.thumb
 851              		.thumb_func
 853              	SystemClock_Config:
 854              	.LFB136:
  97:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 855              		.loc 1 97 1 view -0
 856              		.cfi_startproc
 857              		@ args = 0, pretend = 0, frame = 80
 858              		@ frame_needed = 0, uses_anonymous_args = 0
 859 0000 00B5     		push	{lr}
 860              	.LCFI20:
 861              		.cfi_def_cfa_offset 4
 862              		.cfi_offset 14, -4
 863 0002 95B0     		sub	sp, sp, #84
 864              	.LCFI21:
 865              		.cfi_def_cfa_offset 88
  98:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 866              		.loc 1 98 3 view .LVU192
  98:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 867              		.loc 1 98 22 is_stmt 0 view .LVU193
 868 0004 3822     		movs	r2, #56
 869 0006 0021     		movs	r1, #0
 870 0008 06A8     		add	r0, sp, #24
 871 000a FFF7FEFF 		bl	memset
 872              	.LVL57:
  99:Core/Src/main.c **** 
 873              		.loc 1 99 3 is_stmt 1 view .LVU194
  99:Core/Src/main.c **** 
 874              		.loc 1 99 22 is_stmt 0 view .LVU195
 875 000e 0020     		movs	r0, #0
 876 0010 0190     		str	r0, [sp, #4]
 877 0012 0290     		str	r0, [sp, #8]
 878 0014 0390     		str	r0, [sp, #12]
 879 0016 0490     		str	r0, [sp, #16]
 880 0018 0590     		str	r0, [sp, #20]
 103:Core/Src/main.c **** 
 881              		.loc 1 103 3 is_stmt 1 view .LVU196
 882 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 883              	.LVL58:
 108:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 884              		.loc 1 108 3 view .LVU197
 108:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 885              		.loc 1 108 36 is_stmt 0 view .LVU198
 886 001e 0223     		movs	r3, #2
ARM GAS  /tmp/ccyNE71r.s 			page 26


 887 0020 0693     		str	r3, [sp, #24]
 109:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 888              		.loc 1 109 3 is_stmt 1 view .LVU199
 109:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 889              		.loc 1 109 30 is_stmt 0 view .LVU200
 890 0022 4FF48072 		mov	r2, #256
 891 0026 0992     		str	r2, [sp, #36]
 110:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 892              		.loc 1 110 3 is_stmt 1 view .LVU201
 110:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 893              		.loc 1 110 41 is_stmt 0 view .LVU202
 894 0028 4022     		movs	r2, #64
 895 002a 0A92     		str	r2, [sp, #40]
 111:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 896              		.loc 1 111 3 is_stmt 1 view .LVU203
 111:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 897              		.loc 1 111 34 is_stmt 0 view .LVU204
 898 002c 0D93     		str	r3, [sp, #52]
 112:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 899              		.loc 1 112 3 is_stmt 1 view .LVU205
 112:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 900              		.loc 1 112 35 is_stmt 0 view .LVU206
 901 002e 0E93     		str	r3, [sp, #56]
 113:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 902              		.loc 1 113 3 is_stmt 1 view .LVU207
 113:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 903              		.loc 1 113 30 is_stmt 0 view .LVU208
 904 0030 0422     		movs	r2, #4
 905 0032 0F92     		str	r2, [sp, #60]
 114:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 906              		.loc 1 114 3 is_stmt 1 view .LVU209
 114:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 907              		.loc 1 114 30 is_stmt 0 view .LVU210
 908 0034 5522     		movs	r2, #85
 909 0036 1092     		str	r2, [sp, #64]
 115:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 910              		.loc 1 115 3 is_stmt 1 view .LVU211
 115:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 911              		.loc 1 115 30 is_stmt 0 view .LVU212
 912 0038 1193     		str	r3, [sp, #68]
 116:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 913              		.loc 1 116 3 is_stmt 1 view .LVU213
 116:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 914              		.loc 1 116 30 is_stmt 0 view .LVU214
 915 003a 1293     		str	r3, [sp, #72]
 117:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 916              		.loc 1 117 3 is_stmt 1 view .LVU215
 117:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 917              		.loc 1 117 30 is_stmt 0 view .LVU216
 918 003c 1393     		str	r3, [sp, #76]
 118:Core/Src/main.c ****   {
 919              		.loc 1 118 3 is_stmt 1 view .LVU217
 118:Core/Src/main.c ****   {
 920              		.loc 1 118 7 is_stmt 0 view .LVU218
 921 003e 06A8     		add	r0, sp, #24
 922 0040 FFF7FEFF 		bl	HAL_RCC_OscConfig
 923              	.LVL59:
ARM GAS  /tmp/ccyNE71r.s 			page 27


 118:Core/Src/main.c ****   {
 924              		.loc 1 118 6 discriminator 1 view .LVU219
 925 0044 80B9     		cbnz	r0, .L58
 125:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 926              		.loc 1 125 3 is_stmt 1 view .LVU220
 125:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 927              		.loc 1 125 31 is_stmt 0 view .LVU221
 928 0046 0F23     		movs	r3, #15
 929 0048 0193     		str	r3, [sp, #4]
 127:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 930              		.loc 1 127 3 is_stmt 1 view .LVU222
 127:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 931              		.loc 1 127 34 is_stmt 0 view .LVU223
 932 004a 0323     		movs	r3, #3
 933 004c 0293     		str	r3, [sp, #8]
 128:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 934              		.loc 1 128 3 is_stmt 1 view .LVU224
 128:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 935              		.loc 1 128 35 is_stmt 0 view .LVU225
 936 004e 0023     		movs	r3, #0
 937 0050 0393     		str	r3, [sp, #12]
 129:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 938              		.loc 1 129 3 is_stmt 1 view .LVU226
 129:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 939              		.loc 1 129 36 is_stmt 0 view .LVU227
 940 0052 0493     		str	r3, [sp, #16]
 130:Core/Src/main.c **** 
 941              		.loc 1 130 3 is_stmt 1 view .LVU228
 130:Core/Src/main.c **** 
 942              		.loc 1 130 36 is_stmt 0 view .LVU229
 943 0054 0593     		str	r3, [sp, #20]
 132:Core/Src/main.c ****   {
 944              		.loc 1 132 3 is_stmt 1 view .LVU230
 132:Core/Src/main.c ****   {
 945              		.loc 1 132 7 is_stmt 0 view .LVU231
 946 0056 0421     		movs	r1, #4
 947 0058 0DEB0100 		add	r0, sp, r1
 948 005c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 949              	.LVL60:
 132:Core/Src/main.c ****   {
 950              		.loc 1 132 6 discriminator 1 view .LVU232
 951 0060 20B9     		cbnz	r0, .L59
 136:Core/Src/main.c **** 
 952              		.loc 1 136 1 view .LVU233
 953 0062 15B0     		add	sp, sp, #84
 954              	.LCFI22:
 955              		.cfi_remember_state
 956              		.cfi_def_cfa_offset 4
 957              		@ sp needed
 958 0064 5DF804FB 		ldr	pc, [sp], #4
 959              	.L58:
 960              	.LCFI23:
 961              		.cfi_restore_state
 120:Core/Src/main.c ****   }
 962              		.loc 1 120 5 is_stmt 1 view .LVU234
 963 0068 FFF7FEFF 		bl	Error_Handler
 964              	.LVL61:
ARM GAS  /tmp/ccyNE71r.s 			page 28


 965              	.L59:
 134:Core/Src/main.c ****   }
 966              		.loc 1 134 5 view .LVU235
 967 006c FFF7FEFF 		bl	Error_Handler
 968              	.LVL62:
 969              		.cfi_endproc
 970              	.LFE136:
 972              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 973              		.align	2
 974              	.LC1:
 975 0000 434F323A 		.ascii	"CO2: %4d ppm\000"
 975      20253464 
 975      2070706D 
 975      00
 976 000d 000000   		.align	2
 977              	.LC2:
 978 0010 543A2025 		.ascii	"T: %2.1f F\000"
 978      322E3166 
 978      204600
 979              		.global	__aeabi_f2d
 980 001b 00       		.align	2
 981              	.LC3:
 982 001c 52483A20 		.ascii	"RH: %2.1f %%\000"
 982      25322E31 
 982      66202525 
 982      00
 983              		.section	.text.main,"ax",%progbits
 984              		.align	1
 985              		.global	main
 986              		.syntax unified
 987              		.thumb
 988              		.thumb_func
 990              	main:
 991              	.LFB135:
  43:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 992              		.loc 1 43 1 view -0
 993              		.cfi_startproc
 994              		@ Volatile: function does not return.
 995              		@ args = 0, pretend = 0, frame = 24
 996              		@ frame_needed = 0, uses_anonymous_args = 0
 997 0000 00B5     		push	{lr}
 998              	.LCFI24:
 999              		.cfi_def_cfa_offset 4
 1000              		.cfi_offset 14, -4
 1001 0002 87B0     		sub	sp, sp, #28
 1002              	.LCFI25:
 1003              		.cfi_def_cfa_offset 32
  45:Core/Src/main.c ****   /* Configure the system clock */
 1004              		.loc 1 45 3 view .LVU237
 1005 0004 FFF7FEFF 		bl	HAL_Init
 1006              	.LVL63:
  47:Core/Src/main.c ****   /* Initialize all configured peripherals */
 1007              		.loc 1 47 3 view .LVU238
 1008 0008 FFF7FEFF 		bl	SystemClock_Config
 1009              	.LVL64:
  49:Core/Src/main.c ****   MX_I2C1_Init();
 1010              		.loc 1 49 3 view .LVU239
ARM GAS  /tmp/ccyNE71r.s 			page 29


 1011 000c FFF7FEFF 		bl	MX_GPIO_Init
 1012              	.LVL65:
  50:Core/Src/main.c ****   /* Initialize led */
 1013              		.loc 1 50 3 view .LVU240
 1014 0010 FFF7FEFF 		bl	MX_I2C1_Init
 1015              	.LVL66:
  52:Core/Src/main.c ****   /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
 1016              		.loc 1 52 3 view .LVU241
 1017 0014 0020     		movs	r0, #0
 1018 0016 FFF7FEFF 		bl	BSP_LED_Init
 1019              	.LVL67:
  54:Core/Src/main.c ****   /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
 1020              		.loc 1 54 3 view .LVU242
 1021 001a 0121     		movs	r1, #1
 1022 001c 0020     		movs	r0, #0
 1023 001e FFF7FEFF 		bl	BSP_PB_Init
 1024              	.LVL68:
  56:Core/Src/main.c ****   BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 1025              		.loc 1 56 3 view .LVU243
  56:Core/Src/main.c ****   BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 1026              		.loc 1 56 25 is_stmt 0 view .LVU244
 1027 0022 2949     		ldr	r1, .L64+8
 1028 0024 4FF4E133 		mov	r3, #115200
 1029 0028 0B60     		str	r3, [r1]
  57:Core/Src/main.c ****   BspCOMInit.StopBits   = COM_STOPBITS_1;
 1030              		.loc 1 57 3 is_stmt 1 view .LVU245
  57:Core/Src/main.c ****   BspCOMInit.StopBits   = COM_STOPBITS_1;
 1031              		.loc 1 57 25 is_stmt 0 view .LVU246
 1032 002a 0020     		movs	r0, #0
 1033 002c 4860     		str	r0, [r1, #4]
  58:Core/Src/main.c ****   BspCOMInit.Parity     = COM_PARITY_NONE;
 1034              		.loc 1 58 3 is_stmt 1 view .LVU247
  58:Core/Src/main.c ****   BspCOMInit.Parity     = COM_PARITY_NONE;
 1035              		.loc 1 58 25 is_stmt 0 view .LVU248
 1036 002e 0881     		strh	r0, [r1, #8]	@ movhi
  59:Core/Src/main.c ****   BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 1037              		.loc 1 59 3 is_stmt 1 view .LVU249
  59:Core/Src/main.c ****   BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 1038              		.loc 1 59 25 is_stmt 0 view .LVU250
 1039 0030 4881     		strh	r0, [r1, #10]	@ movhi
  60:Core/Src/main.c ****   if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 1040              		.loc 1 60 3 is_stmt 1 view .LVU251
  60:Core/Src/main.c ****   if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 1041              		.loc 1 60 25 is_stmt 0 view .LVU252
 1042 0032 8881     		strh	r0, [r1, #12]	@ movhi
  61:Core/Src/main.c ****   {
 1043              		.loc 1 61 3 is_stmt 1 view .LVU253
  61:Core/Src/main.c ****   {
 1044              		.loc 1 61 7 is_stmt 0 view .LVU254
 1045 0034 FFF7FEFF 		bl	BSP_COM_Init
 1046              	.LVL69:
  61:Core/Src/main.c ****   {
 1047              		.loc 1 61 6 discriminator 1 view .LVU255
 1048 0038 08B1     		cbz	r0, .L61
  63:Core/Src/main.c ****   }
 1049              		.loc 1 63 5 is_stmt 1 view .LVU256
 1050 003a FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccyNE71r.s 			page 30


 1051              	.LVL70:
 1052              	.L61:
  66:Core/Src/main.c ****   ssd1306_start();
 1053              		.loc 1 66 3 view .LVU257
 1054 003e FFF7FEFF 		bl	scd41_start
 1055              	.LVL71:
  67:Core/Src/main.c ****   HAL_Delay(5000);  // warm-up delay
 1056              		.loc 1 67 3 view .LVU258
 1057 0042 FFF7FEFF 		bl	ssd1306_start
 1058              	.LVL72:
  68:Core/Src/main.c **** 
 1059              		.loc 1 68 3 view .LVU259
 1060 0046 41F28830 		movw	r0, #5000
 1061 004a FFF7FEFF 		bl	HAL_Delay
 1062              	.LVL73:
 1063              	.L62:
  70:Core/Src/main.c **** 
 1064              		.loc 1 70 3 view .LVU260
  72:Core/Src/main.c ****   {
 1065              		.loc 1 72 3 view .LVU261
  74:Core/Src/main.c ****     scd41_read(&co2, &temp, &rh);
 1066              		.loc 1 74 5 view .LVU262
 1067 004e 0020     		movs	r0, #0
 1068 0050 FFF7FEFF 		bl	ssd1306_fill
 1069              	.LVL74:
  75:Core/Src/main.c ****     
 1070              		.loc 1 75 5 view .LVU263
 1071 0054 1D4C     		ldr	r4, .L64+12
 1072 0056 1E4D     		ldr	r5, .L64+16
 1073 0058 1E4E     		ldr	r6, .L64+20
 1074 005a 2246     		mov	r2, r4
 1075 005c 2946     		mov	r1, r5
 1076 005e 3046     		mov	r0, r6
 1077 0060 FFF7FEFF 		bl	scd41_read
 1078              	.LVL75:
  77:Core/Src/main.c ****     ssd1306_print(0, 0, line);
 1079              		.loc 1 77 5 view .LVU264
 1080 0064 3288     		ldrh	r2, [r6]
 1081 0066 1C49     		ldr	r1, .L64+24
 1082 0068 6846     		mov	r0, sp
 1083 006a FFF7FEFF 		bl	sprintf
 1084              	.LVL76:
  78:Core/Src/main.c ****   
 1085              		.loc 1 78 5 view .LVU265
 1086 006e 6A46     		mov	r2, sp
 1087 0070 0021     		movs	r1, #0
 1088 0072 0846     		mov	r0, r1
 1089 0074 FFF7FEFF 		bl	ssd1306_print
 1090              	.LVL77:
  80:Core/Src/main.c ****     sprintf(line, "T: %2.1f F", temp);  // ✅ test this
 1091              		.loc 1 80 5 view .LVU266
  80:Core/Src/main.c ****     sprintf(line, "T: %2.1f F", temp);  // ✅ test this
 1092              		.loc 1 80 10 is_stmt 0 view .LVU267
 1093 0078 184B     		ldr	r3, .L64+28
 1094 007a 2B60     		str	r3, [r5]	@ float
  81:Core/Src/main.c ****     ssd1306_print(0, 1, line);
 1095              		.loc 1 81 5 is_stmt 1 view .LVU268
ARM GAS  /tmp/ccyNE71r.s 			page 31


 1096 007c 10A3     		adr	r3, .L64
 1097 007e D3E90023 		ldrd	r2, [r3]
 1098 0082 1749     		ldr	r1, .L64+32
 1099 0084 6846     		mov	r0, sp
 1100 0086 FFF7FEFF 		bl	sprintf
 1101              	.LVL78:
  82:Core/Src/main.c ****     
 1102              		.loc 1 82 5 view .LVU269
 1103 008a 6A46     		mov	r2, sp
 1104 008c 0121     		movs	r1, #1
 1105 008e 0020     		movs	r0, #0
 1106 0090 FFF7FEFF 		bl	ssd1306_print
 1107              	.LVL79:
  85:Core/Src/main.c ****     ssd1306_print(0, 2, line);
 1108              		.loc 1 85 5 view .LVU270
 1109 0094 2068     		ldr	r0, [r4]	@ float
 1110 0096 FFF7FEFF 		bl	__aeabi_f2d
 1111              	.LVL80:
 1112 009a 0246     		mov	r2, r0
 1113 009c 0B46     		mov	r3, r1
 1114 009e 1149     		ldr	r1, .L64+36
 1115 00a0 6846     		mov	r0, sp
 1116 00a2 FFF7FEFF 		bl	sprintf
 1117              	.LVL81:
  86:Core/Src/main.c **** 
 1118              		.loc 1 86 5 view .LVU271
 1119 00a6 6A46     		mov	r2, sp
 1120 00a8 0221     		movs	r1, #2
 1121 00aa 0020     		movs	r0, #0
 1122 00ac FFF7FEFF 		bl	ssd1306_print
 1123              	.LVL82:
  88:Core/Src/main.c ****   }
 1124              		.loc 1 88 5 discriminator 1 view .LVU272
 1125 00b0 41F28830 		movw	r0, #5000
 1126 00b4 FFF7FEFF 		bl	HAL_Delay
 1127              	.LVL83:
  72:Core/Src/main.c ****   {
 1128              		.loc 1 72 9 view .LVU273
 1129 00b8 C9E7     		b	.L62
 1130              	.L65:
 1131 00ba 00BFAFF3 		.align	3
 1131      0080
 1132              	.L64:
 1133 00c0 00000060 		.word	1610612736
 1134 00c4 66465240 		.word	1079133798
 1135 00c8 00000000 		.word	BspCOMInit
 1136 00cc 00000000 		.word	rh
 1137 00d0 00000000 		.word	temp
 1138 00d4 00000000 		.word	co2
 1139 00d8 00000000 		.word	.LC1
 1140 00dc 33339242 		.word	1116877619
 1141 00e0 10000000 		.word	.LC2
 1142 00e4 1C000000 		.word	.LC3
 1143              		.cfi_endproc
 1144              	.LFE135:
 1146              		.global	rh
 1147              		.section	.bss.rh,"aw",%nobits
ARM GAS  /tmp/ccyNE71r.s 			page 32


 1148              		.align	2
 1151              	rh:
 1152 0000 00000000 		.space	4
 1153              		.global	temp
 1154              		.section	.bss.temp,"aw",%nobits
 1155              		.align	2
 1158              	temp:
 1159 0000 00000000 		.space	4
 1160              		.global	co2
 1161              		.section	.bss.co2,"aw",%nobits
 1162              		.align	1
 1165              	co2:
 1166 0000 0000     		.space	2
 1167              		.global	ssd1306_addr
 1168              		.section	.data.ssd1306_addr,"aw"
 1171              	ssd1306_addr:
 1172 0000 78       		.byte	120
 1173              		.global	scd41_addr
 1174              		.section	.data.scd41_addr,"aw"
 1177              	scd41_addr:
 1178 0000 C4       		.byte	-60
 1179              		.global	conditionMet
 1180              		.section	.bss.conditionMet,"aw",%nobits
 1183              	conditionMet:
 1184 0000 00       		.space	1
 1185              		.global	hi2c1
 1186              		.section	.bss.hi2c1,"aw",%nobits
 1187              		.align	2
 1190              	hi2c1:
 1191 0000 00000000 		.space	84
 1191      00000000 
 1191      00000000 
 1191      00000000 
 1191      00000000 
 1192              		.global	BspCOMInit
 1193              		.section	.bss.BspCOMInit,"aw",%nobits
 1194              		.align	2
 1197              	BspCOMInit:
 1198 0000 00000000 		.space	16
 1198      00000000 
 1198      00000000 
 1198      00000000 
 1199              		.global	font6x8
 1200              		.section	.rodata.font6x8,"a"
 1201              		.align	2
 1204              	font6x8:
 1205 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\000/\000\000\000\000"
 1205      00000000 
 1205      002F0000 
 1205      0000
 1206 000e 07000700 		.ascii	"\007\000\007\000\000\024\177\024\177\024\000$*\177*"
 1206      00147F14 
 1206      7F140024 
 1206      2A7F2A
 1207 001d 12006264 		.ascii	"\022\000bd\010\023#\0006IU\"P\000\000\005\003\000\000"
 1207      08132300 
 1207      36495522 
ARM GAS  /tmp/ccyNE71r.s 			page 33


 1207      50000005 
 1207      030000
 1208 0030 00001C22 		.ascii	"\000\000\034\"A\000\000\000A\"\034\000\000\024\010>"
 1208      41000000 
 1208      41221C00 
 1208      0014083E 
 1209 0040 08140008 		.ascii	"\010\024\000\010\010>\010\010\000\000\000\240`\000\000"
 1209      083E0808 
 1209      000000A0 
 1209      600000
 1210 004f 08080808 		.ascii	"\010\010\010\010\010\000\000``\000\000\000 \020\010"
 1210      08000060 
 1210      60000000 
 1210      201008
 1211 005e 0402003E 		.ascii	"\004\002\000>QIE>\000\000B\177@\000\000BaQIF\000!AE"
 1211      5149453E 
 1211      0000427F 
 1211      40000042 
 1211      61514946 
 1212 0076 4B310018 		.ascii	"K1\000\030\024\022\177\020\000'EEE9\000<JII0\000\001"
 1212      14127F10 
 1212      00274545 
 1212      4539003C 
 1212      4A494930 
 1213 008c 71090503 		.ascii	"q\011\005\003\0006III6\000\006II)\036\000\00066\000"
 1213      00364949 
 1213      49360006 
 1213      4949291E 
 1213      00003636 
 1214 00a1 00000056 		.ascii	"\000\000\000V6\000\000\000\010\024\"A\000\000\024\024"
 1214      36000000 
 1214      08142241 
 1214      00001414 
 1215 00b1 14141400 		.ascii	"\024\024\024\000\000A\"\024\010\000\002\001Q\011\006"
 1215      00412214 
 1215      08000201 
 1215      510906
 1216 00c0 00324959 		.ascii	"\0002IYQ>\000|\022\021\022|\000\177III6\000>AAA\"\000"
 1216      513E007C 
 1216      1211127C 
 1216      007F4949 
 1216      4936003E 
 1217 00d9 7F414122 		.ascii	"\177AA\"\034\000\177IIIA\000\177\011\011\011\001\000"
 1217      1C007F49 
 1217      49494100 
 1217      7F090909 
 1217      0100
 1218 00eb 3E414949 		.ascii	">AIIz\000\177\010\010\010\177\000\000A\177A\000\000"
 1218      7A007F08 
 1218      08087F00 
 1218      00417F41 
 1218      0000
 1219 00fd 2040413F 		.ascii	" @A?\001\000\177\010\024\"A\000\177@@@@\000\177\002"
 1219      01007F08 
 1219      14224100 
 1219      7F404040 
 1219      40007F02 
ARM GAS  /tmp/ccyNE71r.s 			page 34


 1220 0111 0C027F00 		.ascii	"\014\002\177\000\177\004\010\020\177\000>AAA>\000\177"
 1220      7F040810 
 1220      7F003E41 
 1220      41413E00 
 1220      7F
 1221 0122 09090906 		.ascii	"\011\011\011\006\000>AQ!^\000\177\011\031)F\000FIII"
 1221      003E4151 
 1221      215E007F 
 1221      09192946 
 1221      00464949 
 1222 0137 31000101 		.ascii	"1\000\001\001\177\001\001\000?@@@?\000\037 @ \037\000"
 1222      7F010100 
 1222      3F404040 
 1222      3F001F20 
 1222      40201F00 
 1223 014b 3F403840 		.ascii	"?@8@?\000c\024\010\024c\000\007\010p\010\007\000aQI"
 1223      3F006314 
 1223      08146300 
 1223      07087008 
 1223      07006151 
 1224 0160 45430000 		.ascii	"EC\000\000\177AA\000\000U*U*U\000\000AA\177\000\000"
 1224      7F414100 
 1224      00552A55 
 1224      2A550000 
 1224      41417F00 
 1225 0175 04020102 		.ascii	"\004\002\001\002\004\000@@@@@\000\000\001\002\004\000"
 1225      04004040 
 1225      40404000 
 1225      00010204 
 1225      00
 1226 0186 00205454 		.ascii	"\000 TTTx\000\177HDD8\0008DDD \0008DDH\177\0008TTT\030"
 1226      5478007F 
 1226      48444438 
 1226      00384444 
 1226      44200038 
 1227 01a4 00087E09 		.ascii	"\000\010~\011\001\002\000\030\244\244\244|\000\177\010"
 1227      01020018 
 1227      A4A4A47C 
 1227      007F08
 1228 01b3 04047800 		.ascii	"\004\004x\000\000D}@\000\000@\200\204}\000\000\177\020"
 1228      00447D40 
 1228      00004080 
 1228      847D0000 
 1228      7F10
 1229 01c5 28440000 		.ascii	"(D\000\000\000A\177@\000\000|\004\030\004x\000|\010"
 1229      00417F40 
 1229      00007C04 
 1229      18047800 
 1229      7C08
 1230 01d7 04047800 		.ascii	"\004\004x\0008DDD8\000\374$$$\030\000\030$$\030\374"
 1230      38444444 
 1230      3800FC24 
 1230      24241800 
 1230      18242418 
 1231 01ec 007C0804 		.ascii	"\000|\010\004\004\010\000HTTT \000\004?D@ \000<@@ |"
 1231      04080048 
 1231      54545420 
ARM GAS  /tmp/ccyNE71r.s 			page 35


 1231      00043F44 
 1231      4020003C 
 1232 0204 001C2040 		.ascii	"\000\034 @ \034\000<@0@<\000D(\020(D\000\034\240\240"
 1232      201C003C 
 1232      4030403C 
 1232      00442810 
 1232      2844001C 
 1233 021a A07C0044 		.ascii	"\240|\000DdTLD\024\024\024\024\024\024"
 1233      64544C44 
 1233      14141414 
 1233      1414
 1234              		.section	.rodata
 1235              		.align	2
 1236              		.set	.LANCHOR0,. + 0
 1237              	.LC0:
 1238 0000 AED580A8 		.ascii	"\256\325\200\250?\323\000@\215\024 \000\241\310\332"
 1238      3FD30040 
 1238      8D142000 
 1238      A1C8DA
 1239 000f 12817FD9 		.ascii	"\022\201\177\331\361\333@\244\246\257"
 1239      F1DB40A4 
 1239      A6AF
 1240              		.text
 1241              	.Letext0:
 1242              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 1243              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 1244              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 1245              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 1246              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 1247              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_i2c.h"
 1248              		.file 9 "Drivers/BSP/STM32G4xx_Nucleo/stm32g4xx_nucleo.h"
 1249              		.file 10 "Core/Inc/font6x8.h"
 1250              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 1251              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_i2c_ex.h"
 1252              		.file 13 "/usr/include/newlib/stdio.h"
 1253              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 1254              		.file 15 "<built-in>"
ARM GAS  /tmp/ccyNE71r.s 			page 36


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccyNE71r.s:21     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccyNE71r.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccyNE71r.s:106    .text.MX_GPIO_Init:00000050 $d
     /tmp/ccyNE71r.s:111    .text.scd41_start:00000000 $t
     /tmp/ccyNE71r.s:117    .text.scd41_start:00000000 scd41_start
     /tmp/ccyNE71r.s:153    .text.scd41_start:00000028 $d
     /tmp/ccyNE71r.s:1177   .data.scd41_addr:00000000 scd41_addr
     /tmp/ccyNE71r.s:1190   .bss.hi2c1:00000000 hi2c1
     /tmp/ccyNE71r.s:159    .text.scd41_read:00000000 $t
     /tmp/ccyNE71r.s:165    .text.scd41_read:00000000 scd41_read
     /tmp/ccyNE71r.s:313    .text.scd41_read:000000d4 $d
     /tmp/ccyNE71r.s:324    .text.ssd1306_start:00000000 $t
     /tmp/ccyNE71r.s:330    .text.ssd1306_start:00000000 ssd1306_start
     /tmp/ccyNE71r.s:402    .text.ssd1306_start:00000040 $d
     /tmp/ccyNE71r.s:1171   .data.ssd1306_addr:00000000 ssd1306_addr
     /tmp/ccyNE71r.s:409    .text.ssd1306_fill:00000000 $t
     /tmp/ccyNE71r.s:415    .text.ssd1306_fill:00000000 ssd1306_fill
     /tmp/ccyNE71r.s:546    .text.ssd1306_fill:00000080 $d
     /tmp/ccyNE71r.s:552    .text.ssd1306_draw_char:00000000 $t
     /tmp/ccyNE71r.s:558    .text.ssd1306_draw_char:00000000 ssd1306_draw_char
     /tmp/ccyNE71r.s:651    .text.ssd1306_draw_char:0000006c $d
     /tmp/ccyNE71r.s:1204   .rodata.font6x8:00000000 font6x8
     /tmp/ccyNE71r.s:658    .text.ssd1306_print:00000000 $t
     /tmp/ccyNE71r.s:664    .text.ssd1306_print:00000000 ssd1306_print
     /tmp/ccyNE71r.s:715    .text.Error_Handler:00000000 $t
     /tmp/ccyNE71r.s:721    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccyNE71r.s:753    .text.MX_I2C1_Init:00000000 $t
     /tmp/ccyNE71r.s:758    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
     /tmp/ccyNE71r.s:840    .text.MX_I2C1_Init:00000048 $d
     /tmp/ccyNE71r.s:847    .text.SystemClock_Config:00000000 $t
     /tmp/ccyNE71r.s:853    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccyNE71r.s:973    .rodata.main.str1.4:00000000 $d
     /tmp/ccyNE71r.s:984    .text.main:00000000 $t
     /tmp/ccyNE71r.s:990    .text.main:00000000 main
     /tmp/ccyNE71r.s:1133   .text.main:000000c0 $d
     /tmp/ccyNE71r.s:1197   .bss.BspCOMInit:00000000 BspCOMInit
     /tmp/ccyNE71r.s:1151   .bss.rh:00000000 rh
     /tmp/ccyNE71r.s:1158   .bss.temp:00000000 temp
     /tmp/ccyNE71r.s:1165   .bss.co2:00000000 co2
     /tmp/ccyNE71r.s:1148   .bss.rh:00000000 $d
     /tmp/ccyNE71r.s:1155   .bss.temp:00000000 $d
     /tmp/ccyNE71r.s:1162   .bss.co2:00000000 $d
     /tmp/ccyNE71r.s:1183   .bss.conditionMet:00000000 conditionMet
     /tmp/ccyNE71r.s:1184   .bss.conditionMet:00000000 $d
     /tmp/ccyNE71r.s:1187   .bss.hi2c1:00000000 $d
     /tmp/ccyNE71r.s:1194   .bss.BspCOMInit:00000000 $d
     /tmp/ccyNE71r.s:1201   .rodata.font6x8:00000000 $d
     /tmp/ccyNE71r.s:1235   .rodata:00000000 $d

UNDEFINED SYMBOLS
HAL_I2C_Master_Transmit
HAL_Delay
HAL_I2C_Master_Receive
HAL_I2C_Mem_Write
HAL_I2C_Init
ARM GAS  /tmp/ccyNE71r.s 			page 37


HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
__aeabi_f2d
HAL_Init
BSP_LED_Init
BSP_PB_Init
BSP_COM_Init
sprintf
