Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun  2 04:38:32 2025
| Host         : DESKTOP-0RVAKV2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              85 |           35 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |              33 |           12 |
| Yes          | No                    | Yes                    |            1032 |          496 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------+------------------+------------------+----------------+
|              Clock Signal             |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------------------------------+------------------+------------------+----------------+
|  u_clk/inst/clk_out1                  |                                       |                  |                1 |              2 |
| ~u_clk/inst/clk_out1                  |                                       |                  |                2 |              2 |
|  uMemOrIO/ur/slow_clk                 |                                       | rst_IBUF         |                1 |              3 |
|  uMemOrIO/uLeds/led[0]_7[0]           |                                       |                  |                1 |              4 |
|  u_clk/inst/clk_out1                  | ufetch/E[0]                           | rst_IBUF         |                7 |              8 |
|  ufetch/register_file_reg[31][0]_0[0] |                                       | rst_IBUF         |                3 |              9 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[15][31][0]   | rst_IBUF         |               12 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[13][31][0]   | rst_IBUF         |               14 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[29][31][0]   | rst_IBUF         |               14 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[27][31][0]   | rst_IBUF         |               16 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[30][31][0]   | rst_IBUF         |               17 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[10][31][0]   | rst_IBUF         |               13 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[26][31][0]   | rst_IBUF         |               12 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[0][31][0]    | rst_IBUF         |               13 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[16][31][0]   | rst_IBUF         |               16 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[14][31][0]   | rst_IBUF         |               16 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[23][31][0]   | rst_IBUF         |               19 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[19][31][0]   | rst_IBUF         |               16 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[1][31][0]    | rst_IBUF         |               14 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[25][31][0]   | rst_IBUF         |               14 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[2][31][0]    | rst_IBUF         |               16 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[20][31][0]   | rst_IBUF         |               12 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[28][31][0]   | rst_IBUF         |               11 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[11][31][0]   | rst_IBUF         |               17 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[21][31][0]   | rst_IBUF         |               14 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[22][31][0]   | rst_IBUF         |               15 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[18][31][0]   | rst_IBUF         |               15 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[24][31][0]   | rst_IBUF         |               14 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[4][31][0]    | rst_IBUF         |               14 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[31][31]_2[0] | rst_IBUF         |               19 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[3][31][0]    | rst_IBUF         |               18 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[5][31][0]    | rst_IBUF         |               16 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[7][31][0]    | rst_IBUF         |               22 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[6][31][0]    | rst_IBUF         |               16 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[9][31][0]    | rst_IBUF         |               15 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[8][31][0]    | rst_IBUF         |               15 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[17][31][0]   | rst_IBUF         |               20 |             32 |
| ~u_clk/inst/clk_out1                  |                                       | rst_IBUF         |               18 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/register_file_reg[12][31][0]   | rst_IBUF         |               14 |             32 |
|  u_clk/inst/clk_out1                  | ufetch/E[0]                           |                  |               12 |             33 |
|  u_clk/inst/clk_out1                  |                                       | rst_IBUF         |               16 |             50 |
+---------------------------------------+---------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 3      |                     1 |
| 4      |                     1 |
| 8      |                     1 |
| 9      |                     1 |
| 16+    |                    35 |
+--------+-----------------------+


