// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
/*
 * Copyright 2024 Cix Technology Group Co., Ltd.
 */

#include <linux/bits.h>
#include <linux/firmware.h>
#include <linux/mfd/syscon.h>
#include <linux/of_platform.h>
#include <linux/of_address.h>
#include <linux/of_irq.h>
#include <linux/of_reserved_mem.h>
#include <linux/regmap.h>
#include <linux/reset.h>

#include <linux/module.h>
#include <sound/sof.h>
#include <sound/sof/xtensa.h>
#include <linux/firmware/cix/dsp.h>

#include "../ops.h"
#include "../sof-of-dev.h"
#include "cix-common.h"

#define MBOX_OFFSET				0x800000
#define MBOX_SIZE				0x1000

#define SKY1_SRAM_BASE				0x1C80400000
#define SKY1_SRAM_SIZE				0x100000

/* DSP register define */
#define SKY1_INFO_HIFI0				0x00
#define SKY1_INFO_HIFI1				0x04
#define SKY1_INFO_HIFI2				0x08

/* info hifi0 */
#define SKY1_INFO_HIFI0_OCD_HALTONRST		BIT(1)
#define SKY1_INFO_HIFI0_CLK_EN			BIT(0)
/* info hifi1 */
#define SKY1_INFO_HIFI1_ALTER_RST_VECTOR	GENMASK(31, 0)
#define SKY1_INFO_HIFI1_SEL_VECTOR		BIT(0)
/* info hifi2 */
#define SKY1_INFO_HIFI2_NMI			BIT(2)
#define SKY1_INFO_HIFI2_RUN_STALL		BIT(1)
#define SKY1_INFO_HIFI2_PWAIT_MODE		BIT(0)

static struct clk_bulk_data sky1_dsp_clks[] = {
	{ .id = "clk" },
	{ .id = "bclk" },
	{ .id = "pbclk" },
	{ .id = "sramclk" },
	{ .id = "mb0clk" },
	{ .id = "mb1clk" },
};

struct sky1_priv {
	struct device *dev;
	struct snd_sof_dev *sdev;

	/* DSP IPC handler */
	struct cix_dsp_ipc *dsp_ipc;
	struct platform_device *ipc_dev;

	struct regmap *regmap;

	struct cix_clocks *clks;
	struct reset_control *dsp_rst;
	struct reset_control *mb0_rst;
	struct reset_control *mb1_rst;
};

static int sky1_get_mailbox_offset(struct snd_sof_dev *sdev)
{
	return MBOX_OFFSET;
}

static int sky1_get_window_offset(struct snd_sof_dev *sdev, u32 id)
{
	return MBOX_OFFSET;
}

static void sky1_dsp_handle_reply(struct cix_dsp_ipc *ipc)
{
	struct sky1_priv *priv = cix_dsp_get_data(ipc);
	unsigned long flags;

	spin_lock_irqsave(&priv->sdev->ipc_lock, flags);
	snd_sof_ipc_process_reply(priv->sdev, 0);
	spin_unlock_irqrestore(&priv->sdev->ipc_lock, flags);
}

static void sky1_dsp_handle_request(struct cix_dsp_ipc *ipc)
{
	struct sky1_priv *priv = cix_dsp_get_data(ipc);
	u32 p; /* Panic code */
#if 0
	int ret;
#endif

	/* Read the message from the debug box. */
	sof_mailbox_read(priv->sdev, priv->sdev->debug_box.offset + 4, &p, sizeof(p));

	/* Check to see if the message is a panic code (0x*dead***) */
	if ((p & SOF_IPC_PANIC_MAGIC_MASK) == SOF_IPC_PANIC_MAGIC) {
		snd_sof_dsp_panic(priv->sdev, p, true);
	} else {
		snd_sof_ipc_msgs_rx(priv->sdev);

		/*
		 * mailbox controller driver would ack automaticly after received message handled,
		 * if not, need send response ipc manually.
		 */
#if 0
		ret = cix_dsp_ipc_send(priv->dsp_ipc, CIX_DSP_IPC_REP, CIX_DSP_IPC_OP_REP);
		if (ret)
			dev_err(priv->dev, "request send ipc failed");
#endif
	}
}

static struct cix_dsp_ops sky1_dsp_ops = {
	.handle_reply		= sky1_dsp_handle_reply,
	.handle_request		= sky1_dsp_handle_request,
};

static int sky1_send_msg(struct snd_sof_dev *sdev, struct snd_sof_ipc_msg *msg)
{
	struct sky1_priv *priv = sdev->pdata->hw_pdata;

	sof_mailbox_write(sdev, sdev->host_box.offset, msg->msg_data,
			  msg->msg_size);

	return cix_dsp_ipc_send(priv->dsp_ipc, CIX_DSP_IPC_REQ, CIX_DSP_IPC_OP_REQ);
}

/*
 * DSP control.
 */
static int sky1_reset(struct snd_sof_dev *sdev)
{
	struct sky1_priv *priv = (struct sky1_priv *)sdev->pdata->hw_pdata;

	/* reset DSP core */
	reset_control_assert(priv->dsp_rst);

	/* keep reset asserted for 10 cycles */
	usleep_range(1, 2);

	/* keep DSP stalled for FW loading */
	regmap_update_bits(priv->regmap, SKY1_INFO_HIFI2,
			   SKY1_INFO_HIFI2_RUN_STALL, SKY1_INFO_HIFI2_RUN_STALL);

	/* release DSP core */
	reset_control_deassert(priv->dsp_rst);

	return 0;
}

static int sky1_pre_fw_run(struct snd_sof_dev *sdev)
{
	struct sky1_priv *priv = (struct sky1_priv *)sdev->pdata->hw_pdata;

	/* reset DSP core */
	reset_control_assert(priv->dsp_rst);

	/* keep reset asserted for 10 cycles */
	usleep_range(1, 2);

	/* release DSP core */
	reset_control_deassert(priv->dsp_rst);

	return 0;
}

static int sky1_run(struct snd_sof_dev *sdev)
{
	struct sky1_priv *priv = (struct sky1_priv *)sdev->pdata->hw_pdata;

	regmap_update_bits(priv->regmap, SKY1_INFO_HIFI2,
			   SKY1_INFO_HIFI2_RUN_STALL, 0);

	return 0;
}

static int sky1_request_mbox(struct sky1_priv *priv)
{
	reset_control_deassert(priv->mb0_rst);
	reset_control_deassert(priv->mb1_rst);

	return cix_dsp_request_mbox(priv->dsp_ipc);
}

static void sky1_free_mbox(struct sky1_priv *priv)
{
	cix_dsp_free_mbox(priv->dsp_ipc);

	reset_control_assert(priv->mb0_rst);
	reset_control_assert(priv->mb1_rst);
}

static int sky1_probe(struct snd_sof_dev *sdev)
{
	struct platform_device *pdev =
		container_of(sdev->dev, struct platform_device, dev);
	struct device_node *np = pdev->dev.of_node;
	struct device_node *res_node;
	struct sky1_priv *priv;
	struct resource res;
	int ret = 0;

	priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
	if (!priv)
		return -ENOMEM;

	priv->clks = devm_kzalloc(&pdev->dev, sizeof(*priv->clks), GFP_KERNEL);
	if (!priv->clks)
		return -ENOMEM;

	sdev->num_cores = 1;
	sdev->pdata->hw_pdata = priv;
	priv->dev = sdev->dev;
	priv->sdev = sdev;

	priv->ipc_dev = platform_device_register_data(sdev->dev, "cix-dsp",
						      PLATFORM_DEVID_NONE,
						      pdev, sizeof(*pdev));
	if (IS_ERR(priv->ipc_dev))
		return PTR_ERR(priv->ipc_dev);

	priv->dsp_ipc = dev_get_drvdata(&priv->ipc_dev->dev);
	if (!priv->dsp_ipc) {
		/* DSP IPC driver not probed yet, try later */
		ret = -EPROBE_DEFER;
		dev_err(sdev->dev, "Failed to get drvdata\n");
		goto exit_pdev_unregister;
	}

	cix_dsp_set_data(priv->dsp_ipc, priv);
	priv->dsp_ipc->ops = &sky1_dsp_ops;

	sdev->bar[SOF_FW_BLK_TYPE_IRAM] = devm_ioremap_wc(sdev->dev, SKY1_SRAM_BASE, SKY1_SRAM_SIZE);
	if (!sdev->bar[SOF_FW_BLK_TYPE_IRAM]) {
		dev_err(sdev->dev, "failed to ioremap base 0x%lx size 0x%x\n",
			SKY1_SRAM_BASE, SKY1_SRAM_SIZE);
		ret = -ENOMEM;
		goto exit_pdev_unregister;
	}
	sdev->mmio_bar = SOF_FW_BLK_TYPE_IRAM;

	res_node = of_parse_phandle(np, "memory-region", 1);
	if (!res_node) {
		dev_err(&pdev->dev, "failed to get memory region node\n");
		ret = -ENODEV;
		goto exit_pdev_unregister;
	}

	ret = of_address_to_resource(res_node, 0, &res);
	of_node_put(res_node);
	if (ret) {
		dev_err(&pdev->dev, "failed to get reserved region address\n");
		goto exit_pdev_unregister;
	}

	sdev->bar[SOF_FW_BLK_TYPE_SRAM] = devm_ioremap_wc(sdev->dev, res.start,
							  resource_size(&res));
	if (!sdev->bar[SOF_FW_BLK_TYPE_SRAM]) {
		dev_err(sdev->dev, "failed to ioremap mem 0x%llx size 0x%llx\n",
			res.start, resource_size(&res));
		ret = -ENOMEM;
		goto exit_pdev_unregister;
	}
	sdev->mailbox_bar = SOF_FW_BLK_TYPE_SRAM;

	ret = of_reserved_mem_device_init(&pdev->dev);
	if (ret) {
		dev_err(&pdev->dev, "failed to init reserved memory region\n");
		goto exit_pdev_unregister;
	}

	priv->regmap = syscon_regmap_lookup_by_phandle(np, "cix,dsp-ctrl");
	if (IS_ERR(priv->regmap)) {
		dev_err(&pdev->dev, "cannot find dsp-ctrl registers");
		ret = PTR_ERR(priv->regmap);
		goto exit_pdev_unregister;
	}

	priv->dsp_rst = devm_reset_control_get(&pdev->dev, "dsp");
	if (IS_ERR(priv->dsp_rst)) {
		ret = PTR_ERR(priv->dsp_rst);
		goto exit_pdev_unregister;
	}

	priv->mb0_rst = devm_reset_control_get(&pdev->dev, "mb0");
	if (IS_ERR(priv->mb0_rst)) {
		ret = PTR_ERR(priv->mb0_rst);
		goto exit_pdev_unregister;
	}

	priv->mb1_rst = devm_reset_control_get(&pdev->dev, "mb1");
	if (IS_ERR(priv->mb1_rst)) {
		ret = PTR_ERR(priv->mb1_rst);
		goto exit_pdev_unregister;
	}

	/* init clocks info */
	priv->clks->dsp_clks = sky1_dsp_clks;
	priv->clks->num_dsp_clks = ARRAY_SIZE(sky1_dsp_clks);

	ret = cix_parse_clocks(sdev, priv->clks);
	if (ret < 0)
		goto exit_pdev_unregister;

	ret = cix_enable_clocks(sdev, priv->clks);
	if (ret < 0)
		goto exit_pdev_unregister;

	/* set default mailbox offset for FW ready message */
	sdev->dsp_box.offset = MBOX_OFFSET;

	ret = sky1_request_mbox(priv);
	if (ret < 0)
		goto exit_request_mbox;

	return 0;

exit_request_mbox:
	cix_disable_clocks(sdev, priv->clks);
exit_pdev_unregister:
	platform_device_unregister(priv->ipc_dev);
	return ret;
}

static int sky1_remove(struct snd_sof_dev *sdev)
{
	struct sky1_priv *priv = sdev->pdata->hw_pdata;

	sky1_free_mbox(priv);

	cix_disable_clocks(sdev, priv->clks);

	platform_device_unregister(priv->ipc_dev);

	return 0;
}

/* on CIX there is 1 to 1 match between type and BAR idx */
static int sky1_get_bar_index(struct snd_sof_dev *sdev, u32 type)
{
	/* Only IRAM and SRAM bars are valid */
	switch (type) {
	case SOF_FW_BLK_TYPE_IRAM:
	case SOF_FW_BLK_TYPE_SRAM:
		return type;
	default:
		return -EINVAL;
	}
}

static struct snd_soc_dai_driver sky1_dai[] = {
{
	.name = "i2s0",
	.playback = {
		.channels_min = 1,
		.channels_max = 16,
	},
	.capture = {
		.channels_min = 1,
		.channels_max = 16,
	},
	.symmetric_rate = 1,
	.symmetric_channels = 1,
},
{
	.name = "i2s3",
	.playback = {
		.channels_min = 2,
		.channels_max = 16,
	},
	.capture = {
		.channels_min = 2,
		.channels_max = 16,
	},
},
};

static int sky1_dsp_set_power_state(struct snd_sof_dev *sdev,
				    const struct sof_dsp_power_state *target_state)
{
	sdev->dsp_power_state = *target_state;

	return 0;
}

static int sky1_resume(struct snd_sof_dev *sdev)
{
	struct sky1_priv *priv = (struct sky1_priv *)sdev->pdata->hw_pdata;
	int ret;

	ret = cix_enable_clocks(sdev, priv->clks);
	if (ret < 0)
		return ret;

	ret = sky1_request_mbox(priv);
	if (ret < 0)
		cix_disable_clocks(sdev, priv->clks);

	return ret;
}

static void sky1_suspend(struct snd_sof_dev *sdev)
{
	struct sky1_priv *priv = (struct sky1_priv *)sdev->pdata->hw_pdata;

	sky1_free_mbox(priv);

	cix_disable_clocks(sdev, priv->clks);
}

static int sky1_dsp_runtime_resume(struct snd_sof_dev *sdev)
{
	const struct sof_dsp_power_state target_dsp_state = {
		.state = SOF_DSP_PM_D0,
	};
	int ret;

	ret = sky1_resume(sdev);
	if (ret < 0)
		return ret;

	return snd_sof_dsp_set_power_state(sdev, &target_dsp_state);
}

static int sky1_dsp_runtime_suspend(struct snd_sof_dev *sdev)
{
	const struct sof_dsp_power_state target_dsp_state = {
		.state = SOF_DSP_PM_D3,
	};

	sky1_suspend(sdev);

	return snd_sof_dsp_set_power_state(sdev, &target_dsp_state);
}

static int sky1_dsp_resume(struct snd_sof_dev *sdev)
{
	const struct sof_dsp_power_state target_dsp_state = {
		.state = SOF_DSP_PM_D0,
	};
	int ret;

	ret = sky1_resume(sdev);
	if (ret < 0)
		return ret;

	if (pm_runtime_suspended(sdev->dev)) {
		pm_runtime_disable(sdev->dev);
		pm_runtime_set_active(sdev->dev);
		pm_runtime_mark_last_busy(sdev->dev);
		pm_runtime_enable(sdev->dev);
		pm_runtime_idle(sdev->dev);
	}

	return snd_sof_dsp_set_power_state(sdev, &target_dsp_state);
}

static int sky1_dsp_suspend(struct snd_sof_dev *sdev, unsigned int target_state)
{
	const struct sof_dsp_power_state target_dsp_state = {
		.state = target_state,
	};

	if (!pm_runtime_suspended(sdev->dev))
		sky1_suspend(sdev);

	return snd_sof_dsp_set_power_state(sdev, &target_dsp_state);
}

/* sky1 ops */
static struct snd_sof_dsp_ops sof_sky1_ops = {
	/* probe and remove */
	.probe		= sky1_probe,
	.remove		= sky1_remove,
	/* DSP core boot and reset */
	.reset		= sky1_reset,
	.pre_fw_run	= sky1_pre_fw_run,
	.run		= sky1_run,

	/* Block IO */
	.block_read	= sof_block_read,
	.block_write	= sof_block_write,

	/* Mailbox IO */
	.mailbox_read	= sof_mailbox_read,
	.mailbox_write	= sof_mailbox_write,

	/* ipc */
	.send_msg	= sky1_send_msg,
	.get_mailbox_offset	= sky1_get_mailbox_offset,
	.get_window_offset	= sky1_get_window_offset,

	.ipc_msg_data	= sof_ipc_msg_data,
	.set_stream_data_offset = sof_set_stream_data_offset,

	.get_bar_index	= sky1_get_bar_index,

	/* firmware loading */
	.load_firmware	= snd_sof_load_firmware_memcpy,

	/* Debug information */
	.dbg_dump = cix_dump,
	.debugfs_add_region_item = snd_sof_debugfs_add_region_item_iomem,

	/* stream callbacks */
	.pcm_open	= sof_stream_pcm_open,
	.pcm_close	= sof_stream_pcm_close,

	/* Firmware ops */
	.dsp_arch_ops = &sof_xtensa_arch_ops,

	/* DAI drivers */
	.drv = sky1_dai,
	.num_drv = ARRAY_SIZE(sky1_dai),

	.suspend	= sky1_dsp_suspend,
	.resume		= sky1_dsp_resume,

	.runtime_suspend = sky1_dsp_runtime_suspend,
	.runtime_resume = sky1_dsp_runtime_resume,

	.set_power_state = sky1_dsp_set_power_state,

	.hw_info = SNDRV_PCM_INFO_MMAP |
		SNDRV_PCM_INFO_MMAP_VALID |
		SNDRV_PCM_INFO_INTERLEAVED |
		SNDRV_PCM_INFO_PAUSE |
		SNDRV_PCM_INFO_NO_PERIOD_WAKEUP,
};

static struct snd_sof_of_mach sof_sky1_machs[] = {
	{
		.compatible = "cix,sky1",
		.drv_name = "asoc-simple-card",
		.sof_tplg_filename = "sof-sky1-alc5682-alc1019.tplg",
	}, {
		/* sentinel */
	}
};

static struct sof_dev_desc sof_of_sky1_desc = {
	.of_machines	= sof_sky1_machs,
	.ipc_supported_mask	= BIT(SOF_IPC),
	.ipc_default		= SOF_IPC,
	.default_fw_path = {
		[SOF_IPC] = "cix/sof",
	},
	.default_tplg_path = {
		[SOF_IPC] = "cix/sof-tplg",
	},
	.default_fw_filename = {
		[SOF_IPC] = "sof-sky1.ri",
	},
	.nocodec_tplg_filename = "sof-sky1-nocodec.tplg",
	.ops = &sof_sky1_ops,
};

static const struct of_device_id sof_of_sky1_ids[] = {
	{ .compatible = "cix,sky1-dsp", .data = &sof_of_sky1_desc},
	{ }
};
MODULE_DEVICE_TABLE(of, sof_of_sky1_ids);

static struct platform_driver snd_sof_of_sky1_driver = {
	.probe = sof_of_probe,
	.remove = sof_of_remove,
	.driver = {
		.name = "sof-audio-of-sky1",
		.pm = &sof_of_pm,
		.of_match_table = sof_of_sky1_ids,
	},
};
module_platform_driver(snd_sof_of_sky1_driver);

MODULE_IMPORT_NS(SND_SOC_SOF_XTENSA);
MODULE_AUTHOR("Joakim Zhang <joakim.zhang@cixtech.com>");
MODULE_LICENSE("Dual BSD/GPL");
