<stg><name>data_HNN_SPP</name>


<trans_list>

<trans id="2473" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2474" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2475" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2476" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2477" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2478" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2479" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2480" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2481" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2482" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2483" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2484" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2485" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2486" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2487" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2488" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2489" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2490" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2491" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2492" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2493" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2494" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2495" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2496" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2497" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2498" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2499" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2500" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2501" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2502" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2503" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2504" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2505" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2506" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2507" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2508" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2509" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2510" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2511" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2512" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2513" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2514" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2515" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2516" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2517" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2518" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2519" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2520" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2521" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2522" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2523" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2524" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2525" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2526" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2527" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2528" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2529" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2530" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2531" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2532" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2533" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2534" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2535" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2536" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2537" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2538" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2539" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2540" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2541" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2542" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2543" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2544" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2545" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2546" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2547" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2548" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2549" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2550" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2551" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2552" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2553" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2554" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2555" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2556" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2557" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2558" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2559" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2560" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2561" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2562" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2563" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %U_1_addr = getelementptr [64 x float]* %U_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="U_1_addr"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="6">
<![CDATA[
:13  %U_1_load = load float* %U_1_addr, align 4

]]></Node>
<StgValue><ssdm name="U_1_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="6">
<![CDATA[
:13  %U_1_load = load float* %U_1_addr, align 4

]]></Node>
<StgValue><ssdm name="U_1_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %U_1_addr_1 = getelementptr [64 x float]* %U_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="U_1_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
:25  %U_1_load_1 = load float* %U_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:14  %bitcast_ln27 = bitcast float %U_1_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %xor_ln27 = xor i32 %bitcast_ln27, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:16  %bitcast_ln27_1 = bitcast i32 %xor_ln27 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %l_read = call float @_ssdm_op_Read.s_axilite.floatP(float* %l) nounwind

]]></Node>
<StgValue><ssdm name="l_read"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %x_assign = fmul float %bitcast_ln27_1, %l_read

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
:25  %U_1_load_1 = load float* %U_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %U_1_addr_2 = getelementptr [64 x float]* %U_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="U_1_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
:36  %U_1_load_2 = load float* %U_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="106" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %x_assign = fmul float %bitcast_ln27_1, %l_read

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
:26  %bitcast_ln27_2 = bitcast float %U_1_load_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %xor_ln27_1 = xor i32 %bitcast_ln27_2, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:28  %bitcast_ln27_3 = bitcast i32 %xor_ln27_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_3"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %x_assign_1 = fmul float %bitcast_ln27_3, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
:36  %U_1_load_2 = load float* %U_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_2"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %U_1_addr_3 = getelementptr [64 x float]* %U_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="U_1_addr_3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="6">
<![CDATA[
:47  %U_1_load_3 = load float* %U_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %x_assign = fmul float %bitcast_ln27_1, %l_read

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %x_assign_1 = fmul float %bitcast_ln27_3, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
:37  %bitcast_ln27_4 = bitcast float %U_1_load_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_4"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %xor_ln27_2 = xor i32 %bitcast_ln27_4, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_2"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
:39  %bitcast_ln27_5 = bitcast i32 %xor_ln27_2 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_5"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %x_assign_2 = fmul float %bitcast_ln27_5, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="6">
<![CDATA[
:47  %U_1_load_3 = load float* %U_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_3"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %U_1_addr_4 = getelementptr [64 x float]* %U_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="U_1_addr_4"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="6">
<![CDATA[
:58  %U_1_load_4 = load float* %U_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="123" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %x_assign = fmul float %bitcast_ln27_1, %l_read

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %x_assign_1 = fmul float %bitcast_ln27_3, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %x_assign_2 = fmul float %bitcast_ln27_5, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
:48  %bitcast_ln27_6 = bitcast float %U_1_load_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_6"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %xor_ln27_3 = xor i32 %bitcast_ln27_6, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_3"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
:50  %bitcast_ln27_7 = bitcast i32 %xor_ln27_3 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_7"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %x_assign_3 = fmul float %bitcast_ln27_7, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="6">
<![CDATA[
:58  %U_1_load_4 = load float* %U_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_4"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %U_1_addr_5 = getelementptr [64 x float]* %U_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="U_1_addr_5"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
:69  %U_1_load_5 = load float* %U_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="133" st_id="7" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %x_assign_1 = fmul float %bitcast_ln27_3, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %x_assign_2 = fmul float %bitcast_ln27_5, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %x_assign_3 = fmul float %bitcast_ln27_7, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
:59  %bitcast_ln27_8 = bitcast float %U_1_load_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_8"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %xor_ln27_4 = xor i32 %bitcast_ln27_8, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_4"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
:61  %bitcast_ln27_9 = bitcast i32 %xor_ln27_4 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_9"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %x_assign_4 = fmul float %bitcast_ln27_9, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
:69  %U_1_load_5 = load float* %U_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_5"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %U_1_addr_6 = getelementptr [64 x float]* %U_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="U_1_addr_6"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="6">
<![CDATA[
:80  %U_1_load_6 = load float* %U_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="144" st_id="8" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %x_assign_2 = fmul float %bitcast_ln27_5, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %x_assign_3 = fmul float %bitcast_ln27_7, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %x_assign_4 = fmul float %bitcast_ln27_9, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
:70  %bitcast_ln27_10 = bitcast float %U_1_load_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_10"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %xor_ln27_5 = xor i32 %bitcast_ln27_10, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_5"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
:72  %bitcast_ln27_11 = bitcast i32 %xor_ln27_5 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_11"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %x_assign_5 = fmul float %bitcast_ln27_11, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="6">
<![CDATA[
:80  %U_1_load_6 = load float* %U_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_6"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %U_1_addr_7 = getelementptr [64 x float]* %U_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="U_1_addr_7"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="6">
<![CDATA[
:91  %U_1_load_7 = load float* %U_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="156" st_id="9" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %x_assign_3 = fmul float %bitcast_ln27_7, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %x_assign_4 = fmul float %bitcast_ln27_9, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %x_assign_5 = fmul float %bitcast_ln27_11, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
:81  %bitcast_ln27_12 = bitcast float %U_1_load_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_12"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %xor_ln27_6 = xor i32 %bitcast_ln27_12, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_6"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
:83  %bitcast_ln27_13 = bitcast i32 %xor_ln27_6 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_13"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %x_assign_6 = fmul float %bitcast_ln27_13, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="6">
<![CDATA[
:91  %U_1_load_7 = load float* %U_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_7"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %U_1_addr_8 = getelementptr [64 x float]* %U_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="U_1_addr_8"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6">
<![CDATA[
:104  %U_1_load_8 = load float* %U_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="169" st_id="10" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %x_assign_4 = fmul float %bitcast_ln27_9, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %x_assign_5 = fmul float %bitcast_ln27_11, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %x_assign_6 = fmul float %bitcast_ln27_13, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
:92  %bitcast_ln27_14 = bitcast float %U_1_load_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_14"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %xor_ln27_7 = xor i32 %bitcast_ln27_14, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_7"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
:94  %bitcast_ln27_15 = bitcast i32 %xor_ln27_7 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_15"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %x_assign_7 = fmul float %bitcast_ln27_15, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6">
<![CDATA[
:104  %U_1_load_8 = load float* %U_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_8"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %U_1_addr_9 = getelementptr [64 x float]* %U_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="U_1_addr_9"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
:115  %U_1_load_9 = load float* %U_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="183" st_id="11" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %x_assign_5 = fmul float %bitcast_ln27_11, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %x_assign_6 = fmul float %bitcast_ln27_13, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %x_assign_7 = fmul float %bitcast_ln27_15, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
:105  %bitcast_ln27_16 = bitcast float %U_1_load_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_16"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %xor_ln27_8 = xor i32 %bitcast_ln27_16, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_8"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
:107  %bitcast_ln27_17 = bitcast i32 %xor_ln27_8 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_17"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108  %x_assign_8 = fmul float %bitcast_ln27_17, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
:115  %U_1_load_9 = load float* %U_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_9"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %U_1_addr_10 = getelementptr [64 x float]* %U_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="U_1_addr_10"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="6">
<![CDATA[
:126  %U_1_load_10 = load float* %U_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="198" st_id="12" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %x_assign_6 = fmul float %bitcast_ln27_13, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %x_assign_7 = fmul float %bitcast_ln27_15, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108  %x_assign_8 = fmul float %bitcast_ln27_17, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
:116  %bitcast_ln27_18 = bitcast float %U_1_load_9 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_18"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %xor_ln27_9 = xor i32 %bitcast_ln27_18, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_9"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
:118  %bitcast_ln27_19 = bitcast i32 %xor_ln27_9 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_19"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %x_assign_9 = fmul float %bitcast_ln27_19, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="6">
<![CDATA[
:126  %U_1_load_10 = load float* %U_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_10"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %U_1_addr_11 = getelementptr [64 x float]* %U_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="U_1_addr_11"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="6">
<![CDATA[
:137  %U_1_load_11 = load float* %U_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="214" st_id="13" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %x_assign_7 = fmul float %bitcast_ln27_15, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108  %x_assign_8 = fmul float %bitcast_ln27_17, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %x_assign_9 = fmul float %bitcast_ln27_19, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
:127  %bitcast_ln27_20 = bitcast float %U_1_load_10 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_20"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128  %xor_ln27_10 = xor i32 %bitcast_ln27_20, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_10"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
:129  %bitcast_ln27_21 = bitcast i32 %xor_ln27_10 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_21"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %x_assign_s = fmul float %bitcast_ln27_21, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="6">
<![CDATA[
:137  %U_1_load_11 = load float* %U_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_11"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %U_1_addr_12 = getelementptr [64 x float]* %U_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="U_1_addr_12"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6">
<![CDATA[
:148  %U_1_load_12 = load float* %U_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="231" st_id="14" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108  %x_assign_8 = fmul float %bitcast_ln27_17, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %x_assign_9 = fmul float %bitcast_ln27_19, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %x_assign_s = fmul float %bitcast_ln27_21, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:138  %bitcast_ln27_22 = bitcast float %U_1_load_11 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_22"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:139  %xor_ln27_11 = xor i32 %bitcast_ln27_22, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_11"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
:140  %bitcast_ln27_23 = bitcast i32 %xor_ln27_11 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_23"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %x_assign_10 = fmul float %bitcast_ln27_23, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_10"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6">
<![CDATA[
:148  %U_1_load_12 = load float* %U_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_12"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %U_1_addr_13 = getelementptr [64 x float]* %U_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="U_1_addr_13"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
:159  %U_1_load_13 = load float* %U_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="249" st_id="15" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %x_assign_9 = fmul float %bitcast_ln27_19, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %x_assign_s = fmul float %bitcast_ln27_21, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %x_assign_10 = fmul float %bitcast_ln27_23, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_10"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
:149  %bitcast_ln27_24 = bitcast float %U_1_load_12 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_24"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:150  %xor_ln27_12 = xor i32 %bitcast_ln27_24, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_12"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
:151  %bitcast_ln27_25 = bitcast i32 %xor_ln27_12 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_25"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:152  %x_assign_11 = fmul float %bitcast_ln27_25, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_11"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
:159  %U_1_load_13 = load float* %U_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_13"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %U_1_addr_14 = getelementptr [64 x float]* %U_1, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="U_1_addr_14"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="6">
<![CDATA[
:170  %U_1_load_14 = load float* %U_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="268" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_4_0_1 = fadd float %tmp_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_1"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %x_assign_s = fmul float %bitcast_ln27_21, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %x_assign_10 = fmul float %bitcast_ln27_23, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_10"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:152  %x_assign_11 = fmul float %bitcast_ln27_25, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_11"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
:160  %bitcast_ln27_26 = bitcast float %U_1_load_13 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_26"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:161  %xor_ln27_13 = xor i32 %bitcast_ln27_26, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_13"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
:162  %bitcast_ln27_27 = bitcast i32 %xor_ln27_13 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_27"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:163  %x_assign_12 = fmul float %bitcast_ln27_27, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_12"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="6">
<![CDATA[
:170  %U_1_load_14 = load float* %U_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_14"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %U_1_addr_15 = getelementptr [64 x float]* %U_1, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="U_1_addr_15"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
:181  %U_1_load_15 = load float* %U_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="288" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_4_0_1 = fadd float %tmp_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_1"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_4_0_2 = fadd float %tmp_i_i9, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_2"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i10"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %x_assign_10 = fmul float %bitcast_ln27_23, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_10"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:152  %x_assign_11 = fmul float %bitcast_ln27_25, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_11"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:163  %x_assign_12 = fmul float %bitcast_ln27_27, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_12"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
:171  %bitcast_ln27_28 = bitcast float %U_1_load_14 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_28"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172  %xor_ln27_14 = xor i32 %bitcast_ln27_28, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_14"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
:173  %bitcast_ln27_29 = bitcast i32 %xor_ln27_14 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_29"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:174  %x_assign_13 = fmul float %bitcast_ln27_29, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_13"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
:181  %U_1_load_15 = load float* %U_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_15"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %U_1_addr_16 = getelementptr [64 x float]* %U_1, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="U_1_addr_16"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="6">
<![CDATA[
:194  %U_1_load_16 = load float* %U_1_addr_16, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="309" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_4_0_1 = fadd float %tmp_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_1"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_4_0_2 = fadd float %tmp_i_i9, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_2"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_4_0_3 = fadd float %tmp_i_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_3"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i10"/></StgValue>
</operation>

<operation id="320" st_id="18" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i11"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:152  %x_assign_11 = fmul float %bitcast_ln27_25, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_11"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:163  %x_assign_12 = fmul float %bitcast_ln27_27, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_12"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:174  %x_assign_13 = fmul float %bitcast_ln27_29, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_13"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
:182  %bitcast_ln27_30 = bitcast float %U_1_load_15 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_30"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:183  %xor_ln27_15 = xor i32 %bitcast_ln27_30, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_15"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
:184  %bitcast_ln27_31 = bitcast i32 %xor_ln27_15 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_31"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:185  %x_assign_14 = fmul float %bitcast_ln27_31, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_14"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="6">
<![CDATA[
:194  %U_1_load_16 = load float* %U_1_addr_16, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_16"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204  %U_1_addr_17 = getelementptr [64 x float]* %U_1, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="U_1_addr_17"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="6">
<![CDATA[
:205  %U_1_load_17 = load float* %U_1_addr_17, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="331" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_4_0_1 = fadd float %tmp_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_1"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_4_0_2 = fadd float %tmp_i_i9, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_2"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_4_0_3 = fadd float %tmp_i_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_3"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_4_0_4 = fadd float %tmp_i_i2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_4"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i10"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i11"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i12"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:163  %x_assign_12 = fmul float %bitcast_ln27_27, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_12"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:174  %x_assign_13 = fmul float %bitcast_ln27_29, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_13"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:185  %x_assign_14 = fmul float %bitcast_ln27_31, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_14"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
:195  %bitcast_ln27_32 = bitcast float %U_1_load_16 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_32"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:196  %xor_ln27_16 = xor i32 %bitcast_ln27_32, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_16"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
:197  %bitcast_ln27_33 = bitcast i32 %xor_ln27_16 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_33"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:198  %x_assign_15 = fmul float %bitcast_ln27_33, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_15"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="6">
<![CDATA[
:205  %U_1_load_17 = load float* %U_1_addr_17, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_17"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215  %U_1_addr_18 = getelementptr [64 x float]* %U_1, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="U_1_addr_18"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="6">
<![CDATA[
:216  %U_1_load_18 = load float* %U_1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="354" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_4_0_1 = fadd float %tmp_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_1"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_4_0_2 = fadd float %tmp_i_i9, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_2"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_4_0_3 = fadd float %tmp_i_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_3"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_4_0_4 = fadd float %tmp_i_i2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_4"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_4_0_5 = fadd float %tmp_i_i3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_5"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i10"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i11"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i12"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  %tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i13"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:174  %x_assign_13 = fmul float %bitcast_ln27_29, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_13"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:185  %x_assign_14 = fmul float %bitcast_ln27_31, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_14"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:198  %x_assign_15 = fmul float %bitcast_ln27_33, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_15"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
:206  %bitcast_ln27_34 = bitcast float %U_1_load_17 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_34"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:207  %xor_ln27_17 = xor i32 %bitcast_ln27_34, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_17"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
:208  %bitcast_ln27_35 = bitcast i32 %xor_ln27_17 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_35"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:209  %x_assign_16 = fmul float %bitcast_ln27_35, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_16"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="6">
<![CDATA[
:216  %U_1_load_18 = load float* %U_1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_18"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226  %U_1_addr_19 = getelementptr [64 x float]* %U_1, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="U_1_addr_19"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="6">
<![CDATA[
:227  %U_1_load_19 = load float* %U_1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="378" st_id="21" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_4_0_2 = fadd float %tmp_i_i9, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_2"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_4_0_3 = fadd float %tmp_i_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_3"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_4_0_4 = fadd float %tmp_i_i2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_4"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_4_0_5 = fadd float %tmp_i_i3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_5"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %tmp_4_0_6 = fadd float %tmp_i_i4, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_6"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i10"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i11"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i12"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  %tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i13"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:175  %tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i14"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:185  %x_assign_14 = fmul float %bitcast_ln27_31, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_14"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:198  %x_assign_15 = fmul float %bitcast_ln27_33, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_15"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:209  %x_assign_16 = fmul float %bitcast_ln27_35, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_16"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
:217  %bitcast_ln27_36 = bitcast float %U_1_load_18 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_36"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:218  %xor_ln27_18 = xor i32 %bitcast_ln27_36, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_18"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
:219  %bitcast_ln27_37 = bitcast i32 %xor_ln27_18 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_37"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %x_assign_17 = fmul float %bitcast_ln27_37, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_17"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="6">
<![CDATA[
:227  %U_1_load_19 = load float* %U_1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_19"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:237  %U_1_addr_20 = getelementptr [64 x float]* %U_1, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="U_1_addr_20"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="6">
<![CDATA[
:238  %U_1_load_20 = load float* %U_1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="403" st_id="22" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="404" st_id="22" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="405" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_4_0_3 = fadd float %tmp_i_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_3"/></StgValue>
</operation>

<operation id="406" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_4_0_4 = fadd float %tmp_i_i2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_4"/></StgValue>
</operation>

<operation id="407" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_4_0_5 = fadd float %tmp_i_i3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_5"/></StgValue>
</operation>

<operation id="408" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %tmp_4_0_6 = fadd float %tmp_i_i4, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_6"/></StgValue>
</operation>

<operation id="409" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_4_0_7 = fadd float %tmp_i_i5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_7"/></StgValue>
</operation>

<operation id="410" st_id="22" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="411" st_id="22" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i10"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i11"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i12"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  %tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i13"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:175  %tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i14"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:186  %tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i15"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:198  %x_assign_15 = fmul float %bitcast_ln27_33, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_15"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:209  %x_assign_16 = fmul float %bitcast_ln27_35, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_16"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %x_assign_17 = fmul float %bitcast_ln27_37, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_17"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
:228  %bitcast_ln27_38 = bitcast float %U_1_load_19 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_38"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:229  %xor_ln27_19 = xor i32 %bitcast_ln27_38, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_19"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
:230  %bitcast_ln27_39 = bitcast i32 %xor_ln27_19 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_39"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:231  %x_assign_18 = fmul float %bitcast_ln27_39, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_18"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="6">
<![CDATA[
:238  %U_1_load_20 = load float* %U_1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_20"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248  %U_1_addr_21 = getelementptr [64 x float]* %U_1, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="U_1_addr_21"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="6">
<![CDATA[
:249  %U_1_load_21 = load float* %U_1_addr_21, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="429" st_id="23" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_4_0_4 = fadd float %tmp_i_i2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_4"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_4_0_5 = fadd float %tmp_i_i3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_5"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %tmp_4_0_6 = fadd float %tmp_i_i4, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_6"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_4_0_7 = fadd float %tmp_i_i5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_7"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_4_1 = fadd float %tmp_i_i6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i10"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i11"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i12"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  %tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i13"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:175  %tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i14"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:186  %tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i15"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  %tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i16"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:209  %x_assign_16 = fmul float %bitcast_ln27_35, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_16"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %x_assign_17 = fmul float %bitcast_ln27_37, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_17"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:231  %x_assign_18 = fmul float %bitcast_ln27_39, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_18"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
:239  %bitcast_ln27_40 = bitcast float %U_1_load_20 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_40"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:240  %xor_ln27_20 = xor i32 %bitcast_ln27_40, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_20"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
:241  %bitcast_ln27_41 = bitcast i32 %xor_ln27_20 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_41"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:242  %x_assign_19 = fmul float %bitcast_ln27_41, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_19"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="6">
<![CDATA[
:249  %U_1_load_21 = load float* %U_1_addr_21, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_21"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259  %U_1_addr_22 = getelementptr [64 x float]* %U_1, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="U_1_addr_22"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="6">
<![CDATA[
:260  %U_1_load_22 = load float* %U_1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="456" st_id="24" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_4_0_5 = fadd float %tmp_i_i3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_5"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %tmp_4_0_6 = fadd float %tmp_i_i4, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_6"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_4_0_7 = fadd float %tmp_i_i5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_7"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_4_1 = fadd float %tmp_i_i6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %tmp_4_1_2 = fadd float %tmp_i_i7, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_2"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i10"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i11"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i12"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  %tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i13"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:175  %tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i14"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:186  %tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i15"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  %tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i16"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:210  %tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i17"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %x_assign_17 = fmul float %bitcast_ln27_37, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_17"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:231  %x_assign_18 = fmul float %bitcast_ln27_39, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_18"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:242  %x_assign_19 = fmul float %bitcast_ln27_41, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_19"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
:250  %bitcast_ln27_42 = bitcast float %U_1_load_21 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_42"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:251  %xor_ln27_21 = xor i32 %bitcast_ln27_42, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_21"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
:252  %bitcast_ln27_43 = bitcast i32 %xor_ln27_21 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_43"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:253  %x_assign_20 = fmul float %bitcast_ln27_43, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_20"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="6">
<![CDATA[
:260  %U_1_load_22 = load float* %U_1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_22"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:270  %U_1_addr_23 = getelementptr [64 x float]* %U_1, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="U_1_addr_23"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="6">
<![CDATA[
:271  %U_1_load_23 = load float* %U_1_addr_23, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="484" st_id="25" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %tmp_4_0_6 = fadd float %tmp_i_i4, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_6"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_4_0_7 = fadd float %tmp_i_i5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_7"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_4_1 = fadd float %tmp_i_i6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %tmp_4_1_2 = fadd float %tmp_i_i7, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_2"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %tmp_4_1_3 = fadd float %tmp_i_i8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_3"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i10"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i11"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i12"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  %tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i13"/></StgValue>
</operation>

<operation id="498" st_id="25" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:175  %tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i14"/></StgValue>
</operation>

<operation id="499" st_id="25" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:186  %tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i15"/></StgValue>
</operation>

<operation id="500" st_id="25" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  %tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i16"/></StgValue>
</operation>

<operation id="501" st_id="25" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:210  %tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i17"/></StgValue>
</operation>

<operation id="502" st_id="25" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221  %tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18"/></StgValue>
</operation>

<operation id="503" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:231  %x_assign_18 = fmul float %bitcast_ln27_39, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_18"/></StgValue>
</operation>

<operation id="504" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:242  %x_assign_19 = fmul float %bitcast_ln27_41, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_19"/></StgValue>
</operation>

<operation id="505" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:253  %x_assign_20 = fmul float %bitcast_ln27_43, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_20"/></StgValue>
</operation>

<operation id="506" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
:261  %bitcast_ln27_44 = bitcast float %U_1_load_22 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_44"/></StgValue>
</operation>

<operation id="507" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %xor_ln27_22 = xor i32 %bitcast_ln27_44, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_22"/></StgValue>
</operation>

<operation id="508" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
:263  %bitcast_ln27_45 = bitcast i32 %xor_ln27_22 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_45"/></StgValue>
</operation>

<operation id="509" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:264  %x_assign_21 = fmul float %bitcast_ln27_45, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_21"/></StgValue>
</operation>

<operation id="510" st_id="25" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="6">
<![CDATA[
:271  %U_1_load_23 = load float* %U_1_addr_23, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_23"/></StgValue>
</operation>

<operation id="511" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283  %U_1_addr_24 = getelementptr [64 x float]* %U_1, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="U_1_addr_24"/></StgValue>
</operation>

<operation id="512" st_id="25" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="6">
<![CDATA[
:284  %U_1_load_24 = load float* %U_1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="513" st_id="26" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="514" st_id="26" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="515" st_id="26" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="516" st_id="26" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="517" st_id="26" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="518" st_id="26" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="519" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_4_0_7 = fadd float %tmp_i_i5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_0_7"/></StgValue>
</operation>

<operation id="520" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_4_1 = fadd float %tmp_i_i6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="521" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %tmp_4_1_2 = fadd float %tmp_i_i7, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_2"/></StgValue>
</operation>

<operation id="522" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %tmp_4_1_3 = fadd float %tmp_i_i8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_3"/></StgValue>
</operation>

<operation id="523" st_id="26" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %tmp_4_1_4 = fadd float %tmp_i_i10, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_4"/></StgValue>
</operation>

<operation id="524" st_id="26" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i11"/></StgValue>
</operation>

<operation id="525" st_id="26" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i12"/></StgValue>
</operation>

<operation id="526" st_id="26" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  %tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i13"/></StgValue>
</operation>

<operation id="527" st_id="26" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:175  %tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i14"/></StgValue>
</operation>

<operation id="528" st_id="26" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:186  %tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i15"/></StgValue>
</operation>

<operation id="529" st_id="26" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  %tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i16"/></StgValue>
</operation>

<operation id="530" st_id="26" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:210  %tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i17"/></StgValue>
</operation>

<operation id="531" st_id="26" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221  %tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18"/></StgValue>
</operation>

<operation id="532" st_id="26" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19"/></StgValue>
</operation>

<operation id="533" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:242  %x_assign_19 = fmul float %bitcast_ln27_41, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_19"/></StgValue>
</operation>

<operation id="534" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:253  %x_assign_20 = fmul float %bitcast_ln27_43, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_20"/></StgValue>
</operation>

<operation id="535" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:264  %x_assign_21 = fmul float %bitcast_ln27_45, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_21"/></StgValue>
</operation>

<operation id="536" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
:272  %bitcast_ln27_46 = bitcast float %U_1_load_23 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_46"/></StgValue>
</operation>

<operation id="537" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:273  %xor_ln27_23 = xor i32 %bitcast_ln27_46, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_23"/></StgValue>
</operation>

<operation id="538" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
:274  %bitcast_ln27_47 = bitcast i32 %xor_ln27_23 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_47"/></StgValue>
</operation>

<operation id="539" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:275  %x_assign_22 = fmul float %bitcast_ln27_47, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_22"/></StgValue>
</operation>

<operation id="540" st_id="26" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="6">
<![CDATA[
:284  %U_1_load_24 = load float* %U_1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_24"/></StgValue>
</operation>

<operation id="541" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:294  %U_1_addr_25 = getelementptr [64 x float]* %U_1, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="U_1_addr_25"/></StgValue>
</operation>

<operation id="542" st_id="26" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="6">
<![CDATA[
:295  %U_1_load_25 = load float* %U_1_addr_25, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_25"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="543" st_id="27" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="544" st_id="27" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="545" st_id="27" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="546" st_id="27" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="547" st_id="27" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="548" st_id="27" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="549" st_id="27" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="550" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_4_1 = fadd float %tmp_i_i6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="551" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %tmp_4_1_2 = fadd float %tmp_i_i7, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_2"/></StgValue>
</operation>

<operation id="552" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %tmp_4_1_3 = fadd float %tmp_i_i8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_3"/></StgValue>
</operation>

<operation id="553" st_id="27" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %tmp_4_1_4 = fadd float %tmp_i_i10, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_4"/></StgValue>
</operation>

<operation id="554" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143  %tmp_4_1_5 = fadd float %tmp_i_i11, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_5"/></StgValue>
</operation>

<operation id="555" st_id="27" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i12"/></StgValue>
</operation>

<operation id="556" st_id="27" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  %tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i13"/></StgValue>
</operation>

<operation id="557" st_id="27" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:175  %tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i14"/></StgValue>
</operation>

<operation id="558" st_id="27" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:186  %tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i15"/></StgValue>
</operation>

<operation id="559" st_id="27" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  %tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i16"/></StgValue>
</operation>

<operation id="560" st_id="27" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:210  %tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i17"/></StgValue>
</operation>

<operation id="561" st_id="27" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221  %tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18"/></StgValue>
</operation>

<operation id="562" st_id="27" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19"/></StgValue>
</operation>

<operation id="563" st_id="27" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:243  %tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20"/></StgValue>
</operation>

<operation id="564" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:253  %x_assign_20 = fmul float %bitcast_ln27_43, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_20"/></StgValue>
</operation>

<operation id="565" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:264  %x_assign_21 = fmul float %bitcast_ln27_45, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_21"/></StgValue>
</operation>

<operation id="566" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:275  %x_assign_22 = fmul float %bitcast_ln27_47, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_22"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
:285  %bitcast_ln27_48 = bitcast float %U_1_load_24 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_48"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %xor_ln27_24 = xor i32 %bitcast_ln27_48, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_24"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
:287  %bitcast_ln27_49 = bitcast i32 %xor_ln27_24 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_49"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:288  %x_assign_23 = fmul float %bitcast_ln27_49, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_23"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="6">
<![CDATA[
:295  %U_1_load_25 = load float* %U_1_addr_25, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_25"/></StgValue>
</operation>

<operation id="572" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305  %U_1_addr_26 = getelementptr [64 x float]* %U_1, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="U_1_addr_26"/></StgValue>
</operation>

<operation id="573" st_id="27" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="6">
<![CDATA[
:306  %U_1_load_26 = load float* %U_1_addr_26, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_26"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="574" st_id="28" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="575" st_id="28" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="576" st_id="28" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="577" st_id="28" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="578" st_id="28" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="579" st_id="28" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="580" st_id="28" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="581" st_id="28" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="582" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %tmp_4_1_2 = fadd float %tmp_i_i7, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_2"/></StgValue>
</operation>

<operation id="583" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %tmp_4_1_3 = fadd float %tmp_i_i8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_3"/></StgValue>
</operation>

<operation id="584" st_id="28" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %tmp_4_1_4 = fadd float %tmp_i_i10, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_4"/></StgValue>
</operation>

<operation id="585" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143  %tmp_4_1_5 = fadd float %tmp_i_i11, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_5"/></StgValue>
</operation>

<operation id="586" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %tmp_4_1_6 = fadd float %tmp_i_i12, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_6"/></StgValue>
</operation>

<operation id="587" st_id="28" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  %tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i13"/></StgValue>
</operation>

<operation id="588" st_id="28" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:175  %tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i14"/></StgValue>
</operation>

<operation id="589" st_id="28" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:186  %tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i15"/></StgValue>
</operation>

<operation id="590" st_id="28" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  %tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i16"/></StgValue>
</operation>

<operation id="591" st_id="28" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:210  %tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i17"/></StgValue>
</operation>

<operation id="592" st_id="28" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221  %tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18"/></StgValue>
</operation>

<operation id="593" st_id="28" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19"/></StgValue>
</operation>

<operation id="594" st_id="28" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:243  %tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20"/></StgValue>
</operation>

<operation id="595" st_id="28" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254  %tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21"/></StgValue>
</operation>

<operation id="596" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:264  %x_assign_21 = fmul float %bitcast_ln27_45, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_21"/></StgValue>
</operation>

<operation id="597" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:275  %x_assign_22 = fmul float %bitcast_ln27_47, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_22"/></StgValue>
</operation>

<operation id="598" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:288  %x_assign_23 = fmul float %bitcast_ln27_49, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_23"/></StgValue>
</operation>

<operation id="599" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
:296  %bitcast_ln27_50 = bitcast float %U_1_load_25 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_50"/></StgValue>
</operation>

<operation id="600" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:297  %xor_ln27_25 = xor i32 %bitcast_ln27_50, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_25"/></StgValue>
</operation>

<operation id="601" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
:298  %bitcast_ln27_51 = bitcast i32 %xor_ln27_25 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_51"/></StgValue>
</operation>

<operation id="602" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:299  %x_assign_24 = fmul float %bitcast_ln27_51, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_24"/></StgValue>
</operation>

<operation id="603" st_id="28" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="6">
<![CDATA[
:306  %U_1_load_26 = load float* %U_1_addr_26, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_26"/></StgValue>
</operation>

<operation id="604" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:316  %U_1_addr_27 = getelementptr [64 x float]* %U_1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="U_1_addr_27"/></StgValue>
</operation>

<operation id="605" st_id="28" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="6">
<![CDATA[
:317  %U_1_load_27 = load float* %U_1_addr_27, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_27"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="606" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %V_addr = getelementptr [64 x float]* %V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="V_addr"/></StgValue>
</operation>

<operation id="607" st_id="29" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store float 0.000000e+00, float* %V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="608" st_id="29" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="609" st_id="29" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="610" st_id="29" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="611" st_id="29" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="612" st_id="29" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="613" st_id="29" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="614" st_id="29" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="615" st_id="29" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="616" st_id="29" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="617" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %tmp_4_1_3 = fadd float %tmp_i_i8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_3"/></StgValue>
</operation>

<operation id="618" st_id="29" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %tmp_4_1_4 = fadd float %tmp_i_i10, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_4"/></StgValue>
</operation>

<operation id="619" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143  %tmp_4_1_5 = fadd float %tmp_i_i11, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_5"/></StgValue>
</operation>

<operation id="620" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %tmp_4_1_6 = fadd float %tmp_i_i12, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_6"/></StgValue>
</operation>

<operation id="621" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %tmp_4_1_7 = fadd float %tmp_i_i13, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_7"/></StgValue>
</operation>

<operation id="622" st_id="29" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:175  %tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i14"/></StgValue>
</operation>

<operation id="623" st_id="29" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:186  %tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i15"/></StgValue>
</operation>

<operation id="624" st_id="29" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  %tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i16"/></StgValue>
</operation>

<operation id="625" st_id="29" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:210  %tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i17"/></StgValue>
</operation>

<operation id="626" st_id="29" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221  %tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18"/></StgValue>
</operation>

<operation id="627" st_id="29" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19"/></StgValue>
</operation>

<operation id="628" st_id="29" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:243  %tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20"/></StgValue>
</operation>

<operation id="629" st_id="29" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254  %tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21"/></StgValue>
</operation>

<operation id="630" st_id="29" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265  %tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22"/></StgValue>
</operation>

<operation id="631" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:275  %x_assign_22 = fmul float %bitcast_ln27_47, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_22"/></StgValue>
</operation>

<operation id="632" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:288  %x_assign_23 = fmul float %bitcast_ln27_49, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_23"/></StgValue>
</operation>

<operation id="633" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:299  %x_assign_24 = fmul float %bitcast_ln27_51, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_24"/></StgValue>
</operation>

<operation id="634" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
:307  %bitcast_ln27_52 = bitcast float %U_1_load_26 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_52"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:308  %xor_ln27_26 = xor i32 %bitcast_ln27_52, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_26"/></StgValue>
</operation>

<operation id="636" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
:309  %bitcast_ln27_53 = bitcast i32 %xor_ln27_26 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_53"/></StgValue>
</operation>

<operation id="637" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %x_assign_25 = fmul float %bitcast_ln27_53, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_25"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="6">
<![CDATA[
:317  %U_1_load_27 = load float* %U_1_addr_27, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_27"/></StgValue>
</operation>

<operation id="639" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:327  %U_1_addr_28 = getelementptr [64 x float]* %U_1, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="U_1_addr_28"/></StgValue>
</operation>

<operation id="640" st_id="29" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="6">
<![CDATA[
:328  %U_1_load_28 = load float* %U_1_addr_28, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_28"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="641" st_id="30" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="642" st_id="30" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="643" st_id="30" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="644" st_id="30" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="645" st_id="30" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="646" st_id="30" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="647" st_id="30" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="648" st_id="30" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="649" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %V_addr_9 = getelementptr [64 x float]* %V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="V_addr_9"/></StgValue>
</operation>

<operation id="650" st_id="30" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:102  store float 0.000000e+00, float* %V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="651" st_id="30" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="652" st_id="30" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %tmp_4_1_4 = fadd float %tmp_i_i10, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_4"/></StgValue>
</operation>

<operation id="654" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143  %tmp_4_1_5 = fadd float %tmp_i_i11, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_5"/></StgValue>
</operation>

<operation id="655" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %tmp_4_1_6 = fadd float %tmp_i_i12, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_6"/></StgValue>
</operation>

<operation id="656" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %tmp_4_1_7 = fadd float %tmp_i_i13, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_7"/></StgValue>
</operation>

<operation id="657" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:176  %tmp_4_2 = fadd float %tmp_i_i14, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="658" st_id="30" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:186  %tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i15"/></StgValue>
</operation>

<operation id="659" st_id="30" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  %tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i16"/></StgValue>
</operation>

<operation id="660" st_id="30" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:210  %tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i17"/></StgValue>
</operation>

<operation id="661" st_id="30" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221  %tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18"/></StgValue>
</operation>

<operation id="662" st_id="30" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19"/></StgValue>
</operation>

<operation id="663" st_id="30" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:243  %tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20"/></StgValue>
</operation>

<operation id="664" st_id="30" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254  %tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21"/></StgValue>
</operation>

<operation id="665" st_id="30" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265  %tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22"/></StgValue>
</operation>

<operation id="666" st_id="30" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:276  %tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23"/></StgValue>
</operation>

<operation id="667" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:288  %x_assign_23 = fmul float %bitcast_ln27_49, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_23"/></StgValue>
</operation>

<operation id="668" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:299  %x_assign_24 = fmul float %bitcast_ln27_51, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_24"/></StgValue>
</operation>

<operation id="669" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %x_assign_25 = fmul float %bitcast_ln27_53, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_25"/></StgValue>
</operation>

<operation id="670" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
:318  %bitcast_ln27_54 = bitcast float %U_1_load_27 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_54"/></StgValue>
</operation>

<operation id="671" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:319  %xor_ln27_27 = xor i32 %bitcast_ln27_54, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_27"/></StgValue>
</operation>

<operation id="672" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
:320  %bitcast_ln27_55 = bitcast i32 %xor_ln27_27 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_55"/></StgValue>
</operation>

<operation id="673" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:321  %x_assign_26 = fmul float %bitcast_ln27_55, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_26"/></StgValue>
</operation>

<operation id="674" st_id="30" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="6">
<![CDATA[
:328  %U_1_load_28 = load float* %U_1_addr_28, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_28"/></StgValue>
</operation>

<operation id="675" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:338  %U_1_addr_29 = getelementptr [64 x float]* %U_1, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="U_1_addr_29"/></StgValue>
</operation>

<operation id="676" st_id="30" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="6">
<![CDATA[
:339  %U_1_load_29 = load float* %U_1_addr_29, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_29"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="677" st_id="31" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="678" st_id="31" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="679" st_id="31" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="680" st_id="31" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="681" st_id="31" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="682" st_id="31" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="683" st_id="31" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="684" st_id="31" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="685" st_id="31" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="686" st_id="31" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="687" st_id="31" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="688" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143  %tmp_4_1_5 = fadd float %tmp_i_i11, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_5"/></StgValue>
</operation>

<operation id="689" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %tmp_4_1_6 = fadd float %tmp_i_i12, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_6"/></StgValue>
</operation>

<operation id="690" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %tmp_4_1_7 = fadd float %tmp_i_i13, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_7"/></StgValue>
</operation>

<operation id="691" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:176  %tmp_4_2 = fadd float %tmp_i_i14, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="692" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187  %tmp_4_2_1 = fadd float %tmp_i_i15, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_1"/></StgValue>
</operation>

<operation id="693" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %V_addr_18 = getelementptr [64 x float]* %V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="V_addr_18"/></StgValue>
</operation>

<operation id="694" st_id="31" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:192  store float 0.000000e+00, float* %V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="695" st_id="31" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  %tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i16"/></StgValue>
</operation>

<operation id="696" st_id="31" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:210  %tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i17"/></StgValue>
</operation>

<operation id="697" st_id="31" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221  %tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18"/></StgValue>
</operation>

<operation id="698" st_id="31" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19"/></StgValue>
</operation>

<operation id="699" st_id="31" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:243  %tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20"/></StgValue>
</operation>

<operation id="700" st_id="31" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254  %tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21"/></StgValue>
</operation>

<operation id="701" st_id="31" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265  %tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22"/></StgValue>
</operation>

<operation id="702" st_id="31" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:276  %tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23"/></StgValue>
</operation>

<operation id="703" st_id="31" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:289  %tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24"/></StgValue>
</operation>

<operation id="704" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:299  %x_assign_24 = fmul float %bitcast_ln27_51, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_24"/></StgValue>
</operation>

<operation id="705" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %x_assign_25 = fmul float %bitcast_ln27_53, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_25"/></StgValue>
</operation>

<operation id="706" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:321  %x_assign_26 = fmul float %bitcast_ln27_55, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_26"/></StgValue>
</operation>

<operation id="707" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32">
<![CDATA[
:329  %bitcast_ln27_56 = bitcast float %U_1_load_28 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_56"/></StgValue>
</operation>

<operation id="708" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:330  %xor_ln27_28 = xor i32 %bitcast_ln27_56, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_28"/></StgValue>
</operation>

<operation id="709" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32">
<![CDATA[
:331  %bitcast_ln27_57 = bitcast i32 %xor_ln27_28 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_57"/></StgValue>
</operation>

<operation id="710" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:332  %x_assign_27 = fmul float %bitcast_ln27_57, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_27"/></StgValue>
</operation>

<operation id="711" st_id="31" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="6">
<![CDATA[
:339  %U_1_load_29 = load float* %U_1_addr_29, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_29"/></StgValue>
</operation>

<operation id="712" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:349  %U_1_addr_30 = getelementptr [64 x float]* %U_1, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="U_1_addr_30"/></StgValue>
</operation>

<operation id="713" st_id="31" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="6">
<![CDATA[
:350  %U_1_load_30 = load float* %U_1_addr_30, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_30"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="714" st_id="32" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="715" st_id="32" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="716" st_id="32" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="717" st_id="32" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="718" st_id="32" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="719" st_id="32" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="720" st_id="32" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="721" st_id="32" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="722" st_id="32" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="723" st_id="32" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="724" st_id="32" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="725" st_id="32" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="726" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %tmp_4_1_6 = fadd float %tmp_i_i12, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_6"/></StgValue>
</operation>

<operation id="727" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %tmp_4_1_7 = fadd float %tmp_i_i13, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_7"/></StgValue>
</operation>

<operation id="728" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:176  %tmp_4_2 = fadd float %tmp_i_i14, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="729" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187  %tmp_4_2_1 = fadd float %tmp_i_i15, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_1"/></StgValue>
</operation>

<operation id="730" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:200  %tmp_4_2_3 = fadd float %tmp_i_i16, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_3"/></StgValue>
</operation>

<operation id="731" st_id="32" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:210  %tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i17"/></StgValue>
</operation>

<operation id="732" st_id="32" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221  %tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18"/></StgValue>
</operation>

<operation id="733" st_id="32" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19"/></StgValue>
</operation>

<operation id="734" st_id="32" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:243  %tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20"/></StgValue>
</operation>

<operation id="735" st_id="32" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254  %tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21"/></StgValue>
</operation>

<operation id="736" st_id="32" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265  %tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22"/></StgValue>
</operation>

<operation id="737" st_id="32" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:276  %tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23"/></StgValue>
</operation>

<operation id="738" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281  %V_addr_27 = getelementptr [64 x float]* %V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="V_addr_27"/></StgValue>
</operation>

<operation id="739" st_id="32" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:282  store float 0.000000e+00, float* %V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="740" st_id="32" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:289  %tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24"/></StgValue>
</operation>

<operation id="741" st_id="32" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:300  %tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25"/></StgValue>
</operation>

<operation id="742" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %x_assign_25 = fmul float %bitcast_ln27_53, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_25"/></StgValue>
</operation>

<operation id="743" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:321  %x_assign_26 = fmul float %bitcast_ln27_55, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_26"/></StgValue>
</operation>

<operation id="744" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:332  %x_assign_27 = fmul float %bitcast_ln27_57, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_27"/></StgValue>
</operation>

<operation id="745" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32">
<![CDATA[
:340  %bitcast_ln27_58 = bitcast float %U_1_load_29 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_58"/></StgValue>
</operation>

<operation id="746" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:341  %xor_ln27_29 = xor i32 %bitcast_ln27_58, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_29"/></StgValue>
</operation>

<operation id="747" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32">
<![CDATA[
:342  %bitcast_ln27_59 = bitcast i32 %xor_ln27_29 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_59"/></StgValue>
</operation>

<operation id="748" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:343  %x_assign_28 = fmul float %bitcast_ln27_59, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_28"/></StgValue>
</operation>

<operation id="749" st_id="32" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="6">
<![CDATA[
:350  %U_1_load_30 = load float* %U_1_addr_30, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_30"/></StgValue>
</operation>

<operation id="750" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:360  %U_1_addr_31 = getelementptr [64 x float]* %U_1, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="U_1_addr_31"/></StgValue>
</operation>

<operation id="751" st_id="32" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="6">
<![CDATA[
:361  %U_1_load_31 = load float* %U_1_addr_31, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_31"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="752" st_id="33" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="753" st_id="33" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="754" st_id="33" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="755" st_id="33" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="756" st_id="33" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="757" st_id="33" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="758" st_id="33" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="759" st_id="33" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="760" st_id="33" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="761" st_id="33" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="762" st_id="33" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="763" st_id="33" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="764" st_id="33" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="765" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %tmp_4_1_7 = fadd float %tmp_i_i13, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_1_7"/></StgValue>
</operation>

<operation id="766" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:176  %tmp_4_2 = fadd float %tmp_i_i14, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="767" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187  %tmp_4_2_1 = fadd float %tmp_i_i15, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_1"/></StgValue>
</operation>

<operation id="768" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:200  %tmp_4_2_3 = fadd float %tmp_i_i16, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_3"/></StgValue>
</operation>

<operation id="769" st_id="33" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:211  %tmp_4_2_4 = fadd float %tmp_i_i17, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_4"/></StgValue>
</operation>

<operation id="770" st_id="33" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221  %tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18"/></StgValue>
</operation>

<operation id="771" st_id="33" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19"/></StgValue>
</operation>

<operation id="772" st_id="33" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:243  %tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20"/></StgValue>
</operation>

<operation id="773" st_id="33" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254  %tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21"/></StgValue>
</operation>

<operation id="774" st_id="33" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265  %tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22"/></StgValue>
</operation>

<operation id="775" st_id="33" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:276  %tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23"/></StgValue>
</operation>

<operation id="776" st_id="33" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:289  %tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24"/></StgValue>
</operation>

<operation id="777" st_id="33" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:300  %tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25"/></StgValue>
</operation>

<operation id="778" st_id="33" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:311  %tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26"/></StgValue>
</operation>

<operation id="779" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:321  %x_assign_26 = fmul float %bitcast_ln27_55, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_26"/></StgValue>
</operation>

<operation id="780" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:332  %x_assign_27 = fmul float %bitcast_ln27_57, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_27"/></StgValue>
</operation>

<operation id="781" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:343  %x_assign_28 = fmul float %bitcast_ln27_59, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_28"/></StgValue>
</operation>

<operation id="782" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
:351  %bitcast_ln27_60 = bitcast float %U_1_load_30 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_60"/></StgValue>
</operation>

<operation id="783" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  %xor_ln27_30 = xor i32 %bitcast_ln27_60, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_30"/></StgValue>
</operation>

<operation id="784" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
:353  %bitcast_ln27_61 = bitcast i32 %xor_ln27_30 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_61"/></StgValue>
</operation>

<operation id="785" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:354  %x_assign_29 = fmul float %bitcast_ln27_61, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_29"/></StgValue>
</operation>

<operation id="786" st_id="33" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="6">
<![CDATA[
:361  %U_1_load_31 = load float* %U_1_addr_31, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_31"/></StgValue>
</operation>

<operation id="787" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:371  %V_addr_36 = getelementptr [64 x float]* %V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="V_addr_36"/></StgValue>
</operation>

<operation id="788" st_id="33" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:372  store float 0.000000e+00, float* %V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="789" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:373  %U_1_addr_32 = getelementptr [64 x float]* %U_1, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="U_1_addr_32"/></StgValue>
</operation>

<operation id="790" st_id="33" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="6">
<![CDATA[
:374  %U_1_load_32 = load float* %U_1_addr_32, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_32"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="791" st_id="34" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="792" st_id="34" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="793" st_id="34" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="794" st_id="34" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="795" st_id="34" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="796" st_id="34" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="797" st_id="34" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="798" st_id="34" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="799" st_id="34" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="800" st_id="34" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="801" st_id="34" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="802" st_id="34" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="803" st_id="34" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="804" st_id="34" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="805" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:176  %tmp_4_2 = fadd float %tmp_i_i14, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="806" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187  %tmp_4_2_1 = fadd float %tmp_i_i15, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_1"/></StgValue>
</operation>

<operation id="807" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:200  %tmp_4_2_3 = fadd float %tmp_i_i16, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_3"/></StgValue>
</operation>

<operation id="808" st_id="34" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:211  %tmp_4_2_4 = fadd float %tmp_i_i17, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_4"/></StgValue>
</operation>

<operation id="809" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:222  %tmp_4_2_5 = fadd float %tmp_i_i18, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_5"/></StgValue>
</operation>

<operation id="810" st_id="34" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19"/></StgValue>
</operation>

<operation id="811" st_id="34" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:243  %tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20"/></StgValue>
</operation>

<operation id="812" st_id="34" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254  %tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21"/></StgValue>
</operation>

<operation id="813" st_id="34" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265  %tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22"/></StgValue>
</operation>

<operation id="814" st_id="34" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:276  %tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23"/></StgValue>
</operation>

<operation id="815" st_id="34" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:289  %tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24"/></StgValue>
</operation>

<operation id="816" st_id="34" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:300  %tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25"/></StgValue>
</operation>

<operation id="817" st_id="34" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:311  %tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26"/></StgValue>
</operation>

<operation id="818" st_id="34" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i27"/></StgValue>
</operation>

<operation id="819" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:332  %x_assign_27 = fmul float %bitcast_ln27_57, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_27"/></StgValue>
</operation>

<operation id="820" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:343  %x_assign_28 = fmul float %bitcast_ln27_59, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_28"/></StgValue>
</operation>

<operation id="821" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:354  %x_assign_29 = fmul float %bitcast_ln27_61, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_29"/></StgValue>
</operation>

<operation id="822" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32">
<![CDATA[
:362  %bitcast_ln27_62 = bitcast float %U_1_load_31 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_62"/></StgValue>
</operation>

<operation id="823" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:363  %xor_ln27_31 = xor i32 %bitcast_ln27_62, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_31"/></StgValue>
</operation>

<operation id="824" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
:364  %bitcast_ln27_63 = bitcast i32 %xor_ln27_31 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_63"/></StgValue>
</operation>

<operation id="825" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:365  %x_assign_30 = fmul float %bitcast_ln27_63, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_30"/></StgValue>
</operation>

<operation id="826" st_id="34" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="6">
<![CDATA[
:374  %U_1_load_32 = load float* %U_1_addr_32, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_32"/></StgValue>
</operation>

<operation id="827" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:384  %U_1_addr_33 = getelementptr [64 x float]* %U_1, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="U_1_addr_33"/></StgValue>
</operation>

<operation id="828" st_id="34" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="6">
<![CDATA[
:385  %U_1_load_33 = load float* %U_1_addr_33, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_33"/></StgValue>
</operation>

<operation id="829" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:461  %V_addr_45 = getelementptr [64 x float]* %V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="V_addr_45"/></StgValue>
</operation>

<operation id="830" st_id="34" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:462  store float 0.000000e+00, float* %V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="831" st_id="35" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="832" st_id="35" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="833" st_id="35" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="834" st_id="35" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="835" st_id="35" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="836" st_id="35" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="837" st_id="35" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="838" st_id="35" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="839" st_id="35" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="840" st_id="35" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="841" st_id="35" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="842" st_id="35" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="843" st_id="35" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="844" st_id="35" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="845" st_id="35" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="846" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187  %tmp_4_2_1 = fadd float %tmp_i_i15, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_1"/></StgValue>
</operation>

<operation id="847" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:200  %tmp_4_2_3 = fadd float %tmp_i_i16, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_3"/></StgValue>
</operation>

<operation id="848" st_id="35" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:211  %tmp_4_2_4 = fadd float %tmp_i_i17, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_4"/></StgValue>
</operation>

<operation id="849" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:222  %tmp_4_2_5 = fadd float %tmp_i_i18, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_5"/></StgValue>
</operation>

<operation id="850" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:233  %tmp_4_2_6 = fadd float %tmp_i_i19, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_6"/></StgValue>
</operation>

<operation id="851" st_id="35" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:243  %tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20"/></StgValue>
</operation>

<operation id="852" st_id="35" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254  %tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21"/></StgValue>
</operation>

<operation id="853" st_id="35" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265  %tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22"/></StgValue>
</operation>

<operation id="854" st_id="35" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:276  %tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23"/></StgValue>
</operation>

<operation id="855" st_id="35" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:289  %tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24"/></StgValue>
</operation>

<operation id="856" st_id="35" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:300  %tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25"/></StgValue>
</operation>

<operation id="857" st_id="35" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:311  %tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26"/></StgValue>
</operation>

<operation id="858" st_id="35" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i27"/></StgValue>
</operation>

<operation id="859" st_id="35" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:333  %tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i28"/></StgValue>
</operation>

<operation id="860" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:343  %x_assign_28 = fmul float %bitcast_ln27_59, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_28"/></StgValue>
</operation>

<operation id="861" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:354  %x_assign_29 = fmul float %bitcast_ln27_61, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_29"/></StgValue>
</operation>

<operation id="862" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:365  %x_assign_30 = fmul float %bitcast_ln27_63, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_30"/></StgValue>
</operation>

<operation id="863" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32">
<![CDATA[
:375  %bitcast_ln27_64 = bitcast float %U_1_load_32 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_64"/></StgValue>
</operation>

<operation id="864" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  %xor_ln27_32 = xor i32 %bitcast_ln27_64, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_32"/></StgValue>
</operation>

<operation id="865" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
:377  %bitcast_ln27_65 = bitcast i32 %xor_ln27_32 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_65"/></StgValue>
</operation>

<operation id="866" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:378  %x_assign_31 = fmul float %bitcast_ln27_65, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_31"/></StgValue>
</operation>

<operation id="867" st_id="35" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="6">
<![CDATA[
:385  %U_1_load_33 = load float* %U_1_addr_33, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_33"/></StgValue>
</operation>

<operation id="868" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:395  %U_1_addr_34 = getelementptr [64 x float]* %U_1, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="U_1_addr_34"/></StgValue>
</operation>

<operation id="869" st_id="35" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="6">
<![CDATA[
:396  %U_1_load_34 = load float* %U_1_addr_34, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_34"/></StgValue>
</operation>

<operation id="870" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:551  %V_addr_54 = getelementptr [64 x float]* %V, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="V_addr_54"/></StgValue>
</operation>

<operation id="871" st_id="35" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:552  store float 0.000000e+00, float* %V_addr_54, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="872" st_id="36" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="873" st_id="36" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="874" st_id="36" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="875" st_id="36" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="876" st_id="36" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="877" st_id="36" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="878" st_id="36" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="879" st_id="36" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="880" st_id="36" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="881" st_id="36" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="882" st_id="36" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="883" st_id="36" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="884" st_id="36" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="885" st_id="36" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="886" st_id="36" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="887" st_id="36" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="888" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:200  %tmp_4_2_3 = fadd float %tmp_i_i16, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_3"/></StgValue>
</operation>

<operation id="889" st_id="36" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:211  %tmp_4_2_4 = fadd float %tmp_i_i17, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_4"/></StgValue>
</operation>

<operation id="890" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:222  %tmp_4_2_5 = fadd float %tmp_i_i18, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_5"/></StgValue>
</operation>

<operation id="891" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:233  %tmp_4_2_6 = fadd float %tmp_i_i19, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_6"/></StgValue>
</operation>

<operation id="892" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_4_2_7 = fadd float %tmp_i_i20, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_7"/></StgValue>
</operation>

<operation id="893" st_id="36" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254  %tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21"/></StgValue>
</operation>

<operation id="894" st_id="36" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265  %tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22"/></StgValue>
</operation>

<operation id="895" st_id="36" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:276  %tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23"/></StgValue>
</operation>

<operation id="896" st_id="36" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:289  %tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24"/></StgValue>
</operation>

<operation id="897" st_id="36" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:300  %tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25"/></StgValue>
</operation>

<operation id="898" st_id="36" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:311  %tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26"/></StgValue>
</operation>

<operation id="899" st_id="36" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i27"/></StgValue>
</operation>

<operation id="900" st_id="36" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:333  %tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i28"/></StgValue>
</operation>

<operation id="901" st_id="36" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:344  %tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i29"/></StgValue>
</operation>

<operation id="902" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:354  %x_assign_29 = fmul float %bitcast_ln27_61, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_29"/></StgValue>
</operation>

<operation id="903" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:365  %x_assign_30 = fmul float %bitcast_ln27_63, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_30"/></StgValue>
</operation>

<operation id="904" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:378  %x_assign_31 = fmul float %bitcast_ln27_65, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_31"/></StgValue>
</operation>

<operation id="905" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32">
<![CDATA[
:386  %bitcast_ln27_66 = bitcast float %U_1_load_33 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_66"/></StgValue>
</operation>

<operation id="906" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:387  %xor_ln27_33 = xor i32 %bitcast_ln27_66, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_33"/></StgValue>
</operation>

<operation id="907" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32">
<![CDATA[
:388  %bitcast_ln27_67 = bitcast i32 %xor_ln27_33 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_67"/></StgValue>
</operation>

<operation id="908" st_id="36" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:389  %x_assign_32 = fmul float %bitcast_ln27_67, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_32"/></StgValue>
</operation>

<operation id="909" st_id="36" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="6">
<![CDATA[
:396  %U_1_load_34 = load float* %U_1_addr_34, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_34"/></StgValue>
</operation>

<operation id="910" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:406  %U_1_addr_35 = getelementptr [64 x float]* %U_1, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="U_1_addr_35"/></StgValue>
</operation>

<operation id="911" st_id="36" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="6">
<![CDATA[
:407  %U_1_load_35 = load float* %U_1_addr_35, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_35"/></StgValue>
</operation>

<operation id="912" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:641  %V_addr_63 = getelementptr [64 x float]* %V, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="V_addr_63"/></StgValue>
</operation>

<operation id="913" st_id="36" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:642  store float 0.000000e+00, float* %V_addr_63, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="914" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %V_addr_1 = getelementptr [64 x float]* %V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="V_addr_1"/></StgValue>
</operation>

<operation id="915" st_id="37" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:23  store float %tmp_5_0_1, float* %V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="916" st_id="37" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="917" st_id="37" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="918" st_id="37" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="919" st_id="37" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="920" st_id="37" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="921" st_id="37" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="922" st_id="37" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="923" st_id="37" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="924" st_id="37" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="925" st_id="37" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="926" st_id="37" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="927" st_id="37" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="928" st_id="37" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="929" st_id="37" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="930" st_id="37" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="931" st_id="37" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="932" st_id="37" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:211  %tmp_4_2_4 = fadd float %tmp_i_i17, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_4"/></StgValue>
</operation>

<operation id="933" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:222  %tmp_4_2_5 = fadd float %tmp_i_i18, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_5"/></StgValue>
</operation>

<operation id="934" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:233  %tmp_4_2_6 = fadd float %tmp_i_i19, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_6"/></StgValue>
</operation>

<operation id="935" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_4_2_7 = fadd float %tmp_i_i20, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_7"/></StgValue>
</operation>

<operation id="936" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:255  %tmp_4_3 = fadd float %tmp_i_i21, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="937" st_id="37" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265  %tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22"/></StgValue>
</operation>

<operation id="938" st_id="37" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:276  %tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23"/></StgValue>
</operation>

<operation id="939" st_id="37" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:289  %tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24"/></StgValue>
</operation>

<operation id="940" st_id="37" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:300  %tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25"/></StgValue>
</operation>

<operation id="941" st_id="37" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:311  %tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26"/></StgValue>
</operation>

<operation id="942" st_id="37" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i27"/></StgValue>
</operation>

<operation id="943" st_id="37" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:333  %tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i28"/></StgValue>
</operation>

<operation id="944" st_id="37" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:344  %tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i29"/></StgValue>
</operation>

<operation id="945" st_id="37" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:355  %tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i30"/></StgValue>
</operation>

<operation id="946" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:365  %x_assign_30 = fmul float %bitcast_ln27_63, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_30"/></StgValue>
</operation>

<operation id="947" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:378  %x_assign_31 = fmul float %bitcast_ln27_65, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_31"/></StgValue>
</operation>

<operation id="948" st_id="37" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:389  %x_assign_32 = fmul float %bitcast_ln27_67, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_32"/></StgValue>
</operation>

<operation id="949" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
:397  %bitcast_ln27_68 = bitcast float %U_1_load_34 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_68"/></StgValue>
</operation>

<operation id="950" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:398  %xor_ln27_34 = xor i32 %bitcast_ln27_68, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_34"/></StgValue>
</operation>

<operation id="951" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32">
<![CDATA[
:399  %bitcast_ln27_69 = bitcast i32 %xor_ln27_34 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_69"/></StgValue>
</operation>

<operation id="952" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:400  %x_assign_33 = fmul float %bitcast_ln27_69, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_33"/></StgValue>
</operation>

<operation id="953" st_id="37" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="6">
<![CDATA[
:407  %U_1_load_35 = load float* %U_1_addr_35, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_35"/></StgValue>
</operation>

<operation id="954" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:417  %U_1_addr_36 = getelementptr [64 x float]* %U_1, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="U_1_addr_36"/></StgValue>
</operation>

<operation id="955" st_id="37" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="6">
<![CDATA[
:418  %U_1_load_36 = load float* %U_1_addr_36, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_36"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="956" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %V_addr_2 = getelementptr [64 x float]* %V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="V_addr_2"/></StgValue>
</operation>

<operation id="957" st_id="38" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:34  store float %tmp_5_0_2, float* %V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="958" st_id="38" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="959" st_id="38" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="960" st_id="38" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="961" st_id="38" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="962" st_id="38" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="963" st_id="38" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="964" st_id="38" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="965" st_id="38" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="966" st_id="38" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="967" st_id="38" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="968" st_id="38" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="969" st_id="38" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="970" st_id="38" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="971" st_id="38" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="972" st_id="38" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="973" st_id="38" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="974" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:222  %tmp_4_2_5 = fadd float %tmp_i_i18, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_5"/></StgValue>
</operation>

<operation id="975" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:233  %tmp_4_2_6 = fadd float %tmp_i_i19, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_6"/></StgValue>
</operation>

<operation id="976" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_4_2_7 = fadd float %tmp_i_i20, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_7"/></StgValue>
</operation>

<operation id="977" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:255  %tmp_4_3 = fadd float %tmp_i_i21, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="978" st_id="38" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266  %tmp_4_3_1 = fadd float %tmp_i_i22, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_1"/></StgValue>
</operation>

<operation id="979" st_id="38" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:276  %tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23"/></StgValue>
</operation>

<operation id="980" st_id="38" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:289  %tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24"/></StgValue>
</operation>

<operation id="981" st_id="38" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:300  %tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25"/></StgValue>
</operation>

<operation id="982" st_id="38" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:311  %tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26"/></StgValue>
</operation>

<operation id="983" st_id="38" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i27"/></StgValue>
</operation>

<operation id="984" st_id="38" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:333  %tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i28"/></StgValue>
</operation>

<operation id="985" st_id="38" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:344  %tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i29"/></StgValue>
</operation>

<operation id="986" st_id="38" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:355  %tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i30"/></StgValue>
</operation>

<operation id="987" st_id="38" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:366  %tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i31"/></StgValue>
</operation>

<operation id="988" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:378  %x_assign_31 = fmul float %bitcast_ln27_65, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_31"/></StgValue>
</operation>

<operation id="989" st_id="38" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:389  %x_assign_32 = fmul float %bitcast_ln27_67, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_32"/></StgValue>
</operation>

<operation id="990" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:400  %x_assign_33 = fmul float %bitcast_ln27_69, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_33"/></StgValue>
</operation>

<operation id="991" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32">
<![CDATA[
:408  %bitcast_ln27_70 = bitcast float %U_1_load_35 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_70"/></StgValue>
</operation>

<operation id="992" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:409  %xor_ln27_35 = xor i32 %bitcast_ln27_70, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_35"/></StgValue>
</operation>

<operation id="993" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32">
<![CDATA[
:410  %bitcast_ln27_71 = bitcast i32 %xor_ln27_35 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_71"/></StgValue>
</operation>

<operation id="994" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:411  %x_assign_34 = fmul float %bitcast_ln27_71, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_34"/></StgValue>
</operation>

<operation id="995" st_id="38" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="6">
<![CDATA[
:418  %U_1_load_36 = load float* %U_1_addr_36, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_36"/></StgValue>
</operation>

<operation id="996" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:428  %U_1_addr_37 = getelementptr [64 x float]* %U_1, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="U_1_addr_37"/></StgValue>
</operation>

<operation id="997" st_id="38" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="6">
<![CDATA[
:429  %U_1_load_37 = load float* %U_1_addr_37, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_37"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="998" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %V_addr_3 = getelementptr [64 x float]* %V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="V_addr_3"/></StgValue>
</operation>

<operation id="999" st_id="39" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:45  store float %tmp_5_0_3, float* %V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1000" st_id="39" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="1001" st_id="39" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="1002" st_id="39" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="1003" st_id="39" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="1004" st_id="39" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="1005" st_id="39" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="1006" st_id="39" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="1007" st_id="39" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="1008" st_id="39" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="1009" st_id="39" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="1010" st_id="39" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="1011" st_id="39" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="1012" st_id="39" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="1013" st_id="39" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="1014" st_id="39" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="1015" st_id="39" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1016" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:233  %tmp_4_2_6 = fadd float %tmp_i_i19, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_6"/></StgValue>
</operation>

<operation id="1017" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_4_2_7 = fadd float %tmp_i_i20, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_7"/></StgValue>
</operation>

<operation id="1018" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:255  %tmp_4_3 = fadd float %tmp_i_i21, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="1019" st_id="39" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266  %tmp_4_3_1 = fadd float %tmp_i_i22, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_1"/></StgValue>
</operation>

<operation id="1020" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:277  %tmp_4_3_2 = fadd float %tmp_i_i23, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_2"/></StgValue>
</operation>

<operation id="1021" st_id="39" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:289  %tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24"/></StgValue>
</operation>

<operation id="1022" st_id="39" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:300  %tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25"/></StgValue>
</operation>

<operation id="1023" st_id="39" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:311  %tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26"/></StgValue>
</operation>

<operation id="1024" st_id="39" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i27"/></StgValue>
</operation>

<operation id="1025" st_id="39" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:333  %tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i28"/></StgValue>
</operation>

<operation id="1026" st_id="39" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:344  %tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i29"/></StgValue>
</operation>

<operation id="1027" st_id="39" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:355  %tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i30"/></StgValue>
</operation>

<operation id="1028" st_id="39" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:366  %tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i31"/></StgValue>
</operation>

<operation id="1029" st_id="39" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:379  %tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i32"/></StgValue>
</operation>

<operation id="1030" st_id="39" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:389  %x_assign_32 = fmul float %bitcast_ln27_67, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_32"/></StgValue>
</operation>

<operation id="1031" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:400  %x_assign_33 = fmul float %bitcast_ln27_69, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_33"/></StgValue>
</operation>

<operation id="1032" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:411  %x_assign_34 = fmul float %bitcast_ln27_71, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_34"/></StgValue>
</operation>

<operation id="1033" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32">
<![CDATA[
:419  %bitcast_ln27_72 = bitcast float %U_1_load_36 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_72"/></StgValue>
</operation>

<operation id="1034" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:420  %xor_ln27_36 = xor i32 %bitcast_ln27_72, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_36"/></StgValue>
</operation>

<operation id="1035" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32">
<![CDATA[
:421  %bitcast_ln27_73 = bitcast i32 %xor_ln27_36 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_73"/></StgValue>
</operation>

<operation id="1036" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:422  %x_assign_35 = fmul float %bitcast_ln27_73, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_35"/></StgValue>
</operation>

<operation id="1037" st_id="39" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="6">
<![CDATA[
:429  %U_1_load_37 = load float* %U_1_addr_37, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_37"/></StgValue>
</operation>

<operation id="1038" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:439  %U_1_addr_38 = getelementptr [64 x float]* %U_1, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="U_1_addr_38"/></StgValue>
</operation>

<operation id="1039" st_id="39" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="6">
<![CDATA[
:440  %U_1_load_38 = load float* %U_1_addr_38, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_38"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1040" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %V_addr_4 = getelementptr [64 x float]* %V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="V_addr_4"/></StgValue>
</operation>

<operation id="1041" st_id="40" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:56  store float %tmp_5_0_4, float* %V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1042" st_id="40" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="1043" st_id="40" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="1044" st_id="40" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="1045" st_id="40" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="1046" st_id="40" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="1047" st_id="40" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="1048" st_id="40" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="1049" st_id="40" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="1050" st_id="40" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="1051" st_id="40" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="1052" st_id="40" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="1053" st_id="40" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="1054" st_id="40" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="1055" st_id="40" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="1056" st_id="40" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1057" st_id="40" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1058" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_4_2_7 = fadd float %tmp_i_i20, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_2_7"/></StgValue>
</operation>

<operation id="1059" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:255  %tmp_4_3 = fadd float %tmp_i_i21, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="1060" st_id="40" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266  %tmp_4_3_1 = fadd float %tmp_i_i22, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_1"/></StgValue>
</operation>

<operation id="1061" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:277  %tmp_4_3_2 = fadd float %tmp_i_i23, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_2"/></StgValue>
</operation>

<operation id="1062" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:290  %tmp_4_3_4 = fadd float %tmp_i_i24, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_4"/></StgValue>
</operation>

<operation id="1063" st_id="40" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:300  %tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25"/></StgValue>
</operation>

<operation id="1064" st_id="40" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:311  %tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26"/></StgValue>
</operation>

<operation id="1065" st_id="40" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i27"/></StgValue>
</operation>

<operation id="1066" st_id="40" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:333  %tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i28"/></StgValue>
</operation>

<operation id="1067" st_id="40" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:344  %tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i29"/></StgValue>
</operation>

<operation id="1068" st_id="40" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:355  %tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i30"/></StgValue>
</operation>

<operation id="1069" st_id="40" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:366  %tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i31"/></StgValue>
</operation>

<operation id="1070" st_id="40" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:379  %tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i32"/></StgValue>
</operation>

<operation id="1071" st_id="40" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:390  %tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i33"/></StgValue>
</operation>

<operation id="1072" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:400  %x_assign_33 = fmul float %bitcast_ln27_69, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_33"/></StgValue>
</operation>

<operation id="1073" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:411  %x_assign_34 = fmul float %bitcast_ln27_71, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_34"/></StgValue>
</operation>

<operation id="1074" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:422  %x_assign_35 = fmul float %bitcast_ln27_73, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_35"/></StgValue>
</operation>

<operation id="1075" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32">
<![CDATA[
:430  %bitcast_ln27_74 = bitcast float %U_1_load_37 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_74"/></StgValue>
</operation>

<operation id="1076" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:431  %xor_ln27_37 = xor i32 %bitcast_ln27_74, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_37"/></StgValue>
</operation>

<operation id="1077" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32">
<![CDATA[
:432  %bitcast_ln27_75 = bitcast i32 %xor_ln27_37 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_75"/></StgValue>
</operation>

<operation id="1078" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:433  %x_assign_36 = fmul float %bitcast_ln27_75, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_36"/></StgValue>
</operation>

<operation id="1079" st_id="40" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="6">
<![CDATA[
:440  %U_1_load_38 = load float* %U_1_addr_38, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_38"/></StgValue>
</operation>

<operation id="1080" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:450  %U_1_addr_39 = getelementptr [64 x float]* %U_1, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="U_1_addr_39"/></StgValue>
</operation>

<operation id="1081" st_id="40" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="6">
<![CDATA[
:451  %U_1_load_39 = load float* %U_1_addr_39, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_39"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1082" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %V_addr_5 = getelementptr [64 x float]* %V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="V_addr_5"/></StgValue>
</operation>

<operation id="1083" st_id="41" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:67  store float %tmp_5_0_5, float* %V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1084" st_id="41" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="1085" st_id="41" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="1086" st_id="41" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="1087" st_id="41" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="1088" st_id="41" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="1089" st_id="41" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="1090" st_id="41" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="1091" st_id="41" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="1092" st_id="41" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="1093" st_id="41" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="1094" st_id="41" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="1095" st_id="41" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="1096" st_id="41" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="1097" st_id="41" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1098" st_id="41" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1099" st_id="41" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1100" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:255  %tmp_4_3 = fadd float %tmp_i_i21, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="1101" st_id="41" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266  %tmp_4_3_1 = fadd float %tmp_i_i22, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_1"/></StgValue>
</operation>

<operation id="1102" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:277  %tmp_4_3_2 = fadd float %tmp_i_i23, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_2"/></StgValue>
</operation>

<operation id="1103" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:290  %tmp_4_3_4 = fadd float %tmp_i_i24, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_4"/></StgValue>
</operation>

<operation id="1104" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:301  %tmp_4_3_5 = fadd float %tmp_i_i25, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_5"/></StgValue>
</operation>

<operation id="1105" st_id="41" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:311  %tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26"/></StgValue>
</operation>

<operation id="1106" st_id="41" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i27"/></StgValue>
</operation>

<operation id="1107" st_id="41" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:333  %tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i28"/></StgValue>
</operation>

<operation id="1108" st_id="41" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:344  %tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i29"/></StgValue>
</operation>

<operation id="1109" st_id="41" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:355  %tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i30"/></StgValue>
</operation>

<operation id="1110" st_id="41" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:366  %tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i31"/></StgValue>
</operation>

<operation id="1111" st_id="41" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:379  %tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i32"/></StgValue>
</operation>

<operation id="1112" st_id="41" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:390  %tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i33"/></StgValue>
</operation>

<operation id="1113" st_id="41" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i34"/></StgValue>
</operation>

<operation id="1114" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:411  %x_assign_34 = fmul float %bitcast_ln27_71, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_34"/></StgValue>
</operation>

<operation id="1115" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:422  %x_assign_35 = fmul float %bitcast_ln27_73, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_35"/></StgValue>
</operation>

<operation id="1116" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:433  %x_assign_36 = fmul float %bitcast_ln27_75, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_36"/></StgValue>
</operation>

<operation id="1117" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32">
<![CDATA[
:441  %bitcast_ln27_76 = bitcast float %U_1_load_38 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_76"/></StgValue>
</operation>

<operation id="1118" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:442  %xor_ln27_38 = xor i32 %bitcast_ln27_76, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_38"/></StgValue>
</operation>

<operation id="1119" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32">
<![CDATA[
:443  %bitcast_ln27_77 = bitcast i32 %xor_ln27_38 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_77"/></StgValue>
</operation>

<operation id="1120" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:444  %x_assign_37 = fmul float %bitcast_ln27_77, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_37"/></StgValue>
</operation>

<operation id="1121" st_id="41" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="6">
<![CDATA[
:451  %U_1_load_39 = load float* %U_1_addr_39, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_39"/></StgValue>
</operation>

<operation id="1122" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:463  %U_1_addr_40 = getelementptr [64 x float]* %U_1, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="U_1_addr_40"/></StgValue>
</operation>

<operation id="1123" st_id="41" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="6">
<![CDATA[
:464  %U_1_load_40 = load float* %U_1_addr_40, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_40"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1124" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %V_addr_6 = getelementptr [64 x float]* %V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="V_addr_6"/></StgValue>
</operation>

<operation id="1125" st_id="42" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:78  store float %tmp_5_0_6, float* %V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1126" st_id="42" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="1127" st_id="42" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="1128" st_id="42" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="1129" st_id="42" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="1130" st_id="42" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="1131" st_id="42" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="1132" st_id="42" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="1133" st_id="42" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="1134" st_id="42" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="1135" st_id="42" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="1136" st_id="42" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="1137" st_id="42" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="1138" st_id="42" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1139" st_id="42" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1140" st_id="42" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1141" st_id="42" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1142" st_id="42" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266  %tmp_4_3_1 = fadd float %tmp_i_i22, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_1"/></StgValue>
</operation>

<operation id="1143" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:277  %tmp_4_3_2 = fadd float %tmp_i_i23, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_2"/></StgValue>
</operation>

<operation id="1144" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:290  %tmp_4_3_4 = fadd float %tmp_i_i24, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_4"/></StgValue>
</operation>

<operation id="1145" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:301  %tmp_4_3_5 = fadd float %tmp_i_i25, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_5"/></StgValue>
</operation>

<operation id="1146" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:312  %tmp_4_3_6 = fadd float %tmp_i_i26, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_6"/></StgValue>
</operation>

<operation id="1147" st_id="42" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i27"/></StgValue>
</operation>

<operation id="1148" st_id="42" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:333  %tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i28"/></StgValue>
</operation>

<operation id="1149" st_id="42" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:344  %tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i29"/></StgValue>
</operation>

<operation id="1150" st_id="42" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:355  %tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i30"/></StgValue>
</operation>

<operation id="1151" st_id="42" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:366  %tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i31"/></StgValue>
</operation>

<operation id="1152" st_id="42" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:379  %tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i32"/></StgValue>
</operation>

<operation id="1153" st_id="42" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:390  %tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i33"/></StgValue>
</operation>

<operation id="1154" st_id="42" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i34"/></StgValue>
</operation>

<operation id="1155" st_id="42" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:412  %tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i35"/></StgValue>
</operation>

<operation id="1156" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:422  %x_assign_35 = fmul float %bitcast_ln27_73, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_35"/></StgValue>
</operation>

<operation id="1157" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:433  %x_assign_36 = fmul float %bitcast_ln27_75, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_36"/></StgValue>
</operation>

<operation id="1158" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:444  %x_assign_37 = fmul float %bitcast_ln27_77, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_37"/></StgValue>
</operation>

<operation id="1159" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32">
<![CDATA[
:452  %bitcast_ln27_78 = bitcast float %U_1_load_39 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_78"/></StgValue>
</operation>

<operation id="1160" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:453  %xor_ln27_39 = xor i32 %bitcast_ln27_78, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_39"/></StgValue>
</operation>

<operation id="1161" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32">
<![CDATA[
:454  %bitcast_ln27_79 = bitcast i32 %xor_ln27_39 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_79"/></StgValue>
</operation>

<operation id="1162" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:455  %x_assign_38 = fmul float %bitcast_ln27_79, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_38"/></StgValue>
</operation>

<operation id="1163" st_id="42" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="6">
<![CDATA[
:464  %U_1_load_40 = load float* %U_1_addr_40, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_40"/></StgValue>
</operation>

<operation id="1164" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:474  %U_1_addr_41 = getelementptr [64 x float]* %U_1, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="U_1_addr_41"/></StgValue>
</operation>

<operation id="1165" st_id="42" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="6">
<![CDATA[
:475  %U_1_load_41 = load float* %U_1_addr_41, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_41"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1166" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %V_addr_7 = getelementptr [64 x float]* %V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="V_addr_7"/></StgValue>
</operation>

<operation id="1167" st_id="43" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:89  store float %tmp_5_0_7, float* %V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1168" st_id="43" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="1169" st_id="43" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="1170" st_id="43" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="1171" st_id="43" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="1172" st_id="43" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="1173" st_id="43" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="1174" st_id="43" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="1175" st_id="43" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="1176" st_id="43" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="1177" st_id="43" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="1178" st_id="43" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="1179" st_id="43" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1180" st_id="43" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1181" st_id="43" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1182" st_id="43" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1183" st_id="43" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1184" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:277  %tmp_4_3_2 = fadd float %tmp_i_i23, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_2"/></StgValue>
</operation>

<operation id="1185" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:290  %tmp_4_3_4 = fadd float %tmp_i_i24, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_4"/></StgValue>
</operation>

<operation id="1186" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:301  %tmp_4_3_5 = fadd float %tmp_i_i25, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_5"/></StgValue>
</operation>

<operation id="1187" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:312  %tmp_4_3_6 = fadd float %tmp_i_i26, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_6"/></StgValue>
</operation>

<operation id="1188" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:323  %tmp_4_3_7 = fadd float %tmp_i_i27, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_7"/></StgValue>
</operation>

<operation id="1189" st_id="43" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:333  %tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i28"/></StgValue>
</operation>

<operation id="1190" st_id="43" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:344  %tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i29"/></StgValue>
</operation>

<operation id="1191" st_id="43" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:355  %tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i30"/></StgValue>
</operation>

<operation id="1192" st_id="43" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:366  %tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i31"/></StgValue>
</operation>

<operation id="1193" st_id="43" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:379  %tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i32"/></StgValue>
</operation>

<operation id="1194" st_id="43" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:390  %tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i33"/></StgValue>
</operation>

<operation id="1195" st_id="43" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i34"/></StgValue>
</operation>

<operation id="1196" st_id="43" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:412  %tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i35"/></StgValue>
</operation>

<operation id="1197" st_id="43" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:423  %tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i36"/></StgValue>
</operation>

<operation id="1198" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:433  %x_assign_36 = fmul float %bitcast_ln27_75, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_36"/></StgValue>
</operation>

<operation id="1199" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:444  %x_assign_37 = fmul float %bitcast_ln27_77, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_37"/></StgValue>
</operation>

<operation id="1200" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:455  %x_assign_38 = fmul float %bitcast_ln27_79, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_38"/></StgValue>
</operation>

<operation id="1201" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32">
<![CDATA[
:465  %bitcast_ln27_80 = bitcast float %U_1_load_40 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_80"/></StgValue>
</operation>

<operation id="1202" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:466  %xor_ln27_40 = xor i32 %bitcast_ln27_80, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_40"/></StgValue>
</operation>

<operation id="1203" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32">
<![CDATA[
:467  %bitcast_ln27_81 = bitcast i32 %xor_ln27_40 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_81"/></StgValue>
</operation>

<operation id="1204" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:468  %x_assign_39 = fmul float %bitcast_ln27_81, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_39"/></StgValue>
</operation>

<operation id="1205" st_id="43" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="6">
<![CDATA[
:475  %U_1_load_41 = load float* %U_1_addr_41, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_41"/></StgValue>
</operation>

<operation id="1206" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:485  %U_1_addr_42 = getelementptr [64 x float]* %U_1, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="U_1_addr_42"/></StgValue>
</operation>

<operation id="1207" st_id="43" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="6">
<![CDATA[
:486  %U_1_load_42 = load float* %U_1_addr_42, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_42"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1208" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %V_addr_8 = getelementptr [64 x float]* %V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="V_addr_8"/></StgValue>
</operation>

<operation id="1209" st_id="44" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:100  store float %tmp_5_1, float* %V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1210" st_id="44" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="1211" st_id="44" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="1212" st_id="44" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="1213" st_id="44" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="1214" st_id="44" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="1215" st_id="44" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="1216" st_id="44" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="1217" st_id="44" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="1218" st_id="44" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="1219" st_id="44" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="1220" st_id="44" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1221" st_id="44" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1222" st_id="44" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1223" st_id="44" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1224" st_id="44" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1225" st_id="44" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1226" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:290  %tmp_4_3_4 = fadd float %tmp_i_i24, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_4"/></StgValue>
</operation>

<operation id="1227" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:301  %tmp_4_3_5 = fadd float %tmp_i_i25, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_5"/></StgValue>
</operation>

<operation id="1228" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:312  %tmp_4_3_6 = fadd float %tmp_i_i26, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_6"/></StgValue>
</operation>

<operation id="1229" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:323  %tmp_4_3_7 = fadd float %tmp_i_i27, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_7"/></StgValue>
</operation>

<operation id="1230" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_4_4 = fadd float %tmp_i_i28, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="1231" st_id="44" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:344  %tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i29"/></StgValue>
</operation>

<operation id="1232" st_id="44" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:355  %tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i30"/></StgValue>
</operation>

<operation id="1233" st_id="44" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:366  %tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i31"/></StgValue>
</operation>

<operation id="1234" st_id="44" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:379  %tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i32"/></StgValue>
</operation>

<operation id="1235" st_id="44" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:390  %tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i33"/></StgValue>
</operation>

<operation id="1236" st_id="44" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i34"/></StgValue>
</operation>

<operation id="1237" st_id="44" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:412  %tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i35"/></StgValue>
</operation>

<operation id="1238" st_id="44" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:423  %tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i36"/></StgValue>
</operation>

<operation id="1239" st_id="44" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:434  %tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i37"/></StgValue>
</operation>

<operation id="1240" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:444  %x_assign_37 = fmul float %bitcast_ln27_77, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_37"/></StgValue>
</operation>

<operation id="1241" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:455  %x_assign_38 = fmul float %bitcast_ln27_79, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_38"/></StgValue>
</operation>

<operation id="1242" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:468  %x_assign_39 = fmul float %bitcast_ln27_81, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_39"/></StgValue>
</operation>

<operation id="1243" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32">
<![CDATA[
:476  %bitcast_ln27_82 = bitcast float %U_1_load_41 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_82"/></StgValue>
</operation>

<operation id="1244" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:477  %xor_ln27_41 = xor i32 %bitcast_ln27_82, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_41"/></StgValue>
</operation>

<operation id="1245" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32">
<![CDATA[
:478  %bitcast_ln27_83 = bitcast i32 %xor_ln27_41 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_83"/></StgValue>
</operation>

<operation id="1246" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %x_assign_40 = fmul float %bitcast_ln27_83, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_40"/></StgValue>
</operation>

<operation id="1247" st_id="44" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="6">
<![CDATA[
:486  %U_1_load_42 = load float* %U_1_addr_42, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_42"/></StgValue>
</operation>

<operation id="1248" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:496  %U_1_addr_43 = getelementptr [64 x float]* %U_1, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="U_1_addr_43"/></StgValue>
</operation>

<operation id="1249" st_id="44" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="6">
<![CDATA[
:497  %U_1_load_43 = load float* %U_1_addr_43, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_43"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1250" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %V_addr_10 = getelementptr [64 x float]* %V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="V_addr_10"/></StgValue>
</operation>

<operation id="1251" st_id="45" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:113  store float %tmp_5_1_2, float* %V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1252" st_id="45" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="1253" st_id="45" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="1254" st_id="45" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="1255" st_id="45" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="1256" st_id="45" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="1257" st_id="45" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="1258" st_id="45" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="1259" st_id="45" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="1260" st_id="45" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="1261" st_id="45" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1262" st_id="45" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1263" st_id="45" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1264" st_id="45" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1265" st_id="45" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1266" st_id="45" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1267" st_id="45" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1268" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:301  %tmp_4_3_5 = fadd float %tmp_i_i25, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_5"/></StgValue>
</operation>

<operation id="1269" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:312  %tmp_4_3_6 = fadd float %tmp_i_i26, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_6"/></StgValue>
</operation>

<operation id="1270" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:323  %tmp_4_3_7 = fadd float %tmp_i_i27, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_7"/></StgValue>
</operation>

<operation id="1271" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_4_4 = fadd float %tmp_i_i28, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="1272" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:345  %tmp_4_4_1 = fadd float %tmp_i_i29, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_1"/></StgValue>
</operation>

<operation id="1273" st_id="45" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:355  %tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i30"/></StgValue>
</operation>

<operation id="1274" st_id="45" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:366  %tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i31"/></StgValue>
</operation>

<operation id="1275" st_id="45" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:379  %tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i32"/></StgValue>
</operation>

<operation id="1276" st_id="45" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:390  %tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i33"/></StgValue>
</operation>

<operation id="1277" st_id="45" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i34"/></StgValue>
</operation>

<operation id="1278" st_id="45" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:412  %tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i35"/></StgValue>
</operation>

<operation id="1279" st_id="45" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:423  %tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i36"/></StgValue>
</operation>

<operation id="1280" st_id="45" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:434  %tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i37"/></StgValue>
</operation>

<operation id="1281" st_id="45" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:445  %tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i38"/></StgValue>
</operation>

<operation id="1282" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:455  %x_assign_38 = fmul float %bitcast_ln27_79, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_38"/></StgValue>
</operation>

<operation id="1283" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:468  %x_assign_39 = fmul float %bitcast_ln27_81, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_39"/></StgValue>
</operation>

<operation id="1284" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %x_assign_40 = fmul float %bitcast_ln27_83, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_40"/></StgValue>
</operation>

<operation id="1285" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32">
<![CDATA[
:487  %bitcast_ln27_84 = bitcast float %U_1_load_42 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_84"/></StgValue>
</operation>

<operation id="1286" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:488  %xor_ln27_42 = xor i32 %bitcast_ln27_84, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_42"/></StgValue>
</operation>

<operation id="1287" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32">
<![CDATA[
:489  %bitcast_ln27_85 = bitcast i32 %xor_ln27_42 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_85"/></StgValue>
</operation>

<operation id="1288" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:490  %x_assign_41 = fmul float %bitcast_ln27_85, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_41"/></StgValue>
</operation>

<operation id="1289" st_id="45" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="6">
<![CDATA[
:497  %U_1_load_43 = load float* %U_1_addr_43, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_43"/></StgValue>
</operation>

<operation id="1290" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:507  %U_1_addr_44 = getelementptr [64 x float]* %U_1, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="U_1_addr_44"/></StgValue>
</operation>

<operation id="1291" st_id="45" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="6">
<![CDATA[
:508  %U_1_load_44 = load float* %U_1_addr_44, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_44"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1292" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %V_addr_11 = getelementptr [64 x float]* %V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="V_addr_11"/></StgValue>
</operation>

<operation id="1293" st_id="46" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:124  store float %tmp_5_1_3, float* %V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1294" st_id="46" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="1295" st_id="46" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="1296" st_id="46" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="1297" st_id="46" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="1298" st_id="46" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="1299" st_id="46" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="1300" st_id="46" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="1301" st_id="46" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="1302" st_id="46" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1303" st_id="46" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1304" st_id="46" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1305" st_id="46" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1306" st_id="46" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1307" st_id="46" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1308" st_id="46" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1309" st_id="46" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1310" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:312  %tmp_4_3_6 = fadd float %tmp_i_i26, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_6"/></StgValue>
</operation>

<operation id="1311" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:323  %tmp_4_3_7 = fadd float %tmp_i_i27, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_7"/></StgValue>
</operation>

<operation id="1312" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_4_4 = fadd float %tmp_i_i28, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="1313" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:345  %tmp_4_4_1 = fadd float %tmp_i_i29, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_1"/></StgValue>
</operation>

<operation id="1314" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:356  %tmp_4_4_2 = fadd float %tmp_i_i30, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_2"/></StgValue>
</operation>

<operation id="1315" st_id="46" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:366  %tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i31"/></StgValue>
</operation>

<operation id="1316" st_id="46" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:379  %tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i32"/></StgValue>
</operation>

<operation id="1317" st_id="46" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:390  %tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i33"/></StgValue>
</operation>

<operation id="1318" st_id="46" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i34"/></StgValue>
</operation>

<operation id="1319" st_id="46" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:412  %tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i35"/></StgValue>
</operation>

<operation id="1320" st_id="46" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:423  %tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i36"/></StgValue>
</operation>

<operation id="1321" st_id="46" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:434  %tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i37"/></StgValue>
</operation>

<operation id="1322" st_id="46" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:445  %tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i38"/></StgValue>
</operation>

<operation id="1323" st_id="46" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:456  %tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i39"/></StgValue>
</operation>

<operation id="1324" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:468  %x_assign_39 = fmul float %bitcast_ln27_81, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_39"/></StgValue>
</operation>

<operation id="1325" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %x_assign_40 = fmul float %bitcast_ln27_83, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_40"/></StgValue>
</operation>

<operation id="1326" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:490  %x_assign_41 = fmul float %bitcast_ln27_85, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_41"/></StgValue>
</operation>

<operation id="1327" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32">
<![CDATA[
:498  %bitcast_ln27_86 = bitcast float %U_1_load_43 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_86"/></StgValue>
</operation>

<operation id="1328" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:499  %xor_ln27_43 = xor i32 %bitcast_ln27_86, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_43"/></StgValue>
</operation>

<operation id="1329" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32">
<![CDATA[
:500  %bitcast_ln27_87 = bitcast i32 %xor_ln27_43 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_87"/></StgValue>
</operation>

<operation id="1330" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:501  %x_assign_42 = fmul float %bitcast_ln27_87, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_42"/></StgValue>
</operation>

<operation id="1331" st_id="46" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="6">
<![CDATA[
:508  %U_1_load_44 = load float* %U_1_addr_44, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_44"/></StgValue>
</operation>

<operation id="1332" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:518  %U_1_addr_45 = getelementptr [64 x float]* %U_1, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="U_1_addr_45"/></StgValue>
</operation>

<operation id="1333" st_id="46" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="6">
<![CDATA[
:519  %U_1_load_45 = load float* %U_1_addr_45, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_45"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1334" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %V_addr_12 = getelementptr [64 x float]* %V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="V_addr_12"/></StgValue>
</operation>

<operation id="1335" st_id="47" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:135  store float %tmp_5_1_4, float* %V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1336" st_id="47" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="1337" st_id="47" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="1338" st_id="47" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="1339" st_id="47" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="1340" st_id="47" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="1341" st_id="47" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="1342" st_id="47" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="1343" st_id="47" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1344" st_id="47" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1345" st_id="47" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1346" st_id="47" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1347" st_id="47" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1348" st_id="47" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1349" st_id="47" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1350" st_id="47" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1351" st_id="47" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1352" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:323  %tmp_4_3_7 = fadd float %tmp_i_i27, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_3_7"/></StgValue>
</operation>

<operation id="1353" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_4_4 = fadd float %tmp_i_i28, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="1354" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:345  %tmp_4_4_1 = fadd float %tmp_i_i29, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_1"/></StgValue>
</operation>

<operation id="1355" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:356  %tmp_4_4_2 = fadd float %tmp_i_i30, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_2"/></StgValue>
</operation>

<operation id="1356" st_id="47" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:367  %tmp_4_4_3 = fadd float %tmp_i_i31, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_3"/></StgValue>
</operation>

<operation id="1357" st_id="47" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:379  %tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i32"/></StgValue>
</operation>

<operation id="1358" st_id="47" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:390  %tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i33"/></StgValue>
</operation>

<operation id="1359" st_id="47" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i34"/></StgValue>
</operation>

<operation id="1360" st_id="47" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:412  %tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i35"/></StgValue>
</operation>

<operation id="1361" st_id="47" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:423  %tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i36"/></StgValue>
</operation>

<operation id="1362" st_id="47" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:434  %tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i37"/></StgValue>
</operation>

<operation id="1363" st_id="47" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:445  %tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i38"/></StgValue>
</operation>

<operation id="1364" st_id="47" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:456  %tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i39"/></StgValue>
</operation>

<operation id="1365" st_id="47" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i40"/></StgValue>
</operation>

<operation id="1366" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %x_assign_40 = fmul float %bitcast_ln27_83, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_40"/></StgValue>
</operation>

<operation id="1367" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:490  %x_assign_41 = fmul float %bitcast_ln27_85, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_41"/></StgValue>
</operation>

<operation id="1368" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:501  %x_assign_42 = fmul float %bitcast_ln27_87, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_42"/></StgValue>
</operation>

<operation id="1369" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32">
<![CDATA[
:509  %bitcast_ln27_88 = bitcast float %U_1_load_44 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_88"/></StgValue>
</operation>

<operation id="1370" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:510  %xor_ln27_44 = xor i32 %bitcast_ln27_88, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_44"/></StgValue>
</operation>

<operation id="1371" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32">
<![CDATA[
:511  %bitcast_ln27_89 = bitcast i32 %xor_ln27_44 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_89"/></StgValue>
</operation>

<operation id="1372" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:512  %x_assign_43 = fmul float %bitcast_ln27_89, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_43"/></StgValue>
</operation>

<operation id="1373" st_id="47" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="6">
<![CDATA[
:519  %U_1_load_45 = load float* %U_1_addr_45, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_45"/></StgValue>
</operation>

<operation id="1374" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:529  %U_1_addr_46 = getelementptr [64 x float]* %U_1, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="U_1_addr_46"/></StgValue>
</operation>

<operation id="1375" st_id="47" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="6">
<![CDATA[
:530  %U_1_load_46 = load float* %U_1_addr_46, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_46"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1376" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %V_addr_13 = getelementptr [64 x float]* %V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="V_addr_13"/></StgValue>
</operation>

<operation id="1377" st_id="48" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:146  store float %tmp_5_1_5, float* %V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1378" st_id="48" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="1379" st_id="48" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="1380" st_id="48" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="1381" st_id="48" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="1382" st_id="48" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="1383" st_id="48" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="1384" st_id="48" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1385" st_id="48" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1386" st_id="48" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1387" st_id="48" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1388" st_id="48" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1389" st_id="48" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1390" st_id="48" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1391" st_id="48" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1392" st_id="48" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1393" st_id="48" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1394" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_4_4 = fadd float %tmp_i_i28, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="1395" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:345  %tmp_4_4_1 = fadd float %tmp_i_i29, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_1"/></StgValue>
</operation>

<operation id="1396" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:356  %tmp_4_4_2 = fadd float %tmp_i_i30, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_2"/></StgValue>
</operation>

<operation id="1397" st_id="48" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:367  %tmp_4_4_3 = fadd float %tmp_i_i31, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_3"/></StgValue>
</operation>

<operation id="1398" st_id="48" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:380  %tmp_4_4_5 = fadd float %tmp_i_i32, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_5"/></StgValue>
</operation>

<operation id="1399" st_id="48" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:390  %tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i33"/></StgValue>
</operation>

<operation id="1400" st_id="48" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i34"/></StgValue>
</operation>

<operation id="1401" st_id="48" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:412  %tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i35"/></StgValue>
</operation>

<operation id="1402" st_id="48" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:423  %tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i36"/></StgValue>
</operation>

<operation id="1403" st_id="48" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:434  %tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i37"/></StgValue>
</operation>

<operation id="1404" st_id="48" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:445  %tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i38"/></StgValue>
</operation>

<operation id="1405" st_id="48" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:456  %tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i39"/></StgValue>
</operation>

<operation id="1406" st_id="48" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i40"/></StgValue>
</operation>

<operation id="1407" st_id="48" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i41"/></StgValue>
</operation>

<operation id="1408" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:490  %x_assign_41 = fmul float %bitcast_ln27_85, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_41"/></StgValue>
</operation>

<operation id="1409" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:501  %x_assign_42 = fmul float %bitcast_ln27_87, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_42"/></StgValue>
</operation>

<operation id="1410" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:512  %x_assign_43 = fmul float %bitcast_ln27_89, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_43"/></StgValue>
</operation>

<operation id="1411" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32">
<![CDATA[
:520  %bitcast_ln27_90 = bitcast float %U_1_load_45 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_90"/></StgValue>
</operation>

<operation id="1412" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:521  %xor_ln27_45 = xor i32 %bitcast_ln27_90, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_45"/></StgValue>
</operation>

<operation id="1413" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32">
<![CDATA[
:522  %bitcast_ln27_91 = bitcast i32 %xor_ln27_45 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_91"/></StgValue>
</operation>

<operation id="1414" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:523  %x_assign_44 = fmul float %bitcast_ln27_91, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_44"/></StgValue>
</operation>

<operation id="1415" st_id="48" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="6">
<![CDATA[
:530  %U_1_load_46 = load float* %U_1_addr_46, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_46"/></StgValue>
</operation>

<operation id="1416" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:540  %U_1_addr_47 = getelementptr [64 x float]* %U_1, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="U_1_addr_47"/></StgValue>
</operation>

<operation id="1417" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="6">
<![CDATA[
:541  %U_1_load_47 = load float* %U_1_addr_47, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_47"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1418" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %V_addr_14 = getelementptr [64 x float]* %V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="V_addr_14"/></StgValue>
</operation>

<operation id="1419" st_id="49" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:157  store float %tmp_5_1_6, float* %V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1420" st_id="49" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="1421" st_id="49" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="1422" st_id="49" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="1423" st_id="49" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="1424" st_id="49" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="1425" st_id="49" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1426" st_id="49" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1427" st_id="49" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1428" st_id="49" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1429" st_id="49" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1430" st_id="49" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1431" st_id="49" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1432" st_id="49" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1433" st_id="49" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1434" st_id="49" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1435" st_id="49" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1436" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:345  %tmp_4_4_1 = fadd float %tmp_i_i29, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_1"/></StgValue>
</operation>

<operation id="1437" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:356  %tmp_4_4_2 = fadd float %tmp_i_i30, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_2"/></StgValue>
</operation>

<operation id="1438" st_id="49" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:367  %tmp_4_4_3 = fadd float %tmp_i_i31, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_3"/></StgValue>
</operation>

<operation id="1439" st_id="49" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:380  %tmp_4_4_5 = fadd float %tmp_i_i32, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_5"/></StgValue>
</operation>

<operation id="1440" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:391  %tmp_4_4_6 = fadd float %tmp_i_i33, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_6"/></StgValue>
</operation>

<operation id="1441" st_id="49" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i34"/></StgValue>
</operation>

<operation id="1442" st_id="49" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:412  %tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i35"/></StgValue>
</operation>

<operation id="1443" st_id="49" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:423  %tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i36"/></StgValue>
</operation>

<operation id="1444" st_id="49" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:434  %tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i37"/></StgValue>
</operation>

<operation id="1445" st_id="49" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:445  %tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i38"/></StgValue>
</operation>

<operation id="1446" st_id="49" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:456  %tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i39"/></StgValue>
</operation>

<operation id="1447" st_id="49" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i40"/></StgValue>
</operation>

<operation id="1448" st_id="49" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i41"/></StgValue>
</operation>

<operation id="1449" st_id="49" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i42"/></StgValue>
</operation>

<operation id="1450" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:501  %x_assign_42 = fmul float %bitcast_ln27_87, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_42"/></StgValue>
</operation>

<operation id="1451" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:512  %x_assign_43 = fmul float %bitcast_ln27_89, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_43"/></StgValue>
</operation>

<operation id="1452" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:523  %x_assign_44 = fmul float %bitcast_ln27_91, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_44"/></StgValue>
</operation>

<operation id="1453" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32">
<![CDATA[
:531  %bitcast_ln27_92 = bitcast float %U_1_load_46 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_92"/></StgValue>
</operation>

<operation id="1454" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:532  %xor_ln27_46 = xor i32 %bitcast_ln27_92, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_46"/></StgValue>
</operation>

<operation id="1455" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32">
<![CDATA[
:533  %bitcast_ln27_93 = bitcast i32 %xor_ln27_46 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_93"/></StgValue>
</operation>

<operation id="1456" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:534  %x_assign_45 = fmul float %bitcast_ln27_93, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_45"/></StgValue>
</operation>

<operation id="1457" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="6">
<![CDATA[
:541  %U_1_load_47 = load float* %U_1_addr_47, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_47"/></StgValue>
</operation>

<operation id="1458" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:553  %U_1_addr_48 = getelementptr [64 x float]* %U_1, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="U_1_addr_48"/></StgValue>
</operation>

<operation id="1459" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="6">
<![CDATA[
:554  %U_1_load_48 = load float* %U_1_addr_48, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_48"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1460" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %V_addr_15 = getelementptr [64 x float]* %V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="V_addr_15"/></StgValue>
</operation>

<operation id="1461" st_id="50" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:168  store float %tmp_5_1_7, float* %V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1462" st_id="50" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="1463" st_id="50" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="1464" st_id="50" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="1465" st_id="50" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="1466" st_id="50" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1467" st_id="50" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1468" st_id="50" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1469" st_id="50" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1470" st_id="50" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1471" st_id="50" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1472" st_id="50" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1473" st_id="50" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1474" st_id="50" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1475" st_id="50" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1476" st_id="50" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1477" st_id="50" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="1478" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:356  %tmp_4_4_2 = fadd float %tmp_i_i30, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_2"/></StgValue>
</operation>

<operation id="1479" st_id="50" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:367  %tmp_4_4_3 = fadd float %tmp_i_i31, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_3"/></StgValue>
</operation>

<operation id="1480" st_id="50" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:380  %tmp_4_4_5 = fadd float %tmp_i_i32, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_5"/></StgValue>
</operation>

<operation id="1481" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:391  %tmp_4_4_6 = fadd float %tmp_i_i33, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_6"/></StgValue>
</operation>

<operation id="1482" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:402  %tmp_4_4_7 = fadd float %tmp_i_i34, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_7"/></StgValue>
</operation>

<operation id="1483" st_id="50" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:412  %tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i35"/></StgValue>
</operation>

<operation id="1484" st_id="50" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:423  %tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i36"/></StgValue>
</operation>

<operation id="1485" st_id="50" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:434  %tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i37"/></StgValue>
</operation>

<operation id="1486" st_id="50" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:445  %tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i38"/></StgValue>
</operation>

<operation id="1487" st_id="50" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:456  %tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i39"/></StgValue>
</operation>

<operation id="1488" st_id="50" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i40"/></StgValue>
</operation>

<operation id="1489" st_id="50" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i41"/></StgValue>
</operation>

<operation id="1490" st_id="50" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i42"/></StgValue>
</operation>

<operation id="1491" st_id="50" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i43"/></StgValue>
</operation>

<operation id="1492" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:512  %x_assign_43 = fmul float %bitcast_ln27_89, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_43"/></StgValue>
</operation>

<operation id="1493" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:523  %x_assign_44 = fmul float %bitcast_ln27_91, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_44"/></StgValue>
</operation>

<operation id="1494" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:534  %x_assign_45 = fmul float %bitcast_ln27_93, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_45"/></StgValue>
</operation>

<operation id="1495" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32">
<![CDATA[
:542  %bitcast_ln27_94 = bitcast float %U_1_load_47 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_94"/></StgValue>
</operation>

<operation id="1496" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:543  %xor_ln27_47 = xor i32 %bitcast_ln27_94, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_47"/></StgValue>
</operation>

<operation id="1497" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32">
<![CDATA[
:544  %bitcast_ln27_95 = bitcast i32 %xor_ln27_47 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_95"/></StgValue>
</operation>

<operation id="1498" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:545  %x_assign_46 = fmul float %bitcast_ln27_95, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_46"/></StgValue>
</operation>

<operation id="1499" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="6">
<![CDATA[
:554  %U_1_load_48 = load float* %U_1_addr_48, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_48"/></StgValue>
</operation>

<operation id="1500" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:564  %U_1_addr_49 = getelementptr [64 x float]* %U_1, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="U_1_addr_49"/></StgValue>
</operation>

<operation id="1501" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="6">
<![CDATA[
:565  %U_1_load_49 = load float* %U_1_addr_49, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_49"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1502" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %V_addr_16 = getelementptr [64 x float]* %V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="V_addr_16"/></StgValue>
</operation>

<operation id="1503" st_id="51" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:179  store float %tmp_5_2, float* %V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1504" st_id="51" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="1505" st_id="51" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="1506" st_id="51" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="1507" st_id="51" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1508" st_id="51" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1509" st_id="51" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1510" st_id="51" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1511" st_id="51" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1512" st_id="51" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1513" st_id="51" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1514" st_id="51" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1515" st_id="51" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1516" st_id="51" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1517" st_id="51" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1518" st_id="51" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="1519" st_id="51" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="1520" st_id="51" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:367  %tmp_4_4_3 = fadd float %tmp_i_i31, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_3"/></StgValue>
</operation>

<operation id="1521" st_id="51" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:380  %tmp_4_4_5 = fadd float %tmp_i_i32, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_5"/></StgValue>
</operation>

<operation id="1522" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:391  %tmp_4_4_6 = fadd float %tmp_i_i33, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_6"/></StgValue>
</operation>

<operation id="1523" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:402  %tmp_4_4_7 = fadd float %tmp_i_i34, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_7"/></StgValue>
</operation>

<operation id="1524" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:413  %tmp_4_5 = fadd float %tmp_i_i35, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="1525" st_id="51" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:423  %tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i36"/></StgValue>
</operation>

<operation id="1526" st_id="51" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:434  %tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i37"/></StgValue>
</operation>

<operation id="1527" st_id="51" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:445  %tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i38"/></StgValue>
</operation>

<operation id="1528" st_id="51" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:456  %tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i39"/></StgValue>
</operation>

<operation id="1529" st_id="51" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i40"/></StgValue>
</operation>

<operation id="1530" st_id="51" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i41"/></StgValue>
</operation>

<operation id="1531" st_id="51" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i42"/></StgValue>
</operation>

<operation id="1532" st_id="51" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i43"/></StgValue>
</operation>

<operation id="1533" st_id="51" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i44"/></StgValue>
</operation>

<operation id="1534" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:523  %x_assign_44 = fmul float %bitcast_ln27_91, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_44"/></StgValue>
</operation>

<operation id="1535" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:534  %x_assign_45 = fmul float %bitcast_ln27_93, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_45"/></StgValue>
</operation>

<operation id="1536" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:545  %x_assign_46 = fmul float %bitcast_ln27_95, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_46"/></StgValue>
</operation>

<operation id="1537" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32">
<![CDATA[
:555  %bitcast_ln27_96 = bitcast float %U_1_load_48 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_96"/></StgValue>
</operation>

<operation id="1538" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:556  %xor_ln27_48 = xor i32 %bitcast_ln27_96, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_48"/></StgValue>
</operation>

<operation id="1539" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32">
<![CDATA[
:557  %bitcast_ln27_97 = bitcast i32 %xor_ln27_48 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_97"/></StgValue>
</operation>

<operation id="1540" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:558  %x_assign_47 = fmul float %bitcast_ln27_97, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_47"/></StgValue>
</operation>

<operation id="1541" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="6">
<![CDATA[
:565  %U_1_load_49 = load float* %U_1_addr_49, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_49"/></StgValue>
</operation>

<operation id="1542" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:575  %U_1_addr_50 = getelementptr [64 x float]* %U_1, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="U_1_addr_50"/></StgValue>
</operation>

<operation id="1543" st_id="51" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="6">
<![CDATA[
:576  %U_1_load_50 = load float* %U_1_addr_50, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_50"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1544" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189  %V_addr_17 = getelementptr [64 x float]* %V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="V_addr_17"/></StgValue>
</operation>

<operation id="1545" st_id="52" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:190  store float %tmp_5_2_1, float* %V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1546" st_id="52" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="1547" st_id="52" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="1548" st_id="52" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1549" st_id="52" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1550" st_id="52" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1551" st_id="52" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1552" st_id="52" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1553" st_id="52" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1554" st_id="52" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1555" st_id="52" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1556" st_id="52" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1557" st_id="52" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1558" st_id="52" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1559" st_id="52" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="1560" st_id="52" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="1561" st_id="52" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="1562" st_id="52" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:380  %tmp_4_4_5 = fadd float %tmp_i_i32, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_5"/></StgValue>
</operation>

<operation id="1563" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:391  %tmp_4_4_6 = fadd float %tmp_i_i33, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_6"/></StgValue>
</operation>

<operation id="1564" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:402  %tmp_4_4_7 = fadd float %tmp_i_i34, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_7"/></StgValue>
</operation>

<operation id="1565" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:413  %tmp_4_5 = fadd float %tmp_i_i35, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="1566" st_id="52" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:424  %tmp_4_5_1 = fadd float %tmp_i_i36, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_1"/></StgValue>
</operation>

<operation id="1567" st_id="52" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:434  %tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i37"/></StgValue>
</operation>

<operation id="1568" st_id="52" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:445  %tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i38"/></StgValue>
</operation>

<operation id="1569" st_id="52" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:456  %tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i39"/></StgValue>
</operation>

<operation id="1570" st_id="52" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i40"/></StgValue>
</operation>

<operation id="1571" st_id="52" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i41"/></StgValue>
</operation>

<operation id="1572" st_id="52" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i42"/></StgValue>
</operation>

<operation id="1573" st_id="52" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i43"/></StgValue>
</operation>

<operation id="1574" st_id="52" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i44"/></StgValue>
</operation>

<operation id="1575" st_id="52" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  %tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i45"/></StgValue>
</operation>

<operation id="1576" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:534  %x_assign_45 = fmul float %bitcast_ln27_93, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_45"/></StgValue>
</operation>

<operation id="1577" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:545  %x_assign_46 = fmul float %bitcast_ln27_95, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_46"/></StgValue>
</operation>

<operation id="1578" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:558  %x_assign_47 = fmul float %bitcast_ln27_97, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_47"/></StgValue>
</operation>

<operation id="1579" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32">
<![CDATA[
:566  %bitcast_ln27_98 = bitcast float %U_1_load_49 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_98"/></StgValue>
</operation>

<operation id="1580" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:567  %xor_ln27_49 = xor i32 %bitcast_ln27_98, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_49"/></StgValue>
</operation>

<operation id="1581" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32">
<![CDATA[
:568  %bitcast_ln27_99 = bitcast i32 %xor_ln27_49 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_99"/></StgValue>
</operation>

<operation id="1582" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:569  %x_assign_48 = fmul float %bitcast_ln27_99, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_48"/></StgValue>
</operation>

<operation id="1583" st_id="52" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="6">
<![CDATA[
:576  %U_1_load_50 = load float* %U_1_addr_50, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_50"/></StgValue>
</operation>

<operation id="1584" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:586  %U_1_addr_51 = getelementptr [64 x float]* %U_1, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="U_1_addr_51"/></StgValue>
</operation>

<operation id="1585" st_id="52" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="6">
<![CDATA[
:587  %U_1_load_51 = load float* %U_1_addr_51, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_51"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1586" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202  %V_addr_19 = getelementptr [64 x float]* %V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="V_addr_19"/></StgValue>
</operation>

<operation id="1587" st_id="53" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:203  store float %tmp_5_2_3, float* %V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1588" st_id="53" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="1589" st_id="53" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1590" st_id="53" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1591" st_id="53" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1592" st_id="53" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1593" st_id="53" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1594" st_id="53" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1595" st_id="53" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1596" st_id="53" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1597" st_id="53" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1598" st_id="53" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1599" st_id="53" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1600" st_id="53" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="1601" st_id="53" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="1602" st_id="53" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="1603" st_id="53" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="1604" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:391  %tmp_4_4_6 = fadd float %tmp_i_i33, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_6"/></StgValue>
</operation>

<operation id="1605" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:402  %tmp_4_4_7 = fadd float %tmp_i_i34, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_7"/></StgValue>
</operation>

<operation id="1606" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:413  %tmp_4_5 = fadd float %tmp_i_i35, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="1607" st_id="53" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:424  %tmp_4_5_1 = fadd float %tmp_i_i36, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_1"/></StgValue>
</operation>

<operation id="1608" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:435  %tmp_4_5_2 = fadd float %tmp_i_i37, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_2"/></StgValue>
</operation>

<operation id="1609" st_id="53" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:445  %tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i38"/></StgValue>
</operation>

<operation id="1610" st_id="53" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:456  %tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i39"/></StgValue>
</operation>

<operation id="1611" st_id="53" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i40"/></StgValue>
</operation>

<operation id="1612" st_id="53" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i41"/></StgValue>
</operation>

<operation id="1613" st_id="53" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i42"/></StgValue>
</operation>

<operation id="1614" st_id="53" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i43"/></StgValue>
</operation>

<operation id="1615" st_id="53" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i44"/></StgValue>
</operation>

<operation id="1616" st_id="53" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  %tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i45"/></StgValue>
</operation>

<operation id="1617" st_id="53" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:535  %tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i46"/></StgValue>
</operation>

<operation id="1618" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:545  %x_assign_46 = fmul float %bitcast_ln27_95, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_46"/></StgValue>
</operation>

<operation id="1619" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:558  %x_assign_47 = fmul float %bitcast_ln27_97, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_47"/></StgValue>
</operation>

<operation id="1620" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:569  %x_assign_48 = fmul float %bitcast_ln27_99, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_48"/></StgValue>
</operation>

<operation id="1621" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32">
<![CDATA[
:577  %bitcast_ln27_100 = bitcast float %U_1_load_50 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_100"/></StgValue>
</operation>

<operation id="1622" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:578  %xor_ln27_50 = xor i32 %bitcast_ln27_100, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_50"/></StgValue>
</operation>

<operation id="1623" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32">
<![CDATA[
:579  %bitcast_ln27_101 = bitcast i32 %xor_ln27_50 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_101"/></StgValue>
</operation>

<operation id="1624" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:580  %x_assign_49 = fmul float %bitcast_ln27_101, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_49"/></StgValue>
</operation>

<operation id="1625" st_id="53" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="6">
<![CDATA[
:587  %U_1_load_51 = load float* %U_1_addr_51, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_51"/></StgValue>
</operation>

<operation id="1626" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:597  %U_1_addr_52 = getelementptr [64 x float]* %U_1, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="U_1_addr_52"/></StgValue>
</operation>

<operation id="1627" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="6">
<![CDATA[
:598  %U_1_load_52 = load float* %U_1_addr_52, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_52"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1628" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:213  %V_addr_20 = getelementptr [64 x float]* %V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="V_addr_20"/></StgValue>
</operation>

<operation id="1629" st_id="54" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:214  store float %tmp_5_2_4, float* %V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1630" st_id="54" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="1631" st_id="54" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1632" st_id="54" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1633" st_id="54" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1634" st_id="54" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1635" st_id="54" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1636" st_id="54" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1637" st_id="54" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1638" st_id="54" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1639" st_id="54" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1640" st_id="54" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1641" st_id="54" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="1642" st_id="54" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="1643" st_id="54" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="1644" st_id="54" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="1645" st_id="54" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="1646" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:402  %tmp_4_4_7 = fadd float %tmp_i_i34, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_4_7"/></StgValue>
</operation>

<operation id="1647" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:413  %tmp_4_5 = fadd float %tmp_i_i35, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="1648" st_id="54" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:424  %tmp_4_5_1 = fadd float %tmp_i_i36, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_1"/></StgValue>
</operation>

<operation id="1649" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:435  %tmp_4_5_2 = fadd float %tmp_i_i37, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_2"/></StgValue>
</operation>

<operation id="1650" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:446  %tmp_4_5_3 = fadd float %tmp_i_i38, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_3"/></StgValue>
</operation>

<operation id="1651" st_id="54" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:456  %tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i39"/></StgValue>
</operation>

<operation id="1652" st_id="54" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i40"/></StgValue>
</operation>

<operation id="1653" st_id="54" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i41"/></StgValue>
</operation>

<operation id="1654" st_id="54" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i42"/></StgValue>
</operation>

<operation id="1655" st_id="54" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i43"/></StgValue>
</operation>

<operation id="1656" st_id="54" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i44"/></StgValue>
</operation>

<operation id="1657" st_id="54" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  %tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i45"/></StgValue>
</operation>

<operation id="1658" st_id="54" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:535  %tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i46"/></StgValue>
</operation>

<operation id="1659" st_id="54" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:546  %tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i47"/></StgValue>
</operation>

<operation id="1660" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:558  %x_assign_47 = fmul float %bitcast_ln27_97, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_47"/></StgValue>
</operation>

<operation id="1661" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:569  %x_assign_48 = fmul float %bitcast_ln27_99, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_48"/></StgValue>
</operation>

<operation id="1662" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:580  %x_assign_49 = fmul float %bitcast_ln27_101, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_49"/></StgValue>
</operation>

<operation id="1663" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32">
<![CDATA[
:588  %bitcast_ln27_102 = bitcast float %U_1_load_51 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_102"/></StgValue>
</operation>

<operation id="1664" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:589  %xor_ln27_51 = xor i32 %bitcast_ln27_102, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_51"/></StgValue>
</operation>

<operation id="1665" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32">
<![CDATA[
:590  %bitcast_ln27_103 = bitcast i32 %xor_ln27_51 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_103"/></StgValue>
</operation>

<operation id="1666" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:591  %x_assign_50 = fmul float %bitcast_ln27_103, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_50"/></StgValue>
</operation>

<operation id="1667" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="6">
<![CDATA[
:598  %U_1_load_52 = load float* %U_1_addr_52, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_52"/></StgValue>
</operation>

<operation id="1668" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:608  %U_1_addr_53 = getelementptr [64 x float]* %U_1, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="U_1_addr_53"/></StgValue>
</operation>

<operation id="1669" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="6">
<![CDATA[
:609  %U_1_load_53 = load float* %U_1_addr_53, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_53"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1670" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224  %V_addr_21 = getelementptr [64 x float]* %V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="V_addr_21"/></StgValue>
</operation>

<operation id="1671" st_id="55" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:225  store float %tmp_5_2_5, float* %V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1672" st_id="55" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="1673" st_id="55" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1674" st_id="55" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1675" st_id="55" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1676" st_id="55" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1677" st_id="55" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1678" st_id="55" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1679" st_id="55" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1680" st_id="55" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1681" st_id="55" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1682" st_id="55" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="1683" st_id="55" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="1684" st_id="55" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="1685" st_id="55" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="1686" st_id="55" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="1687" st_id="55" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="1688" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:413  %tmp_4_5 = fadd float %tmp_i_i35, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="1689" st_id="55" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:424  %tmp_4_5_1 = fadd float %tmp_i_i36, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_1"/></StgValue>
</operation>

<operation id="1690" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:435  %tmp_4_5_2 = fadd float %tmp_i_i37, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_2"/></StgValue>
</operation>

<operation id="1691" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:446  %tmp_4_5_3 = fadd float %tmp_i_i38, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_3"/></StgValue>
</operation>

<operation id="1692" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:457  %tmp_4_5_4 = fadd float %tmp_i_i39, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_4"/></StgValue>
</operation>

<operation id="1693" st_id="55" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i40"/></StgValue>
</operation>

<operation id="1694" st_id="55" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i41"/></StgValue>
</operation>

<operation id="1695" st_id="55" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i42"/></StgValue>
</operation>

<operation id="1696" st_id="55" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i43"/></StgValue>
</operation>

<operation id="1697" st_id="55" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i44"/></StgValue>
</operation>

<operation id="1698" st_id="55" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  %tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i45"/></StgValue>
</operation>

<operation id="1699" st_id="55" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:535  %tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i46"/></StgValue>
</operation>

<operation id="1700" st_id="55" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:546  %tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i47"/></StgValue>
</operation>

<operation id="1701" st_id="55" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:559  %tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i48"/></StgValue>
</operation>

<operation id="1702" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:569  %x_assign_48 = fmul float %bitcast_ln27_99, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_48"/></StgValue>
</operation>

<operation id="1703" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:580  %x_assign_49 = fmul float %bitcast_ln27_101, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_49"/></StgValue>
</operation>

<operation id="1704" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:591  %x_assign_50 = fmul float %bitcast_ln27_103, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_50"/></StgValue>
</operation>

<operation id="1705" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32">
<![CDATA[
:599  %bitcast_ln27_104 = bitcast float %U_1_load_52 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_104"/></StgValue>
</operation>

<operation id="1706" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:600  %xor_ln27_52 = xor i32 %bitcast_ln27_104, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_52"/></StgValue>
</operation>

<operation id="1707" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32">
<![CDATA[
:601  %bitcast_ln27_105 = bitcast i32 %xor_ln27_52 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_105"/></StgValue>
</operation>

<operation id="1708" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:602  %x_assign_51 = fmul float %bitcast_ln27_105, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_51"/></StgValue>
</operation>

<operation id="1709" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="6">
<![CDATA[
:609  %U_1_load_53 = load float* %U_1_addr_53, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_53"/></StgValue>
</operation>

<operation id="1710" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:619  %U_1_addr_54 = getelementptr [64 x float]* %U_1, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="U_1_addr_54"/></StgValue>
</operation>

<operation id="1711" st_id="55" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="6">
<![CDATA[
:620  %U_1_load_54 = load float* %U_1_addr_54, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_54"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1712" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235  %V_addr_22 = getelementptr [64 x float]* %V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="V_addr_22"/></StgValue>
</operation>

<operation id="1713" st_id="56" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:236  store float %tmp_5_2_6, float* %V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1714" st_id="56" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="1715" st_id="56" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1716" st_id="56" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1717" st_id="56" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1718" st_id="56" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1719" st_id="56" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1720" st_id="56" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1721" st_id="56" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1722" st_id="56" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1723" st_id="56" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="1724" st_id="56" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="1725" st_id="56" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="1726" st_id="56" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="1727" st_id="56" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="1728" st_id="56" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="1729" st_id="56" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="1730" st_id="56" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:424  %tmp_4_5_1 = fadd float %tmp_i_i36, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_1"/></StgValue>
</operation>

<operation id="1731" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:435  %tmp_4_5_2 = fadd float %tmp_i_i37, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_2"/></StgValue>
</operation>

<operation id="1732" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:446  %tmp_4_5_3 = fadd float %tmp_i_i38, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_3"/></StgValue>
</operation>

<operation id="1733" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:457  %tmp_4_5_4 = fadd float %tmp_i_i39, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_4"/></StgValue>
</operation>

<operation id="1734" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:470  %tmp_4_5_6 = fadd float %tmp_i_i40, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_6"/></StgValue>
</operation>

<operation id="1735" st_id="56" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i41"/></StgValue>
</operation>

<operation id="1736" st_id="56" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i42"/></StgValue>
</operation>

<operation id="1737" st_id="56" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i43"/></StgValue>
</operation>

<operation id="1738" st_id="56" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i44"/></StgValue>
</operation>

<operation id="1739" st_id="56" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  %tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i45"/></StgValue>
</operation>

<operation id="1740" st_id="56" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:535  %tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i46"/></StgValue>
</operation>

<operation id="1741" st_id="56" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:546  %tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i47"/></StgValue>
</operation>

<operation id="1742" st_id="56" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:559  %tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i48"/></StgValue>
</operation>

<operation id="1743" st_id="56" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:570  %tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i49"/></StgValue>
</operation>

<operation id="1744" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:580  %x_assign_49 = fmul float %bitcast_ln27_101, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_49"/></StgValue>
</operation>

<operation id="1745" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:591  %x_assign_50 = fmul float %bitcast_ln27_103, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_50"/></StgValue>
</operation>

<operation id="1746" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:602  %x_assign_51 = fmul float %bitcast_ln27_105, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_51"/></StgValue>
</operation>

<operation id="1747" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32">
<![CDATA[
:610  %bitcast_ln27_106 = bitcast float %U_1_load_53 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_106"/></StgValue>
</operation>

<operation id="1748" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:611  %xor_ln27_53 = xor i32 %bitcast_ln27_106, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_53"/></StgValue>
</operation>

<operation id="1749" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32">
<![CDATA[
:612  %bitcast_ln27_107 = bitcast i32 %xor_ln27_53 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_107"/></StgValue>
</operation>

<operation id="1750" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:613  %x_assign_52 = fmul float %bitcast_ln27_107, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_52"/></StgValue>
</operation>

<operation id="1751" st_id="56" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="6">
<![CDATA[
:620  %U_1_load_54 = load float* %U_1_addr_54, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_54"/></StgValue>
</operation>

<operation id="1752" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:630  %U_1_addr_55 = getelementptr [64 x float]* %U_1, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="U_1_addr_55"/></StgValue>
</operation>

<operation id="1753" st_id="56" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="6">
<![CDATA[
:631  %U_1_load_55 = load float* %U_1_addr_55, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_55"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1754" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:246  %V_addr_23 = getelementptr [64 x float]* %V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="V_addr_23"/></StgValue>
</operation>

<operation id="1755" st_id="57" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:247  store float %tmp_5_2_7, float* %V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1756" st_id="57" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1757" st_id="57" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1758" st_id="57" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1759" st_id="57" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1760" st_id="57" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1761" st_id="57" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1762" st_id="57" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1763" st_id="57" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1764" st_id="57" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="1765" st_id="57" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="1766" st_id="57" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="1767" st_id="57" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="1768" st_id="57" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="1769" st_id="57" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="1770" st_id="57" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="1771" st_id="57" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="1772" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:435  %tmp_4_5_2 = fadd float %tmp_i_i37, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_2"/></StgValue>
</operation>

<operation id="1773" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:446  %tmp_4_5_3 = fadd float %tmp_i_i38, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_3"/></StgValue>
</operation>

<operation id="1774" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:457  %tmp_4_5_4 = fadd float %tmp_i_i39, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_4"/></StgValue>
</operation>

<operation id="1775" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:470  %tmp_4_5_6 = fadd float %tmp_i_i40, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_6"/></StgValue>
</operation>

<operation id="1776" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:481  %tmp_4_5_7 = fadd float %tmp_i_i41, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_7"/></StgValue>
</operation>

<operation id="1777" st_id="57" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i42"/></StgValue>
</operation>

<operation id="1778" st_id="57" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i43"/></StgValue>
</operation>

<operation id="1779" st_id="57" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i44"/></StgValue>
</operation>

<operation id="1780" st_id="57" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  %tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i45"/></StgValue>
</operation>

<operation id="1781" st_id="57" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:535  %tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i46"/></StgValue>
</operation>

<operation id="1782" st_id="57" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:546  %tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i47"/></StgValue>
</operation>

<operation id="1783" st_id="57" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:559  %tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i48"/></StgValue>
</operation>

<operation id="1784" st_id="57" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:570  %tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i49"/></StgValue>
</operation>

<operation id="1785" st_id="57" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i50"/></StgValue>
</operation>

<operation id="1786" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:591  %x_assign_50 = fmul float %bitcast_ln27_103, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_50"/></StgValue>
</operation>

<operation id="1787" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:602  %x_assign_51 = fmul float %bitcast_ln27_105, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_51"/></StgValue>
</operation>

<operation id="1788" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:613  %x_assign_52 = fmul float %bitcast_ln27_107, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_52"/></StgValue>
</operation>

<operation id="1789" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32">
<![CDATA[
:621  %bitcast_ln27_108 = bitcast float %U_1_load_54 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_108"/></StgValue>
</operation>

<operation id="1790" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:622  %xor_ln27_54 = xor i32 %bitcast_ln27_108, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_54"/></StgValue>
</operation>

<operation id="1791" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32">
<![CDATA[
:623  %bitcast_ln27_109 = bitcast i32 %xor_ln27_54 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_109"/></StgValue>
</operation>

<operation id="1792" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:624  %x_assign_53 = fmul float %bitcast_ln27_109, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_53"/></StgValue>
</operation>

<operation id="1793" st_id="57" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="6">
<![CDATA[
:631  %U_1_load_55 = load float* %U_1_addr_55, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_55"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1794" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257  %V_addr_24 = getelementptr [64 x float]* %V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="V_addr_24"/></StgValue>
</operation>

<operation id="1795" st_id="58" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:258  store float %tmp_5_3, float* %V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1796" st_id="58" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="1797" st_id="58" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1798" st_id="58" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1799" st_id="58" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1800" st_id="58" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1801" st_id="58" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1802" st_id="58" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1803" st_id="58" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="1804" st_id="58" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="1805" st_id="58" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="1806" st_id="58" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="1807" st_id="58" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="1808" st_id="58" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="1809" st_id="58" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="1810" st_id="58" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="1811" st_id="58" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="1812" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:446  %tmp_4_5_3 = fadd float %tmp_i_i38, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_3"/></StgValue>
</operation>

<operation id="1813" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:457  %tmp_4_5_4 = fadd float %tmp_i_i39, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_4"/></StgValue>
</operation>

<operation id="1814" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:470  %tmp_4_5_6 = fadd float %tmp_i_i40, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_6"/></StgValue>
</operation>

<operation id="1815" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:481  %tmp_4_5_7 = fadd float %tmp_i_i41, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_7"/></StgValue>
</operation>

<operation id="1816" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:492  %tmp_4_6 = fadd float %tmp_i_i42, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="1817" st_id="58" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i43"/></StgValue>
</operation>

<operation id="1818" st_id="58" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i44"/></StgValue>
</operation>

<operation id="1819" st_id="58" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  %tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i45"/></StgValue>
</operation>

<operation id="1820" st_id="58" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:535  %tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i46"/></StgValue>
</operation>

<operation id="1821" st_id="58" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:546  %tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i47"/></StgValue>
</operation>

<operation id="1822" st_id="58" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:559  %tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i48"/></StgValue>
</operation>

<operation id="1823" st_id="58" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:570  %tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i49"/></StgValue>
</operation>

<operation id="1824" st_id="58" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i50"/></StgValue>
</operation>

<operation id="1825" st_id="58" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:592  %tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i51"/></StgValue>
</operation>

<operation id="1826" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:602  %x_assign_51 = fmul float %bitcast_ln27_105, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_51"/></StgValue>
</operation>

<operation id="1827" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:613  %x_assign_52 = fmul float %bitcast_ln27_107, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_52"/></StgValue>
</operation>

<operation id="1828" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:624  %x_assign_53 = fmul float %bitcast_ln27_109, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_53"/></StgValue>
</operation>

<operation id="1829" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32">
<![CDATA[
:632  %bitcast_ln27_110 = bitcast float %U_1_load_55 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_110"/></StgValue>
</operation>

<operation id="1830" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:633  %xor_ln27_55 = xor i32 %bitcast_ln27_110, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27_55"/></StgValue>
</operation>

<operation id="1831" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32">
<![CDATA[
:634  %bitcast_ln27_111 = bitcast i32 %xor_ln27_55 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_111"/></StgValue>
</operation>

<operation id="1832" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:635  %x_assign_54 = fmul float %bitcast_ln27_111, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_54"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1833" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268  %V_addr_25 = getelementptr [64 x float]* %V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="V_addr_25"/></StgValue>
</operation>

<operation id="1834" st_id="59" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:269  store float %tmp_5_3_1, float* %V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1835" st_id="59" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="1836" st_id="59" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1837" st_id="59" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1838" st_id="59" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1839" st_id="59" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1840" st_id="59" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1841" st_id="59" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="1842" st_id="59" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="1843" st_id="59" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="1844" st_id="59" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="1845" st_id="59" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="1846" st_id="59" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="1847" st_id="59" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="1848" st_id="59" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="1849" st_id="59" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="1850" st_id="59" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="1851" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:457  %tmp_4_5_4 = fadd float %tmp_i_i39, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_4"/></StgValue>
</operation>

<operation id="1852" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:470  %tmp_4_5_6 = fadd float %tmp_i_i40, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_6"/></StgValue>
</operation>

<operation id="1853" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:481  %tmp_4_5_7 = fadd float %tmp_i_i41, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_7"/></StgValue>
</operation>

<operation id="1854" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:492  %tmp_4_6 = fadd float %tmp_i_i42, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="1855" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_4_6_1 = fadd float %tmp_i_i43, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_1"/></StgValue>
</operation>

<operation id="1856" st_id="59" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i44"/></StgValue>
</operation>

<operation id="1857" st_id="59" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  %tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i45"/></StgValue>
</operation>

<operation id="1858" st_id="59" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:535  %tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i46"/></StgValue>
</operation>

<operation id="1859" st_id="59" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:546  %tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i47"/></StgValue>
</operation>

<operation id="1860" st_id="59" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:559  %tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i48"/></StgValue>
</operation>

<operation id="1861" st_id="59" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:570  %tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i49"/></StgValue>
</operation>

<operation id="1862" st_id="59" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i50"/></StgValue>
</operation>

<operation id="1863" st_id="59" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:592  %tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i51"/></StgValue>
</operation>

<operation id="1864" st_id="59" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:603  %tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i52"/></StgValue>
</operation>

<operation id="1865" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:613  %x_assign_52 = fmul float %bitcast_ln27_107, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_52"/></StgValue>
</operation>

<operation id="1866" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:624  %x_assign_53 = fmul float %bitcast_ln27_109, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_53"/></StgValue>
</operation>

<operation id="1867" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:635  %x_assign_54 = fmul float %bitcast_ln27_111, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_54"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1868" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:279  %V_addr_26 = getelementptr [64 x float]* %V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="V_addr_26"/></StgValue>
</operation>

<operation id="1869" st_id="60" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:280  store float %tmp_5_3_2, float* %V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1870" st_id="60" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1871" st_id="60" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1872" st_id="60" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1873" st_id="60" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1874" st_id="60" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1875" st_id="60" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="1876" st_id="60" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="1877" st_id="60" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="1878" st_id="60" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="1879" st_id="60" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="1880" st_id="60" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="1881" st_id="60" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="1882" st_id="60" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="1883" st_id="60" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="1884" st_id="60" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="1885" st_id="60" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="1886" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:470  %tmp_4_5_6 = fadd float %tmp_i_i40, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_6"/></StgValue>
</operation>

<operation id="1887" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:481  %tmp_4_5_7 = fadd float %tmp_i_i41, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_7"/></StgValue>
</operation>

<operation id="1888" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:492  %tmp_4_6 = fadd float %tmp_i_i42, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="1889" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_4_6_1 = fadd float %tmp_i_i43, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_1"/></StgValue>
</operation>

<operation id="1890" st_id="60" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:514  %tmp_4_6_2 = fadd float %tmp_i_i44, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_2"/></StgValue>
</operation>

<operation id="1891" st_id="60" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  %tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i45"/></StgValue>
</operation>

<operation id="1892" st_id="60" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:535  %tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i46"/></StgValue>
</operation>

<operation id="1893" st_id="60" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:546  %tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i47"/></StgValue>
</operation>

<operation id="1894" st_id="60" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:559  %tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i48"/></StgValue>
</operation>

<operation id="1895" st_id="60" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:570  %tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i49"/></StgValue>
</operation>

<operation id="1896" st_id="60" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i50"/></StgValue>
</operation>

<operation id="1897" st_id="60" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:592  %tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i51"/></StgValue>
</operation>

<operation id="1898" st_id="60" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:603  %tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i52"/></StgValue>
</operation>

<operation id="1899" st_id="60" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:614  %tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i53"/></StgValue>
</operation>

<operation id="1900" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:624  %x_assign_53 = fmul float %bitcast_ln27_109, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_53"/></StgValue>
</operation>

<operation id="1901" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:635  %x_assign_54 = fmul float %bitcast_ln27_111, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_54"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1902" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:292  %V_addr_28 = getelementptr [64 x float]* %V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="V_addr_28"/></StgValue>
</operation>

<operation id="1903" st_id="61" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:293  store float %tmp_5_3_4, float* %V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1904" st_id="61" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1905" st_id="61" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1906" st_id="61" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1907" st_id="61" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1908" st_id="61" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="1909" st_id="61" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="1910" st_id="61" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="1911" st_id="61" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="1912" st_id="61" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="1913" st_id="61" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="1914" st_id="61" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="1915" st_id="61" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="1916" st_id="61" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="1917" st_id="61" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="1918" st_id="61" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="1919" st_id="61" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="1920" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:481  %tmp_4_5_7 = fadd float %tmp_i_i41, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_5_7"/></StgValue>
</operation>

<operation id="1921" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:492  %tmp_4_6 = fadd float %tmp_i_i42, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="1922" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_4_6_1 = fadd float %tmp_i_i43, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_1"/></StgValue>
</operation>

<operation id="1923" st_id="61" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:514  %tmp_4_6_2 = fadd float %tmp_i_i44, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_2"/></StgValue>
</operation>

<operation id="1924" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:525  %tmp_4_6_3 = fadd float %tmp_i_i45, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_3"/></StgValue>
</operation>

<operation id="1925" st_id="61" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:535  %tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i46"/></StgValue>
</operation>

<operation id="1926" st_id="61" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:546  %tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i47"/></StgValue>
</operation>

<operation id="1927" st_id="61" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:559  %tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i48"/></StgValue>
</operation>

<operation id="1928" st_id="61" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:570  %tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i49"/></StgValue>
</operation>

<operation id="1929" st_id="61" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i50"/></StgValue>
</operation>

<operation id="1930" st_id="61" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:592  %tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i51"/></StgValue>
</operation>

<operation id="1931" st_id="61" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:603  %tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i52"/></StgValue>
</operation>

<operation id="1932" st_id="61" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:614  %tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i53"/></StgValue>
</operation>

<operation id="1933" st_id="61" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:625  %tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i54"/></StgValue>
</operation>

<operation id="1934" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:635  %x_assign_54 = fmul float %bitcast_ln27_111, %l_read

]]></Node>
<StgValue><ssdm name="x_assign_54"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1935" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:303  %V_addr_29 = getelementptr [64 x float]* %V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="V_addr_29"/></StgValue>
</operation>

<operation id="1936" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:304  store float %tmp_5_3_5, float* %V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1937" st_id="62" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1938" st_id="62" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1939" st_id="62" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1940" st_id="62" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="1941" st_id="62" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="1942" st_id="62" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="1943" st_id="62" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="1944" st_id="62" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="1945" st_id="62" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="1946" st_id="62" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="1947" st_id="62" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="1948" st_id="62" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="1949" st_id="62" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="1950" st_id="62" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="1951" st_id="62" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="1952" st_id="62" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="1953" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:492  %tmp_4_6 = fadd float %tmp_i_i42, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="1954" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_4_6_1 = fadd float %tmp_i_i43, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_1"/></StgValue>
</operation>

<operation id="1955" st_id="62" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:514  %tmp_4_6_2 = fadd float %tmp_i_i44, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_2"/></StgValue>
</operation>

<operation id="1956" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:525  %tmp_4_6_3 = fadd float %tmp_i_i45, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_3"/></StgValue>
</operation>

<operation id="1957" st_id="62" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:536  %tmp_4_6_4 = fadd float %tmp_i_i46, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_4"/></StgValue>
</operation>

<operation id="1958" st_id="62" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:546  %tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i47"/></StgValue>
</operation>

<operation id="1959" st_id="62" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:559  %tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i48"/></StgValue>
</operation>

<operation id="1960" st_id="62" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:570  %tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i49"/></StgValue>
</operation>

<operation id="1961" st_id="62" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i50"/></StgValue>
</operation>

<operation id="1962" st_id="62" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:592  %tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i51"/></StgValue>
</operation>

<operation id="1963" st_id="62" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:603  %tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i52"/></StgValue>
</operation>

<operation id="1964" st_id="62" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:614  %tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i53"/></StgValue>
</operation>

<operation id="1965" st_id="62" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:625  %tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i54"/></StgValue>
</operation>

<operation id="1966" st_id="62" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:636  %tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i55"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1967" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:314  %V_addr_30 = getelementptr [64 x float]* %V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="V_addr_30"/></StgValue>
</operation>

<operation id="1968" st_id="63" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:315  store float %tmp_5_3_6, float* %V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1969" st_id="63" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  %tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1970" st_id="63" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1971" st_id="63" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="1972" st_id="63" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="1973" st_id="63" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="1974" st_id="63" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="1975" st_id="63" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="1976" st_id="63" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="1977" st_id="63" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="1978" st_id="63" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="1979" st_id="63" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="1980" st_id="63" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="1981" st_id="63" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="1982" st_id="63" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="1983" st_id="63" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="1984" st_id="63" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="1985" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_4_6_1 = fadd float %tmp_i_i43, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_1"/></StgValue>
</operation>

<operation id="1986" st_id="63" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:514  %tmp_4_6_2 = fadd float %tmp_i_i44, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_2"/></StgValue>
</operation>

<operation id="1987" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:525  %tmp_4_6_3 = fadd float %tmp_i_i45, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_3"/></StgValue>
</operation>

<operation id="1988" st_id="63" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:536  %tmp_4_6_4 = fadd float %tmp_i_i46, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_4"/></StgValue>
</operation>

<operation id="1989" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:547  %tmp_4_6_5 = fadd float %tmp_i_i47, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_5"/></StgValue>
</operation>

<operation id="1990" st_id="63" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:559  %tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i48"/></StgValue>
</operation>

<operation id="1991" st_id="63" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:570  %tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i49"/></StgValue>
</operation>

<operation id="1992" st_id="63" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i50"/></StgValue>
</operation>

<operation id="1993" st_id="63" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:592  %tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i51"/></StgValue>
</operation>

<operation id="1994" st_id="63" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:603  %tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i52"/></StgValue>
</operation>

<operation id="1995" st_id="63" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:614  %tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i53"/></StgValue>
</operation>

<operation id="1996" st_id="63" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:625  %tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i54"/></StgValue>
</operation>

<operation id="1997" st_id="63" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:636  %tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i55"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1998" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:325  %V_addr_31 = getelementptr [64 x float]* %V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="V_addr_31"/></StgValue>
</operation>

<operation id="1999" st_id="64" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:326  store float %tmp_5_3_7, float* %V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2000" st_id="64" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335  %tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="2001" st_id="64" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="2002" st_id="64" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="2003" st_id="64" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="2004" st_id="64" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="2005" st_id="64" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="2006" st_id="64" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="2007" st_id="64" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="2008" st_id="64" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="2009" st_id="64" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="2010" st_id="64" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="2011" st_id="64" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="2012" st_id="64" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="2013" st_id="64" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="2014" st_id="64" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="2015" st_id="64" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2016" st_id="64" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:514  %tmp_4_6_2 = fadd float %tmp_i_i44, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_2"/></StgValue>
</operation>

<operation id="2017" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:525  %tmp_4_6_3 = fadd float %tmp_i_i45, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_3"/></StgValue>
</operation>

<operation id="2018" st_id="64" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:536  %tmp_4_6_4 = fadd float %tmp_i_i46, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_4"/></StgValue>
</operation>

<operation id="2019" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:547  %tmp_4_6_5 = fadd float %tmp_i_i47, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_5"/></StgValue>
</operation>

<operation id="2020" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:560  %tmp_4_6_7 = fadd float %tmp_i_i48, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_7"/></StgValue>
</operation>

<operation id="2021" st_id="64" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:570  %tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i49"/></StgValue>
</operation>

<operation id="2022" st_id="64" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i50"/></StgValue>
</operation>

<operation id="2023" st_id="64" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:592  %tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i51"/></StgValue>
</operation>

<operation id="2024" st_id="64" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:603  %tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i52"/></StgValue>
</operation>

<operation id="2025" st_id="64" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:614  %tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i53"/></StgValue>
</operation>

<operation id="2026" st_id="64" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:625  %tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i54"/></StgValue>
</operation>

<operation id="2027" st_id="64" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:636  %tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i55"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2028" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:336  %V_addr_32 = getelementptr [64 x float]* %V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="V_addr_32"/></StgValue>
</operation>

<operation id="2029" st_id="65" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:337  store float %tmp_5_4, float* %V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2030" st_id="65" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="2031" st_id="65" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="2032" st_id="65" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="2033" st_id="65" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="2034" st_id="65" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="2035" st_id="65" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="2036" st_id="65" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="2037" st_id="65" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="2038" st_id="65" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="2039" st_id="65" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="2040" st_id="65" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="2041" st_id="65" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="2042" st_id="65" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="2043" st_id="65" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="2044" st_id="65" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2045" st_id="65" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2046" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:525  %tmp_4_6_3 = fadd float %tmp_i_i45, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_3"/></StgValue>
</operation>

<operation id="2047" st_id="65" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:536  %tmp_4_6_4 = fadd float %tmp_i_i46, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_4"/></StgValue>
</operation>

<operation id="2048" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:547  %tmp_4_6_5 = fadd float %tmp_i_i47, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_5"/></StgValue>
</operation>

<operation id="2049" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:560  %tmp_4_6_7 = fadd float %tmp_i_i48, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_7"/></StgValue>
</operation>

<operation id="2050" st_id="65" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:571  %tmp_4_7 = fadd float %tmp_i_i49, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="2051" st_id="65" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i50"/></StgValue>
</operation>

<operation id="2052" st_id="65" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:592  %tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i51"/></StgValue>
</operation>

<operation id="2053" st_id="65" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:603  %tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i52"/></StgValue>
</operation>

<operation id="2054" st_id="65" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:614  %tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i53"/></StgValue>
</operation>

<operation id="2055" st_id="65" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:625  %tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i54"/></StgValue>
</operation>

<operation id="2056" st_id="65" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:636  %tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i55"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2057" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:347  %V_addr_33 = getelementptr [64 x float]* %V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="V_addr_33"/></StgValue>
</operation>

<operation id="2058" st_id="66" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:348  store float %tmp_5_4_1, float* %V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2059" st_id="66" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:357  %tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="2060" st_id="66" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="2061" st_id="66" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="2062" st_id="66" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="2063" st_id="66" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="2064" st_id="66" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="2065" st_id="66" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="2066" st_id="66" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="2067" st_id="66" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="2068" st_id="66" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="2069" st_id="66" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="2070" st_id="66" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="2071" st_id="66" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="2072" st_id="66" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2073" st_id="66" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2074" st_id="66" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2075" st_id="66" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:536  %tmp_4_6_4 = fadd float %tmp_i_i46, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_4"/></StgValue>
</operation>

<operation id="2076" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:547  %tmp_4_6_5 = fadd float %tmp_i_i47, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_5"/></StgValue>
</operation>

<operation id="2077" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:560  %tmp_4_6_7 = fadd float %tmp_i_i48, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_7"/></StgValue>
</operation>

<operation id="2078" st_id="66" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:571  %tmp_4_7 = fadd float %tmp_i_i49, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="2079" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:582  %tmp_4_7_1 = fadd float %tmp_i_i50, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_1"/></StgValue>
</operation>

<operation id="2080" st_id="66" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:592  %tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i51"/></StgValue>
</operation>

<operation id="2081" st_id="66" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:603  %tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i52"/></StgValue>
</operation>

<operation id="2082" st_id="66" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:614  %tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i53"/></StgValue>
</operation>

<operation id="2083" st_id="66" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:625  %tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i54"/></StgValue>
</operation>

<operation id="2084" st_id="66" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:636  %tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i55"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2085" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:358  %V_addr_34 = getelementptr [64 x float]* %V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="V_addr_34"/></StgValue>
</operation>

<operation id="2086" st_id="67" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:359  store float %tmp_5_4_2, float* %V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2087" st_id="67" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  %tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="2088" st_id="67" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="2089" st_id="67" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="2090" st_id="67" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="2091" st_id="67" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="2092" st_id="67" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="2093" st_id="67" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="2094" st_id="67" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="2095" st_id="67" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="2096" st_id="67" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="2097" st_id="67" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="2098" st_id="67" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="2099" st_id="67" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2100" st_id="67" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2101" st_id="67" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2102" st_id="67" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2103" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:547  %tmp_4_6_5 = fadd float %tmp_i_i47, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_5"/></StgValue>
</operation>

<operation id="2104" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:560  %tmp_4_6_7 = fadd float %tmp_i_i48, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_7"/></StgValue>
</operation>

<operation id="2105" st_id="67" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:571  %tmp_4_7 = fadd float %tmp_i_i49, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="2106" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:582  %tmp_4_7_1 = fadd float %tmp_i_i50, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_1"/></StgValue>
</operation>

<operation id="2107" st_id="67" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:593  %tmp_4_7_2 = fadd float %tmp_i_i51, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_2"/></StgValue>
</operation>

<operation id="2108" st_id="67" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:603  %tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i52"/></StgValue>
</operation>

<operation id="2109" st_id="67" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:614  %tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i53"/></StgValue>
</operation>

<operation id="2110" st_id="67" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:625  %tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i54"/></StgValue>
</operation>

<operation id="2111" st_id="67" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:636  %tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i55"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2112" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:369  %V_addr_35 = getelementptr [64 x float]* %V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="V_addr_35"/></StgValue>
</operation>

<operation id="2113" st_id="68" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:370  store float %tmp_5_4_3, float* %V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2114" st_id="68" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:381  %tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="2115" st_id="68" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="2116" st_id="68" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="2117" st_id="68" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="2118" st_id="68" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="2119" st_id="68" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="2120" st_id="68" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="2121" st_id="68" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="2122" st_id="68" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="2123" st_id="68" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="2124" st_id="68" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="2125" st_id="68" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2126" st_id="68" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2127" st_id="68" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2128" st_id="68" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2129" st_id="68" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2130" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:560  %tmp_4_6_7 = fadd float %tmp_i_i48, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_6_7"/></StgValue>
</operation>

<operation id="2131" st_id="68" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:571  %tmp_4_7 = fadd float %tmp_i_i49, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="2132" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:582  %tmp_4_7_1 = fadd float %tmp_i_i50, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_1"/></StgValue>
</operation>

<operation id="2133" st_id="68" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:593  %tmp_4_7_2 = fadd float %tmp_i_i51, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_2"/></StgValue>
</operation>

<operation id="2134" st_id="68" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:604  %tmp_4_7_3 = fadd float %tmp_i_i52, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_3"/></StgValue>
</operation>

<operation id="2135" st_id="68" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:614  %tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i53"/></StgValue>
</operation>

<operation id="2136" st_id="68" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:625  %tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i54"/></StgValue>
</operation>

<operation id="2137" st_id="68" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:636  %tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i55"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2138" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:382  %V_addr_37 = getelementptr [64 x float]* %V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="V_addr_37"/></StgValue>
</operation>

<operation id="2139" st_id="69" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:383  store float %tmp_5_4_5, float* %V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2140" st_id="69" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="2141" st_id="69" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="2142" st_id="69" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="2143" st_id="69" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="2144" st_id="69" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="2145" st_id="69" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="2146" st_id="69" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="2147" st_id="69" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="2148" st_id="69" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="2149" st_id="69" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="2150" st_id="69" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2151" st_id="69" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2152" st_id="69" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2153" st_id="69" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2154" st_id="69" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2155" st_id="69" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2156" st_id="69" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:571  %tmp_4_7 = fadd float %tmp_i_i49, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="2157" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:582  %tmp_4_7_1 = fadd float %tmp_i_i50, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_1"/></StgValue>
</operation>

<operation id="2158" st_id="69" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:593  %tmp_4_7_2 = fadd float %tmp_i_i51, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_2"/></StgValue>
</operation>

<operation id="2159" st_id="69" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:604  %tmp_4_7_3 = fadd float %tmp_i_i52, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_3"/></StgValue>
</operation>

<operation id="2160" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:615  %tmp_4_7_4 = fadd float %tmp_i_i53, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_4"/></StgValue>
</operation>

<operation id="2161" st_id="69" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:625  %tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i54"/></StgValue>
</operation>

<operation id="2162" st_id="69" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:636  %tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i55"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2163" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:393  %V_addr_38 = getelementptr [64 x float]* %V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="V_addr_38"/></StgValue>
</operation>

<operation id="2164" st_id="70" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:394  store float %tmp_5_4_6, float* %V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2165" st_id="70" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="2166" st_id="70" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="2167" st_id="70" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="2168" st_id="70" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="2169" st_id="70" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="2170" st_id="70" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="2171" st_id="70" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="2172" st_id="70" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="2173" st_id="70" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="2174" st_id="70" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2175" st_id="70" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2176" st_id="70" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2177" st_id="70" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2178" st_id="70" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2179" st_id="70" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2180" st_id="70" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2181" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:582  %tmp_4_7_1 = fadd float %tmp_i_i50, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_1"/></StgValue>
</operation>

<operation id="2182" st_id="70" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:593  %tmp_4_7_2 = fadd float %tmp_i_i51, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_2"/></StgValue>
</operation>

<operation id="2183" st_id="70" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:604  %tmp_4_7_3 = fadd float %tmp_i_i52, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_3"/></StgValue>
</operation>

<operation id="2184" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:615  %tmp_4_7_4 = fadd float %tmp_i_i53, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_4"/></StgValue>
</operation>

<operation id="2185" st_id="70" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:626  %tmp_4_7_5 = fadd float %tmp_i_i54, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_5"/></StgValue>
</operation>

<operation id="2186" st_id="70" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:636  %tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i55"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2187" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:404  %V_addr_39 = getelementptr [64 x float]* %V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="V_addr_39"/></StgValue>
</operation>

<operation id="2188" st_id="71" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:405  store float %tmp_5_4_7, float* %V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2189" st_id="71" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="2190" st_id="71" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="2191" st_id="71" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="2192" st_id="71" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="2193" st_id="71" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="2194" st_id="71" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="2195" st_id="71" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="2196" st_id="71" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="2197" st_id="71" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2198" st_id="71" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2199" st_id="71" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2200" st_id="71" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2201" st_id="71" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2202" st_id="71" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2203" st_id="71" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2204" st_id="71" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2205" st_id="71" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:593  %tmp_4_7_2 = fadd float %tmp_i_i51, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_2"/></StgValue>
</operation>

<operation id="2206" st_id="71" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:604  %tmp_4_7_3 = fadd float %tmp_i_i52, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_3"/></StgValue>
</operation>

<operation id="2207" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:615  %tmp_4_7_4 = fadd float %tmp_i_i53, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_4"/></StgValue>
</operation>

<operation id="2208" st_id="71" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:626  %tmp_4_7_5 = fadd float %tmp_i_i54, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_5"/></StgValue>
</operation>

<operation id="2209" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:637  %tmp_4_7_6 = fadd float %tmp_i_i55, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_6"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2210" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:415  %V_addr_40 = getelementptr [64 x float]* %V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="V_addr_40"/></StgValue>
</operation>

<operation id="2211" st_id="72" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:416  store float %tmp_5_5, float* %V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2212" st_id="72" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="2213" st_id="72" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="2214" st_id="72" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="2215" st_id="72" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="2216" st_id="72" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="2217" st_id="72" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="2218" st_id="72" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="2219" st_id="72" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2220" st_id="72" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2221" st_id="72" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2222" st_id="72" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2223" st_id="72" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2224" st_id="72" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2225" st_id="72" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2226" st_id="72" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2227" st_id="72" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2228" st_id="72" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:604  %tmp_4_7_3 = fadd float %tmp_i_i52, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_3"/></StgValue>
</operation>

<operation id="2229" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:615  %tmp_4_7_4 = fadd float %tmp_i_i53, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_4"/></StgValue>
</operation>

<operation id="2230" st_id="72" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:626  %tmp_4_7_5 = fadd float %tmp_i_i54, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_5"/></StgValue>
</operation>

<operation id="2231" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:637  %tmp_4_7_6 = fadd float %tmp_i_i55, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_6"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2232" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:426  %V_addr_41 = getelementptr [64 x float]* %V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="V_addr_41"/></StgValue>
</operation>

<operation id="2233" st_id="73" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:427  store float %tmp_5_5_1, float* %V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2234" st_id="73" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="2235" st_id="73" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="2236" st_id="73" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="2237" st_id="73" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="2238" st_id="73" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="2239" st_id="73" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="2240" st_id="73" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2241" st_id="73" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2242" st_id="73" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2243" st_id="73" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2244" st_id="73" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2245" st_id="73" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2246" st_id="73" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2247" st_id="73" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2248" st_id="73" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2249" st_id="73" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2250" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:615  %tmp_4_7_4 = fadd float %tmp_i_i53, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_4"/></StgValue>
</operation>

<operation id="2251" st_id="73" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:626  %tmp_4_7_5 = fadd float %tmp_i_i54, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_5"/></StgValue>
</operation>

<operation id="2252" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:637  %tmp_4_7_6 = fadd float %tmp_i_i55, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_6"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2253" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:437  %V_addr_42 = getelementptr [64 x float]* %V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="V_addr_42"/></StgValue>
</operation>

<operation id="2254" st_id="74" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:438  store float %tmp_5_5_2, float* %V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2255" st_id="74" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="2256" st_id="74" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="2257" st_id="74" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="2258" st_id="74" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="2259" st_id="74" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="2260" st_id="74" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2261" st_id="74" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2262" st_id="74" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2263" st_id="74" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2264" st_id="74" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2265" st_id="74" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2266" st_id="74" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2267" st_id="74" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2268" st_id="74" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2269" st_id="74" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2270" st_id="74" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2271" st_id="74" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:626  %tmp_4_7_5 = fadd float %tmp_i_i54, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_5"/></StgValue>
</operation>

<operation id="2272" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:637  %tmp_4_7_6 = fadd float %tmp_i_i55, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_6"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2273" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:448  %V_addr_43 = getelementptr [64 x float]* %V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="V_addr_43"/></StgValue>
</operation>

<operation id="2274" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:449  store float %tmp_5_5_3, float* %V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2275" st_id="75" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  %tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="2276" st_id="75" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="2277" st_id="75" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="2278" st_id="75" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="2279" st_id="75" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2280" st_id="75" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2281" st_id="75" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2282" st_id="75" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2283" st_id="75" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2284" st_id="75" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2285" st_id="75" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2286" st_id="75" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2287" st_id="75" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2288" st_id="75" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2289" st_id="75" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2290" st_id="75" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2291" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:637  %tmp_4_7_6 = fadd float %tmp_i_i55, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_7_6"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2292" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:459  %V_addr_44 = getelementptr [64 x float]* %V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="V_addr_44"/></StgValue>
</operation>

<operation id="2293" st_id="76" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:460  store float %tmp_5_5_4, float* %V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2294" st_id="76" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="2295" st_id="76" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="2296" st_id="76" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="2297" st_id="76" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2298" st_id="76" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2299" st_id="76" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2300" st_id="76" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2301" st_id="76" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2302" st_id="76" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2303" st_id="76" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2304" st_id="76" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2305" st_id="76" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2306" st_id="76" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2307" st_id="76" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2308" st_id="76" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2309" st_id="76" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2310" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:472  %V_addr_46 = getelementptr [64 x float]* %V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="V_addr_46"/></StgValue>
</operation>

<operation id="2311" st_id="77" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:473  store float %tmp_5_5_6, float* %V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2312" st_id="77" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="2313" st_id="77" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="2314" st_id="77" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2315" st_id="77" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2316" st_id="77" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2317" st_id="77" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2318" st_id="77" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2319" st_id="77" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2320" st_id="77" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2321" st_id="77" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2322" st_id="77" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2323" st_id="77" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2324" st_id="77" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2325" st_id="77" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2326" st_id="77" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2327" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:483  %V_addr_47 = getelementptr [64 x float]* %V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="V_addr_47"/></StgValue>
</operation>

<operation id="2328" st_id="78" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:484  store float %tmp_5_5_7, float* %V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2329" st_id="78" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="2330" st_id="78" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2331" st_id="78" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2332" st_id="78" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2333" st_id="78" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2334" st_id="78" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2335" st_id="78" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2336" st_id="78" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2337" st_id="78" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2338" st_id="78" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2339" st_id="78" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2340" st_id="78" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2341" st_id="78" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2342" st_id="78" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2343" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:494  %V_addr_48 = getelementptr [64 x float]* %V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="V_addr_48"/></StgValue>
</operation>

<operation id="2344" st_id="79" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:495  store float %tmp_5_6, float* %V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2345" st_id="79" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="2346" st_id="79" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2347" st_id="79" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2348" st_id="79" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2349" st_id="79" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2350" st_id="79" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2351" st_id="79" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2352" st_id="79" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2353" st_id="79" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2354" st_id="79" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2355" st_id="79" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2356" st_id="79" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2357" st_id="79" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2358" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:505  %V_addr_49 = getelementptr [64 x float]* %V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="V_addr_49"/></StgValue>
</operation>

<operation id="2359" st_id="80" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:506  store float %tmp_5_6_1, float* %V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2360" st_id="80" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="2361" st_id="80" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2362" st_id="80" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2363" st_id="80" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2364" st_id="80" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2365" st_id="80" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2366" st_id="80" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2367" st_id="80" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2368" st_id="80" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2369" st_id="80" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2370" st_id="80" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2371" st_id="80" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2372" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:516  %V_addr_50 = getelementptr [64 x float]* %V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="V_addr_50"/></StgValue>
</operation>

<operation id="2373" st_id="81" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:517  store float %tmp_5_6_2, float* %V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2374" st_id="81" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="2375" st_id="81" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2376" st_id="81" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2377" st_id="81" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2378" st_id="81" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2379" st_id="81" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2380" st_id="81" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2381" st_id="81" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2382" st_id="81" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2383" st_id="81" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2384" st_id="81" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2385" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:527  %V_addr_51 = getelementptr [64 x float]* %V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="V_addr_51"/></StgValue>
</operation>

<operation id="2386" st_id="82" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:528  store float %tmp_5_6_3, float* %V_addr_51, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2387" st_id="82" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="2388" st_id="82" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2389" st_id="82" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2390" st_id="82" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2391" st_id="82" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2392" st_id="82" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2393" st_id="82" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2394" st_id="82" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2395" st_id="82" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2396" st_id="82" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2397" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:538  %V_addr_52 = getelementptr [64 x float]* %V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="V_addr_52"/></StgValue>
</operation>

<operation id="2398" st_id="83" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:539  store float %tmp_5_6_4, float* %V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2399" st_id="83" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="2400" st_id="83" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2401" st_id="83" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2402" st_id="83" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2403" st_id="83" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2404" st_id="83" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2405" st_id="83" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2406" st_id="83" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2407" st_id="83" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2408" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:549  %V_addr_53 = getelementptr [64 x float]* %V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="V_addr_53"/></StgValue>
</operation>

<operation id="2409" st_id="84" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:550  store float %tmp_5_6_5, float* %V_addr_53, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2410" st_id="84" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="2411" st_id="84" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2412" st_id="84" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2413" st_id="84" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2414" st_id="84" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2415" st_id="84" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2416" st_id="84" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2417" st_id="84" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2418" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:562  %V_addr_55 = getelementptr [64 x float]* %V, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="V_addr_55"/></StgValue>
</operation>

<operation id="2419" st_id="85" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:563  store float %tmp_5_6_7, float* %V_addr_55, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2420" st_id="85" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="2421" st_id="85" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2422" st_id="85" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2423" st_id="85" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2424" st_id="85" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2425" st_id="85" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2426" st_id="85" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2427" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:573  %V_addr_56 = getelementptr [64 x float]* %V, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="V_addr_56"/></StgValue>
</operation>

<operation id="2428" st_id="86" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:574  store float %tmp_5_7, float* %V_addr_56, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2429" st_id="86" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="2430" st_id="86" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2431" st_id="86" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2432" st_id="86" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2433" st_id="86" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2434" st_id="86" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2435" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:584  %V_addr_57 = getelementptr [64 x float]* %V, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="V_addr_57"/></StgValue>
</operation>

<operation id="2436" st_id="87" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:585  store float %tmp_5_7_1, float* %V_addr_57, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2437" st_id="87" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  %tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="2438" st_id="87" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2439" st_id="87" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2440" st_id="87" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2441" st_id="87" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2442" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:595  %V_addr_58 = getelementptr [64 x float]* %V, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="V_addr_58"/></StgValue>
</operation>

<operation id="2443" st_id="88" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:596  store float %tmp_5_7_2, float* %V_addr_58, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2444" st_id="88" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="2445" st_id="88" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2446" st_id="88" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2447" st_id="88" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2448" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:606  %V_addr_59 = getelementptr [64 x float]* %V, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="V_addr_59"/></StgValue>
</operation>

<operation id="2449" st_id="89" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:607  store float %tmp_5_7_3, float* %V_addr_59, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2450" st_id="89" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  %tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="2451" st_id="89" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2452" st_id="89" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2453" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:617  %V_addr_60 = getelementptr [64 x float]* %V, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="V_addr_60"/></StgValue>
</operation>

<operation id="2454" st_id="90" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:618  store float %tmp_5_7_4, float* %V_addr_60, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2455" st_id="90" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:627  %tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="2456" st_id="90" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2457" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:628  %V_addr_61 = getelementptr [64 x float]* %V, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="V_addr_61"/></StgValue>
</operation>

<operation id="2458" st_id="91" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:629  store float %tmp_5_7_5, float* %V_addr_61, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2459" st_id="91" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  %tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2460" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %V) nounwind, !map !84

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="2461" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %U_1) nounwind, !map !88

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="2462" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %l) nounwind, !map !92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="2463" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @data_HNN_SPP_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="2464" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="2465" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface([64 x float]* %V, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="2466" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([64 x float]* %V, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln12"/></StgValue>
</operation>

<operation id="2467" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface([64 x float]* %U_1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln13"/></StgValue>
</operation>

<operation id="2468" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecMemCore([64 x float]* %U_1, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln14"/></StgValue>
</operation>

<operation id="2469" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(float* %l, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln15"/></StgValue>
</operation>

<operation id="2470" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:639  %V_addr_62 = getelementptr [64 x float]* %V, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="V_addr_62"/></StgValue>
</operation>

<operation id="2471" st_id="92" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:640  store float %tmp_5_7_6, float* %V_addr_62, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="2472" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0">
<![CDATA[
:643  ret void

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
