
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'Rocky Linux release 8.7 (Green Obsidian)' is not supported on
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug=1' will be deprecated in a future release.  Please use 
  '-debug_acc+r+w+dmptf -debug_region+cell+encrypt' instead.


Warning-[DBGACC_DBG] Multiple debug options being used
  The debug switches '-debug_access' and '-debug*' are being used together.  
  For better performance, consider using only '-debug_access'.

Command: vcs -sverilog -debug_acc+all -debug=1 -timescale=1ns/1ps /home/piaodeng/code/jtagTest/jtagL2test.sv \
/home/piaodeng/code/jtagTest/jtag_tap_top.sv /home/piaodeng/code/jtagTest/l2_ram_multi_bank.sv \
/home/piaodeng/code/jtagTest/lint_jtag_wrap.sv /home/piaodeng/code/jtagTest/src/adbg_axi_biu.sv \
/home/piaodeng/code/jtagTest/src/adbg_axi_defines.v /home/piaodeng/code/jtagTest/src/adbg_axi_module.sv \
/home/piaodeng/code/jtagTest/src/adbg_axionly_top.sv /home/piaodeng/code/jtagTest/src/adbg_crc32.v \
/home/piaodeng/code/jtagTest/src/adbg_defines.v /home/piaodeng/code/jtagTest/src/adbg_lint_biu.sv \
/home/piaodeng/code/jtagTest/src/adbg_lint_defines.v /home/piaodeng/code/jtagTest/src/adbg_lint_module.sv \
/home/piaodeng/code/jtagTest/src/adbg_lintonly_top.sv /home/piaodeng/code/jtagTest/src/adbg_or1k_biu.sv \
/home/piaodeng/code/jtagTest/src/adbg_or1k_defines.v /home/piaodeng/code/jtagTest/src/adbg_or1k_module.sv \
/home/piaodeng/code/jtagTest/src/adbg_or1k_status_reg.sv /home/piaodeng/code/jtagTest/src/adbg_tap_defines.v \
/home/piaodeng/code/jtagTest/src/adbg_tap_top.v /home/piaodeng/code/jtagTest/src/adbg_top.sv \
/home/piaodeng/code/jtagTest/src/adv_dbg_if.sv /home/piaodeng/code/jtagTest/src/axi_bus.sv \
/home/piaodeng/code/jtagTest/src/bscell.sv /home/piaodeng/code/jtagTest/src/bytefifo.v \
/home/piaodeng/code/jtagTest/src/cluster_clock_inverter.sv /home/piaodeng/code/jtagTest/src/cluster_clock_mux2.sv \
/home/piaodeng/code/jtagTest/src/config.sv /home/piaodeng/code/jtagTest/src/jtag_enable.sv \
/home/piaodeng/code/jtagTest/src/jtag_enable_synch.sv /home/piaodeng/code/jtagTest/src/jtagreg.sv \
/home/piaodeng/code/jtagTest/src/jtag_rst_synch.sv /home/piaodeng/code/jtagTest/src/jtag_sync.sv \
/home/piaodeng/code/jtagTest/src/pulp_soc_defines.sv /home/piaodeng/code/jtagTest/src/syncflop.v \
/home/piaodeng/code/jtagTest/src/syncreg.v /home/piaodeng/code/jtagTest/src/tap_top.v \
/home/piaodeng/code/jtagTest/src/tc_sram.sv /home/piaodeng/code/jtagTest/src/xbar_tcdm_bus.sv \
/home/piaodeng/code/jtagTest/testbench/src/jtag_pkg.sv /home/piaodeng/code/jtagTest/testbench/src/pulp_tap_pkg.sv \
/home/piaodeng/code/jtagTest/testbench/src/tb_clk_gen.sv /home/piaodeng/code/jtagTest/testbench/src/tb_jtagL2test.sv \
+incdir+/home/piaodeng/code/jtagTest/src/ -l com.log
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
       Version S-2021.09-SP1_Full64 -- Mon Oct 16 14:50:29 2023

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '/home/piaodeng/code/jtagTest/jtagL2test.sv'
Parsing design file '/home/piaodeng/code/jtagTest/jtag_tap_top.sv'
Parsing design file '/home/piaodeng/code/jtagTest/l2_ram_multi_bank.sv'
Parsing design file '/home/piaodeng/code/jtagTest/lint_jtag_wrap.sv'
Parsing included file '/home/piaodeng/code/jtagTest/src/pulp_soc_defines.sv'.
Back to file '/home/piaodeng/code/jtagTest/lint_jtag_wrap.sv'.
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_axi_biu.sv'
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_axi_defines.v'
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_axi_module.sv'
Parsing included file '/home/piaodeng/code/jtagTest/src/adbg_defines.v'.
Back to file '/home/piaodeng/code/jtagTest/src/adbg_axi_module.sv'.
Parsing included file '/home/piaodeng/code/jtagTest/src/adbg_axi_defines.v'.
Back to file '/home/piaodeng/code/jtagTest/src/adbg_axi_module.sv'.
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_axionly_top.sv'
Parsing included file '/home/piaodeng/code/jtagTest/src/adbg_defines.v'.
Back to file '/home/piaodeng/code/jtagTest/src/adbg_axionly_top.sv'.
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_crc32.v'
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_defines.v'
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_lint_biu.sv'
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_lint_defines.v'
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_lint_module.sv'
Parsing included file '/home/piaodeng/code/jtagTest/src/adbg_defines.v'.
Back to file '/home/piaodeng/code/jtagTest/src/adbg_lint_module.sv'.
Parsing included file '/home/piaodeng/code/jtagTest/src/adbg_lint_defines.v'.
Back to file '/home/piaodeng/code/jtagTest/src/adbg_lint_module.sv'.
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_lintonly_top.sv'
Parsing included file '/home/piaodeng/code/jtagTest/src/adbg_defines.v'.
Back to file '/home/piaodeng/code/jtagTest/src/adbg_lintonly_top.sv'.
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_or1k_biu.sv'
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_or1k_defines.v'
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_or1k_module.sv'
Parsing included file '/home/piaodeng/code/jtagTest/src/adbg_defines.v'.
Back to file '/home/piaodeng/code/jtagTest/src/adbg_or1k_module.sv'.
Parsing included file '/home/piaodeng/code/jtagTest/src/adbg_or1k_defines.v'.
Back to file '/home/piaodeng/code/jtagTest/src/adbg_or1k_module.sv'.
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_or1k_status_reg.sv'
Parsing included file '/home/piaodeng/code/jtagTest/src/adbg_or1k_defines.v'.
Back to file '/home/piaodeng/code/jtagTest/src/adbg_or1k_status_reg.sv'.
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_tap_defines.v'
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_tap_top.v'
Parsing included file '/home/piaodeng/code/jtagTest/src/adbg_tap_defines.v'.
Back to file '/home/piaodeng/code/jtagTest/src/adbg_tap_top.v'.
Parsing design file '/home/piaodeng/code/jtagTest/src/adbg_top.sv'
Parsing included file '/home/piaodeng/code/jtagTest/src/adbg_defines.v'.
Back to file '/home/piaodeng/code/jtagTest/src/adbg_top.sv'.
Parsing design file '/home/piaodeng/code/jtagTest/src/adv_dbg_if.sv'
Parsing design file '/home/piaodeng/code/jtagTest/src/axi_bus.sv'
Parsing included file '/home/piaodeng/code/jtagTest/src/config.sv'.
Back to file '/home/piaodeng/code/jtagTest/src/axi_bus.sv'.
Parsing design file '/home/piaodeng/code/jtagTest/src/bscell.sv'
Parsing design file '/home/piaodeng/code/jtagTest/src/bytefifo.v'
Parsing design file '/home/piaodeng/code/jtagTest/src/cluster_clock_inverter.sv'
Parsing design file '/home/piaodeng/code/jtagTest/src/cluster_clock_mux2.sv'
Parsing design file '/home/piaodeng/code/jtagTest/src/config.sv'
Parsing design file '/home/piaodeng/code/jtagTest/src/jtag_enable.sv'
Parsing design file '/home/piaodeng/code/jtagTest/src/jtag_enable_synch.sv'
Parsing design file '/home/piaodeng/code/jtagTest/src/jtagreg.sv'
Parsing design file '/home/piaodeng/code/jtagTest/src/jtag_rst_synch.sv'
Parsing design file '/home/piaodeng/code/jtagTest/src/jtag_sync.sv'
Parsing design file '/home/piaodeng/code/jtagTest/src/pulp_soc_defines.sv'
Parsing design file '/home/piaodeng/code/jtagTest/src/syncflop.v'
Parsing design file '/home/piaodeng/code/jtagTest/src/syncreg.v'
Parsing design file '/home/piaodeng/code/jtagTest/src/tap_top.v'

Warning-[TMR] Text macro redefined
/home/piaodeng/code/jtagTest/src/tap_top.v, 16
  Text macro (IR_LENGTH) is redefined. The last definition will override 
  previous ones.
  Location of previous definition: 
  /home/piaodeng/code/jtagTest/src/adbg_tap_defines.v, 70.
  Previous value: 4


Warning-[TMR] Text macro redefined
/home/piaodeng/code/jtagTest/src/tap_top.v, 19
  Text macro (IDCODE) is redefined. The last definition will override previous
  ones.
  Location of previous definition: 
  /home/piaodeng/code/jtagTest/src/adbg_tap_defines.v, 75.
  Previous value: 4'b0010


Warning-[TMR] Text macro redefined
/home/piaodeng/code/jtagTest/src/tap_top.v, 26
  Text macro (BYPASS) is redefined. The last definition will override previous
  ones.
  Location of previous definition: 
  /home/piaodeng/code/jtagTest/src/adbg_tap_defines.v, 78.
  Previous value: 4'b1111

Parsing design file '/home/piaodeng/code/jtagTest/src/tc_sram.sv'
Parsing design file '/home/piaodeng/code/jtagTest/src/xbar_tcdm_bus.sv'
Parsing design file '/home/piaodeng/code/jtagTest/testbench/src/jtag_pkg.sv'

Error-[SV-EEM-SRE] Scope resolution error
/home/piaodeng/code/jtagTest/testbench/src/jtag_pkg.sv, 495
jtag_pkg, "dm::dmstatus_t"
  Target for scope resolution operator does not exist. Token 'dm' is not a 
  class/package.  Originating module 'jtag_pkg'.
  Check that class or package exists with referred token as the name.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/home/piaodeng/code/jtagTest/testbench/src/jtag_pkg.sv", 495: token is 
  'dmstatus'
           dm::dmstatus_t  dmstatus;
                                   ^

3 warnings
2 errors
CPU time: .128 seconds to compile
