#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f929bb04240 .scope module, "top_gcd" "top_gcd" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "go";
    .port_info 3 /INPUT 8 "data_in1";
    .port_info 4 /INPUT 8 "data_in2";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 8 "out";
v0x7f929b941520_0 .net "a_eq_b", 0 0, L_0x7f929b942210;  1 drivers
v0x7f929b9415b0_0 .net "a_gt_b", 0 0, L_0x7f929b9420f0;  1 drivers
v0x7f929b941640_0 .net "a_ld", 0 0, v0x7f929b940bd0_0;  1 drivers
v0x7f929b9416d0_0 .net "a_lt_b", 0 0, L_0x7f929b942330;  1 drivers
v0x7f929b941760_0 .net "a_sel", 0 0, v0x7f929b940d70_0;  1 drivers
v0x7f929b9417f0_0 .net "b_ld", 0 0, v0x7f929b940e80_0;  1 drivers
v0x7f929b941880_0 .net "b_sel", 0 0, v0x7f929b940f50_0;  1 drivers
o0x7f929ba324e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f929b941910_0 .net "clk", 0 0, o0x7f929ba324e8;  0 drivers
o0x7f929ba32008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f929b9419a0_0 .net "data_in1", 7 0, o0x7f929ba32008;  0 drivers
o0x7f929ba32188 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f929b941ab0_0 .net "data_in2", 7 0, o0x7f929ba32188;  0 drivers
v0x7f929b941b40_0 .net "done", 0 0, v0x7f929b9410f0_0;  1 drivers
o0x7f929ba32c98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f929b941bd0_0 .net "go", 0 0, o0x7f929ba32c98;  0 drivers
v0x7f929b941c60_0 .net "out", 7 0, v0x7f929b93e6b0_0;  1 drivers
v0x7f929b941d30_0 .net "output_en", 0 0, v0x7f929b941290_0;  1 drivers
o0x7f929ba32548 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f929b941dc0_0 .net "rst", 0 0, o0x7f929ba32548;  0 drivers
S_0x7f929af06080 .scope module, "u1" "datapath_gcd" 2 6, 2 11 0, S_0x7f929bb04240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "data_in1";
    .port_info 3 /INPUT 8 "data_in2";
    .port_info 4 /INPUT 1 "a_sel";
    .port_info 5 /INPUT 1 "b_sel";
    .port_info 6 /INPUT 1 "a_ld";
    .port_info 7 /INPUT 1 "b_ld";
    .port_info 8 /INPUT 1 "output_en";
    .port_info 9 /OUTPUT 8 "data_out";
    .port_info 10 /OUTPUT 1 "a_gt_b";
    .port_info 11 /OUTPUT 1 "a_eq_b";
    .port_info 12 /OUTPUT 1 "a_lt_b";
v0x7f929b93f1c0_0 .net "a_eq_b", 0 0, L_0x7f929b942210;  alias, 1 drivers
v0x7f929b93f260_0 .net "a_gt_b", 0 0, L_0x7f929b9420f0;  alias, 1 drivers
v0x7f929b93f310_0 .net "a_ld", 0 0, v0x7f929b940bd0_0;  alias, 1 drivers
v0x7f929b93f3e0_0 .net "a_lt_b", 0 0, L_0x7f929b942330;  alias, 1 drivers
v0x7f929b93f490_0 .net "a_sel", 0 0, v0x7f929b940d70_0;  alias, 1 drivers
v0x7f929b93f560_0 .net "b_ld", 0 0, v0x7f929b940e80_0;  alias, 1 drivers
v0x7f929b93f610_0 .net "b_sel", 0 0, v0x7f929b940f50_0;  alias, 1 drivers
v0x7f929b93f6c0_0 .net "clk", 0 0, o0x7f929ba324e8;  alias, 0 drivers
v0x7f929b93f750_0 .net "data_in1", 7 0, o0x7f929ba32008;  alias, 0 drivers
v0x7f929b93f880_0 .net "data_in2", 7 0, o0x7f929ba32188;  alias, 0 drivers
v0x7f929b93f910_0 .net "data_out", 7 0, v0x7f929b93e6b0_0;  alias, 1 drivers
v0x7f929b93f9a0_0 .net "output_en", 0 0, v0x7f929b941290_0;  alias, 1 drivers
v0x7f929b93fa50_0 .net "rst", 0 0, o0x7f929ba32548;  alias, 0 drivers
v0x7f929b93fae0_0 .net "sub_a", 7 0, L_0x7f929b942550;  1 drivers
v0x7f929b93fbb0_0 .net "sub_b", 7 0, L_0x7f929b942750;  1 drivers
v0x7f929b93fc80_0 .net "ta_in", 7 0, L_0x7f929b941ea0;  1 drivers
v0x7f929b93fd50_0 .net "ta_out", 7 0, v0x7f929b93d9e0_0;  1 drivers
v0x7f929b93fee0_0 .net "tb_in", 7 0, L_0x7f929b941fd0;  1 drivers
v0x7f929b93ffb0_0 .net "tb_out", 7 0, v0x7f929b93e050_0;  1 drivers
S_0x7f929af06400 .scope module, "amux" "mux8bus2to1" 2 18, 3 1 0, S_0x7f929af06080;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x7f929af06650_0 .net "a", 7 0, o0x7f929ba32008;  alias, 0 drivers
v0x7f929b93c700_0 .net "b", 7 0, L_0x7f929b942550;  alias, 1 drivers
v0x7f929b93c7c0_0 .net "out", 7 0, L_0x7f929b941ea0;  alias, 1 drivers
v0x7f929b93c870_0 .net "sel", 0 0, v0x7f929b940d70_0;  alias, 1 drivers
L_0x7f929b941ea0 .functor MUXZ 8, L_0x7f929b942550, o0x7f929ba32008, v0x7f929b940d70_0, C4<>;
S_0x7f929b93c940 .scope module, "bmux" "mux8bus2to1" 2 18, 3 1 0, S_0x7f929af06080;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x7f929b93cb90_0 .net "a", 7 0, o0x7f929ba32188;  alias, 0 drivers
v0x7f929b93cc50_0 .net "b", 7 0, L_0x7f929b942750;  alias, 1 drivers
v0x7f929b93cd00_0 .net "out", 7 0, L_0x7f929b941fd0;  alias, 1 drivers
v0x7f929b93cdc0_0 .net "sel", 0 0, v0x7f929b940f50_0;  alias, 1 drivers
L_0x7f929b941fd0 .functor MUXZ 8, L_0x7f929b942750, o0x7f929ba32188, v0x7f929b940f50_0, C4<>;
S_0x7f929b93cec0 .scope module, "comp1" "comp" 2 22, 4 1 0, S_0x7f929af06080;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 1 "gt";
    .port_info 3 /OUTPUT 1 "eq";
    .port_info 4 /OUTPUT 1 "lt";
v0x7f929b93d130_0 .net "a", 7 0, v0x7f929b93d9e0_0;  alias, 1 drivers
v0x7f929b93d1e0_0 .net "b", 7 0, v0x7f929b93e050_0;  alias, 1 drivers
v0x7f929b93d290_0 .net "eq", 0 0, L_0x7f929b942210;  alias, 1 drivers
v0x7f929b93d340_0 .net "gt", 0 0, L_0x7f929b9420f0;  alias, 1 drivers
v0x7f929b93d3e0_0 .net "lt", 0 0, L_0x7f929b942330;  alias, 1 drivers
L_0x7f929b9420f0 .cmp/gt 8, v0x7f929b93d9e0_0, v0x7f929b93e050_0;
L_0x7f929b942210 .cmp/eq 8, v0x7f929b93d9e0_0, v0x7f929b93e050_0;
L_0x7f929b942330 .cmp/gt 8, v0x7f929b93e050_0, v0x7f929b93d9e0_0;
S_0x7f929b93d540 .scope module, "pipo_a" "pipo" 2 19, 5 1 0, S_0x7f929af06080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
v0x7f929b93d7c0_0 .net "clk", 0 0, o0x7f929ba324e8;  alias, 0 drivers
v0x7f929b93d870_0 .net "in", 7 0, L_0x7f929b941ea0;  alias, 1 drivers
v0x7f929b93d930_0 .net "ld", 0 0, v0x7f929b940bd0_0;  alias, 1 drivers
v0x7f929b93d9e0_0 .var "out", 7 0;
v0x7f929b93da90_0 .net "rst", 0 0, o0x7f929ba32548;  alias, 0 drivers
E_0x7f929b93d780 .event posedge, v0x7f929b93da90_0, v0x7f929b93d7c0_0;
S_0x7f929b93dbe0 .scope module, "pipo_b" "pipo" 2 20, 5 1 0, S_0x7f929af06080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
v0x7f929b93de60_0 .net "clk", 0 0, o0x7f929ba324e8;  alias, 0 drivers
v0x7f929b93def0_0 .net "in", 7 0, L_0x7f929b941fd0;  alias, 1 drivers
v0x7f929b93dfa0_0 .net "ld", 0 0, v0x7f929b940e80_0;  alias, 1 drivers
v0x7f929b93e050_0 .var "out", 7 0;
v0x7f929b93e100_0 .net "rst", 0 0, o0x7f929ba32548;  alias, 0 drivers
S_0x7f929b93e220 .scope module, "pipo_out" "pipo" 2 21, 5 1 0, S_0x7f929af06080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
v0x7f929b93e460_0 .net "clk", 0 0, o0x7f929ba324e8;  alias, 0 drivers
v0x7f929b93e540_0 .net "in", 7 0, v0x7f929b93d9e0_0;  alias, 1 drivers
v0x7f929b93e620_0 .net "ld", 0 0, v0x7f929b941290_0;  alias, 1 drivers
v0x7f929b93e6b0_0 .var "out", 7 0;
v0x7f929b93e740_0 .net "rst", 0 0, o0x7f929ba32548;  alias, 0 drivers
S_0x7f929b93e8b0 .scope module, "subs_a" "subs" 2 23, 6 1 0, S_0x7f929af06080;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
v0x7f929b93eac0_0 .net "a", 7 0, v0x7f929b93d9e0_0;  alias, 1 drivers
v0x7f929b93eb70_0 .net "b", 7 0, v0x7f929b93e050_0;  alias, 1 drivers
v0x7f929b93ec50_0 .net "out", 7 0, L_0x7f929b942550;  alias, 1 drivers
L_0x7f929b942550 .arith/sub 8, v0x7f929b93d9e0_0, v0x7f929b93e050_0;
S_0x7f929b93ed10 .scope module, "subs_b" "subs" 2 23, 6 1 0, S_0x7f929af06080;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
v0x7f929b93ef20_0 .net "a", 7 0, v0x7f929b93e050_0;  alias, 1 drivers
v0x7f929b93efd0_0 .net "b", 7 0, v0x7f929b93d9e0_0;  alias, 1 drivers
v0x7f929b93f0f0_0 .net "out", 7 0, L_0x7f929b942750;  alias, 1 drivers
L_0x7f929b942750 .arith/sub 8, v0x7f929b93e050_0, v0x7f929b93d9e0_0;
S_0x7f929b9400d0 .scope module, "u2" "controller_gcd" 2 7, 2 27 0, S_0x7f929bb04240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "go";
    .port_info 3 /INPUT 1 "a_gt_b";
    .port_info 4 /INPUT 1 "a_lt_b";
    .port_info 5 /INPUT 1 "a_eq_b";
    .port_info 6 /OUTPUT 1 "a_sel";
    .port_info 7 /OUTPUT 1 "b_sel";
    .port_info 8 /OUTPUT 1 "a_ld";
    .port_info 9 /OUTPUT 1 "b_ld";
    .port_info 10 /OUTPUT 1 "done";
    .port_info 11 /OUTPUT 1 "output_en";
P_0x7f929b9402a0 .param/l "s0" 0 2 31, +C4<00000000000000000000000000000000>;
P_0x7f929b9402e0 .param/l "s1" 0 2 31, +C4<00000000000000000000000000000001>;
P_0x7f929b940320 .param/l "s2" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7f929b940360 .param/l "s3" 0 2 31, +C4<00000000000000000000000000000011>;
P_0x7f929b9403a0 .param/l "s4" 0 2 31, +C4<00000000000000000000000000000100>;
P_0x7f929b9403e0 .param/l "s5" 0 2 31, +C4<00000000000000000000000000000101>;
P_0x7f929b940420 .param/l "s6" 0 2 31, +C4<00000000000000000000000000000110>;
P_0x7f929b940460 .param/l "s7" 0 2 31, +C4<00000000000000000000000000000111>;
P_0x7f929b9404a0 .param/l "s8" 0 2 31, +C4<00000000000000000000000000001000>;
v0x7f929b940a60_0 .net "a_eq_b", 0 0, L_0x7f929b942210;  alias, 1 drivers
v0x7f929b940b40_0 .net "a_gt_b", 0 0, L_0x7f929b9420f0;  alias, 1 drivers
v0x7f929b940bd0_0 .var "a_ld", 0 0;
v0x7f929b940ca0_0 .net "a_lt_b", 0 0, L_0x7f929b942330;  alias, 1 drivers
v0x7f929b940d70_0 .var "a_sel", 0 0;
v0x7f929b940e80_0 .var "b_ld", 0 0;
v0x7f929b940f50_0 .var "b_sel", 0 0;
v0x7f929b940fe0_0 .net "clk", 0 0, o0x7f929ba324e8;  alias, 0 drivers
v0x7f929b9410f0_0 .var "done", 0 0;
v0x7f929b941200_0 .net "go", 0 0, o0x7f929ba32c98;  alias, 0 drivers
v0x7f929b941290_0 .var "output_en", 0 0;
v0x7f929b941320_0 .net "rst", 0 0, o0x7f929ba32548;  alias, 0 drivers
v0x7f929b941430_0 .var "state", 4 0;
E_0x7f929b940a00 .event anyedge, v0x7f929b941430_0;
    .scope S_0x7f929b93d540;
T_0 ;
    %wait E_0x7f929b93d780;
    %load/vec4 v0x7f929b93da90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f929b93d9e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f929b93d930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f929b93d870_0;
    %assign/vec4 v0x7f929b93d9e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f929b93dbe0;
T_1 ;
    %wait E_0x7f929b93d780;
    %load/vec4 v0x7f929b93e100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f929b93e050_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f929b93dfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f929b93def0_0;
    %assign/vec4 v0x7f929b93e050_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f929b93e220;
T_2 ;
    %wait E_0x7f929b93d780;
    %load/vec4 v0x7f929b93e740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f929b93e6b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f929b93e620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f929b93e540_0;
    %assign/vec4 v0x7f929b93e6b0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f929b9400d0;
T_3 ;
    %wait E_0x7f929b93d780;
    %load/vec4 v0x7f929b941320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f929b941430_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f929b941430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f929b941430_0, 0;
    %jmp T_3.12;
T_3.2 ;
    %load/vec4 v0x7f929b941200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7f929b941430_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f929b941430_0, 0;
T_3.14 ;
    %jmp T_3.12;
T_3.3 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7f929b941430_0, 0;
    %jmp T_3.12;
T_3.4 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x7f929b941430_0, 0;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x7f929b940a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x7f929b941430_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x7f929b940b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x7f929b941430_0, 0;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v0x7f929b940ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x7f929b941430_0, 0;
T_3.19 ;
T_3.18 ;
T_3.16 ;
    %jmp T_3.12;
T_3.6 ;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7f929b941430_0, 0;
    %jmp T_3.12;
T_3.7 ;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7f929b941430_0, 0;
    %jmp T_3.12;
T_3.8 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x7f929b941430_0, 0;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x7f929b941430_0, 0;
    %jmp T_3.12;
T_3.10 ;
    %load/vec4 v0x7f929b941320_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.21, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.22, 8;
T_3.21 ; End of true expr.
    %pushi/vec4 8, 0, 32;
    %jmp/0 T_3.22, 8;
 ; End of false expr.
    %blend;
T_3.22;
    %pad/s 5;
    %assign/vec4 v0x7f929b941430_0, 0;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f929b9400d0;
T_4 ;
    %wait E_0x7f929b940a00;
    %load/vec4 v0x7f929b941430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b9410f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b941290_0, 0, 1;
    %jmp T_4.10;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b9410f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b941290_0, 0, 1;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f929b940d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f929b940f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f929b940bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f929b940e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b9410f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b941290_0, 0, 1;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b9410f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b941290_0, 0, 1;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b9410f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b941290_0, 0, 1;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f929b940d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f929b940e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b9410f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b941290_0, 0, 1;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f929b940f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f929b940bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b9410f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b941290_0, 0, 1;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b9410f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b941290_0, 0, 1;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f929b9410f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f929b941290_0, 0, 1;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f929b940e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f929b9410f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f929b941290_0, 0, 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "top.v";
    "mux8bus2to1.v";
    "comp.v";
    "pipo.v";
    "subs.v";
