Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'opcode' is not connected on this instance [C:/Users/niran/OneDrive/Desktop/CPU/project_1/project_1.srcs/sim_1/new/top_tb.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.Main_control_unit
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Program_counter_adder
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.Single_Cycle_Core_Top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
