C:/Efinity/2019.3/bin/efx_map --project Mcst2MIIDebug --root Mcst2MIIDebug --write-efx-verilog C:/Efinity/2019.3/project/Mcst2MIIDebug/outflow/Mcst2MIIDebug.map.v --binary-db C:/Efinity/2019.3/project/Mcst2MIIDebug/Mcst2MIIDebug.vdb --device T20F256 --family Trion --syn_options mode=speed --veri_option verilog_mode=verilog_2k,vhdl_mode=vhdl_2008 --work-dir C:/Efinity/2019.3/project/Mcst2MIIDebug/work_syn --output-dir C:/Efinity/2019.3/project/Mcst2MIIDebug/outflow --v C:/Efinity/2019.3/project/Mcst2MIIDebug/../Debug/Mcst2MIIDebug.v,t:verilog_2k --v C:/Efinity/2019.3/project/Mcst2MIIDebug/../Debug/debug_top.v,t:verilog_2k --v C:/Efinity/2019.3/project/Mcst2MIIDebug/../Debug/PRBS9.v,t:verilog_2k --v C:/Efinity/2019.3/project/Mcst2MIIDebug/../Source/Mcst2MII_Tx.v,t:verilog_2k --v C:/Efinity/2019.3/project/Mcst2MIIDebug/../Source/Mcst2MII_Rx.v,t:verilog_2k --v C:/Efinity/2019.3/project/Mcst2MIIDebug/../Source/Manchester2MII.v,t:verilog_2k --v C:/Efinity/2019.3/project/Mcst2MIIDebug/../Source/MIIDataBuff.v,t:verilog_2k --I C:/Efinity/2019.3/project/Mcst2MIIDebug