{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79984,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79997,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000159499,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 9.21172e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.08242e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 9.21172e-05,
	"finish__design__instance__count__class:buffer": 4,
	"finish__design__instance__area__class:buffer": 26.2752,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 26.2752,
	"finish__design__instance__count__class:timing_repair_buffer": 27,
	"finish__design__instance__area__class:timing_repair_buffer": 103.85,
	"finish__design__instance__count__class:inverter": 24,
	"finish__design__instance__area__class:inverter": 91.3376,
	"finish__design__instance__count__class:sequential_cell": 25,
	"finish__design__instance__area__class:sequential_cell": 500.48,
	"finish__design__instance__count__class:multi_input_combinational_cell": 158,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1186.14,
	"finish__design__instance__count": 242,
	"finish__design__instance__area": 1934.36,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.62781,
	"finish__clock__skew__setup": 0.010553,
	"finish__clock__skew__hold": 0.010553,
	"finish__timing__drv__max_slew_limit": 0.756636,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.890969,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000258203,
	"finish__power__switching__total": 9.03489e-05,
	"finish__power__leakage__total": 7.39948e-10,
	"finish__power__total": 0.000348552,
	"finish__design__io": 28,
	"finish__design__die__area": 3402.97,
	"finish__design__core__area": 3027.9,
	"finish__design__instance__count": 286,
	"finish__design__instance__area": 1989.41,
	"finish__design__instance__count__stdcell": 286,
	"finish__design__instance__area__stdcell": 1989.41,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.657025,
	"finish__design__instance__utilization__stdcell": 0.657025,
	"finish__design__rows": 20,
	"finish__design__rows:unithd": 20,
	"finish__design__sites": 2420,
	"finish__design__sites:unithd": 2420,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}