Path: news.gmane.org!not-for-mail
From: Laxman Dewangan <ldewangan@nvidia.com>
Newsgroups: gmane.linux.kernel
Subject: Re: [PATCH V2] dma: tegra: enable/disable dma clock
Date: Fri, 27 Jul 2012 13:42:04 +0530
Lines: 22
Approved: news@gmane.org
Message-ID: <50124D54.3020405@nvidia.com>
References: <1342771268-5252-1-git-send-email-ldewangan@nvidia.com> <1343106498.1726.5974.camel@vkoul-udesk3> <500E2BE0.7060602@nvidia.com>
NNTP-Posting-Host: plane.gmane.org
Mime-Version: 1.0
Content-Type: text/plain; charset="UTF-8"; format=flowed
Content-Transfer-Encoding: 7bit
X-Trace: dough.gmane.org 1343377429 28137 80.91.229.3 (27 Jul 2012 08:23:49 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Fri, 27 Jul 2012 08:23:49 +0000 (UTC)
Cc: "dan.j.williams@intel.com" <dan.j.williams@intel.com>,
	Stephen Warren <swarren@nvidia.com>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
To: Vinod Koul <vinod.koul@linux.intel.com>
Original-X-From: linux-kernel-owner@vger.kernel.org Fri Jul 27 10:23:47 2012
Return-path: <linux-kernel-owner@vger.kernel.org>
Envelope-to: glk-linux-kernel-3@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-kernel-owner@vger.kernel.org>)
	id 1Sufpp-0006JA-Fb
	for glk-linux-kernel-3@plane.gmane.org; Fri, 27 Jul 2012 10:23:45 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1752360Ab2G0IX0 (ORCPT <rfc822;glk-linux-kernel-3@m.gmane.org>);
	Fri, 27 Jul 2012 04:23:26 -0400
Original-Received: from hqemgate04.nvidia.com ([216.228.121.35]:12143 "EHLO
	hqemgate04.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751735Ab2G0IXY (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Fri, 27 Jul 2012 04:23:24 -0400
Original-Received: from hqnvupgp07.nvidia.com (Not Verified[216.228.121.13]) by hqemgate04.nvidia.com
	id <B50124fd20000>; Fri, 27 Jul 2012 01:22:42 -0700
Original-Received: from hqemhub03.nvidia.com ([172.17.108.22])
  by hqnvupgp07.nvidia.com (PGP Universal service);
  Fri, 27 Jul 2012 01:18:50 -0700
X-PGP-Universal: processed;
	by hqnvupgp07.nvidia.com on Fri, 27 Jul 2012 01:18:50 -0700
Original-Received: from [10.19.65.30] (172.20.144.16) by hqemhub03.nvidia.com
 (172.20.150.15) with Microsoft SMTP Server id 8.3.264.0; Fri, 27 Jul 2012
 01:23:23 -0700
User-Agent: Mozilla/5.0 (X11; U; Linux x86_64; en-US; rv:1.9.2.13) Gecko/20101208 Thunderbird/3.1.7
In-Reply-To: <500E2BE0.7060602@nvidia.com>
Original-Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Xref: news.gmane.org gmane.linux.kernel:1334146
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1334146>

On Tuesday 24 July 2012 10:30 AM, Laxman Dewangan wrote:
> On Tuesday 24 July 2012 10:38 AM, Vinod Koul wrote:
>> On Fri, 2012-07-20 at 13:31 +0530, Laxman Dewangan wrote:
>>> Enable the DMA clock when allocating channel and
>>> disable clock when freeing channels.
>>>
>>> Signed-off-by: Laxman Dewangan<ldewangan@nvidia.com>
>>> ---
>>> +	clk_disable_unprepare(tdma->dma_clk);
>> What if another channel is active, disabling clock can cause bad
>> behavior. You should check here if all channels are idle and then
>> disable, or is this handled by clock API?
> Yes, clock driver keeps the reference count and so client driver need
> not to take care.
>
Hi Vinod,
Is there any thing remaining from my side here?
Is it possible to make it for K3.6?

Thanks,
Laxman

