{
  "Top": "Conv_sysarr",
  "RtlTop": "Conv_sysarr",
  "RtlPrefix": "",
  "RtlSubPrefix": "Conv_sysarr_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "param": {
      "index": "0",
      "direction": "in",
      "srcType": "",
      "srcSize": "1184",
      "hwRefs": [{
          "type": "port",
          "interface": "param",
          "name": "param",
          "usage": "data",
          "direction": "in"
        }]
    },
    "bias_in": {
      "index": "1",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "weight_in": {
      "index": "2",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weight_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weight_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "data_in": {
      "index": "3",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "data_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "data_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv_out": {
      "index": "4",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem3",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "conv_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "conv_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=xo",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top Conv_sysarr -name Conv_sysarr",
      "set_directive_top Conv_sysarr -name Conv_sysarr"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Conv_sysarr"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "80129"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Conv_sysarr",
    "Version": "1.0",
    "DisplayName": "Conv_sysarr",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Conv_sysarr_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/conv_sysarr_dbbuf.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Conv_sysarr_ama_addmuladd_11ns_11ns_11s_11ns_11_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_ama_addmuladd_11ns_11s_11s_11ns_11_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_ama_addmuladd_12ns_12s_12s_12ns_12_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_ama_addmuladd_12s_12ns_12s_12ns_12_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_BIAS_DRAM_READ_proc.vhd",
      "impl\/vhdl\/Conv_sysarr_control_s_axi.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0_memcore.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_memcore.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_memcore.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_4.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_4_memcore.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_entry28.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc15.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc16.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc17.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc18.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc19.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w11_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w11_d3_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w11_d4_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w12_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w30_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w30_d3_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w30_d4_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w32_d3_S_x.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w384_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w480_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w544_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w1120_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w1184_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w1184_d2_S_x.vhd",
      "impl\/vhdl\/Conv_sysarr_gmem0_m_axi.vhd",
      "impl\/vhdl\/Conv_sysarr_gmem1_m_axi.vhd",
      "impl\/vhdl\/Conv_sysarr_gmem2_m_axi.vhd",
      "impl\/vhdl\/Conv_sysarr_gmem3_m_axi.vhd",
      "impl\/vhdl\/Conv_sysarr_INPUT_DRAM_READ_proc.vhd",
      "impl\/vhdl\/Conv_sysarr_LOOP_K_OUTER_proc.vhd",
      "impl\/vhdl\/Conv_sysarr_LOOP_K_OUTER_proc_wrapper.vhd",
      "impl\/vhdl\/Conv_sysarr_mac_muladd_6s_6s_6ns_6_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mac_muladd_8s_8s_32ns_32_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mac_muladd_8s_8s_32ns_32_2_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mac_muladd_11s_11s_11ns_11_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_8s_8s_16_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_30s_30s_30_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_32ns_32ns_64_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_mul_11s_11s_11_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_mul_12s_12s_12_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mux_164_1_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mux_164_8_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_OUTPUT_DRAM_WRITE_proc.vhd",
      "impl\/vhdl\/Conv_sysarr_runDataL2toL1.vhd",
      "impl\/vhdl\/Conv_sysarr_runOutputL1toL2.vhd",
      "impl\/vhdl\/Conv_sysarr_runOutputL1toL2_output_l2_4.vhd",
      "impl\/vhdl\/Conv_sysarr_runOutputL1toL2_output_l2_reduction_0.vhd",
      "impl\/vhdl\/Conv_sysarr_runSysArr.vhd",
      "impl\/vhdl\/Conv_sysarr_runWeight2Reg.vhd",
      "impl\/vhdl\/Conv_sysarr_start_for_BIAS_DRAM_READ_proc_U0.vhd",
      "impl\/vhdl\/Conv_sysarr_start_for_INPUT_DRAM_READ_proc_U0.vhd",
      "impl\/vhdl\/Conv_sysarr_start_for_WEIGHT_DRAM_READ_proc_U0.vhd",
      "impl\/vhdl\/Conv_sysarr_WEIGHT_DRAM_READ_proc.vhd",
      "impl\/vhdl\/Conv_sysarr.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Conv_sysarr_ama_addmuladd_11ns_11ns_11s_11ns_11_4_1.v",
      "impl\/verilog\/Conv_sysarr_ama_addmuladd_11ns_11s_11s_11ns_11_4_1.v",
      "impl\/verilog\/Conv_sysarr_ama_addmuladd_12ns_12s_12s_12ns_12_4_1.v",
      "impl\/verilog\/Conv_sysarr_ama_addmuladd_12s_12ns_12s_12ns_12_4_1.v",
      "impl\/verilog\/Conv_sysarr_BIAS_DRAM_READ_proc.v",
      "impl\/verilog\/Conv_sysarr_control_s_axi.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0_memcore.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0_memcore_ram.dat",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_memcore.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_memcore_ram.dat",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_memcore.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_memcore_ram.dat",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore_ram.dat",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_4.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_4_memcore.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_entry28.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc15.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc16.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc17.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc18.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc19.v",
      "impl\/verilog\/Conv_sysarr_fifo_w8_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w11_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w11_d3_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w11_d4_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w12_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w30_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w30_d3_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w30_d4_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w32_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w32_d2_S_x.v",
      "impl\/verilog\/Conv_sysarr_fifo_w32_d3_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w32_d3_S_x.v",
      "impl\/verilog\/Conv_sysarr_fifo_w64_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w64_d4_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w384_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w480_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w544_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w1120_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w1184_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w1184_d2_S_x.v",
      "impl\/verilog\/Conv_sysarr_gmem0_m_axi.v",
      "impl\/verilog\/Conv_sysarr_gmem1_m_axi.v",
      "impl\/verilog\/Conv_sysarr_gmem2_m_axi.v",
      "impl\/verilog\/Conv_sysarr_gmem3_m_axi.v",
      "impl\/verilog\/Conv_sysarr_INPUT_DRAM_READ_proc.v",
      "impl\/verilog\/Conv_sysarr_LOOP_K_OUTER_proc.v",
      "impl\/verilog\/Conv_sysarr_LOOP_K_OUTER_proc_wrapper.v",
      "impl\/verilog\/Conv_sysarr_mac_muladd_6s_6s_6ns_6_4_1.v",
      "impl\/verilog\/Conv_sysarr_mac_muladd_8s_8s_32ns_32_1_1.v",
      "impl\/verilog\/Conv_sysarr_mac_muladd_8s_8s_32ns_32_2_1.v",
      "impl\/verilog\/Conv_sysarr_mac_muladd_11s_11s_11ns_11_4_1.v",
      "impl\/verilog\/Conv_sysarr_mul_8s_8s_16_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_30s_30s_30_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_32ns_32ns_64_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_mul_11s_11s_11_4_1.v",
      "impl\/verilog\/Conv_sysarr_mul_mul_12s_12s_12_4_1.v",
      "impl\/verilog\/Conv_sysarr_mux_164_1_1_1.v",
      "impl\/verilog\/Conv_sysarr_mux_164_8_1_1.v",
      "impl\/verilog\/Conv_sysarr_OUTPUT_DRAM_WRITE_proc.v",
      "impl\/verilog\/Conv_sysarr_runDataL2toL1.v",
      "impl\/verilog\/Conv_sysarr_runOutputL1toL2.v",
      "impl\/verilog\/Conv_sysarr_runOutputL1toL2_output_l2_4.v",
      "impl\/verilog\/Conv_sysarr_runOutputL1toL2_output_l2_4_ram.dat",
      "impl\/verilog\/Conv_sysarr_runOutputL1toL2_output_l2_reduction_0.v",
      "impl\/verilog\/Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_ram.dat",
      "impl\/verilog\/Conv_sysarr_runSysArr.v",
      "impl\/verilog\/Conv_sysarr_runWeight2Reg.v",
      "impl\/verilog\/Conv_sysarr_start_for_BIAS_DRAM_READ_proc_U0.v",
      "impl\/verilog\/Conv_sysarr_start_for_INPUT_DRAM_READ_proc_U0.v",
      "impl\/verilog\/Conv_sysarr_start_for_WEIGHT_DRAM_READ_proc_U0.v",
      "impl\/verilog\/Conv_sysarr_WEIGHT_DRAM_READ_proc.v",
      "impl\/verilog\/Conv_sysarr.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/data\/Conv_sysarr.mdd",
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/data\/Conv_sysarr.tcl",
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/src\/xconv_sysarr.c",
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/src\/xconv_sysarr.h",
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/src\/xconv_sysarr_hw.h",
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/src\/xconv_sysarr_linux.c",
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/src\/xconv_sysarr_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/Conv_sysarr.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": [
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/Conv_sysarr.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/conv1d.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/coreConv.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/coreConv_class.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/Conv_sysarr_dbbuf.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/Conv.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "1",
        "ap_done": "1",
        "ap_idle": "1",
        "ap_ready": "1"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ]
    },
    "m_axi_gmem3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem3_",
      "paramPrefix": "C_M_AXI_GMEM3_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem3_ARADDR",
        "m_axi_gmem3_ARBURST",
        "m_axi_gmem3_ARCACHE",
        "m_axi_gmem3_ARID",
        "m_axi_gmem3_ARLEN",
        "m_axi_gmem3_ARLOCK",
        "m_axi_gmem3_ARPROT",
        "m_axi_gmem3_ARQOS",
        "m_axi_gmem3_ARREADY",
        "m_axi_gmem3_ARREGION",
        "m_axi_gmem3_ARSIZE",
        "m_axi_gmem3_ARUSER",
        "m_axi_gmem3_ARVALID",
        "m_axi_gmem3_AWADDR",
        "m_axi_gmem3_AWBURST",
        "m_axi_gmem3_AWCACHE",
        "m_axi_gmem3_AWID",
        "m_axi_gmem3_AWLEN",
        "m_axi_gmem3_AWLOCK",
        "m_axi_gmem3_AWPROT",
        "m_axi_gmem3_AWQOS",
        "m_axi_gmem3_AWREADY",
        "m_axi_gmem3_AWREGION",
        "m_axi_gmem3_AWSIZE",
        "m_axi_gmem3_AWUSER",
        "m_axi_gmem3_AWVALID",
        "m_axi_gmem3_BID",
        "m_axi_gmem3_BREADY",
        "m_axi_gmem3_BRESP",
        "m_axi_gmem3_BUSER",
        "m_axi_gmem3_BVALID",
        "m_axi_gmem3_RDATA",
        "m_axi_gmem3_RID",
        "m_axi_gmem3_RLAST",
        "m_axi_gmem3_RREADY",
        "m_axi_gmem3_RRESP",
        "m_axi_gmem3_RUSER",
        "m_axi_gmem3_RVALID",
        "m_axi_gmem3_WDATA",
        "m_axi_gmem3_WID",
        "m_axi_gmem3_WLAST",
        "m_axi_gmem3_WREADY",
        "m_axi_gmem3_WSTRB",
        "m_axi_gmem3_WUSER",
        "m_axi_gmem3_WVALID"
      ]
    },
    "param": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "1184",
      "ports": ["param"]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "bias_in_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of bias_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias_in",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of bias_in"
            }]
        },
        {
          "offset": "0x14",
          "name": "bias_in_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of bias_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias_in",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of bias_in"
            }]
        },
        {
          "offset": "0x1c",
          "name": "weight_in_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of weight_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight_in",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of weight_in"
            }]
        },
        {
          "offset": "0x20",
          "name": "weight_in_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of weight_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight_in",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of weight_in"
            }]
        },
        {
          "offset": "0x28",
          "name": "data_in_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of data_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "data_in",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of data_in"
            }]
        },
        {
          "offset": "0x2c",
          "name": "data_in_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of data_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "data_in",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of data_in"
            }]
        },
        {
          "offset": "0x34",
          "name": "conv_out_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of conv_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of conv_out"
            }]
        },
        {
          "offset": "0x38",
          "name": "conv_out_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of conv_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of conv_out"
            }]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem3_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "param": {
      "dir": "in",
      "width": "1184"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Conv_sysarr",
      "Instances": [{
          "ModuleName": "dataflow_parent_loop_proc",
          "InstanceName": "grp_dataflow_parent_loop_proc_fu_283",
          "Instances": [{
              "ModuleName": "dataflow_in_loop_LOOP_S_MOST_OUTER",
              "InstanceName": "dataflow_in_loop_LOOP_S_MOST_OUTER_U0",
              "Instances": [
                {
                  "ModuleName": "LOOP_K_OUTER_proc",
                  "InstanceName": "LOOP_K_OUTER_proc_U0",
                  "Instances": [{
                      "ModuleName": "LOOP_K_OUTER_proc_wrapper",
                      "InstanceName": "grp_LOOP_K_OUTER_proc_wrapper_fu_167",
                      "Instances": [{
                          "ModuleName": "dataflow_parent_loop_proc19",
                          "InstanceName": "dataflow_parent_loop_proc19_U0",
                          "Instances": [{
                              "ModuleName": "dataflow_parent_loop_proc18",
                              "InstanceName": "dataflow_parent_loop_proc18_U0",
                              "Instances": [{
                                  "ModuleName": "dataflow_parent_loop_proc17",
                                  "InstanceName": "dataflow_parent_loop_proc17_U0",
                                  "Instances": [{
                                      "ModuleName": "dataflow_parent_loop_proc16",
                                      "InstanceName": "dataflow_parent_loop_proc16_U0",
                                      "Instances": [{
                                          "ModuleName": "dataflow_parent_loop_proc15",
                                          "InstanceName": "dataflow_parent_loop_proc15_U0",
                                          "Instances": [{
                                              "ModuleName": "dataflow_in_loop_LOOP_S_OUTER",
                                              "InstanceName": "dataflow_in_loop_LOOP_S_OUTER_U0",
                                              "Instances": [
                                                {
                                                  "ModuleName": "runWeight2Reg",
                                                  "InstanceName": "runWeight2Reg_U0"
                                                },
                                                {
                                                  "ModuleName": "runSysArr",
                                                  "InstanceName": "runSysArr_U0"
                                                },
                                                {
                                                  "ModuleName": "runOutputL1toL2",
                                                  "InstanceName": "runOutputL1toL2_U0"
                                                },
                                                {
                                                  "ModuleName": "runDataL2toL1",
                                                  "InstanceName": "runDataL2toL1_U0"
                                                },
                                                {
                                                  "ModuleName": "dataflow_in_loop_LOOP_S_OUTER_entry28",
                                                  "InstanceName": "dataflow_in_loop_LOOP_S_OUTER_entry28_U0"
                                                }
                                              ]
                                            }]
                                        }]
                                    }]
                                }]
                            }]
                        }]
                    }]
                },
                {
                  "ModuleName": "OUTPUT_DRAM_WRITE_proc",
                  "InstanceName": "OUTPUT_DRAM_WRITE_proc_U0"
                },
                {
                  "ModuleName": "WEIGHT_DRAM_READ_proc",
                  "InstanceName": "WEIGHT_DRAM_READ_proc_U0"
                },
                {
                  "ModuleName": "INPUT_DRAM_READ_proc",
                  "InstanceName": "INPUT_DRAM_READ_proc_U0"
                },
                {
                  "ModuleName": "BIAS_DRAM_READ_proc",
                  "InstanceName": "BIAS_DRAM_READ_proc_U0"
                },
                {
                  "ModuleName": "dataflow_in_loop_LOOP_S_MOST_OUTER_entry34",
                  "InstanceName": "dataflow_in_loop_LOOP_S_MOST_OUTER_entry34_U0"
                }
              ]
            }]
        }]
    },
    "Info": {
      "dataflow_in_loop_LOOP_S_MOST_OUTER_entry34": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "BIAS_DRAM_READ_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "WEIGHT_DRAM_READ_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "INPUT_DRAM_READ_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_LOOP_S_OUTER_entry28": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "runWeight2Reg": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runDataL2toL1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runSysArr": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runOutputL1toL2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_LOOP_S_OUTER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "LOOP_K_OUTER_proc_wrapper": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "LOOP_K_OUTER_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "OUTPUT_DRAM_WRITE_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_LOOP_S_MOST_OUTER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Conv_sysarr": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dataflow_in_loop_LOOP_S_MOST_OUTER_entry34": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.458"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "227",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "BIAS_DRAM_READ_proc": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "BIAS_DRAM_READ",
            "TripCount": "1",
            "Latency": "13",
            "PipelineII": "",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "301",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "322",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "WEIGHT_DRAM_READ_proc": {
        "Latency": {
          "LatencyBest": "645",
          "LatencyAvg": "645",
          "LatencyWorst": "645",
          "PipelineII": "645",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "WEIGHT_DRAM_READ",
            "TripCount": "4",
            "Latency": "644",
            "PipelineII": "",
            "PipelineDepth": "161",
            "Loops": [{
                "Name": "VITIS_LOOP_320_2",
                "TripCount": "3",
                "Latency": "159",
                "PipelineII": "",
                "PipelineDepth": "53",
                "Loops": [{
                    "Name": "VITIS_LOOP_322_3",
                    "TripCount": "3",
                    "Latency": "51",
                    "PipelineII": "",
                    "PipelineDepth": "17",
                    "Loops": [{
                        "Name": "VITIS_LOOP_324_4",
                        "TripCount": "1",
                        "Latency": "15",
                        "PipelineII": "",
                        "PipelineDepth": "15"
                      }]
                  }]
              }]
          }],
        "Area": {
          "DSP": "23",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "996",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1040",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "INPUT_DRAM_READ_proc": {
        "Latency": {
          "LatencyBest": "1315",
          "LatencyAvg": "1315",
          "LatencyWorst": "1315",
          "PipelineII": "1315",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "INPUT_DRAM_READ",
            "TripCount": "9",
            "Latency": "1314",
            "PipelineII": "",
            "PipelineDepth": "146",
            "Loops": [{
                "Name": "VITIS_LOOP_340_6",
                "TripCount": "9",
                "Latency": "144",
                "PipelineII": "",
                "PipelineDepth": "16",
                "Loops": [{
                    "Name": "VITIS_LOOP_342_7",
                    "TripCount": "1",
                    "Latency": "14",
                    "PipelineII": "",
                    "PipelineDepth": "14"
                  }]
              }]
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "747",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "770",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_LOOP_S_OUTER_entry28": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.458"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "128",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "runWeight2Reg": {
        "Latency": {
          "LatencyBest": "267",
          "LatencyAvg": "267",
          "LatencyWorst": "267",
          "PipelineII": "267",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.916"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_1_VITIS_LOOP_70_2",
            "TripCount": "256",
            "Latency": "262",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "2550",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "36025",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "runDataL2toL1": {
        "Latency": {
          "LatencyBest": "57",
          "LatencyAvg": "57",
          "LatencyWorst": "57",
          "PipelineII": "57",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.534"
        },
        "Loops": [{
            "Name": "LOOP_L2_H_IN_LOOP_L2_W_IN",
            "TripCount": "49",
            "Latency": "52",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "477",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "511",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "runSysArr": {
        "Latency": {
          "LatencyBest": "59",
          "LatencyAvg": "59",
          "LatencyWorst": "59",
          "PipelineII": "59",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.508"
        },
        "Loops": [{
            "Name": "LOOP_R_INNER_LOOP_S_INNER",
            "TripCount": "1",
            "Latency": "58",
            "PipelineII": "",
            "PipelineDepth": "58",
            "Loops": [{
                "Name": "LOOP_INPUT_ROW",
                "TripCount": "55",
                "Latency": "55",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "DSP": "55",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "10079",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "12025",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "runOutputL1toL2": {
        "Latency": {
          "LatencyBest": "57",
          "LatencyAvg": "57",
          "LatencyWorst": "57",
          "PipelineII": "57",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.534"
        },
        "Loops": [{
            "Name": "LOOP_L2_H_LOOP_L2_W",
            "TripCount": "49",
            "Latency": "52",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "112",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "2",
          "DSP": "9",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "637",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "2399",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_LOOP_S_OUTER": {
        "Latency": {
          "LatencyBest": "386",
          "LatencyAvg": "386",
          "LatencyWorst": "386",
          "PipelineII": "268",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.508"
        },
        "Area": {
          "BRAM_18K": "144",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "3",
          "DSP": "76",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "41443",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "73444",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc15": {
        "Latency": {
          "LatencyBest": "924",
          "LatencyAvg": "924",
          "LatencyWorst": "924",
          "PipelineII": "924",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.508"
        },
        "Loops": [{
            "Name": "LOOP_S_OUTER",
            "TripCount": "3",
            "Latency": "923",
            "PipelineII": "",
            "PipelineDepth": "923"
          }],
        "Area": {
          "BRAM_18K": "144",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "3",
          "DSP": "76",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "41507",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "73579",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc16": {
        "Latency": {
          "LatencyBest": "2776",
          "LatencyAvg": "2776",
          "LatencyWorst": "2776",
          "PipelineII": "2776",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.508"
        },
        "Loops": [{
            "Name": "LOOP_R_OUTER",
            "TripCount": "3",
            "Latency": "2775",
            "PipelineII": "",
            "PipelineDepth": "2775"
          }],
        "Area": {
          "BRAM_18K": "144",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "3",
          "DSP": "76",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "41571",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "73714",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc17": {
        "Latency": {
          "LatencyBest": "2778",
          "LatencyAvg": "2778",
          "LatencyWorst": "2778",
          "PipelineII": "2778",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.508"
        },
        "Loops": [{
            "Name": "LOOP_W_OUTER",
            "TripCount": "1",
            "Latency": "2777",
            "PipelineII": "",
            "PipelineDepth": "2777"
          }],
        "Area": {
          "BRAM_18K": "144",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "3",
          "DSP": "76",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "41635",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "73849",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc18": {
        "Latency": {
          "LatencyBest": "2780",
          "LatencyAvg": "2780",
          "LatencyWorst": "2780",
          "PipelineII": "2780",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.508"
        },
        "Loops": [{
            "Name": "LOOP_H_OUTER",
            "TripCount": "1",
            "Latency": "2779",
            "PipelineII": "",
            "PipelineDepth": "2779"
          }],
        "Area": {
          "BRAM_18K": "144",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "3",
          "DSP": "76",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "41699",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "73984",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc19": {
        "Latency": {
          "LatencyBest": "2782",
          "LatencyAvg": "2782",
          "LatencyWorst": "2782",
          "PipelineII": "2782",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.508"
        },
        "Loops": [{
            "Name": "LOOP_C_OUTER",
            "TripCount": "1",
            "Latency": "2781",
            "PipelineII": "",
            "PipelineDepth": "2781"
          }],
        "Area": {
          "BRAM_18K": "144",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "3",
          "DSP": "76",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "41763",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "74119",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "LOOP_K_OUTER_proc_wrapper": {
        "Latency": {
          "LatencyBest": "2784",
          "LatencyAvg": "2784",
          "LatencyWorst": "2784",
          "PipelineII": "2784",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.508"
        },
        "Loops": [{
            "Name": "LOOP_K_OUTER",
            "TripCount": "1",
            "Latency": "2783",
            "PipelineII": "",
            "PipelineDepth": "2783"
          }],
        "Area": {
          "BRAM_18K": "144",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "3",
          "DSP": "76",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "41827",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "74254",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "LOOP_K_OUTER_proc": {
        "Latency": {
          "LatencyBest": "2785",
          "LatencyAvg": "2785",
          "LatencyWorst": "2785",
          "PipelineII": "2785",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.508"
        },
        "Area": {
          "BRAM_18K": "144",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "3",
          "DSP": "76",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "43209",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "74356",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "OUTPUT_DRAM_WRITE_proc": {
        "Latency": {
          "LatencyBest": "897",
          "LatencyAvg": "2073",
          "LatencyWorst": "3249",
          "PipelineIIMin": "897",
          "PipelineIIMax": "3249",
          "PipelineII": "897 ~ 3249",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "OUTPUT_DRAM_WRITE",
            "TripCount": "7",
            "LatencyMin": "896",
            "LatencyMax": "3248",
            "Latency": "896 ~ 3248",
            "PipelineII": "",
            "PipelineDepthMin": "128",
            "PipelineDepthMax": "464",
            "PipelineDepth": "128 ~ 464",
            "Loops": [{
                "Name": "VITIS_LOOP_407_9",
                "TripCount": "7",
                "LatencyMin": "126",
                "LatencyMax": "462",
                "Latency": "126 ~ 462",
                "PipelineII": "",
                "PipelineDepthMin": "18",
                "PipelineDepthMax": "66",
                "PipelineDepth": "18 ~ 66",
                "Loops": [{
                    "Name": "VITIS_LOOP_409_10",
                    "TripCount": "1",
                    "LatencyMin": "16",
                    "LatencyMax": "64",
                    "Latency": "16 ~ 64",
                    "PipelineII": "",
                    "PipelineDepthMin": "16",
                    "PipelineDepthMax": "64",
                    "PipelineDepth": "16 ~ 64"
                  }]
              }]
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "1786",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "2260",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_LOOP_S_MOST_OUTER": {
        "Latency": {
          "LatencyBest": "5000",
          "LatencyAvg": "6176",
          "LatencyWorst": "7352",
          "PipelineIIMin": "2786",
          "PipelineIIMax": "3250",
          "PipelineII": "2786 ~ 3250",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "200",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "4",
          "DSP": "134",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "50057",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "2",
          "LUT": "81150",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc": {
        "Latency": {
          "LatencyBest": "5002",
          "LatencyAvg": "6178",
          "LatencyWorst": "7354",
          "PipelineIIMin": "5002",
          "PipelineIIMax": "7354",
          "PipelineII": "5002 ~ 7354",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "LOOP_S_MOST_OUTER",
            "TripCount": "1",
            "LatencyMin": "5001",
            "LatencyMax": "7353",
            "Latency": "5001 ~ 7353",
            "PipelineII": "",
            "PipelineDepthMin": "5001",
            "PipelineDepthMax": "7353",
            "PipelineDepth": "5001 ~ 7353"
          }],
        "Area": {
          "BRAM_18K": "200",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "4",
          "DSP": "134",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "50121",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "2",
          "LUT": "81285",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Conv_sysarr": {
        "Latency": {
          "LatencyBest": "80129",
          "LatencyAvg": "98945",
          "LatencyWorst": "117761",
          "PipelineIIMin": "80130",
          "PipelineIIMax": "117762",
          "PipelineII": "80130 ~ 117762",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "LOOP_K_MOST_OUTER",
            "TripCount": "4",
            "LatencyMin": "80128",
            "LatencyMax": "117760",
            "Latency": "80128 ~ 117760",
            "PipelineII": "",
            "PipelineDepthMin": "20032",
            "PipelineDepthMax": "29440",
            "PipelineDepth": "20032 ~ 29440",
            "Loops": [{
                "Name": "LOOP_C_MOST_OUTER",
                "TripCount": "1",
                "LatencyMin": "20030",
                "LatencyMax": "29438",
                "Latency": "20030 ~ 29438",
                "PipelineII": "",
                "PipelineDepthMin": "20030",
                "PipelineDepthMax": "29438",
                "PipelineDepth": "20030 ~ 29438",
                "Loops": [{
                    "Name": "LOOP_H_MOST_OUTER",
                    "TripCount": "2",
                    "LatencyMin": "20028",
                    "LatencyMax": "29436",
                    "Latency": "20028 ~ 29436",
                    "PipelineII": "",
                    "PipelineDepthMin": "10014",
                    "PipelineDepthMax": "14718",
                    "PipelineDepth": "10014 ~ 14718",
                    "Loops": [{
                        "Name": "LOOP_W_MOST_OUTER",
                        "TripCount": "2",
                        "LatencyMin": "10012",
                        "LatencyMax": "14716",
                        "Latency": "10012 ~ 14716",
                        "PipelineII": "",
                        "PipelineDepthMin": "5006",
                        "PipelineDepthMax": "7358",
                        "PipelineDepth": "5006 ~ 7358",
                        "Loops": [{
                            "Name": "LOOP_R_MOST_OUTER",
                            "TripCount": "1",
                            "LatencyMin": "5004",
                            "LatencyMax": "7356",
                            "Latency": "5004 ~ 7356",
                            "PipelineII": "",
                            "PipelineDepthMin": "5004",
                            "PipelineDepthMax": "7356",
                            "PipelineDepth": "5004 ~ 7356"
                          }]
                      }]
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "208",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "4",
          "DSP": "134",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "53455",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "2",
          "LUT": "85001",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-01-29 01:58:19 KST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
