Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jul 17 22:01:20 2022
| Host         : DESKTOP-9JQO1HH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Timer_Project_wrapper_control_sets_placed.rpt
| Design       : Timer_Project_wrapper
| Device       : xc7s50
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    77 |
|    Minimum number of control sets                        |    77 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   262 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    77 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             349 |          109 |
| No           | No                    | Yes                    |              29 |            9 |
| No           | Yes                   | No                     |             320 |          124 |
| Yes          | No                    | No                     |             240 |           87 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             417 |          119 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                            |                                                                                                  Enable Signal                                                                                                 |                                                                                 Set/Reset Signal                                                                                 | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                                | Timer_Project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                        |                1 |              1 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              1 |
|  Timer_Project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         | Timer_Project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                    |                1 |              1 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                               |                1 |              1 |
|  Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              1 |
|  Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst19_out                                                |                1 |              1 |
|  Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst18_out                                               |                1 |              1 |
|  Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              1 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                       |                1 |              1 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                   |                1 |              1 |
| ~Timer_Project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | Timer_Project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | Timer_Project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                          |                1 |              1 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                              |                1 |              1 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__86_n_0 |                1 |              1 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__134_n_0        |                1 |              1 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__135_n_0  |                1 |              1 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                           |                1 |              1 |
|  Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              2 |
|  Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                                |                                                                                                                                                                                  |                1 |              3 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_1                                                                                         | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                1 |              3 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | Timer_Project_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              4 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R_0                                                                            |                2 |              4 |
|  Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | Timer_Project_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                   | Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |
| ~Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                                | Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |
|  Timer_Project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | Timer_Project_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                   | Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                             |                1 |              4 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                       |                                                                                                                                                                                  |                1 |              4 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                            |                2 |              5 |
|  Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                                  |                1 |              5 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                        |                                                                                                                                                                                  |                2 |              5 |
|  Timer_Project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                   |                                                                                                                                                                                  |                2 |              6 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |              6 |
|  Timer_Project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                            |                                                                                                                                                                                  |                3 |              6 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                3 |              6 |
|  Timer_Project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | Timer_Project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                |                                                                                                                                                                                  |                1 |              6 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | Timer_Project_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                      |                1 |              6 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                       | Timer_Project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                        |                2 |              7 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                              |                3 |              7 |
|  Timer_Project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                                  |                7 |              8 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                           | Timer_Project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                2 |              8 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                         |                                                                                                                                                                                  |                1 |              8 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | Timer_Project_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                2 |              8 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                               |                                                                                                                                                                                  |                1 |              8 |
|  Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | Timer_Project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                          |                                                                                                                                                                                  |                2 |              8 |
| ~Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | Timer_Project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                                  |                3 |              8 |
|  Timer_Project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | Timer_Project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                                  |                3 |              8 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                         |                4 |              9 |
|  Timer_Project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | Timer_Project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                       |                                                                                                                                                                                  |                3 |             10 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                3 |             10 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                4 |             11 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                5 |             11 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/E[0]                                                                                       | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                6 |             16 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                               |                6 |             17 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                             | Timer_Project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                  |                4 |             19 |
|  Timer_Project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                | Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                       |                6 |             23 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                        | Timer_Project_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                4 |             23 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                       |                9 |             28 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                       | Timer_Project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                  |                6 |             28 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                  |                9 |             30 |
|  Timer_Project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                                  |               14 |             32 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                      | Timer_Project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                8 |             32 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               11 |             32 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_1                                                                                         |                                                                                                                                                                                  |                8 |             32 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           |                                                                                                                                                                                  |               20 |             32 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               10 |             32 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                         | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                8 |             32 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                           |               15 |             33 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                              |                                                                                                                                                                                  |                9 |             33 |
|  Timer_Project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | Timer_Project_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         |                                                                                                                                                                                  |               15 |             47 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWVALID_i1                                                                                            | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               16 |             55 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                         |               30 |             63 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                           |                                                                                                                                                                                  |                8 |             64 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                                  |               19 |             64 |
|  Timer_Project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                |                                                                                                                                                                                  |               27 |             81 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               26 |             85 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               28 |             94 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            | Timer_Project_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                     |                                                                                                                                                                                  |               32 |            128 |
|  Timer_Project_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                |                                                                                                                                                                                  |               86 |            283 |
+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


