<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>UART2MSP432E4.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2298ed0e5bfee6f293aea6c715ac7f7c.html">exports</a></li><li class="navelem"><a class="el" href="dir_a59555fa6928a28ba1fd94639418fed2.html">tidrivers_msp432e4</a></li><li class="navelem"><a class="el" href="dir_881bc3ea3e0b6773ef082a7a8f546747.html">source</a></li><li class="navelem"><a class="el" href="dir_d200e2eb2d76e462bf7bb2f8b0aadb1e.html">ti</a></li><li class="navelem"><a class="el" href="dir_c7c3caac9c05bea82305b87d191db62d.html">drivers</a></li><li class="navelem"><a class="el" href="dir_c52dd3eabe46aada7e342642d92eb920.html">uart2</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">UART2MSP432E4.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART driver implementation for a MSP432E4 UART controller. </p>
<p>============================================================================</p>
<p>The UART header file should be included in an application as follows: </p><div class="fragment"><div class="line"><span class="preprocessor">#include &lt;<a class="code" href="_u_a_r_t2_8h.html">ti/drivers/UART2.h</a>&gt;</span></div><div class="line"><span class="preprocessor">#include &lt;<a class="code" href="_u_a_r_t2_m_s_p432_e4_8h.html">ti/drivers/uart2/UART2MSP432E4.h</a>&gt;</span></div></div><!-- fragment --><p>Refer to <a class="el" href="_u_a_r_t2_8h.html">UART2.h</a> for a complete description of APIs and examples of use. </p><hr/>
</div><div class="textblock"><code>#include &lt;stddef.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;ti/devices/msp432e4/inc/msp432.h&gt;</code><br />
<code>#include &lt;ti/devices/msp432e4/driverlib/gpio.h&gt;</code><br />
<code>#include &lt;ti/devices/msp432e4/driverlib/pin_map.h&gt;</code><br />
<code>#include &lt;ti/devices/msp432e4/driverlib/udma.h&gt;</code><br />
<code>#include &lt;ti/drivers/dpl/HwiP.h&gt;</code><br />
<code>#include &lt;ti/drivers/dpl/SemaphoreP.h&gt;</code><br />
<code>#include &lt;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h_source.html">ti/drivers/gpio/GPIOMSP432E4.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_u_a_r_t2_8h_source.html">ti/drivers/UART2.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_u_d_m_a_m_s_p432_e4_8h_source.html">ti/drivers/dma/UDMAMSP432E4.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for UART2MSP432E4.h:</div>
<div class="dyncontent">
<div class="center"><img src="_u_a_r_t2_m_s_p432_e4_8h__incl.png" border="0" usemap="#_u_a_r_t2_m_s_p432_e4_8h" alt=""/></div>
<map name="_u_a_r_t2_m_s_p432_e4_8h" id="_u_a_r_t2_m_s_p432_e4_8h">
<area shape="rect" id="node11" href="_g_p_i_o_m_s_p432_e4_8h.html" title="MSP432E4 GPIO driver. " alt="" coords="321,87,535,114"/>
<area shape="rect" id="node13" href="_u_a_r_t2_8h.html" title="PRELIMINARY UART driver interface " alt="" coords="48,87,179,114"/>
<area shape="rect" id="node14" href="_u_d_m_a_m_s_p432_e4_8h.html" title="uDMA driver implementation for MSP432E4. " alt="" coords="711,87,934,114"/>
<area shape="rect" id="node12" href="_g_p_i_o_8h.html" title="General Purpose I/O driver interface. " alt="" coords="291,177,411,203"/>
</map>
</div>
</div>
<p><a href="_u_a_r_t2_m_s_p432_e4_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs.html">UART2MSP432E4_HWAttrs</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2MSP432E4 Hardware attributes.  <a href="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2_m_s_p432_e4___object.html">UART2MSP432E4_Object</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2MSP432E4 Object.  <a href="struct_u_a_r_t2_m_s_p432_e4___object.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:adf2bb2231750982f2b299945bfded179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#adf2bb2231750982f2b299945bfded179">UART2MSP432E4_PIN_UNASSIGNED</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="memdesc:adf2bb2231750982f2b299945bfded179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates a pin is not being used.  <a href="#adf2bb2231750982f2b299945bfded179">More...</a><br /></td></tr>
<tr class="separator:adf2bb2231750982f2b299945bfded179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1d2a9dc40fa6699cc8b2ab924123415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#af1d2a9dc40fa6699cc8b2ab924123415">UART2MSP432E4_DMACH_UNASSIGNED</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:af1d2a9dc40fa6699cc8b2ab924123415"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates a DMA channel is not being used.  <a href="#af1d2a9dc40fa6699cc8b2ab924123415">More...</a><br /></td></tr>
<tr class="separator:af1d2a9dc40fa6699cc8b2ab924123415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017040f3cfae2c69bd9ce884c305e9b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a017040f3cfae2c69bd9ce884c305e9b2">UART2MSP432E4_FLOWCTRL_NONE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a017040f3cfae2c69bd9ce884c305e9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">No hardware flow control.  <a href="#a017040f3cfae2c69bd9ce884c305e9b2">More...</a><br /></td></tr>
<tr class="separator:a017040f3cfae2c69bd9ce884c305e9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d23a4f1a4cf1d8fee2aa027c7672c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#ad9d23a4f1a4cf1d8fee2aa027c7672c8">UART2MSP432E4_FLOWCTRL_HARDWARE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ad9d23a4f1a4cf1d8fee2aa027c7672c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware flow control.  <a href="#ad9d23a4f1a4cf1d8fee2aa027c7672c8">More...</a><br /></td></tr>
<tr class="separator:ad9d23a4f1a4cf1d8fee2aa027c7672c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd748aa1e921b236d52feaae52f0b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a5bd748aa1e921b236d52feaae52f0b38">UART2MSP432E4_PA0_U0RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 0, GPIO_PA0_U0RX)</td></tr>
<tr class="memdesc:a5bd748aa1e921b236d52feaae52f0b38"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA0 is used for UART0 RX.  <a href="#a5bd748aa1e921b236d52feaae52f0b38">More...</a><br /></td></tr>
<tr class="separator:a5bd748aa1e921b236d52feaae52f0b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad546d4c9615f6cfd728ebe8c30724318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#ad546d4c9615f6cfd728ebe8c30724318">UART2MSP432E4_PA1_U0TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 1, GPIO_PA1_U0TX)</td></tr>
<tr class="memdesc:ad546d4c9615f6cfd728ebe8c30724318"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA1 is used for UART0 RX.  <a href="#ad546d4c9615f6cfd728ebe8c30724318">More...</a><br /></td></tr>
<tr class="separator:ad546d4c9615f6cfd728ebe8c30724318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d5931ed6f98463f314f4fbf642f733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#ae8d5931ed6f98463f314f4fbf642f733">UART2MSP432E4_PH1_U0CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 1, GPIO_PH1_U0CTS)</td></tr>
<tr class="memdesc:ae8d5931ed6f98463f314f4fbf642f733"><td class="mdescLeft">&#160;</td><td class="mdescRight">PH1 is used for UART0 CTS.  <a href="#ae8d5931ed6f98463f314f4fbf642f733">More...</a><br /></td></tr>
<tr class="separator:ae8d5931ed6f98463f314f4fbf642f733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96fdd068f66b511ba1e7e372c2d614fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a96fdd068f66b511ba1e7e372c2d614fe">UART2MSP432E4_PM4_U0CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad35c772bbeaea33f71d3053584b048ba">GPIOMSP432E4_PORTM</a>, 4, GPIO_PM4_U0CTS)</td></tr>
<tr class="memdesc:a96fdd068f66b511ba1e7e372c2d614fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">PM4 is used for UART0 CTS.  <a href="#a96fdd068f66b511ba1e7e372c2d614fe">More...</a><br /></td></tr>
<tr class="separator:a96fdd068f66b511ba1e7e372c2d614fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9178bb8865c9e3f2f8332f21a224f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#ae9178bb8865c9e3f2f8332f21a224f7a">UART2MSP432E4_PB4_U0CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 4, GPIO_PB4_U0CTS)</td></tr>
<tr class="memdesc:ae9178bb8865c9e3f2f8332f21a224f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PB4 is used for UART0 CTS.  <a href="#ae9178bb8865c9e3f2f8332f21a224f7a">More...</a><br /></td></tr>
<tr class="separator:ae9178bb8865c9e3f2f8332f21a224f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be5da7df0c559ede003c97921fea63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a0be5da7df0c559ede003c97921fea63b">UART2MSP432E4_PE6_U0CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a013c68bd214ab09cae32d30b102fd531">GPIOMSP432E4_PORTE</a>, 6, GPIO_PE6_U0CTS)</td></tr>
<tr class="memdesc:a0be5da7df0c559ede003c97921fea63b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PE6 is used for UART0 CTS.  <a href="#a0be5da7df0c559ede003c97921fea63b">More...</a><br /></td></tr>
<tr class="separator:a0be5da7df0c559ede003c97921fea63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc35678fd451dd090e42cce2d48b66e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#afc35678fd451dd090e42cce2d48b66e4">UART2MSP432E4_PG4_U0CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a8b580d72b305e40cd46114ff45f47d6a">GPIOMSP432E4_PORTG</a>, 4, GPIO_PG4_U0CTS)</td></tr>
<tr class="memdesc:afc35678fd451dd090e42cce2d48b66e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PG4 is used for UART0 CTS.  <a href="#afc35678fd451dd090e42cce2d48b66e4">More...</a><br /></td></tr>
<tr class="separator:afc35678fd451dd090e42cce2d48b66e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe61c4b21d73a55c1577f7d07f182fd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#abe61c4b21d73a55c1577f7d07f182fd4">UART2MSP432E4_PH0_U0RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 0, GPIO_PH0_U0RTS)</td></tr>
<tr class="memdesc:abe61c4b21d73a55c1577f7d07f182fd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PH0 is used for UART0 RTS.  <a href="#abe61c4b21d73a55c1577f7d07f182fd4">More...</a><br /></td></tr>
<tr class="separator:abe61c4b21d73a55c1577f7d07f182fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b62f378af28f7df63885bcda8abc1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a09b62f378af28f7df63885bcda8abc1f">UART2MSP432E4_PB5_U0RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 5, GPIO_PB5_U0RTS)</td></tr>
<tr class="memdesc:a09b62f378af28f7df63885bcda8abc1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PB5 is used for UART0 RTS.  <a href="#a09b62f378af28f7df63885bcda8abc1f">More...</a><br /></td></tr>
<tr class="separator:a09b62f378af28f7df63885bcda8abc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fe3124fc537dae8daa40a3a9a16ffe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a5fe3124fc537dae8daa40a3a9a16ffe2">UART2MSP432E4_PE7_U0RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a013c68bd214ab09cae32d30b102fd531">GPIOMSP432E4_PORTE</a>, 7, GPIO_PE7_U0RTS)</td></tr>
<tr class="memdesc:a5fe3124fc537dae8daa40a3a9a16ffe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PE7 is used for UART0 RTS.  <a href="#a5fe3124fc537dae8daa40a3a9a16ffe2">More...</a><br /></td></tr>
<tr class="separator:a5fe3124fc537dae8daa40a3a9a16ffe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee96b4fc9de075eccb0e05499b25862c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#aee96b4fc9de075eccb0e05499b25862c">UART2MSP432E4_PG5_U0RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a8b580d72b305e40cd46114ff45f47d6a">GPIOMSP432E4_PORTG</a>, 5, GPIO_PG5_U0RTS)</td></tr>
<tr class="memdesc:aee96b4fc9de075eccb0e05499b25862c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PG5 is used for UART0 RTS.  <a href="#aee96b4fc9de075eccb0e05499b25862c">More...</a><br /></td></tr>
<tr class="separator:aee96b4fc9de075eccb0e05499b25862c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa68a45c21c4c6dfcca4782ac4005f498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#aa68a45c21c4c6dfcca4782ac4005f498">UART2MSP432E4_PB0_U1RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 0, GPIO_PB0_U1RX)</td></tr>
<tr class="memdesc:aa68a45c21c4c6dfcca4782ac4005f498"><td class="mdescLeft">&#160;</td><td class="mdescRight">PB0 is used for UART1 RX.  <a href="#aa68a45c21c4c6dfcca4782ac4005f498">More...</a><br /></td></tr>
<tr class="separator:aa68a45c21c4c6dfcca4782ac4005f498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04859566f58e029762191080ad904827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a04859566f58e029762191080ad904827">UART2MSP432E4_PQ4_U1RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a219a788af361f14afd793a0140ba4b2c">GPIOMSP432E4_PORTQ</a>, 4, GPIO_PQ4_U1RX)</td></tr>
<tr class="memdesc:a04859566f58e029762191080ad904827"><td class="mdescLeft">&#160;</td><td class="mdescRight">PQ4 is used for UART1 RX.  <a href="#a04859566f58e029762191080ad904827">More...</a><br /></td></tr>
<tr class="separator:a04859566f58e029762191080ad904827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a7773e041e3214bc4593405e7d8a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a09a7773e041e3214bc4593405e7d8a96">UART2MSP432E4_PR5_U1RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 5, GPIO_PR5_U1RX)</td></tr>
<tr class="memdesc:a09a7773e041e3214bc4593405e7d8a96"><td class="mdescLeft">&#160;</td><td class="mdescRight">PR5 is used for UART1 RX.  <a href="#a09a7773e041e3214bc4593405e7d8a96">More...</a><br /></td></tr>
<tr class="separator:a09a7773e041e3214bc4593405e7d8a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cd286a474f514769655de09148541e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a3cd286a474f514769655de09148541e1">UART2MSP432E4_PB1_U1TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 1, GPIO_PB1_U1TX)</td></tr>
<tr class="memdesc:a3cd286a474f514769655de09148541e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PB1 is used for UART1 TX.  <a href="#a3cd286a474f514769655de09148541e1">More...</a><br /></td></tr>
<tr class="separator:a3cd286a474f514769655de09148541e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3308f4446a118535431053964dbf2641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a3308f4446a118535431053964dbf2641">UART2MSP432E4_PQ5_U1TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a219a788af361f14afd793a0140ba4b2c">GPIOMSP432E4_PORTQ</a>, 5, GPIO_PQ5_U1TX)</td></tr>
<tr class="memdesc:a3308f4446a118535431053964dbf2641"><td class="mdescLeft">&#160;</td><td class="mdescRight">PQ5 is used for UART1 TX.  <a href="#a3308f4446a118535431053964dbf2641">More...</a><br /></td></tr>
<tr class="separator:a3308f4446a118535431053964dbf2641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a939cfd4c0b08c6ef1bb678cf0a23b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a9a939cfd4c0b08c6ef1bb678cf0a23b9">UART2MSP432E4_PR6_U1TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 6, GPIO_PR6_U1TX)</td></tr>
<tr class="memdesc:a9a939cfd4c0b08c6ef1bb678cf0a23b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PR6 is used for UART1 TX.  <a href="#a9a939cfd4c0b08c6ef1bb678cf0a23b9">More...</a><br /></td></tr>
<tr class="separator:a9a939cfd4c0b08c6ef1bb678cf0a23b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7fef3e8b02a3319a308a904df0a715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a4b7fef3e8b02a3319a308a904df0a715">UART2MSP432E4_PP3_U1CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 3, GPIO_PP3_U1CTS)</td></tr>
<tr class="memdesc:a4b7fef3e8b02a3319a308a904df0a715"><td class="mdescLeft">&#160;</td><td class="mdescRight">PP3 is used for UART1 CTS.  <a href="#a4b7fef3e8b02a3319a308a904df0a715">More...</a><br /></td></tr>
<tr class="separator:a4b7fef3e8b02a3319a308a904df0a715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5fa847d1085ae84383c8248da018fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#ad5fa847d1085ae84383c8248da018fc3">UART2MSP432E4_PN1_U1CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 1, GPIO_PN1_U1CTS)</td></tr>
<tr class="memdesc:ad5fa847d1085ae84383c8248da018fc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN1 is used for UART1 CTS.  <a href="#ad5fa847d1085ae84383c8248da018fc3">More...</a><br /></td></tr>
<tr class="separator:ad5fa847d1085ae84383c8248da018fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf0508c8e91150befc52523f20981b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#acf0508c8e91150befc52523f20981b64">UART2MSP432E4_PE0_U1RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a013c68bd214ab09cae32d30b102fd531">GPIOMSP432E4_PORTE</a>, 0, GPIO_PE0_U1RTS)</td></tr>
<tr class="memdesc:acf0508c8e91150befc52523f20981b64"><td class="mdescLeft">&#160;</td><td class="mdescRight">PE0 is used for UART1 RTS.  <a href="#acf0508c8e91150befc52523f20981b64">More...</a><br /></td></tr>
<tr class="separator:acf0508c8e91150befc52523f20981b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a308bbab664ebfc1226f487e24602ab4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a308bbab664ebfc1226f487e24602ab4d">UART2MSP432E4_PN0_U1RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 0, GPIO_PN0_U1RTS)</td></tr>
<tr class="memdesc:a308bbab664ebfc1226f487e24602ab4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN0 is used for UART1 RTS.  <a href="#a308bbab664ebfc1226f487e24602ab4d">More...</a><br /></td></tr>
<tr class="separator:a308bbab664ebfc1226f487e24602ab4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6924d7d05761ccf5aea40743271dbfd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a6924d7d05761ccf5aea40743271dbfd9">UART2MSP432E4_PN7_U1RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 7, GPIO_PN7_U1RTS)</td></tr>
<tr class="memdesc:a6924d7d05761ccf5aea40743271dbfd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN7 is used for UART1 RTS.  <a href="#a6924d7d05761ccf5aea40743271dbfd9">More...</a><br /></td></tr>
<tr class="separator:a6924d7d05761ccf5aea40743271dbfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73337e3eb91a2312a26e486d16078d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a73337e3eb91a2312a26e486d16078d58">UART2MSP432E4_PA6_U2RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 6, GPIO_PA6_U2RX)</td></tr>
<tr class="memdesc:a73337e3eb91a2312a26e486d16078d58"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA6 is used for UART2 RX.  <a href="#a73337e3eb91a2312a26e486d16078d58">More...</a><br /></td></tr>
<tr class="separator:a73337e3eb91a2312a26e486d16078d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a103ef02e06ddf8e9c669201ae94c4784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a103ef02e06ddf8e9c669201ae94c4784">UART2MSP432E4_PD4_U2RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 4, GPIO_PD4_U2RX)</td></tr>
<tr class="memdesc:a103ef02e06ddf8e9c669201ae94c4784"><td class="mdescLeft">&#160;</td><td class="mdescRight">PD4 is used for UART2 RX.  <a href="#a103ef02e06ddf8e9c669201ae94c4784">More...</a><br /></td></tr>
<tr class="separator:a103ef02e06ddf8e9c669201ae94c4784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982f138e6cbb8eea801115543bb932eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a982f138e6cbb8eea801115543bb932eb">UART2MSP432E4_PA7_U2TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 7, GPIO_PA7_U2TX)</td></tr>
<tr class="memdesc:a982f138e6cbb8eea801115543bb932eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA7 is used for UART2 TX.  <a href="#a982f138e6cbb8eea801115543bb932eb">More...</a><br /></td></tr>
<tr class="separator:a982f138e6cbb8eea801115543bb932eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2ce7c9dc3b747972598c118748357bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#af2ce7c9dc3b747972598c118748357bb">UART2MSP432E4_PD5_U2TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 5, GPIO_PD5_U2TX)</td></tr>
<tr class="memdesc:af2ce7c9dc3b747972598c118748357bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PD5 is used for UART2 TX.  <a href="#af2ce7c9dc3b747972598c118748357bb">More...</a><br /></td></tr>
<tr class="separator:af2ce7c9dc3b747972598c118748357bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec1bbf45d468b0eae605a061b2c865a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a5ec1bbf45d468b0eae605a061b2c865a">UART2MSP432E4_PN3_U2CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 3, GPIO_PN3_U2CTS)</td></tr>
<tr class="memdesc:a5ec1bbf45d468b0eae605a061b2c865a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN3 is used for UART2 CTS.  <a href="#a5ec1bbf45d468b0eae605a061b2c865a">More...</a><br /></td></tr>
<tr class="separator:a5ec1bbf45d468b0eae605a061b2c865a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad90b7f600be83f03da503f2d42e979ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#ad90b7f600be83f03da503f2d42e979ec">UART2MSP432E4_PD7_U2CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 7, GPIO_PD7_U2CTS)</td></tr>
<tr class="memdesc:ad90b7f600be83f03da503f2d42e979ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">PD7 is used for UART2 CTS.  <a href="#ad90b7f600be83f03da503f2d42e979ec">More...</a><br /></td></tr>
<tr class="separator:ad90b7f600be83f03da503f2d42e979ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a5295bf43e8ff2e0df89991ab979709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a7a5295bf43e8ff2e0df89991ab979709">UART2MSP432E4_PJ3_U2CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 3, GPIO_PJ3_U2CTS)</td></tr>
<tr class="memdesc:a7a5295bf43e8ff2e0df89991ab979709"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ3 is used for UART2 CTS.  <a href="#a7a5295bf43e8ff2e0df89991ab979709">More...</a><br /></td></tr>
<tr class="separator:a7a5295bf43e8ff2e0df89991ab979709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4e4b3fad69745612ef13b50f13aa60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a8e4e4b3fad69745612ef13b50f13aa60">UART2MSP432E4_PN2_U2RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 2, GPIO_PN2_U2RTS)</td></tr>
<tr class="memdesc:a8e4e4b3fad69745612ef13b50f13aa60"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN2 is used for UART2 RTS.  <a href="#a8e4e4b3fad69745612ef13b50f13aa60">More...</a><br /></td></tr>
<tr class="separator:a8e4e4b3fad69745612ef13b50f13aa60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766045246f51dc5d33eedc65e7fb5df0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a766045246f51dc5d33eedc65e7fb5df0">UART2MSP432E4_PD6_U2RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 6, GPIO_PD6_U2RTS)</td></tr>
<tr class="memdesc:a766045246f51dc5d33eedc65e7fb5df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PD6 is used for UART2 RTS.  <a href="#a766045246f51dc5d33eedc65e7fb5df0">More...</a><br /></td></tr>
<tr class="separator:a766045246f51dc5d33eedc65e7fb5df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ba4d84819028c41724550f581767ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a9ba4d84819028c41724550f581767ec9">UART2MSP432E4_PJ2_U2RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 2, GPIO_PJ2_U2RTS)</td></tr>
<tr class="memdesc:a9ba4d84819028c41724550f581767ec9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ2 is used for UART2 RTS.  <a href="#a9ba4d84819028c41724550f581767ec9">More...</a><br /></td></tr>
<tr class="separator:a9ba4d84819028c41724550f581767ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad41a71440d338e9c4dc2b916eafadcc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#ad41a71440d338e9c4dc2b916eafadcc4">UART2MSP432E4_PA4_U3RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 4, GPIO_PA4_U3RX)</td></tr>
<tr class="memdesc:ad41a71440d338e9c4dc2b916eafadcc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA4 is used for UART3 RX.  <a href="#ad41a71440d338e9c4dc2b916eafadcc4">More...</a><br /></td></tr>
<tr class="separator:ad41a71440d338e9c4dc2b916eafadcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27a6134060b0b7e22963782dbc400ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#af27a6134060b0b7e22963782dbc400ca">UART2MSP432E4_PJ0_U3RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 0, GPIO_PJ0_U3RX)</td></tr>
<tr class="memdesc:af27a6134060b0b7e22963782dbc400ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ0 is used for UART3 RX.  <a href="#af27a6134060b0b7e22963782dbc400ca">More...</a><br /></td></tr>
<tr class="separator:af27a6134060b0b7e22963782dbc400ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c2343e1941ece0db88918fa9d8feb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#aa7c2343e1941ece0db88918fa9d8feb6">UART2MSP432E4_PA5_U3TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 5, GPIO_PA5_U3TX)</td></tr>
<tr class="memdesc:aa7c2343e1941ece0db88918fa9d8feb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA5 is used for UART3 TX.  <a href="#aa7c2343e1941ece0db88918fa9d8feb6">More...</a><br /></td></tr>
<tr class="separator:aa7c2343e1941ece0db88918fa9d8feb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad31e3acb9113297a1cf7ef47595bf79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#ad31e3acb9113297a1cf7ef47595bf79e">UART2MSP432E4_PJ1_U3TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 1, GPIO_PJ1_U3TX)</td></tr>
<tr class="memdesc:ad31e3acb9113297a1cf7ef47595bf79e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ1 is used for UART3 TX.  <a href="#ad31e3acb9113297a1cf7ef47595bf79e">More...</a><br /></td></tr>
<tr class="separator:ad31e3acb9113297a1cf7ef47595bf79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4adee4406bd55fca35ba1ea2a554b95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#aa4adee4406bd55fca35ba1ea2a554b95">UART2MSP432E4_PP5_U3CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 5, GPIO_PP5_U3CTS)</td></tr>
<tr class="memdesc:aa4adee4406bd55fca35ba1ea2a554b95"><td class="mdescLeft">&#160;</td><td class="mdescRight">PP5 is used for UART3 CTS.  <a href="#aa4adee4406bd55fca35ba1ea2a554b95">More...</a><br /></td></tr>
<tr class="separator:aa4adee4406bd55fca35ba1ea2a554b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72dc485c6d7d014361f37a6f5d343d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a72dc485c6d7d014361f37a6f5d343d20">UART2MSP432E4_PN5_U3CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 5, GPIO_PN5_U3CTS)</td></tr>
<tr class="memdesc:a72dc485c6d7d014361f37a6f5d343d20"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN5 is used for UART3 CTS.  <a href="#a72dc485c6d7d014361f37a6f5d343d20">More...</a><br /></td></tr>
<tr class="separator:a72dc485c6d7d014361f37a6f5d343d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18651e6764276fd1bac8d82ce39577f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a18651e6764276fd1bac8d82ce39577f4">UART2MSP432E4_PJ5_U3CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 5, GPIO_PJ5_U3CTS)</td></tr>
<tr class="memdesc:a18651e6764276fd1bac8d82ce39577f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ5 is used for UART3 CTS.  <a href="#a18651e6764276fd1bac8d82ce39577f4">More...</a><br /></td></tr>
<tr class="separator:a18651e6764276fd1bac8d82ce39577f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae6789b83a1e47615dfbbd135426f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#adae6789b83a1e47615dfbbd135426f2c">UART2MSP432E4_PP4_U3RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 4, GPIO_PP4_U3RTS)</td></tr>
<tr class="memdesc:adae6789b83a1e47615dfbbd135426f2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PP4 is used for UART3 RTS.  <a href="#adae6789b83a1e47615dfbbd135426f2c">More...</a><br /></td></tr>
<tr class="separator:adae6789b83a1e47615dfbbd135426f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2245c4859f78aff9738f508fba3da06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#ac2245c4859f78aff9738f508fba3da06">UART2MSP432E4_PN4_U3RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 4, GPIO_PN4_U3RTS)</td></tr>
<tr class="memdesc:ac2245c4859f78aff9738f508fba3da06"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN4 is used for UART3 RTS.  <a href="#ac2245c4859f78aff9738f508fba3da06">More...</a><br /></td></tr>
<tr class="separator:ac2245c4859f78aff9738f508fba3da06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b8cc700ffcb0763251c991677529929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a2b8cc700ffcb0763251c991677529929">UART2MSP432E4_PJ4_U3RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 4, GPIO_PJ4_U3RTS)</td></tr>
<tr class="memdesc:a2b8cc700ffcb0763251c991677529929"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ4 is used for UART3 RTS.  <a href="#a2b8cc700ffcb0763251c991677529929">More...</a><br /></td></tr>
<tr class="separator:a2b8cc700ffcb0763251c991677529929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f2a439d1cd20dcf55ea873d811155f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a97f2a439d1cd20dcf55ea873d811155f">UART2MSP432E4_PA2_U4RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 2, GPIO_PA2_U4RX)</td></tr>
<tr class="memdesc:a97f2a439d1cd20dcf55ea873d811155f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA2 is used for UART4 RX.  <a href="#a97f2a439d1cd20dcf55ea873d811155f">More...</a><br /></td></tr>
<tr class="separator:a97f2a439d1cd20dcf55ea873d811155f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2e5142eb285ed2b7734cb96eec8624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#ada2e5142eb285ed2b7734cb96eec8624">UART2MSP432E4_PK0_U4RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 0, GPIO_PK0_U4RX)</td></tr>
<tr class="memdesc:ada2e5142eb285ed2b7734cb96eec8624"><td class="mdescLeft">&#160;</td><td class="mdescRight">PK0 is used for UART4 RX.  <a href="#ada2e5142eb285ed2b7734cb96eec8624">More...</a><br /></td></tr>
<tr class="separator:ada2e5142eb285ed2b7734cb96eec8624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacbd20cbf17f9e741b891957dff09f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#aacbd20cbf17f9e741b891957dff09f48">UART2MSP432E4_PR1_U4RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 1, GPIO_PR1_U4RX)</td></tr>
<tr class="memdesc:aacbd20cbf17f9e741b891957dff09f48"><td class="mdescLeft">&#160;</td><td class="mdescRight">PR1 is used for UART4 RX.  <a href="#aacbd20cbf17f9e741b891957dff09f48">More...</a><br /></td></tr>
<tr class="separator:aacbd20cbf17f9e741b891957dff09f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12988e8e229f0273ca96bbfe97244e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a12988e8e229f0273ca96bbfe97244e3b">UART2MSP432E4_PA3_U4TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 3, GPIO_PA3_U4TX)</td></tr>
<tr class="memdesc:a12988e8e229f0273ca96bbfe97244e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA3 is used for UART4 TX.  <a href="#a12988e8e229f0273ca96bbfe97244e3b">More...</a><br /></td></tr>
<tr class="separator:a12988e8e229f0273ca96bbfe97244e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99a9b72b3e5f8bfe1457d9e6dac9e219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a99a9b72b3e5f8bfe1457d9e6dac9e219">UART2MSP432E4_PK1_U4TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 1, GPIO_PK1_U4TX)</td></tr>
<tr class="memdesc:a99a9b72b3e5f8bfe1457d9e6dac9e219"><td class="mdescLeft">&#160;</td><td class="mdescRight">PK1 is used for UART4 TX.  <a href="#a99a9b72b3e5f8bfe1457d9e6dac9e219">More...</a><br /></td></tr>
<tr class="separator:a99a9b72b3e5f8bfe1457d9e6dac9e219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200a9f7798a6eeb9f687c332e8f01ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a200a9f7798a6eeb9f687c332e8f01ae5">UART2MSP432E4_PR0_U4TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 0, GPIO_PR0_U4TX)</td></tr>
<tr class="memdesc:a200a9f7798a6eeb9f687c332e8f01ae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PR0 is used for UART4 TX.  <a href="#a200a9f7798a6eeb9f687c332e8f01ae5">More...</a><br /></td></tr>
<tr class="separator:a200a9f7798a6eeb9f687c332e8f01ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2709c6d20256ed99fd2d7ef7c235abfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a2709c6d20256ed99fd2d7ef7c235abfe">UART2MSP432E4_PK3_U4CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 3, GPIO_PK3_U4CTS)</td></tr>
<tr class="memdesc:a2709c6d20256ed99fd2d7ef7c235abfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">PK3 is used for UART4 CTS.  <a href="#a2709c6d20256ed99fd2d7ef7c235abfe">More...</a><br /></td></tr>
<tr class="separator:a2709c6d20256ed99fd2d7ef7c235abfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3487baf437148bd46f50caf8fdc941c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a3487baf437148bd46f50caf8fdc941c0">UART2MSP432E4_PJ7_U4CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 7, GPIO_PJ7_U4CTS)</td></tr>
<tr class="memdesc:a3487baf437148bd46f50caf8fdc941c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ7 is used for UART4 CTS.  <a href="#a3487baf437148bd46f50caf8fdc941c0">More...</a><br /></td></tr>
<tr class="separator:a3487baf437148bd46f50caf8fdc941c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b626c527146fbf487339a70783e498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a09b626c527146fbf487339a70783e498">UART2MSP432E4_PN7_U4CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 7, GPIO_PN7_U4CTS)</td></tr>
<tr class="memdesc:a09b626c527146fbf487339a70783e498"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN7 is used for UART4 CTS.  <a href="#a09b626c527146fbf487339a70783e498">More...</a><br /></td></tr>
<tr class="separator:a09b626c527146fbf487339a70783e498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca060844faf0e748285acb73ebcb9512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#aca060844faf0e748285acb73ebcb9512">UART2MSP432E4_PK2_U4RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 2, GPIO_PK2_U4RTS)</td></tr>
<tr class="memdesc:aca060844faf0e748285acb73ebcb9512"><td class="mdescLeft">&#160;</td><td class="mdescRight">PK2 is used for UART4 RTS.  <a href="#aca060844faf0e748285acb73ebcb9512">More...</a><br /></td></tr>
<tr class="separator:aca060844faf0e748285acb73ebcb9512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8697999f6d5d6d4dbb2efc7d95c9a0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a8697999f6d5d6d4dbb2efc7d95c9a0f8">UART2MSP432E4_PJ6_U4RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 6, GPIO_PJ6_U4RTS)</td></tr>
<tr class="memdesc:a8697999f6d5d6d4dbb2efc7d95c9a0f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ6 is used for UART4 RTS.  <a href="#a8697999f6d5d6d4dbb2efc7d95c9a0f8">More...</a><br /></td></tr>
<tr class="separator:a8697999f6d5d6d4dbb2efc7d95c9a0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b4f505f70ab08478a0df9544d32f063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a0b4f505f70ab08478a0df9544d32f063">UART2MSP432E4_PN6_U4RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 6, GPIO_PN6_U4RTS)</td></tr>
<tr class="memdesc:a0b4f505f70ab08478a0df9544d32f063"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN6 is used for UART4 RTS.  <a href="#a0b4f505f70ab08478a0df9544d32f063">More...</a><br /></td></tr>
<tr class="separator:a0b4f505f70ab08478a0df9544d32f063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a165eeba5af515c927d77fedddd72861b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a165eeba5af515c927d77fedddd72861b">UART2MSP432E4_PC6_U5RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 6, GPIO_PC6_U5RX)</td></tr>
<tr class="memdesc:a165eeba5af515c927d77fedddd72861b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PC6 is used for UART5 RX.  <a href="#a165eeba5af515c927d77fedddd72861b">More...</a><br /></td></tr>
<tr class="separator:a165eeba5af515c927d77fedddd72861b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb749c96adda41f926233c92c70587b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#abb749c96adda41f926233c92c70587b4">UART2MSP432E4_PH6_U5RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 6, GPIO_PH6_U5RX)</td></tr>
<tr class="memdesc:abb749c96adda41f926233c92c70587b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PH6 is used for UART5 RX.  <a href="#abb749c96adda41f926233c92c70587b4">More...</a><br /></td></tr>
<tr class="separator:abb749c96adda41f926233c92c70587b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a224ac783429e44a1fcfa94ce0afaac74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a224ac783429e44a1fcfa94ce0afaac74">UART2MSP432E4_PC7_U5TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 7, GPIO_PC7_U5TX)</td></tr>
<tr class="memdesc:a224ac783429e44a1fcfa94ce0afaac74"><td class="mdescLeft">&#160;</td><td class="mdescRight">PC7 is used for UART5 TX.  <a href="#a224ac783429e44a1fcfa94ce0afaac74">More...</a><br /></td></tr>
<tr class="separator:a224ac783429e44a1fcfa94ce0afaac74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03b2ee70295a601e165a632fa99c072e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a03b2ee70295a601e165a632fa99c072e">UART2MSP432E4_PH7_U5TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 7, GPIO_PH7_U5TX)</td></tr>
<tr class="memdesc:a03b2ee70295a601e165a632fa99c072e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PH7 is used for UART5 TX.  <a href="#a03b2ee70295a601e165a632fa99c072e">More...</a><br /></td></tr>
<tr class="separator:a03b2ee70295a601e165a632fa99c072e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad6b6ce3efabcbc374ce7988ace5e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#aaad6b6ce3efabcbc374ce7988ace5e1a">UART2MSP432E4_PP0_U6RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 0, GPIO_PP0_U6RX)</td></tr>
<tr class="memdesc:aaad6b6ce3efabcbc374ce7988ace5e1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PP0 is used for UART6 RX.  <a href="#aaad6b6ce3efabcbc374ce7988ace5e1a">More...</a><br /></td></tr>
<tr class="separator:aaad6b6ce3efabcbc374ce7988ace5e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5520f9a4851b5fc0e679b89e6bb444bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a5520f9a4851b5fc0e679b89e6bb444bf">UART2MSP432E4_PP1_U6TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 1, GPIO_PP1_U6TX)</td></tr>
<tr class="memdesc:a5520f9a4851b5fc0e679b89e6bb444bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PP1 is used for UART6 TX.  <a href="#a5520f9a4851b5fc0e679b89e6bb444bf">More...</a><br /></td></tr>
<tr class="separator:a5520f9a4851b5fc0e679b89e6bb444bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60669f88a060fef316bc077311608c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a60669f88a060fef316bc077311608c50">UART2MSP432E4_PC4_U7RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 4, GPIO_PC4_U7RX)</td></tr>
<tr class="memdesc:a60669f88a060fef316bc077311608c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">PC4 is used for UART7 RX.  <a href="#a60669f88a060fef316bc077311608c50">More...</a><br /></td></tr>
<tr class="separator:a60669f88a060fef316bc077311608c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca92cf72f1ed94434ef94df270bf7959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#aca92cf72f1ed94434ef94df270bf7959">UART2MSP432E4_PH6_U7RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 6, GPIO_PH6_U7RX)</td></tr>
<tr class="memdesc:aca92cf72f1ed94434ef94df270bf7959"><td class="mdescLeft">&#160;</td><td class="mdescRight">PH6 is used for UART7 RX.  <a href="#aca92cf72f1ed94434ef94df270bf7959">More...</a><br /></td></tr>
<tr class="separator:aca92cf72f1ed94434ef94df270bf7959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab814a9d0fea3b3035f7b49886248be31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#ab814a9d0fea3b3035f7b49886248be31">UART2MSP432E4_PC5_U7TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 5, GPIO_PC5_U7TX)</td></tr>
<tr class="memdesc:ab814a9d0fea3b3035f7b49886248be31"><td class="mdescLeft">&#160;</td><td class="mdescRight">PC5 is used for UART7 TX.  <a href="#ab814a9d0fea3b3035f7b49886248be31">More...</a><br /></td></tr>
<tr class="separator:ab814a9d0fea3b3035f7b49886248be31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf0a19223abc2ba256737b74ddc73bfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#acf0a19223abc2ba256737b74ddc73bfb">UART2MSP432E4_PH7_U7TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 7, GPIO_PH7_U7TX)</td></tr>
<tr class="memdesc:acf0a19223abc2ba256737b74ddc73bfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PH7 is used for UART7 TX.  <a href="#acf0a19223abc2ba256737b74ddc73bfb">More...</a><br /></td></tr>
<tr class="separator:acf0a19223abc2ba256737b74ddc73bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a08180650cd83450410ff84567c9717ee"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_u_a_r_t2_m_s_p432_e4___object.html">UART2MSP432E4_Object</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a08180650cd83450410ff84567c9717ee">UART2MSP432E4_Handle</a></td></tr>
<tr class="separator:a08180650cd83450410ff84567c9717ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ac351a0502dc8f353e6eb3f54709601ca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#ac351a0502dc8f353e6eb3f54709601ca">UART2MSP432E4_close</a> (<a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a> handle)</td></tr>
<tr class="separator:ac351a0502dc8f353e6eb3f54709601ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e5b3dbe0dd64bc9bcb0639000ffe58e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a8e5b3dbe0dd64bc9bcb0639000ffe58e">UART2MSP432E4_open</a> (uint_least8_t, <a class="el" href="struct_u_a_r_t2___params.html">UART2_Params</a> *params)</td></tr>
<tr class="separator:a8e5b3dbe0dd64bc9bcb0639000ffe58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f7d10d035a1419dc8a1cb22f278675"><td class="memItemLeft" align="right" valign="top">int_fast16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a81f7d10d035a1419dc8a1cb22f278675">UART2MSP432E4_read</a> (<a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a> handle, void *buffer, size_t size, size_t *bytesRead, uint32_t timeout)</td></tr>
<tr class="separator:a81f7d10d035a1419dc8a1cb22f278675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3a795e561281d7fec50e127dd0bb65"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a7c3a795e561281d7fec50e127dd0bb65">UART2MSP432E4_readCancel</a> (<a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a> handle)</td></tr>
<tr class="separator:a7c3a795e561281d7fec50e127dd0bb65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05652466771f5ff10441c7c3e693499f"><td class="memItemLeft" align="right" valign="top">int_fast16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a05652466771f5ff10441c7c3e693499f">UART2MSP432E4_write</a> (<a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a> handle, const void *buffer, size_t size, size_t *bytesWritten, uint32_t timeout)</td></tr>
<tr class="separator:a05652466771f5ff10441c7c3e693499f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc23e19402acc3fcf441b5a229f2195"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a1fc23e19402acc3fcf441b5a229f2195">UART2MSP432E4_writeCancel</a> (<a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a> handle)</td></tr>
<tr class="separator:a1fc23e19402acc3fcf441b5a229f2195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4adb1e3f49729f2b7b2bc03ce739c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a6a4adb1e3f49729f2b7b2bc03ce739c3">UART2MSP432E4_flushRx</a> (<a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a> handle)</td></tr>
<tr class="separator:a6a4adb1e3f49729f2b7b2bc03ce739c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a70e65405bf05b30a4af2ef9699f0409c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_u_a_r_t2___fxn_table.html">UART2_FxnTable</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a70e65405bf05b30a4af2ef9699f0409c">UART2MSP432E4_fxnTable</a></td></tr>
<tr class="separator:a70e65405bf05b30a4af2ef9699f0409c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="adf2bb2231750982f2b299945bfded179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf2bb2231750982f2b299945bfded179">&sect;&nbsp;</a></span>UART2MSP432E4_PIN_UNASSIGNED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PIN_UNASSIGNED&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates a pin is not being used. </p>
<p>If hardware flow control is not being used, the UART CTS and RTS pins should be set to UART2MSP432E4_PIN_UNASSIGNED. </p>

</div>
</div>
<a id="af1d2a9dc40fa6699cc8b2ab924123415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1d2a9dc40fa6699cc8b2ab924123415">&sect;&nbsp;</a></span>UART2MSP432E4_DMACH_UNASSIGNED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_DMACH_UNASSIGNED&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates a DMA channel is not being used. </p>
<p>If DMA is not being used, the UART rxDmaChannel and txDmaChannel should be set to UART2MSP432E4_DMACH_UNASSIGNED. </p>

</div>
</div>
<a id="a017040f3cfae2c69bd9ce884c305e9b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a017040f3cfae2c69bd9ce884c305e9b2">&sect;&nbsp;</a></span>UART2MSP432E4_FLOWCTRL_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_FLOWCTRL_NONE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No hardware flow control. </p>

</div>
</div>
<a id="ad9d23a4f1a4cf1d8fee2aa027c7672c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9d23a4f1a4cf1d8fee2aa027c7672c8">&sect;&nbsp;</a></span>UART2MSP432E4_FLOWCTRL_HARDWARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_FLOWCTRL_HARDWARE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hardware flow control. </p>

</div>
</div>
<a id="a5bd748aa1e921b236d52feaae52f0b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd748aa1e921b236d52feaae52f0b38">&sect;&nbsp;</a></span>UART2MSP432E4_PA0_U0RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PA0_U0RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 0, GPIO_PA0_U0RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA0 is used for UART0 RX. </p>

</div>
</div>
<a id="ad546d4c9615f6cfd728ebe8c30724318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad546d4c9615f6cfd728ebe8c30724318">&sect;&nbsp;</a></span>UART2MSP432E4_PA1_U0TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PA1_U0TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 1, GPIO_PA1_U0TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA1 is used for UART0 RX. </p>

</div>
</div>
<a id="ae8d5931ed6f98463f314f4fbf642f733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d5931ed6f98463f314f4fbf642f733">&sect;&nbsp;</a></span>UART2MSP432E4_PH1_U0CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PH1_U0CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 1, GPIO_PH1_U0CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PH1 is used for UART0 CTS. </p>

</div>
</div>
<a id="a96fdd068f66b511ba1e7e372c2d614fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96fdd068f66b511ba1e7e372c2d614fe">&sect;&nbsp;</a></span>UART2MSP432E4_PM4_U0CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PM4_U0CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad35c772bbeaea33f71d3053584b048ba">GPIOMSP432E4_PORTM</a>, 4, GPIO_PM4_U0CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PM4 is used for UART0 CTS. </p>

</div>
</div>
<a id="ae9178bb8865c9e3f2f8332f21a224f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9178bb8865c9e3f2f8332f21a224f7a">&sect;&nbsp;</a></span>UART2MSP432E4_PB4_U0CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PB4_U0CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 4, GPIO_PB4_U0CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PB4 is used for UART0 CTS. </p>

</div>
</div>
<a id="a0be5da7df0c559ede003c97921fea63b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0be5da7df0c559ede003c97921fea63b">&sect;&nbsp;</a></span>UART2MSP432E4_PE6_U0CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PE6_U0CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a013c68bd214ab09cae32d30b102fd531">GPIOMSP432E4_PORTE</a>, 6, GPIO_PE6_U0CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PE6 is used for UART0 CTS. </p>

</div>
</div>
<a id="afc35678fd451dd090e42cce2d48b66e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc35678fd451dd090e42cce2d48b66e4">&sect;&nbsp;</a></span>UART2MSP432E4_PG4_U0CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PG4_U0CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a8b580d72b305e40cd46114ff45f47d6a">GPIOMSP432E4_PORTG</a>, 4, GPIO_PG4_U0CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PG4 is used for UART0 CTS. </p>

</div>
</div>
<a id="abe61c4b21d73a55c1577f7d07f182fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe61c4b21d73a55c1577f7d07f182fd4">&sect;&nbsp;</a></span>UART2MSP432E4_PH0_U0RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PH0_U0RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 0, GPIO_PH0_U0RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PH0 is used for UART0 RTS. </p>

</div>
</div>
<a id="a09b62f378af28f7df63885bcda8abc1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09b62f378af28f7df63885bcda8abc1f">&sect;&nbsp;</a></span>UART2MSP432E4_PB5_U0RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PB5_U0RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 5, GPIO_PB5_U0RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PB5 is used for UART0 RTS. </p>

</div>
</div>
<a id="a5fe3124fc537dae8daa40a3a9a16ffe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fe3124fc537dae8daa40a3a9a16ffe2">&sect;&nbsp;</a></span>UART2MSP432E4_PE7_U0RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PE7_U0RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a013c68bd214ab09cae32d30b102fd531">GPIOMSP432E4_PORTE</a>, 7, GPIO_PE7_U0RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PE7 is used for UART0 RTS. </p>

</div>
</div>
<a id="aee96b4fc9de075eccb0e05499b25862c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee96b4fc9de075eccb0e05499b25862c">&sect;&nbsp;</a></span>UART2MSP432E4_PG5_U0RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PG5_U0RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a8b580d72b305e40cd46114ff45f47d6a">GPIOMSP432E4_PORTG</a>, 5, GPIO_PG5_U0RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PG5 is used for UART0 RTS. </p>

</div>
</div>
<a id="aa68a45c21c4c6dfcca4782ac4005f498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa68a45c21c4c6dfcca4782ac4005f498">&sect;&nbsp;</a></span>UART2MSP432E4_PB0_U1RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PB0_U1RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 0, GPIO_PB0_U1RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PB0 is used for UART1 RX. </p>

</div>
</div>
<a id="a04859566f58e029762191080ad904827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04859566f58e029762191080ad904827">&sect;&nbsp;</a></span>UART2MSP432E4_PQ4_U1RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PQ4_U1RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a219a788af361f14afd793a0140ba4b2c">GPIOMSP432E4_PORTQ</a>, 4, GPIO_PQ4_U1RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PQ4 is used for UART1 RX. </p>

</div>
</div>
<a id="a09a7773e041e3214bc4593405e7d8a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a7773e041e3214bc4593405e7d8a96">&sect;&nbsp;</a></span>UART2MSP432E4_PR5_U1RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PR5_U1RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 5, GPIO_PR5_U1RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PR5 is used for UART1 RX. </p>

</div>
</div>
<a id="a3cd286a474f514769655de09148541e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cd286a474f514769655de09148541e1">&sect;&nbsp;</a></span>UART2MSP432E4_PB1_U1TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PB1_U1TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 1, GPIO_PB1_U1TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PB1 is used for UART1 TX. </p>

</div>
</div>
<a id="a3308f4446a118535431053964dbf2641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3308f4446a118535431053964dbf2641">&sect;&nbsp;</a></span>UART2MSP432E4_PQ5_U1TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PQ5_U1TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a219a788af361f14afd793a0140ba4b2c">GPIOMSP432E4_PORTQ</a>, 5, GPIO_PQ5_U1TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PQ5 is used for UART1 TX. </p>

</div>
</div>
<a id="a9a939cfd4c0b08c6ef1bb678cf0a23b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a939cfd4c0b08c6ef1bb678cf0a23b9">&sect;&nbsp;</a></span>UART2MSP432E4_PR6_U1TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PR6_U1TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 6, GPIO_PR6_U1TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PR6 is used for UART1 TX. </p>

</div>
</div>
<a id="a4b7fef3e8b02a3319a308a904df0a715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b7fef3e8b02a3319a308a904df0a715">&sect;&nbsp;</a></span>UART2MSP432E4_PP3_U1CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PP3_U1CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 3, GPIO_PP3_U1CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PP3 is used for UART1 CTS. </p>

</div>
</div>
<a id="ad5fa847d1085ae84383c8248da018fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5fa847d1085ae84383c8248da018fc3">&sect;&nbsp;</a></span>UART2MSP432E4_PN1_U1CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PN1_U1CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 1, GPIO_PN1_U1CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN1 is used for UART1 CTS. </p>

</div>
</div>
<a id="acf0508c8e91150befc52523f20981b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf0508c8e91150befc52523f20981b64">&sect;&nbsp;</a></span>UART2MSP432E4_PE0_U1RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PE0_U1RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a013c68bd214ab09cae32d30b102fd531">GPIOMSP432E4_PORTE</a>, 0, GPIO_PE0_U1RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PE0 is used for UART1 RTS. </p>

</div>
</div>
<a id="a308bbab664ebfc1226f487e24602ab4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a308bbab664ebfc1226f487e24602ab4d">&sect;&nbsp;</a></span>UART2MSP432E4_PN0_U1RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PN0_U1RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 0, GPIO_PN0_U1RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN0 is used for UART1 RTS. </p>

</div>
</div>
<a id="a6924d7d05761ccf5aea40743271dbfd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6924d7d05761ccf5aea40743271dbfd9">&sect;&nbsp;</a></span>UART2MSP432E4_PN7_U1RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PN7_U1RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 7, GPIO_PN7_U1RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN7 is used for UART1 RTS. </p>

</div>
</div>
<a id="a73337e3eb91a2312a26e486d16078d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73337e3eb91a2312a26e486d16078d58">&sect;&nbsp;</a></span>UART2MSP432E4_PA6_U2RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PA6_U2RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 6, GPIO_PA6_U2RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA6 is used for UART2 RX. </p>

</div>
</div>
<a id="a103ef02e06ddf8e9c669201ae94c4784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a103ef02e06ddf8e9c669201ae94c4784">&sect;&nbsp;</a></span>UART2MSP432E4_PD4_U2RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PD4_U2RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 4, GPIO_PD4_U2RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PD4 is used for UART2 RX. </p>

</div>
</div>
<a id="a982f138e6cbb8eea801115543bb932eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a982f138e6cbb8eea801115543bb932eb">&sect;&nbsp;</a></span>UART2MSP432E4_PA7_U2TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PA7_U2TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 7, GPIO_PA7_U2TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA7 is used for UART2 TX. </p>

</div>
</div>
<a id="af2ce7c9dc3b747972598c118748357bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2ce7c9dc3b747972598c118748357bb">&sect;&nbsp;</a></span>UART2MSP432E4_PD5_U2TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PD5_U2TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 5, GPIO_PD5_U2TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PD5 is used for UART2 TX. </p>

</div>
</div>
<a id="a5ec1bbf45d468b0eae605a061b2c865a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec1bbf45d468b0eae605a061b2c865a">&sect;&nbsp;</a></span>UART2MSP432E4_PN3_U2CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PN3_U2CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 3, GPIO_PN3_U2CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN3 is used for UART2 CTS. </p>

</div>
</div>
<a id="ad90b7f600be83f03da503f2d42e979ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad90b7f600be83f03da503f2d42e979ec">&sect;&nbsp;</a></span>UART2MSP432E4_PD7_U2CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PD7_U2CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 7, GPIO_PD7_U2CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PD7 is used for UART2 CTS. </p>

</div>
</div>
<a id="a7a5295bf43e8ff2e0df89991ab979709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a5295bf43e8ff2e0df89991ab979709">&sect;&nbsp;</a></span>UART2MSP432E4_PJ3_U2CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PJ3_U2CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 3, GPIO_PJ3_U2CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ3 is used for UART2 CTS. </p>

</div>
</div>
<a id="a8e4e4b3fad69745612ef13b50f13aa60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4e4b3fad69745612ef13b50f13aa60">&sect;&nbsp;</a></span>UART2MSP432E4_PN2_U2RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PN2_U2RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 2, GPIO_PN2_U2RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN2 is used for UART2 RTS. </p>

</div>
</div>
<a id="a766045246f51dc5d33eedc65e7fb5df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a766045246f51dc5d33eedc65e7fb5df0">&sect;&nbsp;</a></span>UART2MSP432E4_PD6_U2RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PD6_U2RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 6, GPIO_PD6_U2RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PD6 is used for UART2 RTS. </p>

</div>
</div>
<a id="a9ba4d84819028c41724550f581767ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ba4d84819028c41724550f581767ec9">&sect;&nbsp;</a></span>UART2MSP432E4_PJ2_U2RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PJ2_U2RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 2, GPIO_PJ2_U2RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ2 is used for UART2 RTS. </p>

</div>
</div>
<a id="ad41a71440d338e9c4dc2b916eafadcc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad41a71440d338e9c4dc2b916eafadcc4">&sect;&nbsp;</a></span>UART2MSP432E4_PA4_U3RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PA4_U3RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 4, GPIO_PA4_U3RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA4 is used for UART3 RX. </p>

</div>
</div>
<a id="af27a6134060b0b7e22963782dbc400ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af27a6134060b0b7e22963782dbc400ca">&sect;&nbsp;</a></span>UART2MSP432E4_PJ0_U3RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PJ0_U3RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 0, GPIO_PJ0_U3RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ0 is used for UART3 RX. </p>

</div>
</div>
<a id="aa7c2343e1941ece0db88918fa9d8feb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c2343e1941ece0db88918fa9d8feb6">&sect;&nbsp;</a></span>UART2MSP432E4_PA5_U3TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PA5_U3TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 5, GPIO_PA5_U3TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA5 is used for UART3 TX. </p>

</div>
</div>
<a id="ad31e3acb9113297a1cf7ef47595bf79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad31e3acb9113297a1cf7ef47595bf79e">&sect;&nbsp;</a></span>UART2MSP432E4_PJ1_U3TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PJ1_U3TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 1, GPIO_PJ1_U3TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ1 is used for UART3 TX. </p>

</div>
</div>
<a id="aa4adee4406bd55fca35ba1ea2a554b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4adee4406bd55fca35ba1ea2a554b95">&sect;&nbsp;</a></span>UART2MSP432E4_PP5_U3CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PP5_U3CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 5, GPIO_PP5_U3CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PP5 is used for UART3 CTS. </p>

</div>
</div>
<a id="a72dc485c6d7d014361f37a6f5d343d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72dc485c6d7d014361f37a6f5d343d20">&sect;&nbsp;</a></span>UART2MSP432E4_PN5_U3CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PN5_U3CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 5, GPIO_PN5_U3CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN5 is used for UART3 CTS. </p>

</div>
</div>
<a id="a18651e6764276fd1bac8d82ce39577f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18651e6764276fd1bac8d82ce39577f4">&sect;&nbsp;</a></span>UART2MSP432E4_PJ5_U3CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PJ5_U3CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 5, GPIO_PJ5_U3CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ5 is used for UART3 CTS. </p>

</div>
</div>
<a id="adae6789b83a1e47615dfbbd135426f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae6789b83a1e47615dfbbd135426f2c">&sect;&nbsp;</a></span>UART2MSP432E4_PP4_U3RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PP4_U3RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 4, GPIO_PP4_U3RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PP4 is used for UART3 RTS. </p>

</div>
</div>
<a id="ac2245c4859f78aff9738f508fba3da06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2245c4859f78aff9738f508fba3da06">&sect;&nbsp;</a></span>UART2MSP432E4_PN4_U3RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PN4_U3RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 4, GPIO_PN4_U3RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN4 is used for UART3 RTS. </p>

</div>
</div>
<a id="a2b8cc700ffcb0763251c991677529929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b8cc700ffcb0763251c991677529929">&sect;&nbsp;</a></span>UART2MSP432E4_PJ4_U3RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PJ4_U3RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 4, GPIO_PJ4_U3RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ4 is used for UART3 RTS. </p>

</div>
</div>
<a id="a97f2a439d1cd20dcf55ea873d811155f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97f2a439d1cd20dcf55ea873d811155f">&sect;&nbsp;</a></span>UART2MSP432E4_PA2_U4RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PA2_U4RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 2, GPIO_PA2_U4RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA2 is used for UART4 RX. </p>

</div>
</div>
<a id="ada2e5142eb285ed2b7734cb96eec8624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada2e5142eb285ed2b7734cb96eec8624">&sect;&nbsp;</a></span>UART2MSP432E4_PK0_U4RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PK0_U4RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 0, GPIO_PK0_U4RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PK0 is used for UART4 RX. </p>

</div>
</div>
<a id="aacbd20cbf17f9e741b891957dff09f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacbd20cbf17f9e741b891957dff09f48">&sect;&nbsp;</a></span>UART2MSP432E4_PR1_U4RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PR1_U4RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 1, GPIO_PR1_U4RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PR1 is used for UART4 RX. </p>

</div>
</div>
<a id="a12988e8e229f0273ca96bbfe97244e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12988e8e229f0273ca96bbfe97244e3b">&sect;&nbsp;</a></span>UART2MSP432E4_PA3_U4TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PA3_U4TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 3, GPIO_PA3_U4TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA3 is used for UART4 TX. </p>

</div>
</div>
<a id="a99a9b72b3e5f8bfe1457d9e6dac9e219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99a9b72b3e5f8bfe1457d9e6dac9e219">&sect;&nbsp;</a></span>UART2MSP432E4_PK1_U4TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PK1_U4TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 1, GPIO_PK1_U4TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PK1 is used for UART4 TX. </p>

</div>
</div>
<a id="a200a9f7798a6eeb9f687c332e8f01ae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a200a9f7798a6eeb9f687c332e8f01ae5">&sect;&nbsp;</a></span>UART2MSP432E4_PR0_U4TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PR0_U4TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 0, GPIO_PR0_U4TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PR0 is used for UART4 TX. </p>

</div>
</div>
<a id="a2709c6d20256ed99fd2d7ef7c235abfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2709c6d20256ed99fd2d7ef7c235abfe">&sect;&nbsp;</a></span>UART2MSP432E4_PK3_U4CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PK3_U4CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 3, GPIO_PK3_U4CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PK3 is used for UART4 CTS. </p>

</div>
</div>
<a id="a3487baf437148bd46f50caf8fdc941c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3487baf437148bd46f50caf8fdc941c0">&sect;&nbsp;</a></span>UART2MSP432E4_PJ7_U4CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PJ7_U4CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 7, GPIO_PJ7_U4CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ7 is used for UART4 CTS. </p>

</div>
</div>
<a id="a09b626c527146fbf487339a70783e498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09b626c527146fbf487339a70783e498">&sect;&nbsp;</a></span>UART2MSP432E4_PN7_U4CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PN7_U4CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 7, GPIO_PN7_U4CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN7 is used for UART4 CTS. </p>

</div>
</div>
<a id="aca060844faf0e748285acb73ebcb9512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca060844faf0e748285acb73ebcb9512">&sect;&nbsp;</a></span>UART2MSP432E4_PK2_U4RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PK2_U4RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 2, GPIO_PK2_U4RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PK2 is used for UART4 RTS. </p>

</div>
</div>
<a id="a8697999f6d5d6d4dbb2efc7d95c9a0f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8697999f6d5d6d4dbb2efc7d95c9a0f8">&sect;&nbsp;</a></span>UART2MSP432E4_PJ6_U4RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PJ6_U4RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 6, GPIO_PJ6_U4RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ6 is used for UART4 RTS. </p>

</div>
</div>
<a id="a0b4f505f70ab08478a0df9544d32f063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b4f505f70ab08478a0df9544d32f063">&sect;&nbsp;</a></span>UART2MSP432E4_PN6_U4RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PN6_U4RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 6, GPIO_PN6_U4RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN6 is used for UART4 RTS. </p>

</div>
</div>
<a id="a165eeba5af515c927d77fedddd72861b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a165eeba5af515c927d77fedddd72861b">&sect;&nbsp;</a></span>UART2MSP432E4_PC6_U5RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PC6_U5RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 6, GPIO_PC6_U5RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PC6 is used for UART5 RX. </p>

</div>
</div>
<a id="abb749c96adda41f926233c92c70587b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb749c96adda41f926233c92c70587b4">&sect;&nbsp;</a></span>UART2MSP432E4_PH6_U5RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PH6_U5RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 6, GPIO_PH6_U5RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PH6 is used for UART5 RX. </p>

</div>
</div>
<a id="a224ac783429e44a1fcfa94ce0afaac74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a224ac783429e44a1fcfa94ce0afaac74">&sect;&nbsp;</a></span>UART2MSP432E4_PC7_U5TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PC7_U5TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 7, GPIO_PC7_U5TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PC7 is used for UART5 TX. </p>

</div>
</div>
<a id="a03b2ee70295a601e165a632fa99c072e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03b2ee70295a601e165a632fa99c072e">&sect;&nbsp;</a></span>UART2MSP432E4_PH7_U5TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PH7_U5TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 7, GPIO_PH7_U5TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PH7 is used for UART5 TX. </p>

</div>
</div>
<a id="aaad6b6ce3efabcbc374ce7988ace5e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad6b6ce3efabcbc374ce7988ace5e1a">&sect;&nbsp;</a></span>UART2MSP432E4_PP0_U6RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PP0_U6RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 0, GPIO_PP0_U6RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PP0 is used for UART6 RX. </p>

</div>
</div>
<a id="a5520f9a4851b5fc0e679b89e6bb444bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5520f9a4851b5fc0e679b89e6bb444bf">&sect;&nbsp;</a></span>UART2MSP432E4_PP1_U6TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PP1_U6TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 1, GPIO_PP1_U6TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PP1 is used for UART6 TX. </p>

</div>
</div>
<a id="a60669f88a060fef316bc077311608c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60669f88a060fef316bc077311608c50">&sect;&nbsp;</a></span>UART2MSP432E4_PC4_U7RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PC4_U7RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 4, GPIO_PC4_U7RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PC4 is used for UART7 RX. </p>

</div>
</div>
<a id="aca92cf72f1ed94434ef94df270bf7959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca92cf72f1ed94434ef94df270bf7959">&sect;&nbsp;</a></span>UART2MSP432E4_PH6_U7RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PH6_U7RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 6, GPIO_PH6_U7RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PH6 is used for UART7 RX. </p>

</div>
</div>
<a id="ab814a9d0fea3b3035f7b49886248be31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab814a9d0fea3b3035f7b49886248be31">&sect;&nbsp;</a></span>UART2MSP432E4_PC5_U7TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PC5_U7TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 5, GPIO_PC5_U7TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PC5 is used for UART7 TX. </p>

</div>
</div>
<a id="acf0a19223abc2ba256737b74ddc73bfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf0a19223abc2ba256737b74ddc73bfb">&sect;&nbsp;</a></span>UART2MSP432E4_PH7_U7TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2MSP432E4_PH7_U7TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 7, GPIO_PH7_U7TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PH7 is used for UART7 TX. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a08180650cd83450410ff84567c9717ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08180650cd83450410ff84567c9717ee">&sect;&nbsp;</a></span>UART2MSP432E4_Handle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_u_a_r_t2_m_s_p432_e4___object.html">UART2MSP432E4_Object</a> * <a class="el" href="_u_a_r_t2_m_s_p432_e4_8h.html#a08180650cd83450410ff84567c9717ee">UART2MSP432E4_Handle</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ac351a0502dc8f353e6eb3f54709601ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac351a0502dc8f353e6eb3f54709601ca">&sect;&nbsp;</a></span>UART2MSP432E4_close()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART2MSP432E4_close </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e5b3dbe0dd64bc9bcb0639000ffe58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e5b3dbe0dd64bc9bcb0639000ffe58e">&sect;&nbsp;</a></span>UART2MSP432E4_open()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a> UART2MSP432E4_open </td>
          <td>(</td>
          <td class="paramtype">uint_least8_t&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_u_a_r_t2___params.html">UART2_Params</a> *&#160;</td>
          <td class="paramname"><em>params</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81f7d10d035a1419dc8a1cb22f278675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f7d10d035a1419dc8a1cb22f278675">&sect;&nbsp;</a></span>UART2MSP432E4_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int_fast16_t UART2MSP432E4_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t *&#160;</td>
          <td class="paramname"><em>bytesRead</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c3a795e561281d7fec50e127dd0bb65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c3a795e561281d7fec50e127dd0bb65">&sect;&nbsp;</a></span>UART2MSP432E4_readCancel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART2MSP432E4_readCancel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05652466771f5ff10441c7c3e693499f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05652466771f5ff10441c7c3e693499f">&sect;&nbsp;</a></span>UART2MSP432E4_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int_fast16_t UART2MSP432E4_write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t *&#160;</td>
          <td class="paramname"><em>bytesWritten</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fc23e19402acc3fcf441b5a229f2195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fc23e19402acc3fcf441b5a229f2195">&sect;&nbsp;</a></span>UART2MSP432E4_writeCancel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART2MSP432E4_writeCancel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a4adb1e3f49729f2b7b2bc03ce739c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a4adb1e3f49729f2b7b2bc03ce739c3">&sect;&nbsp;</a></span>UART2MSP432E4_flushRx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART2MSP432E4_flushRx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a70e65405bf05b30a4af2ef9699f0409c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70e65405bf05b30a4af2ef9699f0409c">&sect;&nbsp;</a></span>UART2MSP432E4_fxnTable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_u_a_r_t2___fxn_table.html">UART2_FxnTable</a> UART2MSP432E4_fxnTable</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2020</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
