#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\va_math.vpi";
S_0000023b406cbc00 .scope module, "tb_AndGate" "tb_AndGate" 2 3;
 .timescale -9 -12;
v0000023b406c8650_0 .var "in1", 0 0;
v0000023b40553be0_0 .var "in2", 0 0;
v0000023b40553c80_0 .net "out", 0 0, L_0000023b405530e0;  1 drivers
S_0000023b40553a50 .scope module, "uut" "AndGate" 2 7, 3 1 0, S_0000023b406cbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0000023b405530e0 .functor AND 1, v0000023b406c8650_0, v0000023b40553be0_0, C4<1>, C4<1>;
v0000023b40553780_0 .net "in1", 0 0, v0000023b406c8650_0;  1 drivers
v0000023b406c9100_0 .net "in2", 0 0, v0000023b40553be0_0;  1 drivers
v0000023b406c85b0_0 .net "out", 0 0, L_0000023b405530e0;  alias, 1 drivers
    .scope S_0000023b406cbc00;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "AndWaveform.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023b406cbc00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b406c8650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b40553be0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 17 "$display", "input_1 = %b, input_2 = %b, output = %b", v0000023b406c8650_0, v0000023b40553be0_0, v0000023b40553c80_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b406c8650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b40553be0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 19 "$display", "input_1 = %b, input_2 = %b, output = %b", v0000023b406c8650_0, v0000023b40553be0_0, v0000023b40553c80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b406c8650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b40553be0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 21 "$display", "input_1 = %b, input_2 = %b, output = %b", v0000023b406c8650_0, v0000023b40553be0_0, v0000023b40553c80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b406c8650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b40553be0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 23 "$display", "input_1 = %b, input_2 = %b, output = %b", v0000023b406c8650_0, v0000023b40553be0_0, v0000023b40553c80_0 {0 0 0};
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "HDLBits/tb_AndGate.v";
    "HDLBits/AndGate.v";
