
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007126                       # Number of seconds simulated
sim_ticks                                  7126416000                       # Number of ticks simulated
final_tick                                 7126416000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193293                       # Simulator instruction rate (inst/s)
host_op_rate                                   319450                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              191898948                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661800                       # Number of bytes of host memory used
host_seconds                                    37.14                       # Real time elapsed on the host
sim_insts                                     7178189                       # Number of instructions simulated
sim_ops                                      11863187                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           71616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          162496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              234112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        71616                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          71616                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          576                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              576                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1119                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2539                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3658                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   9                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           10049371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           22801925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               32851296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      10049371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          10049371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           80826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 80826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           80826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          10049371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          22801925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              32932122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1120.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2537.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7420                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3659                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           9                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3659                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         9                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  234048                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   234176                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   576                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                287                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                294                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                300                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                225                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                183                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                246                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                307                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                213                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                191                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               209                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               218                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               172                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               244                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               149                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     7126378000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3659                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     9                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2846                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      738                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       70                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          700                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     331.977143                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    196.066399                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    342.958799                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           238     34.00%     34.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          163     23.29%     57.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           85     12.14%     69.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           46      6.57%     76.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           25      3.57%     79.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           17      2.43%     82.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           13      1.86%     83.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      1.43%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          103     14.71%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           700                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        71680                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       162368                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 10058351.912097189575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 22783963.215170148760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1120                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2539                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            9                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     37306000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     82855750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33308.93                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32633.22                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      51593000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                120161750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    18285000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14108.01                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32858.01                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         32.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      32.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.26                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.26                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.06                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2948                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.61                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1942851.15                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.41                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3077340                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1620465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 14979720                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              33811260                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1207200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        172635330                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         19305600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1589967780                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1875941655                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             263.237742                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            7049163250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1044500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       16640000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    6620264000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     50272250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       59568250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    378627000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1984920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1036035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11131260                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              25646010                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               3002880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        150629910                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         15089280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1608464460                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1850977785                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             259.734737                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            7061957500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       6372500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       14300000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    6692315750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     39290250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       43786000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    330351500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1144917                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1144917                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             22840                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               789421                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   14982                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                480                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          789421                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             425432                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           363989                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3815                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2027033                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1034353                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            94                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            24                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      817725                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           117                       # TLB misses on write requests
system.cpu.workload.numSyscalls                  2030                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7126416000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         14252833                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1162911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7481795                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1144917                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             440414                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      13011102                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   45818                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            74                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           88                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    817717                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2381                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           14197092                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.871606                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.334528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1822816     12.84%     12.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 12374276     87.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14197092                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.080329                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.524934                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1532554                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                379538                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12129400                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                132691                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  22909                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               12241938                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 20153                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  22909                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1655158                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  226618                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          42703                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12099183                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                150521                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               12201223                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 20166                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   126                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  38580                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    147                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  21704                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             4392                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            15522037                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              34373550                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19832425                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             94872                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              15105826                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   416211                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               2073                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2060                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    123043                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2037471                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1061330                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             36892                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12044                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   12157831                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2375                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12045012                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             19462                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          297018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       426659                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            327                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      14197092                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.848414                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.358619                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2152080     15.16%     15.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12045012     84.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14197092                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3534      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8795806     73.02%     73.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               126469      1.05%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1411      0.01%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               17283      0.14%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  815      0.01%     74.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3086      0.03%     74.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1082      0.01%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2760      0.02%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                403      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            5000      0.04%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            6005      0.05%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv            1019      0.01%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           5005      0.04%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2002775     16.63%     91.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1037661      8.61%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26725      0.22%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8141      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12045012                       # Type of FU issued
system.cpu.iq.rate                           0.845096                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           38150553                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12343759                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11915831                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              156025                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             113532                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        70425                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               11963539                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   77939                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           601137                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        30131                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        29384                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         5025                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           209                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  22909                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   91445                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2068                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            12160206                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             15353                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2037471                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1061330                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               2164                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1031                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           6663                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        16496                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                23159                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12009113                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2026986                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35899                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3061339                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1108044                       # Number of branches executed
system.cpu.iew.exec_stores                    1034353                       # Number of stores executed
system.cpu.iew.exec_rate                     0.842577                       # Inst execution rate
system.cpu.iew.wb_sent                       12001464                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      11986256                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8924265                       # num instructions producing a value
system.cpu.iew.wb_consumers                  12468012                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.840974                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.715773                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          276412                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2048                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             22847                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     14156038                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.838030                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.368423                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2292851     16.20%     16.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11863187     83.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14156038                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              7178189                       # Number of instructions committed
system.cpu.commit.committedOps               11863187                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3039286                       # Number of memory references committed
system.cpu.commit.loads                       2007340                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1103329                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      63628                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11824769                       # Number of committed integer instructions.
system.cpu.commit.function_calls                14699                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2533      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8657054     72.97%     73.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          126144      1.06%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1342      0.01%     74.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          12144      0.10%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             786      0.01%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            2796      0.02%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             970      0.01%     74.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2730      0.02%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           370      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         5000      0.04%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         6000      0.05%     74.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv         1000      0.01%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         5000      0.04%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1989146     16.77%     91.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1023903      8.63%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        18194      0.15%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8043      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11863187                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11863187                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     14432450                       # The number of ROB reads
system.cpu.rob.rob_writes                    24320279                       # The number of ROB writes
system.cpu.timesIdled                             903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           55741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     7178189                       # Number of Instructions Simulated
system.cpu.committedOps                      11863187                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.985575                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.985575                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.503632                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.503632                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 19509306                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9922958                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     69820                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    61794                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   8890276                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5305462                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5291252                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.998035                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2439762                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             25649                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             95.121135                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.998035                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4930847                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4930847                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1386532                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1386532                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1027384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1027384                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2413916                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2413916                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2413916                       # number of overall hits
system.cpu.dcache.overall_hits::total         2413916                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34121                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         4562                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4562                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        38683                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          38683                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        38683                       # number of overall misses
system.cpu.dcache.overall_misses::total         38683                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1031893000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1031893000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105645000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105645000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1137538000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1137538000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1137538000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1137538000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1420653                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1420653                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1031946                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1031946                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2452599                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2452599                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2452599                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2452599                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024018                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004421                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015772                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015772                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015772                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015772                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30242.167580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30242.167580                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23157.606313                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23157.606313                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29406.664426                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29406.664426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29406.664426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29406.664426                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2688                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               225                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.946667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16011                       # number of writebacks
system.cpu.dcache.writebacks::total             16011                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12823                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12823                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12838                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12838                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12838                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12838                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21298                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21298                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4547                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4547                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        25845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        25845                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25845                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    468988021                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    468988021                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100822500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100822500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    569810521                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    569810521                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    569810521                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    569810521                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010538                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010538                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010538                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010538                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22020.284581                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22020.284581                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22173.411040                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22173.411040                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22047.224647                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22047.224647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22047.224647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22047.224647                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25633                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.997784                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              817379                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42698                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.143262                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.997784                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999862                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999862                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1678132                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1678132                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       774681                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          774681                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       774681                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           774681                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       774681                       # number of overall hits
system.cpu.icache.overall_hits::total          774681                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        43036                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         43036                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        43036                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          43036                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        43036                       # number of overall misses
system.cpu.icache.overall_misses::total         43036                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    676316500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    676316500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    676316500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    676316500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    676316500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    676316500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       817717                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       817717                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       817717                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       817717                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       817717                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       817717                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.052629                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052629                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.052629                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052629                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.052629                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052629                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15715.133841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15715.133841                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15715.133841                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15715.133841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15715.133841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15715.133841                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          337                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          337                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          337                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          337                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          337                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          337                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42699                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42699                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        42699                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42699                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42699                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42699                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    642925500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    642925500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    642925500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    642925500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    642925500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    642925500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.052217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.052217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.052217                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.052217                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.052217                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.052217                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15057.155905                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15057.155905                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15057.155905                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15057.155905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15057.155905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15057.155905                       # average overall mshr miss latency
system.cpu.icache.replacements                  42682                       # number of replacements
system.l2bus.snoop_filter.tot_requests         136861                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        68513                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          123                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1467                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1467                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               63992                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         17975                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             58943                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               198                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               4355                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              4355                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          63993                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       128079                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        77129                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  205208                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2732672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2666240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5398912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              8603                       # Total snoops (count)
system.l2bus.snoopTraffic                      125696                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              77149                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.020609                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.142074                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    75559     97.94%     97.94% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1590      2.06%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                77149                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            100452500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           107826832                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            64212320                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.911041                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  84358                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 8711                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.684078                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     2.158697                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    86.493337                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    39.259008                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.016865                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.675729                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.306711                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               177429                       # Number of tag accesses
system.l2cache.tags.data_accesses              177429                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        16011                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        16011                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         3562                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3562                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst        39367                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        17139                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        56506                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst           39367                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           20701                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               60068                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          39367                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          20701                       # number of overall hits
system.l2cache.overall_hits::total              60068                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          793                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            793                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         3332                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4155                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         7487                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          3332                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4948                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              8280                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3332                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4948                       # number of overall misses
system.l2cache.overall_misses::total             8280                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     49509500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     49509500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    165131500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    236597000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    401728500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    165131500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    286106500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    451238000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    165131500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    286106500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    451238000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        16011                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        16011                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         4355                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         4355                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst        42699                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        21294                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        63993                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst        42699                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        25649                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           68348                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        42699                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        25649                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          68348                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.182090                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.182090                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.078035                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.195125                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.116997                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.078035                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.192912                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.121145                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.078035                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.192912                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.121145                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 62433.165195                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 62433.165195                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 49559.273709                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 56942.719615                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 53656.805129                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 49559.273709                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 57822.655618                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 54497.342995                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 49559.273709                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 57822.655618                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 54497.342995                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1964                       # number of writebacks
system.l2cache.writebacks::total                 1964                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          793                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          793                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3332                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4155                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         7487                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         3332                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4948                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         8280                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3332                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4948                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         8280                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     47923500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     47923500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    158469500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    228287000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    386756500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    158469500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    276210500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    434680000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    158469500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    276210500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    434680000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.182090                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.182090                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.078035                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.195125                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.116997                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.078035                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.192912                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.121145                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.078035                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.192912                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.121145                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60433.165195                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60433.165195                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 47559.873950                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 54942.719615                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 51657.072259                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 47559.873950                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 55822.655618                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 52497.584541                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 47559.873950                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 55822.655618                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 52497.584541                       # average overall mshr miss latency
system.l2cache.replacements                      8583                       # number of replacements
system.l3bus.snoop_filter.tot_requests          15469                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         8054                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops               20                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops           20                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                7486                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          1970                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              5439                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                793                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               793                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           7487                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        23748                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       655360                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                               220                       # Total snoops (count)
system.l3bus.snoopTraffic                         576                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               8500                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.002353                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.048453                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     8480     99.76%     99.76% # Request fanout histogram
system.l3bus.snoop_fanout::1                       20      0.24%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 8500                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             11656500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            20697500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2319.400531                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  10240                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3658                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 2.799344                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   763.786226                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1555.614305                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.186471                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.379789                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.566260                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3438                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          655                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          539                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2142                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.839355                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                44622                       # Number of tag accesses
system.l3cache.tags.data_accesses               44622                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         1961                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         1961                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          271                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              271                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         2212                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         2138                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         4350                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            2212                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            2409                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                4621                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           2212                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           2409                       # number of overall hits
system.l3cache.overall_hits::total               4621                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          522                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            522                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1120                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         2017                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3137                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1120                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2539                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3659                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1120                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2539                       # number of overall misses
system.l3cache.overall_misses::total             3659                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     34635000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     34635000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     78922500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data    142679500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    221602000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     78922500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    177314500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    256237000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     78922500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    177314500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    256237000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         1961                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         1961                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          793                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          793                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         3332                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         4155                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         7487                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         3332                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         4948                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            8280                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         3332                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         4948                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           8280                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.658260                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.658260                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.336134                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.485439                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.418993                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.336134                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.513137                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.441908                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.336134                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.513137                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.441908                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 66350.574713                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 66350.574713                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70466.517857                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 70738.472980                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 70641.377112                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 70466.517857                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 69836.352895                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 70029.242963                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 70466.517857                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 69836.352895                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 70029.242963                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks              9                       # number of writebacks
system.l3cache.writebacks::total                    9                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          522                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          522                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1120                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         2017                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3137                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1120                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2539                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3659                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1120                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2539                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3659                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     33591000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     33591000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     76684500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data    138645500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    215330000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     76684500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    172236500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    248921000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     76684500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    172236500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    248921000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.658260                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.658260                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.336134                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.485439                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.418993                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.336134                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.513137                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.441908                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.336134                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.513137                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.441908                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64350.574713                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 64350.574713                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68468.303571                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68738.472980                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 68642.014664                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 68468.303571                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 67836.352895                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 68029.789560                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 68468.303571                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 67836.352895                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 68029.789560                       # average overall mshr miss latency
system.l3cache.replacements                       220                       # number of replacements
system.membus.snoop_filter.tot_requests          3879                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7126416000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3136                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict              211                       # Transaction distribution
system.membus.trans_dist::ReadExReq               522                       # Transaction distribution
system.membus.trans_dist::ReadExResp              522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3137                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         7537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         7537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       234688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       234688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  234688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3659                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3659    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3659                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1957500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            9917000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
