{
  "module_name": "dce_mem_input.h",
  "hash_id": "c6e561728781c3733e0932e85b190feb8a02ef35b31a99b9739d7babd61fdaca",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dce/dce_mem_input.h",
  "human_readable_source": " \n#ifndef __DCE_MEM_INPUT_H__\n#define __DCE_MEM_INPUT_H__\n\n#include \"dc_hw_types.h\"\n#include \"mem_input.h\"\n\n#define TO_DCE_MEM_INPUT(mem_input)\\\n\tcontainer_of(mem_input, struct dce_mem_input, base)\n\n#define MI_DCE_BASE_REG_LIST(id)\\\n\tSRI(GRPH_ENABLE, DCP, id),\\\n\tSRI(GRPH_CONTROL, DCP, id),\\\n\tSRI(GRPH_X_START, DCP, id),\\\n\tSRI(GRPH_Y_START, DCP, id),\\\n\tSRI(GRPH_X_END, DCP, id),\\\n\tSRI(GRPH_Y_END, DCP, id),\\\n\tSRI(GRPH_PITCH, DCP, id),\\\n\tSRI(HW_ROTATION, DCP, id),\\\n\tSRI(GRPH_SWAP_CNTL, DCP, id),\\\n\tSRI(PRESCALE_GRPH_CONTROL, DCP, id),\\\n\tSRI(GRPH_UPDATE, DCP, id),\\\n\tSRI(GRPH_FLIP_CONTROL, DCP, id),\\\n\tSRI(GRPH_PRIMARY_SURFACE_ADDRESS, DCP, id),\\\n\tSRI(GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, DCP, id),\\\n\tSRI(GRPH_SECONDARY_SURFACE_ADDRESS, DCP, id),\\\n\tSRI(GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, DCP, id),\\\n\tSRI(DPG_PIPE_ARBITRATION_CONTROL1, DMIF_PG, id),\\\n\tSRI(DPG_WATERMARK_MASK_CONTROL, DMIF_PG, id),\\\n\tSRI(DPG_PIPE_URGENCY_CONTROL, DMIF_PG, id),\\\n\tSRI(DPG_PIPE_STUTTER_CONTROL, DMIF_PG, id),\\\n\tSRI(DMIF_BUFFER_CONTROL, PIPE, id)\n\n#define MI_DCE_PTE_REG_LIST(id)\\\n\tSRI(DVMM_PTE_CONTROL, DCP, id),\\\n\tSRI(DVMM_PTE_ARB_CONTROL, DCP, id)\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\n#define MI_DCE6_REG_LIST(id)\\\n\tSRI(GRPH_ENABLE, DCP, id),\\\n\tSRI(GRPH_CONTROL, DCP, id),\\\n\tSRI(GRPH_X_START, DCP, id),\\\n\tSRI(GRPH_Y_START, DCP, id),\\\n\tSRI(GRPH_X_END, DCP, id),\\\n\tSRI(GRPH_Y_END, DCP, id),\\\n\tSRI(GRPH_PITCH, DCP, id),\\\n\tSRI(GRPH_SWAP_CNTL, DCP, id),\\\n\tSRI(PRESCALE_GRPH_CONTROL, DCP, id),\\\n\tSRI(GRPH_UPDATE, DCP, id),\\\n\tSRI(GRPH_FLIP_CONTROL, DCP, id),\\\n\tSRI(GRPH_PRIMARY_SURFACE_ADDRESS, DCP, id),\\\n\tSRI(GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, DCP, id),\\\n\tSRI(GRPH_SECONDARY_SURFACE_ADDRESS, DCP, id),\\\n\tSRI(GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, DCP, id),\\\n\tSRI(DPG_PIPE_ARBITRATION_CONTROL1, DMIF_PG, id),\\\n\tSRI(DPG_PIPE_ARBITRATION_CONTROL3, DMIF_PG, id),\\\n\tSRI(DPG_PIPE_NB_PSTATE_CHANGE_CONTROL, DMIF_PG, id),\\\n\tSRI(DPG_PIPE_URGENCY_CONTROL, DMIF_PG, id),\\\n\tSRI(DPG_PIPE_STUTTER_CONTROL, DMIF_PG, id),\\\n\tSRI(DMIF_BUFFER_CONTROL, PIPE, id)\n#endif\n\n#define MI_DCE8_REG_LIST(id)\\\n\tMI_DCE_BASE_REG_LIST(id),\\\n\tSRI(DPG_PIPE_NB_PSTATE_CHANGE_CONTROL, DMIF_PG, id)\n\n#define MI_DCE11_2_REG_LIST(id)\\\n\tMI_DCE8_REG_LIST(id),\\\n\tSRI(GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT, DCP, id)\n\n#define MI_DCE11_REG_LIST(id)\\\n\tMI_DCE11_2_REG_LIST(id),\\\n\tMI_DCE_PTE_REG_LIST(id)\n\n#define MI_DCE12_REG_LIST(id)\\\n\tMI_DCE_BASE_REG_LIST(id),\\\n\tMI_DCE_PTE_REG_LIST(id),\\\n\tSRI(GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT, DCP, id),\\\n\tSRI(DPG_PIPE_STUTTER_CONTROL2, DMIF_PG, id),\\\n\tSRI(DPG_PIPE_LOW_POWER_CONTROL, DMIF_PG, id),\\\n\tSR(DCHUB_FB_LOCATION),\\\n\tSR(DCHUB_AGP_BASE),\\\n\tSR(DCHUB_AGP_BOT),\\\n\tSR(DCHUB_AGP_TOP)\n\nstruct dce_mem_input_registers {\n\t \n\tuint32_t GRPH_ENABLE;\n\tuint32_t GRPH_CONTROL;\n\tuint32_t GRPH_X_START;\n\tuint32_t GRPH_Y_START;\n\tuint32_t GRPH_X_END;\n\tuint32_t GRPH_Y_END;\n\tuint32_t GRPH_PITCH;\n\tuint32_t HW_ROTATION;\n\tuint32_t GRPH_SWAP_CNTL;\n\tuint32_t PRESCALE_GRPH_CONTROL;\n\tuint32_t GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT;\n\tuint32_t DVMM_PTE_CONTROL;\n\tuint32_t DVMM_PTE_ARB_CONTROL;\n\tuint32_t GRPH_UPDATE;\n\tuint32_t GRPH_FLIP_CONTROL;\n\tuint32_t GRPH_PRIMARY_SURFACE_ADDRESS;\n\tuint32_t GRPH_PRIMARY_SURFACE_ADDRESS_HIGH;\n\tuint32_t GRPH_SECONDARY_SURFACE_ADDRESS;\n\tuint32_t GRPH_SECONDARY_SURFACE_ADDRESS_HIGH;\n\t \n\tuint32_t DPG_PIPE_ARBITRATION_CONTROL1;\n#if defined(CONFIG_DRM_AMD_DC_SI)\n\tuint32_t DPG_PIPE_ARBITRATION_CONTROL3;\n#endif\n\tuint32_t DPG_WATERMARK_MASK_CONTROL;\n\tuint32_t DPG_PIPE_URGENCY_CONTROL;\n\tuint32_t DPG_PIPE_URGENT_LEVEL_CONTROL;\n\tuint32_t DPG_PIPE_NB_PSTATE_CHANGE_CONTROL;\n\tuint32_t DPG_PIPE_LOW_POWER_CONTROL;\n\tuint32_t DPG_PIPE_STUTTER_CONTROL;\n\tuint32_t DPG_PIPE_STUTTER_CONTROL2;\n\t \n\tuint32_t DMIF_BUFFER_CONTROL;\n\t \n\tuint32_t MC_HUB_RDREQ_DMIF_LIMIT;\n\t \n\tuint32_t DCHUB_FB_LOCATION;\n\tuint32_t DCHUB_AGP_BASE;\n\tuint32_t DCHUB_AGP_BOT;\n\tuint32_t DCHUB_AGP_TOP;\n};\n\n \n#define SFB(blk_name, reg_name, field_name, post_fix)\\\n\t.field_name = blk_name ## reg_name ## __ ## field_name ## post_fix\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\n#define MI_GFX6_TILE_MASK_SH_LIST(mask_sh, blk)\\\n\tSFB(blk, GRPH_CONTROL, GRPH_NUM_BANKS, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_BANK_WIDTH, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_BANK_HEIGHT, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_MACRO_TILE_ASPECT, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_TILE_SPLIT, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_PIPE_CONFIG, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_ARRAY_MODE, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_COLOR_EXPANSION_MODE, mask_sh)\n#endif\n\n#define MI_GFX8_TILE_MASK_SH_LIST(mask_sh, blk)\\\n\tSFB(blk, GRPH_CONTROL, GRPH_NUM_BANKS, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_BANK_WIDTH, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_BANK_HEIGHT, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_MACRO_TILE_ASPECT, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_TILE_SPLIT, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_MICRO_TILE_MODE, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_PIPE_CONFIG, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_ARRAY_MODE, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_COLOR_EXPANSION_MODE, mask_sh)\n\n#define MI_DCP_MASK_SH_LIST(mask_sh, blk)\\\n\tSFB(blk, GRPH_ENABLE, GRPH_ENABLE, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_DEPTH, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_FORMAT, mask_sh),\\\n\tSFB(blk, GRPH_X_START, GRPH_X_START, mask_sh),\\\n\tSFB(blk, GRPH_Y_START, GRPH_Y_START, mask_sh),\\\n\tSFB(blk, GRPH_X_END, GRPH_X_END, mask_sh),\\\n\tSFB(blk, GRPH_Y_END, GRPH_Y_END, mask_sh),\\\n\tSFB(blk, GRPH_PITCH, GRPH_PITCH, mask_sh),\\\n\tSFB(blk, HW_ROTATION, GRPH_ROTATION_ANGLE, mask_sh),\\\n\tSFB(blk, GRPH_SWAP_CNTL, GRPH_RED_CROSSBAR, mask_sh),\\\n\tSFB(blk, GRPH_SWAP_CNTL, GRPH_BLUE_CROSSBAR, mask_sh),\\\n\tSFB(blk, PRESCALE_GRPH_CONTROL, GRPH_PRESCALE_SELECT, mask_sh),\\\n\tSFB(blk, PRESCALE_GRPH_CONTROL, GRPH_PRESCALE_R_SIGN, mask_sh),\\\n\tSFB(blk, PRESCALE_GRPH_CONTROL, GRPH_PRESCALE_G_SIGN, mask_sh),\\\n\tSFB(blk, PRESCALE_GRPH_CONTROL, GRPH_PRESCALE_B_SIGN, mask_sh),\\\n\tSFB(blk, GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, mask_sh),\\\n\tSFB(blk, GRPH_SECONDARY_SURFACE_ADDRESS, GRPH_SECONDARY_SURFACE_ADDRESS, mask_sh),\\\n\tSFB(blk, GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, mask_sh),\\\n\tSFB(blk, GRPH_PRIMARY_SURFACE_ADDRESS, GRPH_PRIMARY_SURFACE_ADDRESS, mask_sh),\\\n\tSFB(blk, GRPH_UPDATE, GRPH_SURFACE_UPDATE_PENDING, mask_sh),\\\n\tSFB(blk, GRPH_UPDATE, GRPH_UPDATE_LOCK, mask_sh),\\\n\tSFB(blk, GRPH_FLIP_CONTROL, GRPH_SURFACE_UPDATE_H_RETRACE_EN, mask_sh)\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\n#define MI_DCP_MASK_SH_LIST_DCE6(mask_sh, blk)\\\n\tSFB(blk, GRPH_ENABLE, GRPH_ENABLE, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_DEPTH, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_FORMAT, mask_sh),\\\n\tSFB(blk, GRPH_X_START, GRPH_X_START, mask_sh),\\\n\tSFB(blk, GRPH_Y_START, GRPH_Y_START, mask_sh),\\\n\tSFB(blk, GRPH_X_END, GRPH_X_END, mask_sh),\\\n\tSFB(blk, GRPH_Y_END, GRPH_Y_END, mask_sh),\\\n\tSFB(blk, GRPH_PITCH, GRPH_PITCH, mask_sh),\\\n\tSFB(blk, GRPH_SWAP_CNTL, GRPH_RED_CROSSBAR, mask_sh),\\\n\tSFB(blk, GRPH_SWAP_CNTL, GRPH_BLUE_CROSSBAR, mask_sh),\\\n\tSFB(blk, PRESCALE_GRPH_CONTROL, GRPH_PRESCALE_SELECT, mask_sh),\\\n\tSFB(blk, PRESCALE_GRPH_CONTROL, GRPH_PRESCALE_R_SIGN, mask_sh),\\\n\tSFB(blk, PRESCALE_GRPH_CONTROL, GRPH_PRESCALE_G_SIGN, mask_sh),\\\n\tSFB(blk, PRESCALE_GRPH_CONTROL, GRPH_PRESCALE_B_SIGN, mask_sh),\\\n\tSFB(blk, GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, mask_sh),\\\n\tSFB(blk, GRPH_SECONDARY_SURFACE_ADDRESS, GRPH_SECONDARY_SURFACE_ADDRESS, mask_sh),\\\n\tSFB(blk, GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, mask_sh),\\\n\tSFB(blk, GRPH_PRIMARY_SURFACE_ADDRESS, GRPH_PRIMARY_SURFACE_ADDRESS, mask_sh),\\\n\tSFB(blk, GRPH_UPDATE, GRPH_SURFACE_UPDATE_PENDING, mask_sh),\\\n\tSFB(blk, GRPH_UPDATE, GRPH_UPDATE_LOCK, mask_sh),\\\n\tSFB(blk, GRPH_FLIP_CONTROL, GRPH_SURFACE_UPDATE_H_RETRACE_EN, mask_sh)\n#endif\n\n#define MI_DCP_DCE11_MASK_SH_LIST(mask_sh, blk)\\\n\tSFB(blk, GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT, GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT, mask_sh)\n\n#define MI_DCP_PTE_MASK_SH_LIST(mask_sh, blk)\\\n\tSFB(blk, DVMM_PTE_CONTROL, DVMM_PAGE_WIDTH, mask_sh),\\\n\tSFB(blk, DVMM_PTE_CONTROL, DVMM_PAGE_HEIGHT, mask_sh),\\\n\tSFB(blk, DVMM_PTE_CONTROL, DVMM_MIN_PTE_BEFORE_FLIP, mask_sh),\\\n\tSFB(blk, DVMM_PTE_ARB_CONTROL, DVMM_PTE_REQ_PER_CHUNK, mask_sh),\\\n\tSFB(blk, DVMM_PTE_ARB_CONTROL, DVMM_MAX_PTE_REQ_OUTSTANDING, mask_sh)\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\n#define MI_DMIF_PG_MASK_SH_LIST_DCE6(mask_sh, blk)\\\n\tSFB(blk, DPG_PIPE_ARBITRATION_CONTROL1, PIXEL_DURATION, mask_sh),\\\n\tSFB(blk, DPG_PIPE_URGENCY_CONTROL, URGENCY_LOW_WATERMARK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_URGENCY_CONTROL, URGENCY_HIGH_WATERMARK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_STUTTER_CONTROL, STUTTER_ENABLE, mask_sh),\\\n\tSFB(blk, DPG_PIPE_STUTTER_CONTROL, STUTTER_IGNORE_FBC, mask_sh),\\\n\tSF(PIPE0_DMIF_BUFFER_CONTROL, DMIF_BUFFERS_ALLOCATED, mask_sh),\\\n\tSF(PIPE0_DMIF_BUFFER_CONTROL, DMIF_BUFFERS_ALLOCATION_COMPLETED, mask_sh)\n\n#define MI_DMIF_PG_MASK_SH_DCE6(mask_sh, blk)\\\n\tSFB(blk, DPG_PIPE_ARBITRATION_CONTROL3, URGENCY_WATERMARK_MASK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_STUTTER_CONTROL, STUTTER_EXIT_SELF_REFRESH_WATERMARK_MASK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_STUTTER_CONTROL, STUTTER_EXIT_SELF_REFRESH_WATERMARK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_NB_PSTATE_CHANGE_CONTROL, NB_PSTATE_CHANGE_WATERMARK_MASK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_NB_PSTATE_CHANGE_CONTROL, NB_PSTATE_CHANGE_ENABLE, mask_sh),\\\n\tSFB(blk, DPG_PIPE_NB_PSTATE_CHANGE_CONTROL, NB_PSTATE_CHANGE_URGENT_DURING_REQUEST, mask_sh),\\\n\tSFB(blk, DPG_PIPE_NB_PSTATE_CHANGE_CONTROL, NB_PSTATE_CHANGE_NOT_SELF_REFRESH_DURING_REQUEST, mask_sh),\\\n\tSFB(blk, DPG_PIPE_NB_PSTATE_CHANGE_CONTROL, NB_PSTATE_CHANGE_WATERMARK, mask_sh)\n\n#define MI_DCE6_MASK_SH_LIST(mask_sh)\\\n\tMI_DCP_MASK_SH_LIST_DCE6(mask_sh, ),\\\n\tMI_DMIF_PG_MASK_SH_LIST_DCE6(mask_sh, ),\\\n\tMI_DMIF_PG_MASK_SH_DCE6(mask_sh, ),\\\n\tMI_GFX6_TILE_MASK_SH_LIST(mask_sh, )\n#endif\n\n#define MI_DMIF_PG_MASK_SH_LIST(mask_sh, blk)\\\n\tSFB(blk, DPG_PIPE_ARBITRATION_CONTROL1, PIXEL_DURATION, mask_sh),\\\n\tSFB(blk, DPG_WATERMARK_MASK_CONTROL, URGENCY_WATERMARK_MASK, mask_sh),\\\n\tSFB(blk, DPG_WATERMARK_MASK_CONTROL, STUTTER_EXIT_SELF_REFRESH_WATERMARK_MASK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_URGENCY_CONTROL, URGENCY_LOW_WATERMARK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_URGENCY_CONTROL, URGENCY_HIGH_WATERMARK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_STUTTER_CONTROL, STUTTER_ENABLE, mask_sh),\\\n\tSFB(blk, DPG_PIPE_STUTTER_CONTROL, STUTTER_IGNORE_FBC, mask_sh),\\\n\tSF(PIPE0_DMIF_BUFFER_CONTROL, DMIF_BUFFERS_ALLOCATED, mask_sh),\\\n\tSF(PIPE0_DMIF_BUFFER_CONTROL, DMIF_BUFFERS_ALLOCATION_COMPLETED, mask_sh)\n\n#define MI_DMIF_PG_MASK_SH_DCE(mask_sh, blk)\\\n\tSFB(blk, DPG_PIPE_STUTTER_CONTROL, STUTTER_EXIT_SELF_REFRESH_WATERMARK, mask_sh),\\\n\tSFB(blk, DPG_WATERMARK_MASK_CONTROL, NB_PSTATE_CHANGE_WATERMARK_MASK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_NB_PSTATE_CHANGE_CONTROL, NB_PSTATE_CHANGE_ENABLE, mask_sh),\\\n\tSFB(blk, DPG_PIPE_NB_PSTATE_CHANGE_CONTROL, NB_PSTATE_CHANGE_URGENT_DURING_REQUEST, mask_sh),\\\n\tSFB(blk, DPG_PIPE_NB_PSTATE_CHANGE_CONTROL, NB_PSTATE_CHANGE_NOT_SELF_REFRESH_DURING_REQUEST, mask_sh),\\\n\tSFB(blk, DPG_PIPE_NB_PSTATE_CHANGE_CONTROL, NB_PSTATE_CHANGE_WATERMARK, mask_sh)\n\n#define MI_DCE8_MASK_SH_LIST(mask_sh)\\\n\tMI_DCP_MASK_SH_LIST(mask_sh, ),\\\n\tMI_DMIF_PG_MASK_SH_LIST(mask_sh, ),\\\n\tMI_DMIF_PG_MASK_SH_DCE(mask_sh, ),\\\n\tMI_GFX8_TILE_MASK_SH_LIST(mask_sh, )\n\n#define MI_DCE11_2_MASK_SH_LIST(mask_sh)\\\n\tMI_DCE8_MASK_SH_LIST(mask_sh),\\\n\tMI_DCP_DCE11_MASK_SH_LIST(mask_sh, )\n\n#define MI_DCE11_MASK_SH_LIST(mask_sh)\\\n\tMI_DCE11_2_MASK_SH_LIST(mask_sh),\\\n\tMI_DCP_PTE_MASK_SH_LIST(mask_sh, )\n\n#define MI_GFX9_TILE_MASK_SH_LIST(mask_sh, blk)\\\n\tSFB(blk, GRPH_CONTROL, GRPH_NUM_BANKS, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_SW_MODE, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_SE_ENABLE, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_NUM_SHADER_ENGINES, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_NUM_PIPES, mask_sh),\\\n\tSFB(blk, GRPH_CONTROL, GRPH_COLOR_EXPANSION_MODE, mask_sh)\n\n#define MI_DCE12_DMIF_PG_MASK_SH_LIST(mask_sh, blk)\\\n\tSFB(blk, DPG_PIPE_STUTTER_CONTROL2, STUTTER_EXIT_SELF_REFRESH_WATERMARK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_STUTTER_CONTROL2, STUTTER_ENTER_SELF_REFRESH_WATERMARK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_URGENT_LEVEL_CONTROL, URGENT_LEVEL_LOW_WATERMARK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_URGENT_LEVEL_CONTROL, URGENT_LEVEL_HIGH_WATERMARK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_URGENCY_CONTROL, URGENCY_LOW_WATERMARK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_URGENCY_CONTROL, URGENCY_HIGH_WATERMARK, mask_sh),\\\n\tSFB(blk, DPG_WATERMARK_MASK_CONTROL, PSTATE_CHANGE_WATERMARK_MASK, mask_sh),\\\n\tSFB(blk, DPG_PIPE_LOW_POWER_CONTROL, PSTATE_CHANGE_ENABLE, mask_sh),\\\n\tSFB(blk, DPG_PIPE_LOW_POWER_CONTROL, PSTATE_CHANGE_URGENT_DURING_REQUEST, mask_sh),\\\n\tSFB(blk, DPG_PIPE_LOW_POWER_CONTROL, PSTATE_CHANGE_NOT_SELF_REFRESH_DURING_REQUEST, mask_sh),\\\n\tSFB(blk, DPG_PIPE_LOW_POWER_CONTROL, PSTATE_CHANGE_WATERMARK, mask_sh)\n\n#define MI_GFX9_DCHUB_MASK_SH_LIST(mask_sh)\\\n\tSF(DCHUB_FB_LOCATION, FB_TOP, mask_sh),\\\n\tSF(DCHUB_FB_LOCATION, FB_BASE, mask_sh),\\\n\tSF(DCHUB_AGP_BASE, AGP_BASE, mask_sh),\\\n\tSF(DCHUB_AGP_BOT, AGP_BOT, mask_sh),\\\n\tSF(DCHUB_AGP_TOP, AGP_TOP, mask_sh)\n\n#define MI_DCE12_MASK_SH_LIST(mask_sh)\\\n\tMI_DCP_MASK_SH_LIST(mask_sh, DCP0_),\\\n\tSF(DCP0_GRPH_SECONDARY_SURFACE_ADDRESS, GRPH_SECONDARY_DFQ_ENABLE, mask_sh),\\\n\tMI_DCP_DCE11_MASK_SH_LIST(mask_sh, DCP0_),\\\n\tMI_DCP_PTE_MASK_SH_LIST(mask_sh, DCP0_),\\\n\tMI_DMIF_PG_MASK_SH_LIST(mask_sh, DMIF_PG0_),\\\n\tMI_DCE12_DMIF_PG_MASK_SH_LIST(mask_sh, DMIF_PG0_),\\\n\tMI_GFX9_TILE_MASK_SH_LIST(mask_sh, DCP0_),\\\n\tMI_GFX9_DCHUB_MASK_SH_LIST(mask_sh)\n\n#define MI_REG_FIELD_LIST(type) \\\n\ttype GRPH_ENABLE; \\\n\ttype GRPH_X_START; \\\n\ttype GRPH_Y_START; \\\n\ttype GRPH_X_END; \\\n\ttype GRPH_Y_END; \\\n\ttype GRPH_PITCH; \\\n\ttype GRPH_ROTATION_ANGLE; \\\n\ttype GRPH_RED_CROSSBAR; \\\n\ttype GRPH_BLUE_CROSSBAR; \\\n\ttype GRPH_PRESCALE_SELECT; \\\n\ttype GRPH_PRESCALE_R_SIGN; \\\n\ttype GRPH_PRESCALE_G_SIGN; \\\n\ttype GRPH_PRESCALE_B_SIGN; \\\n\ttype GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT; \\\n\ttype DVMM_PAGE_WIDTH; \\\n\ttype DVMM_PAGE_HEIGHT; \\\n\ttype DVMM_MIN_PTE_BEFORE_FLIP; \\\n\ttype DVMM_PTE_REQ_PER_CHUNK; \\\n\ttype DVMM_MAX_PTE_REQ_OUTSTANDING; \\\n\ttype GRPH_DEPTH; \\\n\ttype GRPH_FORMAT; \\\n\ttype GRPH_NUM_BANKS; \\\n\ttype GRPH_BANK_WIDTH;\\\n\ttype GRPH_BANK_HEIGHT;\\\n\ttype GRPH_MACRO_TILE_ASPECT;\\\n\ttype GRPH_TILE_SPLIT;\\\n\ttype GRPH_MICRO_TILE_MODE;\\\n\ttype GRPH_PIPE_CONFIG;\\\n\ttype GRPH_ARRAY_MODE;\\\n\ttype GRPH_COLOR_EXPANSION_MODE;\\\n\ttype GRPH_SW_MODE; \\\n\ttype GRPH_SE_ENABLE; \\\n\ttype GRPH_NUM_SHADER_ENGINES; \\\n\ttype GRPH_NUM_PIPES; \\\n\ttype GRPH_SECONDARY_SURFACE_ADDRESS_HIGH; \\\n\ttype GRPH_SECONDARY_SURFACE_ADDRESS; \\\n\ttype GRPH_SECONDARY_DFQ_ENABLE; \\\n\ttype GRPH_PRIMARY_SURFACE_ADDRESS_HIGH; \\\n\ttype GRPH_PRIMARY_SURFACE_ADDRESS; \\\n\ttype GRPH_SURFACE_UPDATE_PENDING; \\\n\ttype GRPH_SURFACE_UPDATE_H_RETRACE_EN; \\\n\ttype GRPH_UPDATE_LOCK; \\\n\ttype PIXEL_DURATION; \\\n\ttype URGENCY_WATERMARK_MASK; \\\n\ttype PSTATE_CHANGE_WATERMARK_MASK; \\\n\ttype NB_PSTATE_CHANGE_WATERMARK_MASK; \\\n\ttype STUTTER_EXIT_SELF_REFRESH_WATERMARK_MASK; \\\n\ttype URGENCY_LOW_WATERMARK; \\\n\ttype URGENCY_HIGH_WATERMARK; \\\n\ttype URGENT_LEVEL_LOW_WATERMARK;\\\n\ttype URGENT_LEVEL_HIGH_WATERMARK;\\\n\ttype NB_PSTATE_CHANGE_ENABLE; \\\n\ttype NB_PSTATE_CHANGE_URGENT_DURING_REQUEST; \\\n\ttype NB_PSTATE_CHANGE_NOT_SELF_REFRESH_DURING_REQUEST; \\\n\ttype NB_PSTATE_CHANGE_WATERMARK; \\\n\ttype PSTATE_CHANGE_ENABLE; \\\n\ttype PSTATE_CHANGE_URGENT_DURING_REQUEST; \\\n\ttype PSTATE_CHANGE_NOT_SELF_REFRESH_DURING_REQUEST; \\\n\ttype PSTATE_CHANGE_WATERMARK; \\\n\ttype STUTTER_ENABLE; \\\n\ttype STUTTER_IGNORE_FBC; \\\n\ttype STUTTER_EXIT_SELF_REFRESH_WATERMARK; \\\n\ttype STUTTER_ENTER_SELF_REFRESH_WATERMARK; \\\n\ttype DMIF_BUFFERS_ALLOCATED; \\\n\ttype DMIF_BUFFERS_ALLOCATION_COMPLETED; \\\n\ttype ENABLE;  \\\n\ttype FB_BASE; \\\n\ttype FB_TOP; \\\n\ttype AGP_BASE; \\\n\ttype AGP_TOP; \\\n\ttype AGP_BOT; \\\n\nstruct dce_mem_input_shift {\n\tMI_REG_FIELD_LIST(uint8_t)\n};\n\nstruct dce_mem_input_mask {\n\tMI_REG_FIELD_LIST(uint32_t)\n};\n\nstruct dce_mem_input_wa {\n\tuint8_t single_head_rdreq_dmif_limit;\n};\n\nstruct dce_mem_input {\n\tstruct mem_input base;\n\n\tconst struct dce_mem_input_registers *regs;\n\tconst struct dce_mem_input_shift *shifts;\n\tconst struct dce_mem_input_mask *masks;\n\n\tstruct dce_mem_input_wa wa;\n};\n\nvoid dce_mem_input_construct(\n\tstruct dce_mem_input *dce_mi,\n\tstruct dc_context *ctx,\n\tint inst,\n\tconst struct dce_mem_input_registers *regs,\n\tconst struct dce_mem_input_shift *mi_shift,\n\tconst struct dce_mem_input_mask *mi_mask);\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\nvoid dce60_mem_input_construct(\n\tstruct dce_mem_input *dce_mi,\n\tstruct dc_context *ctx,\n\tint inst,\n\tconst struct dce_mem_input_registers *regs,\n\tconst struct dce_mem_input_shift *mi_shift,\n\tconst struct dce_mem_input_mask *mi_mask);\n#endif\n\nvoid dce112_mem_input_construct(\n\tstruct dce_mem_input *dce_mi,\n\tstruct dc_context *ctx,\n\tint inst,\n\tconst struct dce_mem_input_registers *regs,\n\tconst struct dce_mem_input_shift *mi_shift,\n\tconst struct dce_mem_input_mask *mi_mask);\n\nvoid dce120_mem_input_construct(\n\tstruct dce_mem_input *dce_mi,\n\tstruct dc_context *ctx,\n\tint inst,\n\tconst struct dce_mem_input_registers *regs,\n\tconst struct dce_mem_input_shift *mi_shift,\n\tconst struct dce_mem_input_mask *mi_mask);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}