/*
 * This file is protected by Copyright. Please refer to the COPYRIGHT file
 * distributed with this source distribution.
 *
 * This file is part of OpenCPI <http://www.opencpi.org>
 *
 * OpenCPI is free software: you can redistribute it and/or modify it under the
 * terms of the GNU Lesser General Public License as published by the Free
 * Software Foundation, either version 3 of the License, or (at your option) any
 * later version.
 *
 * OpenCPI is distributed in the hope that it will be useful, but WITHOUT ANY
 * WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
 * A PARTICULAR PURPOSE. See the GNU Lesser General Public License for more
 * details.
 *
 * You should have received a copy of the GNU Lesser General Public License
 * along with this program. If not, see <http://www.gnu.org/licenses/>.
 */

//
// Generated by Bluespec Compiler, version 2012.09.beta1 (build 29570, 2012-09.11)
//
// On Wed Oct 24 10:25:12 EDT 2012
//
//
// Ports:
// Name                         I/O  size props
// wciS0_SResp                    O     2 reg
// wciS0_SData                    O    32 reg
// wciS0_SThreadBusy              O     1
// wciS0_SFlag                    O     2
// flash_addr                     O    24 reg
// flash_ce_n                     O     1
// flash_oe_n                     O     1
// flash_we_n                     O     1
// flash_wp_n                     O     1 const
// flash_rst_n                    O     1 const
// flash_adv_n                    O     1 const
// wciS0_Clk                      I     1 clock
// wciS0_MReset_n                 I     1 reset
// wciS0_MCmd                     I     3
// wciS0_MAddrSpace               I     1
// wciS0_MByteEn                  I     4
// wciS0_MAddr                    I    32
// wciS0_MData                    I    32
// wciS0_MFlag                    I     2 unused
// flash_fwait_i                  I     1 reg
// flash_io_dq                   IO    16 inout
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

`ifdef ORIGINAL
module mkFlashWorker(wciS0_Clk,
		     wciS0_MReset_n,

		     flash_io_dq,

		     wciS0_MCmd,

		     wciS0_MAddrSpace,

		     wciS0_MByteEn,

		     wciS0_MAddr,

		     wciS0_MData,

		     wciS0_SResp,

		     wciS0_SData,

		     wciS0_SThreadBusy,

		     wciS0_SFlag,

		     wciS0_MFlag,

		     flash_addr,

		     flash_ce_n,

		     flash_oe_n,

		     flash_we_n,

		     flash_wp_n,

		     flash_rst_n,

		     flash_adv_n,

		     flash_fwait_i);
  parameter [0 : 0] hasDebugLogic = 1'b0;
  input  wciS0_Clk;
  input  wciS0_MReset_n;

//  inout  [15 : 0] flash_io_dq;

  // action method wciS0_mCmd
  input  [2 : 0] wciS0_MCmd;

  // action method wciS0_mAddrSpace
  input  wciS0_MAddrSpace;

  // action method wciS0_mByteEn
  input  [3 : 0] wciS0_MByteEn;

  // action method wciS0_mAddr
  input  [31 : 0] wciS0_MAddr;

  // action method wciS0_mData
  input  [31 : 0] wciS0_MData;

  // value method wciS0_sResp
  output [1 : 0] wciS0_SResp;

  // value method wciS0_sData
  output [31 : 0] wciS0_SData;

  // value method wciS0_sThreadBusy
  output [0 : 0] wciS0_SThreadBusy;

  // value method wciS0_sFlag
  output [2 : 0] wciS0_SFlag;

  // action method wciS0_mFlag
  input  [1 : 0] wciS0_MFlag;

  // value method flash_addr
  output [23 : 0] flash_addr;

  // value method flash_ce_n
  output flash_ce_n;

  // value method flash_oe_n
  output flash_oe_n;

  // value method flash_we_n
  output flash_we_n;

  // value method flash_wp_n
  output flash_wp_n;

  // value method flash_rst_n
  output flash_rst_n;

  // value method flash_adv_n
  output flash_adv_n;

  // action method flash_fwait
  input  flash_fwait_i;

`else
`define NOT_EMPTY_flash
`include "flash-defs.vh"
`endif
  // signals for module outputs
  wire [31 : 0] wciS0_SData;
  wire [23 : 0] addr;
  wire [2 : 0]  wciS0_SFlag;
  wire [1 : 0]  wciS0_SResp;
  wire adv_n,
       ce_n,
       oe_n,
       rst_n,
       we_n,
       wp_n;
  wire [0 : 0]
       wciS0_SThreadBusy;

  // inlined wires
  wire [71 : 0] wci_wslv_wciReq$wget;
  wire [33 : 0] wci_wslv_respF_x_wire$wget;
  wire [31 : 0] wci_wci_Es_mAddr_w$wget, wci_wci_Es_mData_w$wget;
  wire [3 : 0] wci_wci_Es_mByteEn_w$wget;
  wire [2 : 0] wci_wci_Es_mCmd_w$wget, wci_wslv_wEdge$wget;
  wire flashC_rseqFsm_abort$wget,
       flashC_rseqFsm_abort$whas,
       flashC_rseqFsm_start_reg_1_1$wget,
       flashC_rseqFsm_start_reg_1_1$whas,
       flashC_rseqFsm_start_wire$wget,
       flashC_rseqFsm_start_wire$whas,
       flashC_rseqFsm_state_fired_1$wget,
       flashC_rseqFsm_state_fired_1$whas,
       flashC_rseqFsm_state_overlap_pw$whas,
       flashC_rseqFsm_state_set_pw$whas,
       flashC_wseqFsm_abort$wget,
       flashC_wseqFsm_abort$whas,
       flashC_wseqFsm_start_reg_1_1$wget,
       flashC_wseqFsm_start_reg_1_1$whas,
       flashC_wseqFsm_start_wire$wget,
       flashC_wseqFsm_start_wire$whas,
       flashC_wseqFsm_state_fired_1$wget,
       flashC_wseqFsm_state_fired_1$whas,
       flashC_wseqFsm_state_overlap_pw$whas,
       flashC_wseqFsm_state_set_pw$whas,
       wci_wci_Es_mAddrSpace_w$wget,
       wci_wci_Es_mAddrSpace_w$whas,
       wci_wci_Es_mAddr_w$whas,
       wci_wci_Es_mByteEn_w$whas,
       wci_wci_Es_mCmd_w$whas,
       wci_wci_Es_mData_w$whas,
       wci_wslv_ctlAckReg_1$wget,
       wci_wslv_ctlAckReg_1$whas,
       wci_wslv_reqF_r_clr$whas,
       wci_wslv_reqF_r_deq$whas,
       wci_wslv_reqF_r_enq$whas,
       wci_wslv_respF_dequeueing$whas,
       wci_wslv_respF_enqueueing$whas,
       wci_wslv_respF_x_wire$whas,
       wci_wslv_sFlagReg_1$wget,
       wci_wslv_sFlagReg_1$whas,
       wci_wslv_sThreadBusy_pw$whas,
       wci_wslv_wEdge$whas,
       wci_wslv_wciReq$whas,
       wci_wslv_wci_cfrd_pw$whas,
       wci_wslv_wci_cfwr_pw$whas,
       wci_wslv_wci_ctrl_pw$whas;

  // register aReg
  reg [31 : 0] aReg;
  wire [31 : 0] aReg$D_IN;
  wire aReg$EN;

  // register flashC_aReg
  reg [23 : 0] flashC_aReg;
  wire [23 : 0] flashC_aReg$D_IN;
  wire flashC_aReg$EN;

  // register flashC_ceReg
  reg flashC_ceReg;
  wire flashC_ceReg$D_IN, flashC_ceReg$EN;

  // register flashC_isRead
  reg flashC_isRead;
  wire flashC_isRead$D_IN, flashC_isRead$EN;

  // register flashC_oeReg
  reg flashC_oeReg;
  wire flashC_oeReg$D_IN, flashC_oeReg$EN;

  // register flashC_rseqFsm_jj_delay_count
  reg [14 : 0] flashC_rseqFsm_jj_delay_count;
  wire [14 : 0] flashC_rseqFsm_jj_delay_count$D_IN;
  wire flashC_rseqFsm_jj_delay_count$EN;

  // register flashC_rseqFsm_start_reg
  reg flashC_rseqFsm_start_reg;
  wire flashC_rseqFsm_start_reg$D_IN, flashC_rseqFsm_start_reg$EN;

  // register flashC_rseqFsm_start_reg_1
  reg flashC_rseqFsm_start_reg_1;
  wire flashC_rseqFsm_start_reg_1$D_IN, flashC_rseqFsm_start_reg_1$EN;

  // register flashC_rseqFsm_state_can_overlap
  reg flashC_rseqFsm_state_can_overlap;
  wire flashC_rseqFsm_state_can_overlap$D_IN,
       flashC_rseqFsm_state_can_overlap$EN;

  // register flashC_rseqFsm_state_fired
  reg flashC_rseqFsm_state_fired;
  wire flashC_rseqFsm_state_fired$D_IN, flashC_rseqFsm_state_fired$EN;

  // register flashC_rseqFsm_state_mkFSMstate
  reg [3 : 0] flashC_rseqFsm_state_mkFSMstate;
  reg [3 : 0] flashC_rseqFsm_state_mkFSMstate$D_IN;
  wire flashC_rseqFsm_state_mkFSMstate$EN;

  // register flashC_tmpWD
  reg [15 : 0] flashC_tmpWD;
  wire [15 : 0] flashC_tmpWD$D_IN;
  wire flashC_tmpWD$EN;

  // register flashC_tsOE
  reg flashC_tsOE;
  wire flashC_tsOE$D_IN, flashC_tsOE$EN;

  // register flashC_tsWD
  reg [15 : 0] flashC_tsWD;
  wire [15 : 0] flashC_tsWD$D_IN;
  wire flashC_tsWD$EN;

  // register flashC_waitReg
  reg flashC_waitReg;
  wire flashC_waitReg$D_IN, flashC_waitReg$EN;

  // register flashC_wdReg
  reg [15 : 0] flashC_wdReg;
  wire [15 : 0] flashC_wdReg$D_IN;
  wire flashC_wdReg$EN;

  // register flashC_weReg
  reg flashC_weReg;
  wire flashC_weReg$D_IN, flashC_weReg$EN;

  // register flashC_wseqFsm_jj_2_delay_count
  reg [6 : 0] flashC_wseqFsm_jj_2_delay_count;
  wire [6 : 0] flashC_wseqFsm_jj_2_delay_count$D_IN;
  wire flashC_wseqFsm_jj_2_delay_count$EN;

  // register flashC_wseqFsm_jj_4_delay_count
  reg [6 : 0] flashC_wseqFsm_jj_4_delay_count;
  wire [6 : 0] flashC_wseqFsm_jj_4_delay_count$D_IN;
  wire flashC_wseqFsm_jj_4_delay_count$EN;

  // register flashC_wseqFsm_jj_delay_count
  reg [6 : 0] flashC_wseqFsm_jj_delay_count;
  wire [6 : 0] flashC_wseqFsm_jj_delay_count$D_IN;
  wire flashC_wseqFsm_jj_delay_count$EN;

  // register flashC_wseqFsm_start_reg
  reg flashC_wseqFsm_start_reg;
  wire flashC_wseqFsm_start_reg$D_IN, flashC_wseqFsm_start_reg$EN;

  // register flashC_wseqFsm_start_reg_1
  reg flashC_wseqFsm_start_reg_1;
  wire flashC_wseqFsm_start_reg_1$D_IN, flashC_wseqFsm_start_reg_1$EN;

  // register flashC_wseqFsm_state_can_overlap
  reg flashC_wseqFsm_state_can_overlap;
  wire flashC_wseqFsm_state_can_overlap$D_IN,
       flashC_wseqFsm_state_can_overlap$EN;

  // register flashC_wseqFsm_state_fired
  reg flashC_wseqFsm_state_fired;
  wire flashC_wseqFsm_state_fired$D_IN, flashC_wseqFsm_state_fired$EN;

  // register flashC_wseqFsm_state_mkFSMstate
  reg [4 : 0] flashC_wseqFsm_state_mkFSMstate;
  reg [4 : 0] flashC_wseqFsm_state_mkFSMstate$D_IN;
  wire flashC_wseqFsm_state_mkFSMstate$EN;

  // register flashCtrl
  reg [31 : 0] flashCtrl;
  wire [31 : 0] flashCtrl$D_IN;
  wire flashCtrl$EN;

  // register rdReg
  reg [31 : 0] rdReg;
  wire [31 : 0] rdReg$D_IN;
  wire rdReg$EN;

  // register splitReadInFlight
  reg splitReadInFlight;
  wire splitReadInFlight$D_IN, splitReadInFlight$EN;

  // register wci_wslv_cEdge
  reg [2 : 0] wci_wslv_cEdge;
  wire [2 : 0] wci_wslv_cEdge$D_IN;
  wire wci_wslv_cEdge$EN;

  // register wci_wslv_cState
  reg [2 : 0] wci_wslv_cState;
  wire [2 : 0] wci_wslv_cState$D_IN;
  wire wci_wslv_cState$EN;

  // register wci_wslv_ctlAckReg
  reg wci_wslv_ctlAckReg;
  wire wci_wslv_ctlAckReg$D_IN, wci_wslv_ctlAckReg$EN;

  // register wci_wslv_ctlOpActive
  reg wci_wslv_ctlOpActive;
  wire wci_wslv_ctlOpActive$D_IN, wci_wslv_ctlOpActive$EN;

  // register wci_wslv_illegalEdge
  reg wci_wslv_illegalEdge;
  wire wci_wslv_illegalEdge$D_IN, wci_wslv_illegalEdge$EN;

  // register wci_wslv_isReset_isInReset
  reg wci_wslv_isReset_isInReset;
  wire wci_wslv_isReset_isInReset$D_IN, wci_wslv_isReset_isInReset$EN;

  // register wci_wslv_nState
  reg [2 : 0] wci_wslv_nState;
  reg [2 : 0] wci_wslv_nState$D_IN;
  wire wci_wslv_nState$EN;

  // register wci_wslv_reqF_countReg
  reg [1 : 0] wci_wslv_reqF_countReg;
  wire [1 : 0] wci_wslv_reqF_countReg$D_IN;
  wire wci_wslv_reqF_countReg$EN;

  // register wci_wslv_respF_c_r
  reg [1 : 0] wci_wslv_respF_c_r;
  wire [1 : 0] wci_wslv_respF_c_r$D_IN;
  wire wci_wslv_respF_c_r$EN;

  // register wci_wslv_respF_q_0
  reg [33 : 0] wci_wslv_respF_q_0;
  reg [33 : 0] wci_wslv_respF_q_0$D_IN;
  wire wci_wslv_respF_q_0$EN;

  // register wci_wslv_respF_q_1
  reg [33 : 0] wci_wslv_respF_q_1;
  reg [33 : 0] wci_wslv_respF_q_1$D_IN;
  wire wci_wslv_respF_q_1$EN;

  // register wci_wslv_sFlagReg
  reg wci_wslv_sFlagReg;
  wire wci_wslv_sFlagReg$D_IN, wci_wslv_sFlagReg$EN;

  // register wci_wslv_sThreadBusy_d
  reg wci_wslv_sThreadBusy_d;
  wire wci_wslv_sThreadBusy_d$D_IN, wci_wslv_sThreadBusy_d$EN;

  // register wdReg
  reg [31 : 0] wdReg;
  wire [31 : 0] wdReg$D_IN;
  wire wdReg$EN;

  // ports of submodule flashC_reqF
  wire [40 : 0] flashC_reqF$D_IN, flashC_reqF$D_OUT;
  wire flashC_reqF$CLR,
       flashC_reqF$DEQ,
       flashC_reqF$EMPTY_N,
       flashC_reqF$ENQ,
       flashC_reqF$FULL_N;

  // ports of submodule flashC_respF
  wire [15 : 0] flashC_respF$D_IN, flashC_respF$D_OUT;
  wire flashC_respF$CLR,
       flashC_respF$DEQ,
       flashC_respF$EMPTY_N,
       flashC_respF$ENQ,
       flashC_respF$FULL_N;

  // ports of submodule flashC_tsd
  wire [15 : 0] flashC_tsd$IO, flashC_tsd$O;

  // ports of submodule wci_wslv_reqF
  wire [71 : 0] wci_wslv_reqF$D_IN, wci_wslv_reqF$D_OUT;
  wire wci_wslv_reqF$CLR,
       wci_wslv_reqF$DEQ,
       wci_wslv_reqF$EMPTY_N,
       wci_wslv_reqF$ENQ;

  // rule scheduling signals
  wire WILL_FIRE_RL_advance_response,
       WILL_FIRE_RL_flashC_nextRequest,
       WILL_FIRE_RL_flashC_rseqFsm_action_d_init_np,
       WILL_FIRE_RL_flashC_rseqFsm_action_l60c12,
       WILL_FIRE_RL_flashC_rseqFsm_action_l61c12,
       WILL_FIRE_RL_flashC_rseqFsm_action_l63c10,
       WILL_FIRE_RL_flashC_rseqFsm_action_l64c12,
       WILL_FIRE_RL_flashC_rseqFsm_action_l65c12,
       WILL_FIRE_RL_flashC_rseqFsm_action_np,
       WILL_FIRE_RL_flashC_rseqFsm_fsm_start,
       WILL_FIRE_RL_flashC_rseqFsm_idle_l59c15,
       WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np,
       WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1,
       WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2,
       WILL_FIRE_RL_flashC_wseqFsm_action_l70c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_l71c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_l72c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_l73c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_l75c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_l76c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_l78c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_l79c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_l80c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_l82c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_l83c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_l84c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_l87c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_l88c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_l90c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_l91c12,
       WILL_FIRE_RL_flashC_wseqFsm_action_np,
       WILL_FIRE_RL_flashC_wseqFsm_action_np_1,
       WILL_FIRE_RL_flashC_wseqFsm_action_np_2,
       WILL_FIRE_RL_flashC_wseqFsm_action_np_3,
       WILL_FIRE_RL_flashC_wseqFsm_action_np_4,
       WILL_FIRE_RL_flashC_wseqFsm_fsm_start,
       WILL_FIRE_RL_flashC_wseqFsm_idle_l69c15,
       WILL_FIRE_RL_wci_cfrd,
       WILL_FIRE_RL_wci_cfwr,
       WILL_FIRE_RL_wci_ctrl_EiI,
       WILL_FIRE_RL_wci_ctrl_IsO,
       WILL_FIRE_RL_wci_ctrl_OrE,
       WILL_FIRE_RL_wci_wslv_ctl_op_complete,
       WILL_FIRE_RL_wci_wslv_ctl_op_start,
       WILL_FIRE_RL_wci_wslv_respF_both,
       WILL_FIRE_RL_wci_wslv_respF_decCtr,
       WILL_FIRE_RL_wci_wslv_respF_incCtr;

  // inputs to muxes for submodule ports
  reg [33 : 0] MUX_wci_wslv_respF_q_0$write_1__VAL_2;
  wire [40 : 0] MUX_flashC_reqF$enq_1__VAL_1, MUX_flashC_reqF$enq_1__VAL_2;
  wire [33 : 0] MUX_wci_wslv_respF_q_0$write_1__VAL_1,
		MUX_wci_wslv_respF_q_1$write_1__VAL_1,
		MUX_wci_wslv_respF_x_wire$wset_1__VAL_1,
		MUX_wci_wslv_respF_x_wire$wset_1__VAL_2,
		MUX_wci_wslv_respF_x_wire$wset_1__VAL_3;
  wire [31 : 0] MUX_rdReg$write_1__VAL_2;
  wire [14 : 0] MUX_flashC_rseqFsm_jj_delay_count$write_1__VAL_1;
  wire [6 : 0] MUX_flashC_wseqFsm_jj_2_delay_count$write_1__VAL_1,
	       MUX_flashC_wseqFsm_jj_4_delay_count$write_1__VAL_1,
	       MUX_flashC_wseqFsm_jj_delay_count$write_1__VAL_1;
  wire [1 : 0] MUX_wci_wslv_respF_c_r$write_1__VAL_1,
	       MUX_wci_wslv_respF_c_r$write_1__VAL_2;
  wire MUX_flashC_ceReg$write_1__SEL_1,
       MUX_flashC_oeReg$write_1__SEL_1,
       MUX_flashC_reqF$enq_1__SEL_1,
       MUX_flashC_rseqFsm_start_reg$write_1__SEL_1,
       MUX_flashC_weReg$write_1__SEL_1,
       MUX_flashC_wseqFsm_start_reg$write_1__SEL_1,
       MUX_rdReg$write_1__SEL_1,
       MUX_splitReadInFlight$write_1__SEL_1,
       MUX_wci_wslv_illegalEdge$write_1__SEL_1,
       MUX_wci_wslv_illegalEdge$write_1__VAL_1,
       MUX_wci_wslv_respF_q_0$write_1__SEL_2,
       MUX_wci_wslv_respF_q_1$write_1__SEL_2,
       MUX_wci_wslv_respF_x_wire$wset_1__SEL_2;

  // remaining internal signals
  reg [63 : 0] v__h3696, v__h3871, v__h4015, v__h87888;
  reg [31 : 0] CASE_wci_wslv_reqFD_OUT_BITS_39_TO_32_0_0x0_f_ETC__q1;
  wire [31 : 0] flashStatus__h86859, g_data__h87746;
  wire [23 : 0] x_addr__h87646;
  wire IF_flashC_reqF_first__67_BIT_40_68_THEN_flashC_ETC___d373,
       flashC_rseqFsm_abort_whas__60_AND_flashC_rseqF_ETC___d227,
       flashC_wseqFsm_abort_whas__33_AND_flashC_wseqF_ETC___d363,
       wci_wslv_reqF_i_notEmpty__4_AND_IF_wci_wslv_re_ETC___d428,
       wci_wslv_reqF_i_notEmpty__4_AND_wci_wslv_reqF__ETC___d406;

  assign io_dq_oe = flashC_tsOE;
  assign io_dq_o = flashC_tsWD;
  assign flashC_tsd$0 = io_dq_i;
  
  // value method wciS0_sResp
  assign wciS0_SResp = wci_wslv_respF_q_0[33:32] ;

  // value method wciS0_sData
  assign wciS0_SData = wci_wslv_respF_q_0[31:0] ;

  // value method wciS0_sThreadBusy
  assign wciS0_SThreadBusy[0] =
	     wci_wslv_reqF_countReg > 2'd1 || wci_wslv_isReset_isInReset ;

  // value method wciS0_sFlag
  assign wciS0_SFlag = { 1'd0, 1'd1, wci_wslv_sFlagReg } ;

  // value method flash_addr
  assign addr = flashC_aReg ;

  // value method flash_ce_n
  assign ce_n = !flashC_ceReg ;

  // value method flash_oe_n
  assign oe_n = !flashC_oeReg ;

  // value method flash_we_n
  assign we_n = !flashC_weReg ;

  // value method flash_wp_n
  assign wp_n = 1'd1 ;

  // value method flash_rst_n
  assign rst_n = 1'd1 ;

  // value method flash_adv_n
  assign adv_n = 1'd0 ;

  // submodule flashC_reqF
  FIFO2 #(.width(32'd41), .guarded(32'd1)) flashC_reqF(.RST(wciS0_MReset_n),
						       .CLK(wciS0_Clk),
						       .D_IN(flashC_reqF$D_IN),
						       .ENQ(flashC_reqF$ENQ),
						       .DEQ(flashC_reqF$DEQ),
						       .CLR(flashC_reqF$CLR),
						       .D_OUT(flashC_reqF$D_OUT),
						       .FULL_N(flashC_reqF$FULL_N),
						       .EMPTY_N(flashC_reqF$EMPTY_N));

  // submodule flashC_respF
  FIFO2 #(.width(32'd16), .guarded(32'd1)) flashC_respF(.RST(wciS0_MReset_n),
							.CLK(wciS0_Clk),
							.D_IN(flashC_respF$D_IN),
							.ENQ(flashC_respF$ENQ),
							.DEQ(flashC_respF$DEQ),
							.CLR(flashC_respF$CLR),
							.D_OUT(flashC_respF$D_OUT),
							.FULL_N(flashC_respF$FULL_N),
							.EMPTY_N(flashC_respF$EMPTY_N));

`ifdef ORIGINAL_
  // submodule flashC_tsd
  TriState #(.width(32'd16)) flashC_tsd(.I(flashC_tsWD),
					.OE(flashC_tsOE),
					.O(flashC_tsd$O),
					.IO(io_dqz));
  genvar i;
  for (i = 0; i < 16; i=i+1) begin: a
    IOBUF #(.DRIVE(12),
  	    .IOSTANDARD("DEFAULT"),
	    .SLEW("SLOW"))
    flash_io(.O(flashC_tsd$O[i]),
	     .IO(io_dqz[i]),
	     .I(flashC_tsWD[i]),
	     .T(!flashC_tsOE));
  end
`endif
  // submodule wci_wslv_reqF
  SizedFIFO #(.p1width(32'd72),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) wci_wslv_reqF(.RST(wciS0_MReset_n),
					     .CLK(wciS0_Clk),
					     .D_IN(wci_wslv_reqF$D_IN),
					     .ENQ(wci_wslv_reqF$ENQ),
					     .DEQ(wci_wslv_reqF$DEQ),
					     .CLR(wci_wslv_reqF$CLR),
					     .D_OUT(wci_wslv_reqF$D_OUT),
					     .FULL_N(),
					     .EMPTY_N(wci_wslv_reqF$EMPTY_N));

  // rule RL_advance_response
  assign WILL_FIRE_RL_advance_response =
	     flashC_respF$EMPTY_N &&
	     (!splitReadInFlight || wci_wslv_respF_c_r != 2'd2) &&
	     !wci_wslv_wci_cfwr_pw$whas &&
	     !WILL_FIRE_RL_wci_wslv_ctl_op_complete ;

  // rule RL_wci_cfwr
  assign WILL_FIRE_RL_wci_cfwr =
	     wci_wslv_respF_c_r != 2'd2 &&
	     wci_wslv_reqF_i_notEmpty__4_AND_wci_wslv_reqF__ETC___d406 &&
	     wci_wslv_wci_cfwr_pw$whas &&
	     !WILL_FIRE_RL_wci_wslv_ctl_op_start &&
	     !WILL_FIRE_RL_wci_wslv_ctl_op_complete ;

  // rule RL_wci_cfrd
  assign WILL_FIRE_RL_wci_cfrd =
	     wci_wslv_reqF_i_notEmpty__4_AND_IF_wci_wslv_re_ETC___d428 &&
	     wci_wslv_wci_cfrd_pw$whas &&
	     !WILL_FIRE_RL_wci_wslv_ctl_op_start &&
	     !WILL_FIRE_RL_wci_wslv_ctl_op_complete ;

  // rule RL_wci_wslv_ctl_op_start
  assign WILL_FIRE_RL_wci_wslv_ctl_op_start =
	     wci_wslv_reqF$EMPTY_N && wci_wslv_wci_ctrl_pw$whas &&
	     !WILL_FIRE_RL_wci_wslv_ctl_op_complete ;

  // rule RL_wci_ctrl_IsO
  assign WILL_FIRE_RL_wci_ctrl_IsO =
	     wci_wslv_wci_ctrl_pw$whas &&
	     WILL_FIRE_RL_wci_wslv_ctl_op_start &&
	     wci_wslv_cState == 3'd1 &&
	     wci_wslv_reqF$D_OUT[36:34] == 3'd1 ;

  // rule RL_wci_ctrl_EiI
  assign WILL_FIRE_RL_wci_ctrl_EiI =
	     wci_wslv_wci_ctrl_pw$whas &&
	     WILL_FIRE_RL_wci_wslv_ctl_op_start &&
	     wci_wslv_cState == 3'd0 &&
	     wci_wslv_reqF$D_OUT[36:34] == 3'd0 ;

  // rule RL_wci_ctrl_OrE
  assign WILL_FIRE_RL_wci_ctrl_OrE =
	     wci_wslv_wci_ctrl_pw$whas &&
	     WILL_FIRE_RL_wci_wslv_ctl_op_start &&
	     wci_wslv_cState == 3'd2 &&
	     wci_wslv_reqF$D_OUT[36:34] == 3'd3 ;

  // rule RL_wci_wslv_ctl_op_complete
  assign WILL_FIRE_RL_wci_wslv_ctl_op_complete =
	     wci_wslv_respF_c_r != 2'd2 && wci_wslv_ctlOpActive &&
	     wci_wslv_ctlAckReg ;

  // rule RL_wci_wslv_respF_incCtr
  assign WILL_FIRE_RL_wci_wslv_respF_incCtr =
	     ((wci_wslv_respF_c_r == 2'd0) ?
		wci_wslv_respF_x_wire$whas :
		wci_wslv_respF_c_r != 2'd1 || wci_wslv_respF_x_wire$whas) &&
	     wci_wslv_respF_enqueueing$whas &&
	     !(wci_wslv_respF_c_r != 2'd0) ;

  // rule RL_wci_wslv_respF_decCtr
  assign WILL_FIRE_RL_wci_wslv_respF_decCtr =
	     wci_wslv_respF_c_r != 2'd0 && !wci_wslv_respF_enqueueing$whas ;

  // rule RL_wci_wslv_respF_both
  assign WILL_FIRE_RL_wci_wslv_respF_both =
	     ((wci_wslv_respF_c_r == 2'd1) ?
		wci_wslv_respF_x_wire$whas :
		wci_wslv_respF_c_r != 2'd2 || wci_wslv_respF_x_wire$whas) &&
	     wci_wslv_respF_c_r != 2'd0 &&
	     wci_wslv_respF_enqueueing$whas ;

  // rule RL_flashC_rseqFsm_action_l61c12
  assign WILL_FIRE_RL_flashC_rseqFsm_action_l61c12 =
	     flashC_isRead && flashC_rseqFsm_state_mkFSMstate == 4'd1 ;

  // rule RL_flashC_rseqFsm_action_d_init_np
  assign WILL_FIRE_RL_flashC_rseqFsm_action_d_init_np =
	     flashC_isRead && flashC_rseqFsm_state_mkFSMstate == 4'd2 ;

  // rule RL_flashC_rseqFsm_action_np
  assign WILL_FIRE_RL_flashC_rseqFsm_action_np =
	     flashC_isRead && !flashC_rseqFsm_jj_delay_count[14] &&
	     (flashC_rseqFsm_state_mkFSMstate == 4'd3 ||
	      flashC_rseqFsm_state_mkFSMstate == 4'd4) ;

  // rule RL_flashC_rseqFsm_action_l63c10
  assign WILL_FIRE_RL_flashC_rseqFsm_action_l63c10 =
	     flashC_respF$FULL_N && flashC_isRead &&
	     flashC_rseqFsm_jj_delay_count[14] &&
	     (flashC_rseqFsm_state_mkFSMstate == 4'd3 ||
	      flashC_rseqFsm_state_mkFSMstate == 4'd4) ;

  // rule RL_flashC_rseqFsm_action_l64c12
  assign WILL_FIRE_RL_flashC_rseqFsm_action_l64c12 =
	     flashC_isRead && flashC_rseqFsm_state_mkFSMstate == 4'd5 ;

  // rule RL_flashC_rseqFsm_action_l65c12
  assign WILL_FIRE_RL_flashC_rseqFsm_action_l65c12 =
	     flashC_isRead && flashC_rseqFsm_state_mkFSMstate == 4'd6 ;

  // rule RL_flashC_rseqFsm_fsm_start
  assign WILL_FIRE_RL_flashC_rseqFsm_fsm_start =
	     flashC_rseqFsm_abort_whas__60_AND_flashC_rseqF_ETC___d227 &&
	     flashC_rseqFsm_start_reg ;

  // rule RL_flashC_rseqFsm_action_l60c12
  assign WILL_FIRE_RL_flashC_rseqFsm_action_l60c12 =
	     flashC_isRead && flashC_rseqFsm_start_wire$whas &&
	     (flashC_rseqFsm_state_mkFSMstate == 4'd0 ||
	      flashC_rseqFsm_state_mkFSMstate == 4'd7) ;

  // rule RL_flashC_rseqFsm_idle_l59c15
  assign WILL_FIRE_RL_flashC_rseqFsm_idle_l59c15 =
	     !flashC_rseqFsm_start_wire$whas &&
	     flashC_rseqFsm_state_mkFSMstate == 4'd7 ;

  // rule RL_flashC_wseqFsm_action_l71c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l71c12 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd1 ;

  // rule RL_flashC_wseqFsm_action_l72c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l72c12 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd2 ;

  // rule RL_flashC_wseqFsm_action_l73c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l73c12 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd3 ;

  // rule RL_flashC_wseqFsm_action_d_init_np
  assign WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd4 ;

  // rule RL_flashC_wseqFsm_action_np
  assign WILL_FIRE_RL_flashC_wseqFsm_action_np =
	     !flashC_isRead && !flashC_wseqFsm_jj_delay_count[6] &&
	     (flashC_wseqFsm_state_mkFSMstate == 5'd5 ||
	      flashC_wseqFsm_state_mkFSMstate == 5'd6) ;

  // rule RL_flashC_wseqFsm_action_l75c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l75c12 =
	     !flashC_isRead && flashC_wseqFsm_jj_delay_count[6] &&
	     (flashC_wseqFsm_state_mkFSMstate == 5'd5 ||
	      flashC_wseqFsm_state_mkFSMstate == 5'd6) ;

  // rule RL_flashC_wseqFsm_action_l76c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l76c12 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd7 ;

  // rule RL_flashC_wseqFsm_action_np_1
  assign WILL_FIRE_RL_flashC_wseqFsm_action_np_1 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd8 ;

  // rule RL_flashC_wseqFsm_action_l78c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd9 ;

  // rule RL_flashC_wseqFsm_action_l79c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd10 ;

  // rule RL_flashC_wseqFsm_action_l80c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd11 ;

  // rule RL_flashC_wseqFsm_action_d_init_np_1
  assign WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd12 ;

  // rule RL_flashC_wseqFsm_action_np_2
  assign WILL_FIRE_RL_flashC_wseqFsm_action_np_2 =
	     !flashC_isRead && !flashC_wseqFsm_jj_2_delay_count[6] &&
	     (flashC_wseqFsm_state_mkFSMstate == 5'd13 ||
	      flashC_wseqFsm_state_mkFSMstate == 5'd14) ;

  // rule RL_flashC_wseqFsm_action_l82c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 =
	     !flashC_isRead && flashC_wseqFsm_jj_2_delay_count[6] &&
	     (flashC_wseqFsm_state_mkFSMstate == 5'd13 ||
	      flashC_wseqFsm_state_mkFSMstate == 5'd14) ;

  // rule RL_flashC_wseqFsm_action_l83c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd15 ;

  // rule RL_flashC_wseqFsm_action_l84c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd16 ;

  // rule RL_flashC_wseqFsm_action_np_3
  assign WILL_FIRE_RL_flashC_wseqFsm_action_np_3 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd17 ;

  // rule RL_flashC_wseqFsm_action_l87c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd18 ;

  // rule RL_flashC_wseqFsm_action_l88c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd19 ;

  // rule RL_flashC_wseqFsm_action_d_init_np_2
  assign WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd20 ;

  // rule RL_flashC_wseqFsm_action_np_4
  assign WILL_FIRE_RL_flashC_wseqFsm_action_np_4 =
	     !flashC_isRead && !flashC_wseqFsm_jj_4_delay_count[6] &&
	     (flashC_wseqFsm_state_mkFSMstate == 5'd21 ||
	      flashC_wseqFsm_state_mkFSMstate == 5'd22) ;

  // rule RL_flashC_wseqFsm_action_l90c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 =
	     !flashC_isRead && flashC_wseqFsm_jj_4_delay_count[6] &&
	     (flashC_wseqFsm_state_mkFSMstate == 5'd21 ||
	      flashC_wseqFsm_state_mkFSMstate == 5'd22) ;

  // rule RL_flashC_wseqFsm_action_l91c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l91c12 =
	     !flashC_isRead && flashC_wseqFsm_state_mkFSMstate == 5'd23 ;

  // rule RL_flashC_wseqFsm_fsm_start
  assign WILL_FIRE_RL_flashC_wseqFsm_fsm_start =
	     flashC_wseqFsm_abort_whas__33_AND_flashC_wseqF_ETC___d363 &&
	     flashC_wseqFsm_start_reg ;

  // rule RL_flashC_wseqFsm_action_l70c12
  assign WILL_FIRE_RL_flashC_wseqFsm_action_l70c12 =
	     !flashC_isRead && flashC_wseqFsm_start_wire$whas &&
	     (flashC_wseqFsm_state_mkFSMstate == 5'd0 ||
	      flashC_wseqFsm_state_mkFSMstate == 5'd24) ;

  // rule RL_flashC_nextRequest
  assign WILL_FIRE_RL_flashC_nextRequest =
	     flashC_reqF$EMPTY_N &&
	     IF_flashC_reqF_first__67_BIT_40_68_THEN_flashC_ETC___d373 &&
	     flashC_rseqFsm_abort_whas__60_AND_flashC_rseqF_ETC___d227 &&
	     !flashC_rseqFsm_start_reg &&
	     flashC_wseqFsm_abort_whas__33_AND_flashC_wseqF_ETC___d363 &&
	     !flashC_wseqFsm_start_reg ;

  // rule RL_flashC_wseqFsm_idle_l69c15
  assign WILL_FIRE_RL_flashC_wseqFsm_idle_l69c15 =
	     !flashC_wseqFsm_start_wire$whas &&
	     flashC_wseqFsm_state_mkFSMstate == 5'd24 ;

  // inputs to muxes for submodule ports
  assign MUX_flashC_ceReg$write_1__SEL_1 =
	     WILL_FIRE_RL_flashC_wseqFsm_action_l91c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l76c12 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l65c12 ;
  assign MUX_flashC_oeReg$write_1__SEL_1 =
	     WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l64c12 ;
  assign MUX_flashC_reqF$enq_1__SEL_1 =
	     WILL_FIRE_RL_wci_cfwr &&
	     (wci_wslv_reqF$D_OUT[39:32] == 8'h14 ||
	      wci_wslv_reqF$D_OUT[39:32] == 8'h18) ;
  assign MUX_flashC_rseqFsm_start_reg$write_1__SEL_1 =
	     WILL_FIRE_RL_flashC_nextRequest && flashC_reqF$D_OUT[40] ;
  assign MUX_flashC_weReg$write_1__SEL_1 =
	     WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l75c12 ;
  assign MUX_flashC_wseqFsm_start_reg$write_1__SEL_1 =
	     WILL_FIRE_RL_flashC_nextRequest && !flashC_reqF$D_OUT[40] ;
  assign MUX_rdReg$write_1__SEL_1 =
	     WILL_FIRE_RL_wci_cfwr && wci_wslv_reqF$D_OUT[39:32] == 8'h10 ;
  assign MUX_splitReadInFlight$write_1__SEL_1 =
	     WILL_FIRE_RL_advance_response && splitReadInFlight ;
  assign MUX_wci_wslv_illegalEdge$write_1__SEL_1 =
	     WILL_FIRE_RL_wci_wslv_ctl_op_start &&
	     (wci_wslv_reqF$D_OUT[36:34] == 3'd0 && wci_wslv_cState != 3'd0 ||
	      wci_wslv_reqF$D_OUT[36:34] == 3'd1 && wci_wslv_cState != 3'd1 &&
	      wci_wslv_cState != 3'd3 ||
	      wci_wslv_reqF$D_OUT[36:34] == 3'd2 && wci_wslv_cState != 3'd2 ||
	      wci_wslv_reqF$D_OUT[36:34] == 3'd3 && wci_wslv_cState != 3'd3 &&
	      wci_wslv_cState != 3'd2 &&
	      wci_wslv_cState != 3'd1 ||
	      wci_wslv_reqF$D_OUT[36:34] == 3'd4 ||
	      wci_wslv_reqF$D_OUT[36:34] == 3'd5 ||
	      wci_wslv_reqF$D_OUT[36:34] == 3'd6 ||
	      wci_wslv_reqF$D_OUT[36:34] == 3'd7) ;
  assign MUX_wci_wslv_respF_q_0$write_1__SEL_2 =
	     WILL_FIRE_RL_wci_wslv_respF_incCtr &&
	     wci_wslv_respF_c_r == 2'd0 ;
  assign MUX_wci_wslv_respF_q_1$write_1__SEL_2 =
	     WILL_FIRE_RL_wci_wslv_respF_incCtr &&
	     wci_wslv_respF_c_r == 2'd1 ;
  assign MUX_wci_wslv_respF_x_wire$wset_1__SEL_2 =
	     WILL_FIRE_RL_wci_cfrd && !wci_wslv_reqF$D_OUT[51] ;
  assign MUX_flashC_reqF$enq_1__VAL_1 =
	     { wci_wslv_reqF$D_OUT[39:32] != 8'h14,
	       aReg[23:0],
	       wdReg[15:0] } ;
  assign MUX_flashC_reqF$enq_1__VAL_2 = { 1'd1, x_addr__h87646, 16'hAAAA } ;
  assign MUX_flashC_rseqFsm_jj_delay_count$write_1__VAL_1 =
	     { flashC_rseqFsm_jj_delay_count[13:0], 1'd0 } ;
  assign MUX_flashC_wseqFsm_jj_2_delay_count$write_1__VAL_1 =
	     { flashC_wseqFsm_jj_2_delay_count[5:0], 1'd0 } ;
  assign MUX_flashC_wseqFsm_jj_4_delay_count$write_1__VAL_1 =
	     { flashC_wseqFsm_jj_4_delay_count[5:0], 1'd0 } ;
  assign MUX_flashC_wseqFsm_jj_delay_count$write_1__VAL_1 =
	     { flashC_wseqFsm_jj_delay_count[5:0], 1'd0 } ;
  assign MUX_rdReg$write_1__VAL_2 = { 16'd0, flashC_respF$D_OUT } ;
  assign MUX_wci_wslv_illegalEdge$write_1__VAL_1 =
	     wci_wslv_reqF$D_OUT[36:34] != 3'd4 &&
	     wci_wslv_reqF$D_OUT[36:34] != 3'd5 &&
	     wci_wslv_reqF$D_OUT[36:34] != 3'd6 ;
  assign MUX_wci_wslv_respF_c_r$write_1__VAL_1 = wci_wslv_respF_c_r + 2'd1 ;
  assign MUX_wci_wslv_respF_c_r$write_1__VAL_2 = wci_wslv_respF_c_r - 2'd1 ;
  assign MUX_wci_wslv_respF_q_0$write_1__VAL_1 =
	     (wci_wslv_respF_c_r == 2'd1) ?
	       MUX_wci_wslv_respF_q_0$write_1__VAL_2 :
	       wci_wslv_respF_q_1 ;
  always@(MUX_splitReadInFlight$write_1__SEL_1 or
	  MUX_wci_wslv_respF_x_wire$wset_1__VAL_1 or
	  MUX_wci_wslv_respF_x_wire$wset_1__SEL_2 or
	  MUX_wci_wslv_respF_x_wire$wset_1__VAL_2 or
	  WILL_FIRE_RL_wci_wslv_ctl_op_complete or
	  MUX_wci_wslv_respF_x_wire$wset_1__VAL_3 or WILL_FIRE_RL_wci_cfwr)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_splitReadInFlight$write_1__SEL_1:
	  MUX_wci_wslv_respF_q_0$write_1__VAL_2 =
	      MUX_wci_wslv_respF_x_wire$wset_1__VAL_1;
      MUX_wci_wslv_respF_x_wire$wset_1__SEL_2:
	  MUX_wci_wslv_respF_q_0$write_1__VAL_2 =
	      MUX_wci_wslv_respF_x_wire$wset_1__VAL_2;
      WILL_FIRE_RL_wci_wslv_ctl_op_complete:
	  MUX_wci_wslv_respF_q_0$write_1__VAL_2 =
	      MUX_wci_wslv_respF_x_wire$wset_1__VAL_3;
      WILL_FIRE_RL_wci_cfwr:
	  MUX_wci_wslv_respF_q_0$write_1__VAL_2 = 34'h1C0DE4201;
      default: MUX_wci_wslv_respF_q_0$write_1__VAL_2 =
		   34'h2AAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign MUX_wci_wslv_respF_q_1$write_1__VAL_1 =
	     (wci_wslv_respF_c_r == 2'd2) ?
	       MUX_wci_wslv_respF_q_0$write_1__VAL_2 :
	       34'h0AAAAAAAA ;
  assign MUX_wci_wslv_respF_x_wire$wset_1__VAL_1 =
	     { 18'd65536, flashC_respF$D_OUT } ;
  assign MUX_wci_wslv_respF_x_wire$wset_1__VAL_2 = { 2'd1, g_data__h87746 } ;
  assign MUX_wci_wslv_respF_x_wire$wset_1__VAL_3 =
	     wci_wslv_illegalEdge ? 34'h3C0DE4202 : 34'h1C0DE4201 ;

  // inlined wires
  assign wci_wslv_wciReq$wget =
	     { wciS0_MCmd,
	       wciS0_MAddrSpace,
	       wciS0_MByteEn,
	       wciS0_MAddr,
	       wciS0_MData } ;
  assign wci_wslv_wciReq$whas = 1'd1 ;
  assign wci_wslv_respF_x_wire$wget = MUX_wci_wslv_respF_q_0$write_1__VAL_2 ;
  assign wci_wslv_respF_x_wire$whas =
	     WILL_FIRE_RL_advance_response && splitReadInFlight ||
	     WILL_FIRE_RL_wci_cfrd && !wci_wslv_reqF$D_OUT[51] ||
	     WILL_FIRE_RL_wci_wslv_ctl_op_complete ||
	     WILL_FIRE_RL_wci_cfwr ;
  assign wci_wslv_wEdge$wget = wci_wslv_reqF$D_OUT[36:34] ;
  assign wci_wslv_wEdge$whas = WILL_FIRE_RL_wci_wslv_ctl_op_start ;
  assign wci_wslv_sFlagReg_1$wget = 1'b0 ;
  assign wci_wslv_sFlagReg_1$whas = 1'b0 ;
  assign wci_wslv_ctlAckReg_1$wget = 1'd1 ;
  assign wci_wslv_ctlAckReg_1$whas =
	     WILL_FIRE_RL_wci_ctrl_OrE || WILL_FIRE_RL_wci_ctrl_IsO ||
	     WILL_FIRE_RL_wci_ctrl_EiI ;
  assign wci_wci_Es_mCmd_w$wget = wciS0_MCmd ;
  assign wci_wci_Es_mCmd_w$whas = 1'd1 ;
  assign wci_wci_Es_mAddrSpace_w$wget = wciS0_MAddrSpace ;
  assign wci_wci_Es_mAddrSpace_w$whas = 1'd1 ;
  assign wci_wci_Es_mByteEn_w$wget = wciS0_MByteEn ;
  assign wci_wci_Es_mByteEn_w$whas = 1'd1 ;
  assign wci_wci_Es_mAddr_w$wget = wciS0_MAddr ;
  assign wci_wci_Es_mAddr_w$whas = 1'd1 ;
  assign wci_wci_Es_mData_w$wget = wciS0_MData ;
  assign wci_wci_Es_mData_w$whas = 1'd1 ;
  assign flashC_rseqFsm_start_wire$wget = 1'd1 ;
  assign flashC_rseqFsm_start_wire$whas =
	     WILL_FIRE_RL_flashC_rseqFsm_fsm_start ||
	     flashC_rseqFsm_start_reg_1 && !flashC_rseqFsm_state_fired ;
  assign flashC_rseqFsm_start_reg_1_1$wget = 1'd1 ;
  assign flashC_rseqFsm_start_reg_1_1$whas = flashC_rseqFsm_start_wire$whas ;
  assign flashC_rseqFsm_abort$wget = 1'b0 ;
  assign flashC_rseqFsm_abort$whas = 1'b0 ;
  assign flashC_rseqFsm_state_fired_1$wget = 1'd1 ;
  assign flashC_rseqFsm_state_fired_1$whas =
	     flashC_rseqFsm_state_set_pw$whas ;
  assign flashC_wseqFsm_start_wire$wget = 1'd1 ;
  assign flashC_wseqFsm_start_wire$whas =
	     WILL_FIRE_RL_flashC_wseqFsm_fsm_start ||
	     flashC_wseqFsm_start_reg_1 && !flashC_wseqFsm_state_fired ;
  assign flashC_wseqFsm_start_reg_1_1$wget = 1'd1 ;
  assign flashC_wseqFsm_start_reg_1_1$whas = flashC_wseqFsm_start_wire$whas ;
  assign flashC_wseqFsm_abort$wget = 1'b0 ;
  assign flashC_wseqFsm_abort$whas = 1'b0 ;
  assign flashC_wseqFsm_state_fired_1$wget = 1'd1 ;
  assign flashC_wseqFsm_state_fired_1$whas =
	     flashC_wseqFsm_state_set_pw$whas ;
  assign wci_wslv_reqF_r_enq$whas = wci_wslv_wciReq$wget[71:69] != 3'd0 ;
  assign wci_wslv_reqF_r_deq$whas =
	     WILL_FIRE_RL_wci_cfrd || WILL_FIRE_RL_wci_cfwr ||
	     WILL_FIRE_RL_wci_wslv_ctl_op_start ;
  assign wci_wslv_reqF_r_clr$whas = 1'b0 ;
  assign wci_wslv_respF_enqueueing$whas =
	     WILL_FIRE_RL_advance_response && splitReadInFlight ||
	     WILL_FIRE_RL_wci_cfrd && !wci_wslv_reqF$D_OUT[51] ||
	     WILL_FIRE_RL_wci_cfwr ||
	     WILL_FIRE_RL_wci_wslv_ctl_op_complete ;
  assign wci_wslv_respF_dequeueing$whas = wci_wslv_respF_c_r != 2'd0 ;
  assign wci_wslv_sThreadBusy_pw$whas = 1'b0 ;
  assign wci_wslv_wci_cfwr_pw$whas =
	     wci_wslv_reqF$EMPTY_N && wci_wslv_reqF$D_OUT[68] &&
	     wci_wslv_reqF$D_OUT[71:69] == 3'd1 ;
  assign wci_wslv_wci_cfrd_pw$whas =
	     wci_wslv_reqF$EMPTY_N && wci_wslv_reqF$D_OUT[68] &&
	     wci_wslv_reqF$D_OUT[71:69] == 3'd2 ;
  assign wci_wslv_wci_ctrl_pw$whas =
	     wci_wslv_reqF$EMPTY_N && !wci_wslv_reqF$D_OUT[68] &&
	     wci_wslv_reqF$D_OUT[71:69] == 3'd2 ;
  assign flashC_rseqFsm_state_set_pw$whas =
	     WILL_FIRE_RL_flashC_rseqFsm_idle_l59c15 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l65c12 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l64c12 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l63c10 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_np ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_d_init_np ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l61c12 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l60c12 ;
  assign flashC_rseqFsm_state_overlap_pw$whas = 1'b0 ;
  assign flashC_wseqFsm_state_set_pw$whas =
	     WILL_FIRE_RL_flashC_wseqFsm_idle_l69c15 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l91c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_np_1 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l76c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l75c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_np ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l73c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l72c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l71c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l70c12 ;
  assign flashC_wseqFsm_state_overlap_pw$whas = 1'b0 ;

  // register aReg
  assign aReg$D_IN = wci_wslv_reqF$D_OUT[31:0] ;
  assign aReg$EN =
	     WILL_FIRE_RL_wci_cfwr && wci_wslv_reqF$D_OUT[39:32] == 8'h08 ;

  // register flashC_aReg
  assign flashC_aReg$D_IN = flashC_reqF$D_OUT[39:16] ;
  assign flashC_aReg$EN = WILL_FIRE_RL_flashC_nextRequest ;

  // register flashC_ceReg
  assign flashC_ceReg$D_IN = !MUX_flashC_ceReg$write_1__SEL_1 ;
  assign flashC_ceReg$EN =
	     WILL_FIRE_RL_flashC_wseqFsm_action_l91c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l76c12 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l65c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l71c12 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l60c12 ;

  // register flashC_isRead
  assign flashC_isRead$D_IN = flashC_reqF$D_OUT[40] ;
  assign flashC_isRead$EN = WILL_FIRE_RL_flashC_nextRequest ;

  // register flashC_oeReg
  assign flashC_oeReg$D_IN = !MUX_flashC_oeReg$write_1__SEL_1 ;
  assign flashC_oeReg$EN =
	     WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l64c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l61c12 ;

  // register flashC_rseqFsm_jj_delay_count
  assign flashC_rseqFsm_jj_delay_count$D_IN =
	     WILL_FIRE_RL_flashC_rseqFsm_action_np ?
	       MUX_flashC_rseqFsm_jj_delay_count$write_1__VAL_1 :
	       15'd1 ;
  assign flashC_rseqFsm_jj_delay_count$EN =
	     WILL_FIRE_RL_flashC_rseqFsm_action_np ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_d_init_np ;

  // register flashC_rseqFsm_start_reg
  assign flashC_rseqFsm_start_reg$D_IN =
	     MUX_flashC_rseqFsm_start_reg$write_1__SEL_1 ;
  assign flashC_rseqFsm_start_reg$EN =
	     WILL_FIRE_RL_flashC_nextRequest && flashC_reqF$D_OUT[40] ||
	     WILL_FIRE_RL_flashC_rseqFsm_fsm_start ;

  // register flashC_rseqFsm_start_reg_1
  assign flashC_rseqFsm_start_reg_1$D_IN = flashC_rseqFsm_start_wire$whas ;
  assign flashC_rseqFsm_start_reg_1$EN = 1'd1 ;

  // register flashC_rseqFsm_state_can_overlap
  assign flashC_rseqFsm_state_can_overlap$D_IN =
	     flashC_rseqFsm_state_set_pw$whas ||
	     flashC_rseqFsm_state_can_overlap ;
  assign flashC_rseqFsm_state_can_overlap$EN = 1'd1 ;

  // register flashC_rseqFsm_state_fired
  assign flashC_rseqFsm_state_fired$D_IN = flashC_rseqFsm_state_set_pw$whas ;
  assign flashC_rseqFsm_state_fired$EN = 1'd1 ;

  // register flashC_rseqFsm_state_mkFSMstate
  always@(WILL_FIRE_RL_flashC_rseqFsm_idle_l59c15 or
	  WILL_FIRE_RL_flashC_rseqFsm_action_l60c12 or
	  WILL_FIRE_RL_flashC_rseqFsm_action_l61c12 or
	  WILL_FIRE_RL_flashC_rseqFsm_action_d_init_np or
	  WILL_FIRE_RL_flashC_rseqFsm_action_np or
	  WILL_FIRE_RL_flashC_rseqFsm_action_l63c10 or
	  WILL_FIRE_RL_flashC_rseqFsm_action_l64c12 or
	  WILL_FIRE_RL_flashC_rseqFsm_action_l65c12)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_flashC_rseqFsm_idle_l59c15:
	  flashC_rseqFsm_state_mkFSMstate$D_IN = 4'd0;
      WILL_FIRE_RL_flashC_rseqFsm_action_l60c12:
	  flashC_rseqFsm_state_mkFSMstate$D_IN = 4'd1;
      WILL_FIRE_RL_flashC_rseqFsm_action_l61c12:
	  flashC_rseqFsm_state_mkFSMstate$D_IN = 4'd2;
      WILL_FIRE_RL_flashC_rseqFsm_action_d_init_np:
	  flashC_rseqFsm_state_mkFSMstate$D_IN = 4'd3;
      WILL_FIRE_RL_flashC_rseqFsm_action_np:
	  flashC_rseqFsm_state_mkFSMstate$D_IN = 4'd4;
      WILL_FIRE_RL_flashC_rseqFsm_action_l63c10:
	  flashC_rseqFsm_state_mkFSMstate$D_IN = 4'd5;
      WILL_FIRE_RL_flashC_rseqFsm_action_l64c12:
	  flashC_rseqFsm_state_mkFSMstate$D_IN = 4'd6;
      WILL_FIRE_RL_flashC_rseqFsm_action_l65c12:
	  flashC_rseqFsm_state_mkFSMstate$D_IN = 4'd7;
      default: flashC_rseqFsm_state_mkFSMstate$D_IN =
		   4'b1010 /* unspecified value */ ;
    endcase
  end
  assign flashC_rseqFsm_state_mkFSMstate$EN =
	     WILL_FIRE_RL_flashC_rseqFsm_idle_l59c15 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l60c12 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l61c12 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_d_init_np ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_np ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l63c10 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l64c12 ||
	     WILL_FIRE_RL_flashC_rseqFsm_action_l65c12 ;

  // register flashC_tmpWD
  assign flashC_tmpWD$D_IN = flashC_reqF$D_OUT[15:0] ;
  assign flashC_tmpWD$EN = WILL_FIRE_RL_flashC_nextRequest ;

  // register flashC_tsOE
  assign flashC_tsOE$D_IN = !WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ;
  assign flashC_tsOE$EN =
	     WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l72c12 ;

  // register flashC_tsWD
  assign flashC_tsWD$D_IN =
	     WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 ?
	       flashC_tmpWD :
	       16'd64 ;
  assign flashC_tsWD$EN =
	     WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l70c12 ;

  // register flashC_waitReg
  assign flashC_waitReg$D_IN = fwait_i ;
  assign flashC_waitReg$EN = 1'd1 ;

  // register flashC_wdReg
  assign flashC_wdReg$D_IN = 16'h0 ;
  assign flashC_wdReg$EN = 1'b0 ;

  // register flashC_weReg
  assign flashC_weReg$D_IN = !MUX_flashC_weReg$write_1__SEL_1 ;
  assign flashC_weReg$EN =
	     WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l75c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l73c12 ;

  // register flashC_wseqFsm_jj_2_delay_count
  assign flashC_wseqFsm_jj_2_delay_count$D_IN =
	     WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ?
	       MUX_flashC_wseqFsm_jj_2_delay_count$write_1__VAL_1 :
	       7'd1 ;
  assign flashC_wseqFsm_jj_2_delay_count$EN =
	     WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 ;

  // register flashC_wseqFsm_jj_4_delay_count
  assign flashC_wseqFsm_jj_4_delay_count$D_IN =
	     WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ?
	       MUX_flashC_wseqFsm_jj_4_delay_count$write_1__VAL_1 :
	       7'd1 ;
  assign flashC_wseqFsm_jj_4_delay_count$EN =
	     WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ;

  // register flashC_wseqFsm_jj_delay_count
  assign flashC_wseqFsm_jj_delay_count$D_IN =
	     WILL_FIRE_RL_flashC_wseqFsm_action_np ?
	       MUX_flashC_wseqFsm_jj_delay_count$write_1__VAL_1 :
	       7'd1 ;
  assign flashC_wseqFsm_jj_delay_count$EN =
	     WILL_FIRE_RL_flashC_wseqFsm_action_np ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np ;

  // register flashC_wseqFsm_start_reg
  assign flashC_wseqFsm_start_reg$D_IN =
	     MUX_flashC_wseqFsm_start_reg$write_1__SEL_1 ;
  assign flashC_wseqFsm_start_reg$EN =
	     WILL_FIRE_RL_flashC_nextRequest && !flashC_reqF$D_OUT[40] ||
	     WILL_FIRE_RL_flashC_wseqFsm_fsm_start ;

  // register flashC_wseqFsm_start_reg_1
  assign flashC_wseqFsm_start_reg_1$D_IN = flashC_wseqFsm_start_wire$whas ;
  assign flashC_wseqFsm_start_reg_1$EN = 1'd1 ;

  // register flashC_wseqFsm_state_can_overlap
  assign flashC_wseqFsm_state_can_overlap$D_IN =
	     flashC_wseqFsm_state_set_pw$whas ||
	     flashC_wseqFsm_state_can_overlap ;
  assign flashC_wseqFsm_state_can_overlap$EN = 1'd1 ;

  // register flashC_wseqFsm_state_fired
  assign flashC_wseqFsm_state_fired$D_IN = flashC_wseqFsm_state_set_pw$whas ;
  assign flashC_wseqFsm_state_fired$EN = 1'd1 ;

  // register flashC_wseqFsm_state_mkFSMstate
  always@(WILL_FIRE_RL_flashC_wseqFsm_idle_l69c15 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l70c12 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l71c12 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l72c12 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l73c12 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np or
	  WILL_FIRE_RL_flashC_wseqFsm_action_np or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l75c12 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l76c12 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_np_1 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_np_2 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_np_3 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_np_4 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 or
	  WILL_FIRE_RL_flashC_wseqFsm_action_l91c12)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_flashC_wseqFsm_idle_l69c15:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd0;
      WILL_FIRE_RL_flashC_wseqFsm_action_l70c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd1;
      WILL_FIRE_RL_flashC_wseqFsm_action_l71c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd2;
      WILL_FIRE_RL_flashC_wseqFsm_action_l72c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd3;
      WILL_FIRE_RL_flashC_wseqFsm_action_l73c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd4;
      WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd5;
      WILL_FIRE_RL_flashC_wseqFsm_action_np:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd6;
      WILL_FIRE_RL_flashC_wseqFsm_action_l75c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd7;
      WILL_FIRE_RL_flashC_wseqFsm_action_l76c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd8;
      WILL_FIRE_RL_flashC_wseqFsm_action_np_1:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd9;
      WILL_FIRE_RL_flashC_wseqFsm_action_l78c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd10;
      WILL_FIRE_RL_flashC_wseqFsm_action_l79c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd11;
      WILL_FIRE_RL_flashC_wseqFsm_action_l80c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd12;
      WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd13;
      WILL_FIRE_RL_flashC_wseqFsm_action_np_2:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd14;
      WILL_FIRE_RL_flashC_wseqFsm_action_l82c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd15;
      WILL_FIRE_RL_flashC_wseqFsm_action_l83c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd16;
      WILL_FIRE_RL_flashC_wseqFsm_action_l84c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd17;
      WILL_FIRE_RL_flashC_wseqFsm_action_np_3:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd18;
      WILL_FIRE_RL_flashC_wseqFsm_action_l87c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd19;
      WILL_FIRE_RL_flashC_wseqFsm_action_l88c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd20;
      WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd21;
      WILL_FIRE_RL_flashC_wseqFsm_action_np_4:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd22;
      WILL_FIRE_RL_flashC_wseqFsm_action_l90c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd23;
      WILL_FIRE_RL_flashC_wseqFsm_action_l91c12:
	  flashC_wseqFsm_state_mkFSMstate$D_IN = 5'd24;
      default: flashC_wseqFsm_state_mkFSMstate$D_IN =
		   5'b01010 /* unspecified value */ ;
    endcase
  end
  assign flashC_wseqFsm_state_mkFSMstate$EN =
	     WILL_FIRE_RL_flashC_wseqFsm_idle_l69c15 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l70c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l71c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l72c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l73c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_np ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l75c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l76c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_np_1 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	     WILL_FIRE_RL_flashC_wseqFsm_action_l91c12 ;

  // register flashCtrl
  assign flashCtrl$D_IN = wci_wslv_reqF$D_OUT[31:0] ;
  assign flashCtrl$EN =
	     WILL_FIRE_RL_wci_cfwr && wci_wslv_reqF$D_OUT[39:32] == 8'h04 ;

  // register rdReg
  assign rdReg$D_IN =
	     MUX_rdReg$write_1__SEL_1 ?
	       wci_wslv_reqF$D_OUT[31:0] :
	       MUX_rdReg$write_1__VAL_2 ;
  assign rdReg$EN =
	     WILL_FIRE_RL_wci_cfwr && wci_wslv_reqF$D_OUT[39:32] == 8'h10 ||
	     WILL_FIRE_RL_advance_response ;

  // register splitReadInFlight
  assign splitReadInFlight$D_IN = !MUX_splitReadInFlight$write_1__SEL_1 ;
  assign splitReadInFlight$EN =
	     WILL_FIRE_RL_advance_response && splitReadInFlight ||
	     WILL_FIRE_RL_wci_cfrd && wci_wslv_reqF$D_OUT[51] ;

  // register wci_wslv_cEdge
  assign wci_wslv_cEdge$D_IN = wci_wslv_reqF$D_OUT[36:34] ;
  assign wci_wslv_cEdge$EN = WILL_FIRE_RL_wci_wslv_ctl_op_start ;

  // register wci_wslv_cState
  assign wci_wslv_cState$D_IN = wci_wslv_nState ;
  assign wci_wslv_cState$EN =
	     WILL_FIRE_RL_wci_wslv_ctl_op_complete && !wci_wslv_illegalEdge ;

  // register wci_wslv_ctlAckReg
  assign wci_wslv_ctlAckReg$D_IN = wci_wslv_ctlAckReg_1$whas ;
  assign wci_wslv_ctlAckReg$EN = 1'd1 ;

  // register wci_wslv_ctlOpActive
  assign wci_wslv_ctlOpActive$D_IN = !WILL_FIRE_RL_wci_wslv_ctl_op_complete ;
  assign wci_wslv_ctlOpActive$EN =
	     WILL_FIRE_RL_wci_wslv_ctl_op_complete ||
	     WILL_FIRE_RL_wci_wslv_ctl_op_start ;

  // register wci_wslv_illegalEdge
  assign wci_wslv_illegalEdge$D_IN =
	     MUX_wci_wslv_illegalEdge$write_1__SEL_1 &&
	     MUX_wci_wslv_illegalEdge$write_1__VAL_1 ;
  assign wci_wslv_illegalEdge$EN =
	     MUX_wci_wslv_illegalEdge$write_1__SEL_1 ||
	     WILL_FIRE_RL_wci_wslv_ctl_op_complete && wci_wslv_illegalEdge ;

  // register wci_wslv_isReset_isInReset
  assign wci_wslv_isReset_isInReset$D_IN = 1'd0 ;
  assign wci_wslv_isReset_isInReset$EN = wci_wslv_isReset_isInReset ;

  // register wci_wslv_nState
  always@(wci_wslv_reqF$D_OUT)
  begin
    case (wci_wslv_reqF$D_OUT[36:34])
      3'd0: wci_wslv_nState$D_IN = 3'd1;
      3'd1: wci_wslv_nState$D_IN = 3'd2;
      3'd2: wci_wslv_nState$D_IN = 3'd3;
      default: wci_wslv_nState$D_IN = 3'd0;
    endcase
  end
  assign wci_wslv_nState$EN =
	     WILL_FIRE_RL_wci_wslv_ctl_op_start &&
	     (wci_wslv_reqF$D_OUT[36:34] == 3'd0 && wci_wslv_cState == 3'd0 ||
	      wci_wslv_reqF$D_OUT[36:34] == 3'd1 &&
	      (wci_wslv_cState == 3'd1 || wci_wslv_cState == 3'd3) ||
	      wci_wslv_reqF$D_OUT[36:34] == 3'd2 && wci_wslv_cState == 3'd2 ||
	      wci_wslv_reqF$D_OUT[36:34] == 3'd3 &&
	      (wci_wslv_cState == 3'd3 || wci_wslv_cState == 3'd2 ||
	       wci_wslv_cState == 3'd1)) ;

  // register wci_wslv_reqF_countReg
  assign wci_wslv_reqF_countReg$D_IN =
	     (wci_wslv_wciReq$wget[71:69] != 3'd0) ?
	       wci_wslv_reqF_countReg + 2'd1 :
	       wci_wslv_reqF_countReg - 2'd1 ;
  assign wci_wslv_reqF_countReg$EN =
	     (wci_wslv_wciReq$wget[71:69] != 3'd0) !=
	     wci_wslv_reqF_r_deq$whas ;

  // register wci_wslv_respF_c_r
  assign wci_wslv_respF_c_r$D_IN =
	     WILL_FIRE_RL_wci_wslv_respF_incCtr ?
	       MUX_wci_wslv_respF_c_r$write_1__VAL_1 :
	       MUX_wci_wslv_respF_c_r$write_1__VAL_2 ;
  assign wci_wslv_respF_c_r$EN =
	     WILL_FIRE_RL_wci_wslv_respF_incCtr ||
	     WILL_FIRE_RL_wci_wslv_respF_decCtr ;

  // register wci_wslv_respF_q_0
  always@(WILL_FIRE_RL_wci_wslv_respF_both or
	  MUX_wci_wslv_respF_q_0$write_1__VAL_1 or
	  MUX_wci_wslv_respF_q_0$write_1__SEL_2 or
	  MUX_wci_wslv_respF_q_0$write_1__VAL_2 or
	  WILL_FIRE_RL_wci_wslv_respF_decCtr or wci_wslv_respF_q_1)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_wci_wslv_respF_both:
	  wci_wslv_respF_q_0$D_IN = MUX_wci_wslv_respF_q_0$write_1__VAL_1;
      MUX_wci_wslv_respF_q_0$write_1__SEL_2:
	  wci_wslv_respF_q_0$D_IN = MUX_wci_wslv_respF_q_0$write_1__VAL_2;
      WILL_FIRE_RL_wci_wslv_respF_decCtr:
	  wci_wslv_respF_q_0$D_IN = wci_wslv_respF_q_1;
      default: wci_wslv_respF_q_0$D_IN =
		   34'h2AAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign wci_wslv_respF_q_0$EN =
	     WILL_FIRE_RL_wci_wslv_respF_both ||
	     WILL_FIRE_RL_wci_wslv_respF_incCtr &&
	     wci_wslv_respF_c_r == 2'd0 ||
	     WILL_FIRE_RL_wci_wslv_respF_decCtr ;

  // register wci_wslv_respF_q_1
  always@(WILL_FIRE_RL_wci_wslv_respF_both or
	  MUX_wci_wslv_respF_q_1$write_1__VAL_1 or
	  MUX_wci_wslv_respF_q_1$write_1__SEL_2 or
	  MUX_wci_wslv_respF_q_0$write_1__VAL_2 or
	  WILL_FIRE_RL_wci_wslv_respF_decCtr)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_wci_wslv_respF_both:
	  wci_wslv_respF_q_1$D_IN = MUX_wci_wslv_respF_q_1$write_1__VAL_1;
      MUX_wci_wslv_respF_q_1$write_1__SEL_2:
	  wci_wslv_respF_q_1$D_IN = MUX_wci_wslv_respF_q_0$write_1__VAL_2;
      WILL_FIRE_RL_wci_wslv_respF_decCtr:
	  wci_wslv_respF_q_1$D_IN = 34'h0AAAAAAAA;
      default: wci_wslv_respF_q_1$D_IN =
		   34'h2AAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign wci_wslv_respF_q_1$EN =
	     WILL_FIRE_RL_wci_wslv_respF_both ||
	     WILL_FIRE_RL_wci_wslv_respF_incCtr &&
	     wci_wslv_respF_c_r == 2'd1 ||
	     WILL_FIRE_RL_wci_wslv_respF_decCtr ;

  // register wci_wslv_sFlagReg
  assign wci_wslv_sFlagReg$D_IN = 1'b0 ;
  assign wci_wslv_sFlagReg$EN = 1'd1 ;

  // register wci_wslv_sThreadBusy_d
  assign wci_wslv_sThreadBusy_d$D_IN = 1'b0 ;
  assign wci_wslv_sThreadBusy_d$EN = 1'd1 ;

  // register wdReg
  assign wdReg$D_IN = wci_wslv_reqF$D_OUT[31:0] ;
  assign wdReg$EN =
	     WILL_FIRE_RL_wci_cfwr && wci_wslv_reqF$D_OUT[39:32] == 8'h0C ;

  // submodule flashC_reqF
  assign flashC_reqF$D_IN =
	     MUX_flashC_reqF$enq_1__SEL_1 ?
	       MUX_flashC_reqF$enq_1__VAL_1 :
	       MUX_flashC_reqF$enq_1__VAL_2 ;
  assign flashC_reqF$ENQ =
	     WILL_FIRE_RL_wci_cfwr &&
	     (wci_wslv_reqF$D_OUT[39:32] == 8'h14 ||
	      wci_wslv_reqF$D_OUT[39:32] == 8'h18) ||
	     WILL_FIRE_RL_wci_cfrd && wci_wslv_reqF$D_OUT[51] ;
  assign flashC_reqF$DEQ = WILL_FIRE_RL_flashC_nextRequest ;
  assign flashC_reqF$CLR = 1'b0 ;

  // submodule flashC_respF
  assign flashC_respF$D_IN = flashC_tsd$O ;
  assign flashC_respF$ENQ = WILL_FIRE_RL_flashC_rseqFsm_action_l63c10 ;
  assign flashC_respF$DEQ = WILL_FIRE_RL_advance_response ;
  assign flashC_respF$CLR = 1'b0 ;

  // submodule wci_wslv_reqF
  assign wci_wslv_reqF$D_IN = wci_wslv_wciReq$wget ;
  assign wci_wslv_reqF$ENQ = wci_wslv_wciReq$wget[71:69] != 3'd0 ;
  assign wci_wslv_reqF$DEQ = wci_wslv_reqF_r_deq$whas ;
  assign wci_wslv_reqF$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_flashC_reqF_first__67_BIT_40_68_THEN_flashC_ETC___d373 =
	     flashC_reqF$D_OUT[40] ?
	       flashC_rseqFsm_abort_whas__60_AND_flashC_rseqF_ETC___d227 &&
	       !flashC_rseqFsm_start_reg :
	       flashC_wseqFsm_abort_whas__33_AND_flashC_wseqF_ETC___d363 &&
	       !flashC_wseqFsm_start_reg ;
  assign flashC_rseqFsm_abort_whas__60_AND_flashC_rseqF_ETC___d227 =
	     (flashC_rseqFsm_state_mkFSMstate == 4'd0 ||
	      flashC_rseqFsm_state_mkFSMstate == 4'd7) &&
	     (!flashC_rseqFsm_start_reg_1 || flashC_rseqFsm_state_fired) ;
  assign flashC_wseqFsm_abort_whas__33_AND_flashC_wseqF_ETC___d363 =
	     (flashC_wseqFsm_state_mkFSMstate == 5'd0 ||
	      flashC_wseqFsm_state_mkFSMstate == 5'd24) &&
	     (!flashC_wseqFsm_start_reg_1 || flashC_wseqFsm_state_fired) ;
  assign flashStatus__h86859 = { 31'd1, flashC_waitReg } ;
  assign g_data__h87746 =
	     wci_wslv_reqF$D_OUT[51] ?
	       32'd0 :
	       CASE_wci_wslv_reqFD_OUT_BITS_39_TO_32_0_0x0_f_ETC__q1 ;
  assign wci_wslv_reqF_i_notEmpty__4_AND_IF_wci_wslv_re_ETC___d428 =
	     wci_wslv_reqF$EMPTY_N &&
	     (wci_wslv_reqF$D_OUT[51] ?
		flashC_reqF$FULL_N :
		wci_wslv_respF_c_r != 2'd2) ;
  assign wci_wslv_reqF_i_notEmpty__4_AND_wci_wslv_reqF__ETC___d406 =
	     wci_wslv_reqF$EMPTY_N &&
	     ((wci_wslv_reqF$D_OUT[39:32] == 8'h14) ?
		flashC_reqF$FULL_N :
		wci_wslv_reqF$D_OUT[39:32] != 8'h18 || flashC_reqF$FULL_N) ;
  assign x_addr__h87646 = { 5'h0, wci_wslv_reqF$D_OUT[50:34], 2'b0 } ;
  always@(wci_wslv_reqF$D_OUT or
	  flashStatus__h86859 or flashCtrl or aReg or wdReg or rdReg)
  begin
    case (wci_wslv_reqF$D_OUT[39:32])
      8'h0:
	  CASE_wci_wslv_reqFD_OUT_BITS_39_TO_32_0_0x0_f_ETC__q1 =
	      flashStatus__h86859;
      8'h04:
	  CASE_wci_wslv_reqFD_OUT_BITS_39_TO_32_0_0x0_f_ETC__q1 = flashCtrl;
      8'h08: CASE_wci_wslv_reqFD_OUT_BITS_39_TO_32_0_0x0_f_ETC__q1 = aReg;
      8'h0C: CASE_wci_wslv_reqFD_OUT_BITS_39_TO_32_0_0x0_f_ETC__q1 = wdReg;
      8'h10: CASE_wci_wslv_reqFD_OUT_BITS_39_TO_32_0_0x0_f_ETC__q1 = rdReg;
      default: CASE_wci_wslv_reqFD_OUT_BITS_39_TO_32_0_0x0_f_ETC__q1 = 32'd0;
    endcase
  end

  // handling of inlined registers

  always@(posedge wciS0_Clk)
  begin
    if (wciS0_MReset_n == `BSV_RESET_VALUE)
      begin
        aReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	flashC_aReg <= `BSV_ASSIGNMENT_DELAY 24'd0;
	flashC_ceReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	flashC_isRead <= `BSV_ASSIGNMENT_DELAY 1'd1;
	flashC_oeReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	flashC_rseqFsm_jj_delay_count <= `BSV_ASSIGNMENT_DELAY 15'd1;
	flashC_rseqFsm_start_reg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	flashC_rseqFsm_start_reg_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	flashC_rseqFsm_state_can_overlap <= `BSV_ASSIGNMENT_DELAY 1'd1;
	flashC_rseqFsm_state_fired <= `BSV_ASSIGNMENT_DELAY 1'd0;
	flashC_rseqFsm_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY 4'd0;
	flashC_tmpWD <= `BSV_ASSIGNMENT_DELAY 16'd0;
	flashC_tsOE <= `BSV_ASSIGNMENT_DELAY 1'd0;
	flashC_tsWD <= `BSV_ASSIGNMENT_DELAY 16'd0;
	flashC_wdReg <= `BSV_ASSIGNMENT_DELAY 16'd0;
	flashC_weReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	flashC_wseqFsm_jj_2_delay_count <= `BSV_ASSIGNMENT_DELAY 7'd1;
	flashC_wseqFsm_jj_4_delay_count <= `BSV_ASSIGNMENT_DELAY 7'd1;
	flashC_wseqFsm_jj_delay_count <= `BSV_ASSIGNMENT_DELAY 7'd1;
	flashC_wseqFsm_start_reg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	flashC_wseqFsm_start_reg_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	flashC_wseqFsm_state_can_overlap <= `BSV_ASSIGNMENT_DELAY 1'd1;
	flashC_wseqFsm_state_fired <= `BSV_ASSIGNMENT_DELAY 1'd0;
	flashC_wseqFsm_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY 5'd0;
	flashCtrl <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rdReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	splitReadInFlight <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_wslv_cEdge <= `BSV_ASSIGNMENT_DELAY 3'h2;
	wci_wslv_cState <= `BSV_ASSIGNMENT_DELAY 3'd0;
	wci_wslv_ctlAckReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_wslv_ctlOpActive <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_wslv_illegalEdge <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_wslv_nState <= `BSV_ASSIGNMENT_DELAY 3'd0;
	wci_wslv_reqF_countReg <= `BSV_ASSIGNMENT_DELAY 2'd0;
	wci_wslv_respF_c_r <= `BSV_ASSIGNMENT_DELAY 2'd0;
	wci_wslv_respF_q_0 <= `BSV_ASSIGNMENT_DELAY 34'h0AAAAAAAA;
	wci_wslv_respF_q_1 <= `BSV_ASSIGNMENT_DELAY 34'h0AAAAAAAA;
	wci_wslv_sFlagReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_wslv_sThreadBusy_d <= `BSV_ASSIGNMENT_DELAY 1'd1;
	wdReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
      end
    else
      begin
        if (aReg$EN) aReg <= `BSV_ASSIGNMENT_DELAY aReg$D_IN;
	if (flashC_aReg$EN)
	  flashC_aReg <= `BSV_ASSIGNMENT_DELAY flashC_aReg$D_IN;
	if (flashC_ceReg$EN)
	  flashC_ceReg <= `BSV_ASSIGNMENT_DELAY flashC_ceReg$D_IN;
	if (flashC_isRead$EN)
	  flashC_isRead <= `BSV_ASSIGNMENT_DELAY flashC_isRead$D_IN;
	if (flashC_oeReg$EN)
	  flashC_oeReg <= `BSV_ASSIGNMENT_DELAY flashC_oeReg$D_IN;
	if (flashC_rseqFsm_jj_delay_count$EN)
	  flashC_rseqFsm_jj_delay_count <= `BSV_ASSIGNMENT_DELAY
	      flashC_rseqFsm_jj_delay_count$D_IN;
	if (flashC_rseqFsm_start_reg$EN)
	  flashC_rseqFsm_start_reg <= `BSV_ASSIGNMENT_DELAY
	      flashC_rseqFsm_start_reg$D_IN;
	if (flashC_rseqFsm_start_reg_1$EN)
	  flashC_rseqFsm_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	      flashC_rseqFsm_start_reg_1$D_IN;
	if (flashC_rseqFsm_state_can_overlap$EN)
	  flashC_rseqFsm_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	      flashC_rseqFsm_state_can_overlap$D_IN;
	if (flashC_rseqFsm_state_fired$EN)
	  flashC_rseqFsm_state_fired <= `BSV_ASSIGNMENT_DELAY
	      flashC_rseqFsm_state_fired$D_IN;
	if (flashC_rseqFsm_state_mkFSMstate$EN)
	  flashC_rseqFsm_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	      flashC_rseqFsm_state_mkFSMstate$D_IN;
	if (flashC_tmpWD$EN)
	  flashC_tmpWD <= `BSV_ASSIGNMENT_DELAY flashC_tmpWD$D_IN;
	if (flashC_tsOE$EN)
	  flashC_tsOE <= `BSV_ASSIGNMENT_DELAY flashC_tsOE$D_IN;
	if (flashC_tsWD$EN)
	  flashC_tsWD <= `BSV_ASSIGNMENT_DELAY flashC_tsWD$D_IN;
	if (flashC_wdReg$EN)
	  flashC_wdReg <= `BSV_ASSIGNMENT_DELAY flashC_wdReg$D_IN;
	if (flashC_weReg$EN)
	  flashC_weReg <= `BSV_ASSIGNMENT_DELAY flashC_weReg$D_IN;
	if (flashC_wseqFsm_jj_2_delay_count$EN)
	  flashC_wseqFsm_jj_2_delay_count <= `BSV_ASSIGNMENT_DELAY
	      flashC_wseqFsm_jj_2_delay_count$D_IN;
	if (flashC_wseqFsm_jj_4_delay_count$EN)
	  flashC_wseqFsm_jj_4_delay_count <= `BSV_ASSIGNMENT_DELAY
	      flashC_wseqFsm_jj_4_delay_count$D_IN;
	if (flashC_wseqFsm_jj_delay_count$EN)
	  flashC_wseqFsm_jj_delay_count <= `BSV_ASSIGNMENT_DELAY
	      flashC_wseqFsm_jj_delay_count$D_IN;
	if (flashC_wseqFsm_start_reg$EN)
	  flashC_wseqFsm_start_reg <= `BSV_ASSIGNMENT_DELAY
	      flashC_wseqFsm_start_reg$D_IN;
	if (flashC_wseqFsm_start_reg_1$EN)
	  flashC_wseqFsm_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	      flashC_wseqFsm_start_reg_1$D_IN;
	if (flashC_wseqFsm_state_can_overlap$EN)
	  flashC_wseqFsm_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	      flashC_wseqFsm_state_can_overlap$D_IN;
	if (flashC_wseqFsm_state_fired$EN)
	  flashC_wseqFsm_state_fired <= `BSV_ASSIGNMENT_DELAY
	      flashC_wseqFsm_state_fired$D_IN;
	if (flashC_wseqFsm_state_mkFSMstate$EN)
	  flashC_wseqFsm_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	      flashC_wseqFsm_state_mkFSMstate$D_IN;
	if (flashCtrl$EN) flashCtrl <= `BSV_ASSIGNMENT_DELAY flashCtrl$D_IN;
	if (rdReg$EN) rdReg <= `BSV_ASSIGNMENT_DELAY rdReg$D_IN;
	if (splitReadInFlight$EN)
	  splitReadInFlight <= `BSV_ASSIGNMENT_DELAY splitReadInFlight$D_IN;
	if (wci_wslv_cEdge$EN)
	  wci_wslv_cEdge <= `BSV_ASSIGNMENT_DELAY wci_wslv_cEdge$D_IN;
	if (wci_wslv_cState$EN)
	  wci_wslv_cState <= `BSV_ASSIGNMENT_DELAY wci_wslv_cState$D_IN;
	if (wci_wslv_ctlAckReg$EN)
	  wci_wslv_ctlAckReg <= `BSV_ASSIGNMENT_DELAY wci_wslv_ctlAckReg$D_IN;
	if (wci_wslv_ctlOpActive$EN)
	  wci_wslv_ctlOpActive <= `BSV_ASSIGNMENT_DELAY
	      wci_wslv_ctlOpActive$D_IN;
	if (wci_wslv_illegalEdge$EN)
	  wci_wslv_illegalEdge <= `BSV_ASSIGNMENT_DELAY
	      wci_wslv_illegalEdge$D_IN;
	if (wci_wslv_nState$EN)
	  wci_wslv_nState <= `BSV_ASSIGNMENT_DELAY wci_wslv_nState$D_IN;
	if (wci_wslv_reqF_countReg$EN)
	  wci_wslv_reqF_countReg <= `BSV_ASSIGNMENT_DELAY
	      wci_wslv_reqF_countReg$D_IN;
	if (wci_wslv_respF_c_r$EN)
	  wci_wslv_respF_c_r <= `BSV_ASSIGNMENT_DELAY wci_wslv_respF_c_r$D_IN;
	if (wci_wslv_respF_q_0$EN)
	  wci_wslv_respF_q_0 <= `BSV_ASSIGNMENT_DELAY wci_wslv_respF_q_0$D_IN;
	if (wci_wslv_respF_q_1$EN)
	  wci_wslv_respF_q_1 <= `BSV_ASSIGNMENT_DELAY wci_wslv_respF_q_1$D_IN;
	if (wci_wslv_sFlagReg$EN)
	  wci_wslv_sFlagReg <= `BSV_ASSIGNMENT_DELAY wci_wslv_sFlagReg$D_IN;
	if (wci_wslv_sThreadBusy_d$EN)
	  wci_wslv_sThreadBusy_d <= `BSV_ASSIGNMENT_DELAY
	      wci_wslv_sThreadBusy_d$D_IN;
	if (wdReg$EN) wdReg <= `BSV_ASSIGNMENT_DELAY wdReg$D_IN;
      end
    if (flashC_waitReg$EN)
      flashC_waitReg <= `BSV_ASSIGNMENT_DELAY flashC_waitReg$D_IN;
  end

  always@(posedge wciS0_Clk or `BSV_RESET_EDGE wciS0_MReset_n)
  if (wciS0_MReset_n == `BSV_RESET_VALUE)
    begin
      wci_wslv_isReset_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
    end
  else
    begin
      if (wci_wslv_isReset_isInReset$EN)
	wci_wslv_isReset_isInReset <= `BSV_ASSIGNMENT_DELAY
	    wci_wslv_isReset_isInReset$D_IN;
    end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    aReg = 32'hAAAAAAAA;
    flashC_aReg = 24'hAAAAAA;
    flashC_ceReg = 1'h0;
    flashC_isRead = 1'h0;
    flashC_oeReg = 1'h0;
    flashC_rseqFsm_jj_delay_count = 15'h2AAA;
    flashC_rseqFsm_start_reg = 1'h0;
    flashC_rseqFsm_start_reg_1 = 1'h0;
    flashC_rseqFsm_state_can_overlap = 1'h0;
    flashC_rseqFsm_state_fired = 1'h0;
    flashC_rseqFsm_state_mkFSMstate = 4'hA;
    flashC_tmpWD = 16'hAAAA;
    flashC_tsOE = 1'h0;
    flashC_tsWD = 16'hAAAA;
    flashC_waitReg = 1'h0;
    flashC_wdReg = 16'hAAAA;
    flashC_weReg = 1'h0;
    flashC_wseqFsm_jj_2_delay_count = 7'h2A;
    flashC_wseqFsm_jj_4_delay_count = 7'h2A;
    flashC_wseqFsm_jj_delay_count = 7'h2A;
    flashC_wseqFsm_start_reg = 1'h0;
    flashC_wseqFsm_start_reg_1 = 1'h0;
    flashC_wseqFsm_state_can_overlap = 1'h0;
    flashC_wseqFsm_state_fired = 1'h0;
    flashC_wseqFsm_state_mkFSMstate = 5'h0A;
    flashCtrl = 32'hAAAAAAAA;
    rdReg = 32'hAAAAAAAA;
    splitReadInFlight = 1'h0;
    wci_wslv_cEdge = 3'h2;
    wci_wslv_cState = 3'h2;
    wci_wslv_ctlAckReg = 1'h0;
    wci_wslv_ctlOpActive = 1'h0;
    wci_wslv_illegalEdge = 1'h0;
    wci_wslv_isReset_isInReset = 1'h0;
    wci_wslv_nState = 3'h2;
    wci_wslv_reqF_countReg = 2'h2;
    wci_wslv_respF_c_r = 2'h2;
    wci_wslv_respF_q_0 = 34'h2AAAAAAAA;
    wci_wslv_respF_q_1 = 34'h2AAAAAAAA;
    wci_wslv_sFlagReg = 1'h0;
    wci_wslv_sThreadBusy_d = 1'h0;
    wdReg = 32'hAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge wciS0_Clk)
  begin
    #0;
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_wslv_ctl_op_start)
	begin
	  v__h3696 = $time;
	  #0;
	end
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_wslv_ctl_op_start)
	$display("[%0d]: %m: WCI ControlOp: Starting-transition edge:%x from:%x",
		 v__h3696,
		 wci_wslv_reqF$D_OUT[36:34],
		 wci_wslv_cState);
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_ctrl_IsO)
	begin
	  v__h87888 = $time;
	  #0;
	end
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_ctrl_IsO)
	$display("[%0d]: %m: Starting flashWorker flashCtrl:%0x",
		 v__h87888,
		 flashCtrl);
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_advance_response && WILL_FIRE_RL_wci_ctrl_OrE)
	$display("Error: \"bsv/wrk/FlashWorker.bsv\", line 39, column 90: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_advance_response] and\n  [RL_wci_ctrl_OrE] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_advance_response && WILL_FIRE_RL_wci_ctrl_IsO)
	$display("Error: \"bsv/wrk/FlashWorker.bsv\", line 39, column 90: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_advance_response] and\n  [RL_wci_ctrl_IsO] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_advance_response && WILL_FIRE_RL_wci_ctrl_EiI)
	$display("Error: \"bsv/wrk/FlashWorker.bsv\", line 39, column 90: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_advance_response] and\n  [RL_wci_ctrl_EiI] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfwr && WILL_FIRE_RL_advance_response)
	$display("Error: \"bsv/wrk/FlashWorker.bsv\", line 39, column 28: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfwr] and\n  [RL_advance_response] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfwr && WILL_FIRE_RL_wci_ctrl_OrE)
	$display("Error: \"bsv/wrk/FlashWorker.bsv\", line 39, column 28: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfwr] and\n  [RL_wci_ctrl_OrE] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfwr && WILL_FIRE_RL_wci_ctrl_IsO)
	$display("Error: \"bsv/wrk/FlashWorker.bsv\", line 39, column 28: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfwr] and\n  [RL_wci_ctrl_IsO] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfwr && WILL_FIRE_RL_wci_ctrl_EiI)
	$display("Error: \"bsv/wrk/FlashWorker.bsv\", line 39, column 28: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfwr] and\n  [RL_wci_ctrl_EiI] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfwr && WILL_FIRE_RL_wci_cfrd)
	$display("Error: \"bsv/wrk/FlashWorker.bsv\", line 39, column 28: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfwr] and [RL_wci_cfrd] )\n  fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfrd && WILL_FIRE_RL_advance_response)
	$display("Error: \"bsv/wrk/FlashWorker.bsv\", line 39, column 38: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfrd] and\n  [RL_advance_response] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfrd && WILL_FIRE_RL_wci_ctrl_OrE)
	$display("Error: \"bsv/wrk/FlashWorker.bsv\", line 39, column 38: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfrd] and\n  [RL_wci_ctrl_OrE] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfrd && WILL_FIRE_RL_wci_ctrl_IsO)
	$display("Error: \"bsv/wrk/FlashWorker.bsv\", line 39, column 38: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfrd] and\n  [RL_wci_ctrl_IsO] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfrd && WILL_FIRE_RL_wci_ctrl_EiI)
	$display("Error: \"bsv/wrk/FlashWorker.bsv\", line 39, column 38: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfrd] and\n  [RL_wci_ctrl_EiI] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_ctrl_IsO && WILL_FIRE_RL_wci_ctrl_OrE)
	$display("Error: \"bsv/wrk/FlashWorker.bsv\", line 39, column 62: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_ctrl_IsO] and\n  [RL_wci_ctrl_OrE] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_ctrl_EiI && WILL_FIRE_RL_wci_ctrl_OrE)
	$display("Error: \"bsv/wrk/FlashWorker.bsv\", line 39, column 48: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_ctrl_EiI] and\n  [RL_wci_ctrl_OrE] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_ctrl_EiI && WILL_FIRE_RL_wci_ctrl_IsO)
	$display("Error: \"bsv/wrk/FlashWorker.bsv\", line 39, column 48: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_ctrl_EiI] and\n  [RL_wci_ctrl_IsO] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_wslv_ctl_op_complete && wci_wslv_illegalEdge)
	begin
	  v__h4015 = $time;
	  #0;
	end
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_wslv_ctl_op_complete && wci_wslv_illegalEdge)
	$display("[%0d]: %m: WCI ControlOp: ILLEGAL-EDGE Completed-transition edge:%x from:%x",
		 v__h4015,
		 wci_wslv_cEdge,
		 wci_wslv_cState);
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_wslv_ctl_op_complete && !wci_wslv_illegalEdge)
	begin
	  v__h3871 = $time;
	  #0;
	end
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_wslv_ctl_op_complete && !wci_wslv_illegalEdge)
	$display("[%0d]: %m: WCI ControlOp: Completed-transition edge:%x from:%x to:%x",
		 v__h3871,
		 wci_wslv_cEdge,
		 wci_wslv_cState,
		 wci_wslv_nState);
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_rseqFsm_action_l61c12 &&
	  (WILL_FIRE_RL_flashC_rseqFsm_action_d_init_np ||
	   WILL_FIRE_RL_flashC_rseqFsm_action_np ||
	   WILL_FIRE_RL_flashC_rseqFsm_action_l63c10 ||
	   WILL_FIRE_RL_flashC_rseqFsm_action_l64c12 ||
	   WILL_FIRE_RL_flashC_rseqFsm_action_l65c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 61, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_rseqFsm_action_l61c12]\n  and [RL_flashC_rseqFsm_action_d_init_np, RL_flashC_rseqFsm_action_np,\n  RL_flashC_rseqFsm_action_l63c10, RL_flashC_rseqFsm_action_l64c12,\n  RL_flashC_rseqFsm_action_l65c12] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_rseqFsm_action_d_init_np &&
	  (WILL_FIRE_RL_flashC_rseqFsm_action_np ||
	   WILL_FIRE_RL_flashC_rseqFsm_action_l63c10 ||
	   WILL_FIRE_RL_flashC_rseqFsm_action_l64c12 ||
	   WILL_FIRE_RL_flashC_rseqFsm_action_l65c12))
	$display("Error: \"StmtFSM.bs\", line 41, column 0: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_flashC_rseqFsm_action_d_init_np] and [RL_flashC_rseqFsm_action_np,\n  RL_flashC_rseqFsm_action_l63c10, RL_flashC_rseqFsm_action_l64c12,\n  RL_flashC_rseqFsm_action_l65c12] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_rseqFsm_action_np &&
	  (WILL_FIRE_RL_flashC_rseqFsm_action_l63c10 ||
	   WILL_FIRE_RL_flashC_rseqFsm_action_l64c12 ||
	   WILL_FIRE_RL_flashC_rseqFsm_action_l65c12))
	$display("Error: \"StmtFSM.bs\", line 41, column 0: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_rseqFsm_action_np] and\n  [RL_flashC_rseqFsm_action_l63c10, RL_flashC_rseqFsm_action_l64c12,\n  RL_flashC_rseqFsm_action_l65c12] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_rseqFsm_action_l63c10 &&
	  (WILL_FIRE_RL_flashC_rseqFsm_action_l64c12 ||
	   WILL_FIRE_RL_flashC_rseqFsm_action_l65c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 63, column 10: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_rseqFsm_action_l63c10]\n  and [RL_flashC_rseqFsm_action_l64c12, RL_flashC_rseqFsm_action_l65c12] )\n  fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_rseqFsm_action_l64c12 &&
	  WILL_FIRE_RL_flashC_rseqFsm_action_l65c12)
	$display("Error: \"bsv/dev/Flash.bsv\", line 64, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_rseqFsm_action_l64c12]\n  and [RL_flashC_rseqFsm_action_l65c12] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_rseqFsm_action_l60c12 &&
	  (WILL_FIRE_RL_flashC_rseqFsm_action_l61c12 ||
	   WILL_FIRE_RL_flashC_rseqFsm_action_d_init_np ||
	   WILL_FIRE_RL_flashC_rseqFsm_action_np ||
	   WILL_FIRE_RL_flashC_rseqFsm_action_l63c10 ||
	   WILL_FIRE_RL_flashC_rseqFsm_action_l64c12 ||
	   WILL_FIRE_RL_flashC_rseqFsm_action_l65c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 60, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_rseqFsm_action_l60c12]\n  and [RL_flashC_rseqFsm_action_l61c12, RL_flashC_rseqFsm_action_d_init_np,\n  RL_flashC_rseqFsm_action_np, RL_flashC_rseqFsm_action_l63c10,\n  RL_flashC_rseqFsm_action_l64c12, RL_flashC_rseqFsm_action_l65c12] ) fired in\n  the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_l71c12 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_l72c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l73c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l75c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l76c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 71, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_l71c12]\n  and [RL_flashC_wseqFsm_action_l72c12, RL_flashC_wseqFsm_action_l73c12,\n  RL_flashC_wseqFsm_action_d_init_np, RL_flashC_wseqFsm_action_np,\n  RL_flashC_wseqFsm_action_l75c12, RL_flashC_wseqFsm_action_l76c12,\n  RL_flashC_wseqFsm_action_np_1, RL_flashC_wseqFsm_action_l78c12,\n  RL_flashC_wseqFsm_action_l79c12, RL_flashC_wseqFsm_action_l80c12,\n  RL_flashC_wseqFsm_action_d_init_np_1, RL_flashC_wseqFsm_action_np_2,\n  RL_flashC_wseqFsm_action_l82c12, RL_flashC_wseqFsm_action_l83c12,\n  RL_flashC_wseqFsm_action_l84c12, RL_flashC_wseqFsm_action_np_3,\n  RL_flashC_wseqFsm_action_l87c12, RL_flashC_wseqFsm_action_l88c12,\n  RL_flashC_wseqFsm_action_d_init_np_2, RL_flashC_wseqFsm_action_np_4,\n  RL_flashC_wseqFsm_action_l90c12, RL_flashC_wseqFsm_action_l91c12] ) fired in\n  the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_l72c12 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_l73c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l75c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l76c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 72, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_l72c12]\n  and [RL_flashC_wseqFsm_action_l73c12, RL_flashC_wseqFsm_action_d_init_np,\n  RL_flashC_wseqFsm_action_np, RL_flashC_wseqFsm_action_l75c12,\n  RL_flashC_wseqFsm_action_l76c12, RL_flashC_wseqFsm_action_np_1,\n  RL_flashC_wseqFsm_action_l78c12, RL_flashC_wseqFsm_action_l79c12,\n  RL_flashC_wseqFsm_action_l80c12, RL_flashC_wseqFsm_action_d_init_np_1,\n  RL_flashC_wseqFsm_action_np_2, RL_flashC_wseqFsm_action_l82c12,\n  RL_flashC_wseqFsm_action_l83c12, RL_flashC_wseqFsm_action_l84c12,\n  RL_flashC_wseqFsm_action_np_3, RL_flashC_wseqFsm_action_l87c12,\n  RL_flashC_wseqFsm_action_l88c12, RL_flashC_wseqFsm_action_d_init_np_2,\n  RL_flashC_wseqFsm_action_np_4, RL_flashC_wseqFsm_action_l90c12,\n  RL_flashC_wseqFsm_action_l91c12] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_l73c12 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l75c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l76c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 73, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_l73c12]\n  and [RL_flashC_wseqFsm_action_d_init_np, RL_flashC_wseqFsm_action_np,\n  RL_flashC_wseqFsm_action_l75c12, RL_flashC_wseqFsm_action_l76c12,\n  RL_flashC_wseqFsm_action_np_1, RL_flashC_wseqFsm_action_l78c12,\n  RL_flashC_wseqFsm_action_l79c12, RL_flashC_wseqFsm_action_l80c12,\n  RL_flashC_wseqFsm_action_d_init_np_1, RL_flashC_wseqFsm_action_np_2,\n  RL_flashC_wseqFsm_action_l82c12, RL_flashC_wseqFsm_action_l83c12,\n  RL_flashC_wseqFsm_action_l84c12, RL_flashC_wseqFsm_action_np_3,\n  RL_flashC_wseqFsm_action_l87c12, RL_flashC_wseqFsm_action_l88c12,\n  RL_flashC_wseqFsm_action_d_init_np_2, RL_flashC_wseqFsm_action_np_4,\n  RL_flashC_wseqFsm_action_l90c12, RL_flashC_wseqFsm_action_l91c12] ) fired in\n  the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_np ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l75c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l76c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"StmtFSM.bs\", line 41, column 0: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_flashC_wseqFsm_action_d_init_np] and [RL_flashC_wseqFsm_action_np,\n  RL_flashC_wseqFsm_action_l75c12, RL_flashC_wseqFsm_action_l76c12,\n  RL_flashC_wseqFsm_action_np_1, RL_flashC_wseqFsm_action_l78c12,\n  RL_flashC_wseqFsm_action_l79c12, RL_flashC_wseqFsm_action_l80c12,\n  RL_flashC_wseqFsm_action_d_init_np_1, RL_flashC_wseqFsm_action_np_2,\n  RL_flashC_wseqFsm_action_l82c12, RL_flashC_wseqFsm_action_l83c12,\n  RL_flashC_wseqFsm_action_l84c12, RL_flashC_wseqFsm_action_np_3,\n  RL_flashC_wseqFsm_action_l87c12, RL_flashC_wseqFsm_action_l88c12,\n  RL_flashC_wseqFsm_action_d_init_np_2, RL_flashC_wseqFsm_action_np_4,\n  RL_flashC_wseqFsm_action_l90c12, RL_flashC_wseqFsm_action_l91c12] ) fired in\n  the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_np &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_l75c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l76c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"StmtFSM.bs\", line 41, column 0: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_np] and\n  [RL_flashC_wseqFsm_action_l75c12, RL_flashC_wseqFsm_action_l76c12,\n  RL_flashC_wseqFsm_action_np_1, RL_flashC_wseqFsm_action_l78c12,\n  RL_flashC_wseqFsm_action_l79c12, RL_flashC_wseqFsm_action_l80c12,\n  RL_flashC_wseqFsm_action_d_init_np_1, RL_flashC_wseqFsm_action_np_2,\n  RL_flashC_wseqFsm_action_l82c12, RL_flashC_wseqFsm_action_l83c12,\n  RL_flashC_wseqFsm_action_l84c12, RL_flashC_wseqFsm_action_np_3,\n  RL_flashC_wseqFsm_action_l87c12, RL_flashC_wseqFsm_action_l88c12,\n  RL_flashC_wseqFsm_action_d_init_np_2, RL_flashC_wseqFsm_action_np_4,\n  RL_flashC_wseqFsm_action_l90c12, RL_flashC_wseqFsm_action_l91c12] ) fired in\n  the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_l75c12 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_l76c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 75, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_l75c12]\n  and [RL_flashC_wseqFsm_action_l76c12, RL_flashC_wseqFsm_action_np_1,\n  RL_flashC_wseqFsm_action_l78c12, RL_flashC_wseqFsm_action_l79c12,\n  RL_flashC_wseqFsm_action_l80c12, RL_flashC_wseqFsm_action_d_init_np_1,\n  RL_flashC_wseqFsm_action_np_2, RL_flashC_wseqFsm_action_l82c12,\n  RL_flashC_wseqFsm_action_l83c12, RL_flashC_wseqFsm_action_l84c12,\n  RL_flashC_wseqFsm_action_np_3, RL_flashC_wseqFsm_action_l87c12,\n  RL_flashC_wseqFsm_action_l88c12, RL_flashC_wseqFsm_action_d_init_np_2,\n  RL_flashC_wseqFsm_action_np_4, RL_flashC_wseqFsm_action_l90c12,\n  RL_flashC_wseqFsm_action_l91c12] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_l76c12 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 76, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_l76c12]\n  and [RL_flashC_wseqFsm_action_np_1, RL_flashC_wseqFsm_action_l78c12,\n  RL_flashC_wseqFsm_action_l79c12, RL_flashC_wseqFsm_action_l80c12,\n  RL_flashC_wseqFsm_action_d_init_np_1, RL_flashC_wseqFsm_action_np_2,\n  RL_flashC_wseqFsm_action_l82c12, RL_flashC_wseqFsm_action_l83c12,\n  RL_flashC_wseqFsm_action_l84c12, RL_flashC_wseqFsm_action_np_3,\n  RL_flashC_wseqFsm_action_l87c12, RL_flashC_wseqFsm_action_l88c12,\n  RL_flashC_wseqFsm_action_d_init_np_2, RL_flashC_wseqFsm_action_np_4,\n  RL_flashC_wseqFsm_action_l90c12, RL_flashC_wseqFsm_action_l91c12] ) fired in\n  the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_np_1 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"StmtFSM.bs\", line 41, column 0: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_np_1]\n  and [RL_flashC_wseqFsm_action_l78c12, RL_flashC_wseqFsm_action_l79c12,\n  RL_flashC_wseqFsm_action_l80c12, RL_flashC_wseqFsm_action_d_init_np_1,\n  RL_flashC_wseqFsm_action_np_2, RL_flashC_wseqFsm_action_l82c12,\n  RL_flashC_wseqFsm_action_l83c12, RL_flashC_wseqFsm_action_l84c12,\n  RL_flashC_wseqFsm_action_np_3, RL_flashC_wseqFsm_action_l87c12,\n  RL_flashC_wseqFsm_action_l88c12, RL_flashC_wseqFsm_action_d_init_np_2,\n  RL_flashC_wseqFsm_action_np_4, RL_flashC_wseqFsm_action_l90c12,\n  RL_flashC_wseqFsm_action_l91c12] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 78, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_l78c12]\n  and [RL_flashC_wseqFsm_action_l79c12, RL_flashC_wseqFsm_action_l80c12,\n  RL_flashC_wseqFsm_action_d_init_np_1, RL_flashC_wseqFsm_action_np_2,\n  RL_flashC_wseqFsm_action_l82c12, RL_flashC_wseqFsm_action_l83c12,\n  RL_flashC_wseqFsm_action_l84c12, RL_flashC_wseqFsm_action_np_3,\n  RL_flashC_wseqFsm_action_l87c12, RL_flashC_wseqFsm_action_l88c12,\n  RL_flashC_wseqFsm_action_d_init_np_2, RL_flashC_wseqFsm_action_np_4,\n  RL_flashC_wseqFsm_action_l90c12, RL_flashC_wseqFsm_action_l91c12] ) fired in\n  the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 80, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_l80c12]\n  and [RL_flashC_wseqFsm_action_d_init_np_1, RL_flashC_wseqFsm_action_np_2,\n  RL_flashC_wseqFsm_action_l82c12, RL_flashC_wseqFsm_action_l83c12,\n  RL_flashC_wseqFsm_action_l84c12, RL_flashC_wseqFsm_action_np_3,\n  RL_flashC_wseqFsm_action_l87c12, RL_flashC_wseqFsm_action_l88c12,\n  RL_flashC_wseqFsm_action_d_init_np_2, RL_flashC_wseqFsm_action_np_4,\n  RL_flashC_wseqFsm_action_l90c12, RL_flashC_wseqFsm_action_l91c12] ) fired in\n  the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 79, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_l79c12]\n  and [RL_flashC_wseqFsm_action_l80c12, RL_flashC_wseqFsm_action_d_init_np_1,\n  RL_flashC_wseqFsm_action_np_2, RL_flashC_wseqFsm_action_l82c12,\n  RL_flashC_wseqFsm_action_l83c12, RL_flashC_wseqFsm_action_l84c12,\n  RL_flashC_wseqFsm_action_np_3, RL_flashC_wseqFsm_action_l87c12,\n  RL_flashC_wseqFsm_action_l88c12, RL_flashC_wseqFsm_action_d_init_np_2,\n  RL_flashC_wseqFsm_action_np_4, RL_flashC_wseqFsm_action_l90c12,\n  RL_flashC_wseqFsm_action_l91c12] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"StmtFSM.bs\", line 41, column 0: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_flashC_wseqFsm_action_d_init_np_1] and [RL_flashC_wseqFsm_action_np_2,\n  RL_flashC_wseqFsm_action_l82c12, RL_flashC_wseqFsm_action_l83c12,\n  RL_flashC_wseqFsm_action_l84c12, RL_flashC_wseqFsm_action_np_3,\n  RL_flashC_wseqFsm_action_l87c12, RL_flashC_wseqFsm_action_l88c12,\n  RL_flashC_wseqFsm_action_d_init_np_2, RL_flashC_wseqFsm_action_np_4,\n  RL_flashC_wseqFsm_action_l90c12, RL_flashC_wseqFsm_action_l91c12] ) fired in\n  the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_np_2 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"StmtFSM.bs\", line 41, column 0: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_np_2]\n  and [RL_flashC_wseqFsm_action_l82c12, RL_flashC_wseqFsm_action_l83c12,\n  RL_flashC_wseqFsm_action_l84c12, RL_flashC_wseqFsm_action_np_3,\n  RL_flashC_wseqFsm_action_l87c12, RL_flashC_wseqFsm_action_l88c12,\n  RL_flashC_wseqFsm_action_d_init_np_2, RL_flashC_wseqFsm_action_np_4,\n  RL_flashC_wseqFsm_action_l90c12, RL_flashC_wseqFsm_action_l91c12] ) fired in\n  the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 82, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_l82c12]\n  and [RL_flashC_wseqFsm_action_l83c12, RL_flashC_wseqFsm_action_l84c12,\n  RL_flashC_wseqFsm_action_np_3, RL_flashC_wseqFsm_action_l87c12,\n  RL_flashC_wseqFsm_action_l88c12, RL_flashC_wseqFsm_action_d_init_np_2,\n  RL_flashC_wseqFsm_action_np_4, RL_flashC_wseqFsm_action_l90c12,\n  RL_flashC_wseqFsm_action_l91c12] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 83, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_l83c12]\n  and [RL_flashC_wseqFsm_action_l84c12, RL_flashC_wseqFsm_action_np_3,\n  RL_flashC_wseqFsm_action_l87c12, RL_flashC_wseqFsm_action_l88c12,\n  RL_flashC_wseqFsm_action_d_init_np_2, RL_flashC_wseqFsm_action_np_4,\n  RL_flashC_wseqFsm_action_l90c12, RL_flashC_wseqFsm_action_l91c12] ) fired in\n  the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 84, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_l84c12]\n  and [RL_flashC_wseqFsm_action_np_3, RL_flashC_wseqFsm_action_l87c12,\n  RL_flashC_wseqFsm_action_l88c12, RL_flashC_wseqFsm_action_d_init_np_2,\n  RL_flashC_wseqFsm_action_np_4, RL_flashC_wseqFsm_action_l90c12,\n  RL_flashC_wseqFsm_action_l91c12] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_np_3 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"StmtFSM.bs\", line 41, column 0: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_np_3]\n  and [RL_flashC_wseqFsm_action_l87c12, RL_flashC_wseqFsm_action_l88c12,\n  RL_flashC_wseqFsm_action_d_init_np_2, RL_flashC_wseqFsm_action_np_4,\n  RL_flashC_wseqFsm_action_l90c12, RL_flashC_wseqFsm_action_l91c12] ) fired in\n  the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 88, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_l88c12]\n  and [RL_flashC_wseqFsm_action_d_init_np_2, RL_flashC_wseqFsm_action_np_4,\n  RL_flashC_wseqFsm_action_l90c12, RL_flashC_wseqFsm_action_l91c12] ) fired in\n  the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 87, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_l87c12]\n  and [RL_flashC_wseqFsm_action_l88c12, RL_flashC_wseqFsm_action_d_init_np_2,\n  RL_flashC_wseqFsm_action_np_4, RL_flashC_wseqFsm_action_l90c12,\n  RL_flashC_wseqFsm_action_l91c12] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"StmtFSM.bs\", line 41, column 0: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_flashC_wseqFsm_action_d_init_np_2] and [RL_flashC_wseqFsm_action_np_4,\n  RL_flashC_wseqFsm_action_l90c12, RL_flashC_wseqFsm_action_l91c12] ) fired in\n  the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_np_4 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"StmtFSM.bs\", line 41, column 0: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_np_4]\n  and [RL_flashC_wseqFsm_action_l90c12, RL_flashC_wseqFsm_action_l91c12] )\n  fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 &&
	  WILL_FIRE_RL_flashC_wseqFsm_action_l91c12)
	$display("Error: \"bsv/dev/Flash.bsv\", line 90, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_l90c12]\n  and [RL_flashC_wseqFsm_action_l91c12] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_flashC_wseqFsm_action_l70c12 &&
	  (WILL_FIRE_RL_flashC_wseqFsm_action_l71c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l72c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l73c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l75c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l76c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l78c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l79c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l80c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_1 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l82c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l83c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l84c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_3 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l87c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l88c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_d_init_np_2 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_np_4 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l90c12 ||
	   WILL_FIRE_RL_flashC_wseqFsm_action_l91c12))
	$display("Error: \"bsv/dev/Flash.bsv\", line 70, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_flashC_wseqFsm_action_l70c12]\n  and [RL_flashC_wseqFsm_action_l71c12, RL_flashC_wseqFsm_action_l72c12,\n  RL_flashC_wseqFsm_action_l73c12, RL_flashC_wseqFsm_action_d_init_np,\n  RL_flashC_wseqFsm_action_np, RL_flashC_wseqFsm_action_l75c12,\n  RL_flashC_wseqFsm_action_l76c12, RL_flashC_wseqFsm_action_np_1,\n  RL_flashC_wseqFsm_action_l78c12, RL_flashC_wseqFsm_action_l79c12,\n  RL_flashC_wseqFsm_action_l80c12, RL_flashC_wseqFsm_action_d_init_np_1,\n  RL_flashC_wseqFsm_action_np_2, RL_flashC_wseqFsm_action_l82c12,\n  RL_flashC_wseqFsm_action_l83c12, RL_flashC_wseqFsm_action_l84c12,\n  RL_flashC_wseqFsm_action_np_3, RL_flashC_wseqFsm_action_l87c12,\n  RL_flashC_wseqFsm_action_l88c12, RL_flashC_wseqFsm_action_d_init_np_2,\n  RL_flashC_wseqFsm_action_np_4, RL_flashC_wseqFsm_action_l90c12,\n  RL_flashC_wseqFsm_action_l91c12] ) fired in the same clock cycle.\n");
  end
  // synopsys translate_on
endmodule  // mkFlashWorker
