Info: *******************************************************************
Info: Running Quartus Prime Shell
Info: Command: quartus_sh --flow compile hpstut.qsf
Info: Quartus(args): compile hpstut.qsf
Info: Project Name = /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/hpstut
Info: Revision Name = hpstut
{"object_type": "report_status", "percent" : 0}
Info: *******************************************************************
Info: Running Quartus Prime SignalTap II
Info: Command: quartus_stp hpstut -c hpstut
Info: Quartus Prime SignalTap II was successful. 0 errors, 0 warnings
{"object_type": "report_status", "percent" : 16}
{"object_type": "report_status", "percent" : 16}
{"object_type": "report_status", "percent" : 17}
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
Info: Command: quartus_map --read_settings_files=off --write_settings_files=off hpstut -c hpstut
{"object_type": "refresh_report"}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Elaborating Qsys system entity "testeHps.qsys"
Info: 2018.03.28.13:23:52 Progress: Loading dse1_hpstut_1/testeHps.qsys
Info: 2018.03.28.13:23:53 Progress: Reading input file
Info: 2018.03.28.13:23:53 Progress: Adding chaves [altera_avalon_pio 16.1]
Info: 2018.03.28.13:23:53 Progress: Parameterizing module chaves
Info: 2018.03.28.13:23:53 Progress: Adding clk_0 [clock_source 16.1]
Info: 2018.03.28.13:23:54 Progress: Parameterizing module clk_0
Info: 2018.03.28.13:23:54 Progress: Adding hps_0 [altera_hps 16.1]
Info: 2018.03.28.13:23:56 Progress: Parameterizing module hps_0
Info: 2018.03.28.13:23:56 Progress: Adding leds [altera_avalon_pio 16.1]
Info: 2018.03.28.13:23:56 Progress: Parameterizing module leds
Info: 2018.03.28.13:23:56 Progress: Building connections
Info: 2018.03.28.13:23:56 Progress: Parameterizing connections
Info: 2018.03.28.13:23:56 Progress: Validating
Info: 2018.03.28.13:24:04 Progress: Done reading input file
Info: TesteHps.chaves: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TesteHps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: TesteHps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: TesteHps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: TesteHps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: TesteHps: Generating testeHps "testeHps" for QUARTUS_SYNTH
Info: Chaves: Starting RTL generation for module 'testeHps_chaves'
Info: Chaves:   Generation command is [exec /opt/intelFPGA/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=testeHps_chaves --dir=/tmp/alt7618_3052204507679683748.dir/0001_chaves_gen/ --quartus_dir=/opt/intelFPGA/16.1/quartus --verilog --config=/tmp/alt7618_3052204507679683748.dir/0001_chaves_gen//testeHps_chaves_component_configuration.pl  --do_build_sim=0  ]
Info: Chaves: Done RTL generation for module 'testeHps_chaves'
Info: Chaves: "testeHps" instantiated altera_avalon_pio "chaves"
Info: Hps_0: "Running  for module: hps_0"
Info: Hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Hps_0: "testeHps" instantiated altera_hps "hps_0"
Info: Leds: Starting RTL generation for module 'testeHps_leds'
Info: Leds:   Generation command is [exec /opt/intelFPGA/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=testeHps_leds --dir=/tmp/alt7618_3052204507679683748.dir/0002_leds_gen/ --quartus_dir=/opt/intelFPGA/16.1/quartus --verilog --config=/tmp/alt7618_3052204507679683748.dir/0002_leds_gen//testeHps_leds_component_configuration.pl  --do_build_sim=0  ]
Info: Leds: Done RTL generation for module 'testeHps_leds'
Info: Leds: "testeHps" instantiated altera_avalon_pio "leds"
Info: Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: Mm_interconnect_0: "testeHps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: Rst_controller: "testeHps" instantiated altera_reset_controller "rst_controller"
Info: Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: Leds_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "leds_s1_translator"
Info: Hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Leds_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "leds_s1_agent"
Info: Leds_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "leds_s1_agent_rsp_fifo"
Info: Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: Hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_avalon_sc_fifo.v
Info: Leds_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "leds_s1_burst_adapter"
Info: Reusing file /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_avalon_st_pipeline_base.v
Info: Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_merlin_arbitrator.sv
Info: Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: Border: "hps_io" instantiated altera_interface_generator "border"
Info: Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: TesteHps: Done "testeHps" with 23 modules, 80 files
Info: Finished elaborating Qsys system entity "testeHps.qsys"
Info: Found 2 design units, including 1 entities, in source file hpstut.vhd
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_avalon_sc_fifo.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_avalon_st_pipeline_base.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_avalon_st_pipeline_stage.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_default_burst_converter.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_incr_burst_converter.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_mem_if_dll_cyclonev.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_mem_if_hhp_qseq_synth_top.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_mem_if_oct_cyclonev.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_merlin_address_alignment.sv
Info: Found 2 design units, including 2 entities, in source file db/ip/testeHps/submodules/altera_merlin_arbitrator.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_merlin_axi_master_ni.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_merlin_burst_adapter.sv
Info: Found 5 design units, including 5 entities, in source file db/ip/testeHps/submodules/altera_merlin_burst_adapter_13_1.sv
Info: Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_merlin_burst_adapter_new.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_merlin_burst_adapter_uncmpr.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_merlin_burst_uncompressor.sv
Info: Found 2 design units, including 2 entities, in source file db/ip/testeHps/submodules/altera_merlin_reorder_memory.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_merlin_slave_agent.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_merlin_slave_translator.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_merlin_traffic_limiter.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_reset_controller.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_reset_synchronizer.v
Info: Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/altera_wrap_burst_converter.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/hps_sdram.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/hps_sdram_p0.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/hps_sdram_p0_acv_hard_io_pads.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/hps_sdram_p0_acv_hard_memphy.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/hps_sdram_p0_acv_ldc.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/hps_sdram_p0_altdqdqs.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/hps_sdram_p0_clock_pair_generator.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/hps_sdram_p0_generic_ddio.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/hps_sdram_p0_iss_probe.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/hps_sdram_p0_phy_csr.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/hps_sdram_p0_reset.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/hps_sdram_p0_reset_sync.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/hps_sdram_pll.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/testeHps_chaves.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/testeHps_hps_0.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/testeHps_hps_0_fpga_interfaces.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/testeHps_hps_0_hps_io.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/testeHps_hps_0_hps_io_border.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/testeHps_leds.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/testeHps_mm_interconnect_0.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/testeHps_mm_interconnect_0_avalon_st_adapter.v
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/testeHps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/testeHps_mm_interconnect_0_cmd_demux.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/testeHps_mm_interconnect_0_cmd_mux.sv
Info: Verilog HDL Declaration information at testeHps_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope
Info: Verilog HDL Declaration information at testeHps_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope
Info: Found 2 design units, including 2 entities, in source file db/ip/testeHps/submodules/testeHps_mm_interconnect_0_router.sv
Info: Verilog HDL Declaration information at testeHps_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope
Info: Verilog HDL Declaration information at testeHps_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope
Info: Found 2 design units, including 2 entities, in source file db/ip/testeHps/submodules/testeHps_mm_interconnect_0_router_002.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/testeHps_mm_interconnect_0_rsp_demux.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/submodules/testeHps_mm_interconnect_0_rsp_mux.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/testeHps/testeHps.v
{"object_type": "report_status", "percent" : 17}
{"object_type": "report_status", "percent" : 18}
Warning: Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk"
{"object_type": "report_status", "percent" : 18}
Info: Elaborating entity "hpstut" for the top level hierarchy
Warning: Verilog HDL or VHDL warning at hpstut.vhd(110): object "HPS_H2F_RST" assigned a value but never read
Info: Elaborating entity "testeHps" for hierarchy "testeHps:u0"
Info: Elaborating entity "testeHps_chaves" for hierarchy "testeHps:u0|testeHps_chaves:chaves"
Info: Elaborating entity "testeHps_hps_0" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0"
Info: Elaborating entity "testeHps_hps_0_fpga_interfaces" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_fpga_interfaces:fpga_interfaces"
Info: Elaborating entity "testeHps_hps_0_hps_io" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io"
Info: Elaborating entity "testeHps_hps_0_hps_io_border" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border"
Info: Elaborating entity "hps_sdram" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
Info: Elaborating entity "hps_sdram_pll" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"
Warning: Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read
Warning: Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver
Info: Elaborating entity "hps_sdram_p0" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
Info: Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models
Info: Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"
Warning: Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned
Warning: Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)
Warning: Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'
Warning: Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver
Info: Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
Warning: Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read
Warning: Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read
Info: Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
Warning: Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning: Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning: Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning: Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Info: Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
Info: Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
Info: Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
Info: Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
Info: Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
Info: Elaborating entity "altddio_out" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info: Elaborated megafunction instantiation "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info: Instantiated megafunction "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter:
Info: Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
Info: Elaborating entity "ddio_out_uqe" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated"
Info: Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator"
Info: Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
Info: Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
Info: Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"
Warning: Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins
Info: Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
Warning: Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)
Warning: Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)
Warning: Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)
Warning: Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)
Warning: Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)
Warning: Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)
Info: Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct"
Info: Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll"
Info: Elaborating entity "testeHps_leds" for hierarchy "testeHps:u0|testeHps_leds:leds"
Info: Elaborating entity "testeHps_mm_interconnect_0" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0"
Info: Elaborating entity "altera_merlin_slave_translator" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
Info: Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
Info: Elaborating entity "altera_merlin_address_alignment" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
Info: Elaborating entity "altera_merlin_slave_agent" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent"
Info: Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info: Elaborating entity "altera_avalon_sc_fifo" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
Info: Elaborating entity "altera_avalon_sc_fifo" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo"
Info: Elaborating entity "testeHps_mm_interconnect_0_router" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|testeHps_mm_interconnect_0_router:router"
Info: Elaborating entity "testeHps_mm_interconnect_0_router_default_decode" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|testeHps_mm_interconnect_0_router:router|testeHps_mm_interconnect_0_router_default_decode:the_default_decode"
Info: Elaborating entity "testeHps_mm_interconnect_0_router_002" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|testeHps_mm_interconnect_0_router_002:router_002"
Info: Elaborating entity "testeHps_mm_interconnect_0_router_002_default_decode" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|testeHps_mm_interconnect_0_router_002:router_002|testeHps_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info: Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter"
Info: Elaborating entity "altera_merlin_burst_adapter" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter"
Info: Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"
Info: Elaborating entity "altera_merlin_address_alignment" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
Info: Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info: Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
Info: Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info: Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info: Elaborating entity "testeHps_mm_interconnect_0_cmd_demux" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|testeHps_mm_interconnect_0_cmd_demux:cmd_demux"
Info: Elaborating entity "testeHps_mm_interconnect_0_cmd_mux" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|testeHps_mm_interconnect_0_cmd_mux:cmd_mux"
Info: Elaborating entity "altera_merlin_arbitrator" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|testeHps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info: Elaborating entity "altera_merlin_arb_adder" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|testeHps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info: Elaborating entity "testeHps_mm_interconnect_0_rsp_demux" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|testeHps_mm_interconnect_0_rsp_demux:rsp_demux"
Info: Elaborating entity "testeHps_mm_interconnect_0_rsp_mux" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|testeHps_mm_interconnect_0_rsp_mux:rsp_mux"
Info: Elaborating entity "altera_merlin_arbitrator" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|testeHps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info: Elaborating entity "testeHps_mm_interconnect_0_avalon_st_adapter" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|testeHps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info: Elaborating entity "testeHps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "testeHps:u0|testeHps_mm_interconnect_0:mm_interconnect_0|testeHps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|testeHps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info: Elaborating entity "altera_reset_controller" for hierarchy "testeHps:u0|altera_reset_controller:rst_controller"
Info: Elaborating entity "altera_reset_synchronizer" for hierarchy "testeHps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info: Elaborating entity "altera_reset_synchronizer" for hierarchy "testeHps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 24}
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 17}
{"object_type": "report_status", "percent" : 21}
{"object_type": "report_status", "percent" : 24}
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 24}
Warning: 32 hierarchies have connectivity warnings - see the Connectivity Checks report folder
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
Warning: The following bidirectional pins have no drivers
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 30}
Warning: TRI or OPNDRN buffers permanently enabled
Info: Timing-Driven Synthesis is running on partition "Top"
{"object_type": "report_status", "percent" : 31}
{"object_type": "report_status", "percent" : 32}
Info: 96 registers lost all their fanouts during netlist optimizations.
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 30}
Info: Timing-Driven Synthesis is running on partition "testeHps_hps_0_hps_io_border:border"
{"object_type": "report_status", "percent" : 31}
{"object_type": "report_status", "percent" : 32}
Warning: Ignored 592 assignments for entity "ghrd_top" -- entity does not exist in design
Info: Generated suppressed messages file /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/output_files/hpstut.map.smsg
Info: Generated JSON formatted report files in /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/hpstut.map.json_files/
Info: Generated JSON formatted report files in /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/hpstut.flow.json_files/
{"object_type": "report_status", "percent" : 32}
{"object_type": "report_status", "percent" : 33}
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 1545 device resources after synthesis - the final resource count might be different
Info: Generated JSON formatted report files in /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/hpstut.map.json_files/
Info: Generated JSON formatted report files in /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/hpstut.flow.json_files/
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 679 warnings
{"object_type": "report_status", "percent" : 33}
{"object_type": "refresh_report"}
{"object_type": "report_status", "percent" : 33}
Info: *******************************************************************
Info: Running Quartus Prime Fitter
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off hpstut -c hpstut
Info: qfit2_default_script.tcl version: #1
Info: Project  = hpstut
Info: Revision = hpstut
{"object_type": "report_status", "percent" : 34}
{"object_type": "refresh_report"}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device 5CSEMA5F31C6 for design "hpstut"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
{"object_type": "report_status", "percent" : 35}
{"object_type": "report_status", "percent" : 35}
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning: No exact pin location assignment(s) for 75 pins of 130 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning: No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
Info: Starting Fitter periphery placement operations
Info: Promoted 1 clock (1 global)
Info: Automatically promoted 1 clock (1 global)
Info: Fitter periphery placement operations ending: elapsed time is 00:00:01
{"object_type": "report_status", "percent" : 38}
Info: Reading SDC File: '/home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_reset_controller.sdc'
Info: Reading SDC File: '/home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0.sdc'
Info: Clock uncertainty is not calculated until you update the timing netlist.
Warning: Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock
Warning: Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID
Warning: Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID
Info: Reading SDC File: '/home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_hps_0_hps_io_border.sdc'
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection
Warning: Node: clock_50 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
Info: Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: The following assignments are ignored by the derive_clock_uncertainty command
Info: The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 17 clocks
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Info: Starting register packing
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Start inferring scan chains for DSP blocks
Extra Info: Inferring scan chains for DSP blocks is complete
Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks
Info: Finished register packing
Warning: Ignored locations or region assignments to the following nodes
{"object_type": "report_status", "percent" : 36}
Info: Fitter preparation operations ending: elapsed time is 00:00:22
{"object_type": "report_status", "percent" : 36}
Info: Fitter placement preparation operations beginning
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 36}
Info: The Fitter is using Advanced Physical Optimization.
{"object_type": "report_status", "percent" : 37}
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 38}
Info: Fitter placement preparation operations ending: elapsed time is 00:00:04
Info: Fitter placement operations beginning
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 41}
{"object_type": "report_status", "percent" : 41}
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
{"object_type": "report_status", "percent" : 45}
{"object_type": "report_status", "percent" : 38}
Info: Fitter routing operations beginning
{"object_type": "report_status", "percent" : 45}
Info: Router estimated average interconnect usage is 0% of the available device resources
{"object_type": "report_status", "percent" : 45}
{"object_type": "report_status", "percent" : 45}
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
{"object_type": "report_status", "percent" : 47}
Info: Fitter routing operations ending: elapsed time is 00:00:02
Info: Total time spent on timing analysis during the Fitter is 1.64 seconds.
{"object_type": "report_status", "percent" : 46}
Info: Started post-fitting delay annotation
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
Info: Delay annotation completed successfully
Info: Started post-fitting delay annotation
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
Info: Delay annotation completed successfully
{"object_type": "report_status", "percent" : 47}
{"object_type": "report_status", "percent" : 49}
Info: Fitter post-fit operations ending: elapsed time is 00:00:12
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
Info: Following groups of pins have the same dynamic on-chip termination control
Info: Generated suppressed messages file /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/output_files/hpstut.fit.smsg
Info: Generated JSON formatted report files in /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/hpstut.fit.json_files/
Info: Generated JSON formatted report files in /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/hpstut.flow.json_files/
Info: Quartus Prime Fitter was successful. 0 errors, 316 warnings
{"object_type": "report_status", "percent" : 50}
{"object_type": "refresh_report"}
{"object_type": "report_status", "percent" : 50}
{"object_type": "report_status", "percent" : 50}
Info: *******************************************************************
Info: Running Quartus Prime Assembler
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off hpstut -c hpstut
{"object_type": "refresh_report"}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
{"object_type": "report_status", "percent" : 51}
{"object_type": "report_status", "percent" : 52}
{"object_type": "report_status", "percent" : 55}
{"object_type": "report_status", "percent" : 57}
{"object_type": "report_status", "percent" : 58}
{"object_type": "report_status", "percent" : 61}
{"object_type": "report_status", "percent" : 63}
Info: Assembler is generating device programming files
{"object_type": "report_status", "percent" : 65}
Warning: The configuration of the Hard Processor Subsystem (HPS) within this design has changed.
The Preloader software that initializes the HPS requires an update.
Using hps_isw_handoff/testeHps_hps_0/, run the Preloader Support Package Generator to update your Preloader software
Info: Quartus Prime Assembler was successful. 0 errors, 2 warnings
{"object_type": "report_status", "percent" : 66}
{"object_type": "refresh_report"}
Info: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
{"object_type": "report_status", "percent" : 66}
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
Info: Command: quartus_sta hpstut -c hpstut
Info: qsta_default_script.tcl version: #1
{"object_type": "report_status", "percent" : 67}
Warning: Ignored 592 assignments for entity "ghrd_top" -- entity does not exist in design
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
{"object_type": "report_status", "percent" : 70}
Info: Reading SDC File: '/home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_reset_controller.sdc'
Info: Reading SDC File: '/home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0.sdc'
Info: Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0|hps_0|hps_io|border|hps_sdram_inst
Warning: Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock
Warning: Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID
Warning: Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID
Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks
Info: Reading SDC File: '/home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_hps_0_hps_io_border.sdc'
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection
Warning: Ignored filter at testeHps_hps_0_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port
Warning: Ignored set_false_path at testeHps_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection
Warning: Node: clock_50 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
Info: Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: The following assignments are ignored by the derive_clock_uncertainty command
Info: The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info: Worst-case setup slack is 1.730
Info: Worst-case hold slack is 0.143
Info: Worst-case recovery slack is 3.375
Info: Worst-case removal slack is 0.470
Info: Worst-case minimum pulse width slack is 0.608
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0|hps_0|hps_io|border|hps_sdram_inst
Info: Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730
Info: Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143
Info: Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375
Info: Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470
Info: Core: hps_sdram_p0 - Instance: u0|hps_0|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Slow 1100mV 85C Model)               |    0.6  0.583
Info: Bus Turnaround Time (Slow 1100mV 85C Model)           |  3.303     --
Info: Core (Slow 1100mV 85C Model)                          |   1.73  0.143
Info: Core Recovery/Removal (Slow 1100mV 85C Model)         |  3.375   0.47
Info: DQS vs CK (Slow 1100mV 85C Model)                     |  0.657  0.274
Info: Postamble (Slow 1100mV 85C Model)                     |  0.489  0.489
Info: Read Capture (Slow 1100mV 85C Model)                  |  0.234  0.187
Info: Write (Slow 1100mV 85C Model)                         |  0.243  0.243
Info: Analyzing Slow 1100mV 0C Model
Info: Started post-fitting delay annotation
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 83}
{"object_type": "report_status", "percent" : 83}
Info: Delay annotation completed successfully
Warning: Node: clock_50 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
Info: Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: The following assignments are ignored by the derive_clock_uncertainty command
Info: The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
Info: Worst-case setup slack is 1.727
Info: Worst-case hold slack is 0.162
Info: Worst-case recovery slack is 3.468
Info: Worst-case removal slack is 0.460
Info: Worst-case minimum pulse width slack is 0.613
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0|hps_0|hps_io|border|hps_sdram_inst
Info: Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727
Info: Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162
Info: Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468
Info: Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460
Info: Core: hps_sdram_p0 - Instance: u0|hps_0|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Slow 1100mV 0C Model)                |  0.588  0.582
Info: Bus Turnaround Time (Slow 1100mV 0C Model)            |   3.33     --
Info: Core (Slow 1100mV 0C Model)                           |  1.727  0.162
Info: Core Recovery/Removal (Slow 1100mV 0C Model)          |  3.468   0.46
Info: DQS vs CK (Slow 1100mV 0C Model)                      |  0.663  0.313
Info: Postamble (Slow 1100mV 0C Model)                      |  0.475  0.475
Info: Read Capture (Slow 1100mV 0C Model)                   |   0.25  0.203
Info: Write (Slow 1100mV 0C Model)                          |  0.255  0.255
Info: Analyzing Fast 1100mV 85C Model
Info: Started post-fitting delay annotation
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 83}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 83}
Info: Delay annotation completed successfully
Warning: Node: clock_50 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
Info: Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: The following assignments are ignored by the derive_clock_uncertainty command
Info: The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
Info: Worst-case setup slack is 2.110
Info: Worst-case hold slack is 0.084
Info: Worst-case recovery slack is 3.727
Info: Worst-case removal slack is 0.497
Info: Worst-case minimum pulse width slack is 0.883
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0|hps_0|hps_io|border|hps_sdram_inst
Info: Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110
Info: Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084
Info: Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727
Info: Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497
Info: Core: hps_sdram_p0 - Instance: u0|hps_0|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Fast 1100mV 85C Model)               |  0.632  0.639
Info: Bus Turnaround Time (Fast 1100mV 85C Model)           |  3.439     --
Info: Core (Fast 1100mV 85C Model)                          |   2.11  0.084
Info: Core Recovery/Removal (Fast 1100mV 85C Model)         |  3.727  0.497
Info: DQS vs CK (Fast 1100mV 85C Model)                     |   0.72   0.41
Info: Postamble (Fast 1100mV 85C Model)                     |  0.591  0.591
Info: Read Capture (Fast 1100mV 85C Model)                  |  0.371  0.324
Info: Write (Fast 1100mV 85C Model)                         |  0.313  0.313
Info: Analyzing Fast 1100mV 0C Model
Warning: Node: clock_50 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
Info: Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: The following assignments are ignored by the derive_clock_uncertainty command
Info: The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
Info: Worst-case setup slack is 2.110
Info: Worst-case hold slack is 0.077
Info: Worst-case recovery slack is 3.825
Info: Worst-case removal slack is 0.473
Info: Worst-case minimum pulse width slack is 0.887
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0|hps_0|hps_io|border|hps_sdram_inst
Info: Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110
Info: Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077
Info: Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825
Info: Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473
Info: Core: hps_sdram_p0 - Instance: u0|hps_0|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Fast 1100mV 0C Model)                |  0.597  0.661
Info: Bus Turnaround Time (Fast 1100mV 0C Model)            |  3.452     --
Info: Core (Fast 1100mV 0C Model)                           |   2.11  0.077
Info: Core Recovery/Removal (Fast 1100mV 0C Model)          |  3.825  0.473
Info: DQS vs CK (Fast 1100mV 0C Model)                      |  0.717  0.438
Info: Postamble (Fast 1100mV 0C Model)                      |  0.596  0.596
Info: Read Capture (Fast 1100mV 0C Model)                   |  0.371  0.324
Info: Write (Fast 1100mV 0C Model)                          |  0.326  0.326
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Generated JSON formatted report files in /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/hpstut.sta.json_files/
Info: Generated JSON formatted report files in /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/hpstut.flow.json_files/
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 689 warnings
Info: Generated JSON formatted report files in /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/hpstut.sta.json_files/
{"object_type": "report_status", "percent" : 83}
{"object_type": "refresh_report"}
{"object_type": "report_status", "percent" : 83}
{"object_type": "report_status", "percent" : 84}
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off hpstut -c hpstut
{"object_type": "refresh_report"}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning: Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
{"object_type": "report_status", "percent" : 84}
{"object_type": "report_status", "percent" : 87}
{"object_type": "report_status", "percent" : 90}
{"object_type": "report_status", "percent" : 91}
Info: Generated file hpstut.vho in folder "/home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/simulation/modelsim/" for EDA simulation tool
{"object_type": "report_status", "percent" : 92}
{"object_type": "report_status", "percent" : 99}
Info: Generated JSON formatted report files in /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/hpstut.eda.json_files/
Info: Generated JSON formatted report files in /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/hpstut.flow.json_files/
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
{"object_type": "report_status", "percent" : 100}
{"object_type": "refresh_report"}
Info: Quartus Prime Full Compilation was successful. 0 errors, 1688 warnings
Info: The full compiler reports are being uploaded to the Notification Center server ...
Info: Evaluation of Tcl script /opt/intelFPGA/16.1/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 1688 warnings
