// Seed: 3966923836
`resetall
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output id_4,
    input id_5,
    input id_6
);
  logic id_7;
  type_11(
      id_3, id_1
  );
  logic id_8 = id_6[1];
  always @(id_2 or posedge 1) id_4 = 1;
endmodule
