{"position": "Staff Analog Design Engineer", "company": "Intel Corporation", "profiles": ["Experience Senior Staff Analog Design Engineer Intel Corporation September 1996  \u2013 Present (19 years) Chandler, AZ Circuit Architecture, Design and Development of High Speed Serial Interfaces like PCI-Express, SATA3, USB2, USB3, GbE, HDMI, DisplayPort & Memory interfaces like DDR3/LPDDR4, Clocking Circuits, DLL, PLL, ADC, LDO. Senior Design Engineer Intel Penang Design Center September 1994  \u2013  July 1996  (1 year 11 months) Penang, Malaysia Senior IC Design Engineer Usha Matra MHS July 1991  \u2013  August 1994  (3 years 2 months) New Delhi Area, India Senior Staff Analog Design Engineer Intel Corporation September 1996  \u2013 Present (19 years) Chandler, AZ Circuit Architecture, Design and Development of High Speed Serial Interfaces like PCI-Express, SATA3, USB2, USB3, GbE, HDMI, DisplayPort & Memory interfaces like DDR3/LPDDR4, Clocking Circuits, DLL, PLL, ADC, LDO. Senior Staff Analog Design Engineer Intel Corporation September 1996  \u2013 Present (19 years) Chandler, AZ Circuit Architecture, Design and Development of High Speed Serial Interfaces like PCI-Express, SATA3, USB2, USB3, GbE, HDMI, DisplayPort & Memory interfaces like DDR3/LPDDR4, Clocking Circuits, DLL, PLL, ADC, LDO. Senior Design Engineer Intel Penang Design Center September 1994  \u2013  July 1996  (1 year 11 months) Penang, Malaysia Senior Design Engineer Intel Penang Design Center September 1994  \u2013  July 1996  (1 year 11 months) Penang, Malaysia Senior IC Design Engineer Usha Matra MHS July 1991  \u2013  August 1994  (3 years 2 months) New Delhi Area, India Senior IC Design Engineer Usha Matra MHS July 1991  \u2013  August 1994  (3 years 2 months) New Delhi Area, India Languages English Native or bilingual proficiency Telugu Native or bilingual proficiency Hindi Full professional proficiency English Native or bilingual proficiency Telugu Native or bilingual proficiency Hindi Full professional proficiency English Native or bilingual proficiency Telugu Native or bilingual proficiency Hindi Full professional proficiency Native or bilingual proficiency Native or bilingual proficiency Full professional proficiency Skills IC Analog Circuit Design Semiconductors ASIC SoC Analog Mixed Signal CMOS Verilog Debugging Semiconductor Industry VLSI Circuit Design Integrated Circuit... PLL Cadence Virtuoso See 1+ \u00a0 \u00a0 See less Skills  IC Analog Circuit Design Semiconductors ASIC SoC Analog Mixed Signal CMOS Verilog Debugging Semiconductor Industry VLSI Circuit Design Integrated Circuit... PLL Cadence Virtuoso See 1+ \u00a0 \u00a0 See less IC Analog Circuit Design Semiconductors ASIC SoC Analog Mixed Signal CMOS Verilog Debugging Semiconductor Industry VLSI Circuit Design Integrated Circuit... PLL Cadence Virtuoso See 1+ \u00a0 \u00a0 See less IC Analog Circuit Design Semiconductors ASIC SoC Analog Mixed Signal CMOS Verilog Debugging Semiconductor Industry VLSI Circuit Design Integrated Circuit... PLL Cadence Virtuoso See 1+ \u00a0 \u00a0 See less Education Birla Institute of Technology and Science, Pilani Master of Engineering (M.E.),  Microelectronics 1990  \u2013 1991 University of Mysore Bachelor of Engineering (B.E.),  Electronics and Communications Engineering 1983  \u2013 1987 Birla Institute of Technology and Science, Pilani Master of Engineering (M.E.),  Microelectronics 1990  \u2013 1991 Birla Institute of Technology and Science, Pilani Master of Engineering (M.E.),  Microelectronics 1990  \u2013 1991 Birla Institute of Technology and Science, Pilani Master of Engineering (M.E.),  Microelectronics 1990  \u2013 1991 University of Mysore Bachelor of Engineering (B.E.),  Electronics and Communications Engineering 1983  \u2013 1987 University of Mysore Bachelor of Engineering (B.E.),  Electronics and Communications Engineering 1983  \u2013 1987 University of Mysore Bachelor of Engineering (B.E.),  Electronics and Communications Engineering 1983  \u2013 1987 ", "Experience Staff Analog Design Engineer, Pre-Silicon QRE Intel Corporation 1983  \u2013 Present (32 years) Folsom, CA Pre-Silicon Quality and Reliability Engineering. Everything related to reliability testing prior to tape-in. Staff Analog Design Engineer, Pre-Silicon QRE Intel Corporation 1983  \u2013 Present (32 years) Folsom, CA Pre-Silicon Quality and Reliability Engineering. Everything related to reliability testing prior to tape-in. Staff Analog Design Engineer, Pre-Silicon QRE Intel Corporation 1983  \u2013 Present (32 years) Folsom, CA Pre-Silicon Quality and Reliability Engineering. Everything related to reliability testing prior to tape-in. Skills Spectre CMOS Cadence Virtuoso ASIC Verilog PCIe VLSI IC SoC Mixed Signal SPICE Semiconductors Low-power Design Skills  Spectre CMOS Cadence Virtuoso ASIC Verilog PCIe VLSI IC SoC Mixed Signal SPICE Semiconductors Low-power Design Spectre CMOS Cadence Virtuoso ASIC Verilog PCIe VLSI IC SoC Mixed Signal SPICE Semiconductors Low-power Design Spectre CMOS Cadence Virtuoso ASIC Verilog PCIe VLSI IC SoC Mixed Signal SPICE Semiconductors Low-power Design Education Portland State University MSEE,  Electrical and Computer Engineering 1988  \u2013 1990 Colgate University BA,  Physics 1980  \u2013 1983 Portland State University MSEE,  Electrical and Computer Engineering 1988  \u2013 1990 Portland State University MSEE,  Electrical and Computer Engineering 1988  \u2013 1990 Portland State University MSEE,  Electrical and Computer Engineering 1988  \u2013 1990 Colgate University BA,  Physics 1980  \u2013 1983 Colgate University BA,  Physics 1980  \u2013 1983 Colgate University BA,  Physics 1980  \u2013 1983 ", "Summary I have received my PhD degree from Texas A&M University. During my PhD study, I worked on automatic tuning of high-speed high-Q Continuous-Time filters at Analog and Mixed-Signal Center. At Intel, I have worked on various high-speed interfaces including but not limited to DDR, GDDR, PCI express. My research interest include low-power low-voltage Analog IC design, high-speed wireline trasceivers, Continuous-time Filters. I have hands-on experience in deep sub-micron CMOS technologies such as 14nm, 22nm, and 45nm. Specialties:Analog circuit design \nHigh-speed wireline transceivers \nAutomatic Tuning of Continuous-Time Filters Summary I have received my PhD degree from Texas A&M University. During my PhD study, I worked on automatic tuning of high-speed high-Q Continuous-Time filters at Analog and Mixed-Signal Center. At Intel, I have worked on various high-speed interfaces including but not limited to DDR, GDDR, PCI express. My research interest include low-power low-voltage Analog IC design, high-speed wireline trasceivers, Continuous-time Filters. I have hands-on experience in deep sub-micron CMOS technologies such as 14nm, 22nm, and 45nm. Specialties:Analog circuit design \nHigh-speed wireline transceivers \nAutomatic Tuning of Continuous-Time Filters I have received my PhD degree from Texas A&M University. During my PhD study, I worked on automatic tuning of high-speed high-Q Continuous-Time filters at Analog and Mixed-Signal Center. At Intel, I have worked on various high-speed interfaces including but not limited to DDR, GDDR, PCI express. My research interest include low-power low-voltage Analog IC design, high-speed wireline trasceivers, Continuous-time Filters. I have hands-on experience in deep sub-micron CMOS technologies such as 14nm, 22nm, and 45nm. Specialties:Analog circuit design \nHigh-speed wireline transceivers \nAutomatic Tuning of Continuous-Time Filters I have received my PhD degree from Texas A&M University. During my PhD study, I worked on automatic tuning of high-speed high-Q Continuous-Time filters at Analog and Mixed-Signal Center. At Intel, I have worked on various high-speed interfaces including but not limited to DDR, GDDR, PCI express. My research interest include low-power low-voltage Analog IC design, high-speed wireline trasceivers, Continuous-time Filters. I have hands-on experience in deep sub-micron CMOS technologies such as 14nm, 22nm, and 45nm. Specialties:Analog circuit design \nHigh-speed wireline transceivers \nAutomatic Tuning of Continuous-Time Filters Experience Staff Analog Design Engineer Intel Corporation June 2007  \u2013 Present (8 years 3 months) Folsom, CA Mod-Phy interface \n\u2022 has worked on 14nm CMOS Mod-Phy interface which support number of protocols including USB and PCIe. Receiver circuits and DFE (Decision Feedback Equalizer) \n \nPCIe/Uniphy interface \n\u2022 has worked on 10nm and 14nm CMOS PCIe/Uniphy interface for server Xeon and Xeon Phi products. \n \nGDDR5 interface for Larrabee architecture (Intel\u2019s first GDDR interface) in 22nm, and 45nm CMOS \n\u2022 Designed a novel receiver front-end which is tolerant to electrical over-stress, demonstrated to work at 5.6Gb/s on a 45nm silicon. \n\u2022 Led the clock distribution work for the whole GDDR interface. Designed an analog phase interpolator circuit with duty cycle corrector in 32nm. Consultant TUBITAK April 2013  \u2013  June 2013  (3 months) Kocaeli, Turkey Designed, simulated, and tested single-photon detection mode circuits using off-the-shelf components at 200MHz \nBuilt matlab model for Transimpedance amplifier based linear mode APD circuits Senior Analog Design Engineer Intel August 2004  \u2013  July 2007  (3 years) I worked on new memory technology beyond DDR3 for high-speed serial interface IO circuits. This work included research, path finding, design, simulation, modeling, and layout supervision. Research Assistant Texas A&M University August 2000  \u2013  June 2004  (3 years 11 months) worked on automatic tuning circuits for high-Q high-frequency Bandbass Filters Teaching Assistant Texas A&M University August 2003  \u2013  May 2004  (10 months) I was TA for Operational Amplifiers (ELEN 457) & Electronic Circuits (ELEN 326) Staff Analog Design Engineer Intel Corporation June 2007  \u2013 Present (8 years 3 months) Folsom, CA Mod-Phy interface \n\u2022 has worked on 14nm CMOS Mod-Phy interface which support number of protocols including USB and PCIe. Receiver circuits and DFE (Decision Feedback Equalizer) \n \nPCIe/Uniphy interface \n\u2022 has worked on 10nm and 14nm CMOS PCIe/Uniphy interface for server Xeon and Xeon Phi products. \n \nGDDR5 interface for Larrabee architecture (Intel\u2019s first GDDR interface) in 22nm, and 45nm CMOS \n\u2022 Designed a novel receiver front-end which is tolerant to electrical over-stress, demonstrated to work at 5.6Gb/s on a 45nm silicon. \n\u2022 Led the clock distribution work for the whole GDDR interface. Designed an analog phase interpolator circuit with duty cycle corrector in 32nm. Staff Analog Design Engineer Intel Corporation June 2007  \u2013 Present (8 years 3 months) Folsom, CA Mod-Phy interface \n\u2022 has worked on 14nm CMOS Mod-Phy interface which support number of protocols including USB and PCIe. Receiver circuits and DFE (Decision Feedback Equalizer) \n \nPCIe/Uniphy interface \n\u2022 has worked on 10nm and 14nm CMOS PCIe/Uniphy interface for server Xeon and Xeon Phi products. \n \nGDDR5 interface for Larrabee architecture (Intel\u2019s first GDDR interface) in 22nm, and 45nm CMOS \n\u2022 Designed a novel receiver front-end which is tolerant to electrical over-stress, demonstrated to work at 5.6Gb/s on a 45nm silicon. \n\u2022 Led the clock distribution work for the whole GDDR interface. Designed an analog phase interpolator circuit with duty cycle corrector in 32nm. Consultant TUBITAK April 2013  \u2013  June 2013  (3 months) Kocaeli, Turkey Designed, simulated, and tested single-photon detection mode circuits using off-the-shelf components at 200MHz \nBuilt matlab model for Transimpedance amplifier based linear mode APD circuits Consultant TUBITAK April 2013  \u2013  June 2013  (3 months) Kocaeli, Turkey Designed, simulated, and tested single-photon detection mode circuits using off-the-shelf components at 200MHz \nBuilt matlab model for Transimpedance amplifier based linear mode APD circuits Senior Analog Design Engineer Intel August 2004  \u2013  July 2007  (3 years) I worked on new memory technology beyond DDR3 for high-speed serial interface IO circuits. This work included research, path finding, design, simulation, modeling, and layout supervision. Senior Analog Design Engineer Intel August 2004  \u2013  July 2007  (3 years) I worked on new memory technology beyond DDR3 for high-speed serial interface IO circuits. This work included research, path finding, design, simulation, modeling, and layout supervision. Research Assistant Texas A&M University August 2000  \u2013  June 2004  (3 years 11 months) worked on automatic tuning circuits for high-Q high-frequency Bandbass Filters Research Assistant Texas A&M University August 2000  \u2013  June 2004  (3 years 11 months) worked on automatic tuning circuits for high-Q high-frequency Bandbass Filters Teaching Assistant Texas A&M University August 2003  \u2013  May 2004  (10 months) I was TA for Operational Amplifiers (ELEN 457) & Electronic Circuits (ELEN 326) Teaching Assistant Texas A&M University August 2003  \u2013  May 2004  (10 months) I was TA for Operational Amplifiers (ELEN 457) & Electronic Circuits (ELEN 326) Languages Turkish Turkish Turkish Skills Matlab Cadence Virtuoso Analog Design Analog Circuit Design Electronics Electrical Engineering VHDL Simulink CMOS Simulation Verilog Mixed Signal Pspice Spectre C++ Programming LaTeX Perl Labview Java Python PCB design IC TCL Unix Circuit Design Verilog-A Linux Analog Integrated Circuit... Low-power Design PCIe VLSI ASIC Simulations See 20+ \u00a0 \u00a0 See less Skills  Matlab Cadence Virtuoso Analog Design Analog Circuit Design Electronics Electrical Engineering VHDL Simulink CMOS Simulation Verilog Mixed Signal Pspice Spectre C++ Programming LaTeX Perl Labview Java Python PCB design IC TCL Unix Circuit Design Verilog-A Linux Analog Integrated Circuit... Low-power Design PCIe VLSI ASIC Simulations See 20+ \u00a0 \u00a0 See less Matlab Cadence Virtuoso Analog Design Analog Circuit Design Electronics Electrical Engineering VHDL Simulink CMOS Simulation Verilog Mixed Signal Pspice Spectre C++ Programming LaTeX Perl Labview Java Python PCB design IC TCL Unix Circuit Design Verilog-A Linux Analog Integrated Circuit... Low-power Design PCIe VLSI ASIC Simulations See 20+ \u00a0 \u00a0 See less Matlab Cadence Virtuoso Analog Design Analog Circuit Design Electronics Electrical Engineering VHDL Simulink CMOS Simulation Verilog Mixed Signal Pspice Spectre C++ Programming LaTeX Perl Labview Java Python PCB design IC TCL Unix Circuit Design Verilog-A Linux Analog Integrated Circuit... Low-power Design PCIe VLSI ASIC Simulations See 20+ \u00a0 \u00a0 See less Education Texas A&M University PhD,  Electrical Engineering 2000  \u2013 2004 Activities and Societies:\u00a0 Turkish Student Assoc.\nScience club Bilkent University BS,  Electrical and Electronics Engineering 1995  \u2013 2000 Texas A&M University PhD,  Electrical Engineering 2000  \u2013 2004 Activities and Societies:\u00a0 Turkish Student Assoc.\nScience club Texas A&M University PhD,  Electrical Engineering 2000  \u2013 2004 Activities and Societies:\u00a0 Turkish Student Assoc.\nScience club Texas A&M University PhD,  Electrical Engineering 2000  \u2013 2004 Activities and Societies:\u00a0 Turkish Student Assoc.\nScience club Bilkent University BS,  Electrical and Electronics Engineering 1995  \u2013 2000 Bilkent University BS,  Electrical and Electronics Engineering 1995  \u2013 2000 Bilkent University BS,  Electrical and Electronics Engineering 1995  \u2013 2000 ", "Skills Analog DFT Static Timing Analysis Microprocessors Perl Debugging IC SPICE Analog Circuit Design DDR DDR3 Mixed Signal Circuit Design Processors Low-power Design Skills  Analog DFT Static Timing Analysis Microprocessors Perl Debugging IC SPICE Analog Circuit Design DDR DDR3 Mixed Signal Circuit Design Processors Low-power Design Analog DFT Static Timing Analysis Microprocessors Perl Debugging IC SPICE Analog Circuit Design DDR DDR3 Mixed Signal Circuit Design Processors Low-power Design Analog DFT Static Timing Analysis Microprocessors Perl Debugging IC SPICE Analog Circuit Design DDR DDR3 Mixed Signal Circuit Design Processors Low-power Design "]}