
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000038                       # Number of seconds simulated
sim_ticks                                    37733000                       # Number of ticks simulated
final_tick                                   37733000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135448                       # Simulator instruction rate (inst/s)
host_op_rate                                   145330                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50233761                       # Simulator tick rate (ticks/s)
host_mem_usage                                 679188                       # Number of bytes of host memory used
host_seconds                                     0.75                       # Real time elapsed on the host
sim_insts                                      101737                       # Number of instructions simulated
sim_ops                                        109162                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          20032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              89600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         62656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             8                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  8                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        1017676835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         530888082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          88198659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          25441921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          93287043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          25441921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          94983171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          25441921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          88198659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          27138049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          93287043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          25441921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          94983171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          27138049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          89894787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          27138049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2374579281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1017676835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     88198659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     93287043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     94983171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     88198659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     93287043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     94983171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     89894787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1660509368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        13569024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13569024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        13569024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1017676835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        530888082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         88198659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         25441921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         93287043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         25441921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         94983171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         25441921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         88198659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         27138049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         93287043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         25441921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         94983171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         27138049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         89894787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         27138049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2388148305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1401                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          8                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1401                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        8                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  89664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   89664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  512                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      37724500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1401                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    8                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    306.077193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.721667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.240946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          125     43.86%     43.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           56     19.65%     63.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24      8.42%     71.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      3.86%     75.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      3.86%     79.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      3.86%     83.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.11%     85.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      2.81%     88.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           33     11.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          285                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     34045000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                60313750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7005000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24300.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43050.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2376.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2376.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1104                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      26773.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1323000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   721875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5701800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21446820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                66750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               31294485                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            994.541294                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        15000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30424000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   189000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   103125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1076400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20423385                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               927750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24753900                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            788.215252                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      2113500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      28931000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9159                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             6754                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              941                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                6437                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   2871                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            44.601522                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    907                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                11                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 124                       # Number of system calls
system.cpu0.numCycles                           75467                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             18767                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         44872                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9159                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              3778                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        22237                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1987                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     5539                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  608                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             42001                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.253327                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.660472                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   32892     78.31%     78.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     719      1.71%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     928      2.21%     82.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     706      1.68%     83.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     597      1.42%     85.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     545      1.30%     86.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     577      1.37%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     923      2.20%     90.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4114      9.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               42001                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.121364                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.594591                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14655                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                19297                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     6111                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1247                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   691                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1070                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  312                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 44782                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1176                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   691                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   15478                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2753                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9711                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     6500                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 6868                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 42815                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  1848                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    58                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  4790                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              48241                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               198252                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           50535                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                26954                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   21287                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               149                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           148                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     5987                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                6887                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               5997                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              542                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             450                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     40106                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                291                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    27990                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2051                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          16745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        59574                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            91                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        42001                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.666413                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.910221                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              26741     63.67%     63.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               2530      6.02%     69.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              12730     30.31%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          42001                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                18452     65.92%     65.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 113      0.40%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     66.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.34% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                4903     17.52%     83.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               4519     16.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 27990                       # Type of FU issued
system.cpu0.iq.rate                          0.370891                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads             99976                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            57142                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        26945                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 27962                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              64                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3341                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1821                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   691                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2380                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  225                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              40406                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts               94                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 6887                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                5997                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               136                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    13                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  201                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            28                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           104                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          569                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 673                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                27559                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 4717                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              431                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            9                       # number of nop insts executed
system.cpu0.iew.exec_refs                        9127                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    4487                       # Number of branches executed
system.cpu0.iew.exec_stores                      4410                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.365179                       # Inst execution rate
system.cpu0.iew.wb_sent                         27148                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        26973                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    15010                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    33462                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.357414                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.448569                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          16757                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            200                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              639                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        39459                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.599407                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.249591                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        28469     72.15%     72.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         4392     11.13%     83.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         4132     10.47%     93.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          964      2.44%     96.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          399      1.01%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          587      1.49%     98.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          218      0.55%     99.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          119      0.30%     99.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          179      0.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        39459                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               19530                       # Number of instructions committed
system.cpu0.commit.committedOps                 23652                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          7722                       # Number of memory references committed
system.cpu0.commit.loads                         3546                       # Number of loads committed
system.cpu0.commit.membars                        115                       # Number of memory barriers committed
system.cpu0.commit.branches                      3847                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    20348                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 311                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           15819     66.88%     66.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            108      0.46%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     67.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     67.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     67.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.35% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           3546     14.99%     82.34% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4176     17.66%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            23652                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  179                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       79311                       # The number of ROB reads
system.cpu0.rob.rob_writes                      83369                       # The number of ROB writes
system.cpu0.timesIdled                            397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          33466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      19530                       # Number of Instructions Simulated
system.cpu0.committedOps                        23652                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.864158                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.864158                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.258789                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.258789                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   31354                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  15256                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                    95602                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   15512                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  10398                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               17                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          167.631559                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               6695                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              300                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.316667                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   167.631559                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.163703                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.163703                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          283                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.276367                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            17439                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           17439                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         4171                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           4171                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2426                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         6597                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            6597                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         6600                       # number of overall hits
system.cpu0.dcache.overall_hits::total           6600                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          252                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          252                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1599                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1599                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1851                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1851                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1851                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1851                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     14429022                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     14429022                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     91744475                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     91744475                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       139750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       139750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        37499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    106173497                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    106173497                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    106173497                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    106173497                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         4423                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         4423                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         4025                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         4025                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         8448                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         8448                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         8451                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         8451                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.056975                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.056975                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.397267                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.397267                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.219105                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.219105                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.219027                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.219027                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 57258.023810                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57258.023810                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 57376.156973                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57376.156973                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 34937.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34937.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12499.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12499.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 57360.074014                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57360.074014                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 57360.074014                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57360.074014                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    30.466667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu0.dcache.writebacks::total                8                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           97                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           97                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1431                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1431                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1528                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1528                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          155                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          168                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          168                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          323                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          323                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          323                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          323                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9377248                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9377248                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     10301751                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10301751                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       126750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       126750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     19678999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     19678999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     19678999                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     19678999                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.035044                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.035044                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.041739                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041739                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.038234                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038234                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.038220                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038220                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 60498.374194                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 60498.374194                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 61319.946429                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61319.946429                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 31687.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31687.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 60925.693498                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 60925.693498                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 60925.693498                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 60925.693498                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              224                       # number of replacements
system.cpu0.icache.tags.tagsinuse          246.686843                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               4758                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              600                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.930000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   246.686843                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.481810                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.481810                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            11678                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           11678                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         4758                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           4758                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         4758                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            4758                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         4758                       # number of overall hits
system.cpu0.icache.overall_hits::total           4758                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          781                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          781                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          781                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           781                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          781                       # number of overall misses
system.cpu0.icache.overall_misses::total          781                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     43756250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43756250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     43756250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43756250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     43756250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43756250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         5539                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         5539                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         5539                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         5539                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         5539                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         5539                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.141000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141000                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.141000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.141000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141000                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56025.928297                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56025.928297                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56025.928297                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56025.928297                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56025.928297                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56025.928297                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          134                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          180                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          180                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          180                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          180                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          180                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          180                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          601                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          601                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          601                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          601                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33516000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33516000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33516000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33516000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33516000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33516000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.108503                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.108503                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.108503                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.108503                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.108503                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.108503                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 55767.054908                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55767.054908                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 55767.054908                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55767.054908                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 55767.054908                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55767.054908                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   4611                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             4238                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              112                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                2901                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   2221                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            76.559807                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    131                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           15793                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2239                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         19366                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       4611                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              2352                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         8822                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    265                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                      628                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   68                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             11233                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.850263                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.267705                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    8285     73.76%     73.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     158      1.41%     75.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      28      0.25%     75.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     124      1.10%     76.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                      75      0.67%     77.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     112      1.00%     78.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      95      0.85%     79.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      80      0.71%     79.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2276     20.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               11233                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.291965                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.226239                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2126                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 6417                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                      810                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 1775                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   105                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 180                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 19196                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   105                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2781                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    281                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1485                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     1911                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 4670                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 18800                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  4638                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              31776                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups                90955                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           25127                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                28039                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    3730                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                32                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            31                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     8722                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                2686                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                738                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              188                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              85                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     18442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 52                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    16514                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              362                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           2571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        10125                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        11233                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.470133                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.868501                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               2837     25.26%     25.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                278      2.47%     27.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               8118     72.27%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          11233                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                13578     82.22%     82.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  52      0.31%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                2453     14.85%     97.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                431      2.61%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 16514                       # Type of FU issued
system.cpu1.iq.rate                          1.045653                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             44621                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            21068                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        16342                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 16514                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          429                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          342                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   105                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    268                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              18497                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 2686                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 738                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                25                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            23                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                  92                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                16446                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 2414                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               66                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        2836                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    3776                       # Number of branches executed
system.cpu1.iew.exec_stores                       422                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.041347                       # Inst execution rate
system.cpu1.iew.wb_sent                         16371                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        16342                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    11656                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    23374                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.034762                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.498674                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           2543                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts               85                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        10860                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.466206                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.704168                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3712     34.18%     34.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         3799     34.98%     69.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          907      8.35%     77.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1113     10.25%     87.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           53      0.49%     88.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1096     10.09%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           43      0.40%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           75      0.69%     99.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8           62      0.57%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        10860                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               15337                       # Number of instructions committed
system.cpu1.commit.committedOps                 15923                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          2653                       # Number of memory references committed
system.cpu1.commit.loads                         2257                       # Number of loads committed
system.cpu1.commit.membars                         26                       # Number of memory barriers committed
system.cpu1.commit.branches                      3712                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    12315                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  65                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           13219     83.02%     83.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             51      0.32%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.34% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           2257     14.17%     97.51% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           396      2.49%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            15923                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                   62                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       29043                       # The number of ROB reads
system.cpu1.rob.rob_writes                      37336                       # The number of ROB writes
system.cpu1.timesIdled                             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       59673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      15337                       # Number of Instructions Simulated
system.cpu1.committedOps                        15923                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.029732                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.029732                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.971126                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.971126                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   21924                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   7116                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    56355                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   21566                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   3297                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            4.690066                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2688                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               29                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            92.689655                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     4.690066                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.004580                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.004580                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.028320                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             5625                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            5625                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         2322                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           2322                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           362                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         2684                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            2684                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         2686                       # number of overall hits
system.cpu1.dcache.overall_hits::total           2686                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           70                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           27                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data           97                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            97                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data           98                       # number of overall misses
system.cpu1.dcache.overall_misses::total           98                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2585470                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2585470                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1452752                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1452752                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        44000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        44000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      4038222                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      4038222                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      4038222                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      4038222                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         2392                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2392                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          389                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          389                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         2781                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         2781                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         2784                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         2784                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.029264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029264                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.069409                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.069409                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.034880                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034880                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.035201                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035201                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 36935.285714                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36935.285714                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 53805.629630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53805.629630                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14666.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14666.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 41631.154639                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41631.154639                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 41206.346939                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41206.346939                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           39                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           16                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           55                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           55                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           31                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           11                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           42                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           43                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1217253                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1217253                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       490499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       490499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        35000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        35000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1707752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1707752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1716752                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1716752                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.012960                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012960                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.028278                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028278                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.015102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.015102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.015445                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.015445                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 39266.225806                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39266.225806                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 44590.818182                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 44590.818182                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 40660.761905                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40660.761905                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 39924.465116                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39924.465116                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            7.741938                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                548                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            10.538462                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     7.741938                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.015121                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.015121                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             1308                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            1308                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst          548                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            548                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst          548                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             548                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst          548                       # number of overall hits
system.cpu1.icache.overall_hits::total            548                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           80                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           80                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            80                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           80                       # number of overall misses
system.cpu1.icache.overall_misses::total           80                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      6895500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6895500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      6895500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6895500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      6895500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6895500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst          628                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          628                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst          628                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          628                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst          628                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          628                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.127389                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.127389                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.127389                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.127389                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.127389                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.127389                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 86193.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 86193.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 86193.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 86193.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 86193.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 86193.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          199                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    99.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           28                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           28                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4775500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4775500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4775500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4775500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4775500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4775500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.082803                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.082803                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.082803                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.082803                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.082803                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.082803                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 91836.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 91836.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 91836.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 91836.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 91836.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 91836.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   3994                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             3616                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              118                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                2383                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   1893                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.437684                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    133                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           15276                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              2271                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         16891                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       3994                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              2026                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         7737                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    273                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                      633                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   69                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             10173                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.793866                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.203738                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    7479     73.52%     73.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     218      2.14%     75.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      34      0.33%     76.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     116      1.14%     77.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                      67      0.66%     77.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     130      1.28%     79.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      95      0.93%     80.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     145      1.43%     81.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1889     18.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               10173                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.261456                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.105721                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2076                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 5714                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                      803                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 1473                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   107                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 179                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 16726                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  118                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   107                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    2633                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    297                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1542                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     1703                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 3891                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 16353                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  3855                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              27305                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups                79008                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           21720                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                23452                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    3850                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                36                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            35                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     7306                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                2373                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                653                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              174                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              75                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     15898                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 63                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    14108                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              365                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           2584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         9469                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            17                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        10173                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.386808                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.905531                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               2964     29.14%     29.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                310      3.05%     32.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               6899     67.82%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          10173                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                11527     81.71%     81.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.37%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.07% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                2149     15.23%     97.31% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                380      2.69%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 14108                       # Type of FU issued
system.cpu2.iq.rate                          0.923540                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             38752                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            18552                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        13911                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 14108                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          460                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          302                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   107                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    263                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              15964                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               46                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 2373                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 653                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            19                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                  97                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                14038                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 2118                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts               68                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        2491                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    3191                       # Number of branches executed
system.cpu2.iew.exec_stores                       373                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.918958                       # Inst execution rate
system.cpu2.iew.wb_sent                         13939                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        13911                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                     9891                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    19751                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.910644                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.500785                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           2509                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts               89                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples         9803                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.364582                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.705369                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3843     39.20%     39.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         3157     32.20%     71.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          765      7.80%     79.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          921      9.40%     88.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           23      0.23%     88.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          923      9.42%     98.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           44      0.45%     98.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           60      0.61%     99.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8           67      0.68%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total         9803                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               12874                       # Number of instructions committed
system.cpu2.commit.committedOps                 13377                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          2264                       # Number of memory references committed
system.cpu2.commit.loads                         1913                       # Number of loads committed
system.cpu2.commit.membars                         24                       # Number of memory barriers committed
system.cpu2.commit.branches                      3101                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    10364                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  56                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           11062     82.69%     82.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             51      0.38%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           1913     14.30%     97.38% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           351      2.62%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            13377                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                   67                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       25440                       # The number of ROB reads
system.cpu2.rob.rob_writes                      32222                       # The number of ROB writes
system.cpu2.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           5103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       60190                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      12874                       # Number of Instructions Simulated
system.cpu2.committedOps                        13377                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.186578                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.186578                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.842760                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.842760                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   18655                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   6146                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    48183                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   18170                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   2933                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    35                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            4.616431                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               2294                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               30                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            76.466667                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     4.616431                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.004508                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.004508                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.029297                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             4887                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            4887                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         1977                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           1977                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          313                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           313                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         2290                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            2290                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         2292                       # number of overall hits
system.cpu2.dcache.overall_hits::total           2292                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data           86                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           27                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            8                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            4                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          113                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           113                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          114                       # number of overall misses
system.cpu2.dcache.overall_misses::total          114                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      3936217                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      3936217                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1571750                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1571750                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data       103999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       103999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        20500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        20500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      5507967                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5507967                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      5507967                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5507967                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         2063                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         2063                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          340                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          340                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         2403                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         2403                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         2406                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         2406                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.041687                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.041687                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.079412                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.079412                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.047025                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.047025                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.047382                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.047382                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 45769.965116                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45769.965116                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 58212.962963                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58212.962963                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 12999.875000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12999.875000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         9375                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 48743.070796                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48743.070796                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 48315.500000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 48315.500000                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           55                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           16                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           71                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           71                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           31                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           11                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            4                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           42                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           43                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1434753                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1434753                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       436000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       436000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        78501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        78501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1870753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1870753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1879753                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1879753                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.015027                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015027                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.032353                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.032353                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.017478                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017478                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.017872                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017872                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 46282.354839                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 46282.354839                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 39636.363636                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 39636.363636                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  9812.625000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9812.625000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         7125                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 44541.738095                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 44541.738095                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 43715.186047                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 43715.186047                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            7.455889                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                549                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             9.981818                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.455889                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.014562                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.014562                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             1321                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            1321                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst          549                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            549                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst          549                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             549                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst          549                       # number of overall hits
system.cpu2.icache.overall_hits::total            549                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           84                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           84                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            84                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           84                       # number of overall misses
system.cpu2.icache.overall_misses::total           84                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      7599000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7599000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      7599000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7599000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      7599000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7599000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst          633                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          633                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst          633                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          633                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst          633                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          633                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.132701                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.132701                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.132701                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.132701                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.132701                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.132701                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 90464.285714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 90464.285714                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 90464.285714                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 90464.285714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 90464.285714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 90464.285714                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          206                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          103                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           29                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           29                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           29                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      5539500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5539500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      5539500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5539500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      5539500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5539500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.086888                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.086888                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.086888                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.086888                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.086888                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.086888                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 100718.181818                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 100718.181818                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 100718.181818                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 100718.181818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 100718.181818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 100718.181818                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   3754                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             3382                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              121                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                2121                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   1757                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.838284                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    127                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           14694                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2295                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         15898                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       3754                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              1884                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         7106                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    273                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                      617                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   70                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples              9559                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.800188                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.190544                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    6946     72.66%     72.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     279      2.92%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      27      0.28%     75.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     116      1.21%     77.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                      61      0.64%     77.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     120      1.26%     78.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      91      0.95%     79.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     215      2.25%     82.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1704     17.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                9559                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.255478                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.081938                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2073                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 5233                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                      773                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 1373                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   107                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 176                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 15755                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  113                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   107                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    2596                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    317                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1315                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     1609                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 3615                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 15368                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                  3589                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              25545                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups                74208                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           20414                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                21856                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    3689                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                36                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            34                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     6821                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                2235                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                656                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              130                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              54                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     14977                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 51                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    13215                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              380                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           2583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         9343                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples         9559                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.382467                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.906586                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               2799     29.28%     29.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                305      3.19%     32.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               6455     67.53%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total           9559                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                10785     81.61%     81.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  52      0.39%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.01% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                2024     15.32%     97.32% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                354      2.68%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 13215                       # Type of FU issued
system.cpu3.iq.rate                          0.899347                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             36369                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            17614                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        13010                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 13215                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          461                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          342                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   107                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    267                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              15031                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 2235                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 656                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            19                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 104                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                13137                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 1993                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts               78                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        2336                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    2985                       # Number of branches executed
system.cpu3.iew.exec_stores                       343                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.894038                       # Inst execution rate
system.cpu3.iew.wb_sent                         13037                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        13010                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                     9262                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    18467                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.885395                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.501543                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           2516                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts               92                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples         9184                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.355074                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.698469                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3632     39.55%     39.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2940     32.01%     71.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          711      7.74%     79.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          862      9.39%     88.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           24      0.26%     88.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          863      9.40%     98.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           38      0.41%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           54      0.59%     99.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8           60      0.65%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         9184                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               12000                       # Number of instructions committed
system.cpu3.commit.committedOps                 12445                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          2088                       # Number of memory references committed
system.cpu3.commit.loads                         1774                       # Number of loads committed
system.cpu3.commit.membars                         22                       # Number of memory barriers committed
system.cpu3.commit.branches                      2889                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                     9634                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  50                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           10306     82.81%     82.81% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             51      0.41%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.22% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           1774     14.25%     97.48% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           314      2.52%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            12445                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                   60                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       23929                       # The number of ROB reads
system.cpu3.rob.rob_writes                      30367                       # The number of ROB writes
system.cpu3.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           5135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       60772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      12000                       # Number of Instructions Simulated
system.cpu3.committedOps                        12445                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.224500                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.224500                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.816660                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.816660                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   17453                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   5776                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    45102                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   16957                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   2790                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    31                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            4.352537                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               2133                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               29                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            73.551724                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     4.352537                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.004251                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004251                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.028320                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             4571                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            4571                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         1858                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           1858                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          276                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           276                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         2134                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            2134                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         2136                       # number of overall hits
system.cpu3.dcache.overall_hits::total           2136                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           86                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           28                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            6                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          114                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           114                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          115                       # number of overall misses
system.cpu3.dcache.overall_misses::total          115                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      4563995                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      4563995                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1912754                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1912754                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        82499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        82499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        38999                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        38999                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        28000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        28000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      6476749                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      6476749                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      6476749                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      6476749                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         1944                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         1944                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          304                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          304                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         2248                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         2248                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         2251                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         2251                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.044239                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.044239                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.092105                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.092105                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.050712                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.050712                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.051088                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.051088                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 53069.709302                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53069.709302                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 68312.642857                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 68312.642857                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 13749.833333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13749.833333                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  9749.750000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9749.750000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 56813.587719                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 56813.587719                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 56319.556522                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 56319.556522                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          137                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          137                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           56                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           18                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           74                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           74                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           30                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           40                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           41                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1846002                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1846002                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       536248                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       536248                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        63501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        63501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      2382250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      2382250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      2391250                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      2391250                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.015432                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.015432                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.032895                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.032895                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.017794                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017794                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.018214                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.018214                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 61533.400000                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 61533.400000                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 53624.800000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 53624.800000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 10583.500000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10583.500000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  7125.250000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7125.250000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 59556.250000                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 59556.250000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 58323.170732                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58323.170732                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            7.105015                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                530                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             9.464286                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.105015                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.013877                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.013877                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             1290                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            1290                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst          530                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            530                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst          530                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             530                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst          530                       # number of overall hits
system.cpu3.icache.overall_hits::total            530                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           87                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           87                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            87                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           87                       # number of overall misses
system.cpu3.icache.overall_misses::total           87                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      8075000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8075000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      8075000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8075000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      8075000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8075000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst          617                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          617                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst          617                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          617                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst          617                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          617                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.141005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.141005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.141005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.141005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.141005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.141005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 92816.091954                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 92816.091954                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 92816.091954                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 92816.091954                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 92816.091954                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 92816.091954                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           93                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           31                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           31                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           31                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           56                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           56                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           56                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      5801500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5801500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      5801500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5801500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      5801500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5801500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.090762                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.090762                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.090762                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.090762                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.090762                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.090762                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 103598.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 103598.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 103598.214286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 103598.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 103598.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 103598.214286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   3572                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             3249                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect               94                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                3402                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   1699                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            49.941211                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    109                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           14147                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              2114                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         14780                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       3572                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              1808                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                         6777                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    221                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                      494                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   51                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples              9009                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.769786                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.179931                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    6598     73.24%     73.24% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     269      2.99%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                      16      0.18%     76.40% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                     100      1.11%     77.51% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                      56      0.62%     78.13% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                      94      1.04%     79.18% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                      74      0.82%     80.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                     211      2.34%     82.34% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                    1591     17.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total                9009                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.252492                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.044744                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    1818                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 5126                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                      628                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                 1356                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                    81                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 157                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 14656                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  117                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                    81                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    2329                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    210                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1357                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                     1460                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                 3572                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 14352                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                  3547                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.RenamedOperands              24243                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups                69324                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           19024                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                21392                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    2847                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                33                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            33                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     6835                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                2009                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                595                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              135                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              55                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     14079                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 45                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    12573                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              249                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           2000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined         7936                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples         9009                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.395604                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.904527                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               2608     28.95%     28.95% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1                229      2.54%     31.49% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2               6172     68.51%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total           9009                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                10373     82.50%     82.50% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                   3      0.02%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                1847     14.69%     97.22% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                350      2.78%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 12573                       # Type of FU issued
system.cpu4.iq.rate                          0.888740                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             34402                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            16126                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        12430                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 12573                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          318                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          276                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                    81                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    203                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              14127                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 2009                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                 595                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                21                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            14                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           55                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                  69                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                12517                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 1814                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts               54                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        2157                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    2906                       # Number of branches executed
system.cpu4.iew.exec_stores                       343                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.884781                       # Inst execution rate
system.cpu4.iew.wb_sent                         12452                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        12430                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                     8789                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    17638                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.878632                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.498299                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           1937                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts               65                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples         8725                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.389570                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.692042                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         3295     37.77%     37.77% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1         2876     32.96%     70.73% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2          695      7.97%     78.69% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3          852      9.77%     88.46% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4           10      0.11%     88.57% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5          863      9.89%     98.46% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6           32      0.37%     98.83% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7           61      0.70%     99.53% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8           41      0.47%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total         8725                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               11643                       # Number of instructions committed
system.cpu4.commit.committedOps                 12124                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          2010                       # Number of memory references committed
system.cpu4.commit.loads                         1691                       # Number of loads committed
system.cpu4.commit.membars                         22                       # Number of memory barriers committed
system.cpu4.commit.branches                      2855                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                     9355                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  54                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           10112     83.40%     83.40% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult              2      0.02%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           1691     13.95%     97.37% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           319      2.63%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            12124                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                   41                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       22563                       # The number of ROB reads
system.cpu4.rob.rob_writes                      28476                       # The number of ROB writes
system.cpu4.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           5138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       61319                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      11643                       # Number of Instructions Simulated
system.cpu4.committedOps                        12124                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              1.215065                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        1.215065                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.823001                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.823001                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   16560                       # number of integer regfile reads
system.cpu4.int_regfile_writes                   5361                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                    42798                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   16457                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   2637                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    24                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            3.769890                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               2039                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               26                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            78.423077                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     3.769890                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.003682                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.003682                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             4278                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            4278                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         1743                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           1743                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          292                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           292                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::cpu4.data         2035                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            2035                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         2037                       # number of overall hits
system.cpu4.dcache.overall_hits::total           2037                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data           54                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           19                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            5                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data           73                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data           74                       # number of overall misses
system.cpu4.dcache.overall_misses::total           74                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      2359250                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      2359250                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      2079000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2079000                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        73500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        73500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        37500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      4438250                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      4438250                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      4438250                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      4438250                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         1797                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         1797                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          311                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          311                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         2108                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         2108                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         2111                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         2111                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.030050                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.030050                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.061093                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.061093                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.034630                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.034630                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.035054                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.035054                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 43689.814815                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 43689.814815                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 109421.052632                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 109421.052632                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data        14700                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total        14700                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data        12500                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 60797.945205                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 60797.945205                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 59976.351351                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 59976.351351                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           26                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data           38                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data           38                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           28                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data            7                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            5                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           35                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           36                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      1008500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      1008500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       779000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       779000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        58000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        58000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      1787500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      1787500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      1797000                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      1797000                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.015582                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.015582                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.022508                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.022508                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.016603                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.016603                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.017054                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.017054                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 36017.857143                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 36017.857143                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 111285.714286                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 111285.714286                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         9500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data        11600                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11600                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         9500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 51071.428571                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 51071.428571                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 49916.666667                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 49916.666667                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            6.509429                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                424                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs             8.153846                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     6.509429                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.012714                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.012714                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             1040                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            1040                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst          424                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            424                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst          424                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             424                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst          424                       # number of overall hits
system.cpu4.icache.overall_hits::total            424                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           70                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           70                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           70                       # number of overall misses
system.cpu4.icache.overall_misses::total           70                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      6328500                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6328500                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      6328500                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6328500                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      6328500                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6328500                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst          494                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          494                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst          494                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          494                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst          494                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          494                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.141700                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.141700                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.141700                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.141700                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.141700                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.141700                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 90407.142857                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 90407.142857                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 90407.142857                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 90407.142857                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 90407.142857                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 90407.142857                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          228                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           18                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           18                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           18                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           52                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           52                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           52                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      4884250                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4884250                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      4884250                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4884250                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      4884250                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4884250                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.105263                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.105263                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.105263                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.105263                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.105263                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 93927.884615                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 93927.884615                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 93927.884615                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 93927.884615                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 93927.884615                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 93927.884615                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   3499                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             3155                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              100                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                1914                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   1650                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            86.206897                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    105                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           13663                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              2285                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         14553                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       3499                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              1755                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                         6477                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    229                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                      505                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   53                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples              8884                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.777803                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.197562                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    6558     73.82%     73.82% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     193      2.17%     75.99% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                      19      0.21%     76.20% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                     111      1.25%     77.45% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                      52      0.59%     78.04% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                      96      1.08%     79.12% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                      76      0.86%     79.98% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                     146      1.64%     81.62% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                    1633     18.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total                8884                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.256093                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.065139                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    1744                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 5091                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                      649                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                 1315                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                    85                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 167                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 14506                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                    85                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    2238                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    243                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1416                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                     1458                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                 3444                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 14195                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                  3423                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.RenamedOperands              23705                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups                68529                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           18801                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                20555                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    3146                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                34                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            34                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     6559                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                1970                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                651                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              124                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              50                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     13871                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 43                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    12199                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              338                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           2300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined         8699                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples         8884                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.373143                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.914198                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               2673     30.09%     30.09% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1                223      2.51%     32.60% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2               5988     67.40%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total           8884                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                10085     82.67%     82.67% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                   3      0.02%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.70% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                1792     14.69%     97.39% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                319      2.61%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 12199                       # Type of FU issued
system.cpu5.iq.rate                          0.892849                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             33618                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            16216                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        12061                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 12199                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          358                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          364                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                    85                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    237                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              13917                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 1970                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 651                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                20                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            17                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           64                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                  81                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                12146                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 1762                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts               51                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        2073                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    2822                       # Number of branches executed
system.cpu5.iew.exec_stores                       311                       # Number of stores executed
system.cpu5.iew.exec_rate                    0.888970                       # Inst execution rate
system.cpu5.iew.wb_sent                         12084                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        12061                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                     8559                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    17271                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      0.882749                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.495571                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           2237                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts               71                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples         8562                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.356459                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.675597                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         3340     39.01%     39.01% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1         2774     32.40%     71.41% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2          660      7.71%     79.12% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3          826      9.65%     88.76% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4           10      0.12%     88.88% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5          835      9.75%     98.63% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6           27      0.32%     98.95% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7           55      0.64%     99.59% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8           35      0.41%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total         8562                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               11182                       # Number of instructions committed
system.cpu5.commit.committedOps                 11614                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          1899                       # Number of memory references committed
system.cpu5.commit.loads                         1612                       # Number of loads committed
system.cpu5.commit.membars                         21                       # Number of memory barriers committed
system.cpu5.commit.branches                      2745                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                     8946                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  49                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu            9713     83.63%     83.63% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult              2      0.02%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.65% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           1612     13.88%     97.53% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           287      2.47%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            11614                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                   35                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       22222                       # The number of ROB reads
system.cpu5.rob.rob_writes                      28094                       # The number of ROB writes
system.cpu5.timesIdled                             38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       61803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      11182                       # Number of Instructions Simulated
system.cpu5.committedOps                        11614                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              1.221874                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        1.221874                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              0.818415                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        0.818415                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   16065                       # number of integer regfile reads
system.cpu5.int_regfile_writes                   5213                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                    41535                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   16009                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   2540                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            3.615973                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               1946                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               26                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            74.846154                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     3.615973                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.003531                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.003531                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             4109                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            4109                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         1684                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           1684                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          258                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           258                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::cpu5.data         1942                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            1942                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         1944                       # number of overall hits
system.cpu5.dcache.overall_hits::total           1944                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data           61                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           22                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            4                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data           83                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            83                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data           84                       # number of overall misses
system.cpu5.dcache.overall_misses::total           84                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      2459739                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      2459739                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      2105750                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2105750                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        58000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        58000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        37500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      4565489                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      4565489                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      4565489                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      4565489                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         1745                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         1745                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          280                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          280                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         2025                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         2025                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         2028                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         2028                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.034957                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.034957                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.078571                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.078571                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.040988                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.040988                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.041420                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.041420                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 40323.590164                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 40323.590164                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 95715.909091                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 95715.909091                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data        14500                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total        14500                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data        12500                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 55005.891566                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 55005.891566                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 54351.059524                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 54351.059524                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           33                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           15                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data           48                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data           48                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           28                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data            7                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            4                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           35                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           36                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      1103501                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      1103501                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       657000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       657000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        46000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        46000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      1760501                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      1760501                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      1770001                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      1770001                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.016046                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.016046                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.025000                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.025000                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.017284                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.017284                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.017751                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.017751                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 39410.750000                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 39410.750000                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 93857.142857                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 93857.142857                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         9500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data        11500                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11500                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         9500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 50300.028571                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 50300.028571                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 49166.694444                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 49166.694444                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            6.522786                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                432                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs             7.854545                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     6.522786                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.012740                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.012740                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             1065                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            1065                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst          432                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total            432                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst          432                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total             432                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst          432                       # number of overall hits
system.cpu5.icache.overall_hits::total            432                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           73                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           73                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           73                       # number of overall misses
system.cpu5.icache.overall_misses::total           73                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      6710250                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6710250                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      6710250                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6710250                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      6710250                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6710250                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst          505                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total          505                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst          505                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total          505                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst          505                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total          505                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.144554                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.144554                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.144554                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.144554                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.144554                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.144554                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 91921.232877                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 91921.232877                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 91921.232877                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 91921.232877                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 91921.232877                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 91921.232877                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          132                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          132                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           18                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           18                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           55                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      5333750                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5333750                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      5333750                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5333750                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      5333750                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5333750                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.108911                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.108911                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.108911                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.108911                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.108911                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.108911                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 96977.272727                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 96977.272727                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 96977.272727                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 96977.272727                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 96977.272727                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 96977.272727                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   3430                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             3036                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              111                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                1807                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   1610                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            89.097952                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    118                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           13193                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              2232                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         14393                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       3430                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              1728                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                         6230                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    253                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                      586                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   61                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples              8596                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.845510                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.239748                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    6291     73.19%     73.19% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     135      1.57%     74.76% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                      23      0.27%     75.02% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                     133      1.55%     76.57% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                      65      0.76%     77.33% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     107      1.24%     78.57% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                      84      0.98%     79.55% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                      79      0.92%     80.47% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                    1679     19.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total                8596                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.259986                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.090957                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    1755                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 4770                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                      738                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                 1236                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                    97                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 198                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 14420                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                    97                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    2231                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    284                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1292                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                     1485                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                 3207                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 14045                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                  3186                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.RenamedOperands              22942                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups                67695                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           18480                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                19592                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    3346                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                43                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            43                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     6111                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                1972                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                783                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              133                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              55                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     13701                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 51                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    11775                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              408                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           2608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        10053                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples         8596                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.369823                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.914579                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               2593     30.17%     30.17% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                231      2.69%     32.85% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2               5772     67.15%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total           8596                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                 9650     81.95%     81.95% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                   3      0.03%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.98% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                1759     14.94%     96.92% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                363      3.08%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 11775                       # Type of FU issued
system.cpu6.iq.rate                          0.892519                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             32552                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            16362                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        11612                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 11775                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               1                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          406                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          478                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                    97                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    278                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              13755                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 1972                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 783                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            19                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                  92                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                11709                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 1724                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts               64                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                        2073                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    2700                       # Number of branches executed
system.cpu6.iew.exec_stores                       349                       # Number of stores executed
system.cpu6.iew.exec_rate                    0.887516                       # Inst execution rate
system.cpu6.iew.wb_sent                         11637                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        11612                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                     8179                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    16508                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      0.880164                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.495457                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           2587                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts               82                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples         8221                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.355553                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.677811                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         3214     39.10%     39.10% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1         2648     32.21%     71.31% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2          660      8.03%     79.33% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3          775      9.43%     88.76% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4           13      0.16%     88.92% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5          792      9.63%     98.55% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6           27      0.33%     98.88% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7           59      0.72%     99.60% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8           33      0.40%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total         8221                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               10679                       # Number of instructions committed
system.cpu6.commit.committedOps                 11144                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          1871                       # Number of memory references committed
system.cpu6.commit.loads                         1566                       # Number of loads committed
system.cpu6.commit.membars                         22                       # Number of memory barriers committed
system.cpu6.commit.branches                      2617                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                     8609                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  52                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu            9271     83.19%     83.19% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult              2      0.02%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.21% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           1566     14.05%     97.26% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           305      2.74%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            11144                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                   33                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       21750                       # The number of ROB reads
system.cpu6.rob.rob_writes                      27862                       # The number of ROB writes
system.cpu6.timesIdled                             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           4597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       62273                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      10679                       # Number of Instructions Simulated
system.cpu6.committedOps                        11144                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              1.235415                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        1.235415                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              0.809444                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        0.809444                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   15379                       # number of integer regfile reads
system.cpu6.int_regfile_writes                   5101                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                    40086                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   15119                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   2541                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            3.339571                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               1940                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               25                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            77.600000                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     3.339571                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.003261                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.003261                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.024414                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             4078                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            4078                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         1660                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           1660                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          276                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           276                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data         1936                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            1936                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         1938                       # number of overall hits
system.cpu6.dcache.overall_hits::total           1938                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data           52                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           22                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            4                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data           74                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data           75                       # number of overall misses
system.cpu6.dcache.overall_misses::total           75                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      2364732                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      2364732                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      1862250                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1862250                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        49000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        49000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      4226982                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      4226982                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      4226982                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      4226982                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         1712                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         1712                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          298                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          298                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         2010                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         2010                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         2013                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         2013                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.030374                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.030374                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.073826                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.073826                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.036816                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.036816                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.037258                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.037258                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 45475.615385                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 45475.615385                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 84647.727273                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84647.727273                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data        12250                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total        12250                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data        12500                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 57121.378378                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 57121.378378                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 56359.760000                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 56359.760000                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           25                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           15                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data           40                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data           40                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           27                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data            7                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            4                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           34                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           35                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      1175506                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      1175506                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       575000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       575000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      1750506                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      1750506                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      1760006                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      1760006                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.015771                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.015771                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.023490                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.023490                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.016915                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.016915                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.017387                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.017387                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 43537.259259                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 43537.259259                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 82142.857143                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 82142.857143                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         9500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         9500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 51485.470588                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 51485.470588                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 50285.885714                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 50285.885714                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            6.440431                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                508                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs             9.071429                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     6.440431                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.012579                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.012579                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1228                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1228                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst          508                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            508                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst          508                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             508                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst          508                       # number of overall hits
system.cpu6.icache.overall_hits::total            508                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           78                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           78                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           78                       # number of overall misses
system.cpu6.icache.overall_misses::total           78                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      6174250                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6174250                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      6174250                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6174250                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      6174250                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6174250                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst          586                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          586                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst          586                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          586                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst          586                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          586                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.133106                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.133106                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.133106                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.133106                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.133106                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.133106                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 79157.051282                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 79157.051282                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 79157.051282                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 79157.051282                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 79157.051282                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 79157.051282                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           22                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           22                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           22                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           56                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           56                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           56                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      4770250                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4770250                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      4770250                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4770250                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      4770250                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4770250                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.095563                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.095563                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.095563                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.095563                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.095563                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.095563                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 85183.035714                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 85183.035714                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 85183.035714                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 85183.035714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 85183.035714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 85183.035714                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   2705                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             2385                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect               95                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                2543                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   1235                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            48.564687                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                     92                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           12240                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              2326                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         11375                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       2705                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              1327                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                         5547                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    219                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                      480                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   56                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples              7990                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.561702                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.036085                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    6109     76.46%     76.46% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     186      2.33%     78.79% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                      22      0.28%     79.06% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                      80      1.00%     80.06% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                      47      0.59%     80.65% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                      86      1.08%     81.73% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                      71      0.89%     82.62% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                     148      1.85%     84.47% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                    1241     15.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total                7990                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.220997                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       0.929330                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    1761                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 4608                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                      571                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                  971                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                    79                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 149                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 11224                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  111                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                    79                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    2144                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    177                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1900                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     1150                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                 2540                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 10909                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                  2519                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.RenamedOperands              17946                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups                52584                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           14363                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                15510                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    2425                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                36                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            36                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     4946                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                1538                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                515                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              116                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              55                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     10581                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 48                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                     9344                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              219                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           1746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined         6602                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples         7990                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.169462                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.970110                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               3197     40.01%     40.01% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                242      3.03%     43.04% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2               4551     56.96%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total           7990                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                 7633     81.69%     81.69% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                   3      0.03%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.72% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                1407     15.06%     96.78% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                301      3.22%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                  9344                       # Type of FU issued
system.cpu7.iq.rate                          0.763399                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             26895                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            12377                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses         9199                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                  9344                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          285                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          245                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                    79                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    173                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              10632                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 1538                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 515                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                23                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            10                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           60                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                  70                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                 9281                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 1377                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts               61                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                        1672                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    2124                       # Number of branches executed
system.cpu7.iew.exec_stores                       295                       # Number of stores executed
system.cpu7.iew.exec_rate                    0.758252                       # Inst execution rate
system.cpu7.iew.wb_sent                          9219                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                         9199                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                     6417                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    12841                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      0.751552                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.499727                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           1684                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts               65                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples         7738                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.147971                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.625281                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         3757     48.55%     48.55% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1         2099     27.13%     75.68% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2          533      6.89%     82.57% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3          613      7.92%     90.49% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           12      0.16%     90.64% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5          621      8.03%     98.67% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6           24      0.31%     98.98% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7           50      0.65%     99.63% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8           29      0.37%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total         7738                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts                8492                       # Number of instructions committed
system.cpu7.commit.committedOps                  8883                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          1523                       # Number of memory references committed
system.cpu7.commit.loads                         1253                       # Number of loads committed
system.cpu7.commit.membars                         20                       # Number of memory barriers committed
system.cpu7.commit.branches                      2069                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                     6882                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  44                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu            7358     82.83%     82.83% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult              2      0.02%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.85% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           1253     14.11%     96.96% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           270      3.04%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total             8883                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                   29                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       18120                       # The number of ROB reads
system.cpu7.rob.rob_writes                      21452                       # The number of ROB writes
system.cpu7.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           4250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       63226                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                       8492                       # Number of Instructions Simulated
system.cpu7.committedOps                         8883                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              1.441357                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        1.441357                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              0.693791                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        0.693791                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   12187                       # number of integer regfile reads
system.cpu7.int_regfile_writes                   4079                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                    31797                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   11856                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   2165                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    31                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            3.728892                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               1563                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               31                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            50.419355                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     3.728892                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.003641                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.003641                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.030273                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             3301                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            3301                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         1311                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           1311                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          239                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           239                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            2                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data         1550                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            1550                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         1552                       # number of overall hits
system.cpu7.dcache.overall_hits::total           1552                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data           43                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           20                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            6                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            5                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data           63                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data           64                       # number of overall misses
system.cpu7.dcache.overall_misses::total           64                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      2206250                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      2206250                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      2139250                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2139250                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data       101002                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       101002                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        37500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      4345500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      4345500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      4345500                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      4345500                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         1354                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         1354                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          259                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          259                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         1613                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         1613                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         1616                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         1616                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.031758                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.031758                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.077220                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.077220                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.039058                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.039058                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.039604                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.039604                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 51308.139535                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 51308.139535                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 106962.500000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 106962.500000                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 16833.666667                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 16833.666667                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data         7500                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 68976.190476                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 68976.190476                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 67898.437500                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 67898.437500                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           15                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           26                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           26                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           28                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            5                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           37                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           38                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      1260250                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      1260250                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       703000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       703000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        82498                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        82498                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      1963250                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      1963250                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      1972750                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      1972750                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.020679                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.020679                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.034749                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.034749                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.022939                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.022939                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.023515                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.023515                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 45008.928571                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 45008.928571                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 78111.111111                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 78111.111111                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         9500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 13749.666667                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13749.666667                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         5700                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         5700                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 53060.810811                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 53060.810811                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 51914.473684                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 51914.473684                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            5.803429                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                408                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs             7.698113                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     5.803429                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.011335                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.011335                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             1013                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            1013                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst          408                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            408                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst          408                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             408                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst          408                       # number of overall hits
system.cpu7.icache.overall_hits::total            408                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           72                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           72                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           72                       # number of overall misses
system.cpu7.icache.overall_misses::total           72                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      5480000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5480000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      5480000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5480000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      5480000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5480000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst          480                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          480                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst          480                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          480                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst          480                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          480                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.150000                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.150000                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.150000                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.150000                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.150000                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 76111.111111                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 76111.111111                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 76111.111111                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 76111.111111                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 76111.111111                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 76111.111111                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           19                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           19                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           19                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           53                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           53                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      4210750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4210750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      4210750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4210750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      4210750                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4210750                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.110417                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.110417                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.110417                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.110417                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.110417                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.110417                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 79448.113208                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 79448.113208                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 79448.113208                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 79448.113208                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 79448.113208                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 79448.113208                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1385                       # Transaction distribution
system.membus.trans_dist::ReadResp               1384                       # Transaction distribution
system.membus.trans_dist::Writeback                 8                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              39                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.membus.trans_dist::ReadExReq               215                       # Transaction distribution
system.membus.trans_dist::ReadExResp              215                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        20544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   90112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              235                       # Total snoops (count)
system.membus.snoop_fanout::samples              1651                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   1651    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                1651                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2013493                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3191000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1739495                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer5.occupancy             280500                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy             238248                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer9.occupancy             296000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer10.occupancy            268246                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer13.occupancy            302500                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer14.occupancy            249248                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer17.occupancy            279250                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer18.occupancy            212000                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer21.occupancy            295250                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer22.occupancy            207499                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer25.occupancy            302750                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer26.occupancy            201494                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer29.occupancy            283750                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer30.occupancy            226752                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
