drm/i915/tgl: Make Wa_1606700617 permanent

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-240.el8
commit-author Swathi Dhanavanthri <swathi.dhanavanthri@intel.com>
commit b592322f50929a7bbdc542f85a803edf7cfc4d74
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-240.el8/b592322f.failed

This workaround is to disable FF DOP Clock gating. The fix
in B0 was backed out due to timing reasons and decided to
be made permanent.

Bspec: 52890
	Signed-off-by: Swathi Dhanavanthri <swathi.dhanavanthri@intel.com>
	Reviewed-by: José Roberto de Souza <jose.souza@intel.com>
	Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20200305181204.28856-1-swathi.dhanavanthri@intel.com
(cherry picked from commit b592322f50929a7bbdc542f85a803edf7cfc4d74)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/i915/gt/intel_workarounds.c
diff --cc drivers/gpu/drm/i915/gt/intel_workarounds.c
index 8f75882ded3f,1d42bea21ab0..000000000000
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@@ -1231,6 -1341,65 +1231,68 @@@ rcs_engine_wa_init(struct intel_engine_
  {
  	struct drm_i915_private *i915 = engine->i915;
  
++<<<<<<< HEAD
++=======
+ 	if (IS_TGL_REVID(i915, TGL_REVID_A0, TGL_REVID_A0)) {
+ 		/*
+ 		 * Wa_1607138336:tgl
+ 		 * Wa_1607063988:tgl
+ 		 */
+ 		wa_write_or(wal,
+ 			    GEN9_CTX_PREEMPT_REG,
+ 			    GEN12_DISABLE_POSH_BUSY_FF_DOP_CG);
+ 
+ 		/*
+ 		 * Wa_1607030317:tgl
+ 		 * Wa_1607186500:tgl
+ 		 * Wa_1607297627:tgl there is 3 entries for this WA on BSpec, 2
+ 		 * of then says it is fixed on B0 the other one says it is
+ 		 * permanent
+ 		 */
+ 		wa_masked_en(wal,
+ 			     GEN6_RC_SLEEP_PSMI_CONTROL,
+ 			     GEN12_WAIT_FOR_EVENT_POWER_DOWN_DISABLE |
+ 			     GEN8_RC_SEMA_IDLE_MSG_DISABLE);
+ 
+ 		/*
+ 		 * Wa_1606679103:tgl
+ 		 * (see also Wa_1606682166:icl)
+ 		 */
+ 		wa_write_or(wal,
+ 			    GEN7_SARCHKMD,
+ 			    GEN7_DISABLE_SAMPLER_PREFETCH);
+ 
+ 		/* Wa_1407928979:tgl */
+ 		wa_write_or(wal,
+ 			    GEN7_FF_THREAD_MODE,
+ 			    GEN12_FF_TESSELATION_DOP_GATE_DISABLE);
+ 
+ 		/*
+ 		 * Wa_1409085225:tgl
+ 		 * Wa_14010229206:tgl
+ 		 */
+ 		wa_masked_en(wal, GEN9_ROW_CHICKEN4, GEN12_DISABLE_TDL_PUSH);
+ 
+ 		/* Wa_1408615072:tgl */
+ 		wa_masked_en(wal, UNSLICE_UNIT_LEVEL_CLKGATE2,
+ 			     VSUNIT_CLKGATE_DIS_TGL);
+ 	}
+ 
+ 	if (IS_TIGERLAKE(i915)) {
+ 		/* Wa_1606931601:tgl */
+ 		wa_masked_en(wal, GEN7_ROW_CHICKEN2, GEN12_DISABLE_EARLY_READ);
+ 
+ 		/* Wa_1409804808:tgl */
+ 		wa_masked_en(wal, GEN7_ROW_CHICKEN2,
+ 			     GEN12_PUSH_CONST_DEREF_HOLD_DIS);
+ 
+ 		/* Wa_1606700617:tgl */
+ 		wa_masked_en(wal,
+ 			     GEN9_CS_DEBUG_MODE1,
+ 			     FF_DOP_CLOCK_GATE_DISABLE);
+ 	}
+ 
++>>>>>>> b592322f5092 (drm/i915/tgl: Make Wa_1606700617 permanent)
  	if (IS_GEN(i915, 11)) {
  		/* This is not an Wa. Enable for better image quality */
  		wa_masked_en(wal,
* Unmerged path drivers/gpu/drm/i915/gt/intel_workarounds.c
