//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_86
.address_size 64

	// .globl	_Z14float4LoadtestPfS_

.visible .entry _Z14float4LoadtestPfS_(
	.param .u64 _Z14float4LoadtestPfS__param_0,
	.param .u64 _Z14float4LoadtestPfS__param_1
)
{
	.reg .f32 	%f<23>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd1, [_Z14float4LoadtestPfS__param_0];
	ld.param.u64 	%rd2, [_Z14float4LoadtestPfS__param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %tid.x;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6];
	add.f32 	%f9, %f1, %f2;
	add.f32 	%f10, %f3, %f9;
	add.f32 	%f11, %f4, %f10;
	st.global.f32 	[%rd3], %f11;
	bar.sync 	0;
	ld.global.v4.f32 	{%f12, %f13, %f14, %f15}, [%rd6+16];
	add.f32 	%f20, %f12, %f13;
	add.f32 	%f21, %f14, %f20;
	add.f32 	%f22, %f15, %f21;
	st.global.f32 	[%rd3], %f22;
	ret;

}

