INFO-FLOW: Workspace C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1 opened at Thu Dec 26 18:42:24 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/vitis/xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/vitis/xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.393 sec.
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.54 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.594 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.147 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.175 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./HardwareAcceleratedECC-PointMultiplication/solution1/directives.tcl 
Execute     set_directive_top -name Radix2wECC Radix2wECC 
INFO: [HLS 200-1510] Running: set_directive_top -name Radix2wECC Radix2wECC 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 774.168 MB.
INFO: [HLS 200-10] Analyzing design file 'gf2_arithmetic.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling gf2_arithmetic.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang gf2_arithmetic.cpp -foptimization-record-file=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp -hls-platform-db-name=D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.cpp.clang.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.cpp.clang.err.log 
Command       ap_eval done; 4.479 sec.
INFO-FLOW: Done: GCC PP 39 time: 4.5 seconds per iteration
Execute       set_directive_top Radix2wECC -name=Radix2wECC 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp -hls-platform-db-name=D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/clang.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.718 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/.systemc_flag -fix-errors C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.768 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/all.directive.json -fix-errors C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.687 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.827 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.315 sec.
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.359 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 2.57 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.bc -hls-platform-db-name=D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp.clang.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.987 sec.
INFO: [HLS 200-10] Analyzing design file 'module.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling module.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang module.cpp -foptimization-record-file=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp -hls-platform-db-name=D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.cpp.clang.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.cpp.clang.err.log 
Command       ap_eval done; 0.335 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top Radix2wECC -name=Radix2wECC 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp -hls-platform-db-name=D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/clang.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.86 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/.systemc_flag -fix-errors C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.707 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/all.directive.json -fix-errors C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.176 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.012 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.643 sec.
Command       clang_tidy done; 1.724 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.902 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.bc -hls-platform-db-name=D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp.clang.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.912 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 22.22 seconds; current allocated memory: 1.068 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.g.bc" "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.g.bc"  
Execute         ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/gf2_arithmetic.g.bc C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/module.g.bc -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.0.bc > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.821 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.824 sec.
Execute       run_link_or_opt -opt -out C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 2.502 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.505 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/vitis/xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc D:/vitis/xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/vitis/xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc D:/vitis/xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.686 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.69 sec.
Execute       run_link_or_opt -opt -out C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Radix2wECC -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Radix2wECC -reflow-float-conversion -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.718 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.723 sec.
Execute       run_link_or_opt -out C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/vitis/xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/vitis/xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.178 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.18 sec.
Execute       run_link_or_opt -opt -out C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Radix2wECC 
Execute         ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Radix2wECC -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Radix2wECC -mllvm -hls-db-dir -mllvm C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.789 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<166, true>(ap_int_base<166, true> const&)' into 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:323)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<166, true>(ap_int_base<166, true> const&)' into 'ap_int_base<166, true>::RType<166, true>::logic operator|<166, true, 166, true>(ap_int_base<166, true> const&, ap_int_base<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:555)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(long)' into '__cxx_global_var_init.2' (./gf2_arithmetic.hpp:31:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::logic operator|<166, true, 166, true>(ap_int_base<166, true> const&, ap_int_base<166, true> const&)' into '__cxx_global_var_init.2' (./gf2_arithmetic.hpp:31:80)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into '__cxx_global_var_init.2' (./gf2_arithmetic.hpp:31:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::logic operator|<166, true, 166, true>(ap_int_base<166, true> const&, ap_int_base<166, true> const&)' into '__cxx_global_var_init.2' (./gf2_arithmetic.hpp:31:48)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into '__cxx_global_var_init.2' (./gf2_arithmetic.hpp:31:74)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into '__cxx_global_var_init.2' (./gf2_arithmetic.hpp:31:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into '__cxx_global_var_init.2' (./gf2_arithmetic.hpp:31:41)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint<192, false>(ap_int_base<192, false> const&)' into 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:323)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::ap_range_ref(ap_int_base<192, false>*, int, int)' into 'ap_int_base<192, false>::range(int, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::get() const' into 'ap_int_base<166, false>::ap_int_base<192, false>(ap_range_ref<192, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::ap_int_base<192, false>(ap_range_ref<192, false> const&)' into 'ap_uint<166>::ap_uint<192, false>(ap_range_ref<192, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1016:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1021:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& ap_int_base<166, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1019:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<166, false>& operator<<=<166, false>(ap_int_base<166, false>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2025)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<166, false>& operator<<=<166, false>(ap_int_base<166, false>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2021)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2230)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::ap_bit_ref(ap_int_base<166, true> const*, int)' into 'ap_int_base<166, true>::operator[](int) const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1190:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::to_bool() const' into 'ap_int_base<166, true>::operator[](int) const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1191:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'vec_degree(ap_int<166> const&)' (gf2_arithmetic.cpp:25:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'vec_swap(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:17:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'vec_swap(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:19:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'vec_swap(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:18:4)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::ap_bit_ref(ap_int_base<166, true>*, int)' into 'ap_int_base<166, true>::operator[](int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:11)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::operator=(int)' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int)' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:3)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:18)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:72:4)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:73:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:84:6)
INFO: [HLS 214-131] Inlining function 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:82:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1016:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1021:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1019:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<166, true>& operator<<=<166, true>(ap_int_base<166, true>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2025)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<166, true>& operator<<=<166, true>(ap_int_base<166, true>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2021)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:50:9)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:53:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:61:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& operator<<=<166, true>(ap_int_base<166, true>&, int)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:57:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::operator bool() const' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:58:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:58:13)
INFO: [HLS 214-131] Inlining function 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:91:6)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:92:5)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:102:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:110:8)
INFO: [HLS 214-131] Inlining function 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:110:18)
INFO: [HLS 214-131] Inlining function 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:111:9)
INFO: [HLS 214-131] Inlining function 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:111:19)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator==<166, true>(ap_int_base<166, true> const&) const' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:117:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:135:6)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:135:8)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator==<166, true>(ap_int_base<166, true> const&) const' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:118:10)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:121:9)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:122:9)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, false>::ap_bit_ref(ap_int_base<166, false>*, int)' into 'ap_int_base<166, false>::operator[](int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::ap_bit_ref(ap_int_base<6, true>*, int)' into 'ap_int_base<6, true>::operator[](int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, false>::operator bool() const' into 'ap_bit_ref<6, true>& ap_bit_ref<6, true>::operator=<166, false>(ap_bit_ref<166, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:885:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator=(unsigned long long)' into 'ap_bit_ref<6, true>& ap_bit_ref<6, true>::operator=<166, false>(ap_bit_ref<166, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:885:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:121)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:121)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:97)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:97)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:73)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:73)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:49)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:25)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'bool operator==<6, true>(ap_bit_ref<6, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:365)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<166, true>::ap_range_ref(ap_int_base<166, true>*, int, int)' into 'ap_int_base<166, true>::range(int, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<166, true>::get() const' into 'ap_int_base<166, false>::ap_int_base<166, true>(ap_range_ref<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::ap_int_base<166, false>(ap_int_base<166, false> const&)' into 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, false>(ap_int_base<166, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::ap_int_base<166, true>(ap_range_ref<166, true> const&)' into 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:428:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, false>(ap_int_base<166, false> const&)' into 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:428:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::to_uint64() const' into 'ap_range_ref<192, false>::operator unsigned long long() const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:32:4)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::operator unsigned long long() const' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:79:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:79:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::operator unsigned long long() const' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:78:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:78:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:76:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:76:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:76:26)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:75:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:75:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:32:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:32:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(unsigned int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:34:8)
INFO: [HLS 214-131] Inlining function 'bool operator==<6, true>(ap_bit_ref<6, true> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:64:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:64:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:34:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>& ap_int_base<192, false>::operator|=<192, false>(ap_int_base<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:34:5)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>& ap_bit_ref<6, true>::operator=<166, false>(ap_bit_ref<166, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:57:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::operator[](int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:57:14)
INFO: [HLS 214-131] Inlining function 'ap_int<6>::ap_int(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(unsigned int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:37:8)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<192>(ap_uint<192> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:51:32)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<192>(ap_uint<192> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:51:29)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:48:8)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:47:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& operator<<=<166, false>(ap_int_base<166, false>&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:45:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::operator unsigned long long() const' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:44:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<166>::ap_uint<192, false>(ap_range_ref<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:43:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:43:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<166>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:42:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>& ap_int_base<192, false>::operator|=<192, false>(ap_int_base<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:40:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:40:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(unsigned int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:40:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>& ap_int_base<192, false>::operator|=<192, false>(ap_int_base<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:37:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:37:31)
INFO: [HLS 214-178] Inlining function 'vec_degree(ap_int<166> const&)' into 'bf_inv(ap_int<166>&, ap_int<166> const&) (.229)' (gf2_arithmetic.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'vec_swap(ap_int<166>&, ap_int<166>&)' into 'bf_inv(ap_int<166>&, ap_int<166> const&) (.229)' (gf2_arithmetic.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'bf_inv(ap_int<166>&, ap_int<166> const&) (.229)' (gf2_arithmetic.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.89.93.101.160.218)' (gf2_arithmetic.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' (gf2_arithmetic.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' into 'generate_points(Point*, ap_int<166>, ap_int<166>)' (module.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'generate_points(Point*, ap_int<166>, ap_int<166>)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'm_n_parameters(ap_int<6>, int&, int&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:1025:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'anonymous'(module.cpp:27:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:27:2)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'anonymous'(module.cpp:28:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:28:2)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'anonymous'(module.cpp:29:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:29:2)
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 in loop 'anonymous'(module.cpp:81:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:81:5)
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 in loop 'anonymous'(module.cpp:82:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:82:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.735 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.068 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Radix2wECC -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.0.bc -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.108 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.1.bc -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.112 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:820: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.068 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.g.1.bc to C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.o.1.bc -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:49) in function 'bf_mult.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_mult.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:49) in function 'bf_mult.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_mult.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:49) in function 'bf_mult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_mult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (gf2_arithmetic.cpp:26) in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (gf2_arithmetic.cpp:26) in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:69) in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_add.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'point_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'point_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'point_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (module.cpp:31) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_2' (module.cpp:31) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (module.cpp:31) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_1' (module.cpp:93) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_6' (module.cpp:50) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_7' (module.cpp:77) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-14' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-15' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-602] Inlining function 'bf_add' into 'point_add' (gf2_arithmetic.cpp:127) automatically.
Command         transform done; 0.862 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gf2_arithmetic.cpp:28:9) to (gf2_arithmetic.cpp:33:19) in function 'bf_inv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (gf2_arithmetic.cpp:33:19) in function 'bf_inv'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Radix2wECC' (module.cpp:17)...7 expression(s) balanced.
Command         transform done; 0.198 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.066 seconds; current allocated memory: 1.068 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.o.2.bc -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (gf2_arithmetic.cpp:49:9) in function 'bf_mult.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (gf2_arithmetic.cpp:49:9) in function 'bf_mult.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (gf2_arithmetic.cpp:49:9) in function 'bf_mult' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (gf2_arithmetic.cpp:23:11) in function 'bf_inv' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_5' (module.cpp:50:17) in function 'Radix2wECC' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_4' (module.cpp:53:31) in function 'Radix2wECC'.
INFO: [HLS 200-472] Inferring partial write operation for 'values.x.V' (module.cpp:105:17)
INFO: [HLS 200-472] Inferring partial write operation for 'values.y.V' (module.cpp:106:17)
INFO: [HLS 200-472] Inferring partial write operation for 'values.x.V' (module.cpp:117:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buff2' (module.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buff3' (module.cpp:79:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buff3' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff2' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff1' 
Command         transform done; 0.769 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 1.068 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.191 sec.
Command     elaborate done; 37.183 sec.
Execute     ap_eval exec zip -j C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.57 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Radix2wECC' ...
Execute       ap_set_top_model Radix2wECC 
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.1_Pipeline_VITIS_LOOP_33_1' to 'bf_mult_1_Pipeline_VITIS_LOOP_33_1'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.1_Pipeline_VITIS_LOOP_33_16' to 'bf_mult_1_Pipeline_VITIS_LOOP_33_16'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.1' to 'bf_mult_1'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.2_Pipeline_VITIS_LOOP_33_1' to 'bf_mult_2_Pipeline_VITIS_LOOP_33_1'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.2_Pipeline_VITIS_LOOP_33_15' to 'bf_mult_2_Pipeline_VITIS_LOOP_33_15'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.2' to 'bf_mult_2'.
WARNING: [SYN 201-103] Legalizing function name 'bf_add.1' to 'bf_add_1'.
Command       ap_set_top_model done; 0.124 sec.
Execute       get_model_list Radix2wECC -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Radix2wECC 
Execute       preproc_iomode -model Radix2wECC_Pipeline_18 
Execute       preproc_iomode -model Radix2wECC_Pipeline_17 
Execute       preproc_iomode -model Radix2wECC_Pipeline_VITIS_LOOP_77_7 
Execute       preproc_iomode -model Radix2wECC_Pipeline_VITIS_LOOP_33_116 
Execute       preproc_iomode -model Radix2wECC_Pipeline_VITIS_LOOP_33_115 
Execute       preproc_iomode -model Radix2wECC_Pipeline_VITIS_LOOP_33_114 
Execute       preproc_iomode -model Radix2wECC_Pipeline_VITIS_LOOP_33_113 
Execute       preproc_iomode -model Radix2wECC_Pipeline_VITIS_LOOP_92_1 
Execute       preproc_iomode -model Radix2wECC_Pipeline_VITIS_LOOP_56_6 
Execute       preproc_iomode -model point_add 
Execute       preproc_iomode -model point_add_Pipeline_VITIS_LOOP_33_12 
Execute       preproc_iomode -model point_add_Pipeline_VITIS_LOOP_33_11 
Execute       preproc_iomode -model point_add_Pipeline_VITIS_LOOP_33_1 
Execute       preproc_iomode -model bf_mult 
Execute       preproc_iomode -model bf_mult_Pipeline_VITIS_LOOP_33_17 
Execute       preproc_iomode -model bf_mult_Pipeline_VITIS_LOOP_33_1 
Execute       preproc_iomode -model bf_add.1 
Execute       preproc_iomode -model point_add_Pipeline_VITIS_LOOP_33_14 
Execute       preproc_iomode -model point_add_Pipeline_VITIS_LOOP_33_13 
Execute       preproc_iomode -model Radix2wECC_Pipeline_VITIS_LOOP_33_112 
Execute       preproc_iomode -model Radix2wECC_Pipeline_VITIS_LOOP_33_111 
Execute       preproc_iomode -model bf_mult.2 
Execute       preproc_iomode -model bf_mult.2_Pipeline_VITIS_LOOP_33_15 
Execute       preproc_iomode -model bf_mult.2_Pipeline_VITIS_LOOP_33_1 
Execute       preproc_iomode -model Radix2wECC_Pipeline_VITIS_LOOP_33_110 
Execute       preproc_iomode -model bf_mult.1 
Execute       preproc_iomode -model bf_mult.1_Pipeline_VITIS_LOOP_33_16 
Execute       preproc_iomode -model bf_mult.1_Pipeline_VITIS_LOOP_33_1 
Execute       preproc_iomode -model bf_inv 
Execute       preproc_iomode -model bf_inv_Pipeline_VITIS_LOOP_33_19 
Execute       preproc_iomode -model bf_inv_Pipeline_VITIS_LOOP_33_1 
Execute       preproc_iomode -model bf_inv_Pipeline_VITIS_LOOP_25_18 
Execute       preproc_iomode -model bf_inv_Pipeline_VITIS_LOOP_25_1 
Execute       preproc_iomode -model Radix2wECC_Pipeline_VITIS_LOOP_39_3 
Execute       preproc_iomode -model Radix2wECC_Pipeline_VITIS_LOOP_36_2 
Execute       preproc_iomode -model Radix2wECC_Pipeline_VITIS_LOOP_33_1 
Execute       preproc_iomode -model Radix2wECC_Pipeline_3 
Execute       preproc_iomode -model Radix2wECC_Pipeline_2 
Execute       preproc_iomode -model Radix2wECC_Pipeline_1 
Execute       get_model_list Radix2wECC -filter all-wo-channel 
INFO-FLOW: Model list for configure: Radix2wECC_Pipeline_1 Radix2wECC_Pipeline_2 Radix2wECC_Pipeline_3 Radix2wECC_Pipeline_VITIS_LOOP_33_1 Radix2wECC_Pipeline_VITIS_LOOP_36_2 Radix2wECC_Pipeline_VITIS_LOOP_39_3 bf_inv_Pipeline_VITIS_LOOP_25_1 bf_inv_Pipeline_VITIS_LOOP_25_18 bf_inv_Pipeline_VITIS_LOOP_33_1 bf_inv_Pipeline_VITIS_LOOP_33_19 bf_inv bf_mult.1_Pipeline_VITIS_LOOP_33_1 bf_mult.1_Pipeline_VITIS_LOOP_33_16 bf_mult.1 Radix2wECC_Pipeline_VITIS_LOOP_33_110 bf_mult.2_Pipeline_VITIS_LOOP_33_1 bf_mult.2_Pipeline_VITIS_LOOP_33_15 bf_mult.2 Radix2wECC_Pipeline_VITIS_LOOP_33_111 Radix2wECC_Pipeline_VITIS_LOOP_33_112 point_add_Pipeline_VITIS_LOOP_33_13 point_add_Pipeline_VITIS_LOOP_33_14 bf_add.1 bf_mult_Pipeline_VITIS_LOOP_33_1 bf_mult_Pipeline_VITIS_LOOP_33_17 bf_mult point_add_Pipeline_VITIS_LOOP_33_1 point_add_Pipeline_VITIS_LOOP_33_11 point_add_Pipeline_VITIS_LOOP_33_12 point_add Radix2wECC_Pipeline_VITIS_LOOP_56_6 Radix2wECC_Pipeline_VITIS_LOOP_92_1 Radix2wECC_Pipeline_VITIS_LOOP_33_113 Radix2wECC_Pipeline_VITIS_LOOP_33_114 Radix2wECC_Pipeline_VITIS_LOOP_33_115 Radix2wECC_Pipeline_VITIS_LOOP_33_116 Radix2wECC_Pipeline_VITIS_LOOP_77_7 Radix2wECC_Pipeline_17 Radix2wECC_Pipeline_18 Radix2wECC
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_1 ...
Execute       set_default_model Radix2wECC_Pipeline_1 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_1 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_2 ...
Execute       set_default_model Radix2wECC_Pipeline_2 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_2 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_3 ...
Execute       set_default_model Radix2wECC_Pipeline_3 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_3 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_VITIS_LOOP_33_1 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_1 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_VITIS_LOOP_33_1 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_VITIS_LOOP_36_2 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_36_2 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_VITIS_LOOP_36_2 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_VITIS_LOOP_39_3 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_39_3 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Configuring Module : bf_inv_Pipeline_VITIS_LOOP_25_1 ...
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_25_1 
Execute       apply_spec_resource_limit bf_inv_Pipeline_VITIS_LOOP_25_1 
INFO-FLOW: Configuring Module : bf_inv_Pipeline_VITIS_LOOP_25_18 ...
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_25_18 
Execute       apply_spec_resource_limit bf_inv_Pipeline_VITIS_LOOP_25_18 
INFO-FLOW: Configuring Module : bf_inv_Pipeline_VITIS_LOOP_33_1 ...
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_33_1 
Execute       apply_spec_resource_limit bf_inv_Pipeline_VITIS_LOOP_33_1 
INFO-FLOW: Configuring Module : bf_inv_Pipeline_VITIS_LOOP_33_19 ...
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_33_19 
Execute       apply_spec_resource_limit bf_inv_Pipeline_VITIS_LOOP_33_19 
INFO-FLOW: Configuring Module : bf_inv ...
Execute       set_default_model bf_inv 
Execute       apply_spec_resource_limit bf_inv 
INFO-FLOW: Configuring Module : bf_mult.1_Pipeline_VITIS_LOOP_33_1 ...
Execute       set_default_model bf_mult.1_Pipeline_VITIS_LOOP_33_1 
Execute       apply_spec_resource_limit bf_mult.1_Pipeline_VITIS_LOOP_33_1 
INFO-FLOW: Configuring Module : bf_mult.1_Pipeline_VITIS_LOOP_33_16 ...
Execute       set_default_model bf_mult.1_Pipeline_VITIS_LOOP_33_16 
Execute       apply_spec_resource_limit bf_mult.1_Pipeline_VITIS_LOOP_33_16 
INFO-FLOW: Configuring Module : bf_mult.1 ...
Execute       set_default_model bf_mult.1 
Execute       apply_spec_resource_limit bf_mult.1 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_VITIS_LOOP_33_110 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_110 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_VITIS_LOOP_33_110 
INFO-FLOW: Configuring Module : bf_mult.2_Pipeline_VITIS_LOOP_33_1 ...
Execute       set_default_model bf_mult.2_Pipeline_VITIS_LOOP_33_1 
Execute       apply_spec_resource_limit bf_mult.2_Pipeline_VITIS_LOOP_33_1 
INFO-FLOW: Configuring Module : bf_mult.2_Pipeline_VITIS_LOOP_33_15 ...
Execute       set_default_model bf_mult.2_Pipeline_VITIS_LOOP_33_15 
Execute       apply_spec_resource_limit bf_mult.2_Pipeline_VITIS_LOOP_33_15 
INFO-FLOW: Configuring Module : bf_mult.2 ...
Execute       set_default_model bf_mult.2 
Execute       apply_spec_resource_limit bf_mult.2 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_VITIS_LOOP_33_111 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_111 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_VITIS_LOOP_33_111 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_VITIS_LOOP_33_112 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_112 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_VITIS_LOOP_33_112 
INFO-FLOW: Configuring Module : point_add_Pipeline_VITIS_LOOP_33_13 ...
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_13 
Execute       apply_spec_resource_limit point_add_Pipeline_VITIS_LOOP_33_13 
INFO-FLOW: Configuring Module : point_add_Pipeline_VITIS_LOOP_33_14 ...
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_14 
Execute       apply_spec_resource_limit point_add_Pipeline_VITIS_LOOP_33_14 
INFO-FLOW: Configuring Module : bf_add.1 ...
Execute       set_default_model bf_add.1 
Execute       apply_spec_resource_limit bf_add.1 
INFO-FLOW: Configuring Module : bf_mult_Pipeline_VITIS_LOOP_33_1 ...
Execute       set_default_model bf_mult_Pipeline_VITIS_LOOP_33_1 
Execute       apply_spec_resource_limit bf_mult_Pipeline_VITIS_LOOP_33_1 
INFO-FLOW: Configuring Module : bf_mult_Pipeline_VITIS_LOOP_33_17 ...
Execute       set_default_model bf_mult_Pipeline_VITIS_LOOP_33_17 
Execute       apply_spec_resource_limit bf_mult_Pipeline_VITIS_LOOP_33_17 
INFO-FLOW: Configuring Module : bf_mult ...
Execute       set_default_model bf_mult 
Execute       apply_spec_resource_limit bf_mult 
INFO-FLOW: Configuring Module : point_add_Pipeline_VITIS_LOOP_33_1 ...
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_1 
Execute       apply_spec_resource_limit point_add_Pipeline_VITIS_LOOP_33_1 
INFO-FLOW: Configuring Module : point_add_Pipeline_VITIS_LOOP_33_11 ...
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_11 
Execute       apply_spec_resource_limit point_add_Pipeline_VITIS_LOOP_33_11 
INFO-FLOW: Configuring Module : point_add_Pipeline_VITIS_LOOP_33_12 ...
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_12 
Execute       apply_spec_resource_limit point_add_Pipeline_VITIS_LOOP_33_12 
INFO-FLOW: Configuring Module : point_add ...
Execute       set_default_model point_add 
Execute       apply_spec_resource_limit point_add 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_VITIS_LOOP_56_6 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_56_6 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_VITIS_LOOP_56_6 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_VITIS_LOOP_92_1 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_92_1 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_VITIS_LOOP_92_1 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_VITIS_LOOP_33_113 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_113 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_VITIS_LOOP_33_113 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_VITIS_LOOP_33_114 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_114 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_VITIS_LOOP_33_114 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_VITIS_LOOP_33_115 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_115 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_VITIS_LOOP_33_115 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_VITIS_LOOP_33_116 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_116 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_VITIS_LOOP_33_116 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_VITIS_LOOP_77_7 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_77_7 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_VITIS_LOOP_77_7 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_17 ...
Execute       set_default_model Radix2wECC_Pipeline_17 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_17 
INFO-FLOW: Configuring Module : Radix2wECC_Pipeline_18 ...
Execute       set_default_model Radix2wECC_Pipeline_18 
Execute       apply_spec_resource_limit Radix2wECC_Pipeline_18 
INFO-FLOW: Configuring Module : Radix2wECC ...
Execute       set_default_model Radix2wECC 
Execute       apply_spec_resource_limit Radix2wECC 
INFO-FLOW: Model list for preprocess: Radix2wECC_Pipeline_1 Radix2wECC_Pipeline_2 Radix2wECC_Pipeline_3 Radix2wECC_Pipeline_VITIS_LOOP_33_1 Radix2wECC_Pipeline_VITIS_LOOP_36_2 Radix2wECC_Pipeline_VITIS_LOOP_39_3 bf_inv_Pipeline_VITIS_LOOP_25_1 bf_inv_Pipeline_VITIS_LOOP_25_18 bf_inv_Pipeline_VITIS_LOOP_33_1 bf_inv_Pipeline_VITIS_LOOP_33_19 bf_inv bf_mult.1_Pipeline_VITIS_LOOP_33_1 bf_mult.1_Pipeline_VITIS_LOOP_33_16 bf_mult.1 Radix2wECC_Pipeline_VITIS_LOOP_33_110 bf_mult.2_Pipeline_VITIS_LOOP_33_1 bf_mult.2_Pipeline_VITIS_LOOP_33_15 bf_mult.2 Radix2wECC_Pipeline_VITIS_LOOP_33_111 Radix2wECC_Pipeline_VITIS_LOOP_33_112 point_add_Pipeline_VITIS_LOOP_33_13 point_add_Pipeline_VITIS_LOOP_33_14 bf_add.1 bf_mult_Pipeline_VITIS_LOOP_33_1 bf_mult_Pipeline_VITIS_LOOP_33_17 bf_mult point_add_Pipeline_VITIS_LOOP_33_1 point_add_Pipeline_VITIS_LOOP_33_11 point_add_Pipeline_VITIS_LOOP_33_12 point_add Radix2wECC_Pipeline_VITIS_LOOP_56_6 Radix2wECC_Pipeline_VITIS_LOOP_92_1 Radix2wECC_Pipeline_VITIS_LOOP_33_113 Radix2wECC_Pipeline_VITIS_LOOP_33_114 Radix2wECC_Pipeline_VITIS_LOOP_33_115 Radix2wECC_Pipeline_VITIS_LOOP_33_116 Radix2wECC_Pipeline_VITIS_LOOP_77_7 Radix2wECC_Pipeline_17 Radix2wECC_Pipeline_18 Radix2wECC
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_1 ...
Execute       set_default_model Radix2wECC_Pipeline_1 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_1 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_1 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_2 ...
Execute       set_default_model Radix2wECC_Pipeline_2 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_2 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_2 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_3 ...
Execute       set_default_model Radix2wECC_Pipeline_3 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_3 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_3 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_VITIS_LOOP_33_1 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_1 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_VITIS_LOOP_33_1 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_1 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_VITIS_LOOP_36_2 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_36_2 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_VITIS_LOOP_36_2 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_36_2 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_VITIS_LOOP_39_3 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_39_3 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_VITIS_LOOP_39_3 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Preprocessing Module: bf_inv_Pipeline_VITIS_LOOP_25_1 ...
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_25_1 
Execute       cdfg_preprocess -model bf_inv_Pipeline_VITIS_LOOP_25_1 
Execute       rtl_gen_preprocess bf_inv_Pipeline_VITIS_LOOP_25_1 
INFO-FLOW: Preprocessing Module: bf_inv_Pipeline_VITIS_LOOP_25_18 ...
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_25_18 
Execute       cdfg_preprocess -model bf_inv_Pipeline_VITIS_LOOP_25_18 
Execute       rtl_gen_preprocess bf_inv_Pipeline_VITIS_LOOP_25_18 
INFO-FLOW: Preprocessing Module: bf_inv_Pipeline_VITIS_LOOP_33_1 ...
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_33_1 
Execute       cdfg_preprocess -model bf_inv_Pipeline_VITIS_LOOP_33_1 
Execute       rtl_gen_preprocess bf_inv_Pipeline_VITIS_LOOP_33_1 
INFO-FLOW: Preprocessing Module: bf_inv_Pipeline_VITIS_LOOP_33_19 ...
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_33_19 
Execute       cdfg_preprocess -model bf_inv_Pipeline_VITIS_LOOP_33_19 
Execute       rtl_gen_preprocess bf_inv_Pipeline_VITIS_LOOP_33_19 
INFO-FLOW: Preprocessing Module: bf_inv ...
Execute       set_default_model bf_inv 
Execute       cdfg_preprocess -model bf_inv 
Execute       rtl_gen_preprocess bf_inv 
INFO-FLOW: Preprocessing Module: bf_mult.1_Pipeline_VITIS_LOOP_33_1 ...
Execute       set_default_model bf_mult.1_Pipeline_VITIS_LOOP_33_1 
Execute       cdfg_preprocess -model bf_mult.1_Pipeline_VITIS_LOOP_33_1 
Execute       rtl_gen_preprocess bf_mult.1_Pipeline_VITIS_LOOP_33_1 
INFO-FLOW: Preprocessing Module: bf_mult.1_Pipeline_VITIS_LOOP_33_16 ...
Execute       set_default_model bf_mult.1_Pipeline_VITIS_LOOP_33_16 
Execute       cdfg_preprocess -model bf_mult.1_Pipeline_VITIS_LOOP_33_16 
Execute       rtl_gen_preprocess bf_mult.1_Pipeline_VITIS_LOOP_33_16 
INFO-FLOW: Preprocessing Module: bf_mult.1 ...
Execute       set_default_model bf_mult.1 
Execute       cdfg_preprocess -model bf_mult.1 
Execute       rtl_gen_preprocess bf_mult.1 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_VITIS_LOOP_33_110 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_110 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_VITIS_LOOP_33_110 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_110 
INFO-FLOW: Preprocessing Module: bf_mult.2_Pipeline_VITIS_LOOP_33_1 ...
Execute       set_default_model bf_mult.2_Pipeline_VITIS_LOOP_33_1 
Execute       cdfg_preprocess -model bf_mult.2_Pipeline_VITIS_LOOP_33_1 
Execute       rtl_gen_preprocess bf_mult.2_Pipeline_VITIS_LOOP_33_1 
INFO-FLOW: Preprocessing Module: bf_mult.2_Pipeline_VITIS_LOOP_33_15 ...
Execute       set_default_model bf_mult.2_Pipeline_VITIS_LOOP_33_15 
Execute       cdfg_preprocess -model bf_mult.2_Pipeline_VITIS_LOOP_33_15 
Execute       rtl_gen_preprocess bf_mult.2_Pipeline_VITIS_LOOP_33_15 
INFO-FLOW: Preprocessing Module: bf_mult.2 ...
Execute       set_default_model bf_mult.2 
Execute       cdfg_preprocess -model bf_mult.2 
Execute       rtl_gen_preprocess bf_mult.2 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_VITIS_LOOP_33_111 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_111 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_VITIS_LOOP_33_111 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_111 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_VITIS_LOOP_33_112 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_112 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_VITIS_LOOP_33_112 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_112 
INFO-FLOW: Preprocessing Module: point_add_Pipeline_VITIS_LOOP_33_13 ...
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_13 
Execute       cdfg_preprocess -model point_add_Pipeline_VITIS_LOOP_33_13 
Execute       rtl_gen_preprocess point_add_Pipeline_VITIS_LOOP_33_13 
INFO-FLOW: Preprocessing Module: point_add_Pipeline_VITIS_LOOP_33_14 ...
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_14 
Execute       cdfg_preprocess -model point_add_Pipeline_VITIS_LOOP_33_14 
Execute       rtl_gen_preprocess point_add_Pipeline_VITIS_LOOP_33_14 
INFO-FLOW: Preprocessing Module: bf_add.1 ...
Execute       set_default_model bf_add.1 
Execute       cdfg_preprocess -model bf_add.1 
Execute       rtl_gen_preprocess bf_add.1 
INFO-FLOW: Preprocessing Module: bf_mult_Pipeline_VITIS_LOOP_33_1 ...
Execute       set_default_model bf_mult_Pipeline_VITIS_LOOP_33_1 
Execute       cdfg_preprocess -model bf_mult_Pipeline_VITIS_LOOP_33_1 
Execute       rtl_gen_preprocess bf_mult_Pipeline_VITIS_LOOP_33_1 
INFO-FLOW: Preprocessing Module: bf_mult_Pipeline_VITIS_LOOP_33_17 ...
Execute       set_default_model bf_mult_Pipeline_VITIS_LOOP_33_17 
Execute       cdfg_preprocess -model bf_mult_Pipeline_VITIS_LOOP_33_17 
Execute       rtl_gen_preprocess bf_mult_Pipeline_VITIS_LOOP_33_17 
INFO-FLOW: Preprocessing Module: bf_mult ...
Execute       set_default_model bf_mult 
Execute       cdfg_preprocess -model bf_mult 
Execute       rtl_gen_preprocess bf_mult 
INFO-FLOW: Preprocessing Module: point_add_Pipeline_VITIS_LOOP_33_1 ...
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_1 
Execute       cdfg_preprocess -model point_add_Pipeline_VITIS_LOOP_33_1 
Execute       rtl_gen_preprocess point_add_Pipeline_VITIS_LOOP_33_1 
INFO-FLOW: Preprocessing Module: point_add_Pipeline_VITIS_LOOP_33_11 ...
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_11 
Execute       cdfg_preprocess -model point_add_Pipeline_VITIS_LOOP_33_11 
Execute       rtl_gen_preprocess point_add_Pipeline_VITIS_LOOP_33_11 
INFO-FLOW: Preprocessing Module: point_add_Pipeline_VITIS_LOOP_33_12 ...
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_12 
Execute       cdfg_preprocess -model point_add_Pipeline_VITIS_LOOP_33_12 
Execute       rtl_gen_preprocess point_add_Pipeline_VITIS_LOOP_33_12 
INFO-FLOW: Preprocessing Module: point_add ...
Execute       set_default_model point_add 
Execute       cdfg_preprocess -model point_add 
Execute       rtl_gen_preprocess point_add 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_VITIS_LOOP_56_6 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_56_6 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_VITIS_LOOP_56_6 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_56_6 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_VITIS_LOOP_92_1 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_92_1 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_VITIS_LOOP_92_1 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_92_1 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_VITIS_LOOP_33_113 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_113 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_VITIS_LOOP_33_113 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_113 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_VITIS_LOOP_33_114 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_114 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_VITIS_LOOP_33_114 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_114 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_VITIS_LOOP_33_115 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_115 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_VITIS_LOOP_33_115 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_115 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_VITIS_LOOP_33_116 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_116 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_VITIS_LOOP_33_116 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_116 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_VITIS_LOOP_77_7 ...
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_77_7 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_VITIS_LOOP_77_7 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_77_7 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_17 ...
Execute       set_default_model Radix2wECC_Pipeline_17 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_17 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_17 
INFO-FLOW: Preprocessing Module: Radix2wECC_Pipeline_18 ...
Execute       set_default_model Radix2wECC_Pipeline_18 
Execute       cdfg_preprocess -model Radix2wECC_Pipeline_18 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_18 
INFO-FLOW: Preprocessing Module: Radix2wECC ...
Execute       set_default_model Radix2wECC 
Execute       cdfg_preprocess -model Radix2wECC 
Execute       rtl_gen_preprocess Radix2wECC 
INFO-FLOW: Model list for synthesis: Radix2wECC_Pipeline_1 Radix2wECC_Pipeline_2 Radix2wECC_Pipeline_3 Radix2wECC_Pipeline_VITIS_LOOP_33_1 Radix2wECC_Pipeline_VITIS_LOOP_36_2 Radix2wECC_Pipeline_VITIS_LOOP_39_3 bf_inv_Pipeline_VITIS_LOOP_25_1 bf_inv_Pipeline_VITIS_LOOP_25_18 bf_inv_Pipeline_VITIS_LOOP_33_1 bf_inv_Pipeline_VITIS_LOOP_33_19 bf_inv bf_mult.1_Pipeline_VITIS_LOOP_33_1 bf_mult.1_Pipeline_VITIS_LOOP_33_16 bf_mult.1 Radix2wECC_Pipeline_VITIS_LOOP_33_110 bf_mult.2_Pipeline_VITIS_LOOP_33_1 bf_mult.2_Pipeline_VITIS_LOOP_33_15 bf_mult.2 Radix2wECC_Pipeline_VITIS_LOOP_33_111 Radix2wECC_Pipeline_VITIS_LOOP_33_112 point_add_Pipeline_VITIS_LOOP_33_13 point_add_Pipeline_VITIS_LOOP_33_14 bf_add.1 bf_mult_Pipeline_VITIS_LOOP_33_1 bf_mult_Pipeline_VITIS_LOOP_33_17 bf_mult point_add_Pipeline_VITIS_LOOP_33_1 point_add_Pipeline_VITIS_LOOP_33_11 point_add_Pipeline_VITIS_LOOP_33_12 point_add Radix2wECC_Pipeline_VITIS_LOOP_56_6 Radix2wECC_Pipeline_VITIS_LOOP_92_1 Radix2wECC_Pipeline_VITIS_LOOP_33_113 Radix2wECC_Pipeline_VITIS_LOOP_33_114 Radix2wECC_Pipeline_VITIS_LOOP_33_115 Radix2wECC_Pipeline_VITIS_LOOP_33_116 Radix2wECC_Pipeline_VITIS_LOOP_77_7 Radix2wECC_Pipeline_17 Radix2wECC_Pipeline_18 Radix2wECC
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_1 
Execute       schedule -model Radix2wECC_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_1.
Execute       set_default_model Radix2wECC_Pipeline_1 
Execute       bind -model Radix2wECC_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_2 
Execute       schedule -model Radix2wECC_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_2.
Execute       set_default_model Radix2wECC_Pipeline_2 
Execute       bind -model Radix2wECC_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_3 
Execute       schedule -model Radix2wECC_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_3.
Execute       set_default_model Radix2wECC_Pipeline_3 
Execute       bind -model Radix2wECC_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_1 
Execute       schedule -model Radix2wECC_Pipeline_VITIS_LOOP_33_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_1.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_VITIS_LOOP_33_1.
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_1 
Execute       bind -model Radix2wECC_Pipeline_VITIS_LOOP_33_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_1.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_VITIS_LOOP_33_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_36_2 
Execute       schedule -model Radix2wECC_Pipeline_VITIS_LOOP_36_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_36_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_36_2.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_VITIS_LOOP_36_2.
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_36_2 
Execute       bind -model Radix2wECC_Pipeline_VITIS_LOOP_36_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_36_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_36_2.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_VITIS_LOOP_36_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_39_3 
Execute       schedule -model Radix2wECC_Pipeline_VITIS_LOOP_39_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_39_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_39_3.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_VITIS_LOOP_39_3.
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_39_3 
Execute       bind -model Radix2wECC_Pipeline_VITIS_LOOP_39_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_39_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_39_3.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_VITIS_LOOP_39_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_25_1 
Execute       schedule -model bf_inv_Pipeline_VITIS_LOOP_25_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_1.sched.adb -f 
INFO-FLOW: Finish scheduling bf_inv_Pipeline_VITIS_LOOP_25_1.
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_25_1 
Execute       bind -model bf_inv_Pipeline_VITIS_LOOP_25_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_1.bind.adb -f 
INFO-FLOW: Finish binding bf_inv_Pipeline_VITIS_LOOP_25_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_25_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_25_18 
Execute       schedule -model bf_inv_Pipeline_VITIS_LOOP_25_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_18.sched.adb -f 
INFO-FLOW: Finish scheduling bf_inv_Pipeline_VITIS_LOOP_25_18.
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_25_18 
Execute       bind -model bf_inv_Pipeline_VITIS_LOOP_25_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_18.bind.adb -f 
INFO-FLOW: Finish binding bf_inv_Pipeline_VITIS_LOOP_25_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_33_1 
Execute       schedule -model bf_inv_Pipeline_VITIS_LOOP_33_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_1.sched.adb -f 
INFO-FLOW: Finish scheduling bf_inv_Pipeline_VITIS_LOOP_33_1.
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_33_1 
Execute       bind -model bf_inv_Pipeline_VITIS_LOOP_33_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_1.bind.adb -f 
INFO-FLOW: Finish binding bf_inv_Pipeline_VITIS_LOOP_33_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_33_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_33_19 
Execute       schedule -model bf_inv_Pipeline_VITIS_LOOP_33_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_19.sched.adb -f 
INFO-FLOW: Finish scheduling bf_inv_Pipeline_VITIS_LOOP_33_19.
Execute       set_default_model bf_inv_Pipeline_VITIS_LOOP_33_19 
Execute       bind -model bf_inv_Pipeline_VITIS_LOOP_33_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_19.bind.adb -f 
INFO-FLOW: Finish binding bf_inv_Pipeline_VITIS_LOOP_33_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bf_inv 
Execute       schedule -model bf_inv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv.sched.adb -f 
INFO-FLOW: Finish scheduling bf_inv.
Execute       set_default_model bf_inv 
Execute       bind -model bf_inv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv.bind.adb -f 
INFO-FLOW: Finish binding bf_inv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_1_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bf_mult.1_Pipeline_VITIS_LOOP_33_1 
Execute       schedule -model bf_mult.1_Pipeline_VITIS_LOOP_33_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_1.sched.adb -f 
INFO-FLOW: Finish scheduling bf_mult.1_Pipeline_VITIS_LOOP_33_1.
Execute       set_default_model bf_mult.1_Pipeline_VITIS_LOOP_33_1 
Execute       bind -model bf_mult.1_Pipeline_VITIS_LOOP_33_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_1.bind.adb -f 
INFO-FLOW: Finish binding bf_mult.1_Pipeline_VITIS_LOOP_33_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_1_Pipeline_VITIS_LOOP_33_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bf_mult.1_Pipeline_VITIS_LOOP_33_16 
Execute       schedule -model bf_mult.1_Pipeline_VITIS_LOOP_33_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_16.sched.adb -f 
INFO-FLOW: Finish scheduling bf_mult.1_Pipeline_VITIS_LOOP_33_16.
Execute       set_default_model bf_mult.1_Pipeline_VITIS_LOOP_33_16 
Execute       bind -model bf_mult.1_Pipeline_VITIS_LOOP_33_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_16.bind.adb -f 
INFO-FLOW: Finish binding bf_mult.1_Pipeline_VITIS_LOOP_33_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bf_mult.1 
Execute       schedule -model bf_mult.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1.sched.adb -f 
INFO-FLOW: Finish scheduling bf_mult.1.
Execute       set_default_model bf_mult.1 
Execute       bind -model bf_mult.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1.bind.adb -f 
INFO-FLOW: Finish binding bf_mult.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_110 
Execute       schedule -model Radix2wECC_Pipeline_VITIS_LOOP_33_110 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_110.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_110.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_VITIS_LOOP_33_110.
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_110 
Execute       bind -model Radix2wECC_Pipeline_VITIS_LOOP_33_110 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_110.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_110.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_VITIS_LOOP_33_110.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_2_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bf_mult.2_Pipeline_VITIS_LOOP_33_1 
Execute       schedule -model bf_mult.2_Pipeline_VITIS_LOOP_33_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_1.sched.adb -f 
INFO-FLOW: Finish scheduling bf_mult.2_Pipeline_VITIS_LOOP_33_1.
Execute       set_default_model bf_mult.2_Pipeline_VITIS_LOOP_33_1 
Execute       bind -model bf_mult.2_Pipeline_VITIS_LOOP_33_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_1.bind.adb -f 
INFO-FLOW: Finish binding bf_mult.2_Pipeline_VITIS_LOOP_33_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_2_Pipeline_VITIS_LOOP_33_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bf_mult.2_Pipeline_VITIS_LOOP_33_15 
Execute       schedule -model bf_mult.2_Pipeline_VITIS_LOOP_33_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_15.sched.adb -f 
INFO-FLOW: Finish scheduling bf_mult.2_Pipeline_VITIS_LOOP_33_15.
Execute       set_default_model bf_mult.2_Pipeline_VITIS_LOOP_33_15 
Execute       bind -model bf_mult.2_Pipeline_VITIS_LOOP_33_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_15.bind.adb -f 
INFO-FLOW: Finish binding bf_mult.2_Pipeline_VITIS_LOOP_33_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bf_mult.2 
Execute       schedule -model bf_mult.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2.sched.adb -f 
INFO-FLOW: Finish scheduling bf_mult.2.
Execute       set_default_model bf_mult.2 
Execute       bind -model bf_mult.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2.bind.adb -f 
INFO-FLOW: Finish binding bf_mult.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_111 
Execute       schedule -model Radix2wECC_Pipeline_VITIS_LOOP_33_111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_111.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_111.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_VITIS_LOOP_33_111.
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_111 
Execute       bind -model Radix2wECC_Pipeline_VITIS_LOOP_33_111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_111.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_111.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_VITIS_LOOP_33_111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_112 
Execute       schedule -model Radix2wECC_Pipeline_VITIS_LOOP_33_112 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_112.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_112.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_VITIS_LOOP_33_112.
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_112 
Execute       bind -model Radix2wECC_Pipeline_VITIS_LOOP_33_112 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_112.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_112.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_VITIS_LOOP_33_112.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_13 
Execute       schedule -model point_add_Pipeline_VITIS_LOOP_33_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_13.sched.adb -f 
INFO-FLOW: Finish scheduling point_add_Pipeline_VITIS_LOOP_33_13.
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_13 
Execute       bind -model point_add_Pipeline_VITIS_LOOP_33_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_13.bind.adb -f 
INFO-FLOW: Finish binding point_add_Pipeline_VITIS_LOOP_33_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_14 
Execute       schedule -model point_add_Pipeline_VITIS_LOOP_33_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_14.sched.adb -f 
INFO-FLOW: Finish scheduling point_add_Pipeline_VITIS_LOOP_33_14.
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_14 
Execute       bind -model point_add_Pipeline_VITIS_LOOP_33_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_14.bind.adb -f 
INFO-FLOW: Finish binding point_add_Pipeline_VITIS_LOOP_33_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bf_add.1 
Execute       schedule -model bf_add.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_add_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_add_1.sched.adb -f 
INFO-FLOW: Finish scheduling bf_add.1.
Execute       set_default_model bf_add.1 
Execute       bind -model bf_add.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_add_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_add_1.bind.adb -f 
INFO-FLOW: Finish binding bf_add.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bf_mult_Pipeline_VITIS_LOOP_33_1 
Execute       schedule -model bf_mult_Pipeline_VITIS_LOOP_33_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_1.sched.adb -f 
INFO-FLOW: Finish scheduling bf_mult_Pipeline_VITIS_LOOP_33_1.
Execute       set_default_model bf_mult_Pipeline_VITIS_LOOP_33_1 
Execute       bind -model bf_mult_Pipeline_VITIS_LOOP_33_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_1.bind.adb -f 
INFO-FLOW: Finish binding bf_mult_Pipeline_VITIS_LOOP_33_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_Pipeline_VITIS_LOOP_33_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bf_mult_Pipeline_VITIS_LOOP_33_17 
Execute       schedule -model bf_mult_Pipeline_VITIS_LOOP_33_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_17.sched.adb -f 
INFO-FLOW: Finish scheduling bf_mult_Pipeline_VITIS_LOOP_33_17.
Execute       set_default_model bf_mult_Pipeline_VITIS_LOOP_33_17 
Execute       bind -model bf_mult_Pipeline_VITIS_LOOP_33_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_17.bind.adb -f 
INFO-FLOW: Finish binding bf_mult_Pipeline_VITIS_LOOP_33_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bf_mult 
Execute       schedule -model bf_mult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult.sched.adb -f 
INFO-FLOW: Finish scheduling bf_mult.
Execute       set_default_model bf_mult 
Execute       bind -model bf_mult 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult.bind.adb -f 
INFO-FLOW: Finish binding bf_mult.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_1 
Execute       schedule -model point_add_Pipeline_VITIS_LOOP_33_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_1.sched.adb -f 
INFO-FLOW: Finish scheduling point_add_Pipeline_VITIS_LOOP_33_1.
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_1 
Execute       bind -model point_add_Pipeline_VITIS_LOOP_33_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_1.bind.adb -f 
INFO-FLOW: Finish binding point_add_Pipeline_VITIS_LOOP_33_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_11 
Execute       schedule -model point_add_Pipeline_VITIS_LOOP_33_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_11.sched.adb -f 
INFO-FLOW: Finish scheduling point_add_Pipeline_VITIS_LOOP_33_11.
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_11 
Execute       bind -model point_add_Pipeline_VITIS_LOOP_33_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_11.bind.adb -f 
INFO-FLOW: Finish binding point_add_Pipeline_VITIS_LOOP_33_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_12 
Execute       schedule -model point_add_Pipeline_VITIS_LOOP_33_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_12.sched.adb -f 
INFO-FLOW: Finish scheduling point_add_Pipeline_VITIS_LOOP_33_12.
Execute       set_default_model point_add_Pipeline_VITIS_LOOP_33_12 
Execute       bind -model point_add_Pipeline_VITIS_LOOP_33_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_12.bind.adb -f 
INFO-FLOW: Finish binding point_add_Pipeline_VITIS_LOOP_33_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model point_add 
Execute       schedule -model point_add 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add.sched.adb -f 
INFO-FLOW: Finish scheduling point_add.
Execute       set_default_model point_add 
Execute       bind -model point_add 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.181 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.243 sec.
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add.bind.adb -f 
INFO-FLOW: Finish binding point_add.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_56_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_56_6 
Execute       schedule -model Radix2wECC_Pipeline_VITIS_LOOP_56_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_56_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_56_6.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_VITIS_LOOP_56_6.
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_56_6 
Execute       bind -model Radix2wECC_Pipeline_VITIS_LOOP_56_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_56_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_56_6.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_VITIS_LOOP_56_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_92_1 
Execute       schedule -model Radix2wECC_Pipeline_VITIS_LOOP_92_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_92_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_92_1.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_VITIS_LOOP_92_1.
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_92_1 
Execute       bind -model Radix2wECC_Pipeline_VITIS_LOOP_92_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_92_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_92_1.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_VITIS_LOOP_92_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_113 
Execute       schedule -model Radix2wECC_Pipeline_VITIS_LOOP_33_113 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_113.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_113.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_VITIS_LOOP_33_113.
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_113 
Execute       bind -model Radix2wECC_Pipeline_VITIS_LOOP_33_113 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_113.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_113.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_VITIS_LOOP_33_113.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_114 
Execute       schedule -model Radix2wECC_Pipeline_VITIS_LOOP_33_114 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_114.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_114.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_VITIS_LOOP_33_114.
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_114 
Execute       bind -model Radix2wECC_Pipeline_VITIS_LOOP_33_114 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_114.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_114.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_VITIS_LOOP_33_114.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_115 
Execute       schedule -model Radix2wECC_Pipeline_VITIS_LOOP_33_115 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_115.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_115.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_VITIS_LOOP_33_115.
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_115 
Execute       bind -model Radix2wECC_Pipeline_VITIS_LOOP_33_115 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_115.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_115.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_VITIS_LOOP_33_115.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_116 
Execute       schedule -model Radix2wECC_Pipeline_VITIS_LOOP_33_116 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_116.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_116.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_VITIS_LOOP_33_116.
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_33_116 
Execute       bind -model Radix2wECC_Pipeline_VITIS_LOOP_33_116 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_116.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_116.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_VITIS_LOOP_33_116.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_77_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_77_7 
Execute       schedule -model Radix2wECC_Pipeline_VITIS_LOOP_77_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_77_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_77_7.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_VITIS_LOOP_77_7.
Execute       set_default_model Radix2wECC_Pipeline_VITIS_LOOP_77_7 
Execute       bind -model Radix2wECC_Pipeline_VITIS_LOOP_77_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_77_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_77_7.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_VITIS_LOOP_77_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_17 
Execute       schedule -model Radix2wECC_Pipeline_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_17.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_17.
Execute       set_default_model Radix2wECC_Pipeline_17 
Execute       bind -model Radix2wECC_Pipeline_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_17.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC_Pipeline_18 
Execute       schedule -model Radix2wECC_Pipeline_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_18.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC_Pipeline_18.
Execute       set_default_model Radix2wECC_Pipeline_18 
Execute       bind -model Radix2wECC_Pipeline_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_18.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC_Pipeline_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Radix2wECC 
Execute       schedule -model Radix2wECC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.248 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.263 sec.
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.sched.adb -f 
INFO-FLOW: Finish scheduling Radix2wECC.
Execute       set_default_model Radix2wECC 
Execute       bind -model Radix2wECC 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.396 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.677 sec.
Execute       db_write -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.bind.adb -f 
INFO-FLOW: Finish binding Radix2wECC.
Execute       get_model_list Radix2wECC -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_1 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_2 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_3 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_1 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_36_2 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_39_3 
Execute       rtl_gen_preprocess bf_inv_Pipeline_VITIS_LOOP_25_1 
Execute       rtl_gen_preprocess bf_inv_Pipeline_VITIS_LOOP_25_18 
Execute       rtl_gen_preprocess bf_inv_Pipeline_VITIS_LOOP_33_1 
Execute       rtl_gen_preprocess bf_inv_Pipeline_VITIS_LOOP_33_19 
Execute       rtl_gen_preprocess bf_inv 
Execute       rtl_gen_preprocess bf_mult.1_Pipeline_VITIS_LOOP_33_1 
Execute       rtl_gen_preprocess bf_mult.1_Pipeline_VITIS_LOOP_33_16 
Execute       rtl_gen_preprocess bf_mult.1 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_110 
Execute       rtl_gen_preprocess bf_mult.2_Pipeline_VITIS_LOOP_33_1 
Execute       rtl_gen_preprocess bf_mult.2_Pipeline_VITIS_LOOP_33_15 
Execute       rtl_gen_preprocess bf_mult.2 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_111 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_112 
Execute       rtl_gen_preprocess point_add_Pipeline_VITIS_LOOP_33_13 
Execute       rtl_gen_preprocess point_add_Pipeline_VITIS_LOOP_33_14 
Execute       rtl_gen_preprocess bf_add.1 
Execute       rtl_gen_preprocess bf_mult_Pipeline_VITIS_LOOP_33_1 
Execute       rtl_gen_preprocess bf_mult_Pipeline_VITIS_LOOP_33_17 
Execute       rtl_gen_preprocess bf_mult 
Execute       rtl_gen_preprocess point_add_Pipeline_VITIS_LOOP_33_1 
Execute       rtl_gen_preprocess point_add_Pipeline_VITIS_LOOP_33_11 
Execute       rtl_gen_preprocess point_add_Pipeline_VITIS_LOOP_33_12 
Execute       rtl_gen_preprocess point_add 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_56_6 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_92_1 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_113 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_114 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_115 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_33_116 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_VITIS_LOOP_77_7 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_17 
Execute       rtl_gen_preprocess Radix2wECC_Pipeline_18 
Execute       rtl_gen_preprocess Radix2wECC 
INFO-FLOW: Model list for RTL generation: Radix2wECC_Pipeline_1 Radix2wECC_Pipeline_2 Radix2wECC_Pipeline_3 Radix2wECC_Pipeline_VITIS_LOOP_33_1 Radix2wECC_Pipeline_VITIS_LOOP_36_2 Radix2wECC_Pipeline_VITIS_LOOP_39_3 bf_inv_Pipeline_VITIS_LOOP_25_1 bf_inv_Pipeline_VITIS_LOOP_25_18 bf_inv_Pipeline_VITIS_LOOP_33_1 bf_inv_Pipeline_VITIS_LOOP_33_19 bf_inv bf_mult.1_Pipeline_VITIS_LOOP_33_1 bf_mult.1_Pipeline_VITIS_LOOP_33_16 bf_mult.1 Radix2wECC_Pipeline_VITIS_LOOP_33_110 bf_mult.2_Pipeline_VITIS_LOOP_33_1 bf_mult.2_Pipeline_VITIS_LOOP_33_15 bf_mult.2 Radix2wECC_Pipeline_VITIS_LOOP_33_111 Radix2wECC_Pipeline_VITIS_LOOP_33_112 point_add_Pipeline_VITIS_LOOP_33_13 point_add_Pipeline_VITIS_LOOP_33_14 bf_add.1 bf_mult_Pipeline_VITIS_LOOP_33_1 bf_mult_Pipeline_VITIS_LOOP_33_17 bf_mult point_add_Pipeline_VITIS_LOOP_33_1 point_add_Pipeline_VITIS_LOOP_33_11 point_add_Pipeline_VITIS_LOOP_33_12 point_add Radix2wECC_Pipeline_VITIS_LOOP_56_6 Radix2wECC_Pipeline_VITIS_LOOP_92_1 Radix2wECC_Pipeline_VITIS_LOOP_33_113 Radix2wECC_Pipeline_VITIS_LOOP_33_114 Radix2wECC_Pipeline_VITIS_LOOP_33_115 Radix2wECC_Pipeline_VITIS_LOOP_33_116 Radix2wECC_Pipeline_VITIS_LOOP_77_7 Radix2wECC_Pipeline_17 Radix2wECC_Pipeline_18 Radix2wECC
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_1 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_1'.
Command       create_rtl_model done; 0.333 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.143 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_1 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_1 
Execute       gen_rtl Radix2wECC_Pipeline_1 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_1 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_1 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_1.adb 
Execute       db_write -model Radix2wECC_Pipeline_1 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_1 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_2 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_2'.
Command       create_rtl_model done; 0.346 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_2 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_2 
Execute       gen_rtl Radix2wECC_Pipeline_2 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_2 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_2 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_2 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_2 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_2 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_2.adb 
Execute       db_write -model Radix2wECC_Pipeline_2 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_2 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_3 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_3'.
Command       create_rtl_model done; 0.331 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_3 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_3 
Execute       gen_rtl Radix2wECC_Pipeline_3 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_3 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_3 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_3 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_3 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_3 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_3.adb 
Execute       db_write -model Radix2wECC_Pipeline_3 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_3 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_VITIS_LOOP_33_1 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_1 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_1 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_1 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_1 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_1 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_1.adb 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_1 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_VITIS_LOOP_33_1 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_VITIS_LOOP_36_2 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_36_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_36_2' pipeline 'VITIS_LOOP_36_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_36_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_36_2 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_36_2 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_36_2 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_36_2 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_VITIS_LOOP_36_2 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_36_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_VITIS_LOOP_36_2 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_36_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_VITIS_LOOP_36_2 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_36_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_36_2 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_36_2.adb 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_36_2 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_VITIS_LOOP_36_2 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_36_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_VITIS_LOOP_39_3 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_39_3 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_39_3 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_VITIS_LOOP_39_3 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_39_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_VITIS_LOOP_39_3 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_39_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_VITIS_LOOP_39_3 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_39_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_39_3 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_39_3.adb 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_39_3 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_VITIS_LOOP_39_3 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_39_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bf_inv_Pipeline_VITIS_LOOP_25_1 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl bf_inv_Pipeline_VITIS_LOOP_25_1 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_1 
Execute       gen_rtl bf_inv_Pipeline_VITIS_LOOP_25_1 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_1 
Execute       syn_report -csynth -model bf_inv_Pipeline_VITIS_LOOP_25_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_inv_Pipeline_VITIS_LOOP_25_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bf_inv_Pipeline_VITIS_LOOP_25_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_inv_Pipeline_VITIS_LOOP_25_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bf_inv_Pipeline_VITIS_LOOP_25_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model bf_inv_Pipeline_VITIS_LOOP_25_1 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_1.adb 
Execute       db_write -model bf_inv_Pipeline_VITIS_LOOP_25_1 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bf_inv_Pipeline_VITIS_LOOP_25_1 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_25_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bf_inv_Pipeline_VITIS_LOOP_25_18 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_18.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_25_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl bf_inv_Pipeline_VITIS_LOOP_25_18 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_18 
Execute       gen_rtl bf_inv_Pipeline_VITIS_LOOP_25_18 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_18 
Execute       syn_report -csynth -model bf_inv_Pipeline_VITIS_LOOP_25_18 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_inv_Pipeline_VITIS_LOOP_25_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bf_inv_Pipeline_VITIS_LOOP_25_18 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_inv_Pipeline_VITIS_LOOP_25_18_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bf_inv_Pipeline_VITIS_LOOP_25_18 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model bf_inv_Pipeline_VITIS_LOOP_25_18 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_18.adb 
Execute       db_write -model bf_inv_Pipeline_VITIS_LOOP_25_18 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bf_inv_Pipeline_VITIS_LOOP_25_18 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bf_inv_Pipeline_VITIS_LOOP_33_1 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl bf_inv_Pipeline_VITIS_LOOP_33_1 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_1 
Execute       gen_rtl bf_inv_Pipeline_VITIS_LOOP_33_1 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_1 
Execute       syn_report -csynth -model bf_inv_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_inv_Pipeline_VITIS_LOOP_33_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bf_inv_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_inv_Pipeline_VITIS_LOOP_33_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bf_inv_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model bf_inv_Pipeline_VITIS_LOOP_33_1 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_1.adb 
Execute       db_write -model bf_inv_Pipeline_VITIS_LOOP_33_1 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bf_inv_Pipeline_VITIS_LOOP_33_1 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_33_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bf_inv_Pipeline_VITIS_LOOP_33_19 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_19.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_33_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl bf_inv_Pipeline_VITIS_LOOP_33_19 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_19 
Execute       gen_rtl bf_inv_Pipeline_VITIS_LOOP_33_19 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_19 
Execute       syn_report -csynth -model bf_inv_Pipeline_VITIS_LOOP_33_19 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_inv_Pipeline_VITIS_LOOP_33_19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bf_inv_Pipeline_VITIS_LOOP_33_19 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_inv_Pipeline_VITIS_LOOP_33_19_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bf_inv_Pipeline_VITIS_LOOP_33_19 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model bf_inv_Pipeline_VITIS_LOOP_33_19 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_19.adb 
Execute       db_write -model bf_inv_Pipeline_VITIS_LOOP_33_19 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bf_inv_Pipeline_VITIS_LOOP_33_19 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bf_inv -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl bf_inv -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_bf_inv 
Execute       gen_rtl bf_inv -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_bf_inv 
Execute       syn_report -csynth -model bf_inv -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_inv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bf_inv -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_inv_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bf_inv -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.102 sec.
Execute       db_write -model bf_inv -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv.adb 
Execute       db_write -model bf_inv -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bf_inv -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_1_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bf_mult.1_Pipeline_VITIS_LOOP_33_1 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_1_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_1_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl bf_mult.1_Pipeline_VITIS_LOOP_33_1 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_1 
Execute       gen_rtl bf_mult.1_Pipeline_VITIS_LOOP_33_1 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_1 
Execute       syn_report -csynth -model bf_mult.1_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_1_Pipeline_VITIS_LOOP_33_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bf_mult.1_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_1_Pipeline_VITIS_LOOP_33_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bf_mult.1_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model bf_mult.1_Pipeline_VITIS_LOOP_33_1 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_1.adb 
Execute       db_write -model bf_mult.1_Pipeline_VITIS_LOOP_33_1 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bf_mult.1_Pipeline_VITIS_LOOP_33_1 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_1_Pipeline_VITIS_LOOP_33_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bf_mult.1_Pipeline_VITIS_LOOP_33_16 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_1_Pipeline_VITIS_LOOP_33_16' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_1_Pipeline_VITIS_LOOP_33_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl bf_mult.1_Pipeline_VITIS_LOOP_33_16 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_16 
Execute       gen_rtl bf_mult.1_Pipeline_VITIS_LOOP_33_16 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_16 
Execute       syn_report -csynth -model bf_mult.1_Pipeline_VITIS_LOOP_33_16 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_1_Pipeline_VITIS_LOOP_33_16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bf_mult.1_Pipeline_VITIS_LOOP_33_16 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_1_Pipeline_VITIS_LOOP_33_16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bf_mult.1_Pipeline_VITIS_LOOP_33_16 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model bf_mult.1_Pipeline_VITIS_LOOP_33_16 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_16.adb 
Execute       db_write -model bf_mult.1_Pipeline_VITIS_LOOP_33_16 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bf_mult.1_Pipeline_VITIS_LOOP_33_16 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bf_mult.1 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl bf_mult.1 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_bf_mult_1 
Execute       gen_rtl bf_mult.1 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_bf_mult_1 
Execute       syn_report -csynth -model bf_mult.1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bf_mult.1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bf_mult.1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model bf_mult.1 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1.adb 
Execute       db_write -model bf_mult.1 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bf_mult.1 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_VITIS_LOOP_33_110 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_110.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_110 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_110 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_110 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_110 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_VITIS_LOOP_33_110 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_110_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_VITIS_LOOP_33_110 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_110_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_VITIS_LOOP_33_110 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_110.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_110 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_110.adb 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_110 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_VITIS_LOOP_33_110 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_110 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_2_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bf_mult.2_Pipeline_VITIS_LOOP_33_1 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_2_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_2_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl bf_mult.2_Pipeline_VITIS_LOOP_33_1 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_1 
Execute       gen_rtl bf_mult.2_Pipeline_VITIS_LOOP_33_1 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_1 
Execute       syn_report -csynth -model bf_mult.2_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_2_Pipeline_VITIS_LOOP_33_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bf_mult.2_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_2_Pipeline_VITIS_LOOP_33_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bf_mult.2_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model bf_mult.2_Pipeline_VITIS_LOOP_33_1 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_1.adb 
Execute       db_write -model bf_mult.2_Pipeline_VITIS_LOOP_33_1 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bf_mult.2_Pipeline_VITIS_LOOP_33_1 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_2_Pipeline_VITIS_LOOP_33_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bf_mult.2_Pipeline_VITIS_LOOP_33_15 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_2_Pipeline_VITIS_LOOP_33_15' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_2_Pipeline_VITIS_LOOP_33_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl bf_mult.2_Pipeline_VITIS_LOOP_33_15 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_15 
Execute       gen_rtl bf_mult.2_Pipeline_VITIS_LOOP_33_15 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_15 
Execute       syn_report -csynth -model bf_mult.2_Pipeline_VITIS_LOOP_33_15 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_2_Pipeline_VITIS_LOOP_33_15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bf_mult.2_Pipeline_VITIS_LOOP_33_15 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_2_Pipeline_VITIS_LOOP_33_15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bf_mult.2_Pipeline_VITIS_LOOP_33_15 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model bf_mult.2_Pipeline_VITIS_LOOP_33_15 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_15.adb 
Execute       db_write -model bf_mult.2_Pipeline_VITIS_LOOP_33_15 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bf_mult.2_Pipeline_VITIS_LOOP_33_15 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bf_mult.2 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl bf_mult.2 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_bf_mult_2 
Execute       gen_rtl bf_mult.2 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_bf_mult_2 
Execute       syn_report -csynth -model bf_mult.2 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bf_mult.2 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bf_mult.2 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model bf_mult.2 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2.adb 
Execute       db_write -model bf_mult.2 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bf_mult.2 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_VITIS_LOOP_33_111 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_111.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_111 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_111 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_111 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_111 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_VITIS_LOOP_33_111 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_111_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_VITIS_LOOP_33_111 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_111_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_VITIS_LOOP_33_111 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_111.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_111 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_111.adb 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_111 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_VITIS_LOOP_33_111 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_VITIS_LOOP_33_112 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_112.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_112 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_112 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_112 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_112 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_VITIS_LOOP_33_112 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_112_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_VITIS_LOOP_33_112 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_112_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_VITIS_LOOP_33_112 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_112.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_112 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_112.adb 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_112 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_VITIS_LOOP_33_112 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_112 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model point_add_Pipeline_VITIS_LOOP_33_13 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl point_add_Pipeline_VITIS_LOOP_33_13 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_13 
Execute       gen_rtl point_add_Pipeline_VITIS_LOOP_33_13 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_13 
Execute       syn_report -csynth -model point_add_Pipeline_VITIS_LOOP_33_13 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/point_add_Pipeline_VITIS_LOOP_33_13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model point_add_Pipeline_VITIS_LOOP_33_13 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/point_add_Pipeline_VITIS_LOOP_33_13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model point_add_Pipeline_VITIS_LOOP_33_13 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model point_add_Pipeline_VITIS_LOOP_33_13 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_13.adb 
Execute       db_write -model point_add_Pipeline_VITIS_LOOP_33_13 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info point_add_Pipeline_VITIS_LOOP_33_13 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model point_add_Pipeline_VITIS_LOOP_33_14 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl point_add_Pipeline_VITIS_LOOP_33_14 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_14 
Execute       gen_rtl point_add_Pipeline_VITIS_LOOP_33_14 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_14 
Execute       syn_report -csynth -model point_add_Pipeline_VITIS_LOOP_33_14 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/point_add_Pipeline_VITIS_LOOP_33_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model point_add_Pipeline_VITIS_LOOP_33_14 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/point_add_Pipeline_VITIS_LOOP_33_14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model point_add_Pipeline_VITIS_LOOP_33_14 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model point_add_Pipeline_VITIS_LOOP_33_14 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_14.adb 
Execute       db_write -model point_add_Pipeline_VITIS_LOOP_33_14 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info point_add_Pipeline_VITIS_LOOP_33_14 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bf_add.1 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_add_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_add_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_add_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl bf_add.1 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_bf_add_1 
Execute       gen_rtl bf_add.1 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_bf_add_1 
Execute       syn_report -csynth -model bf_add.1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_add_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bf_add.1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_add_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bf_add.1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_add_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model bf_add.1 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_add_1.adb 
Execute       db_write -model bf_add.1 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bf_add.1 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_add_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bf_mult_Pipeline_VITIS_LOOP_33_1 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl bf_mult_Pipeline_VITIS_LOOP_33_1 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_1 
Execute       gen_rtl bf_mult_Pipeline_VITIS_LOOP_33_1 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_1 
Execute       syn_report -csynth -model bf_mult_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_Pipeline_VITIS_LOOP_33_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bf_mult_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_Pipeline_VITIS_LOOP_33_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bf_mult_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model bf_mult_Pipeline_VITIS_LOOP_33_1 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_1.adb 
Execute       db_write -model bf_mult_Pipeline_VITIS_LOOP_33_1 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bf_mult_Pipeline_VITIS_LOOP_33_1 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_Pipeline_VITIS_LOOP_33_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bf_mult_Pipeline_VITIS_LOOP_33_17 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_Pipeline_VITIS_LOOP_33_17' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_Pipeline_VITIS_LOOP_33_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl bf_mult_Pipeline_VITIS_LOOP_33_17 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_17 
Execute       gen_rtl bf_mult_Pipeline_VITIS_LOOP_33_17 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_17 
Execute       syn_report -csynth -model bf_mult_Pipeline_VITIS_LOOP_33_17 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_Pipeline_VITIS_LOOP_33_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bf_mult_Pipeline_VITIS_LOOP_33_17 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_Pipeline_VITIS_LOOP_33_17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bf_mult_Pipeline_VITIS_LOOP_33_17 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model bf_mult_Pipeline_VITIS_LOOP_33_17 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_17.adb 
Execute       db_write -model bf_mult_Pipeline_VITIS_LOOP_33_17 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bf_mult_Pipeline_VITIS_LOOP_33_17 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bf_mult -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl bf_mult -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_bf_mult 
Execute       gen_rtl bf_mult -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_bf_mult 
Execute       syn_report -csynth -model bf_mult -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bf_mult -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/bf_mult_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bf_mult -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model bf_mult -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult.adb 
Execute       db_write -model bf_mult -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bf_mult -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model point_add_Pipeline_VITIS_LOOP_33_1 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'point_add_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl point_add_Pipeline_VITIS_LOOP_33_1 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_1 
Execute       gen_rtl point_add_Pipeline_VITIS_LOOP_33_1 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_1 
Execute       syn_report -csynth -model point_add_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/point_add_Pipeline_VITIS_LOOP_33_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model point_add_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/point_add_Pipeline_VITIS_LOOP_33_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model point_add_Pipeline_VITIS_LOOP_33_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model point_add_Pipeline_VITIS_LOOP_33_1 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_1.adb 
Execute       db_write -model point_add_Pipeline_VITIS_LOOP_33_1 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info point_add_Pipeline_VITIS_LOOP_33_1 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model point_add_Pipeline_VITIS_LOOP_33_11 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'point_add_Pipeline_VITIS_LOOP_33_11' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl point_add_Pipeline_VITIS_LOOP_33_11 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_11 
Execute       gen_rtl point_add_Pipeline_VITIS_LOOP_33_11 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_11 
Execute       syn_report -csynth -model point_add_Pipeline_VITIS_LOOP_33_11 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/point_add_Pipeline_VITIS_LOOP_33_11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model point_add_Pipeline_VITIS_LOOP_33_11 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/point_add_Pipeline_VITIS_LOOP_33_11_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model point_add_Pipeline_VITIS_LOOP_33_11 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model point_add_Pipeline_VITIS_LOOP_33_11 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_11.adb 
Execute       db_write -model point_add_Pipeline_VITIS_LOOP_33_11 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info point_add_Pipeline_VITIS_LOOP_33_11 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model point_add_Pipeline_VITIS_LOOP_33_12 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'point_add_Pipeline_VITIS_LOOP_33_12' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl point_add_Pipeline_VITIS_LOOP_33_12 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_12 
Execute       gen_rtl point_add_Pipeline_VITIS_LOOP_33_12 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_12 
Execute       syn_report -csynth -model point_add_Pipeline_VITIS_LOOP_33_12 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/point_add_Pipeline_VITIS_LOOP_33_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model point_add_Pipeline_VITIS_LOOP_33_12 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/point_add_Pipeline_VITIS_LOOP_33_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model point_add_Pipeline_VITIS_LOOP_33_12 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model point_add_Pipeline_VITIS_LOOP_33_12 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_12.adb 
Execute       db_write -model point_add_Pipeline_VITIS_LOOP_33_12 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info point_add_Pipeline_VITIS_LOOP_33_12 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model point_add -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl point_add -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_point_add 
Execute       gen_rtl point_add -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_point_add 
Execute       syn_report -csynth -model point_add -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/point_add_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model point_add -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/point_add_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model point_add -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.276 sec.
Execute       db_write -model point_add -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add.adb 
Execute       db_write -model point_add -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info point_add -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_56_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_VITIS_LOOP_56_6 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_56_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_56_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_56_6 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_56_6 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_56_6 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_56_6 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_VITIS_LOOP_56_6 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_56_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_VITIS_LOOP_56_6 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_56_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_VITIS_LOOP_56_6 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_56_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_56_6 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_56_6.adb 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_56_6 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_VITIS_LOOP_56_6 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_56_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_VITIS_LOOP_92_1 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_92_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' pipeline 'VITIS_LOOP_92_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_92_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_92_1 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_92_1 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_92_1 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_92_1 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_VITIS_LOOP_92_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_92_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_VITIS_LOOP_92_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_92_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_VITIS_LOOP_92_1 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_92_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_92_1 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_92_1.adb 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_92_1 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_VITIS_LOOP_92_1 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_92_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_VITIS_LOOP_33_113 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_113.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_113 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_113 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_113 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_113 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_VITIS_LOOP_33_113 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_113_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_VITIS_LOOP_33_113 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_113_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_VITIS_LOOP_33_113 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_113.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_113 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_113.adb 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_113 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_VITIS_LOOP_33_113 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_113 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_VITIS_LOOP_33_114 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_114.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_114 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_114 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_114 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_114 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_VITIS_LOOP_33_114 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_114_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_VITIS_LOOP_33_114 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_114_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_VITIS_LOOP_33_114 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_114.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_114 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_114.adb 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_114 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_VITIS_LOOP_33_114 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_114 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_VITIS_LOOP_33_115 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_115.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_115 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_115 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_115 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_115 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_VITIS_LOOP_33_115 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_115_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_VITIS_LOOP_33_115 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_115_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_VITIS_LOOP_33_115 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_115.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_115 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_115.adb 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_115 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_VITIS_LOOP_33_115 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_115 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_VITIS_LOOP_33_116 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_116.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_116 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_116 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_33_116 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_116 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_VITIS_LOOP_33_116 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_116_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_VITIS_LOOP_33_116 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_33_116_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_VITIS_LOOP_33_116 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_116.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_116 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_116.adb 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_33_116 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_VITIS_LOOP_33_116 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_116 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_77_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_VITIS_LOOP_77_7 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_77_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_77_7' pipeline 'VITIS_LOOP_77_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_77_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_77_7 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_77_7 
Execute       gen_rtl Radix2wECC_Pipeline_VITIS_LOOP_77_7 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_77_7 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_VITIS_LOOP_77_7 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_77_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_VITIS_LOOP_77_7 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_VITIS_LOOP_77_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_VITIS_LOOP_77_7 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_77_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_77_7 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_77_7.adb 
Execute       db_write -model Radix2wECC_Pipeline_VITIS_LOOP_77_7 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_VITIS_LOOP_77_7 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_77_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_17 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_17' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_17'.
Command       create_rtl_model done; 0.389 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_17 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_17 
Execute       gen_rtl Radix2wECC_Pipeline_17 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_17 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_17 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_17 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_17 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_17 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_17.adb 
Execute       db_write -model Radix2wECC_Pipeline_17 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_17 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC_Pipeline_18 -top_prefix Radix2wECC_ -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_18' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_18'.
Command       create_rtl_model done; 0.386 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC_Pipeline_18 -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC_Radix2wECC_Pipeline_18 
Execute       gen_rtl Radix2wECC_Pipeline_18 -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC_Radix2wECC_Pipeline_18 
Execute       syn_report -csynth -model Radix2wECC_Pipeline_18 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC_Pipeline_18 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_Pipeline_18_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC_Pipeline_18 -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Radix2wECC_Pipeline_18 -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_18.adb 
Execute       db_write -model Radix2wECC_Pipeline_18 -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC_Pipeline_18 -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Radix2wECC -top_prefix  -sub_prefix Radix2wECC_ -mg_file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/x_o' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/y_o' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Radix2wECC' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'k', 'x_o', 'y_o', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC'.
Command       create_rtl_model done; 0.299 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.068 GB.
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       gen_rtl Radix2wECC -istop -style xilinx -f -lang vhdl -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/vhdl/Radix2wECC 
Execute       gen_rtl Radix2wECC -istop -style xilinx -f -lang vlog -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/verilog/Radix2wECC 
Execute       syn_report -csynth -model Radix2wECC -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Radix2wECC -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/Radix2wECC_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Radix2wECC -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.676 sec.
Execute       db_write -model Radix2wECC -f -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.adb 
Execute       db_write -model Radix2wECC -bindview -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Radix2wECC -p C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC 
Execute       export_constraint_db -f -tool general -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.constraint.tcl 
Execute       syn_report -designview -model Radix2wECC -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.design.xml 
Command       syn_report done; 0.474 sec.
Execute       syn_report -csynthDesign -model Radix2wECC -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model Radix2wECC -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Radix2wECC -o C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks Radix2wECC 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain Radix2wECC 
INFO-FLOW: Model list for RTL component generation: Radix2wECC_Pipeline_1 Radix2wECC_Pipeline_2 Radix2wECC_Pipeline_3 Radix2wECC_Pipeline_VITIS_LOOP_33_1 Radix2wECC_Pipeline_VITIS_LOOP_36_2 Radix2wECC_Pipeline_VITIS_LOOP_39_3 bf_inv_Pipeline_VITIS_LOOP_25_1 bf_inv_Pipeline_VITIS_LOOP_25_18 bf_inv_Pipeline_VITIS_LOOP_33_1 bf_inv_Pipeline_VITIS_LOOP_33_19 bf_inv bf_mult.1_Pipeline_VITIS_LOOP_33_1 bf_mult.1_Pipeline_VITIS_LOOP_33_16 bf_mult.1 Radix2wECC_Pipeline_VITIS_LOOP_33_110 bf_mult.2_Pipeline_VITIS_LOOP_33_1 bf_mult.2_Pipeline_VITIS_LOOP_33_15 bf_mult.2 Radix2wECC_Pipeline_VITIS_LOOP_33_111 Radix2wECC_Pipeline_VITIS_LOOP_33_112 point_add_Pipeline_VITIS_LOOP_33_13 point_add_Pipeline_VITIS_LOOP_33_14 bf_add.1 bf_mult_Pipeline_VITIS_LOOP_33_1 bf_mult_Pipeline_VITIS_LOOP_33_17 bf_mult point_add_Pipeline_VITIS_LOOP_33_1 point_add_Pipeline_VITIS_LOOP_33_11 point_add_Pipeline_VITIS_LOOP_33_12 point_add Radix2wECC_Pipeline_VITIS_LOOP_56_6 Radix2wECC_Pipeline_VITIS_LOOP_92_1 Radix2wECC_Pipeline_VITIS_LOOP_33_113 Radix2wECC_Pipeline_VITIS_LOOP_33_114 Radix2wECC_Pipeline_VITIS_LOOP_33_115 Radix2wECC_Pipeline_VITIS_LOOP_33_116 Radix2wECC_Pipeline_VITIS_LOOP_77_7 Radix2wECC_Pipeline_17 Radix2wECC_Pipeline_18 Radix2wECC
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_1] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_2] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_3] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_VITIS_LOOP_33_1] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_VITIS_LOOP_36_2] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_36_2.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_VITIS_LOOP_39_3] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf_inv_Pipeline_VITIS_LOOP_25_1] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_1.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf_inv_Pipeline_VITIS_LOOP_25_18] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_18.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf_inv_Pipeline_VITIS_LOOP_33_1] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf_inv_Pipeline_VITIS_LOOP_33_19] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_19.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf_inv] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv.compgen.tcl 
INFO-FLOW: Handling components in module [bf_mult_1_Pipeline_VITIS_LOOP_33_1] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf_mult_1_Pipeline_VITIS_LOOP_33_16] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_16.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf_mult_1] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1.compgen.tcl 
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_VITIS_LOOP_33_110] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_110.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf_mult_2_Pipeline_VITIS_LOOP_33_1] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf_mult_2_Pipeline_VITIS_LOOP_33_15] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_15.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf_mult_2] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2.compgen.tcl 
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_VITIS_LOOP_33_111] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_111.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_VITIS_LOOP_33_112] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_112.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [point_add_Pipeline_VITIS_LOOP_33_13] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_13.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [point_add_Pipeline_VITIS_LOOP_33_14] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_14.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf_add_1] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_add_1.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf_mult_Pipeline_VITIS_LOOP_33_1] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf_mult_Pipeline_VITIS_LOOP_33_17] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_17.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf_mult] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult.compgen.tcl 
INFO-FLOW: Handling components in module [point_add_Pipeline_VITIS_LOOP_33_1] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [point_add_Pipeline_VITIS_LOOP_33_11] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_11.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [point_add_Pipeline_VITIS_LOOP_33_12] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_12.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [point_add] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add.compgen.tcl 
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_VITIS_LOOP_56_6] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_56_6.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_VITIS_LOOP_92_1] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_92_1.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_VITIS_LOOP_33_113] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_113.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_VITIS_LOOP_33_114] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_114.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_VITIS_LOOP_33_115] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_115.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_VITIS_LOOP_33_116] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_116.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_VITIS_LOOP_77_7] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_77_7.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_17] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_17.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Radix2wECC_Pipeline_18] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_18.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Radix2wECC] ... 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.compgen.tcl 
INFO-FLOW: Found component Radix2wECC_values_x_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Radix2wECC_values_x_V_RAM_AUTO_1R1W
INFO-FLOW: Found component Radix2wECC_buff1_RAM_AUTO_1R1W.
INFO-FLOW: Append model Radix2wECC_buff1_RAM_AUTO_1R1W
INFO-FLOW: Found component Radix2wECC_control_s_axi.
INFO-FLOW: Append model Radix2wECC_control_s_axi
INFO-FLOW: Found component Radix2wECC_gmem_m_axi.
INFO-FLOW: Append model Radix2wECC_gmem_m_axi
INFO-FLOW: Append model Radix2wECC_Pipeline_1
INFO-FLOW: Append model Radix2wECC_Pipeline_2
INFO-FLOW: Append model Radix2wECC_Pipeline_3
INFO-FLOW: Append model Radix2wECC_Pipeline_VITIS_LOOP_33_1
INFO-FLOW: Append model Radix2wECC_Pipeline_VITIS_LOOP_36_2
INFO-FLOW: Append model Radix2wECC_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: Append model bf_inv_Pipeline_VITIS_LOOP_25_1
INFO-FLOW: Append model bf_inv_Pipeline_VITIS_LOOP_25_18
INFO-FLOW: Append model bf_inv_Pipeline_VITIS_LOOP_33_1
INFO-FLOW: Append model bf_inv_Pipeline_VITIS_LOOP_33_19
INFO-FLOW: Append model bf_inv
INFO-FLOW: Append model bf_mult_1_Pipeline_VITIS_LOOP_33_1
INFO-FLOW: Append model bf_mult_1_Pipeline_VITIS_LOOP_33_16
INFO-FLOW: Append model bf_mult_1
INFO-FLOW: Append model Radix2wECC_Pipeline_VITIS_LOOP_33_110
INFO-FLOW: Append model bf_mult_2_Pipeline_VITIS_LOOP_33_1
INFO-FLOW: Append model bf_mult_2_Pipeline_VITIS_LOOP_33_15
INFO-FLOW: Append model bf_mult_2
INFO-FLOW: Append model Radix2wECC_Pipeline_VITIS_LOOP_33_111
INFO-FLOW: Append model Radix2wECC_Pipeline_VITIS_LOOP_33_112
INFO-FLOW: Append model point_add_Pipeline_VITIS_LOOP_33_13
INFO-FLOW: Append model point_add_Pipeline_VITIS_LOOP_33_14
INFO-FLOW: Append model bf_add_1
INFO-FLOW: Append model bf_mult_Pipeline_VITIS_LOOP_33_1
INFO-FLOW: Append model bf_mult_Pipeline_VITIS_LOOP_33_17
INFO-FLOW: Append model bf_mult
INFO-FLOW: Append model point_add_Pipeline_VITIS_LOOP_33_1
INFO-FLOW: Append model point_add_Pipeline_VITIS_LOOP_33_11
INFO-FLOW: Append model point_add_Pipeline_VITIS_LOOP_33_12
INFO-FLOW: Append model point_add
INFO-FLOW: Append model Radix2wECC_Pipeline_VITIS_LOOP_56_6
INFO-FLOW: Append model Radix2wECC_Pipeline_VITIS_LOOP_92_1
INFO-FLOW: Append model Radix2wECC_Pipeline_VITIS_LOOP_33_113
INFO-FLOW: Append model Radix2wECC_Pipeline_VITIS_LOOP_33_114
INFO-FLOW: Append model Radix2wECC_Pipeline_VITIS_LOOP_33_115
INFO-FLOW: Append model Radix2wECC_Pipeline_VITIS_LOOP_33_116
INFO-FLOW: Append model Radix2wECC_Pipeline_VITIS_LOOP_77_7
INFO-FLOW: Append model Radix2wECC_Pipeline_17
INFO-FLOW: Append model Radix2wECC_Pipeline_18
INFO-FLOW: Append model Radix2wECC
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_flow_control_loop_pipe_sequential_init Radix2wECC_values_x_V_RAM_AUTO_1R1W Radix2wECC_buff1_RAM_AUTO_1R1W Radix2wECC_control_s_axi Radix2wECC_gmem_m_axi Radix2wECC_Pipeline_1 Radix2wECC_Pipeline_2 Radix2wECC_Pipeline_3 Radix2wECC_Pipeline_VITIS_LOOP_33_1 Radix2wECC_Pipeline_VITIS_LOOP_36_2 Radix2wECC_Pipeline_VITIS_LOOP_39_3 bf_inv_Pipeline_VITIS_LOOP_25_1 bf_inv_Pipeline_VITIS_LOOP_25_18 bf_inv_Pipeline_VITIS_LOOP_33_1 bf_inv_Pipeline_VITIS_LOOP_33_19 bf_inv bf_mult_1_Pipeline_VITIS_LOOP_33_1 bf_mult_1_Pipeline_VITIS_LOOP_33_16 bf_mult_1 Radix2wECC_Pipeline_VITIS_LOOP_33_110 bf_mult_2_Pipeline_VITIS_LOOP_33_1 bf_mult_2_Pipeline_VITIS_LOOP_33_15 bf_mult_2 Radix2wECC_Pipeline_VITIS_LOOP_33_111 Radix2wECC_Pipeline_VITIS_LOOP_33_112 point_add_Pipeline_VITIS_LOOP_33_13 point_add_Pipeline_VITIS_LOOP_33_14 bf_add_1 bf_mult_Pipeline_VITIS_LOOP_33_1 bf_mult_Pipeline_VITIS_LOOP_33_17 bf_mult point_add_Pipeline_VITIS_LOOP_33_1 point_add_Pipeline_VITIS_LOOP_33_11 point_add_Pipeline_VITIS_LOOP_33_12 point_add Radix2wECC_Pipeline_VITIS_LOOP_56_6 Radix2wECC_Pipeline_VITIS_LOOP_92_1 Radix2wECC_Pipeline_VITIS_LOOP_33_113 Radix2wECC_Pipeline_VITIS_LOOP_33_114 Radix2wECC_Pipeline_VITIS_LOOP_33_115 Radix2wECC_Pipeline_VITIS_LOOP_33_116 Radix2wECC_Pipeline_VITIS_LOOP_77_7 Radix2wECC_Pipeline_17 Radix2wECC_Pipeline_18 Radix2wECC
INFO-FLOW: Generating C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Radix2wECC_values_x_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Radix2wECC_buff1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Radix2wECC_control_s_axi
INFO-FLOW: To file: write model Radix2wECC_gmem_m_axi
INFO-FLOW: To file: write model Radix2wECC_Pipeline_1
INFO-FLOW: To file: write model Radix2wECC_Pipeline_2
INFO-FLOW: To file: write model Radix2wECC_Pipeline_3
INFO-FLOW: To file: write model Radix2wECC_Pipeline_VITIS_LOOP_33_1
INFO-FLOW: To file: write model Radix2wECC_Pipeline_VITIS_LOOP_36_2
INFO-FLOW: To file: write model Radix2wECC_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: To file: write model bf_inv_Pipeline_VITIS_LOOP_25_1
INFO-FLOW: To file: write model bf_inv_Pipeline_VITIS_LOOP_25_18
INFO-FLOW: To file: write model bf_inv_Pipeline_VITIS_LOOP_33_1
INFO-FLOW: To file: write model bf_inv_Pipeline_VITIS_LOOP_33_19
INFO-FLOW: To file: write model bf_inv
INFO-FLOW: To file: write model bf_mult_1_Pipeline_VITIS_LOOP_33_1
INFO-FLOW: To file: write model bf_mult_1_Pipeline_VITIS_LOOP_33_16
INFO-FLOW: To file: write model bf_mult_1
INFO-FLOW: To file: write model Radix2wECC_Pipeline_VITIS_LOOP_33_110
INFO-FLOW: To file: write model bf_mult_2_Pipeline_VITIS_LOOP_33_1
INFO-FLOW: To file: write model bf_mult_2_Pipeline_VITIS_LOOP_33_15
INFO-FLOW: To file: write model bf_mult_2
INFO-FLOW: To file: write model Radix2wECC_Pipeline_VITIS_LOOP_33_111
INFO-FLOW: To file: write model Radix2wECC_Pipeline_VITIS_LOOP_33_112
INFO-FLOW: To file: write model point_add_Pipeline_VITIS_LOOP_33_13
INFO-FLOW: To file: write model point_add_Pipeline_VITIS_LOOP_33_14
INFO-FLOW: To file: write model bf_add_1
INFO-FLOW: To file: write model bf_mult_Pipeline_VITIS_LOOP_33_1
INFO-FLOW: To file: write model bf_mult_Pipeline_VITIS_LOOP_33_17
INFO-FLOW: To file: write model bf_mult
INFO-FLOW: To file: write model point_add_Pipeline_VITIS_LOOP_33_1
INFO-FLOW: To file: write model point_add_Pipeline_VITIS_LOOP_33_11
INFO-FLOW: To file: write model point_add_Pipeline_VITIS_LOOP_33_12
INFO-FLOW: To file: write model point_add
INFO-FLOW: To file: write model Radix2wECC_Pipeline_VITIS_LOOP_56_6
INFO-FLOW: To file: write model Radix2wECC_Pipeline_VITIS_LOOP_92_1
INFO-FLOW: To file: write model Radix2wECC_Pipeline_VITIS_LOOP_33_113
INFO-FLOW: To file: write model Radix2wECC_Pipeline_VITIS_LOOP_33_114
INFO-FLOW: To file: write model Radix2wECC_Pipeline_VITIS_LOOP_33_115
INFO-FLOW: To file: write model Radix2wECC_Pipeline_VITIS_LOOP_33_116
INFO-FLOW: To file: write model Radix2wECC_Pipeline_VITIS_LOOP_77_7
INFO-FLOW: To file: write model Radix2wECC_Pipeline_17
INFO-FLOW: To file: write model Radix2wECC_Pipeline_18
INFO-FLOW: To file: write model Radix2wECC
INFO-FLOW: Generating C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/vhdl' dstVlogDir='C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/vlog' tclDir='C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db' modelList='Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_values_x_V_RAM_AUTO_1R1W
Radix2wECC_buff1_RAM_AUTO_1R1W
Radix2wECC_control_s_axi
Radix2wECC_gmem_m_axi
Radix2wECC_Pipeline_1
Radix2wECC_Pipeline_2
Radix2wECC_Pipeline_3
Radix2wECC_Pipeline_VITIS_LOOP_33_1
Radix2wECC_Pipeline_VITIS_LOOP_36_2
Radix2wECC_Pipeline_VITIS_LOOP_39_3
bf_inv_Pipeline_VITIS_LOOP_25_1
bf_inv_Pipeline_VITIS_LOOP_25_18
bf_inv_Pipeline_VITIS_LOOP_33_1
bf_inv_Pipeline_VITIS_LOOP_33_19
bf_inv
bf_mult_1_Pipeline_VITIS_LOOP_33_1
bf_mult_1_Pipeline_VITIS_LOOP_33_16
bf_mult_1
Radix2wECC_Pipeline_VITIS_LOOP_33_110
bf_mult_2_Pipeline_VITIS_LOOP_33_1
bf_mult_2_Pipeline_VITIS_LOOP_33_15
bf_mult_2
Radix2wECC_Pipeline_VITIS_LOOP_33_111
Radix2wECC_Pipeline_VITIS_LOOP_33_112
point_add_Pipeline_VITIS_LOOP_33_13
point_add_Pipeline_VITIS_LOOP_33_14
bf_add_1
bf_mult_Pipeline_VITIS_LOOP_33_1
bf_mult_Pipeline_VITIS_LOOP_33_17
bf_mult
point_add_Pipeline_VITIS_LOOP_33_1
point_add_Pipeline_VITIS_LOOP_33_11
point_add_Pipeline_VITIS_LOOP_33_12
point_add
Radix2wECC_Pipeline_VITIS_LOOP_56_6
Radix2wECC_Pipeline_VITIS_LOOP_92_1
Radix2wECC_Pipeline_VITIS_LOOP_33_113
Radix2wECC_Pipeline_VITIS_LOOP_33_114
Radix2wECC_Pipeline_VITIS_LOOP_33_115
Radix2wECC_Pipeline_VITIS_LOOP_33_116
Radix2wECC_Pipeline_VITIS_LOOP_77_7
Radix2wECC_Pipeline_17
Radix2wECC_Pipeline_18
Radix2wECC
' expOnly='0'
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_1.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_2.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_3.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_36_2.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_1.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_18.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_19.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_16.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_110.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_15.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_111.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_112.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_13.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_14.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_add_1.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_17.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_11.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_12.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_56_6.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_92_1.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_113.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_114.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_115.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_116.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_77_7.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_17.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_18.compgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Radix2wECC_values_x_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Radix2wECC_buff1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.135 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.409 seconds; current allocated memory: 1.068 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name point_add
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_values_x_V_RAM_AUTO_1R1W
Radix2wECC_buff1_RAM_AUTO_1R1W
Radix2wECC_control_s_axi
Radix2wECC_gmem_m_axi
Radix2wECC_Pipeline_1
Radix2wECC_Pipeline_2
Radix2wECC_Pipeline_3
Radix2wECC_Pipeline_VITIS_LOOP_33_1
Radix2wECC_Pipeline_VITIS_LOOP_36_2
Radix2wECC_Pipeline_VITIS_LOOP_39_3
bf_inv_Pipeline_VITIS_LOOP_25_1
bf_inv_Pipeline_VITIS_LOOP_25_18
bf_inv_Pipeline_VITIS_LOOP_33_1
bf_inv_Pipeline_VITIS_LOOP_33_19
bf_inv
bf_mult_1_Pipeline_VITIS_LOOP_33_1
bf_mult_1_Pipeline_VITIS_LOOP_33_16
bf_mult_1
Radix2wECC_Pipeline_VITIS_LOOP_33_110
bf_mult_2_Pipeline_VITIS_LOOP_33_1
bf_mult_2_Pipeline_VITIS_LOOP_33_15
bf_mult_2
Radix2wECC_Pipeline_VITIS_LOOP_33_111
Radix2wECC_Pipeline_VITIS_LOOP_33_112
point_add_Pipeline_VITIS_LOOP_33_13
point_add_Pipeline_VITIS_LOOP_33_14
bf_add_1
bf_mult_Pipeline_VITIS_LOOP_33_1
bf_mult_Pipeline_VITIS_LOOP_33_17
bf_mult
point_add_Pipeline_VITIS_LOOP_33_1
point_add_Pipeline_VITIS_LOOP_33_11
point_add_Pipeline_VITIS_LOOP_33_12
point_add
Radix2wECC_Pipeline_VITIS_LOOP_56_6
Radix2wECC_Pipeline_VITIS_LOOP_92_1
Radix2wECC_Pipeline_VITIS_LOOP_33_113
Radix2wECC_Pipeline_VITIS_LOOP_33_114
Radix2wECC_Pipeline_VITIS_LOOP_33_115
Radix2wECC_Pipeline_VITIS_LOOP_33_116
Radix2wECC_Pipeline_VITIS_LOOP_77_7
Radix2wECC_Pipeline_17
Radix2wECC_Pipeline_18
Radix2wECC
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.compgen.dataonly.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.compgen.dataonly.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_1.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_2.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_3.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_1.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_36_2.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_39_3.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_1.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_18.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_1.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_19.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_1.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_16.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_110.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_1.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_15.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_111.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_112.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_13.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_14.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_add_1.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_1.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_17.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_1.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_11.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_12.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_56_6.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_92_1.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_113.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_114.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_115.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_116.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_77_7.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_17.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_18.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.constraint.tcl 
Execute       sc_get_clocks Radix2wECC 
Execute       source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE Radix2wECC LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE Radix2wECC LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0}' bind_report_dict='TOP Radix2wECC DATA {Radix2wECC {DEPTH 1 CHILDREN {Radix2wECC_Pipeline_1 Radix2wECC_Pipeline_2 Radix2wECC_Pipeline_VITIS_LOOP_33_1 Radix2wECC_Pipeline_3 Radix2wECC_Pipeline_VITIS_LOOP_36_2 Radix2wECC_Pipeline_VITIS_LOOP_39_3 bf_inv bf_mult_2 bf_mult_1 Radix2wECC_Pipeline_VITIS_LOOP_33_110 Radix2wECC_Pipeline_VITIS_LOOP_33_111 Radix2wECC_Pipeline_VITIS_LOOP_33_112 point_add Radix2wECC_Pipeline_VITIS_LOOP_77_7 Radix2wECC_Pipeline_VITIS_LOOP_56_6 Radix2wECC_Pipeline_VITIS_LOOP_92_1 Radix2wECC_Pipeline_VITIS_LOOP_33_113 Radix2wECC_Pipeline_VITIS_LOOP_33_114 Radix2wECC_Pipeline_VITIS_LOOP_33_115 Radix2wECC_Pipeline_VITIS_LOOP_33_116 Radix2wECC_Pipeline_17 Radix2wECC_Pipeline_18} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff1_U SOURCE module.cpp:23 VARIABLE buff1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff2_U SOURCE module.cpp:24 VARIABLE buff2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff3_U SOURCE module.cpp:25 VARIABLE buff3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_853_p2 SOURCE module.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_115_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_865_p2 SOURCE module.cpp:115 VARIABLE add_ln115 LOOP VITIS_LOOP_115_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_910_p2 SOURCE module.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_4_VITIS_LOOP_54_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1_fu_919_p2 SOURCE module.cpp:53 VARIABLE add_ln53_1 LOOP VITIS_LOOP_53_4_VITIS_LOOP_54_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_1033_p2 SOURCE module.cpp:86 VARIABLE add_ln86 LOOP VITIS_LOOP_53_4_VITIS_LOOP_54_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_1_fu_1083_p2 SOURCE module.cpp:86 VARIABLE add_ln86_1 LOOP VITIS_LOOP_53_4_VITIS_LOOP_54_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_2_fu_1093_p2 SOURCE module.cpp:86 VARIABLE add_ln86_2 LOOP VITIS_LOOP_53_4_VITIS_LOOP_54_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Q_fu_1114_p2 SOURCE module.cpp:86 VARIABLE Q LOOP VITIS_LOOP_53_4_VITIS_LOOP_54_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg_fu_1133_p2 SOURCE {} VARIABLE neg LOOP VITIS_LOOP_53_4_VITIS_LOOP_54_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_1202_p2 SOURCE module.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_53_4_VITIS_LOOP_54_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1_fu_1208_p2 SOURCE module.cpp:66 VARIABLE add_ln66_1 LOOP VITIS_LOOP_53_4_VITIS_LOOP_54_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln66_fu_1221_p2 SOURCE module.cpp:66 VARIABLE sub_ln66 LOOP VITIS_LOOP_53_4_VITIS_LOOP_54_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln66_1_fu_1236_p2 SOURCE module.cpp:66 VARIABLE sub_ln66_1 LOOP VITIS_LOOP_53_4_VITIS_LOOP_54_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_2_fu_1282_p2 SOURCE module.cpp:54 VARIABLE k_2 LOOP VITIS_LOOP_53_4_VITIS_LOOP_54_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME values_x_V_U SOURCE {} VARIABLE values_x_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME values_y_V_U SOURCE {} VARIABLE values_y_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 14 URAM 0}} Radix2wECC_Pipeline_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_129_fu_94_p2 SOURCE {} VARIABLE empty_129 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_2 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_126_fu_94_p2 SOURCE {} VARIABLE empty_126 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_VITIS_LOOP_33_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_85_p2 SOURCE module.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_3 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_125_fu_94_p2 SOURCE {} VARIABLE empty_125 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_VITIS_LOOP_36_2 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_85_p2 SOURCE module.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_36_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_VITIS_LOOP_39_3 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_85_p2 SOURCE module.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf_inv {DEPTH 3 CHILDREN {bf_inv_Pipeline_VITIS_LOOP_25_1 bf_inv_Pipeline_VITIS_LOOP_25_18 bf_inv_Pipeline_VITIS_LOOP_33_1 bf_inv_Pipeline_VITIS_LOOP_33_19} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_132_p2 SOURCE gf2_arithmetic.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_142_p2 SOURCE gf2_arithmetic.cpp:28 VARIABLE add_ln28_1 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME j_fu_152_p2 SOURCE gf2_arithmetic.cpp:76 VARIABLE j LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_fu_166_p2 SOURCE gf2_arithmetic.cpp:80 VARIABLE sub_ln80 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1691_fu_228_p2 SOURCE {D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691} VARIABLE sub_ln1691 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} bf_inv_Pipeline_VITIS_LOOP_25_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_26_fu_78_p2 SOURCE gf2_arithmetic.cpp:26 VARIABLE i_26 LOOP VITIS_LOOP_25_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf_inv_Pipeline_VITIS_LOOP_25_18 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_24_fu_78_p2 SOURCE gf2_arithmetic.cpp:26 VARIABLE i_24 LOOP VITIS_LOOP_25_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf_inv_Pipeline_VITIS_LOOP_33_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_23_fu_72_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_23 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf_inv_Pipeline_VITIS_LOOP_33_19 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_21_fu_72_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_21 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf_mult_2 {DEPTH 3 CHILDREN {bf_mult_2_Pipeline_VITIS_LOOP_33_1 bf_mult_2_Pipeline_VITIS_LOOP_33_15} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_15_fu_189_p2 SOURCE gf2_arithmetic.cpp:56 VARIABLE i_15 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf_mult_2_Pipeline_VITIS_LOOP_33_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_14_fu_84_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_14 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf_mult_2_Pipeline_VITIS_LOOP_33_15 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_13_fu_84_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_13 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf_mult_1 {DEPTH 3 CHILDREN {bf_mult_1_Pipeline_VITIS_LOOP_33_1 bf_mult_1_Pipeline_VITIS_LOOP_33_16} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_18_fu_195_p2 SOURCE gf2_arithmetic.cpp:56 VARIABLE i_18 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf_mult_1_Pipeline_VITIS_LOOP_33_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_17_fu_84_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_17 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf_mult_1_Pipeline_VITIS_LOOP_33_16 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_16_fu_84_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_16 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_VITIS_LOOP_33_110 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_41_fu_88_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_41 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_VITIS_LOOP_33_111 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_40_fu_84_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_40 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_VITIS_LOOP_33_112 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_39_fu_84_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_39 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} point_add {DEPTH 2 CHILDREN {point_add_Pipeline_VITIS_LOOP_33_13 point_add_Pipeline_VITIS_LOOP_33_14 bf_inv bf_mult_1 bf_mult_2 bf_add_1 bf_mult point_add_Pipeline_VITIS_LOOP_33_1 point_add_Pipeline_VITIS_LOOP_33_11 point_add_Pipeline_VITIS_LOOP_33_12} AREA {DSP 0 BRAM 0 URAM 0}} point_add_Pipeline_VITIS_LOOP_33_13 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_79_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_3 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} point_add_Pipeline_VITIS_LOOP_33_14 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_87_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_2 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf_add_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_28_fu_73_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_28 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf_mult {DEPTH 3 CHILDREN {bf_mult_Pipeline_VITIS_LOOP_33_1 bf_mult_Pipeline_VITIS_LOOP_33_17} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_19_fu_195_p2 SOURCE gf2_arithmetic.cpp:56 VARIABLE i_19 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf_mult_Pipeline_VITIS_LOOP_33_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_12_fu_84_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_12 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf_mult_Pipeline_VITIS_LOOP_33_17 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_10_fu_84_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_10 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} point_add_Pipeline_VITIS_LOOP_33_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_8_fu_84_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_8 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} point_add_Pipeline_VITIS_LOOP_33_11 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_7_fu_84_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_7 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} point_add_Pipeline_VITIS_LOOP_33_12 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_84_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_5 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_VITIS_LOOP_77_7 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_30_fu_106_p2 SOURCE module.cpp:77 VARIABLE i_30 LOOP VITIS_LOOP_77_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln708_fu_142_p2 SOURCE {D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708} VARIABLE sub_ln708 LOOP VITIS_LOOP_77_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln708_1_fu_148_p2 SOURCE {D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708} VARIABLE sub_ln708_1 LOOP VITIS_LOOP_77_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln708_2_fu_154_p2 SOURCE {D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708} VARIABLE sub_ln708_2 LOOP VITIS_LOOP_77_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln708_3_fu_184_p2 SOURCE {D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708} VARIABLE sub_ln708_3 LOOP VITIS_LOOP_77_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln708_4_fu_216_p2 SOURCE {D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708} VARIABLE sub_ln708_4 LOOP VITIS_LOOP_77_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln708_5_fu_222_p2 SOURCE {D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708} VARIABLE sub_ln708_5 LOOP VITIS_LOOP_77_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln708_6_fu_228_p2 SOURCE {D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708} VARIABLE sub_ln708_6 LOOP VITIS_LOOP_77_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln708_7_fu_258_p2 SOURCE {D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708} VARIABLE sub_ln708_7 LOOP VITIS_LOOP_77_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_VITIS_LOOP_56_6 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_3_fu_98_p2 SOURCE module.cpp:56 VARIABLE j_3 LOOP VITIS_LOOP_56_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_115_p2 SOURCE module.cpp:57 VARIABLE add_ln57_1 LOOP VITIS_LOOP_56_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_125_p2 SOURCE module.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_56_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_VITIS_LOOP_92_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_84_p2 SOURCE module.cpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_92_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_fu_90_p2 SOURCE module.cpp:93 VARIABLE sub_ln93 LOOP VITIS_LOOP_92_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_1_fu_121_p2 SOURCE module.cpp:93 VARIABLE sub_ln93_1 LOOP VITIS_LOOP_92_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_VITIS_LOOP_33_113 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_38_fu_84_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_38 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_VITIS_LOOP_33_114 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_36_fu_84_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_36 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_VITIS_LOOP_33_115 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_34_fu_84_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_34 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_VITIS_LOOP_33_116 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_32_fu_92_p2 SOURCE gf2_arithmetic.cpp:33 VARIABLE i_32 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_17 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_128_fu_99_p2 SOURCE {} VARIABLE empty_128 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Radix2wECC_Pipeline_18 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_127_fu_99_p2 SOURCE {} VARIABLE empty_127 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.224 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Radix2wECC.
INFO: [VLOG 209-307] Generating Verilog RTL for Radix2wECC.
Execute       syn_report -model Radix2wECC -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 28.003 sec.
Command   csynth_design done; 65.767 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 4 seconds. Elapsed time: 65.767 seconds; current allocated memory: 336.375 MB.
Command ap_source done; 66.626 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1 opened at Thu Dec 26 18:43:42 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/vitis/xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/vitis/xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.302 sec.
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.105 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.428 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.47 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.148 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.179 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./HardwareAcceleratedECC-PointMultiplication/solution1/directives.tcl 
Execute     set_directive_top -name Radix2wECC Radix2wECC 
INFO: [HLS 200-1510] Running: set_directive_top -name Radix2wECC Radix2wECC 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.106 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/gf2_arith_test.cpp C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/./sim/autowrap/testbench/gf2_arith_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/./sim/autowrap/testbench/gf2_arith_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/./sim/autowrap/testbench/gf2_arith_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.257 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/gf2_arithmetic.cpp C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/./sim/autowrap/testbench/gf2_arithmetic.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/./sim/autowrap/testbench/gf2_arithmetic.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/./sim/autowrap/testbench/gf2_arithmetic.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.701 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/module.cpp C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/./sim/autowrap/testbench/module.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/./sim/autowrap/testbench/module.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/vitis/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/./sim/autowrap/testbench/module.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.306 sec.
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.127 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 2123.81 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 2148.64 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2148.64 seconds; current allocated memory: 423.000 MB.
Command ap_source done; 2149.37 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1 opened at Thu Dec 26 19:22:31 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/vitis/xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/vitis/xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.323 sec.
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.114 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.447 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.476 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.118 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./HardwareAcceleratedECC-PointMultiplication/solution1/directives.tcl 
Execute     set_directive_top -name Radix2wECC Radix2wECC 
INFO: [HLS 200-1510] Running: set_directive_top -name Radix2wECC Radix2wECC 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.101 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=Radix2wECC xml_exists=0
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Radix2wECC
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=78 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_flow_control_loop_pipe_sequential_init
Radix2wECC_values_x_V_RAM_AUTO_1R1W
Radix2wECC_buff1_RAM_AUTO_1R1W
Radix2wECC_control_s_axi
Radix2wECC_gmem_m_axi
Radix2wECC_Pipeline_1
Radix2wECC_Pipeline_2
Radix2wECC_Pipeline_3
Radix2wECC_Pipeline_VITIS_LOOP_33_1
Radix2wECC_Pipeline_VITIS_LOOP_36_2
Radix2wECC_Pipeline_VITIS_LOOP_39_3
bf_inv_Pipeline_VITIS_LOOP_25_1
bf_inv_Pipeline_VITIS_LOOP_25_18
bf_inv_Pipeline_VITIS_LOOP_33_1
bf_inv_Pipeline_VITIS_LOOP_33_19
bf_inv
bf_mult_1_Pipeline_VITIS_LOOP_33_1
bf_mult_1_Pipeline_VITIS_LOOP_33_16
bf_mult_1
Radix2wECC_Pipeline_VITIS_LOOP_33_110
bf_mult_2_Pipeline_VITIS_LOOP_33_1
bf_mult_2_Pipeline_VITIS_LOOP_33_15
bf_mult_2
Radix2wECC_Pipeline_VITIS_LOOP_33_111
Radix2wECC_Pipeline_VITIS_LOOP_33_112
point_add_Pipeline_VITIS_LOOP_33_13
point_add_Pipeline_VITIS_LOOP_33_14
bf_add_1
bf_mult_Pipeline_VITIS_LOOP_33_1
bf_mult_Pipeline_VITIS_LOOP_33_17
bf_mult
point_add_Pipeline_VITIS_LOOP_33_1
point_add_Pipeline_VITIS_LOOP_33_11
point_add_Pipeline_VITIS_LOOP_33_12
point_add
Radix2wECC_Pipeline_VITIS_LOOP_56_6
Radix2wECC_Pipeline_VITIS_LOOP_92_1
Radix2wECC_Pipeline_VITIS_LOOP_33_113
Radix2wECC_Pipeline_VITIS_LOOP_33_114
Radix2wECC_Pipeline_VITIS_LOOP_33_115
Radix2wECC_Pipeline_VITIS_LOOP_33_116
Radix2wECC_Pipeline_VITIS_LOOP_77_7
Radix2wECC_Pipeline_17
Radix2wECC_Pipeline_18
Radix2wECC
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.compgen.dataonly.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.compgen.dataonly.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_1.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_2.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_3.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_1.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_36_2.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_39_3.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_1.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_25_18.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_1.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv_Pipeline_VITIS_LOOP_33_19.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_inv.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_1.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1_Pipeline_VITIS_LOOP_33_16.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_1.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_110.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_1.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2_Pipeline_VITIS_LOOP_33_15.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_2.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_111.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_112.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_13.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_14.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_add_1.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_1.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult_Pipeline_VITIS_LOOP_33_17.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/bf_mult.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_1.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_11.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add_Pipeline_VITIS_LOOP_33_12.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/point_add.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_56_6.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_92_1.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_113.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_114.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_115.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_33_116.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_VITIS_LOOP_77_7.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_17.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC_Pipeline_18.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.constraint.tcl 
Execute     sc_get_clocks Radix2wECC 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_export -deadlock_detection 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Radix2wECC
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.compgen.dataonly.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.compgen.dataonly.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=Radix2wECC
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.rtl_wrap.cfg.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.constraint.tcl 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/Radix2wECC.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       copy-tb-files C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s HardwareAcceleratedECC-PointMultiplication/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file HardwareAcceleratedECC-PointMultiplication/solution1/impl/export.zip
Command   export_design done; 11.685 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 11.685 seconds; current allocated memory: 443.609 MB.
Command ap_source done; 12.341 sec.
Execute cleanup_all 
