/*
 * mem_layout.h -- MemMgrLite layout definition.
 * Copyright (C) 2018 Sony Semiconductor Solutions Corp.
 *
 * This file was created by mem_layout.conf
 * !!! CAUTION! don't edit this file manually !!!
 *
 *   Notes: (C) Copyright 2014 Sony Corporation
 */
#ifndef MEM_LAYOUT_H_INCLUDED
#define MEM_LAYOUT_H_INCLUDED

/*
 * Memory Manager Configurations
 */
//#define USE_MEMMGR_FENCE /* TODO This define macro should be set by Kconfig. */

/*
 * User defined constants
 */

/*
 * Memory devices
 */
/* AUD_SRAM: type=RAM, use=0x0003f440, remainder=0x00000bc0 */
#define AUD_SRAM_ADDR	0x000c0000
#define AUD_SRAM_SIZE	0x00040000

/* RESERVED: type=RAM, use=0x00000080, remainder=0x0003ff80 */
#define RESERVED_ADDR	0x0e000000
#define RESERVED_SIZE	0x00040000

/*
 * Fixed areas
 */
#define AUDIO_WORK_AREA_ALIGN   0x00020000
#define AUDIO_WORK_AREA_ADDR    0x000c0000
#define AUDIO_WORK_AREA_DRM     0x000c0000 /* _DRM is obsolete macro. to use _ADDR */
#define AUDIO_WORK_AREA_SIZE    0x0003c000

#define MSG_QUE_AREA_ALIGN   0x00000040
#define MSG_QUE_AREA_ADDR    0x000fc000
#define MSG_QUE_AREA_DRM     0x000fc000 /* _DRM is obsolete macro. to use _ADDR */
#define MSG_QUE_AREA_SIZE    0x00003140

#define MEMMGR_WORK_AREA_ALIGN   0x00000008
#define MEMMGR_WORK_AREA_ADDR    0x000ff140
#define MEMMGR_WORK_AREA_DRM     0x000ff140 /* _DRM is obsolete macro. to use _ADDR */
#define MEMMGR_WORK_AREA_SIZE    0x00000200

#define MEMMGR_DATA_AREA_ALIGN   0x00000008
#define MEMMGR_DATA_AREA_ADDR    0x000ff340
#define MEMMGR_DATA_AREA_DRM     0x000ff340 /* _DRM is obsolete macro. to use _ADDR */
#define MEMMGR_DATA_AREA_SIZE    0x00000100

#define SPL_MGR_AREA_ALIGN   0x00000008
#define SPL_MGR_AREA_ADDR    0x0e000000
#define SPL_MGR_AREA_DRM     0x0e000000 /* _DRM is obsolete macro. to use _ADDR */
#define SPL_MGR_AREA_SIZE    0x00000040

#define APU_LOG_AREA_ALIGN   0x00000008
#define APU_LOG_AREA_ADDR    0x0e000040
#define APU_LOG_AREA_DRM     0x0e000040 /* _DRM is obsolete macro. to use _ADDR */
#define APU_LOG_AREA_SIZE    0x00000040

/*
 * Memory Manager max work area size
 */
#define MEMMGR_MAX_WORK_SIZE  0x0000009c

/*
 * Pool IDs
 */
#define NULL_POOL	0
#define DEC_ES_MAIN_BUF_POOL	1
#define REND_PCM_BUF_POOL	2
#define REND_PCM_SUB_BUF_POOL	3
#define DEC_APU_CMD_POOL	4
#define DEC_ES_SUB_BUF_POOL	5
#define OUTPUT_BUF_POOL	6
#define MIC_IN_BUF_POOL	7
#define ENC_APU_CMD_POOL	8
#define SRC_APU_CMD_POOL	9
#define I2S_IN_BUF_POOL	10
#define HP_OUT_BUF_POOL	11
#define I2S_OUT_BUF_POOL	12
#define MFE_OUT_BUF_POOL	13

#define NUM_MEM_LAYOUTS	3
#define NUM_MEM_POOLS	14


/*
 * Pool areas
 */
/* Layout0: */
#define MEMMGR_L0_WORK_SIZE   0x0000009c

/* Skip 0x0004 bytes for alignment. */
#define L0_DEC_ES_MAIN_BUF_POOL_ALIGN    0x00000008
#define L0_DEC_ES_MAIN_BUF_POOL_L_FENCE  0x000c0004
#define L0_DEC_ES_MAIN_BUF_POOL_ADDR     0x000c0008
#define L0_DEC_ES_MAIN_BUF_POOL_SIZE     0x00006000
#define L0_DEC_ES_MAIN_BUF_POOL_U_FENCE  0x000c6008
#define L0_DEC_ES_MAIN_BUF_POOL_NUM_SEG  0x00000004
#define L0_DEC_ES_MAIN_BUF_POOL_SEG_SIZE 0x00001800

#define L0_REND_PCM_BUF_POOL_ALIGN    0x00000008
#define L0_REND_PCM_BUF_POOL_L_FENCE  0x000c600c
#define L0_REND_PCM_BUF_POOL_ADDR     0x000c6010
#define L0_REND_PCM_BUF_POOL_SIZE     0x00012000
#define L0_REND_PCM_BUF_POOL_U_FENCE  0x000d8010
#define L0_REND_PCM_BUF_POOL_NUM_SEG  0x00000009
#define L0_REND_PCM_BUF_POOL_SEG_SIZE 0x00002000

#define L0_REND_PCM_SUB_BUF_POOL_ALIGN    0x00000008
#define L0_REND_PCM_SUB_BUF_POOL_L_FENCE  0x000d8014
#define L0_REND_PCM_SUB_BUF_POOL_ADDR     0x000d8018
#define L0_REND_PCM_SUB_BUF_POOL_SIZE     0x00012000
#define L0_REND_PCM_SUB_BUF_POOL_U_FENCE  0x000ea018
#define L0_REND_PCM_SUB_BUF_POOL_NUM_SEG  0x00000009
#define L0_REND_PCM_SUB_BUF_POOL_SEG_SIZE 0x00002000

#define L0_DEC_APU_CMD_POOL_ALIGN    0x00000008
#define L0_DEC_APU_CMD_POOL_L_FENCE  0x000ea01c
#define L0_DEC_APU_CMD_POOL_ADDR     0x000ea020
#define L0_DEC_APU_CMD_POOL_SIZE     0x00000398
#define L0_DEC_APU_CMD_POOL_U_FENCE  0x000ea3b8
#define L0_DEC_APU_CMD_POOL_NUM_SEG  0x0000000a
#define L0_DEC_APU_CMD_POOL_SEG_SIZE 0x0000005c

#define L0_DEC_ES_SUB_BUF_POOL_ALIGN    0x00000008
#define L0_DEC_ES_SUB_BUF_POOL_L_FENCE  0x000ea3bc
#define L0_DEC_ES_SUB_BUF_POOL_ADDR     0x000ea3c0
#define L0_DEC_ES_SUB_BUF_POOL_SIZE     0x00003000
#define L0_DEC_ES_SUB_BUF_POOL_U_FENCE  0x000ed3c0
#define L0_DEC_ES_SUB_BUF_POOL_NUM_SEG  0x00000004
#define L0_DEC_ES_SUB_BUF_POOL_SEG_SIZE 0x00000c00

/* Remainder AUDIO_WORK_AREA=0x0000ec3c */

/* Layout1: */
#define MEMMGR_L1_WORK_SIZE   0x00000060

/* Skip 0x0004 bytes for alignment. */
#define L1_OUTPUT_BUF_POOL_ALIGN    0x00000008
#define L1_OUTPUT_BUF_POOL_L_FENCE  0x000c0004
#define L1_OUTPUT_BUF_POOL_ADDR     0x000c0008
#define L1_OUTPUT_BUF_POOL_SIZE     0x00003000
#define L1_OUTPUT_BUF_POOL_U_FENCE  0x000c3008
#define L1_OUTPUT_BUF_POOL_NUM_SEG  0x00000002
#define L1_OUTPUT_BUF_POOL_SEG_SIZE 0x00001800

#define L1_MIC_IN_BUF_POOL_ALIGN    0x00000008
#define L1_MIC_IN_BUF_POOL_L_FENCE  0x000c300c
#define L1_MIC_IN_BUF_POOL_ADDR     0x000c3010
#define L1_MIC_IN_BUF_POOL_SIZE     0x00008700
#define L1_MIC_IN_BUF_POOL_U_FENCE  0x000cb710
#define L1_MIC_IN_BUF_POOL_NUM_SEG  0x00000005
#define L1_MIC_IN_BUF_POOL_SEG_SIZE 0x00001b00

#define L1_ENC_APU_CMD_POOL_ALIGN    0x00000008
#define L1_ENC_APU_CMD_POOL_L_FENCE  0x000cb714
#define L1_ENC_APU_CMD_POOL_ADDR     0x000cb718
#define L1_ENC_APU_CMD_POOL_SIZE     0x00000114
#define L1_ENC_APU_CMD_POOL_U_FENCE  0x000cb82c
#define L1_ENC_APU_CMD_POOL_NUM_SEG  0x00000003
#define L1_ENC_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Skip 0x0004 bytes for alignment. */
#define L1_SRC_APU_CMD_POOL_ALIGN    0x00000008
#define L1_SRC_APU_CMD_POOL_L_FENCE  0x000cb834
#define L1_SRC_APU_CMD_POOL_ADDR     0x000cb838
#define L1_SRC_APU_CMD_POOL_SIZE     0x00000114
#define L1_SRC_APU_CMD_POOL_U_FENCE  0x000cb94c
#define L1_SRC_APU_CMD_POOL_NUM_SEG  0x00000003
#define L1_SRC_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Remainder AUDIO_WORK_AREA=0x000306b0 */

/* Layout2: */
#define MEMMGR_L2_WORK_SIZE   0x00000090

/* Skip 0x0004 bytes for alignment. */
#define L2_MIC_IN_BUF_POOL_ALIGN    0x00000008
#define L2_MIC_IN_BUF_POOL_L_FENCE  0x000c0004
#define L2_MIC_IN_BUF_POOL_ADDR     0x000c0008
#define L2_MIC_IN_BUF_POOL_SIZE     0x00000960
#define L2_MIC_IN_BUF_POOL_U_FENCE  0x000c0968
#define L2_MIC_IN_BUF_POOL_NUM_SEG  0x00000005
#define L2_MIC_IN_BUF_POOL_SEG_SIZE 0x000001e0

#define L2_I2S_IN_BUF_POOL_ALIGN    0x00000008
#define L2_I2S_IN_BUF_POOL_L_FENCE  0x000c096c
#define L2_I2S_IN_BUF_POOL_ADDR     0x000c0970
#define L2_I2S_IN_BUF_POOL_SIZE     0x000012c0
#define L2_I2S_IN_BUF_POOL_U_FENCE  0x000c1c30
#define L2_I2S_IN_BUF_POOL_NUM_SEG  0x00000005
#define L2_I2S_IN_BUF_POOL_SEG_SIZE 0x000003c0

#define L2_HP_OUT_BUF_POOL_ALIGN    0x00000008
#define L2_HP_OUT_BUF_POOL_L_FENCE  0x000c1c34
#define L2_HP_OUT_BUF_POOL_ADDR     0x000c1c38
#define L2_HP_OUT_BUF_POOL_SIZE     0x000012c0
#define L2_HP_OUT_BUF_POOL_U_FENCE  0x000c2ef8
#define L2_HP_OUT_BUF_POOL_NUM_SEG  0x00000005
#define L2_HP_OUT_BUF_POOL_SEG_SIZE 0x000003c0

#define L2_I2S_OUT_BUF_POOL_ALIGN    0x00000008
#define L2_I2S_OUT_BUF_POOL_L_FENCE  0x000c2efc
#define L2_I2S_OUT_BUF_POOL_ADDR     0x000c2f00
#define L2_I2S_OUT_BUF_POOL_SIZE     0x000012c0
#define L2_I2S_OUT_BUF_POOL_U_FENCE  0x000c41c0
#define L2_I2S_OUT_BUF_POOL_NUM_SEG  0x00000005
#define L2_I2S_OUT_BUF_POOL_SEG_SIZE 0x000003c0

#define L2_MFE_OUT_BUF_POOL_ALIGN    0x00000008
#define L2_MFE_OUT_BUF_POOL_L_FENCE  0x000c41c4
#define L2_MFE_OUT_BUF_POOL_ADDR     0x000c41c8
#define L2_MFE_OUT_BUF_POOL_SIZE     0x00000500
#define L2_MFE_OUT_BUF_POOL_U_FENCE  0x000c46c8
#define L2_MFE_OUT_BUF_POOL_NUM_SEG  0x00000008
#define L2_MFE_OUT_BUF_POOL_SEG_SIZE 0x000000a0

/* Remainder AUDIO_WORK_AREA=0x00037934 */

#endif /* MEM_LAYOUT_H_INCLUDED */
