// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        data_16_val,
        data_17_val,
        data_18_val,
        data_19_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_5_val;
input  [15:0] data_6_val;
input  [15:0] data_7_val;
input  [15:0] data_8_val;
input  [15:0] data_9_val;
input  [15:0] data_10_val;
input  [15:0] data_11_val;
input  [15:0] data_12_val;
input  [15:0] data_13_val;
input  [15:0] data_14_val;
input  [15:0] data_15_val;
input  [15:0] data_16_val;
input  [15:0] data_17_val;
input  [15:0] data_18_val;
input  [15:0] data_19_val;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [10:0] exp_table_address0;
reg    exp_table_ce0;
wire   [23:0] exp_table_q0;
wire   [10:0] exp_table_address1;
reg    exp_table_ce1;
wire   [23:0] exp_table_q1;
wire   [10:0] exp_table_address2;
reg    exp_table_ce2;
wire   [23:0] exp_table_q2;
wire   [10:0] exp_table_address3;
reg    exp_table_ce3;
wire   [23:0] exp_table_q3;
wire   [10:0] exp_table_address4;
reg    exp_table_ce4;
wire   [23:0] exp_table_q4;
wire   [10:0] exp_table_address5;
reg    exp_table_ce5;
wire   [23:0] exp_table_q5;
wire   [10:0] exp_table_address6;
reg    exp_table_ce6;
wire   [23:0] exp_table_q6;
wire   [10:0] exp_table_address7;
reg    exp_table_ce7;
wire   [23:0] exp_table_q7;
wire   [10:0] exp_table_address8;
reg    exp_table_ce8;
wire   [23:0] exp_table_q8;
wire   [10:0] exp_table_address9;
reg    exp_table_ce9;
wire   [23:0] exp_table_q9;
wire   [10:0] exp_table_address10;
reg    exp_table_ce10;
wire   [23:0] exp_table_q10;
wire   [10:0] exp_table_address11;
reg    exp_table_ce11;
wire   [23:0] exp_table_q11;
wire   [10:0] exp_table_address12;
reg    exp_table_ce12;
wire   [23:0] exp_table_q12;
wire   [10:0] exp_table_address13;
reg    exp_table_ce13;
wire   [23:0] exp_table_q13;
wire   [10:0] exp_table_address14;
reg    exp_table_ce14;
wire   [23:0] exp_table_q14;
wire   [10:0] exp_table_address15;
reg    exp_table_ce15;
wire   [23:0] exp_table_q15;
wire   [10:0] exp_table_address16;
reg    exp_table_ce16;
wire   [23:0] exp_table_q16;
wire   [10:0] exp_table_address17;
reg    exp_table_ce17;
wire   [23:0] exp_table_q17;
wire   [10:0] exp_table_address18;
reg    exp_table_ce18;
wire   [23:0] exp_table_q18;
wire   [10:0] exp_table_address19;
reg    exp_table_ce19;
wire   [23:0] exp_table_q19;
wire   [10:0] invert_table_address0;
reg    invert_table_ce0;
wire   [20:0] invert_table_q0;
wire   [10:0] trunc_ln358_1_fu_668_p1;
reg   [10:0] trunc_ln358_1_reg_3970;
wire    ap_block_pp0_stage0_11001;
reg   [1:0] tmp_25_reg_3975;
wire   [10:0] trunc_ln358_3_fu_770_p1;
reg   [10:0] trunc_ln358_3_reg_3980;
reg   [1:0] tmp_33_reg_3985;
wire   [10:0] trunc_ln358_5_fu_872_p1;
reg   [10:0] trunc_ln358_5_reg_3990;
reg   [1:0] tmp_41_reg_3995;
wire   [10:0] trunc_ln358_7_fu_974_p1;
reg   [10:0] trunc_ln358_7_reg_4000;
reg   [1:0] tmp_49_reg_4005;
wire   [10:0] trunc_ln358_9_fu_1076_p1;
reg   [10:0] trunc_ln358_9_reg_4010;
reg   [1:0] tmp_57_reg_4015;
wire   [10:0] trunc_ln358_11_fu_1178_p1;
reg   [10:0] trunc_ln358_11_reg_4020;
reg   [1:0] tmp_64_reg_4025;
wire   [10:0] trunc_ln358_13_fu_1280_p1;
reg   [10:0] trunc_ln358_13_reg_4030;
reg   [1:0] tmp_81_reg_4035;
wire   [10:0] trunc_ln358_15_fu_1382_p1;
reg   [10:0] trunc_ln358_15_reg_4040;
reg   [1:0] tmp_84_reg_4045;
wire   [10:0] trunc_ln358_17_fu_1484_p1;
reg   [10:0] trunc_ln358_17_reg_4050;
reg   [1:0] tmp_87_reg_4055;
wire   [10:0] trunc_ln358_19_fu_1586_p1;
reg   [10:0] trunc_ln358_19_reg_4060;
reg   [1:0] tmp_90_reg_4065;
wire   [10:0] trunc_ln358_21_fu_1688_p1;
reg   [10:0] trunc_ln358_21_reg_4070;
reg   [1:0] tmp_93_reg_4075;
wire   [10:0] trunc_ln358_23_fu_1790_p1;
reg   [10:0] trunc_ln358_23_reg_4080;
reg   [1:0] tmp_96_reg_4085;
wire   [10:0] trunc_ln358_25_fu_1892_p1;
reg   [10:0] trunc_ln358_25_reg_4090;
reg   [1:0] tmp_99_reg_4095;
wire   [10:0] trunc_ln358_27_fu_1994_p1;
reg   [10:0] trunc_ln358_27_reg_4100;
reg   [1:0] tmp_102_reg_4105;
wire   [10:0] trunc_ln358_29_fu_2096_p1;
reg   [10:0] trunc_ln358_29_reg_4110;
reg   [1:0] tmp_105_reg_4115;
wire   [10:0] trunc_ln358_31_fu_2198_p1;
reg   [10:0] trunc_ln358_31_reg_4120;
reg   [1:0] tmp_108_reg_4125;
wire   [10:0] trunc_ln358_33_fu_2300_p1;
reg   [10:0] trunc_ln358_33_reg_4130;
reg   [1:0] tmp_111_reg_4135;
wire   [10:0] trunc_ln358_35_fu_2402_p1;
reg   [10:0] trunc_ln358_35_reg_4140;
reg   [1:0] tmp_114_reg_4145;
wire   [10:0] trunc_ln358_37_fu_2504_p1;
reg   [10:0] trunc_ln358_37_reg_4150;
reg   [1:0] tmp_117_reg_4155;
wire   [10:0] trunc_ln358_39_fu_2606_p1;
reg   [10:0] trunc_ln358_39_reg_4160;
reg   [1:0] tmp_120_reg_4165;
wire   [10:0] index_8_fu_2659_p3;
reg   [10:0] index_8_reg_4180;
wire   [10:0] index_11_fu_2671_p3;
reg   [10:0] index_11_reg_4185;
wire   [10:0] index_14_fu_2683_p3;
reg   [10:0] index_14_reg_4190;
reg   [10:0] index_14_reg_4190_pp0_iter2_reg;
wire   [10:0] index_17_fu_2695_p3;
reg   [10:0] index_17_reg_4195;
reg   [10:0] index_17_reg_4195_pp0_iter2_reg;
wire   [10:0] index_20_fu_2707_p3;
reg   [10:0] index_20_reg_4200;
reg   [10:0] index_20_reg_4200_pp0_iter2_reg;
reg   [10:0] index_20_reg_4200_pp0_iter3_reg;
wire   [10:0] index_23_fu_2719_p3;
reg   [10:0] index_23_reg_4205;
reg   [10:0] index_23_reg_4205_pp0_iter2_reg;
reg   [10:0] index_23_reg_4205_pp0_iter3_reg;
wire   [10:0] index_26_fu_2731_p3;
reg   [10:0] index_26_reg_4210;
reg   [10:0] index_26_reg_4210_pp0_iter2_reg;
reg   [10:0] index_26_reg_4210_pp0_iter3_reg;
reg   [10:0] index_26_reg_4210_pp0_iter4_reg;
wire   [10:0] index_29_fu_2743_p3;
reg   [10:0] index_29_reg_4215;
reg   [10:0] index_29_reg_4215_pp0_iter2_reg;
reg   [10:0] index_29_reg_4215_pp0_iter3_reg;
reg   [10:0] index_29_reg_4215_pp0_iter4_reg;
wire   [10:0] index_32_fu_2755_p3;
reg   [10:0] index_32_reg_4220;
reg   [10:0] index_32_reg_4220_pp0_iter2_reg;
reg   [10:0] index_32_reg_4220_pp0_iter3_reg;
reg   [10:0] index_32_reg_4220_pp0_iter4_reg;
reg   [10:0] index_32_reg_4220_pp0_iter5_reg;
wire   [10:0] index_35_fu_2767_p3;
reg   [10:0] index_35_reg_4225;
reg   [10:0] index_35_reg_4225_pp0_iter2_reg;
reg   [10:0] index_35_reg_4225_pp0_iter3_reg;
reg   [10:0] index_35_reg_4225_pp0_iter4_reg;
reg   [10:0] index_35_reg_4225_pp0_iter5_reg;
wire   [10:0] index_38_fu_2779_p3;
reg   [10:0] index_38_reg_4230;
reg   [10:0] index_38_reg_4230_pp0_iter2_reg;
reg   [10:0] index_38_reg_4230_pp0_iter3_reg;
reg   [10:0] index_38_reg_4230_pp0_iter4_reg;
reg   [10:0] index_38_reg_4230_pp0_iter5_reg;
reg   [10:0] index_38_reg_4230_pp0_iter6_reg;
wire   [10:0] index_41_fu_2791_p3;
reg   [10:0] index_41_reg_4235;
reg   [10:0] index_41_reg_4235_pp0_iter2_reg;
reg   [10:0] index_41_reg_4235_pp0_iter3_reg;
reg   [10:0] index_41_reg_4235_pp0_iter4_reg;
reg   [10:0] index_41_reg_4235_pp0_iter5_reg;
reg   [10:0] index_41_reg_4235_pp0_iter6_reg;
wire   [10:0] index_44_fu_2803_p3;
reg   [10:0] index_44_reg_4240;
reg   [10:0] index_44_reg_4240_pp0_iter2_reg;
reg   [10:0] index_44_reg_4240_pp0_iter3_reg;
reg   [10:0] index_44_reg_4240_pp0_iter4_reg;
reg   [10:0] index_44_reg_4240_pp0_iter5_reg;
reg   [10:0] index_44_reg_4240_pp0_iter6_reg;
reg   [10:0] index_44_reg_4240_pp0_iter7_reg;
wire   [10:0] index_47_fu_2815_p3;
reg   [10:0] index_47_reg_4245;
reg   [10:0] index_47_reg_4245_pp0_iter2_reg;
reg   [10:0] index_47_reg_4245_pp0_iter3_reg;
reg   [10:0] index_47_reg_4245_pp0_iter4_reg;
reg   [10:0] index_47_reg_4245_pp0_iter5_reg;
reg   [10:0] index_47_reg_4245_pp0_iter6_reg;
reg   [10:0] index_47_reg_4245_pp0_iter7_reg;
wire   [10:0] index_50_fu_2827_p3;
reg   [10:0] index_50_reg_4250;
reg   [10:0] index_50_reg_4250_pp0_iter2_reg;
reg   [10:0] index_50_reg_4250_pp0_iter3_reg;
reg   [10:0] index_50_reg_4250_pp0_iter4_reg;
reg   [10:0] index_50_reg_4250_pp0_iter5_reg;
reg   [10:0] index_50_reg_4250_pp0_iter6_reg;
reg   [10:0] index_50_reg_4250_pp0_iter7_reg;
reg   [10:0] index_50_reg_4250_pp0_iter8_reg;
wire   [10:0] index_53_fu_2839_p3;
reg   [10:0] index_53_reg_4255;
reg   [10:0] index_53_reg_4255_pp0_iter2_reg;
reg   [10:0] index_53_reg_4255_pp0_iter3_reg;
reg   [10:0] index_53_reg_4255_pp0_iter4_reg;
reg   [10:0] index_53_reg_4255_pp0_iter5_reg;
reg   [10:0] index_53_reg_4255_pp0_iter6_reg;
reg   [10:0] index_53_reg_4255_pp0_iter7_reg;
reg   [10:0] index_53_reg_4255_pp0_iter8_reg;
wire   [10:0] index_56_fu_2851_p3;
reg   [10:0] index_56_reg_4260;
reg   [10:0] index_56_reg_4260_pp0_iter2_reg;
reg   [10:0] index_56_reg_4260_pp0_iter3_reg;
reg   [10:0] index_56_reg_4260_pp0_iter4_reg;
reg   [10:0] index_56_reg_4260_pp0_iter5_reg;
reg   [10:0] index_56_reg_4260_pp0_iter6_reg;
reg   [10:0] index_56_reg_4260_pp0_iter7_reg;
reg   [10:0] index_56_reg_4260_pp0_iter8_reg;
reg   [10:0] index_56_reg_4260_pp0_iter9_reg;
wire   [10:0] index_59_fu_2863_p3;
reg   [10:0] index_59_reg_4265;
reg   [10:0] index_59_reg_4265_pp0_iter2_reg;
reg   [10:0] index_59_reg_4265_pp0_iter3_reg;
reg   [10:0] index_59_reg_4265_pp0_iter4_reg;
reg   [10:0] index_59_reg_4265_pp0_iter5_reg;
reg   [10:0] index_59_reg_4265_pp0_iter6_reg;
reg   [10:0] index_59_reg_4265_pp0_iter7_reg;
reg   [10:0] index_59_reg_4265_pp0_iter8_reg;
reg   [10:0] index_59_reg_4265_pp0_iter9_reg;
reg  signed [23:0] exp_table_load_reg_4270;
reg  signed [23:0] exp_table_load_reg_4270_pp0_iter3_reg;
reg  signed [23:0] exp_table_load_reg_4270_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_reg_4270_pp0_iter5_reg;
reg  signed [23:0] exp_table_load_reg_4270_pp0_iter6_reg;
reg  signed [23:0] exp_table_load_reg_4270_pp0_iter7_reg;
reg  signed [23:0] exp_table_load_reg_4270_pp0_iter8_reg;
reg  signed [23:0] exp_table_load_reg_4270_pp0_iter9_reg;
reg  signed [23:0] exp_table_load_reg_4270_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_reg_4270_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_reg_4270_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_reg_4270_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_reg_4270_pp0_iter14_reg;
reg  signed [23:0] exp_table_load_1_reg_4275;
reg  signed [23:0] exp_table_load_1_reg_4275_pp0_iter3_reg;
reg  signed [23:0] exp_table_load_1_reg_4275_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_1_reg_4275_pp0_iter5_reg;
reg  signed [23:0] exp_table_load_1_reg_4275_pp0_iter6_reg;
reg  signed [23:0] exp_table_load_1_reg_4275_pp0_iter7_reg;
reg  signed [23:0] exp_table_load_1_reg_4275_pp0_iter8_reg;
reg  signed [23:0] exp_table_load_1_reg_4275_pp0_iter9_reg;
reg  signed [23:0] exp_table_load_1_reg_4275_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_1_reg_4275_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_1_reg_4275_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_1_reg_4275_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_1_reg_4275_pp0_iter14_reg;
reg   [15:0] tmp_35_reg_4280;
reg  signed [23:0] exp_table_load_2_reg_4295;
reg  signed [23:0] exp_table_load_2_reg_4295_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_2_reg_4295_pp0_iter5_reg;
reg  signed [23:0] exp_table_load_2_reg_4295_pp0_iter6_reg;
reg  signed [23:0] exp_table_load_2_reg_4295_pp0_iter7_reg;
reg  signed [23:0] exp_table_load_2_reg_4295_pp0_iter8_reg;
reg  signed [23:0] exp_table_load_2_reg_4295_pp0_iter9_reg;
reg  signed [23:0] exp_table_load_2_reg_4295_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_2_reg_4295_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_2_reg_4295_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_2_reg_4295_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_2_reg_4295_pp0_iter14_reg;
reg   [15:0] tmp_43_reg_4300;
reg  signed [23:0] exp_table_load_3_reg_4305;
reg  signed [23:0] exp_table_load_3_reg_4305_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_3_reg_4305_pp0_iter5_reg;
reg  signed [23:0] exp_table_load_3_reg_4305_pp0_iter6_reg;
reg  signed [23:0] exp_table_load_3_reg_4305_pp0_iter7_reg;
reg  signed [23:0] exp_table_load_3_reg_4305_pp0_iter8_reg;
reg  signed [23:0] exp_table_load_3_reg_4305_pp0_iter9_reg;
reg  signed [23:0] exp_table_load_3_reg_4305_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_3_reg_4305_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_3_reg_4305_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_3_reg_4305_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_3_reg_4305_pp0_iter14_reg;
wire   [21:0] trunc_ln378_2_fu_2943_p1;
reg   [21:0] trunc_ln378_2_reg_4310;
reg  signed [23:0] exp_table_load_4_reg_4325;
reg  signed [23:0] exp_table_load_4_reg_4325_pp0_iter5_reg;
reg  signed [23:0] exp_table_load_4_reg_4325_pp0_iter6_reg;
reg  signed [23:0] exp_table_load_4_reg_4325_pp0_iter7_reg;
reg  signed [23:0] exp_table_load_4_reg_4325_pp0_iter8_reg;
reg  signed [23:0] exp_table_load_4_reg_4325_pp0_iter9_reg;
reg  signed [23:0] exp_table_load_4_reg_4325_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_4_reg_4325_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_4_reg_4325_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_4_reg_4325_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_4_reg_4325_pp0_iter14_reg;
reg   [15:0] tmp_59_reg_4330;
reg  signed [23:0] exp_table_load_5_reg_4335;
reg  signed [23:0] exp_table_load_5_reg_4335_pp0_iter5_reg;
reg  signed [23:0] exp_table_load_5_reg_4335_pp0_iter6_reg;
reg  signed [23:0] exp_table_load_5_reg_4335_pp0_iter7_reg;
reg  signed [23:0] exp_table_load_5_reg_4335_pp0_iter8_reg;
reg  signed [23:0] exp_table_load_5_reg_4335_pp0_iter9_reg;
reg  signed [23:0] exp_table_load_5_reg_4335_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_5_reg_4335_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_5_reg_4335_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_5_reg_4335_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_5_reg_4335_pp0_iter14_reg;
wire   [21:0] trunc_ln378_4_fu_3005_p1;
reg   [21:0] trunc_ln378_4_reg_4340;
reg  signed [23:0] exp_table_load_6_reg_4355;
reg  signed [23:0] exp_table_load_6_reg_4355_pp0_iter6_reg;
reg  signed [23:0] exp_table_load_6_reg_4355_pp0_iter7_reg;
reg  signed [23:0] exp_table_load_6_reg_4355_pp0_iter8_reg;
reg  signed [23:0] exp_table_load_6_reg_4355_pp0_iter9_reg;
reg  signed [23:0] exp_table_load_6_reg_4355_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_6_reg_4355_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_6_reg_4355_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_6_reg_4355_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_6_reg_4355_pp0_iter14_reg;
reg   [15:0] tmp_68_reg_4360;
reg  signed [23:0] exp_table_load_7_reg_4365;
reg  signed [23:0] exp_table_load_7_reg_4365_pp0_iter6_reg;
reg  signed [23:0] exp_table_load_7_reg_4365_pp0_iter7_reg;
reg  signed [23:0] exp_table_load_7_reg_4365_pp0_iter8_reg;
reg  signed [23:0] exp_table_load_7_reg_4365_pp0_iter9_reg;
reg  signed [23:0] exp_table_load_7_reg_4365_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_7_reg_4365_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_7_reg_4365_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_7_reg_4365_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_7_reg_4365_pp0_iter14_reg;
wire   [21:0] trunc_ln378_6_fu_3067_p1;
reg   [21:0] trunc_ln378_6_reg_4370;
reg  signed [23:0] exp_table_load_8_reg_4385;
reg  signed [23:0] exp_table_load_8_reg_4385_pp0_iter7_reg;
reg  signed [23:0] exp_table_load_8_reg_4385_pp0_iter8_reg;
reg  signed [23:0] exp_table_load_8_reg_4385_pp0_iter9_reg;
reg  signed [23:0] exp_table_load_8_reg_4385_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_8_reg_4385_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_8_reg_4385_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_8_reg_4385_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_8_reg_4385_pp0_iter14_reg;
reg   [15:0] tmp_70_reg_4390;
reg  signed [23:0] exp_table_load_9_reg_4395;
reg  signed [23:0] exp_table_load_9_reg_4395_pp0_iter7_reg;
reg  signed [23:0] exp_table_load_9_reg_4395_pp0_iter8_reg;
reg  signed [23:0] exp_table_load_9_reg_4395_pp0_iter9_reg;
reg  signed [23:0] exp_table_load_9_reg_4395_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_9_reg_4395_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_9_reg_4395_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_9_reg_4395_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_9_reg_4395_pp0_iter14_reg;
wire   [21:0] trunc_ln378_8_fu_3129_p1;
reg   [21:0] trunc_ln378_8_reg_4400;
reg  signed [23:0] exp_table_load_10_reg_4415;
reg  signed [23:0] exp_table_load_10_reg_4415_pp0_iter8_reg;
reg  signed [23:0] exp_table_load_10_reg_4415_pp0_iter9_reg;
reg  signed [23:0] exp_table_load_10_reg_4415_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_10_reg_4415_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_10_reg_4415_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_10_reg_4415_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_10_reg_4415_pp0_iter14_reg;
reg   [15:0] tmp_72_reg_4420;
reg  signed [23:0] exp_table_load_11_reg_4425;
reg  signed [23:0] exp_table_load_11_reg_4425_pp0_iter8_reg;
reg  signed [23:0] exp_table_load_11_reg_4425_pp0_iter9_reg;
reg  signed [23:0] exp_table_load_11_reg_4425_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_11_reg_4425_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_11_reg_4425_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_11_reg_4425_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_11_reg_4425_pp0_iter14_reg;
wire   [21:0] trunc_ln378_10_fu_3191_p1;
reg   [21:0] trunc_ln378_10_reg_4430;
reg  signed [23:0] exp_table_load_12_reg_4445;
reg  signed [23:0] exp_table_load_12_reg_4445_pp0_iter9_reg;
reg  signed [23:0] exp_table_load_12_reg_4445_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_12_reg_4445_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_12_reg_4445_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_12_reg_4445_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_12_reg_4445_pp0_iter14_reg;
reg   [15:0] tmp_74_reg_4450;
reg  signed [23:0] exp_table_load_13_reg_4455;
reg  signed [23:0] exp_table_load_13_reg_4455_pp0_iter9_reg;
reg  signed [23:0] exp_table_load_13_reg_4455_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_13_reg_4455_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_13_reg_4455_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_13_reg_4455_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_13_reg_4455_pp0_iter14_reg;
wire   [21:0] trunc_ln378_12_fu_3253_p1;
reg   [21:0] trunc_ln378_12_reg_4460;
reg  signed [23:0] exp_table_load_14_reg_4475;
reg  signed [23:0] exp_table_load_14_reg_4475_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_14_reg_4475_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_14_reg_4475_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_14_reg_4475_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_14_reg_4475_pp0_iter14_reg;
reg   [15:0] tmp_76_reg_4480;
reg  signed [23:0] exp_table_load_15_reg_4485;
reg  signed [23:0] exp_table_load_15_reg_4485_pp0_iter10_reg;
reg  signed [23:0] exp_table_load_15_reg_4485_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_15_reg_4485_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_15_reg_4485_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_15_reg_4485_pp0_iter14_reg;
wire   [21:0] trunc_ln378_14_fu_3315_p1;
reg   [21:0] trunc_ln378_14_reg_4490;
reg  signed [23:0] exp_table_load_16_reg_4505;
reg  signed [23:0] exp_table_load_16_reg_4505_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_16_reg_4505_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_16_reg_4505_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_16_reg_4505_pp0_iter14_reg;
reg   [15:0] tmp_78_reg_4510;
reg  signed [23:0] exp_table_load_17_reg_4515;
reg  signed [23:0] exp_table_load_17_reg_4515_pp0_iter11_reg;
reg  signed [23:0] exp_table_load_17_reg_4515_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_17_reg_4515_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_17_reg_4515_pp0_iter14_reg;
wire   [21:0] trunc_ln378_16_fu_3377_p1;
reg   [21:0] trunc_ln378_16_reg_4520;
reg  signed [23:0] exp_table_load_18_reg_4535;
reg  signed [23:0] exp_table_load_18_reg_4535_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_18_reg_4535_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_18_reg_4535_pp0_iter14_reg;
reg   [15:0] tmp_80_reg_4540;
reg  signed [23:0] exp_table_load_19_reg_4545;
reg  signed [23:0] exp_table_load_19_reg_4545_pp0_iter12_reg;
reg  signed [23:0] exp_table_load_19_reg_4545_pp0_iter13_reg;
reg  signed [23:0] exp_table_load_19_reg_4545_pp0_iter14_reg;
wire   [21:0] trunc_ln378_18_fu_3439_p1;
reg   [21:0] trunc_ln378_18_reg_4550;
wire   [9:0] exp_res_index_1_fu_3535_p3;
reg   [9:0] exp_res_index_1_reg_4555;
reg   [20:0] deno_inver_reg_4565;
wire   [37:0] zext_ln399_fu_3547_p1;
wire   [63:0] zext_ln378_fu_2632_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln378_1_fu_2649_p1;
wire   [63:0] zext_ln378_2_fu_2908_p1;
wire   [63:0] zext_ln378_3_fu_2912_p1;
wire   [63:0] zext_ln378_4_fu_2947_p1;
wire   [63:0] zext_ln378_5_fu_2951_p1;
wire   [63:0] zext_ln378_6_fu_3009_p1;
wire   [63:0] zext_ln378_7_fu_3013_p1;
wire   [63:0] zext_ln378_8_fu_3071_p1;
wire   [63:0] zext_ln378_9_fu_3075_p1;
wire   [63:0] zext_ln378_10_fu_3133_p1;
wire   [63:0] zext_ln378_11_fu_3137_p1;
wire   [63:0] zext_ln378_12_fu_3195_p1;
wire   [63:0] zext_ln378_13_fu_3199_p1;
wire   [63:0] zext_ln378_14_fu_3257_p1;
wire   [63:0] zext_ln378_15_fu_3261_p1;
wire   [63:0] zext_ln378_16_fu_3319_p1;
wire   [63:0] zext_ln378_17_fu_3323_p1;
wire   [63:0] zext_ln378_18_fu_3381_p1;
wire   [63:0] zext_ln378_19_fu_3385_p1;
wire   [63:0] zext_ln395_fu_3543_p1;
wire   [20:0] grp_fu_500_p1;
wire   [20:0] grp_fu_504_p1;
wire   [20:0] grp_fu_508_p1;
wire   [20:0] grp_fu_512_p1;
wire   [20:0] grp_fu_516_p1;
wire   [20:0] grp_fu_520_p1;
wire   [20:0] grp_fu_524_p1;
wire   [20:0] grp_fu_528_p1;
wire   [20:0] grp_fu_532_p1;
wire   [20:0] grp_fu_536_p1;
wire   [20:0] grp_fu_540_p1;
wire   [20:0] grp_fu_544_p1;
wire   [20:0] grp_fu_548_p1;
wire   [20:0] grp_fu_552_p1;
wire   [20:0] grp_fu_556_p1;
wire   [20:0] grp_fu_560_p1;
wire   [20:0] grp_fu_564_p1;
wire   [20:0] grp_fu_568_p1;
wire   [20:0] grp_fu_572_p1;
wire   [20:0] grp_fu_576_p1;
wire   [12:0] tmp_21_fu_580_p4;
wire   [2:0] trunc_ln372_fu_602_p1;
wire   [9:0] tmp_1_fu_606_p3;
wire  signed [13:0] sext_ln372_fu_590_p1;
wire   [0:0] icmp_ln372_fu_614_p2;
wire   [13:0] add_ln372_fu_620_p2;
wire   [0:0] tmp_fu_594_p3;
wire   [13:0] select_ln372_fu_626_p3;
wire   [13:0] data_round_fu_634_p3;
wire   [13:0] index_fu_642_p2;
wire   [0:0] tmp_23_fu_652_p3;
wire   [12:0] trunc_ln358_fu_648_p1;
wire   [12:0] index_1_fu_660_p3;
wire   [12:0] tmp_22_fu_682_p4;
wire   [2:0] trunc_ln372_1_fu_704_p1;
wire   [9:0] tmp_3_fu_708_p3;
wire  signed [13:0] sext_ln372_1_fu_692_p1;
wire   [0:0] icmp_ln372_1_fu_716_p2;
wire   [13:0] add_ln372_1_fu_722_p2;
wire   [0:0] tmp_29_fu_696_p3;
wire   [13:0] select_ln372_1_fu_728_p3;
wire   [13:0] data_round_1_fu_736_p3;
wire   [13:0] index_3_fu_744_p2;
wire   [0:0] tmp_31_fu_754_p3;
wire   [12:0] trunc_ln358_2_fu_750_p1;
wire   [12:0] index_4_fu_762_p3;
wire   [12:0] tmp_24_fu_784_p4;
wire   [2:0] trunc_ln372_2_fu_806_p1;
wire   [9:0] tmp_5_fu_810_p3;
wire  signed [13:0] sext_ln372_2_fu_794_p1;
wire   [0:0] icmp_ln372_2_fu_818_p2;
wire   [13:0] add_ln372_2_fu_824_p2;
wire   [0:0] tmp_37_fu_798_p3;
wire   [13:0] select_ln372_2_fu_830_p3;
wire   [13:0] data_round_2_fu_838_p3;
wire   [13:0] index_6_fu_846_p2;
wire   [0:0] tmp_39_fu_856_p3;
wire   [12:0] trunc_ln358_4_fu_852_p1;
wire   [12:0] index_7_fu_864_p3;
wire   [12:0] tmp_26_fu_886_p4;
wire   [2:0] trunc_ln372_3_fu_908_p1;
wire   [9:0] tmp_7_fu_912_p3;
wire  signed [13:0] sext_ln372_3_fu_896_p1;
wire   [0:0] icmp_ln372_3_fu_920_p2;
wire   [13:0] add_ln372_3_fu_926_p2;
wire   [0:0] tmp_45_fu_900_p3;
wire   [13:0] select_ln372_3_fu_932_p3;
wire   [13:0] data_round_3_fu_940_p3;
wire   [13:0] index_9_fu_948_p2;
wire   [0:0] tmp_47_fu_958_p3;
wire   [12:0] trunc_ln358_6_fu_954_p1;
wire   [12:0] index_10_fu_966_p3;
wire   [12:0] tmp_28_fu_988_p4;
wire   [2:0] trunc_ln372_4_fu_1010_p1;
wire   [9:0] tmp_9_fu_1014_p3;
wire  signed [13:0] sext_ln372_4_fu_998_p1;
wire   [0:0] icmp_ln372_4_fu_1022_p2;
wire   [13:0] add_ln372_4_fu_1028_p2;
wire   [0:0] tmp_53_fu_1002_p3;
wire   [13:0] select_ln372_4_fu_1034_p3;
wire   [13:0] data_round_4_fu_1042_p3;
wire   [13:0] index_12_fu_1050_p2;
wire   [0:0] tmp_55_fu_1060_p3;
wire   [12:0] trunc_ln358_8_fu_1056_p1;
wire   [12:0] index_13_fu_1068_p3;
wire   [12:0] tmp_30_fu_1090_p4;
wire   [2:0] trunc_ln372_5_fu_1112_p1;
wire   [9:0] tmp_s_fu_1116_p3;
wire  signed [13:0] sext_ln372_5_fu_1100_p1;
wire   [0:0] icmp_ln372_5_fu_1124_p2;
wire   [13:0] add_ln372_5_fu_1130_p2;
wire   [0:0] tmp_62_fu_1104_p3;
wire   [13:0] select_ln372_5_fu_1136_p3;
wire   [13:0] data_round_5_fu_1144_p3;
wire   [13:0] index_15_fu_1152_p2;
wire   [0:0] tmp_63_fu_1162_p3;
wire   [12:0] trunc_ln358_10_fu_1158_p1;
wire   [12:0] index_16_fu_1170_p3;
wire   [12:0] tmp_32_fu_1192_p4;
wire   [2:0] trunc_ln372_6_fu_1214_p1;
wire   [9:0] tmp_2_fu_1218_p3;
wire  signed [13:0] sext_ln372_6_fu_1202_p1;
wire   [0:0] icmp_ln372_6_fu_1226_p2;
wire   [13:0] add_ln372_6_fu_1232_p2;
wire   [0:0] tmp_66_fu_1206_p3;
wire   [13:0] select_ln372_6_fu_1238_p3;
wire   [13:0] data_round_6_fu_1246_p3;
wire   [13:0] index_18_fu_1254_p2;
wire   [0:0] tmp_67_fu_1264_p3;
wire   [12:0] trunc_ln358_12_fu_1260_p1;
wire   [12:0] index_19_fu_1272_p3;
wire   [12:0] tmp_34_fu_1294_p4;
wire   [2:0] trunc_ln372_7_fu_1316_p1;
wire   [9:0] tmp_4_fu_1320_p3;
wire  signed [13:0] sext_ln372_7_fu_1304_p1;
wire   [0:0] icmp_ln372_7_fu_1328_p2;
wire   [13:0] add_ln372_7_fu_1334_p2;
wire   [0:0] tmp_82_fu_1308_p3;
wire   [13:0] select_ln372_7_fu_1340_p3;
wire   [13:0] data_round_7_fu_1348_p3;
wire   [13:0] index_21_fu_1356_p2;
wire   [0:0] tmp_83_fu_1366_p3;
wire   [12:0] trunc_ln358_14_fu_1362_p1;
wire   [12:0] index_22_fu_1374_p3;
wire   [12:0] tmp_36_fu_1396_p4;
wire   [2:0] trunc_ln372_8_fu_1418_p1;
wire   [9:0] tmp_6_fu_1422_p3;
wire  signed [13:0] sext_ln372_8_fu_1406_p1;
wire   [0:0] icmp_ln372_8_fu_1430_p2;
wire   [13:0] add_ln372_8_fu_1436_p2;
wire   [0:0] tmp_85_fu_1410_p3;
wire   [13:0] select_ln372_8_fu_1442_p3;
wire   [13:0] data_round_8_fu_1450_p3;
wire   [13:0] index_24_fu_1458_p2;
wire   [0:0] tmp_86_fu_1468_p3;
wire   [12:0] trunc_ln358_16_fu_1464_p1;
wire   [12:0] index_25_fu_1476_p3;
wire   [12:0] tmp_38_fu_1498_p4;
wire   [2:0] trunc_ln372_9_fu_1520_p1;
wire   [9:0] tmp_8_fu_1524_p3;
wire  signed [13:0] sext_ln372_9_fu_1508_p1;
wire   [0:0] icmp_ln372_9_fu_1532_p2;
wire   [13:0] add_ln372_9_fu_1538_p2;
wire   [0:0] tmp_88_fu_1512_p3;
wire   [13:0] select_ln372_9_fu_1544_p3;
wire   [13:0] data_round_9_fu_1552_p3;
wire   [13:0] index_27_fu_1560_p2;
wire   [0:0] tmp_89_fu_1570_p3;
wire   [12:0] trunc_ln358_18_fu_1566_p1;
wire   [12:0] index_28_fu_1578_p3;
wire   [12:0] tmp_40_fu_1600_p4;
wire   [2:0] trunc_ln372_10_fu_1622_p1;
wire   [9:0] tmp_10_fu_1626_p3;
wire  signed [13:0] sext_ln372_10_fu_1610_p1;
wire   [0:0] icmp_ln372_10_fu_1634_p2;
wire   [13:0] add_ln372_10_fu_1640_p2;
wire   [0:0] tmp_91_fu_1614_p3;
wire   [13:0] select_ln372_10_fu_1646_p3;
wire   [13:0] data_round_10_fu_1654_p3;
wire   [13:0] index_30_fu_1662_p2;
wire   [0:0] tmp_92_fu_1672_p3;
wire   [12:0] trunc_ln358_20_fu_1668_p1;
wire   [12:0] index_31_fu_1680_p3;
wire   [12:0] tmp_42_fu_1702_p4;
wire   [2:0] trunc_ln372_11_fu_1724_p1;
wire   [9:0] tmp_11_fu_1728_p3;
wire  signed [13:0] sext_ln372_11_fu_1712_p1;
wire   [0:0] icmp_ln372_11_fu_1736_p2;
wire   [13:0] add_ln372_11_fu_1742_p2;
wire   [0:0] tmp_94_fu_1716_p3;
wire   [13:0] select_ln372_11_fu_1748_p3;
wire   [13:0] data_round_11_fu_1756_p3;
wire   [13:0] index_33_fu_1764_p2;
wire   [0:0] tmp_95_fu_1774_p3;
wire   [12:0] trunc_ln358_22_fu_1770_p1;
wire   [12:0] index_34_fu_1782_p3;
wire   [12:0] tmp_44_fu_1804_p4;
wire   [2:0] trunc_ln372_12_fu_1826_p1;
wire   [9:0] tmp_12_fu_1830_p3;
wire  signed [13:0] sext_ln372_12_fu_1814_p1;
wire   [0:0] icmp_ln372_12_fu_1838_p2;
wire   [13:0] add_ln372_12_fu_1844_p2;
wire   [0:0] tmp_97_fu_1818_p3;
wire   [13:0] select_ln372_12_fu_1850_p3;
wire   [13:0] data_round_12_fu_1858_p3;
wire   [13:0] index_36_fu_1866_p2;
wire   [0:0] tmp_98_fu_1876_p3;
wire   [12:0] trunc_ln358_24_fu_1872_p1;
wire   [12:0] index_37_fu_1884_p3;
wire   [12:0] tmp_46_fu_1906_p4;
wire   [2:0] trunc_ln372_13_fu_1928_p1;
wire   [9:0] tmp_13_fu_1932_p3;
wire  signed [13:0] sext_ln372_13_fu_1916_p1;
wire   [0:0] icmp_ln372_13_fu_1940_p2;
wire   [13:0] add_ln372_13_fu_1946_p2;
wire   [0:0] tmp_100_fu_1920_p3;
wire   [13:0] select_ln372_13_fu_1952_p3;
wire   [13:0] data_round_13_fu_1960_p3;
wire   [13:0] index_39_fu_1968_p2;
wire   [0:0] tmp_101_fu_1978_p3;
wire   [12:0] trunc_ln358_26_fu_1974_p1;
wire   [12:0] index_40_fu_1986_p3;
wire   [12:0] tmp_48_fu_2008_p4;
wire   [2:0] trunc_ln372_14_fu_2030_p1;
wire   [9:0] tmp_14_fu_2034_p3;
wire  signed [13:0] sext_ln372_14_fu_2018_p1;
wire   [0:0] icmp_ln372_14_fu_2042_p2;
wire   [13:0] add_ln372_14_fu_2048_p2;
wire   [0:0] tmp_103_fu_2022_p3;
wire   [13:0] select_ln372_14_fu_2054_p3;
wire   [13:0] data_round_14_fu_2062_p3;
wire   [13:0] index_42_fu_2070_p2;
wire   [0:0] tmp_104_fu_2080_p3;
wire   [12:0] trunc_ln358_28_fu_2076_p1;
wire   [12:0] index_43_fu_2088_p3;
wire   [12:0] tmp_50_fu_2110_p4;
wire   [2:0] trunc_ln372_15_fu_2132_p1;
wire   [9:0] tmp_15_fu_2136_p3;
wire  signed [13:0] sext_ln372_15_fu_2120_p1;
wire   [0:0] icmp_ln372_15_fu_2144_p2;
wire   [13:0] add_ln372_15_fu_2150_p2;
wire   [0:0] tmp_106_fu_2124_p3;
wire   [13:0] select_ln372_15_fu_2156_p3;
wire   [13:0] data_round_15_fu_2164_p3;
wire   [13:0] index_45_fu_2172_p2;
wire   [0:0] tmp_107_fu_2182_p3;
wire   [12:0] trunc_ln358_30_fu_2178_p1;
wire   [12:0] index_46_fu_2190_p3;
wire   [12:0] tmp_52_fu_2212_p4;
wire   [2:0] trunc_ln372_16_fu_2234_p1;
wire   [9:0] tmp_16_fu_2238_p3;
wire  signed [13:0] sext_ln372_16_fu_2222_p1;
wire   [0:0] icmp_ln372_16_fu_2246_p2;
wire   [13:0] add_ln372_16_fu_2252_p2;
wire   [0:0] tmp_109_fu_2226_p3;
wire   [13:0] select_ln372_16_fu_2258_p3;
wire   [13:0] data_round_16_fu_2266_p3;
wire   [13:0] index_48_fu_2274_p2;
wire   [0:0] tmp_110_fu_2284_p3;
wire   [12:0] trunc_ln358_32_fu_2280_p1;
wire   [12:0] index_49_fu_2292_p3;
wire   [12:0] tmp_54_fu_2314_p4;
wire   [2:0] trunc_ln372_17_fu_2336_p1;
wire   [9:0] tmp_17_fu_2340_p3;
wire  signed [13:0] sext_ln372_17_fu_2324_p1;
wire   [0:0] icmp_ln372_17_fu_2348_p2;
wire   [13:0] add_ln372_17_fu_2354_p2;
wire   [0:0] tmp_112_fu_2328_p3;
wire   [13:0] select_ln372_17_fu_2360_p3;
wire   [13:0] data_round_17_fu_2368_p3;
wire   [13:0] index_51_fu_2376_p2;
wire   [0:0] tmp_113_fu_2386_p3;
wire   [12:0] trunc_ln358_34_fu_2382_p1;
wire   [12:0] index_52_fu_2394_p3;
wire   [12:0] tmp_56_fu_2416_p4;
wire   [2:0] trunc_ln372_18_fu_2438_p1;
wire   [9:0] tmp_18_fu_2442_p3;
wire  signed [13:0] sext_ln372_18_fu_2426_p1;
wire   [0:0] icmp_ln372_18_fu_2450_p2;
wire   [13:0] add_ln372_18_fu_2456_p2;
wire   [0:0] tmp_115_fu_2430_p3;
wire   [13:0] select_ln372_18_fu_2462_p3;
wire   [13:0] data_round_18_fu_2470_p3;
wire   [13:0] index_54_fu_2478_p2;
wire   [0:0] tmp_116_fu_2488_p3;
wire   [12:0] trunc_ln358_36_fu_2484_p1;
wire   [12:0] index_55_fu_2496_p3;
wire   [12:0] tmp_58_fu_2518_p4;
wire   [2:0] trunc_ln372_19_fu_2540_p1;
wire   [9:0] tmp_19_fu_2544_p3;
wire  signed [13:0] sext_ln372_19_fu_2528_p1;
wire   [0:0] icmp_ln372_19_fu_2552_p2;
wire   [13:0] add_ln372_19_fu_2558_p2;
wire   [0:0] tmp_118_fu_2532_p3;
wire   [13:0] select_ln372_19_fu_2564_p3;
wire   [13:0] data_round_19_fu_2572_p3;
wire   [13:0] index_57_fu_2580_p2;
wire   [0:0] tmp_119_fu_2590_p3;
wire   [12:0] trunc_ln358_38_fu_2586_p1;
wire   [12:0] index_58_fu_2598_p3;
wire   [0:0] icmp_ln377_fu_2620_p2;
wire   [10:0] index_2_fu_2625_p3;
wire   [0:0] icmp_ln377_1_fu_2637_p2;
wire   [10:0] index_5_fu_2642_p3;
wire   [0:0] icmp_ln377_2_fu_2654_p2;
wire   [0:0] icmp_ln377_3_fu_2666_p2;
wire   [0:0] icmp_ln377_4_fu_2678_p2;
wire   [0:0] icmp_ln377_5_fu_2690_p2;
wire   [0:0] icmp_ln377_6_fu_2702_p2;
wire   [0:0] icmp_ln377_7_fu_2714_p2;
wire   [0:0] icmp_ln377_8_fu_2726_p2;
wire   [0:0] icmp_ln377_9_fu_2738_p2;
wire   [0:0] icmp_ln377_10_fu_2750_p2;
wire   [0:0] icmp_ln377_11_fu_2762_p2;
wire   [0:0] icmp_ln377_12_fu_2774_p2;
wire   [0:0] icmp_ln377_13_fu_2786_p2;
wire   [0:0] icmp_ln377_14_fu_2798_p2;
wire   [0:0] icmp_ln377_15_fu_2810_p2;
wire   [0:0] icmp_ln377_16_fu_2822_p2;
wire   [0:0] icmp_ln377_17_fu_2834_p2;
wire   [0:0] icmp_ln377_18_fu_2846_p2;
wire   [0:0] icmp_ln377_19_fu_2858_p2;
wire  signed [23:0] tmp_27_fu_2870_p1;
wire   [15:0] tmp_27_fu_2870_p4;
wire  signed [23:0] trunc_ln378_fu_2888_p0;
wire   [21:0] trunc_ln378_fu_2888_p1;
wire   [21:0] and_ln_fu_2880_p3;
wire   [21:0] add_ln378_fu_2892_p2;
wire  signed [23:0] trunc_ln378_1_fu_2923_p0;
wire   [21:0] trunc_ln378_1_fu_2923_p1;
wire   [21:0] and_ln378_1_fu_2916_p3;
wire   [21:0] add_ln378_1_fu_2927_p2;
wire  signed [23:0] trunc_ln378_2_fu_2943_p0;
wire   [21:0] and_ln378_2_fu_2955_p3;
wire   [21:0] add_ln378_2_fu_2962_p2;
wire   [15:0] tmp_51_fu_2967_p4;
wire  signed [23:0] trunc_ln378_3_fu_2985_p0;
wire   [21:0] trunc_ln378_3_fu_2985_p1;
wire   [21:0] and_ln378_3_fu_2977_p3;
wire   [21:0] add_ln378_3_fu_2989_p2;
wire  signed [23:0] trunc_ln378_4_fu_3005_p0;
wire   [21:0] and_ln378_4_fu_3017_p3;
wire   [21:0] add_ln378_4_fu_3024_p2;
wire   [15:0] tmp_65_fu_3029_p4;
wire  signed [23:0] trunc_ln378_5_fu_3047_p0;
wire   [21:0] trunc_ln378_5_fu_3047_p1;
wire   [21:0] and_ln378_5_fu_3039_p3;
wire   [21:0] add_ln378_5_fu_3051_p2;
wire  signed [23:0] trunc_ln378_6_fu_3067_p0;
wire   [21:0] and_ln378_6_fu_3079_p3;
wire   [21:0] add_ln378_6_fu_3086_p2;
wire   [15:0] tmp_69_fu_3091_p4;
wire  signed [23:0] trunc_ln378_7_fu_3109_p0;
wire   [21:0] trunc_ln378_7_fu_3109_p1;
wire   [21:0] and_ln378_7_fu_3101_p3;
wire   [21:0] add_ln378_7_fu_3113_p2;
wire  signed [23:0] trunc_ln378_8_fu_3129_p0;
wire   [21:0] and_ln378_8_fu_3141_p3;
wire   [21:0] add_ln378_8_fu_3148_p2;
wire   [15:0] tmp_71_fu_3153_p4;
wire  signed [23:0] trunc_ln378_9_fu_3171_p0;
wire   [21:0] trunc_ln378_9_fu_3171_p1;
wire   [21:0] and_ln378_9_fu_3163_p3;
wire   [21:0] add_ln378_9_fu_3175_p2;
wire  signed [23:0] trunc_ln378_10_fu_3191_p0;
wire   [21:0] and_ln378_s_fu_3203_p3;
wire   [21:0] add_ln378_10_fu_3210_p2;
wire   [15:0] tmp_73_fu_3215_p4;
wire  signed [23:0] trunc_ln378_11_fu_3233_p0;
wire   [21:0] trunc_ln378_11_fu_3233_p1;
wire   [21:0] and_ln378_10_fu_3225_p3;
wire   [21:0] add_ln378_11_fu_3237_p2;
wire  signed [23:0] trunc_ln378_12_fu_3253_p0;
wire   [21:0] and_ln378_11_fu_3265_p3;
wire   [21:0] add_ln378_12_fu_3272_p2;
wire   [15:0] tmp_75_fu_3277_p4;
wire  signed [23:0] trunc_ln378_13_fu_3295_p0;
wire   [21:0] trunc_ln378_13_fu_3295_p1;
wire   [21:0] and_ln378_12_fu_3287_p3;
wire   [21:0] add_ln378_13_fu_3299_p2;
wire  signed [23:0] trunc_ln378_14_fu_3315_p0;
wire   [21:0] and_ln378_13_fu_3327_p3;
wire   [21:0] add_ln378_14_fu_3334_p2;
wire   [15:0] tmp_77_fu_3339_p4;
wire  signed [23:0] trunc_ln378_15_fu_3357_p0;
wire   [21:0] trunc_ln378_15_fu_3357_p1;
wire   [21:0] and_ln378_14_fu_3349_p3;
wire   [21:0] add_ln378_15_fu_3361_p2;
wire  signed [23:0] trunc_ln378_16_fu_3377_p0;
wire   [21:0] and_ln378_15_fu_3389_p3;
wire   [21:0] add_ln378_16_fu_3396_p2;
wire   [15:0] tmp_79_fu_3401_p4;
wire  signed [23:0] trunc_ln378_17_fu_3419_p0;
wire   [21:0] trunc_ln378_17_fu_3419_p1;
wire   [21:0] and_ln378_16_fu_3411_p3;
wire   [21:0] add_ln378_17_fu_3423_p2;
wire  signed [23:0] trunc_ln378_18_fu_3439_p0;
wire   [21:0] and_ln378_17_fu_3443_p3;
wire   [21:0] add_ln378_18_fu_3450_p2;
wire   [9:0] tmp_60_fu_3455_p4;
wire   [5:0] tmp_61_fu_3477_p4;
wire   [9:0] tmp_20_fu_3487_p3;
wire  signed [10:0] sext_ln387_fu_3465_p1;
wire   [0:0] icmp_ln387_fu_3495_p2;
wire   [10:0] add_ln387_fu_3501_p2;
wire   [0:0] tmp_121_fu_3469_p3;
wire   [10:0] select_ln387_fu_3507_p3;
wire   [10:0] exp_res_index_fu_3515_p3;
wire   [0:0] tmp_122_fu_3527_p3;
wire   [9:0] trunc_ln387_fu_3523_p1;
wire   [37:0] grp_fu_500_p2;
wire   [37:0] grp_fu_504_p2;
wire   [37:0] grp_fu_508_p2;
wire   [37:0] grp_fu_512_p2;
wire   [37:0] grp_fu_516_p2;
wire   [37:0] grp_fu_520_p2;
wire   [37:0] grp_fu_524_p2;
wire   [37:0] grp_fu_528_p2;
wire   [37:0] grp_fu_532_p2;
wire   [37:0] grp_fu_536_p2;
wire   [37:0] grp_fu_540_p2;
wire   [37:0] grp_fu_544_p2;
wire   [37:0] grp_fu_548_p2;
wire   [37:0] grp_fu_552_p2;
wire   [37:0] grp_fu_556_p2;
wire   [37:0] grp_fu_560_p2;
wire   [37:0] grp_fu_564_p2;
wire   [37:0] grp_fu_568_p2;
wire   [37:0] grp_fu_572_p2;
wire   [37:0] grp_fu_576_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to16;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
end

myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_exp_taeOg #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
exp_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_table_address0),
    .ce0(exp_table_ce0),
    .q0(exp_table_q0),
    .address1(exp_table_address1),
    .ce1(exp_table_ce1),
    .q1(exp_table_q1),
    .address2(exp_table_address2),
    .ce2(exp_table_ce2),
    .q2(exp_table_q2),
    .address3(exp_table_address3),
    .ce3(exp_table_ce3),
    .q3(exp_table_q3),
    .address4(exp_table_address4),
    .ce4(exp_table_ce4),
    .q4(exp_table_q4),
    .address5(exp_table_address5),
    .ce5(exp_table_ce5),
    .q5(exp_table_q5),
    .address6(exp_table_address6),
    .ce6(exp_table_ce6),
    .q6(exp_table_q6),
    .address7(exp_table_address7),
    .ce7(exp_table_ce7),
    .q7(exp_table_q7),
    .address8(exp_table_address8),
    .ce8(exp_table_ce8),
    .q8(exp_table_q8),
    .address9(exp_table_address9),
    .ce9(exp_table_ce9),
    .q9(exp_table_q9),
    .address10(exp_table_address10),
    .ce10(exp_table_ce10),
    .q10(exp_table_q10),
    .address11(exp_table_address11),
    .ce11(exp_table_ce11),
    .q11(exp_table_q11),
    .address12(exp_table_address12),
    .ce12(exp_table_ce12),
    .q12(exp_table_q12),
    .address13(exp_table_address13),
    .ce13(exp_table_ce13),
    .q13(exp_table_q13),
    .address14(exp_table_address14),
    .ce14(exp_table_ce14),
    .q14(exp_table_q14),
    .address15(exp_table_address15),
    .ce15(exp_table_ce15),
    .q15(exp_table_q15),
    .address16(exp_table_address16),
    .ce16(exp_table_ce16),
    .q16(exp_table_q16),
    .address17(exp_table_address17),
    .ce17(exp_table_ce17),
    .q17(exp_table_q17),
    .address18(exp_table_address18),
    .ce18(exp_table_ce18),
    .q18(exp_table_q18),
    .address19(exp_table_address19),
    .ce19(exp_table_ce19),
    .q19(exp_table_q19)
);

myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_invertfYi #(
    .DataWidth( 21 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
invert_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_table_address0),
    .ce0(invert_table_ce0),
    .q0(invert_table_q0)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_reg_4270_pp0_iter14_reg),
    .din1(grp_fu_500_p1),
    .ce(1'b1),
    .dout(grp_fu_500_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_1_reg_4275_pp0_iter14_reg),
    .din1(grp_fu_504_p1),
    .ce(1'b1),
    .dout(grp_fu_504_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_2_reg_4295_pp0_iter14_reg),
    .din1(grp_fu_508_p1),
    .ce(1'b1),
    .dout(grp_fu_508_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_3_reg_4305_pp0_iter14_reg),
    .din1(grp_fu_512_p1),
    .ce(1'b1),
    .dout(grp_fu_512_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_4_reg_4325_pp0_iter14_reg),
    .din1(grp_fu_516_p1),
    .ce(1'b1),
    .dout(grp_fu_516_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_5_reg_4335_pp0_iter14_reg),
    .din1(grp_fu_520_p1),
    .ce(1'b1),
    .dout(grp_fu_520_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_6_reg_4355_pp0_iter14_reg),
    .din1(grp_fu_524_p1),
    .ce(1'b1),
    .dout(grp_fu_524_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_7_reg_4365_pp0_iter14_reg),
    .din1(grp_fu_528_p1),
    .ce(1'b1),
    .dout(grp_fu_528_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_8_reg_4385_pp0_iter14_reg),
    .din1(grp_fu_532_p1),
    .ce(1'b1),
    .dout(grp_fu_532_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_9_reg_4395_pp0_iter14_reg),
    .din1(grp_fu_536_p1),
    .ce(1'b1),
    .dout(grp_fu_536_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_10_reg_4415_pp0_iter14_reg),
    .din1(grp_fu_540_p1),
    .ce(1'b1),
    .dout(grp_fu_540_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_11_reg_4425_pp0_iter14_reg),
    .din1(grp_fu_544_p1),
    .ce(1'b1),
    .dout(grp_fu_544_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_12_reg_4445_pp0_iter14_reg),
    .din1(grp_fu_548_p1),
    .ce(1'b1),
    .dout(grp_fu_548_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_13_reg_4455_pp0_iter14_reg),
    .din1(grp_fu_552_p1),
    .ce(1'b1),
    .dout(grp_fu_552_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_14_reg_4475_pp0_iter14_reg),
    .din1(grp_fu_556_p1),
    .ce(1'b1),
    .dout(grp_fu_556_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_15_reg_4485_pp0_iter14_reg),
    .din1(grp_fu_560_p1),
    .ce(1'b1),
    .dout(grp_fu_560_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_16_reg_4505_pp0_iter14_reg),
    .din1(grp_fu_564_p1),
    .ce(1'b1),
    .dout(grp_fu_564_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_17_reg_4515_pp0_iter14_reg),
    .din1(grp_fu_568_p1),
    .ce(1'b1),
    .dout(grp_fu_568_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_18_reg_4535_pp0_iter14_reg),
    .din1(grp_fu_572_p1),
    .ce(1'b1),
    .dout(grp_fu_572_p2)
);

myproject_mul_24s_21ns_38_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 38 ))
mul_24s_21ns_38_3_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_table_load_19_reg_4545_pp0_iter14_reg),
    .din1(grp_fu_576_p1),
    .ce(1'b1),
    .dout(grp_fu_576_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        deno_inver_reg_4565 <= invert_table_q0;
        exp_res_index_1_reg_4555 <= exp_res_index_1_fu_3535_p3;
        exp_table_load_10_reg_4415_pp0_iter10_reg <= exp_table_load_10_reg_4415_pp0_iter9_reg;
        exp_table_load_10_reg_4415_pp0_iter11_reg <= exp_table_load_10_reg_4415_pp0_iter10_reg;
        exp_table_load_10_reg_4415_pp0_iter12_reg <= exp_table_load_10_reg_4415_pp0_iter11_reg;
        exp_table_load_10_reg_4415_pp0_iter13_reg <= exp_table_load_10_reg_4415_pp0_iter12_reg;
        exp_table_load_10_reg_4415_pp0_iter14_reg <= exp_table_load_10_reg_4415_pp0_iter13_reg;
        exp_table_load_10_reg_4415_pp0_iter8_reg <= exp_table_load_10_reg_4415;
        exp_table_load_10_reg_4415_pp0_iter9_reg <= exp_table_load_10_reg_4415_pp0_iter8_reg;
        exp_table_load_11_reg_4425_pp0_iter10_reg <= exp_table_load_11_reg_4425_pp0_iter9_reg;
        exp_table_load_11_reg_4425_pp0_iter11_reg <= exp_table_load_11_reg_4425_pp0_iter10_reg;
        exp_table_load_11_reg_4425_pp0_iter12_reg <= exp_table_load_11_reg_4425_pp0_iter11_reg;
        exp_table_load_11_reg_4425_pp0_iter13_reg <= exp_table_load_11_reg_4425_pp0_iter12_reg;
        exp_table_load_11_reg_4425_pp0_iter14_reg <= exp_table_load_11_reg_4425_pp0_iter13_reg;
        exp_table_load_11_reg_4425_pp0_iter8_reg <= exp_table_load_11_reg_4425;
        exp_table_load_11_reg_4425_pp0_iter9_reg <= exp_table_load_11_reg_4425_pp0_iter8_reg;
        exp_table_load_12_reg_4445_pp0_iter10_reg <= exp_table_load_12_reg_4445_pp0_iter9_reg;
        exp_table_load_12_reg_4445_pp0_iter11_reg <= exp_table_load_12_reg_4445_pp0_iter10_reg;
        exp_table_load_12_reg_4445_pp0_iter12_reg <= exp_table_load_12_reg_4445_pp0_iter11_reg;
        exp_table_load_12_reg_4445_pp0_iter13_reg <= exp_table_load_12_reg_4445_pp0_iter12_reg;
        exp_table_load_12_reg_4445_pp0_iter14_reg <= exp_table_load_12_reg_4445_pp0_iter13_reg;
        exp_table_load_12_reg_4445_pp0_iter9_reg <= exp_table_load_12_reg_4445;
        exp_table_load_13_reg_4455_pp0_iter10_reg <= exp_table_load_13_reg_4455_pp0_iter9_reg;
        exp_table_load_13_reg_4455_pp0_iter11_reg <= exp_table_load_13_reg_4455_pp0_iter10_reg;
        exp_table_load_13_reg_4455_pp0_iter12_reg <= exp_table_load_13_reg_4455_pp0_iter11_reg;
        exp_table_load_13_reg_4455_pp0_iter13_reg <= exp_table_load_13_reg_4455_pp0_iter12_reg;
        exp_table_load_13_reg_4455_pp0_iter14_reg <= exp_table_load_13_reg_4455_pp0_iter13_reg;
        exp_table_load_13_reg_4455_pp0_iter9_reg <= exp_table_load_13_reg_4455;
        exp_table_load_14_reg_4475_pp0_iter10_reg <= exp_table_load_14_reg_4475;
        exp_table_load_14_reg_4475_pp0_iter11_reg <= exp_table_load_14_reg_4475_pp0_iter10_reg;
        exp_table_load_14_reg_4475_pp0_iter12_reg <= exp_table_load_14_reg_4475_pp0_iter11_reg;
        exp_table_load_14_reg_4475_pp0_iter13_reg <= exp_table_load_14_reg_4475_pp0_iter12_reg;
        exp_table_load_14_reg_4475_pp0_iter14_reg <= exp_table_load_14_reg_4475_pp0_iter13_reg;
        exp_table_load_15_reg_4485_pp0_iter10_reg <= exp_table_load_15_reg_4485;
        exp_table_load_15_reg_4485_pp0_iter11_reg <= exp_table_load_15_reg_4485_pp0_iter10_reg;
        exp_table_load_15_reg_4485_pp0_iter12_reg <= exp_table_load_15_reg_4485_pp0_iter11_reg;
        exp_table_load_15_reg_4485_pp0_iter13_reg <= exp_table_load_15_reg_4485_pp0_iter12_reg;
        exp_table_load_15_reg_4485_pp0_iter14_reg <= exp_table_load_15_reg_4485_pp0_iter13_reg;
        exp_table_load_16_reg_4505_pp0_iter11_reg <= exp_table_load_16_reg_4505;
        exp_table_load_16_reg_4505_pp0_iter12_reg <= exp_table_load_16_reg_4505_pp0_iter11_reg;
        exp_table_load_16_reg_4505_pp0_iter13_reg <= exp_table_load_16_reg_4505_pp0_iter12_reg;
        exp_table_load_16_reg_4505_pp0_iter14_reg <= exp_table_load_16_reg_4505_pp0_iter13_reg;
        exp_table_load_17_reg_4515_pp0_iter11_reg <= exp_table_load_17_reg_4515;
        exp_table_load_17_reg_4515_pp0_iter12_reg <= exp_table_load_17_reg_4515_pp0_iter11_reg;
        exp_table_load_17_reg_4515_pp0_iter13_reg <= exp_table_load_17_reg_4515_pp0_iter12_reg;
        exp_table_load_17_reg_4515_pp0_iter14_reg <= exp_table_load_17_reg_4515_pp0_iter13_reg;
        exp_table_load_18_reg_4535_pp0_iter12_reg <= exp_table_load_18_reg_4535;
        exp_table_load_18_reg_4535_pp0_iter13_reg <= exp_table_load_18_reg_4535_pp0_iter12_reg;
        exp_table_load_18_reg_4535_pp0_iter14_reg <= exp_table_load_18_reg_4535_pp0_iter13_reg;
        exp_table_load_19_reg_4545_pp0_iter12_reg <= exp_table_load_19_reg_4545;
        exp_table_load_19_reg_4545_pp0_iter13_reg <= exp_table_load_19_reg_4545_pp0_iter12_reg;
        exp_table_load_19_reg_4545_pp0_iter14_reg <= exp_table_load_19_reg_4545_pp0_iter13_reg;
        exp_table_load_1_reg_4275_pp0_iter10_reg <= exp_table_load_1_reg_4275_pp0_iter9_reg;
        exp_table_load_1_reg_4275_pp0_iter11_reg <= exp_table_load_1_reg_4275_pp0_iter10_reg;
        exp_table_load_1_reg_4275_pp0_iter12_reg <= exp_table_load_1_reg_4275_pp0_iter11_reg;
        exp_table_load_1_reg_4275_pp0_iter13_reg <= exp_table_load_1_reg_4275_pp0_iter12_reg;
        exp_table_load_1_reg_4275_pp0_iter14_reg <= exp_table_load_1_reg_4275_pp0_iter13_reg;
        exp_table_load_1_reg_4275_pp0_iter3_reg <= exp_table_load_1_reg_4275;
        exp_table_load_1_reg_4275_pp0_iter4_reg <= exp_table_load_1_reg_4275_pp0_iter3_reg;
        exp_table_load_1_reg_4275_pp0_iter5_reg <= exp_table_load_1_reg_4275_pp0_iter4_reg;
        exp_table_load_1_reg_4275_pp0_iter6_reg <= exp_table_load_1_reg_4275_pp0_iter5_reg;
        exp_table_load_1_reg_4275_pp0_iter7_reg <= exp_table_load_1_reg_4275_pp0_iter6_reg;
        exp_table_load_1_reg_4275_pp0_iter8_reg <= exp_table_load_1_reg_4275_pp0_iter7_reg;
        exp_table_load_1_reg_4275_pp0_iter9_reg <= exp_table_load_1_reg_4275_pp0_iter8_reg;
        exp_table_load_2_reg_4295_pp0_iter10_reg <= exp_table_load_2_reg_4295_pp0_iter9_reg;
        exp_table_load_2_reg_4295_pp0_iter11_reg <= exp_table_load_2_reg_4295_pp0_iter10_reg;
        exp_table_load_2_reg_4295_pp0_iter12_reg <= exp_table_load_2_reg_4295_pp0_iter11_reg;
        exp_table_load_2_reg_4295_pp0_iter13_reg <= exp_table_load_2_reg_4295_pp0_iter12_reg;
        exp_table_load_2_reg_4295_pp0_iter14_reg <= exp_table_load_2_reg_4295_pp0_iter13_reg;
        exp_table_load_2_reg_4295_pp0_iter4_reg <= exp_table_load_2_reg_4295;
        exp_table_load_2_reg_4295_pp0_iter5_reg <= exp_table_load_2_reg_4295_pp0_iter4_reg;
        exp_table_load_2_reg_4295_pp0_iter6_reg <= exp_table_load_2_reg_4295_pp0_iter5_reg;
        exp_table_load_2_reg_4295_pp0_iter7_reg <= exp_table_load_2_reg_4295_pp0_iter6_reg;
        exp_table_load_2_reg_4295_pp0_iter8_reg <= exp_table_load_2_reg_4295_pp0_iter7_reg;
        exp_table_load_2_reg_4295_pp0_iter9_reg <= exp_table_load_2_reg_4295_pp0_iter8_reg;
        exp_table_load_3_reg_4305_pp0_iter10_reg <= exp_table_load_3_reg_4305_pp0_iter9_reg;
        exp_table_load_3_reg_4305_pp0_iter11_reg <= exp_table_load_3_reg_4305_pp0_iter10_reg;
        exp_table_load_3_reg_4305_pp0_iter12_reg <= exp_table_load_3_reg_4305_pp0_iter11_reg;
        exp_table_load_3_reg_4305_pp0_iter13_reg <= exp_table_load_3_reg_4305_pp0_iter12_reg;
        exp_table_load_3_reg_4305_pp0_iter14_reg <= exp_table_load_3_reg_4305_pp0_iter13_reg;
        exp_table_load_3_reg_4305_pp0_iter4_reg <= exp_table_load_3_reg_4305;
        exp_table_load_3_reg_4305_pp0_iter5_reg <= exp_table_load_3_reg_4305_pp0_iter4_reg;
        exp_table_load_3_reg_4305_pp0_iter6_reg <= exp_table_load_3_reg_4305_pp0_iter5_reg;
        exp_table_load_3_reg_4305_pp0_iter7_reg <= exp_table_load_3_reg_4305_pp0_iter6_reg;
        exp_table_load_3_reg_4305_pp0_iter8_reg <= exp_table_load_3_reg_4305_pp0_iter7_reg;
        exp_table_load_3_reg_4305_pp0_iter9_reg <= exp_table_load_3_reg_4305_pp0_iter8_reg;
        exp_table_load_4_reg_4325_pp0_iter10_reg <= exp_table_load_4_reg_4325_pp0_iter9_reg;
        exp_table_load_4_reg_4325_pp0_iter11_reg <= exp_table_load_4_reg_4325_pp0_iter10_reg;
        exp_table_load_4_reg_4325_pp0_iter12_reg <= exp_table_load_4_reg_4325_pp0_iter11_reg;
        exp_table_load_4_reg_4325_pp0_iter13_reg <= exp_table_load_4_reg_4325_pp0_iter12_reg;
        exp_table_load_4_reg_4325_pp0_iter14_reg <= exp_table_load_4_reg_4325_pp0_iter13_reg;
        exp_table_load_4_reg_4325_pp0_iter5_reg <= exp_table_load_4_reg_4325;
        exp_table_load_4_reg_4325_pp0_iter6_reg <= exp_table_load_4_reg_4325_pp0_iter5_reg;
        exp_table_load_4_reg_4325_pp0_iter7_reg <= exp_table_load_4_reg_4325_pp0_iter6_reg;
        exp_table_load_4_reg_4325_pp0_iter8_reg <= exp_table_load_4_reg_4325_pp0_iter7_reg;
        exp_table_load_4_reg_4325_pp0_iter9_reg <= exp_table_load_4_reg_4325_pp0_iter8_reg;
        exp_table_load_5_reg_4335_pp0_iter10_reg <= exp_table_load_5_reg_4335_pp0_iter9_reg;
        exp_table_load_5_reg_4335_pp0_iter11_reg <= exp_table_load_5_reg_4335_pp0_iter10_reg;
        exp_table_load_5_reg_4335_pp0_iter12_reg <= exp_table_load_5_reg_4335_pp0_iter11_reg;
        exp_table_load_5_reg_4335_pp0_iter13_reg <= exp_table_load_5_reg_4335_pp0_iter12_reg;
        exp_table_load_5_reg_4335_pp0_iter14_reg <= exp_table_load_5_reg_4335_pp0_iter13_reg;
        exp_table_load_5_reg_4335_pp0_iter5_reg <= exp_table_load_5_reg_4335;
        exp_table_load_5_reg_4335_pp0_iter6_reg <= exp_table_load_5_reg_4335_pp0_iter5_reg;
        exp_table_load_5_reg_4335_pp0_iter7_reg <= exp_table_load_5_reg_4335_pp0_iter6_reg;
        exp_table_load_5_reg_4335_pp0_iter8_reg <= exp_table_load_5_reg_4335_pp0_iter7_reg;
        exp_table_load_5_reg_4335_pp0_iter9_reg <= exp_table_load_5_reg_4335_pp0_iter8_reg;
        exp_table_load_6_reg_4355_pp0_iter10_reg <= exp_table_load_6_reg_4355_pp0_iter9_reg;
        exp_table_load_6_reg_4355_pp0_iter11_reg <= exp_table_load_6_reg_4355_pp0_iter10_reg;
        exp_table_load_6_reg_4355_pp0_iter12_reg <= exp_table_load_6_reg_4355_pp0_iter11_reg;
        exp_table_load_6_reg_4355_pp0_iter13_reg <= exp_table_load_6_reg_4355_pp0_iter12_reg;
        exp_table_load_6_reg_4355_pp0_iter14_reg <= exp_table_load_6_reg_4355_pp0_iter13_reg;
        exp_table_load_6_reg_4355_pp0_iter6_reg <= exp_table_load_6_reg_4355;
        exp_table_load_6_reg_4355_pp0_iter7_reg <= exp_table_load_6_reg_4355_pp0_iter6_reg;
        exp_table_load_6_reg_4355_pp0_iter8_reg <= exp_table_load_6_reg_4355_pp0_iter7_reg;
        exp_table_load_6_reg_4355_pp0_iter9_reg <= exp_table_load_6_reg_4355_pp0_iter8_reg;
        exp_table_load_7_reg_4365_pp0_iter10_reg <= exp_table_load_7_reg_4365_pp0_iter9_reg;
        exp_table_load_7_reg_4365_pp0_iter11_reg <= exp_table_load_7_reg_4365_pp0_iter10_reg;
        exp_table_load_7_reg_4365_pp0_iter12_reg <= exp_table_load_7_reg_4365_pp0_iter11_reg;
        exp_table_load_7_reg_4365_pp0_iter13_reg <= exp_table_load_7_reg_4365_pp0_iter12_reg;
        exp_table_load_7_reg_4365_pp0_iter14_reg <= exp_table_load_7_reg_4365_pp0_iter13_reg;
        exp_table_load_7_reg_4365_pp0_iter6_reg <= exp_table_load_7_reg_4365;
        exp_table_load_7_reg_4365_pp0_iter7_reg <= exp_table_load_7_reg_4365_pp0_iter6_reg;
        exp_table_load_7_reg_4365_pp0_iter8_reg <= exp_table_load_7_reg_4365_pp0_iter7_reg;
        exp_table_load_7_reg_4365_pp0_iter9_reg <= exp_table_load_7_reg_4365_pp0_iter8_reg;
        exp_table_load_8_reg_4385_pp0_iter10_reg <= exp_table_load_8_reg_4385_pp0_iter9_reg;
        exp_table_load_8_reg_4385_pp0_iter11_reg <= exp_table_load_8_reg_4385_pp0_iter10_reg;
        exp_table_load_8_reg_4385_pp0_iter12_reg <= exp_table_load_8_reg_4385_pp0_iter11_reg;
        exp_table_load_8_reg_4385_pp0_iter13_reg <= exp_table_load_8_reg_4385_pp0_iter12_reg;
        exp_table_load_8_reg_4385_pp0_iter14_reg <= exp_table_load_8_reg_4385_pp0_iter13_reg;
        exp_table_load_8_reg_4385_pp0_iter7_reg <= exp_table_load_8_reg_4385;
        exp_table_load_8_reg_4385_pp0_iter8_reg <= exp_table_load_8_reg_4385_pp0_iter7_reg;
        exp_table_load_8_reg_4385_pp0_iter9_reg <= exp_table_load_8_reg_4385_pp0_iter8_reg;
        exp_table_load_9_reg_4395_pp0_iter10_reg <= exp_table_load_9_reg_4395_pp0_iter9_reg;
        exp_table_load_9_reg_4395_pp0_iter11_reg <= exp_table_load_9_reg_4395_pp0_iter10_reg;
        exp_table_load_9_reg_4395_pp0_iter12_reg <= exp_table_load_9_reg_4395_pp0_iter11_reg;
        exp_table_load_9_reg_4395_pp0_iter13_reg <= exp_table_load_9_reg_4395_pp0_iter12_reg;
        exp_table_load_9_reg_4395_pp0_iter14_reg <= exp_table_load_9_reg_4395_pp0_iter13_reg;
        exp_table_load_9_reg_4395_pp0_iter7_reg <= exp_table_load_9_reg_4395;
        exp_table_load_9_reg_4395_pp0_iter8_reg <= exp_table_load_9_reg_4395_pp0_iter7_reg;
        exp_table_load_9_reg_4395_pp0_iter9_reg <= exp_table_load_9_reg_4395_pp0_iter8_reg;
        exp_table_load_reg_4270_pp0_iter10_reg <= exp_table_load_reg_4270_pp0_iter9_reg;
        exp_table_load_reg_4270_pp0_iter11_reg <= exp_table_load_reg_4270_pp0_iter10_reg;
        exp_table_load_reg_4270_pp0_iter12_reg <= exp_table_load_reg_4270_pp0_iter11_reg;
        exp_table_load_reg_4270_pp0_iter13_reg <= exp_table_load_reg_4270_pp0_iter12_reg;
        exp_table_load_reg_4270_pp0_iter14_reg <= exp_table_load_reg_4270_pp0_iter13_reg;
        exp_table_load_reg_4270_pp0_iter3_reg <= exp_table_load_reg_4270;
        exp_table_load_reg_4270_pp0_iter4_reg <= exp_table_load_reg_4270_pp0_iter3_reg;
        exp_table_load_reg_4270_pp0_iter5_reg <= exp_table_load_reg_4270_pp0_iter4_reg;
        exp_table_load_reg_4270_pp0_iter6_reg <= exp_table_load_reg_4270_pp0_iter5_reg;
        exp_table_load_reg_4270_pp0_iter7_reg <= exp_table_load_reg_4270_pp0_iter6_reg;
        exp_table_load_reg_4270_pp0_iter8_reg <= exp_table_load_reg_4270_pp0_iter7_reg;
        exp_table_load_reg_4270_pp0_iter9_reg <= exp_table_load_reg_4270_pp0_iter8_reg;
        index_14_reg_4190_pp0_iter2_reg <= index_14_reg_4190;
        index_17_reg_4195_pp0_iter2_reg <= index_17_reg_4195;
        index_20_reg_4200_pp0_iter2_reg <= index_20_reg_4200;
        index_20_reg_4200_pp0_iter3_reg <= index_20_reg_4200_pp0_iter2_reg;
        index_23_reg_4205_pp0_iter2_reg <= index_23_reg_4205;
        index_23_reg_4205_pp0_iter3_reg <= index_23_reg_4205_pp0_iter2_reg;
        index_26_reg_4210_pp0_iter2_reg <= index_26_reg_4210;
        index_26_reg_4210_pp0_iter3_reg <= index_26_reg_4210_pp0_iter2_reg;
        index_26_reg_4210_pp0_iter4_reg <= index_26_reg_4210_pp0_iter3_reg;
        index_29_reg_4215_pp0_iter2_reg <= index_29_reg_4215;
        index_29_reg_4215_pp0_iter3_reg <= index_29_reg_4215_pp0_iter2_reg;
        index_29_reg_4215_pp0_iter4_reg <= index_29_reg_4215_pp0_iter3_reg;
        index_32_reg_4220_pp0_iter2_reg <= index_32_reg_4220;
        index_32_reg_4220_pp0_iter3_reg <= index_32_reg_4220_pp0_iter2_reg;
        index_32_reg_4220_pp0_iter4_reg <= index_32_reg_4220_pp0_iter3_reg;
        index_32_reg_4220_pp0_iter5_reg <= index_32_reg_4220_pp0_iter4_reg;
        index_35_reg_4225_pp0_iter2_reg <= index_35_reg_4225;
        index_35_reg_4225_pp0_iter3_reg <= index_35_reg_4225_pp0_iter2_reg;
        index_35_reg_4225_pp0_iter4_reg <= index_35_reg_4225_pp0_iter3_reg;
        index_35_reg_4225_pp0_iter5_reg <= index_35_reg_4225_pp0_iter4_reg;
        index_38_reg_4230_pp0_iter2_reg <= index_38_reg_4230;
        index_38_reg_4230_pp0_iter3_reg <= index_38_reg_4230_pp0_iter2_reg;
        index_38_reg_4230_pp0_iter4_reg <= index_38_reg_4230_pp0_iter3_reg;
        index_38_reg_4230_pp0_iter5_reg <= index_38_reg_4230_pp0_iter4_reg;
        index_38_reg_4230_pp0_iter6_reg <= index_38_reg_4230_pp0_iter5_reg;
        index_41_reg_4235_pp0_iter2_reg <= index_41_reg_4235;
        index_41_reg_4235_pp0_iter3_reg <= index_41_reg_4235_pp0_iter2_reg;
        index_41_reg_4235_pp0_iter4_reg <= index_41_reg_4235_pp0_iter3_reg;
        index_41_reg_4235_pp0_iter5_reg <= index_41_reg_4235_pp0_iter4_reg;
        index_41_reg_4235_pp0_iter6_reg <= index_41_reg_4235_pp0_iter5_reg;
        index_44_reg_4240_pp0_iter2_reg <= index_44_reg_4240;
        index_44_reg_4240_pp0_iter3_reg <= index_44_reg_4240_pp0_iter2_reg;
        index_44_reg_4240_pp0_iter4_reg <= index_44_reg_4240_pp0_iter3_reg;
        index_44_reg_4240_pp0_iter5_reg <= index_44_reg_4240_pp0_iter4_reg;
        index_44_reg_4240_pp0_iter6_reg <= index_44_reg_4240_pp0_iter5_reg;
        index_44_reg_4240_pp0_iter7_reg <= index_44_reg_4240_pp0_iter6_reg;
        index_47_reg_4245_pp0_iter2_reg <= index_47_reg_4245;
        index_47_reg_4245_pp0_iter3_reg <= index_47_reg_4245_pp0_iter2_reg;
        index_47_reg_4245_pp0_iter4_reg <= index_47_reg_4245_pp0_iter3_reg;
        index_47_reg_4245_pp0_iter5_reg <= index_47_reg_4245_pp0_iter4_reg;
        index_47_reg_4245_pp0_iter6_reg <= index_47_reg_4245_pp0_iter5_reg;
        index_47_reg_4245_pp0_iter7_reg <= index_47_reg_4245_pp0_iter6_reg;
        index_50_reg_4250_pp0_iter2_reg <= index_50_reg_4250;
        index_50_reg_4250_pp0_iter3_reg <= index_50_reg_4250_pp0_iter2_reg;
        index_50_reg_4250_pp0_iter4_reg <= index_50_reg_4250_pp0_iter3_reg;
        index_50_reg_4250_pp0_iter5_reg <= index_50_reg_4250_pp0_iter4_reg;
        index_50_reg_4250_pp0_iter6_reg <= index_50_reg_4250_pp0_iter5_reg;
        index_50_reg_4250_pp0_iter7_reg <= index_50_reg_4250_pp0_iter6_reg;
        index_50_reg_4250_pp0_iter8_reg <= index_50_reg_4250_pp0_iter7_reg;
        index_53_reg_4255_pp0_iter2_reg <= index_53_reg_4255;
        index_53_reg_4255_pp0_iter3_reg <= index_53_reg_4255_pp0_iter2_reg;
        index_53_reg_4255_pp0_iter4_reg <= index_53_reg_4255_pp0_iter3_reg;
        index_53_reg_4255_pp0_iter5_reg <= index_53_reg_4255_pp0_iter4_reg;
        index_53_reg_4255_pp0_iter6_reg <= index_53_reg_4255_pp0_iter5_reg;
        index_53_reg_4255_pp0_iter7_reg <= index_53_reg_4255_pp0_iter6_reg;
        index_53_reg_4255_pp0_iter8_reg <= index_53_reg_4255_pp0_iter7_reg;
        index_56_reg_4260_pp0_iter2_reg <= index_56_reg_4260;
        index_56_reg_4260_pp0_iter3_reg <= index_56_reg_4260_pp0_iter2_reg;
        index_56_reg_4260_pp0_iter4_reg <= index_56_reg_4260_pp0_iter3_reg;
        index_56_reg_4260_pp0_iter5_reg <= index_56_reg_4260_pp0_iter4_reg;
        index_56_reg_4260_pp0_iter6_reg <= index_56_reg_4260_pp0_iter5_reg;
        index_56_reg_4260_pp0_iter7_reg <= index_56_reg_4260_pp0_iter6_reg;
        index_56_reg_4260_pp0_iter8_reg <= index_56_reg_4260_pp0_iter7_reg;
        index_56_reg_4260_pp0_iter9_reg <= index_56_reg_4260_pp0_iter8_reg;
        index_59_reg_4265_pp0_iter2_reg <= index_59_reg_4265;
        index_59_reg_4265_pp0_iter3_reg <= index_59_reg_4265_pp0_iter2_reg;
        index_59_reg_4265_pp0_iter4_reg <= index_59_reg_4265_pp0_iter3_reg;
        index_59_reg_4265_pp0_iter5_reg <= index_59_reg_4265_pp0_iter4_reg;
        index_59_reg_4265_pp0_iter6_reg <= index_59_reg_4265_pp0_iter5_reg;
        index_59_reg_4265_pp0_iter7_reg <= index_59_reg_4265_pp0_iter6_reg;
        index_59_reg_4265_pp0_iter8_reg <= index_59_reg_4265_pp0_iter7_reg;
        index_59_reg_4265_pp0_iter9_reg <= index_59_reg_4265_pp0_iter8_reg;
        tmp_35_reg_4280 <= {{add_ln378_fu_2892_p2[21:6]}};
        tmp_43_reg_4300 <= {{add_ln378_1_fu_2927_p2[21:6]}};
        tmp_59_reg_4330 <= {{add_ln378_3_fu_2989_p2[21:6]}};
        tmp_68_reg_4360 <= {{add_ln378_5_fu_3051_p2[21:6]}};
        tmp_70_reg_4390 <= {{add_ln378_7_fu_3113_p2[21:6]}};
        tmp_72_reg_4420 <= {{add_ln378_9_fu_3175_p2[21:6]}};
        tmp_74_reg_4450 <= {{add_ln378_11_fu_3237_p2[21:6]}};
        tmp_76_reg_4480 <= {{add_ln378_13_fu_3299_p2[21:6]}};
        tmp_78_reg_4510 <= {{add_ln378_15_fu_3361_p2[21:6]}};
        tmp_80_reg_4540 <= {{add_ln378_17_fu_3423_p2[21:6]}};
        trunc_ln378_10_reg_4430 <= trunc_ln378_10_fu_3191_p1;
        trunc_ln378_12_reg_4460 <= trunc_ln378_12_fu_3253_p1;
        trunc_ln378_14_reg_4490 <= trunc_ln378_14_fu_3315_p1;
        trunc_ln378_16_reg_4520 <= trunc_ln378_16_fu_3377_p1;
        trunc_ln378_18_reg_4550 <= trunc_ln378_18_fu_3439_p1;
        trunc_ln378_2_reg_4310 <= trunc_ln378_2_fu_2943_p1;
        trunc_ln378_4_reg_4340 <= trunc_ln378_4_fu_3005_p1;
        trunc_ln378_6_reg_4370 <= trunc_ln378_6_fu_3067_p1;
        trunc_ln378_8_reg_4400 <= trunc_ln378_8_fu_3129_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        exp_table_load_10_reg_4415 <= exp_table_q9;
        exp_table_load_11_reg_4425 <= exp_table_q8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        exp_table_load_12_reg_4445 <= exp_table_q7;
        exp_table_load_13_reg_4455 <= exp_table_q6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        exp_table_load_14_reg_4475 <= exp_table_q5;
        exp_table_load_15_reg_4485 <= exp_table_q4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        exp_table_load_16_reg_4505 <= exp_table_q3;
        exp_table_load_17_reg_4515 <= exp_table_q2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        exp_table_load_18_reg_4535 <= exp_table_q1;
        exp_table_load_19_reg_4545 <= exp_table_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table_load_1_reg_4275 <= exp_table_q18;
        exp_table_load_reg_4270 <= exp_table_q19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table_load_2_reg_4295 <= exp_table_q17;
        exp_table_load_3_reg_4305 <= exp_table_q16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        exp_table_load_4_reg_4325 <= exp_table_q15;
        exp_table_load_5_reg_4335 <= exp_table_q14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        exp_table_load_6_reg_4355 <= exp_table_q13;
        exp_table_load_7_reg_4365 <= exp_table_q12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_table_load_8_reg_4385 <= exp_table_q11;
        exp_table_load_9_reg_4395 <= exp_table_q10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        index_11_reg_4185 <= index_11_fu_2671_p3;
        index_14_reg_4190 <= index_14_fu_2683_p3;
        index_17_reg_4195 <= index_17_fu_2695_p3;
        index_20_reg_4200 <= index_20_fu_2707_p3;
        index_23_reg_4205 <= index_23_fu_2719_p3;
        index_26_reg_4210 <= index_26_fu_2731_p3;
        index_29_reg_4215 <= index_29_fu_2743_p3;
        index_32_reg_4220 <= index_32_fu_2755_p3;
        index_35_reg_4225 <= index_35_fu_2767_p3;
        index_38_reg_4230 <= index_38_fu_2779_p3;
        index_41_reg_4235 <= index_41_fu_2791_p3;
        index_44_reg_4240 <= index_44_fu_2803_p3;
        index_47_reg_4245 <= index_47_fu_2815_p3;
        index_50_reg_4250 <= index_50_fu_2827_p3;
        index_53_reg_4255 <= index_53_fu_2839_p3;
        index_56_reg_4260 <= index_56_fu_2851_p3;
        index_59_reg_4265 <= index_59_fu_2863_p3;
        index_8_reg_4180 <= index_8_fu_2659_p3;
        tmp_102_reg_4105 <= {{index_40_fu_1986_p3[12:11]}};
        tmp_105_reg_4115 <= {{index_43_fu_2088_p3[12:11]}};
        tmp_108_reg_4125 <= {{index_46_fu_2190_p3[12:11]}};
        tmp_111_reg_4135 <= {{index_49_fu_2292_p3[12:11]}};
        tmp_114_reg_4145 <= {{index_52_fu_2394_p3[12:11]}};
        tmp_117_reg_4155 <= {{index_55_fu_2496_p3[12:11]}};
        tmp_120_reg_4165 <= {{index_58_fu_2598_p3[12:11]}};
        tmp_25_reg_3975 <= {{index_1_fu_660_p3[12:11]}};
        tmp_33_reg_3985 <= {{index_4_fu_762_p3[12:11]}};
        tmp_41_reg_3995 <= {{index_7_fu_864_p3[12:11]}};
        tmp_49_reg_4005 <= {{index_10_fu_966_p3[12:11]}};
        tmp_57_reg_4015 <= {{index_13_fu_1068_p3[12:11]}};
        tmp_64_reg_4025 <= {{index_16_fu_1170_p3[12:11]}};
        tmp_81_reg_4035 <= {{index_19_fu_1272_p3[12:11]}};
        tmp_84_reg_4045 <= {{index_22_fu_1374_p3[12:11]}};
        tmp_87_reg_4055 <= {{index_25_fu_1476_p3[12:11]}};
        tmp_90_reg_4065 <= {{index_28_fu_1578_p3[12:11]}};
        tmp_93_reg_4075 <= {{index_31_fu_1680_p3[12:11]}};
        tmp_96_reg_4085 <= {{index_34_fu_1782_p3[12:11]}};
        tmp_99_reg_4095 <= {{index_37_fu_1884_p3[12:11]}};
        trunc_ln358_11_reg_4020 <= trunc_ln358_11_fu_1178_p1;
        trunc_ln358_13_reg_4030 <= trunc_ln358_13_fu_1280_p1;
        trunc_ln358_15_reg_4040 <= trunc_ln358_15_fu_1382_p1;
        trunc_ln358_17_reg_4050 <= trunc_ln358_17_fu_1484_p1;
        trunc_ln358_19_reg_4060 <= trunc_ln358_19_fu_1586_p1;
        trunc_ln358_1_reg_3970 <= trunc_ln358_1_fu_668_p1;
        trunc_ln358_21_reg_4070 <= trunc_ln358_21_fu_1688_p1;
        trunc_ln358_23_reg_4080 <= trunc_ln358_23_fu_1790_p1;
        trunc_ln358_25_reg_4090 <= trunc_ln358_25_fu_1892_p1;
        trunc_ln358_27_reg_4100 <= trunc_ln358_27_fu_1994_p1;
        trunc_ln358_29_reg_4110 <= trunc_ln358_29_fu_2096_p1;
        trunc_ln358_31_reg_4120 <= trunc_ln358_31_fu_2198_p1;
        trunc_ln358_33_reg_4130 <= trunc_ln358_33_fu_2300_p1;
        trunc_ln358_35_reg_4140 <= trunc_ln358_35_fu_2402_p1;
        trunc_ln358_37_reg_4150 <= trunc_ln358_37_fu_2504_p1;
        trunc_ln358_39_reg_4160 <= trunc_ln358_39_fu_2606_p1;
        trunc_ln358_3_reg_3980 <= trunc_ln358_3_fu_770_p1;
        trunc_ln358_5_reg_3990 <= trunc_ln358_5_fu_872_p1;
        trunc_ln358_7_reg_4000 <= trunc_ln358_7_fu_974_p1;
        trunc_ln358_9_reg_4010 <= trunc_ln358_9_fu_1076_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to16 = 1'b1;
    end else begin
        ap_idle_pp0_0to16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to16 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        exp_table_ce0 = 1'b1;
    end else begin
        exp_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        exp_table_ce1 = 1'b1;
    end else begin
        exp_table_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        exp_table_ce10 = 1'b1;
    end else begin
        exp_table_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        exp_table_ce11 = 1'b1;
    end else begin
        exp_table_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        exp_table_ce12 = 1'b1;
    end else begin
        exp_table_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        exp_table_ce13 = 1'b1;
    end else begin
        exp_table_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table_ce14 = 1'b1;
    end else begin
        exp_table_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table_ce15 = 1'b1;
    end else begin
        exp_table_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table_ce16 = 1'b1;
    end else begin
        exp_table_ce16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table_ce17 = 1'b1;
    end else begin
        exp_table_ce17 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table_ce18 = 1'b1;
    end else begin
        exp_table_ce18 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table_ce19 = 1'b1;
    end else begin
        exp_table_ce19 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        exp_table_ce2 = 1'b1;
    end else begin
        exp_table_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        exp_table_ce3 = 1'b1;
    end else begin
        exp_table_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        exp_table_ce4 = 1'b1;
    end else begin
        exp_table_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        exp_table_ce5 = 1'b1;
    end else begin
        exp_table_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        exp_table_ce6 = 1'b1;
    end else begin
        exp_table_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        exp_table_ce7 = 1'b1;
    end else begin
        exp_table_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_table_ce8 = 1'b1;
    end else begin
        exp_table_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_table_ce9 = 1'b1;
    end else begin
        exp_table_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        invert_table_ce0 = 1'b1;
    end else begin
        invert_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln372_10_fu_1640_p2 = ($signed(sext_ln372_10_fu_1610_p1) + $signed(14'd1));

assign add_ln372_11_fu_1742_p2 = ($signed(sext_ln372_11_fu_1712_p1) + $signed(14'd1));

assign add_ln372_12_fu_1844_p2 = ($signed(sext_ln372_12_fu_1814_p1) + $signed(14'd1));

assign add_ln372_13_fu_1946_p2 = ($signed(sext_ln372_13_fu_1916_p1) + $signed(14'd1));

assign add_ln372_14_fu_2048_p2 = ($signed(sext_ln372_14_fu_2018_p1) + $signed(14'd1));

assign add_ln372_15_fu_2150_p2 = ($signed(sext_ln372_15_fu_2120_p1) + $signed(14'd1));

assign add_ln372_16_fu_2252_p2 = ($signed(sext_ln372_16_fu_2222_p1) + $signed(14'd1));

assign add_ln372_17_fu_2354_p2 = ($signed(sext_ln372_17_fu_2324_p1) + $signed(14'd1));

assign add_ln372_18_fu_2456_p2 = ($signed(sext_ln372_18_fu_2426_p1) + $signed(14'd1));

assign add_ln372_19_fu_2558_p2 = ($signed(sext_ln372_19_fu_2528_p1) + $signed(14'd1));

assign add_ln372_1_fu_722_p2 = ($signed(sext_ln372_1_fu_692_p1) + $signed(14'd1));

assign add_ln372_2_fu_824_p2 = ($signed(sext_ln372_2_fu_794_p1) + $signed(14'd1));

assign add_ln372_3_fu_926_p2 = ($signed(sext_ln372_3_fu_896_p1) + $signed(14'd1));

assign add_ln372_4_fu_1028_p2 = ($signed(sext_ln372_4_fu_998_p1) + $signed(14'd1));

assign add_ln372_5_fu_1130_p2 = ($signed(sext_ln372_5_fu_1100_p1) + $signed(14'd1));

assign add_ln372_6_fu_1232_p2 = ($signed(sext_ln372_6_fu_1202_p1) + $signed(14'd1));

assign add_ln372_7_fu_1334_p2 = ($signed(sext_ln372_7_fu_1304_p1) + $signed(14'd1));

assign add_ln372_8_fu_1436_p2 = ($signed(sext_ln372_8_fu_1406_p1) + $signed(14'd1));

assign add_ln372_9_fu_1538_p2 = ($signed(sext_ln372_9_fu_1508_p1) + $signed(14'd1));

assign add_ln372_fu_620_p2 = ($signed(sext_ln372_fu_590_p1) + $signed(14'd1));

assign add_ln378_10_fu_3210_p2 = (trunc_ln378_10_reg_4430 + and_ln378_s_fu_3203_p3);

assign add_ln378_11_fu_3237_p2 = (trunc_ln378_11_fu_3233_p1 + and_ln378_10_fu_3225_p3);

assign add_ln378_12_fu_3272_p2 = (trunc_ln378_12_reg_4460 + and_ln378_11_fu_3265_p3);

assign add_ln378_13_fu_3299_p2 = (trunc_ln378_13_fu_3295_p1 + and_ln378_12_fu_3287_p3);

assign add_ln378_14_fu_3334_p2 = (trunc_ln378_14_reg_4490 + and_ln378_13_fu_3327_p3);

assign add_ln378_15_fu_3361_p2 = (trunc_ln378_15_fu_3357_p1 + and_ln378_14_fu_3349_p3);

assign add_ln378_16_fu_3396_p2 = (trunc_ln378_16_reg_4520 + and_ln378_15_fu_3389_p3);

assign add_ln378_17_fu_3423_p2 = (trunc_ln378_17_fu_3419_p1 + and_ln378_16_fu_3411_p3);

assign add_ln378_18_fu_3450_p2 = (trunc_ln378_18_reg_4550 + and_ln378_17_fu_3443_p3);

assign add_ln378_1_fu_2927_p2 = (trunc_ln378_1_fu_2923_p1 + and_ln378_1_fu_2916_p3);

assign add_ln378_2_fu_2962_p2 = (trunc_ln378_2_reg_4310 + and_ln378_2_fu_2955_p3);

assign add_ln378_3_fu_2989_p2 = (trunc_ln378_3_fu_2985_p1 + and_ln378_3_fu_2977_p3);

assign add_ln378_4_fu_3024_p2 = (trunc_ln378_4_reg_4340 + and_ln378_4_fu_3017_p3);

assign add_ln378_5_fu_3051_p2 = (trunc_ln378_5_fu_3047_p1 + and_ln378_5_fu_3039_p3);

assign add_ln378_6_fu_3086_p2 = (trunc_ln378_6_reg_4370 + and_ln378_6_fu_3079_p3);

assign add_ln378_7_fu_3113_p2 = (trunc_ln378_7_fu_3109_p1 + and_ln378_7_fu_3101_p3);

assign add_ln378_8_fu_3148_p2 = (trunc_ln378_8_reg_4400 + and_ln378_8_fu_3141_p3);

assign add_ln378_9_fu_3175_p2 = (trunc_ln378_9_fu_3171_p1 + and_ln378_9_fu_3163_p3);

assign add_ln378_fu_2892_p2 = (trunc_ln378_fu_2888_p1 + and_ln_fu_2880_p3);

assign add_ln387_fu_3501_p2 = ($signed(sext_ln387_fu_3465_p1) + $signed(11'd1));

assign and_ln378_10_fu_3225_p3 = {{tmp_73_fu_3215_p4}, {6'd0}};

assign and_ln378_11_fu_3265_p3 = {{tmp_74_reg_4450}, {6'd0}};

assign and_ln378_12_fu_3287_p3 = {{tmp_75_fu_3277_p4}, {6'd0}};

assign and_ln378_13_fu_3327_p3 = {{tmp_76_reg_4480}, {6'd0}};

assign and_ln378_14_fu_3349_p3 = {{tmp_77_fu_3339_p4}, {6'd0}};

assign and_ln378_15_fu_3389_p3 = {{tmp_78_reg_4510}, {6'd0}};

assign and_ln378_16_fu_3411_p3 = {{tmp_79_fu_3401_p4}, {6'd0}};

assign and_ln378_17_fu_3443_p3 = {{tmp_80_reg_4540}, {6'd0}};

assign and_ln378_1_fu_2916_p3 = {{tmp_35_reg_4280}, {6'd0}};

assign and_ln378_2_fu_2955_p3 = {{tmp_43_reg_4300}, {6'd0}};

assign and_ln378_3_fu_2977_p3 = {{tmp_51_fu_2967_p4}, {6'd0}};

assign and_ln378_4_fu_3017_p3 = {{tmp_59_reg_4330}, {6'd0}};

assign and_ln378_5_fu_3039_p3 = {{tmp_65_fu_3029_p4}, {6'd0}};

assign and_ln378_6_fu_3079_p3 = {{tmp_68_reg_4360}, {6'd0}};

assign and_ln378_7_fu_3101_p3 = {{tmp_69_fu_3091_p4}, {6'd0}};

assign and_ln378_8_fu_3141_p3 = {{tmp_70_reg_4390}, {6'd0}};

assign and_ln378_9_fu_3163_p3 = {{tmp_71_fu_3153_p4}, {6'd0}};

assign and_ln378_s_fu_3203_p3 = {{tmp_72_reg_4420}, {6'd0}};

assign and_ln_fu_2880_p3 = {{tmp_27_fu_2870_p4}, {6'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = {{grp_fu_500_p2[37:22]}};

assign ap_return_1 = {{grp_fu_504_p2[37:22]}};

assign ap_return_10 = {{grp_fu_540_p2[37:22]}};

assign ap_return_11 = {{grp_fu_544_p2[37:22]}};

assign ap_return_12 = {{grp_fu_548_p2[37:22]}};

assign ap_return_13 = {{grp_fu_552_p2[37:22]}};

assign ap_return_14 = {{grp_fu_556_p2[37:22]}};

assign ap_return_15 = {{grp_fu_560_p2[37:22]}};

assign ap_return_16 = {{grp_fu_564_p2[37:22]}};

assign ap_return_17 = {{grp_fu_568_p2[37:22]}};

assign ap_return_18 = {{grp_fu_572_p2[37:22]}};

assign ap_return_19 = {{grp_fu_576_p2[37:22]}};

assign ap_return_2 = {{grp_fu_508_p2[37:22]}};

assign ap_return_3 = {{grp_fu_512_p2[37:22]}};

assign ap_return_4 = {{grp_fu_516_p2[37:22]}};

assign ap_return_5 = {{grp_fu_520_p2[37:22]}};

assign ap_return_6 = {{grp_fu_524_p2[37:22]}};

assign ap_return_7 = {{grp_fu_528_p2[37:22]}};

assign ap_return_8 = {{grp_fu_532_p2[37:22]}};

assign ap_return_9 = {{grp_fu_536_p2[37:22]}};

assign data_round_10_fu_1654_p3 = ((tmp_91_fu_1614_p3[0:0] == 1'b1) ? select_ln372_10_fu_1646_p3 : sext_ln372_10_fu_1610_p1);

assign data_round_11_fu_1756_p3 = ((tmp_94_fu_1716_p3[0:0] == 1'b1) ? select_ln372_11_fu_1748_p3 : sext_ln372_11_fu_1712_p1);

assign data_round_12_fu_1858_p3 = ((tmp_97_fu_1818_p3[0:0] == 1'b1) ? select_ln372_12_fu_1850_p3 : sext_ln372_12_fu_1814_p1);

assign data_round_13_fu_1960_p3 = ((tmp_100_fu_1920_p3[0:0] == 1'b1) ? select_ln372_13_fu_1952_p3 : sext_ln372_13_fu_1916_p1);

assign data_round_14_fu_2062_p3 = ((tmp_103_fu_2022_p3[0:0] == 1'b1) ? select_ln372_14_fu_2054_p3 : sext_ln372_14_fu_2018_p1);

assign data_round_15_fu_2164_p3 = ((tmp_106_fu_2124_p3[0:0] == 1'b1) ? select_ln372_15_fu_2156_p3 : sext_ln372_15_fu_2120_p1);

assign data_round_16_fu_2266_p3 = ((tmp_109_fu_2226_p3[0:0] == 1'b1) ? select_ln372_16_fu_2258_p3 : sext_ln372_16_fu_2222_p1);

assign data_round_17_fu_2368_p3 = ((tmp_112_fu_2328_p3[0:0] == 1'b1) ? select_ln372_17_fu_2360_p3 : sext_ln372_17_fu_2324_p1);

assign data_round_18_fu_2470_p3 = ((tmp_115_fu_2430_p3[0:0] == 1'b1) ? select_ln372_18_fu_2462_p3 : sext_ln372_18_fu_2426_p1);

assign data_round_19_fu_2572_p3 = ((tmp_118_fu_2532_p3[0:0] == 1'b1) ? select_ln372_19_fu_2564_p3 : sext_ln372_19_fu_2528_p1);

assign data_round_1_fu_736_p3 = ((tmp_29_fu_696_p3[0:0] == 1'b1) ? select_ln372_1_fu_728_p3 : sext_ln372_1_fu_692_p1);

assign data_round_2_fu_838_p3 = ((tmp_37_fu_798_p3[0:0] == 1'b1) ? select_ln372_2_fu_830_p3 : sext_ln372_2_fu_794_p1);

assign data_round_3_fu_940_p3 = ((tmp_45_fu_900_p3[0:0] == 1'b1) ? select_ln372_3_fu_932_p3 : sext_ln372_3_fu_896_p1);

assign data_round_4_fu_1042_p3 = ((tmp_53_fu_1002_p3[0:0] == 1'b1) ? select_ln372_4_fu_1034_p3 : sext_ln372_4_fu_998_p1);

assign data_round_5_fu_1144_p3 = ((tmp_62_fu_1104_p3[0:0] == 1'b1) ? select_ln372_5_fu_1136_p3 : sext_ln372_5_fu_1100_p1);

assign data_round_6_fu_1246_p3 = ((tmp_66_fu_1206_p3[0:0] == 1'b1) ? select_ln372_6_fu_1238_p3 : sext_ln372_6_fu_1202_p1);

assign data_round_7_fu_1348_p3 = ((tmp_82_fu_1308_p3[0:0] == 1'b1) ? select_ln372_7_fu_1340_p3 : sext_ln372_7_fu_1304_p1);

assign data_round_8_fu_1450_p3 = ((tmp_85_fu_1410_p3[0:0] == 1'b1) ? select_ln372_8_fu_1442_p3 : sext_ln372_8_fu_1406_p1);

assign data_round_9_fu_1552_p3 = ((tmp_88_fu_1512_p3[0:0] == 1'b1) ? select_ln372_9_fu_1544_p3 : sext_ln372_9_fu_1508_p1);

assign data_round_fu_634_p3 = ((tmp_fu_594_p3[0:0] == 1'b1) ? select_ln372_fu_626_p3 : sext_ln372_fu_590_p1);

assign exp_res_index_1_fu_3535_p3 = ((tmp_122_fu_3527_p3[0:0] == 1'b1) ? 10'd0 : trunc_ln387_fu_3523_p1);

assign exp_res_index_fu_3515_p3 = ((tmp_121_fu_3469_p3[0:0] == 1'b1) ? select_ln387_fu_3507_p3 : sext_ln387_fu_3465_p1);

assign exp_table_address0 = zext_ln378_19_fu_3385_p1;

assign exp_table_address1 = zext_ln378_18_fu_3381_p1;

assign exp_table_address10 = zext_ln378_9_fu_3075_p1;

assign exp_table_address11 = zext_ln378_8_fu_3071_p1;

assign exp_table_address12 = zext_ln378_7_fu_3013_p1;

assign exp_table_address13 = zext_ln378_6_fu_3009_p1;

assign exp_table_address14 = zext_ln378_5_fu_2951_p1;

assign exp_table_address15 = zext_ln378_4_fu_2947_p1;

assign exp_table_address16 = zext_ln378_3_fu_2912_p1;

assign exp_table_address17 = zext_ln378_2_fu_2908_p1;

assign exp_table_address18 = zext_ln378_1_fu_2649_p1;

assign exp_table_address19 = zext_ln378_fu_2632_p1;

assign exp_table_address2 = zext_ln378_17_fu_3323_p1;

assign exp_table_address3 = zext_ln378_16_fu_3319_p1;

assign exp_table_address4 = zext_ln378_15_fu_3261_p1;

assign exp_table_address5 = zext_ln378_14_fu_3257_p1;

assign exp_table_address6 = zext_ln378_13_fu_3199_p1;

assign exp_table_address7 = zext_ln378_12_fu_3195_p1;

assign exp_table_address8 = zext_ln378_11_fu_3137_p1;

assign exp_table_address9 = zext_ln378_10_fu_3133_p1;

assign grp_fu_500_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_504_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_508_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_512_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_516_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_520_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_524_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_528_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_532_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_536_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_540_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_544_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_548_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_552_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_556_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_560_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_564_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_568_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_572_p1 = zext_ln399_fu_3547_p1;

assign grp_fu_576_p1 = zext_ln399_fu_3547_p1;

assign icmp_ln372_10_fu_1634_p2 = ((tmp_10_fu_1626_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_11_fu_1736_p2 = ((tmp_11_fu_1728_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_12_fu_1838_p2 = ((tmp_12_fu_1830_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_13_fu_1940_p2 = ((tmp_13_fu_1932_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_14_fu_2042_p2 = ((tmp_14_fu_2034_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_15_fu_2144_p2 = ((tmp_15_fu_2136_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_16_fu_2246_p2 = ((tmp_16_fu_2238_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_17_fu_2348_p2 = ((tmp_17_fu_2340_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_18_fu_2450_p2 = ((tmp_18_fu_2442_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_19_fu_2552_p2 = ((tmp_19_fu_2544_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_1_fu_716_p2 = ((tmp_3_fu_708_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_2_fu_818_p2 = ((tmp_5_fu_810_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_3_fu_920_p2 = ((tmp_7_fu_912_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_4_fu_1022_p2 = ((tmp_9_fu_1014_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_5_fu_1124_p2 = ((tmp_s_fu_1116_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_6_fu_1226_p2 = ((tmp_2_fu_1218_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_7_fu_1328_p2 = ((tmp_4_fu_1320_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_8_fu_1430_p2 = ((tmp_6_fu_1422_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_9_fu_1532_p2 = ((tmp_8_fu_1524_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_fu_614_p2 = ((tmp_1_fu_606_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_10_fu_2750_p2 = ((tmp_93_reg_4075 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_11_fu_2762_p2 = ((tmp_96_reg_4085 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_12_fu_2774_p2 = ((tmp_99_reg_4095 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_13_fu_2786_p2 = ((tmp_102_reg_4105 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_14_fu_2798_p2 = ((tmp_105_reg_4115 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_15_fu_2810_p2 = ((tmp_108_reg_4125 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_16_fu_2822_p2 = ((tmp_111_reg_4135 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_17_fu_2834_p2 = ((tmp_114_reg_4145 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_18_fu_2846_p2 = ((tmp_117_reg_4155 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_19_fu_2858_p2 = ((tmp_120_reg_4165 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_1_fu_2637_p2 = ((tmp_33_reg_3985 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_2_fu_2654_p2 = ((tmp_41_reg_3995 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_3_fu_2666_p2 = ((tmp_49_reg_4005 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_4_fu_2678_p2 = ((tmp_57_reg_4015 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_5_fu_2690_p2 = ((tmp_64_reg_4025 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_6_fu_2702_p2 = ((tmp_81_reg_4035 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_7_fu_2714_p2 = ((tmp_84_reg_4045 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_8_fu_2726_p2 = ((tmp_87_reg_4055 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_9_fu_2738_p2 = ((tmp_90_reg_4065 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_fu_2620_p2 = ((tmp_25_reg_3975 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln387_fu_3495_p2 = ((tmp_20_fu_3487_p3 == 10'd0) ? 1'b1 : 1'b0);

assign index_10_fu_966_p3 = ((tmp_47_fu_958_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_6_fu_954_p1);

assign index_11_fu_2671_p3 = ((icmp_ln377_3_fu_2666_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_7_reg_4000);

assign index_12_fu_1050_p2 = (data_round_4_fu_1042_p3 + 14'd1024);

assign index_13_fu_1068_p3 = ((tmp_55_fu_1060_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_8_fu_1056_p1);

assign index_14_fu_2683_p3 = ((icmp_ln377_4_fu_2678_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_9_reg_4010);

assign index_15_fu_1152_p2 = (data_round_5_fu_1144_p3 + 14'd1024);

assign index_16_fu_1170_p3 = ((tmp_63_fu_1162_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_10_fu_1158_p1);

assign index_17_fu_2695_p3 = ((icmp_ln377_5_fu_2690_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_11_reg_4020);

assign index_18_fu_1254_p2 = (data_round_6_fu_1246_p3 + 14'd1024);

assign index_19_fu_1272_p3 = ((tmp_67_fu_1264_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_12_fu_1260_p1);

assign index_1_fu_660_p3 = ((tmp_23_fu_652_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_fu_648_p1);

assign index_20_fu_2707_p3 = ((icmp_ln377_6_fu_2702_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_13_reg_4030);

assign index_21_fu_1356_p2 = (data_round_7_fu_1348_p3 + 14'd1024);

assign index_22_fu_1374_p3 = ((tmp_83_fu_1366_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_14_fu_1362_p1);

assign index_23_fu_2719_p3 = ((icmp_ln377_7_fu_2714_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_15_reg_4040);

assign index_24_fu_1458_p2 = (data_round_8_fu_1450_p3 + 14'd1024);

assign index_25_fu_1476_p3 = ((tmp_86_fu_1468_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_16_fu_1464_p1);

assign index_26_fu_2731_p3 = ((icmp_ln377_8_fu_2726_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_17_reg_4050);

assign index_27_fu_1560_p2 = (data_round_9_fu_1552_p3 + 14'd1024);

assign index_28_fu_1578_p3 = ((tmp_89_fu_1570_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_18_fu_1566_p1);

assign index_29_fu_2743_p3 = ((icmp_ln377_9_fu_2738_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_19_reg_4060);

assign index_2_fu_2625_p3 = ((icmp_ln377_fu_2620_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_1_reg_3970);

assign index_30_fu_1662_p2 = (data_round_10_fu_1654_p3 + 14'd1024);

assign index_31_fu_1680_p3 = ((tmp_92_fu_1672_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_20_fu_1668_p1);

assign index_32_fu_2755_p3 = ((icmp_ln377_10_fu_2750_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_21_reg_4070);

assign index_33_fu_1764_p2 = (data_round_11_fu_1756_p3 + 14'd1024);

assign index_34_fu_1782_p3 = ((tmp_95_fu_1774_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_22_fu_1770_p1);

assign index_35_fu_2767_p3 = ((icmp_ln377_11_fu_2762_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_23_reg_4080);

assign index_36_fu_1866_p2 = (data_round_12_fu_1858_p3 + 14'd1024);

assign index_37_fu_1884_p3 = ((tmp_98_fu_1876_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_24_fu_1872_p1);

assign index_38_fu_2779_p3 = ((icmp_ln377_12_fu_2774_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_25_reg_4090);

assign index_39_fu_1968_p2 = (data_round_13_fu_1960_p3 + 14'd1024);

assign index_3_fu_744_p2 = (data_round_1_fu_736_p3 + 14'd1024);

assign index_40_fu_1986_p3 = ((tmp_101_fu_1978_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_26_fu_1974_p1);

assign index_41_fu_2791_p3 = ((icmp_ln377_13_fu_2786_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_27_reg_4100);

assign index_42_fu_2070_p2 = (data_round_14_fu_2062_p3 + 14'd1024);

assign index_43_fu_2088_p3 = ((tmp_104_fu_2080_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_28_fu_2076_p1);

assign index_44_fu_2803_p3 = ((icmp_ln377_14_fu_2798_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_29_reg_4110);

assign index_45_fu_2172_p2 = (data_round_15_fu_2164_p3 + 14'd1024);

assign index_46_fu_2190_p3 = ((tmp_107_fu_2182_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_30_fu_2178_p1);

assign index_47_fu_2815_p3 = ((icmp_ln377_15_fu_2810_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_31_reg_4120);

assign index_48_fu_2274_p2 = (data_round_16_fu_2266_p3 + 14'd1024);

assign index_49_fu_2292_p3 = ((tmp_110_fu_2284_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_32_fu_2280_p1);

assign index_4_fu_762_p3 = ((tmp_31_fu_754_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_2_fu_750_p1);

assign index_50_fu_2827_p3 = ((icmp_ln377_16_fu_2822_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_33_reg_4130);

assign index_51_fu_2376_p2 = (data_round_17_fu_2368_p3 + 14'd1024);

assign index_52_fu_2394_p3 = ((tmp_113_fu_2386_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_34_fu_2382_p1);

assign index_53_fu_2839_p3 = ((icmp_ln377_17_fu_2834_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_35_reg_4140);

assign index_54_fu_2478_p2 = (data_round_18_fu_2470_p3 + 14'd1024);

assign index_55_fu_2496_p3 = ((tmp_116_fu_2488_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_36_fu_2484_p1);

assign index_56_fu_2851_p3 = ((icmp_ln377_18_fu_2846_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_37_reg_4150);

assign index_57_fu_2580_p2 = (data_round_19_fu_2572_p3 + 14'd1024);

assign index_58_fu_2598_p3 = ((tmp_119_fu_2590_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_38_fu_2586_p1);

assign index_59_fu_2863_p3 = ((icmp_ln377_19_fu_2858_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_39_reg_4160);

assign index_5_fu_2642_p3 = ((icmp_ln377_1_fu_2637_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_3_reg_3980);

assign index_6_fu_846_p2 = (data_round_2_fu_838_p3 + 14'd1024);

assign index_7_fu_864_p3 = ((tmp_39_fu_856_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln358_4_fu_852_p1);

assign index_8_fu_2659_p3 = ((icmp_ln377_2_fu_2654_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln358_5_reg_3990);

assign index_9_fu_948_p2 = (data_round_3_fu_940_p3 + 14'd1024);

assign index_fu_642_p2 = (data_round_fu_634_p3 + 14'd1024);

assign invert_table_address0 = zext_ln395_fu_3543_p1;

assign select_ln372_10_fu_1646_p3 = ((icmp_ln372_10_fu_1634_p2[0:0] == 1'b1) ? sext_ln372_10_fu_1610_p1 : add_ln372_10_fu_1640_p2);

assign select_ln372_11_fu_1748_p3 = ((icmp_ln372_11_fu_1736_p2[0:0] == 1'b1) ? sext_ln372_11_fu_1712_p1 : add_ln372_11_fu_1742_p2);

assign select_ln372_12_fu_1850_p3 = ((icmp_ln372_12_fu_1838_p2[0:0] == 1'b1) ? sext_ln372_12_fu_1814_p1 : add_ln372_12_fu_1844_p2);

assign select_ln372_13_fu_1952_p3 = ((icmp_ln372_13_fu_1940_p2[0:0] == 1'b1) ? sext_ln372_13_fu_1916_p1 : add_ln372_13_fu_1946_p2);

assign select_ln372_14_fu_2054_p3 = ((icmp_ln372_14_fu_2042_p2[0:0] == 1'b1) ? sext_ln372_14_fu_2018_p1 : add_ln372_14_fu_2048_p2);

assign select_ln372_15_fu_2156_p3 = ((icmp_ln372_15_fu_2144_p2[0:0] == 1'b1) ? sext_ln372_15_fu_2120_p1 : add_ln372_15_fu_2150_p2);

assign select_ln372_16_fu_2258_p3 = ((icmp_ln372_16_fu_2246_p2[0:0] == 1'b1) ? sext_ln372_16_fu_2222_p1 : add_ln372_16_fu_2252_p2);

assign select_ln372_17_fu_2360_p3 = ((icmp_ln372_17_fu_2348_p2[0:0] == 1'b1) ? sext_ln372_17_fu_2324_p1 : add_ln372_17_fu_2354_p2);

assign select_ln372_18_fu_2462_p3 = ((icmp_ln372_18_fu_2450_p2[0:0] == 1'b1) ? sext_ln372_18_fu_2426_p1 : add_ln372_18_fu_2456_p2);

assign select_ln372_19_fu_2564_p3 = ((icmp_ln372_19_fu_2552_p2[0:0] == 1'b1) ? sext_ln372_19_fu_2528_p1 : add_ln372_19_fu_2558_p2);

assign select_ln372_1_fu_728_p3 = ((icmp_ln372_1_fu_716_p2[0:0] == 1'b1) ? sext_ln372_1_fu_692_p1 : add_ln372_1_fu_722_p2);

assign select_ln372_2_fu_830_p3 = ((icmp_ln372_2_fu_818_p2[0:0] == 1'b1) ? sext_ln372_2_fu_794_p1 : add_ln372_2_fu_824_p2);

assign select_ln372_3_fu_932_p3 = ((icmp_ln372_3_fu_920_p2[0:0] == 1'b1) ? sext_ln372_3_fu_896_p1 : add_ln372_3_fu_926_p2);

assign select_ln372_4_fu_1034_p3 = ((icmp_ln372_4_fu_1022_p2[0:0] == 1'b1) ? sext_ln372_4_fu_998_p1 : add_ln372_4_fu_1028_p2);

assign select_ln372_5_fu_1136_p3 = ((icmp_ln372_5_fu_1124_p2[0:0] == 1'b1) ? sext_ln372_5_fu_1100_p1 : add_ln372_5_fu_1130_p2);

assign select_ln372_6_fu_1238_p3 = ((icmp_ln372_6_fu_1226_p2[0:0] == 1'b1) ? sext_ln372_6_fu_1202_p1 : add_ln372_6_fu_1232_p2);

assign select_ln372_7_fu_1340_p3 = ((icmp_ln372_7_fu_1328_p2[0:0] == 1'b1) ? sext_ln372_7_fu_1304_p1 : add_ln372_7_fu_1334_p2);

assign select_ln372_8_fu_1442_p3 = ((icmp_ln372_8_fu_1430_p2[0:0] == 1'b1) ? sext_ln372_8_fu_1406_p1 : add_ln372_8_fu_1436_p2);

assign select_ln372_9_fu_1544_p3 = ((icmp_ln372_9_fu_1532_p2[0:0] == 1'b1) ? sext_ln372_9_fu_1508_p1 : add_ln372_9_fu_1538_p2);

assign select_ln372_fu_626_p3 = ((icmp_ln372_fu_614_p2[0:0] == 1'b1) ? sext_ln372_fu_590_p1 : add_ln372_fu_620_p2);

assign select_ln387_fu_3507_p3 = ((icmp_ln387_fu_3495_p2[0:0] == 1'b1) ? sext_ln387_fu_3465_p1 : add_ln387_fu_3501_p2);

assign sext_ln372_10_fu_1610_p1 = $signed(tmp_40_fu_1600_p4);

assign sext_ln372_11_fu_1712_p1 = $signed(tmp_42_fu_1702_p4);

assign sext_ln372_12_fu_1814_p1 = $signed(tmp_44_fu_1804_p4);

assign sext_ln372_13_fu_1916_p1 = $signed(tmp_46_fu_1906_p4);

assign sext_ln372_14_fu_2018_p1 = $signed(tmp_48_fu_2008_p4);

assign sext_ln372_15_fu_2120_p1 = $signed(tmp_50_fu_2110_p4);

assign sext_ln372_16_fu_2222_p1 = $signed(tmp_52_fu_2212_p4);

assign sext_ln372_17_fu_2324_p1 = $signed(tmp_54_fu_2314_p4);

assign sext_ln372_18_fu_2426_p1 = $signed(tmp_56_fu_2416_p4);

assign sext_ln372_19_fu_2528_p1 = $signed(tmp_58_fu_2518_p4);

assign sext_ln372_1_fu_692_p1 = $signed(tmp_22_fu_682_p4);

assign sext_ln372_2_fu_794_p1 = $signed(tmp_24_fu_784_p4);

assign sext_ln372_3_fu_896_p1 = $signed(tmp_26_fu_886_p4);

assign sext_ln372_4_fu_998_p1 = $signed(tmp_28_fu_988_p4);

assign sext_ln372_5_fu_1100_p1 = $signed(tmp_30_fu_1090_p4);

assign sext_ln372_6_fu_1202_p1 = $signed(tmp_32_fu_1192_p4);

assign sext_ln372_7_fu_1304_p1 = $signed(tmp_34_fu_1294_p4);

assign sext_ln372_8_fu_1406_p1 = $signed(tmp_36_fu_1396_p4);

assign sext_ln372_9_fu_1508_p1 = $signed(tmp_38_fu_1498_p4);

assign sext_ln372_fu_590_p1 = $signed(tmp_21_fu_580_p4);

assign sext_ln387_fu_3465_p1 = $signed(tmp_60_fu_3455_p4);

assign tmp_100_fu_1920_p3 = data_13_val[32'd15];

assign tmp_101_fu_1978_p3 = index_39_fu_1968_p2[32'd13];

assign tmp_103_fu_2022_p3 = data_14_val[32'd15];

assign tmp_104_fu_2080_p3 = index_42_fu_2070_p2[32'd13];

assign tmp_106_fu_2124_p3 = data_15_val[32'd15];

assign tmp_107_fu_2182_p3 = index_45_fu_2172_p2[32'd13];

assign tmp_109_fu_2226_p3 = data_16_val[32'd15];

assign tmp_10_fu_1626_p3 = {{trunc_ln372_10_fu_1622_p1}, {7'd0}};

assign tmp_110_fu_2284_p3 = index_48_fu_2274_p2[32'd13];

assign tmp_112_fu_2328_p3 = data_17_val[32'd15];

assign tmp_113_fu_2386_p3 = index_51_fu_2376_p2[32'd13];

assign tmp_115_fu_2430_p3 = data_18_val[32'd15];

assign tmp_116_fu_2488_p3 = index_54_fu_2478_p2[32'd13];

assign tmp_118_fu_2532_p3 = data_19_val[32'd15];

assign tmp_119_fu_2590_p3 = index_57_fu_2580_p2[32'd13];

assign tmp_11_fu_1728_p3 = {{trunc_ln372_11_fu_1724_p1}, {7'd0}};

assign tmp_121_fu_3469_p3 = add_ln378_18_fu_3450_p2[32'd21];

assign tmp_122_fu_3527_p3 = exp_res_index_fu_3515_p3[32'd10];

assign tmp_12_fu_1830_p3 = {{trunc_ln372_12_fu_1826_p1}, {7'd0}};

assign tmp_13_fu_1932_p3 = {{trunc_ln372_13_fu_1928_p1}, {7'd0}};

assign tmp_14_fu_2034_p3 = {{trunc_ln372_14_fu_2030_p1}, {7'd0}};

assign tmp_15_fu_2136_p3 = {{trunc_ln372_15_fu_2132_p1}, {7'd0}};

assign tmp_16_fu_2238_p3 = {{trunc_ln372_16_fu_2234_p1}, {7'd0}};

assign tmp_17_fu_2340_p3 = {{trunc_ln372_17_fu_2336_p1}, {7'd0}};

assign tmp_18_fu_2442_p3 = {{trunc_ln372_18_fu_2438_p1}, {7'd0}};

assign tmp_19_fu_2544_p3 = {{trunc_ln372_19_fu_2540_p1}, {7'd0}};

assign tmp_1_fu_606_p3 = {{trunc_ln372_fu_602_p1}, {7'd0}};

assign tmp_20_fu_3487_p3 = {{tmp_61_fu_3477_p4}, {4'd0}};

assign tmp_21_fu_580_p4 = {{data_0_val[15:3]}};

assign tmp_22_fu_682_p4 = {{data_1_val[15:3]}};

assign tmp_23_fu_652_p3 = index_fu_642_p2[32'd13];

assign tmp_24_fu_784_p4 = {{data_2_val[15:3]}};

assign tmp_26_fu_886_p4 = {{data_3_val[15:3]}};

assign tmp_27_fu_2870_p1 = exp_table_q19;

assign tmp_27_fu_2870_p4 = {{tmp_27_fu_2870_p1[21:6]}};

assign tmp_28_fu_988_p4 = {{data_4_val[15:3]}};

assign tmp_29_fu_696_p3 = data_1_val[32'd15];

assign tmp_2_fu_1218_p3 = {{trunc_ln372_6_fu_1214_p1}, {7'd0}};

assign tmp_30_fu_1090_p4 = {{data_5_val[15:3]}};

assign tmp_31_fu_754_p3 = index_3_fu_744_p2[32'd13];

assign tmp_32_fu_1192_p4 = {{data_6_val[15:3]}};

assign tmp_34_fu_1294_p4 = {{data_7_val[15:3]}};

assign tmp_36_fu_1396_p4 = {{data_8_val[15:3]}};

assign tmp_37_fu_798_p3 = data_2_val[32'd15];

assign tmp_38_fu_1498_p4 = {{data_9_val[15:3]}};

assign tmp_39_fu_856_p3 = index_6_fu_846_p2[32'd13];

assign tmp_3_fu_708_p3 = {{trunc_ln372_1_fu_704_p1}, {7'd0}};

assign tmp_40_fu_1600_p4 = {{data_10_val[15:3]}};

assign tmp_42_fu_1702_p4 = {{data_11_val[15:3]}};

assign tmp_44_fu_1804_p4 = {{data_12_val[15:3]}};

assign tmp_45_fu_900_p3 = data_3_val[32'd15];

assign tmp_46_fu_1906_p4 = {{data_13_val[15:3]}};

assign tmp_47_fu_958_p3 = index_9_fu_948_p2[32'd13];

assign tmp_48_fu_2008_p4 = {{data_14_val[15:3]}};

assign tmp_4_fu_1320_p3 = {{trunc_ln372_7_fu_1316_p1}, {7'd0}};

assign tmp_50_fu_2110_p4 = {{data_15_val[15:3]}};

assign tmp_51_fu_2967_p4 = {{add_ln378_2_fu_2962_p2[21:6]}};

assign tmp_52_fu_2212_p4 = {{data_16_val[15:3]}};

assign tmp_53_fu_1002_p3 = data_4_val[32'd15];

assign tmp_54_fu_2314_p4 = {{data_17_val[15:3]}};

assign tmp_55_fu_1060_p3 = index_12_fu_1050_p2[32'd13];

assign tmp_56_fu_2416_p4 = {{data_18_val[15:3]}};

assign tmp_58_fu_2518_p4 = {{data_19_val[15:3]}};

assign tmp_5_fu_810_p3 = {{trunc_ln372_2_fu_806_p1}, {7'd0}};

assign tmp_60_fu_3455_p4 = {{add_ln378_18_fu_3450_p2[21:12]}};

assign tmp_61_fu_3477_p4 = {{add_ln378_18_fu_3450_p2[11:6]}};

assign tmp_62_fu_1104_p3 = data_5_val[32'd15];

assign tmp_63_fu_1162_p3 = index_15_fu_1152_p2[32'd13];

assign tmp_65_fu_3029_p4 = {{add_ln378_4_fu_3024_p2[21:6]}};

assign tmp_66_fu_1206_p3 = data_6_val[32'd15];

assign tmp_67_fu_1264_p3 = index_18_fu_1254_p2[32'd13];

assign tmp_69_fu_3091_p4 = {{add_ln378_6_fu_3086_p2[21:6]}};

assign tmp_6_fu_1422_p3 = {{trunc_ln372_8_fu_1418_p1}, {7'd0}};

assign tmp_71_fu_3153_p4 = {{add_ln378_8_fu_3148_p2[21:6]}};

assign tmp_73_fu_3215_p4 = {{add_ln378_10_fu_3210_p2[21:6]}};

assign tmp_75_fu_3277_p4 = {{add_ln378_12_fu_3272_p2[21:6]}};

assign tmp_77_fu_3339_p4 = {{add_ln378_14_fu_3334_p2[21:6]}};

assign tmp_79_fu_3401_p4 = {{add_ln378_16_fu_3396_p2[21:6]}};

assign tmp_7_fu_912_p3 = {{trunc_ln372_3_fu_908_p1}, {7'd0}};

assign tmp_82_fu_1308_p3 = data_7_val[32'd15];

assign tmp_83_fu_1366_p3 = index_21_fu_1356_p2[32'd13];

assign tmp_85_fu_1410_p3 = data_8_val[32'd15];

assign tmp_86_fu_1468_p3 = index_24_fu_1458_p2[32'd13];

assign tmp_88_fu_1512_p3 = data_9_val[32'd15];

assign tmp_89_fu_1570_p3 = index_27_fu_1560_p2[32'd13];

assign tmp_8_fu_1524_p3 = {{trunc_ln372_9_fu_1520_p1}, {7'd0}};

assign tmp_91_fu_1614_p3 = data_10_val[32'd15];

assign tmp_92_fu_1672_p3 = index_30_fu_1662_p2[32'd13];

assign tmp_94_fu_1716_p3 = data_11_val[32'd15];

assign tmp_95_fu_1774_p3 = index_33_fu_1764_p2[32'd13];

assign tmp_97_fu_1818_p3 = data_12_val[32'd15];

assign tmp_98_fu_1876_p3 = index_36_fu_1866_p2[32'd13];

assign tmp_9_fu_1014_p3 = {{trunc_ln372_4_fu_1010_p1}, {7'd0}};

assign tmp_fu_594_p3 = data_0_val[32'd15];

assign tmp_s_fu_1116_p3 = {{trunc_ln372_5_fu_1112_p1}, {7'd0}};

assign trunc_ln358_10_fu_1158_p1 = index_15_fu_1152_p2[12:0];

assign trunc_ln358_11_fu_1178_p1 = index_16_fu_1170_p3[10:0];

assign trunc_ln358_12_fu_1260_p1 = index_18_fu_1254_p2[12:0];

assign trunc_ln358_13_fu_1280_p1 = index_19_fu_1272_p3[10:0];

assign trunc_ln358_14_fu_1362_p1 = index_21_fu_1356_p2[12:0];

assign trunc_ln358_15_fu_1382_p1 = index_22_fu_1374_p3[10:0];

assign trunc_ln358_16_fu_1464_p1 = index_24_fu_1458_p2[12:0];

assign trunc_ln358_17_fu_1484_p1 = index_25_fu_1476_p3[10:0];

assign trunc_ln358_18_fu_1566_p1 = index_27_fu_1560_p2[12:0];

assign trunc_ln358_19_fu_1586_p1 = index_28_fu_1578_p3[10:0];

assign trunc_ln358_1_fu_668_p1 = index_1_fu_660_p3[10:0];

assign trunc_ln358_20_fu_1668_p1 = index_30_fu_1662_p2[12:0];

assign trunc_ln358_21_fu_1688_p1 = index_31_fu_1680_p3[10:0];

assign trunc_ln358_22_fu_1770_p1 = index_33_fu_1764_p2[12:0];

assign trunc_ln358_23_fu_1790_p1 = index_34_fu_1782_p3[10:0];

assign trunc_ln358_24_fu_1872_p1 = index_36_fu_1866_p2[12:0];

assign trunc_ln358_25_fu_1892_p1 = index_37_fu_1884_p3[10:0];

assign trunc_ln358_26_fu_1974_p1 = index_39_fu_1968_p2[12:0];

assign trunc_ln358_27_fu_1994_p1 = index_40_fu_1986_p3[10:0];

assign trunc_ln358_28_fu_2076_p1 = index_42_fu_2070_p2[12:0];

assign trunc_ln358_29_fu_2096_p1 = index_43_fu_2088_p3[10:0];

assign trunc_ln358_2_fu_750_p1 = index_3_fu_744_p2[12:0];

assign trunc_ln358_30_fu_2178_p1 = index_45_fu_2172_p2[12:0];

assign trunc_ln358_31_fu_2198_p1 = index_46_fu_2190_p3[10:0];

assign trunc_ln358_32_fu_2280_p1 = index_48_fu_2274_p2[12:0];

assign trunc_ln358_33_fu_2300_p1 = index_49_fu_2292_p3[10:0];

assign trunc_ln358_34_fu_2382_p1 = index_51_fu_2376_p2[12:0];

assign trunc_ln358_35_fu_2402_p1 = index_52_fu_2394_p3[10:0];

assign trunc_ln358_36_fu_2484_p1 = index_54_fu_2478_p2[12:0];

assign trunc_ln358_37_fu_2504_p1 = index_55_fu_2496_p3[10:0];

assign trunc_ln358_38_fu_2586_p1 = index_57_fu_2580_p2[12:0];

assign trunc_ln358_39_fu_2606_p1 = index_58_fu_2598_p3[10:0];

assign trunc_ln358_3_fu_770_p1 = index_4_fu_762_p3[10:0];

assign trunc_ln358_4_fu_852_p1 = index_6_fu_846_p2[12:0];

assign trunc_ln358_5_fu_872_p1 = index_7_fu_864_p3[10:0];

assign trunc_ln358_6_fu_954_p1 = index_9_fu_948_p2[12:0];

assign trunc_ln358_7_fu_974_p1 = index_10_fu_966_p3[10:0];

assign trunc_ln358_8_fu_1056_p1 = index_12_fu_1050_p2[12:0];

assign trunc_ln358_9_fu_1076_p1 = index_13_fu_1068_p3[10:0];

assign trunc_ln358_fu_648_p1 = index_fu_642_p2[12:0];

assign trunc_ln372_10_fu_1622_p1 = data_10_val[2:0];

assign trunc_ln372_11_fu_1724_p1 = data_11_val[2:0];

assign trunc_ln372_12_fu_1826_p1 = data_12_val[2:0];

assign trunc_ln372_13_fu_1928_p1 = data_13_val[2:0];

assign trunc_ln372_14_fu_2030_p1 = data_14_val[2:0];

assign trunc_ln372_15_fu_2132_p1 = data_15_val[2:0];

assign trunc_ln372_16_fu_2234_p1 = data_16_val[2:0];

assign trunc_ln372_17_fu_2336_p1 = data_17_val[2:0];

assign trunc_ln372_18_fu_2438_p1 = data_18_val[2:0];

assign trunc_ln372_19_fu_2540_p1 = data_19_val[2:0];

assign trunc_ln372_1_fu_704_p1 = data_1_val[2:0];

assign trunc_ln372_2_fu_806_p1 = data_2_val[2:0];

assign trunc_ln372_3_fu_908_p1 = data_3_val[2:0];

assign trunc_ln372_4_fu_1010_p1 = data_4_val[2:0];

assign trunc_ln372_5_fu_1112_p1 = data_5_val[2:0];

assign trunc_ln372_6_fu_1214_p1 = data_6_val[2:0];

assign trunc_ln372_7_fu_1316_p1 = data_7_val[2:0];

assign trunc_ln372_8_fu_1418_p1 = data_8_val[2:0];

assign trunc_ln372_9_fu_1520_p1 = data_9_val[2:0];

assign trunc_ln372_fu_602_p1 = data_0_val[2:0];

assign trunc_ln378_10_fu_3191_p0 = exp_table_q8;

assign trunc_ln378_10_fu_3191_p1 = trunc_ln378_10_fu_3191_p0[21:0];

assign trunc_ln378_11_fu_3233_p0 = exp_table_q7;

assign trunc_ln378_11_fu_3233_p1 = trunc_ln378_11_fu_3233_p0[21:0];

assign trunc_ln378_12_fu_3253_p0 = exp_table_q6;

assign trunc_ln378_12_fu_3253_p1 = trunc_ln378_12_fu_3253_p0[21:0];

assign trunc_ln378_13_fu_3295_p0 = exp_table_q5;

assign trunc_ln378_13_fu_3295_p1 = trunc_ln378_13_fu_3295_p0[21:0];

assign trunc_ln378_14_fu_3315_p0 = exp_table_q4;

assign trunc_ln378_14_fu_3315_p1 = trunc_ln378_14_fu_3315_p0[21:0];

assign trunc_ln378_15_fu_3357_p0 = exp_table_q3;

assign trunc_ln378_15_fu_3357_p1 = trunc_ln378_15_fu_3357_p0[21:0];

assign trunc_ln378_16_fu_3377_p0 = exp_table_q2;

assign trunc_ln378_16_fu_3377_p1 = trunc_ln378_16_fu_3377_p0[21:0];

assign trunc_ln378_17_fu_3419_p0 = exp_table_q1;

assign trunc_ln378_17_fu_3419_p1 = trunc_ln378_17_fu_3419_p0[21:0];

assign trunc_ln378_18_fu_3439_p0 = exp_table_q0;

assign trunc_ln378_18_fu_3439_p1 = trunc_ln378_18_fu_3439_p0[21:0];

assign trunc_ln378_1_fu_2923_p0 = exp_table_q17;

assign trunc_ln378_1_fu_2923_p1 = trunc_ln378_1_fu_2923_p0[21:0];

assign trunc_ln378_2_fu_2943_p0 = exp_table_q16;

assign trunc_ln378_2_fu_2943_p1 = trunc_ln378_2_fu_2943_p0[21:0];

assign trunc_ln378_3_fu_2985_p0 = exp_table_q15;

assign trunc_ln378_3_fu_2985_p1 = trunc_ln378_3_fu_2985_p0[21:0];

assign trunc_ln378_4_fu_3005_p0 = exp_table_q14;

assign trunc_ln378_4_fu_3005_p1 = trunc_ln378_4_fu_3005_p0[21:0];

assign trunc_ln378_5_fu_3047_p0 = exp_table_q13;

assign trunc_ln378_5_fu_3047_p1 = trunc_ln378_5_fu_3047_p0[21:0];

assign trunc_ln378_6_fu_3067_p0 = exp_table_q12;

assign trunc_ln378_6_fu_3067_p1 = trunc_ln378_6_fu_3067_p0[21:0];

assign trunc_ln378_7_fu_3109_p0 = exp_table_q11;

assign trunc_ln378_7_fu_3109_p1 = trunc_ln378_7_fu_3109_p0[21:0];

assign trunc_ln378_8_fu_3129_p0 = exp_table_q10;

assign trunc_ln378_8_fu_3129_p1 = trunc_ln378_8_fu_3129_p0[21:0];

assign trunc_ln378_9_fu_3171_p0 = exp_table_q9;

assign trunc_ln378_9_fu_3171_p1 = trunc_ln378_9_fu_3171_p0[21:0];

assign trunc_ln378_fu_2888_p0 = exp_table_q18;

assign trunc_ln378_fu_2888_p1 = trunc_ln378_fu_2888_p0[21:0];

assign trunc_ln387_fu_3523_p1 = exp_res_index_fu_3515_p3[9:0];

assign zext_ln378_10_fu_3133_p1 = index_32_reg_4220_pp0_iter5_reg;

assign zext_ln378_11_fu_3137_p1 = index_35_reg_4225_pp0_iter5_reg;

assign zext_ln378_12_fu_3195_p1 = index_38_reg_4230_pp0_iter6_reg;

assign zext_ln378_13_fu_3199_p1 = index_41_reg_4235_pp0_iter6_reg;

assign zext_ln378_14_fu_3257_p1 = index_44_reg_4240_pp0_iter7_reg;

assign zext_ln378_15_fu_3261_p1 = index_47_reg_4245_pp0_iter7_reg;

assign zext_ln378_16_fu_3319_p1 = index_50_reg_4250_pp0_iter8_reg;

assign zext_ln378_17_fu_3323_p1 = index_53_reg_4255_pp0_iter8_reg;

assign zext_ln378_18_fu_3381_p1 = index_56_reg_4260_pp0_iter9_reg;

assign zext_ln378_19_fu_3385_p1 = index_59_reg_4265_pp0_iter9_reg;

assign zext_ln378_1_fu_2649_p1 = index_5_fu_2642_p3;

assign zext_ln378_2_fu_2908_p1 = index_8_reg_4180;

assign zext_ln378_3_fu_2912_p1 = index_11_reg_4185;

assign zext_ln378_4_fu_2947_p1 = index_14_reg_4190_pp0_iter2_reg;

assign zext_ln378_5_fu_2951_p1 = index_17_reg_4195_pp0_iter2_reg;

assign zext_ln378_6_fu_3009_p1 = index_20_reg_4200_pp0_iter3_reg;

assign zext_ln378_7_fu_3013_p1 = index_23_reg_4205_pp0_iter3_reg;

assign zext_ln378_8_fu_3071_p1 = index_26_reg_4210_pp0_iter4_reg;

assign zext_ln378_9_fu_3075_p1 = index_29_reg_4215_pp0_iter4_reg;

assign zext_ln378_fu_2632_p1 = index_2_fu_2625_p3;

assign zext_ln395_fu_3543_p1 = exp_res_index_1_reg_4555;

assign zext_ln399_fu_3547_p1 = deno_inver_reg_4565;

endmodule //myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s
