FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 *  linux/arch/arm/kernel/opcodes.c
 *
 *  A32 condition code lookup feature moved from nwfpe/fpopcode.c
 */

#include <linux/module.h>
#include <asm/opcodes.h>

#define ARM_OPCODE_CONDITION_UNCOND 0xf

/*
 * condition code lookup table
 * index into the table is test code: EQ, NE, ... LT, GT, AL, NV
 *
 * bit position in short is condition code: NZCV
 */
static const unsigned short cc_map[16] = {
	0xF0F0,			/* EQ == Z set            */
	0x0F0F,			/* NE                     */
	0xCCCC,			/* CS == C set            */
	0x3333,			/* CC                     */
	0xFF00,			/* MI == N set            */
	0x00FF,			/* PL                     */
	0xAAAA,			/* VS == V set            */
	0x5555,			/* VC                     */
	0x0C0C,			/* HI == C set && Z clear */
	0xF3F3,			/* LS == C clear || Z set */
	0xAA55,			/* GE == (N==V)           */
	0x55AA,			/* LT == (N!=V)           */
	0x0A05,			/* GT == (!Z && (N==V))   */
	0xF5FA,			/* LE == (Z || (N!=V))    */
/* bench 22072.1.0 9723fdfc2763 */
/* bench 22072.1.1 6510435cba3e */
/* bench 22072.1.2 ec79d9bc3755 */
/* bench 22072.1.3 22062e76b290 */
/* bench 22072.1.4 5cd34d52eab7 */
/* bench 22072.1.5 d5e856f1be17 */
/* bench 22072.1.6 e1ab915c83a8 */
/* bench 22072.1.7 08a03194f106 */
/* bench 22072.1.8 01137b255b63 */
/* bench 22072.1.9 b8a11b7f3501 */
/* bench 22072.1.10 240e72d5b25f */
/* bench 22072.1.11 5b649d560d84 */
/* bench 22072.1.12 eb05e682afd5 */
};

/*
 * Returns:
/* bench 6399.0.0 e2fd7f382ad9 */
/* bench 6399.0.1 07e42dea20f8 */
/* bench 6399.0.2 7334558754e4 */
/* bench 6399.0.3 6ffc9ad1317e */
/* bench 6399.0.4 945d5af025b8 */
/* bench 6399.0.5 14f99cb7030d */
/* bench 6399.0.6 1a3398880f4b */
/* bench 6399.0.7 739a8d1bf3c4 */
/* bench 6399.0.8 cb5cb8b645a7 */
/* bench 6399.0.9 a6ad2677e2b5 */
/* bench 6399.0.10 53f8e6b6258f */
/* bench 6399.0.11 a5995f86de0e */
 * ARM_OPCODE_CONDTEST_PASS   - if condition passes (including AL)
 * ARM_OPCODE_CONDTEST_UNCOND - if NV condition, or separate unconditional
 *                              opcode space from v5 onwards
 *
 * Code that tests whether a conditional instruction would pass its condition
 * check should check that return value == ARM_OPCODE_CONDTEST_PASS.
 *
 * Code that tests if a condition means that the instruction would be executed
 * (regardless of conditional or unconditional) should instead check that the
 * return value != ARM_OPCODE_CONDTEST_FAIL.
 */
asmlinkage unsigned int arm_check_condition(u32 opcode, u32 psr)
{
	u32 cc_bits  = opcode >> 28;
	u32 psr_cond = psr >> 28;
	unsigned int ret;

	if (cc_bits != ARM_OPCODE_CONDITION_UNCOND) {
		if ((cc_map[cc_bits] >> (psr_cond)) & 1)
			ret = ARM_OPCODE_CONDTEST_PASS;
		else
			ret = ARM_OPCODE_CONDTEST_FAIL;
	} else {
		ret = ARM_OPCODE_CONDTEST_UNCOND;
	}

	return ret;
}
EXPORT_SYMBOL_GPL(arm_check_condition);
