[N
4
2
10 tb_control
3
5 mixed
1
83 /home/dchism03/Documents/CPRE381/Project1/mips-single-cycle-processor/OurParts/work
4
13 HalfCycle_CLK
]
[G
1
2
3
1
4
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
