set PROJECT_PATH	"/home/vhdlp9/HDLLab/HDL_Lab_2017/HDL_Lab/sources/rtl/ALU_VARIABLE"                     #Give project path here
set REP_PATH		"/home/vhdlp9/HDLLab/HDL_Lab_2017/HDL_Lab/reports"
set TOP_LEVEL_MODULE	"ALU_VARIABLE"

set FILE_LIST	{ALU_VARIABLE.v} # Include all RTL files here needed for synthesis. Dont include testbenches


