Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Feb 28 00:21:40 2025
| Host         : DEKTOP-MOV670 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file simple_io_control_sets_placed.rpt
| Design       : simple_io
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    94 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             144 |           39 |
| No           | No                    | Yes                    |              35 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              76 |           26 |
| Yes          | No                    | Yes                    |             187 |           56 |
| Yes          | Yes                   | No                     |              64 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal        |                                       Enable Signal                                      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clock_wiz_0/inst/clk_out1 |                                                                                          |                  |                1 |              1 |         1.00 |
|  vauxp7_OBUF               |                                                                                          |                  |                1 |              1 |         1.00 |
|  clock                     |                                                                                          |                  |                1 |              1 |         1.00 |
| ~clock_wiz_0/inst/clk_out2 |                                                                                          |                  |                1 |              1 |         1.00 |
|  clock_wiz_0/inst/clk_out2 | uart_fifo_tx_inst/uart/tx_i_1_n_0                                                        | btnC_IBUF        |                1 |              1 |         1.00 |
|  clock_wiz_0/inst/clk_out2 | core_1/state_machine_inst/FSM_onehot_state[6]_i_2__0_n_0                                 | btnC_IBUF        |                1 |              2 |         2.00 |
|  clock_wiz_0/inst/clk_out2 | core_0/state_machine_inst/FSM_onehot_state[6]_i_2_n_0                                    | btnC_IBUF        |                1 |              2 |         2.00 |
|  clock_wiz_0/inst/clk_out2 | core_1/state_machine_inst/block_counter                                                  | btnC_IBUF        |                1 |              4 |         4.00 |
|  clock_wiz_0/inst/clk_out2 | core_0/state_machine_inst/block_counter                                                  | btnC_IBUF        |                1 |              4 |         4.00 |
|  clock_wiz_0/inst/clk_out2 | uart_fifo_tx_inst/uart/E[0]                                                              | btnC_IBUF        |                2 |              4 |         2.00 |
|  JC_IBUF_BUFG[3]           |                                                                                          | btnC_IBUF        |                2 |              5 |         2.50 |
|  clock_wiz_0/inst/clk_out2 | core_1/state_machine_inst/pixel_counter[6]_i_1__0_n_0                                    | btnC_IBUF        |                5 |              7 |         1.40 |
|  clock_wiz_0/inst/clk_out2 | core_0/state_machine_inst/FSM_onehot_state[6]_i_1_n_0                                    | btnC_IBUF        |                4 |              7 |         1.75 |
|  clock_wiz_0/inst/clk_out2 | core_1/state_machine_inst/FSM_onehot_state[6]_i_1__0_n_0                                 | btnC_IBUF        |                2 |              7 |         3.50 |
|  clock_wiz_0/inst/clk_out2 | core_0/state_machine_inst/pixel_counter[6]_i_1_n_0                                       | btnC_IBUF        |                3 |              7 |         2.33 |
|  clock_wiz_0/inst/clk_out2 | core_0/state_machine_inst/E[0]                                                           |                  |                4 |              8 |         2.00 |
|  clock_wiz_0/inst/clk_out2 | uart_fifo_tx_inst/data_byte                                                              |                  |                2 |              8 |         4.00 |
|  clock_wiz_0/inst/clk_out2 | uart_fifo_tx_inst/uart/baud_counter[8]_i_1_n_0                                           | btnC_IBUF        |                4 |              9 |         2.25 |
|  clock_wiz_0/inst/clk_out2 | core_1/state_machine_inst/cic_counter[11]_i_1__0_n_0                                     | btnC_IBUF        |                5 |             12 |         2.40 |
|  clock_wiz_0/inst/clk_out2 | core_0/state_machine_inst/cic_counter[11]_i_1_n_0                                        | btnC_IBUF        |                4 |             12 |         3.00 |
|  clock_wiz_0/inst/clk_out2 | uart_fifo_tx_inst/uart/shift_reg[8]_i_1_n_0                                              | btnC_IBUF        |                4 |             13 |         3.25 |
|  clock_wiz_0/inst/clk_out2 | core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]  | btnC_IBUF        |                5 |             16 |         3.20 |
|  clock_wiz_0/inst/clk_out2 | core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]  | btnC_IBUF        |                5 |             16 |         3.20 |
|  clock_wiz_0/inst/clk_out2 | core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]  | btnC_IBUF        |                5 |             16 |         3.20 |
|  clock_wiz_0/inst/clk_out2 | core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]  | btnC_IBUF        |                4 |             16 |         4.00 |
|  clock_wiz_0/inst/clk_out2 | output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] | btnC_IBUF        |                5 |             24 |         4.80 |
|  clock_wiz_0/inst/clk_out2 | dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]   | btnC_IBUF        |                4 |             24 |         6.00 |
|  JC_IBUF_BUFG[3]           | output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] | btnC_IBUF        |                5 |             24 |         4.80 |
|  JC_IBUF_BUFG[3]           | dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]   | btnC_IBUF        |                4 |             24 |         6.00 |
|  clock_wiz_0/inst/clk_out2 | output_fifo_wr_en                                                                        |                  |               14 |             28 |         2.00 |
|  clock_wiz_0/inst/clk_out2 |                                                                                          | btnC_IBUF        |               17 |             30 |         1.76 |
|  clock_wiz_0/inst/clk_out2 | uart_fifo_tx_inst/current_word[31]_i_1_n_0                                               |                  |                6 |             32 |         5.33 |
|  JC_IBUF_BUFG[3]           |                                                                                          |                  |               14 |             64 |         4.57 |
|  clock_wiz_0/inst/clk_out2 |                                                                                          |                  |               21 |             76 |         3.62 |
+----------------------------+------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


