verilog work "b4_strg.v"
verilog work "b4_strg_sim.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
