<stg><name>fir</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln53"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32 %x, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln54"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([11 x i32]* %c, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln55"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %acc_0 = phi i32 [ 0, %0 ], [ %acc, %5 ]

]]></Node>
<StgValue><ssdm name="acc_0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i5 [ 10, %0 ], [ %i, %5 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="5">
<![CDATA[
:2  %sext_ln66 = sext i5 %i_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_0, i32 4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %6, label %2

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln67 = icmp eq i5 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln67, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln71 = add i5 %i_0, -1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln71 = zext i5 %add_ln71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="4">
<![CDATA[
:3  %data = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_vld.i32P(i32* %y, i32 %acc_0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln77"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="4">
<![CDATA[
:3  %data = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
:4  %zext_ln71_1 = zext i32 %sext_ln66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6  store i32 %data, i32* %shift_reg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
:1  %zext_ln74 = zext i32 %sext_ln66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %c_addr = getelementptr [11 x i32]* %c, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="4">
<![CDATA[
:3  %c_load = load i32* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %i = add i5 %i_0, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %data_0 = phi i32 [ %x_read, %3 ], [ %data, %4 ]

]]></Node>
<StgValue><ssdm name="data_0"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="4">
<![CDATA[
:3  %c_load = load i32* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %mul_ln74 = mul nsw i32 %c_load, %data_0

]]></Node>
<StgValue><ssdm name="mul_ln74"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %acc = add nsw i32 %mul_ln74, %acc_0

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="52" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="53" name="c" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="55" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="57" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="56" toId="5">
</dataflow>
<dataflow id="58" from="y" to="specbitsmap_ln0" fromId="52" toId="5">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="60" from="c" to="specbitsmap_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="62" from="x" to="specbitsmap_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="66" from="fir_str" to="spectopmodule_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="68" from="_ssdm_op_Read.ap_vld.i32" to="x_read" fromId="67" toId="9">
</dataflow>
<dataflow id="69" from="x" to="x_read" fromId="54" toId="9">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecInterface" to="specinterface_ln53" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="y" to="specinterface_ln53" fromId="52" toId="10">
</dataflow>
<dataflow id="74" from="p_str" to="specinterface_ln53" fromId="73" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln53" fromId="75" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_75" to="specinterface_ln53" fromId="75" toId="10">
</dataflow>
<dataflow id="79" from="p_str1" to="specinterface_ln53" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_75" to="specinterface_ln53" fromId="75" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_75" to="specinterface_ln53" fromId="75" toId="10">
</dataflow>
<dataflow id="82" from="p_str1" to="specinterface_ln53" fromId="78" toId="10">
</dataflow>
<dataflow id="83" from="p_str1" to="specinterface_ln53" fromId="78" toId="10">
</dataflow>
<dataflow id="84" from="p_str1" to="specinterface_ln53" fromId="78" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_75" to="specinterface_ln53" fromId="75" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_75" to="specinterface_ln53" fromId="75" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_75" to="specinterface_ln53" fromId="75" toId="10">
</dataflow>
<dataflow id="88" from="StgValue_75" to="specinterface_ln53" fromId="75" toId="10">
</dataflow>
<dataflow id="89" from="p_str1" to="specinterface_ln53" fromId="78" toId="10">
</dataflow>
<dataflow id="90" from="p_str1" to="specinterface_ln53" fromId="78" toId="10">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecInterface" to="specinterface_ln54" fromId="70" toId="11">
</dataflow>
<dataflow id="92" from="x" to="specinterface_ln54" fromId="54" toId="11">
</dataflow>
<dataflow id="93" from="p_str" to="specinterface_ln54" fromId="73" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_75" to="specinterface_ln54" fromId="75" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_75" to="specinterface_ln54" fromId="75" toId="11">
</dataflow>
<dataflow id="96" from="p_str1" to="specinterface_ln54" fromId="78" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_75" to="specinterface_ln54" fromId="75" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_75" to="specinterface_ln54" fromId="75" toId="11">
</dataflow>
<dataflow id="99" from="p_str1" to="specinterface_ln54" fromId="78" toId="11">
</dataflow>
<dataflow id="100" from="p_str1" to="specinterface_ln54" fromId="78" toId="11">
</dataflow>
<dataflow id="101" from="p_str1" to="specinterface_ln54" fromId="78" toId="11">
</dataflow>
<dataflow id="102" from="StgValue_75" to="specinterface_ln54" fromId="75" toId="11">
</dataflow>
<dataflow id="103" from="StgValue_75" to="specinterface_ln54" fromId="75" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_75" to="specinterface_ln54" fromId="75" toId="11">
</dataflow>
<dataflow id="105" from="StgValue_75" to="specinterface_ln54" fromId="75" toId="11">
</dataflow>
<dataflow id="106" from="p_str1" to="specinterface_ln54" fromId="78" toId="11">
</dataflow>
<dataflow id="107" from="p_str1" to="specinterface_ln54" fromId="78" toId="11">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecMemCore" to="specmemcore_ln55" fromId="108" toId="12">
</dataflow>
<dataflow id="110" from="c" to="specmemcore_ln55" fromId="53" toId="12">
</dataflow>
<dataflow id="111" from="p_str1" to="specmemcore_ln55" fromId="78" toId="12">
</dataflow>
<dataflow id="113" from="p_str2" to="specmemcore_ln55" fromId="112" toId="12">
</dataflow>
<dataflow id="114" from="p_str1" to="specmemcore_ln55" fromId="78" toId="12">
</dataflow>
<dataflow id="116" from="StgValue_115" to="specmemcore_ln55" fromId="115" toId="12">
</dataflow>
<dataflow id="117" from="p_str1" to="specmemcore_ln55" fromId="78" toId="12">
</dataflow>
<dataflow id="118" from="p_str1" to="specmemcore_ln55" fromId="78" toId="12">
</dataflow>
<dataflow id="119" from="p_str1" to="specmemcore_ln55" fromId="78" toId="12">
</dataflow>
<dataflow id="120" from="p_str1" to="specmemcore_ln55" fromId="78" toId="12">
</dataflow>
<dataflow id="121" from="p_str1" to="specmemcore_ln55" fromId="78" toId="12">
</dataflow>
<dataflow id="122" from="StgValue_75" to="acc_0" fromId="75" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="br_ln66" to="acc_0" fromId="13" toId="14">
</dataflow>
<dataflow id="124" from="acc" to="acc_0" fromId="43" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="br_ln66" to="acc_0" fromId="44" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="127" from="StgValue_126" to="i_0" fromId="126" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="br_ln66" to="i_0" fromId="13" toId="15">
</dataflow>
<dataflow id="129" from="i" to="i_0" fromId="39" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="130" from="br_ln66" to="i_0" fromId="44" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="131" from="i_0" to="sext_ln66" fromId="15" toId="16">
</dataflow>
<dataflow id="133" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="132" toId="17">
</dataflow>
<dataflow id="134" from="i_0" to="tmp" fromId="15" toId="17">
</dataflow>
<dataflow id="136" from="StgValue_135" to="tmp" fromId="135" toId="17">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="137" toId="18">
</dataflow>
<dataflow id="140" from="StgValue_139" to="empty" fromId="139" toId="18">
</dataflow>
<dataflow id="141" from="StgValue_139" to="empty" fromId="139" toId="18">
</dataflow>
<dataflow id="142" from="StgValue_139" to="empty" fromId="139" toId="18">
</dataflow>
<dataflow id="143" from="tmp" to="br_ln66" fromId="17" toId="19">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecLoopName" to="specloopname_ln66" fromId="144" toId="20">
</dataflow>
<dataflow id="147" from="p_str3" to="specloopname_ln66" fromId="146" toId="20">
</dataflow>
<dataflow id="148" from="i_0" to="icmp_ln67" fromId="15" toId="21">
</dataflow>
<dataflow id="150" from="StgValue_149" to="icmp_ln67" fromId="149" toId="21">
</dataflow>
<dataflow id="151" from="icmp_ln67" to="br_ln67" fromId="21" toId="22">
</dataflow>
<dataflow id="152" from="i_0" to="add_ln71" fromId="15" toId="23">
</dataflow>
<dataflow id="154" from="StgValue_153" to="add_ln71" fromId="153" toId="23">
</dataflow>
<dataflow id="155" from="add_ln71" to="zext_ln71" fromId="23" toId="24">
</dataflow>
<dataflow id="156" from="shift_reg" to="shift_reg_addr" fromId="55" toId="25">
</dataflow>
<dataflow id="158" from="StgValue_157" to="shift_reg_addr" fromId="157" toId="25">
</dataflow>
<dataflow id="159" from="zext_ln71" to="shift_reg_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="160" from="shift_reg_addr" to="data" fromId="25" toId="26">
</dataflow>
<dataflow id="161" from="x_read" to="store_ln68" fromId="9" toId="27">
</dataflow>
<dataflow id="163" from="StgValue_162" to="store_ln68" fromId="162" toId="27">
</dataflow>
<dataflow id="165" from="_ssdm_op_Write.ap_vld.i32P" to="write_ln76" fromId="164" toId="29">
</dataflow>
<dataflow id="166" from="y" to="write_ln76" fromId="52" toId="29">
</dataflow>
<dataflow id="167" from="acc_0" to="write_ln76" fromId="14" toId="29">
</dataflow>
<dataflow id="168" from="shift_reg_addr" to="data" fromId="25" toId="31">
</dataflow>
<dataflow id="169" from="sext_ln66" to="zext_ln71_1" fromId="16" toId="32">
</dataflow>
<dataflow id="170" from="shift_reg" to="shift_reg_addr_1" fromId="55" toId="33">
</dataflow>
<dataflow id="171" from="StgValue_157" to="shift_reg_addr_1" fromId="157" toId="33">
</dataflow>
<dataflow id="172" from="zext_ln71_1" to="shift_reg_addr_1" fromId="32" toId="33">
</dataflow>
<dataflow id="173" from="data" to="store_ln71" fromId="31" toId="34">
</dataflow>
<dataflow id="174" from="shift_reg_addr_1" to="store_ln71" fromId="33" toId="34">
</dataflow>
<dataflow id="175" from="sext_ln66" to="zext_ln74" fromId="16" toId="36">
</dataflow>
<dataflow id="176" from="c" to="c_addr" fromId="53" toId="37">
</dataflow>
<dataflow id="177" from="StgValue_157" to="c_addr" fromId="157" toId="37">
</dataflow>
<dataflow id="178" from="zext_ln74" to="c_addr" fromId="36" toId="37">
</dataflow>
<dataflow id="179" from="c_addr" to="c_load" fromId="37" toId="38">
</dataflow>
<dataflow id="180" from="i_0" to="i" fromId="15" toId="39">
</dataflow>
<dataflow id="181" from="StgValue_153" to="i" fromId="153" toId="39">
</dataflow>
<dataflow id="182" from="x_read" to="data_0" fromId="9" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="183" from="br_ln70" to="data_0" fromId="28" toId="40">
</dataflow>
<dataflow id="184" from="data" to="data_0" fromId="31" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="185" from="br_ln0" to="data_0" fromId="35" toId="40">
</dataflow>
<dataflow id="186" from="c_addr" to="c_load" fromId="37" toId="41">
</dataflow>
<dataflow id="187" from="c_load" to="mul_ln74" fromId="41" toId="42">
</dataflow>
<dataflow id="188" from="data_0" to="mul_ln74" fromId="40" toId="42">
</dataflow>
<dataflow id="189" from="mul_ln74" to="acc" fromId="42" toId="43">
</dataflow>
<dataflow id="190" from="acc_0" to="acc" fromId="14" toId="43">
</dataflow>
<dataflow id="191" from="tmp" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="192" from="icmp_ln67" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="193" from="icmp_ln67" to="StgValue_3" fromId="21" toId="3">
</dataflow>
</dataflows>


</stg>
