# SBU_DSD

my DSD course homeworks & projects.
Spring 2021

### Team Members :
* [Tara Barghian](https://github.com/taraBarghian)

* [Narges Ghasemi](https://github.com/NNargesNN)



#### ex2 :

An N-bit up/down counter hardware module with an asynchronous reset written in VHDL.
By default, N is set to 8.

