// Seed: 192220973
module module_0 ();
  wire id_1;
  ;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input supply0 id_2,
    input supply0 id_3
    , id_14,
    output tri1 id_4,
    input supply0 id_5,
    input uwire id_6,
    output wor id_7,
    output tri0 id_8,
    input uwire id_9,
    input wor id_10,
    input uwire id_11,
    input supply0 id_12
);
  assign id_8 = id_3;
  assign id_0 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input wor id_1,
    input uwire id_2,
    input wand id_3,
    input tri1 id_4,
    input supply0 id_5
);
  wire id_7;
  assign id_7 = id_7;
  initial id_0 = 1;
  module_0 modCall_1 ();
endmodule
