# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# File: C:\Users\Honk\Desktop\sources\Altera\COMPUTER\COMPUTER_TEST\COMPUTER_TEST.csv
# Generated on: Tue Jul 16 21:28:23 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
acc_a[7],Output,,,,,,,,,
acc_a[6],Output,,,,,,,,,
acc_a[5],Output,,,,,,,,,
acc_a[4],Output,,,,,,,,,
acc_a[3],Output,,,,,,,,,
acc_a[2],Output,,,,,,,,,
acc_a[1],Output,,,,,,,,,
acc_a[0],Output,,,,,,,,,
acc_b[7],Output,,,,,,,,,
acc_b[6],Output,,,,,,,,,
acc_b[5],Output,,,,,,,,,
acc_b[4],Output,,,,,,,,,
acc_b[3],Output,,,,,,,,,
acc_b[2],Output,,,,,,,,,
acc_b[1],Output,,,,,,,,,
acc_b[0],Output,,,,,,,,,
addr[3],Input,,,,,,,,,
addr[2],Input,,,,,,,,,
addr[1],Input,,,,,,,,,
addr[0],Input,,,,,,,,,
bus[7],Output,,,,,,,,,
bus[6],Output,,,,,,,,,
bus[5],Output,,,,,,,,,
bus[4],Output,,,,,,,,,
bus[3],Output,,,,,,,,,
bus[2],Output,,,,,,,,,
bus[1],Output,,,,,,,,,
bus[0],Output,,,,,,,,,
chg,Output,,,,,,,,,
clk,Output,,,,,,,,,
clk_50m,Input,PIN_23,1,B1_N0,PIN_23,,,,,
clr,Input,,,,PIN_24,,,,,
dig[7],Output,PIN_127,7,B7_N0,PIN_127,,,,,
dig[6],Output,PIN_124,7,B7_N0,PIN_124,,,,,
dig[5],Output,PIN_126,7,B7_N0,PIN_126,,,,,
dig[4],Output,PIN_132,8,B8_N0,PIN_132,,,,,
dig[3],Output,PIN_129,8,B8_N0,PIN_129,,,,,
dig[2],Output,PIN_125,7,B7_N0,PIN_125,,,,,
dig[1],Output,PIN_121,7,B7_N0,PIN_121,,,,,
dig[0],Output,PIN_128,8,B8_N0,PIN_128,,,,,
ea,Output,,,,,,,,,
eb,Output,,,,,,,,,
edr,Output,,,,,,,,,
eout,Output,,,,,,,,,
ia,Output,,,,,,,,,
ib,Output,,,,,,,,,
idr,Output,,,,,,,,,
iir,Output,,,,,,,,,
imar,Output,,,,,,,,,
ipc,Output,,,,,,,,,
mar_out[3],Output,,,,,,,,,
mar_out[2],Output,,,,,,,,,
mar_out[1],Output,,,,,,,,,
mar_out[0],Output,,,,,,,,,
mux_out[3],Output,,,,,,,,,
mux_out[2],Output,,,,,,,,,
mux_out[1],Output,,,,,,,,,
mux_out[0],Output,,,,,,,,,
pc_out[3],Output,,,,,,,,,
pc_out[2],Output,,,,,,,,,
pc_out[1],Output,,,,,,,,,
pc_out[0],Output,,,,,,,,,
ram_in[7],Input,,,,,,,,,
ram_in[6],Input,,,,,,,,,
ram_in[5],Input,,,,,,,,,
ram_in[4],Input,,,,,,,,,
ram_in[3],Input,,,,,,,,,
ram_in[2],Input,,,,,,,,,
ram_in[1],Input,,,,,,,,,
ram_in[0],Input,,,,,,,,,
ram_out[7],Output,,,,,,,,,
ram_out[6],Output,,,,,,,,,
ram_out[5],Output,,,,,,,,,
ram_out[4],Output,,,,,,,,,
ram_out[3],Output,,,,,,,,,
ram_out[2],Output,,,,,,,,,
ram_out[1],Output,,,,,,,,,
ram_out[0],Output,,,,,,,,,
sel[3],Output,PIN_137,8,B8_N0,PIN_137,,,,,
sel[2],Output,PIN_136,8,B8_N0,PIN_136,,,,,
sel[1],Output,PIN_135,8,B8_N0,PIN_135,,,,,
sel[0],Output,PIN_133,8,B8_N0,PIN_133,,,,,
shl,Output,,,,,,,,,
shr,Output,,,,,,,,,
sum,Output,,,,,,,,,
sum_a,Output,,,,,,,,,
sum_b,Output,,,,,,,,,
t[7],Output,,,,,,,,,
t[6],Output,,,,,,,,,
t[5],Output,,,,,,,,,
t[4],Output,,,,,,,,,
t[3],Output,,,,,,,,,
t[2],Output,,,,,,,,,
t[1],Output,,,,,,,,,
t[0],Output,,,,,,,,,
wr,Input,,,,,,,,,
