#Start recording tcl command: 2/8/2019 10:40:19
#Project Location: C:/Users/Sergio Luna/Desktop/Arquitectura/addertbt00; Project name: adder4bit00
C:/Users/Sergio Luna/Desktop/Arquitectura/mult4bit00
multi4bit00
#Start recording tcl command: 2/8/2019 11:11:17
#Project Location: C:/Users/Sergio Luna/Desktop/Arquitectura/mult4bit00; Project name: multi4bit00
prj_project open "C:/Users/Sergio Luna/Desktop/Arquitectura/addertbt00/adder4bit00.ldf"
prj_run Export -impl adder4bit00 -task Jedecgen
pgr_project open "C:/Users/Sergio Luna/Desktop/Arquitectura/addertbt00/adder4bit00/adder4bit00.xcf"
pgr_program run
prj_run Export -impl adder4bit00 -task Jedecgen
pgr_project close
pgr_project open "C:/Users/Sergio Luna/Desktop/Arquitectura/addertbt00/adder4bit00/adder4bit00.xcf"
pgr_program set -port FTUSB-1
pgr_program run
pgr_program set -port FTUSB-0
pgr_program run
prj_run Export -impl adder4bit00 -task Jedecgen
pgr_project close
pgr_project open "C:/Users/Sergio Luna/Desktop/Arquitectura/addertbt00/adder4bit00/adder4bit00.xcf"
pgr_program run
pgr_project save "C:/Users/Sergio Luna/Desktop/Arquitectura/addertbt00/adder4bit00/adder4bit00.xcf"
prj_project save
prj_project close
prj_project new -name "multi4bit00" -impl "multi4bit00" -dev LCMXO2-7000HE-5TG144C -synthesis "synplify"
prj_src add "C:/Users/Sergio Luna/Desktop/Arquitectura/fa00vhdl/and.vhdl" "C:/Users/Sergio Luna/Desktop/Arquitectura/fa00vhdl/fa00.vhdl" "C:/Users/Sergio Luna/Desktop/Arquitectura/fa00vhdl/ha00.vhdl" "C:/Users/Sergio Luna/Desktop/Arquitectura/fa00vhdl/or00.vhdl" "C:/Users/Sergio Luna/Desktop/Arquitectura/fa00vhdl/packagefa00.vhdl" "C:/Users/Sergio Luna/Desktop/Arquitectura/fa00vhdl/pakageha00.vhdl" "C:/Users/Sergio Luna/Desktop/Arquitectura/fa00vhdl/xor00.vhdl"
prj_project save
pgr_project close
#Stop recording: 2/8/2019 11:11:18
