0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/ASUS/Documents/Projects/UART_protocol/UART.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/ASUS/Documents/Projects/UART_protocol/UART.srcs/sim_1/new/tb.v,1744030187,verilog,,,,tb,,,,,,,,
C:/Users/ASUS/Documents/Projects/UART_protocol/UART.srcs/sources_1/new/rx.v,1744032537,verilog,,C:/Users/ASUS/Documents/Projects/UART_protocol/UART.srcs/sources_1/new/tx.v,,rx,,,,,,,,
C:/Users/ASUS/Documents/Projects/UART_protocol/UART.srcs/sources_1/new/tx.v,1744031636,verilog,,C:/Users/ASUS/Documents/Projects/UART_protocol/UART.srcs/sim_1/new/tb.v,,tx,,,,,,,,
