// Seed: 1670639091
module module_0 (
    output supply1 id_0,
    output supply0 id_1
);
  wire id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    output tri0 id_3
);
  assign id_3 = 1;
  not primCall (id_3, id_1);
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_5;
endmodule
module module_2 (
    input wand id_0,
    output supply0 id_1,
    input wand id_2,
    output uwire id_3,
    output tri id_4,
    output wand id_5,
    input tri id_6,
    input supply1 id_7
    , id_14,
    input tri id_8,
    input uwire id_9,
    output tri id_10
    , id_15,
    output tri0 id_11
    , id_16,
    input tri0 id_12
);
  assign id_5 = 1'b0;
  module_0 modCall_1 (
      id_5,
      id_10
  );
  longint id_17 (
      .id_0 (id_10),
      .id_1 (1),
      .id_2 (),
      .id_3 (1),
      .id_4 (1),
      .id_5 (id_7),
      .id_6 (id_2),
      .id_7 (id_9),
      .id_8 (1),
      .id_9 (1),
      .id_10(id_12),
      .id_11(1'd0),
      .id_12()
  );
endmodule
