# Computer Organization Experiment

计算机组成原理实验

[TOC]

> Last Revised: `5/8/2017`

## [Project 1](Project_1/)

单周期处理器开发

#### Instruction Set

> Total: 9

- [ ] add
- [ ] sub
- [ ] and
- [ ] or
- [ ] slt
- [ ] lw
- [ ] sw
- [ ] beq
- [ ] J
- [ ] addu


### Datapath Module

- [ ] [PC (Program Counter)](Project_1/datapath/pc.v)
- [ ] [NPC (Next PC)](Project_1/datapath/npc.v)
- [x] [RF (Register File)](Project_1/datapath/rf.v)
- [x] [ALU (Arithmetic Logic Unit)](Project_1/datapath/alu.v)
- [ ] [EXT (Extended Unit)](Project_1/datapath/ext.v)
- [ ] [IM (Instruction Memory)](Project_1/datapath/im.v) `4KB (32bits*1024)`
- [ ] [DM (Data Memeory)](Project_1/datapath/dm.v) `4KB(32bits*1024)`

### Control Module

- [ ] [CTRL (Controller)](Project_1/control/ctrl.v)
