`define W 6

`include "../verilog/chip_6502.v"
`include "../verilog/models.v"
