# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Dual_core_Microcontroller.srcs/sources_1/new" \
"../../../../Dual_core_Microcontroller.srcs/sources_1/new/Sync_primitive.v" \
"../../../../../peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v" \
"../../../../../UART_module/UART_module.srcs/sources_1/imports/RF_Transceiver-main/fifo_module.v" \
"../../../../Dual_core_Microcontroller.srcs/sources_1/imports/RF_module_3modules/waiting_module.v" \

sv xil_defaultlib  --include "../../../../Dual_core_Microcontroller.srcs/sources_1/new" \
"../../../../Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v" \
"../../../../../LIFO_module/LIFO_module.srcs/sources_1/new/LIFO_module.sv" \
"../../../../Dual_core_Microcontroller.srcs/sources_1/new/Multi_processor_manager.v" \
"../../../../Dual_core_Microcontroller.srcs/sources_1/new/Processor.v" \
"../../../../../peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v" \
"../../../../../peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v" \
"../../../../Dual_core_Microcontroller.srcs/sources_1/new/alu.sv" \
"../../../../../peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" \
"../../../../Dual_core_Microcontroller.srcs/sources_1/new/external_INT_handler.sv" \
"../../../../Dual_core_Microcontroller.srcs/sources_1/new/fifo_advanced_module.sv" \
"../../../../Dual_core_Microcontroller.srcs/sources_1/new/interrupt_control.sv" \
"../../../../Dual_core_Microcontroller.srcs/sources_1/new/ram.sv" \
"../../../../Dual_core_Microcontroller.srcs/sources_1/new/ram_pm.sv" \
"../../../../Dual_core_Microcontroller.srcs/sources_1/new/registers_management.sv" \
"../../../../../fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv" \
"../../../../Dual_core_Microcontroller.srcs/sources_1/new/timer_INT_handler.sv" \
"../../../../../peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv" \
"../../../../Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_Microcontroller_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
