
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.61

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
     4    8.06    0.02    0.08    0.08 ^ counter_reg[0]$_SDFFE_PN0P_/QN (DFF_X1)
                                         _37_ (net)
                  0.02    0.00    0.08 ^ _56_/B2 (OAI21_X1)
     1    1.55    0.01    0.02    0.10 v _56_/ZN (OAI21_X1)
                                         _18_ (net)
                  0.01    0.00    0.10 v _57_/A (INV_X1)
     1    1.14    0.01    0.01    0.11 ^ _57_/ZN (INV_X1)
                                         _00_ (net)
                  0.01    0.00    0.11 ^ counter_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: up_down (input port clocked by core_clock)
Endpoint: counter_reg[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ up_down (in)
                                         up_down (net)
                  0.00    0.00    0.20 ^ _50_/A (BUF_X4)
     4    9.07    0.01    0.02    0.22 ^ _50_/Z (BUF_X4)
                                         _12_ (net)
                  0.01    0.00    0.22 ^ _61_/S (MUX2_X1)
     1    1.50    0.01    0.06    0.28 v _61_/Z (MUX2_X1)
                                         _21_ (net)
                  0.01    0.00    0.28 v _62_/A2 (NAND2_X1)
     1    2.57    0.01    0.02    0.30 ^ _62_/ZN (NAND2_X1)
                                         _22_ (net)
                  0.01    0.00    0.30 ^ _63_/B (XNOR2_X1)
     1    1.73    0.02    0.04    0.33 ^ _63_/ZN (XNOR2_X1)
                                         _23_ (net)
                  0.02    0.00    0.33 ^ _64_/A2 (AND2_X2)
     1    1.14    0.01    0.03    0.36 ^ _64_/ZN (AND2_X2)
                                         _02_ (net)
                  0.01    0.00    0.36 ^ counter_reg[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: up_down (input port clocked by core_clock)
Endpoint: counter_reg[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ up_down (in)
                                         up_down (net)
                  0.00    0.00    0.20 ^ _50_/A (BUF_X4)
     4    9.07    0.01    0.02    0.22 ^ _50_/Z (BUF_X4)
                                         _12_ (net)
                  0.01    0.00    0.22 ^ _61_/S (MUX2_X1)
     1    1.50    0.01    0.06    0.28 v _61_/Z (MUX2_X1)
                                         _21_ (net)
                  0.01    0.00    0.28 v _62_/A2 (NAND2_X1)
     1    2.57    0.01    0.02    0.30 ^ _62_/ZN (NAND2_X1)
                                         _22_ (net)
                  0.01    0.00    0.30 ^ _63_/B (XNOR2_X1)
     1    1.73    0.02    0.04    0.33 ^ _63_/ZN (XNOR2_X1)
                                         _23_ (net)
                  0.02    0.00    0.33 ^ _64_/A2 (AND2_X2)
     1    1.14    0.01    0.03    0.36 ^ _64_/ZN (AND2_X2)
                                         _02_ (net)
                  0.01    0.00    0.36 ^ counter_reg[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.39e-05   4.71e-06   3.92e-07   3.91e-05  50.4%
Combinational          2.29e-05   1.43e-05   1.32e-06   3.85e-05  49.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.68e-05   1.90e-05   1.71e-06   7.75e-05 100.0%
                          73.3%      24.5%       2.2%
