<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: access types from implemented class
should_fail: 1
tags: 8.26.3
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-8
top_module: 
type: simulation
mode: simulation
files: <a href="../../../tests/chapter-8/8.26.3--type_access_implements_invalid.sv.html" target="file-frame">tests/chapter-8/8.26.3--type_access_implements_invalid.sv</a>
time_elapsed: 0.080s
ram usage: 11072 KB
</pre>
<pre class="log">

%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements_invalid.sv.html#l-9" target="file-frame">tests/chapter-8/8.26.3--type_access_implements_invalid.sv:9</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements_invalid.sv.html#l-11" target="file-frame">tests/chapter-8/8.26.3--type_access_implements_invalid.sv:11</a>: syntax error, unexpected pure
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements_invalid.sv.html#l-11" target="file-frame">tests/chapter-8/8.26.3--type_access_implements_invalid.sv:11</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements_invalid.sv.html#l-12" target="file-frame">tests/chapter-8/8.26.3--type_access_implements_invalid.sv:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements_invalid.sv.html#l-14" target="file-frame">tests/chapter-8/8.26.3--type_access_implements_invalid.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements_invalid.sv.html#l-14" target="file-frame">tests/chapter-8/8.26.3--type_access_implements_invalid.sv:14</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;implements&#39;
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements_invalid.sv.html#l-15" target="file-frame">tests/chapter-8/8.26.3--type_access_implements_invalid.sv:15</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements_invalid.sv.html#l-18" target="file-frame">tests/chapter-8/8.26.3--type_access_implements_invalid.sv:18</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements_invalid.sv.html#l-23" target="file-frame">tests/chapter-8/8.26.3--type_access_implements_invalid.sv:23</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;new&#39;
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements_invalid.sv.html#l-23" target="file-frame">tests/chapter-8/8.26.3--type_access_implements_invalid.sv:23</a>: syntax error, unexpected &#39;;&#39;, expecting TYPE-IDENTIFIER
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements_invalid.sv.html#l-26" target="file-frame">tests/chapter-8/8.26.3--type_access_implements_invalid.sv:26</a>: syntax error, unexpected endmodule
%Error: Cannot continue
        ... See the manual and https://verilator.org for more assistance.

</pre>
</body>