// Seed: 3257128092
module module_0 (
    input uwire id_0,
    input wire  id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    id_8,
    input uwire id_1,
    output wor id_2,
    input wand id_3,
    input logic id_4,
    input supply0 id_5,
    output wor id_6
);
  parameter id_9 = -1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
  reg id_10, id_11 = -1 ? -1'h0 : 1'd0, id_12, id_13, id_14;
  wire id_15;
  assign id_11 = -1;
  id_16(
      .id_0(1),
      .id_1(id_10),
      .id_2(-1),
      .id_3(id_12),
      .id_4(-1),
      .id_5(-1),
      .id_6(),
      .id_7(-1),
      .id_8(-1),
      .id_9(1),
      .id_10(1),
      .id_11(id_13),
      .id_12(-1),
      .id_13(~^1),
      .id_14(id_6),
      .id_15(id_14)
  );
  initial @(-1 or "") id_10 <= id_4;
  wire id_17;
  assign id_14 = -1;
  wire id_18, id_19, id_20;
endmodule
