// Seed: 107344309
module module_0 (
    input supply0 id_0,
    input tri id_1
);
  assign id_3 = 1;
  assign id_3 = 1;
  assign module_1.type_0 = 0;
  reg id_4;
  assign id_4 = 1'h0;
  always begin : LABEL_0
    id_4 <= 1;
  end
  wire id_5;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    inout supply0 id_3,
    output wand id_4,
    input wire id_5
);
  xnor primCall (id_4, id_3, id_7);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
