<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE concept PUBLIC "-//OASIS//DTD DITA Concept//EN" "concept.dtd">
<concept-wr id="jow1454003724754" xml:lang="en-us"><title ixia_locid="1">Controller CPU Requirements</title><shortdesc ixia_locid="2"/><prolog><author ixia_locid="3">Craig Griffin</author></prolog><conbody><p ixia_locid="4">Minimally a dual socket Intel XeonÂ® E5 26xx (Sandy Bridge) machine with 8
            cores/socket is required for the controller node.</p></conbody></concept-wr>