<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>TLBI IPAS2LE1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">TLBI IPAS2LE1, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</h1><p>The TLBI IPAS2LE1 characteristics are:</p><h2>Purpose</h2>
          <p>If EL2 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements:</p>
        
          <ul>
            <li>
              The entry is a stage 2 only translation table entry, from the final level of the translation table walk.
            </li>
            <li>
              SCR_EL3.NS is 1.
            </li>
            <li>
              The entry would be used with the current VMID.
            </li>
            <li>
              The entry would be required to translate the specified IPA using the Non-secure EL1&amp;0 translation regime.
            </li>
          </ul>
        
          <p>The invalidation is not required to apply to caching structures that combine stage 1 and stage 2 translation table entries.</p>
        
          <p>The invalidation only applies to the PE that executes this instruction.</p>
        
          <p>For more information about the architectural requirements for this instruction see <span class="xref">'Invalidation of TLB entries from stage 2 translations' in the ARMv8 ARM</span>.</p>
        <p>This 
        System instruction
       is part of:</p><ul><li>The TLB maintenance instructions functional group.</li><li>The Virtualization registers functional group.</li></ul><h2>Usage constraints</h2><p>This instruction can be executed at the following exception levels:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>-</td><td>WO</td><td>WO</td><td>WO</td></tr></table>
          <p>If SCR_EL3.NS==0, or EL2 is not implemented, this instruction is a NOP.</p>
        
          <p>This instruction must apply to structures that contain only stage 2 translation information, but does not need to apply to structures that contain combined stage 1 and stage 2 translation information.</p>
        <h2>Traps and Enables</h2><p>There are no traps or enables affecting this instruction.</p><h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
          <p>TLBI IPAS2LE1 is a 64-bit System instruction.</p>
        <h2>Field descriptions</h2><p>The TLBI IPAS2LE1 input value bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#IPA[47:12]">IPA[47:12]</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#IPA[47:12]">IPA[47:12]</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="0">
                Bits [63:36]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="IPA[47:12]">IPA[47:12], bits [35:0]
                  </h4>
              <p>Bits[47:12] of the intermediate physical address to match.</p>
            <h2>Executing the TLBI IPAS2LE1 instruction</h2><p>The TLBI IPAS2LE1 instruction is executed as:</p><p class="asm-code">TLBI IPAS2LE1, &lt;Xt&gt;</p><p>The instruction is encoded in the System instruction encoding space as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>01</td><td>100</td><td>1000</td><td>0100</td><td>101</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
