Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_reti_logiche_behav xil_defaultlib.project_reti_logiche -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8554] case statement does not cover all choices; 'others' clause is needed [C:/Users/marta/Desktop/PROGETTO RETI LOGICHE/progetto/project_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:50]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit project_reti_logiche in library work failed.
