# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/gpu/ti,rogue.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Texas Instruments PowerVR Rogue GPU

description: |
  PowerVR Rogue is a family of 3D graphics processing units from Imagination
  Technologies. Texas Instruments SoCs have integrated different generations of
  PowerVR GPUs and this binding describes the GPU's integrated in Texas
  Instruments SoCs in the K3 generation.

maintainers:
  - Darren Etheridge <detheridge@ti.com>
  - Randolph Sapp <rs@ti.com>

properties:
  $nodename:
    pattern: '^gpu@[a-f0-9]+$'

  compatible:
    oneOf:
      - items:
          - enum:
              - ti,j721s2-pvr
          - const: img,pvr-bxs64
      - items:
          - enum:
              - ti,j721e-pvr
          - const: img,pvr-ge8430
      - items:
          - enum:
              - ti,am62p-pvr
          - const: img,pvr-bxs64

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  clocks:
    maxItems: 1

  clock-names:
    maxItems: 1

  power-domains:
    minItems: 1
    maxItems: 2

  power-domain-names:
    maxItems: 2

  assigned-clocks:
    maxItems: 1

  assigned-clock-rates:
    maxItems: 1
    description: |
      Allows users to override the default clock value used for the GPU.
      Currently ignored on devices other than ti,am62p-pvr. This will be ported
      to other devices soon.

required:
  - compatible
  - reg
  - interrupts
  - power-domains
  - clocks

additionalProperties: false

allOf:
  - if:
      properties:
        compatible:
          contains:
            enum:
              - ti,j721s2-pvr
              - ti,j721e-pvr
    then:
      properties:
        reg:
          minItems: 1
        interrupts:
          minItems: 1
        clocks:
          minItems: 1
        power-domains:
          minItems: 1
          maxItems: 1
  - if:
      properties:
        compatible:
          contains:
            enum:
              - ti,am62p-pvr
    then:
      required:
        - power-domain-names
        - assigned-clocks
        - clock-names
      properties:
        reg:
          minItems: 1
        interrupts:
          minItems: 1
        clocks:
          minItems: 1
        clock-names:
          items:
            - const: core
        power-domains:
          minItems: 2
        power-domain-names:
          items:
            - const: firmware
            - const: dust
        assigned-clocks:
          minItems: 1
        assigned-clock-rates:
          default: 800000000
    else:
      properties:
        assigned-clocks: false
        assigned-clock-rates: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/irq.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/soc/ti,sci_pm_domain.h>

    bus {
        #address-cells = <2>;
        #size-cells = <2>;
        gpu@4e20000000 {
            compatible = "ti,j721s2-pvr", "img,pvr-bxs64";
            reg = <0x4e 0x20000000 0x00 0x80000>;
            interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
            power-domains = <&k3_pds 373 TI_SCI_PD_EXCLUSIVE>;
            clocks = <&k3_clks 130 1>;
        };
    };

  - |
    #include <dt-bindings/interrupt-controller/irq.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/soc/ti,sci_pm_domain.h>

    bus {
        #address-cells = <2>;
        #size-cells = <2>;
        gpu@4e20000000 {
            compatible = "ti,j721e-pvr", "img,pvr-ge8430";
            reg = <0x4e 0x20000000 0x00 0x80000>;
            interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
            power-domains = <&k3_pds 126 TI_SCI_PD_EXCLUSIVE>;
            clocks = <&k3_clks 125 0>;
        };
    };

  - |
    #include <dt-bindings/interrupt-controller/irq.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/soc/ti,sci_pm_domain.h>

    bus {
        #address-cells = <2>;
        #size-cells = <2>;
        gpu@fd80000 {
            compatible = "ti,am62p-pvr", "img,pvr-bxs64";
            reg = <0x00 0x0fd80000 0x00 0x80000>;
            interrupts = <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>;
            power-domains = <&k3_pds 237 TI_SCI_PD_EXCLUSIVE>,
                            <&k3_pds 242 TI_SCI_PD_EXCLUSIVE>;
            assigned-clocks = <&k3_clks 237 3>;
            assigned-clock-rates = <720000000>;
            power-domain-names = "firmware", "dust";
            clocks = <&k3_clks 237 3>;
            clock-names = "core";
        };
    };
...
