Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu May 16 22:59:24 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation
| Design       : controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                64          
TIMING-18  Warning   Missing input or output delay  70          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.028        0.000                      0                46288        0.022        0.000                      0                46288        4.500        0.000                       0                 23760  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.028        0.000                      0                46288        0.022        0.000                      0                46288        4.500        0.000                       0                 23760  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 genblk1[14].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.828ns  (logic 4.870ns (49.552%)  route 4.958ns (50.448%))
  Logic Levels:           18  (CARRY4=10 LUT2=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.651ns = ( 14.651 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.867     5.248    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X108Y28        FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y28        FDCE (Prop_fdce_C_Q)         0.518     5.766 r  genblk1[14].u_lstm_unit/u_mac/weights_bf_2_reg[1]/Q
                         net (fo=12, routed)          0.638     6.403    genblk1[14].u_lstm_unit/u_mac/weights_bf_2[1]
    SLICE_X107Y28        LUT2 (Prop_lut2_I0_O)        0.124     6.527 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_112__13/O
                         net (fo=1, routed)           0.000     6.527    genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_112__13_n_0
    SLICE_X107Y28        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.077 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__13/CO[3]
                         net (fo=1, routed)           0.000     7.077    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__13_n_0
    SLICE_X107Y29        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.411 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_102__13/O[1]
                         net (fo=10, routed)          0.644     8.055    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_102__13_n_6
    SLICE_X106Y30        LUT2 (Prop_lut2_I0_O)        0.303     8.358 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[23]_i_127__13/O
                         net (fo=1, routed)           0.000     8.358    genblk1[14].u_lstm_unit/u_mac/accu_bf[23]_i_127__13_n_0
    SLICE_X106Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.908 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__13/CO[3]
                         net (fo=1, routed)           0.000     8.908    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__13_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.242 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_53__13/O[1]
                         net (fo=8, routed)           0.621     9.864    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_53__13_n_6
    SLICE_X103Y32        LUT6 (Prop_lut6_I0_O)        0.303    10.167 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_59__13/O
                         net (fo=1, routed)           0.518    10.685    genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_59__13_n_0
    SLICE_X102Y32        LUT3 (Prop_lut3_I0_O)        0.124    10.809 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_37__13/O
                         net (fo=8, routed)           0.941    11.750    genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_37__13_n_0
    SLICE_X99Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.874 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_12__13/O
                         net (fo=2, routed)           0.405    12.280    genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_12__13_n_0
    SLICE_X99Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.404 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_7__13/O
                         net (fo=2, routed)           0.499    12.903    genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_7__13_n_0
    SLICE_X100Y24        LUT3 (Prop_lut3_I1_O)        0.124    13.027 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[11]_i_3__13/O
                         net (fo=1, routed)           0.000    13.027    genblk1[14].u_lstm_unit/u_mac/accu_bf[11]_i_3__13_n_0
    SLICE_X100Y24        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.403 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[11]_i_2__13/CO[3]
                         net (fo=1, routed)           0.009    13.412    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[11]_i_2__13_n_0
    SLICE_X100Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.529 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.529    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__13_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.646 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.646    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__13_n_0
    SLICE_X100Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.763 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.763    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__13_n_0
    SLICE_X100Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.880 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.880    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__13_n_0
    SLICE_X100Y29        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.099 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__13/O[0]
                         net (fo=1, routed)           0.681    14.781    genblk1[14].u_lstm_unit/u_mac/in8[28]
    SLICE_X101Y29        LUT2 (Prop_lut2_I0_O)        0.295    15.076 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[28]_i_1__13/O
                         net (fo=1, routed)           0.000    15.076    genblk1[14].u_lstm_unit/u_mac/accu_bf[28]
    SLICE_X101Y29        FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.614    14.651    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X101Y29        FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[28]/C
                         clock pessimism              0.458    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X101Y29        FDCE (Setup_fdce_C_D)        0.029    15.103    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[28]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -15.076    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 genblk1[2].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.056ns  (logic 5.130ns (51.016%)  route 4.926ns (48.984%))
  Logic Levels:           17  (CARRY4=8 LUT2=3 LUT3=1 LUT5=2 LUT6=1 MUXF7=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 14.736 - 10.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.653     5.034    genblk1[2].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X37Y99         FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.456     5.490 r  genblk1[2].u_lstm_unit/u_mac/weights_bf_2_reg[1]/Q
                         net (fo=12, routed)          0.618     6.108    genblk1[2].u_lstm_unit/u_mac/weights_bf_2[1]
    SLICE_X34Y100        LUT2 (Prop_lut2_I0_O)        0.124     6.232 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[27]_i_112__1/O
                         net (fo=1, routed)           0.000     6.232    genblk1[2].u_lstm_unit/u_mac/accu_bf[27]_i_112__1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.875 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__1/O[3]
                         net (fo=10, routed)          0.689     7.564    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__1_n_4
    SLICE_X35Y100        LUT2 (Prop_lut2_I0_O)        0.307     7.871 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[27]_i_106__1/O
                         net (fo=1, routed)           0.000     7.871    genblk1[2].u_lstm_unit/u_mac/accu_bf[27]_i_106__1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.272 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_52__1/CO[3]
                         net (fo=1, routed)           0.000     8.272    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_52__1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.606 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__1/O[1]
                         net (fo=8, routed)           0.629     9.235    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__1_n_6
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.303     9.538 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[23]_i_100__1/O
                         net (fo=1, routed)           0.000     9.538    genblk1[2].u_lstm_unit/u_mac/accu_bf[23]_i_100__1_n_0
    SLICE_X32Y99         MUXF7 (Prop_muxf7_I1_O)      0.214     9.752 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_47__1/O
                         net (fo=1, routed)           0.839    10.592    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_47__1_n_0
    SLICE_X29Y99         LUT5 (Prop_lut5_I4_O)        0.297    10.889 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[23]_i_21__1/O
                         net (fo=1, routed)           0.000    10.889    genblk1[2].u_lstm_unit/u_mac/accu_bf[23]_i_21__1_n_0
    SLICE_X29Y99         MUXF7 (Prop_muxf7_I1_O)      0.245    11.134 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_9__1/O
                         net (fo=3, routed)           0.948    12.081    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_9__1_n_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I0_O)        0.298    12.379 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[31]_i_19__1/O
                         net (fo=2, routed)           0.574    12.953    genblk1[2].u_lstm_unit/u_mac/accu_bf[31]_i_19__1_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.124    13.077 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_4__1/O
                         net (fo=1, routed)           0.000    13.077    genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_4__1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.475 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.475    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__1_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.589    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__1_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.703    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__1_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.817 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.817    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__1_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.130 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__1/O[3]
                         net (fo=1, routed)           0.628    14.758    genblk1[2].u_lstm_unit/u_mac/in8[31]
    SLICE_X29Y104        LUT2 (Prop_lut2_I0_O)        0.331    15.089 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[31]_i_2__1/O
                         net (fo=1, routed)           0.000    15.089    genblk1[2].u_lstm_unit/u_mac/accu_bf[31]
    SLICE_X29Y104        FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.699    14.736    genblk1[2].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X29Y104        FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]/C
                         clock pessimism              0.358    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X29Y104        FDCE (Setup_fdce_C_D)        0.075    15.133    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -15.089    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 genblk1[14].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 4.971ns (50.504%)  route 4.872ns (49.496%))
  Logic Levels:           18  (CARRY4=10 LUT2=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.651ns = ( 14.651 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.867     5.248    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X108Y28        FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y28        FDCE (Prop_fdce_C_Q)         0.518     5.766 r  genblk1[14].u_lstm_unit/u_mac/weights_bf_2_reg[1]/Q
                         net (fo=12, routed)          0.638     6.403    genblk1[14].u_lstm_unit/u_mac/weights_bf_2[1]
    SLICE_X107Y28        LUT2 (Prop_lut2_I0_O)        0.124     6.527 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_112__13/O
                         net (fo=1, routed)           0.000     6.527    genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_112__13_n_0
    SLICE_X107Y28        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.077 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__13/CO[3]
                         net (fo=1, routed)           0.000     7.077    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__13_n_0
    SLICE_X107Y29        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.411 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_102__13/O[1]
                         net (fo=10, routed)          0.644     8.055    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_102__13_n_6
    SLICE_X106Y30        LUT2 (Prop_lut2_I0_O)        0.303     8.358 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[23]_i_127__13/O
                         net (fo=1, routed)           0.000     8.358    genblk1[14].u_lstm_unit/u_mac/accu_bf[23]_i_127__13_n_0
    SLICE_X106Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.908 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__13/CO[3]
                         net (fo=1, routed)           0.000     8.908    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__13_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.242 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_53__13/O[1]
                         net (fo=8, routed)           0.621     9.864    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_53__13_n_6
    SLICE_X103Y32        LUT6 (Prop_lut6_I0_O)        0.303    10.167 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_59__13/O
                         net (fo=1, routed)           0.518    10.685    genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_59__13_n_0
    SLICE_X102Y32        LUT3 (Prop_lut3_I0_O)        0.124    10.809 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_37__13/O
                         net (fo=8, routed)           0.941    11.750    genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_37__13_n_0
    SLICE_X99Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.874 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_12__13/O
                         net (fo=2, routed)           0.405    12.280    genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_12__13_n_0
    SLICE_X99Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.404 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_7__13/O
                         net (fo=2, routed)           0.499    12.903    genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_7__13_n_0
    SLICE_X100Y24        LUT3 (Prop_lut3_I1_O)        0.124    13.027 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[11]_i_3__13/O
                         net (fo=1, routed)           0.000    13.027    genblk1[14].u_lstm_unit/u_mac/accu_bf[11]_i_3__13_n_0
    SLICE_X100Y24        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.403 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[11]_i_2__13/CO[3]
                         net (fo=1, routed)           0.009    13.412    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[11]_i_2__13_n_0
    SLICE_X100Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.529 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.529    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__13_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.646 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.646    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__13_n_0
    SLICE_X100Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.763 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.763    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__13_n_0
    SLICE_X100Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.880 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.880    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__13_n_0
    SLICE_X100Y29        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.195 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__13/O[3]
                         net (fo=1, routed)           0.595    14.790    genblk1[14].u_lstm_unit/u_mac/in8[31]
    SLICE_X101Y29        LUT2 (Prop_lut2_I0_O)        0.300    15.090 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_2__13/O
                         net (fo=1, routed)           0.000    15.090    genblk1[14].u_lstm_unit/u_mac/accu_bf[31]
    SLICE_X101Y29        FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.614    14.651    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X101Y29        FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]/C
                         clock pessimism              0.458    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X101Y29        FDCE (Setup_fdce_C_D)        0.075    15.149    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -15.090    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 genblk1[11].u_lstm_unit/u_mac/weights_bf_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 4.527ns (46.390%)  route 5.232ns (53.610%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 14.646 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.802     5.183    genblk1[11].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X97Y46         FDCE                                         r  genblk1[11].u_lstm_unit/u_mac/weights_bf_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y46         FDCE (Prop_fdce_C_Q)         0.419     5.602 r  genblk1[11].u_lstm_unit/u_mac/weights_bf_2_reg[2]/Q
                         net (fo=12, routed)          0.741     6.342    genblk1[11].u_lstm_unit/u_mac/weights_bf_2[2]
    SLICE_X94Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577     6.919 r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__10/CO[3]
                         net (fo=1, routed)           0.000     6.919    genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__10_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.234 r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[23]_i_102__10/O[3]
                         net (fo=9, routed)           0.643     7.877    genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[23]_i_102__10_n_4
    SLICE_X95Y47         LUT2 (Prop_lut2_I1_O)        0.307     8.184 r  genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_125__10/O
                         net (fo=1, routed)           0.000     8.184    genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_125__10_n_0
    SLICE_X95Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.585 r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__10/CO[3]
                         net (fo=1, routed)           0.000     8.585    genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__10_n_0
    SLICE_X95Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.919 r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[31]_i_53__10/O[1]
                         net (fo=8, routed)           0.490     9.409    genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[31]_i_53__10_n_6
    SLICE_X95Y50         LUT6 (Prop_lut6_I0_O)        0.303     9.712 r  genblk1[11].u_lstm_unit/u_mac/accu_bf[31]_i_57__10/O
                         net (fo=1, routed)           0.642    10.354    genblk1[11].u_lstm_unit/u_mac/accu_bf[31]_i_57__10_n_0
    SLICE_X94Y50         LUT3 (Prop_lut3_I0_O)        0.150    10.504 r  genblk1[11].u_lstm_unit/u_mac/accu_bf[31]_i_34__10/O
                         net (fo=8, routed)           0.707    11.210    genblk1[11].u_lstm_unit/u_mac/accu_bf[31]_i_34__10_n_0
    SLICE_X101Y47        LUT5 (Prop_lut5_I4_O)        0.328    11.538 r  genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_22__10/O
                         net (fo=1, routed)           0.812    12.350    genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_22__10_n_0
    SLICE_X98Y50         LUT6 (Prop_lut6_I0_O)        0.124    12.474 r  genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_10__10/O
                         net (fo=1, routed)           0.619    13.093    genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_10__10_n_0
    SLICE_X96Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.217 r  genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_4__10/O
                         net (fo=1, routed)           0.000    13.217    genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_4__10_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.597 r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__10/CO[3]
                         net (fo=1, routed)           0.001    13.597    genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__10_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.714 r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    13.714    genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__10_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.029 r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__10/O[3]
                         net (fo=1, routed)           0.579    14.608    genblk1[11].u_lstm_unit/u_mac/in8[31]
    SLICE_X97Y52         LUT2 (Prop_lut2_I0_O)        0.333    14.941 r  genblk1[11].u_lstm_unit/u_mac/accu_bf[31]_i_2__10/O
                         net (fo=1, routed)           0.000    14.941    genblk1[11].u_lstm_unit/u_mac/accu_bf[31]
    SLICE_X97Y52         FDCE                                         r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.609    14.646    genblk1[11].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X97Y52         FDCE                                         r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[31]/C
                         clock pessimism              0.344    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X97Y52         FDCE (Setup_fdce_C_D)        0.075    15.029    genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[31]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -14.941    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 genblk1[14].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 4.985ns (51.073%)  route 4.775ns (48.927%))
  Logic Levels:           18  (CARRY4=10 LUT2=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.651ns = ( 14.651 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.867     5.248    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X108Y28        FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y28        FDCE (Prop_fdce_C_Q)         0.518     5.766 r  genblk1[14].u_lstm_unit/u_mac/weights_bf_2_reg[1]/Q
                         net (fo=12, routed)          0.638     6.403    genblk1[14].u_lstm_unit/u_mac/weights_bf_2[1]
    SLICE_X107Y28        LUT2 (Prop_lut2_I0_O)        0.124     6.527 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_112__13/O
                         net (fo=1, routed)           0.000     6.527    genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_112__13_n_0
    SLICE_X107Y28        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.077 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__13/CO[3]
                         net (fo=1, routed)           0.000     7.077    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__13_n_0
    SLICE_X107Y29        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.411 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_102__13/O[1]
                         net (fo=10, routed)          0.644     8.055    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_102__13_n_6
    SLICE_X106Y30        LUT2 (Prop_lut2_I0_O)        0.303     8.358 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[23]_i_127__13/O
                         net (fo=1, routed)           0.000     8.358    genblk1[14].u_lstm_unit/u_mac/accu_bf[23]_i_127__13_n_0
    SLICE_X106Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.908 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__13/CO[3]
                         net (fo=1, routed)           0.000     8.908    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__13_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.242 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_53__13/O[1]
                         net (fo=8, routed)           0.621     9.864    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_53__13_n_6
    SLICE_X103Y32        LUT6 (Prop_lut6_I0_O)        0.303    10.167 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_59__13/O
                         net (fo=1, routed)           0.518    10.685    genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_59__13_n_0
    SLICE_X102Y32        LUT3 (Prop_lut3_I0_O)        0.124    10.809 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_37__13/O
                         net (fo=8, routed)           0.941    11.750    genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_37__13_n_0
    SLICE_X99Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.874 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_12__13/O
                         net (fo=2, routed)           0.405    12.280    genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_12__13_n_0
    SLICE_X99Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.404 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_7__13/O
                         net (fo=2, routed)           0.499    12.903    genblk1[14].u_lstm_unit/u_mac/accu_bf[27]_i_7__13_n_0
    SLICE_X100Y24        LUT3 (Prop_lut3_I1_O)        0.124    13.027 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[11]_i_3__13/O
                         net (fo=1, routed)           0.000    13.027    genblk1[14].u_lstm_unit/u_mac/accu_bf[11]_i_3__13_n_0
    SLICE_X100Y24        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.403 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[11]_i_2__13/CO[3]
                         net (fo=1, routed)           0.009    13.412    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[11]_i_2__13_n_0
    SLICE_X100Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.529 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.529    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__13_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.646 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.646    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__13_n_0
    SLICE_X100Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.763 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.763    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__13_n_0
    SLICE_X100Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.880 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.880    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__13_n_0
    SLICE_X100Y29        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.203 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__13/O[1]
                         net (fo=1, routed)           0.499    14.702    genblk1[14].u_lstm_unit/u_mac/in8[29]
    SLICE_X101Y29        LUT2 (Prop_lut2_I0_O)        0.306    15.008 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[29]_i_1__13/O
                         net (fo=1, routed)           0.000    15.008    genblk1[14].u_lstm_unit/u_mac/accu_bf[29]
    SLICE_X101Y29        FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.614    14.651    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X101Y29        FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[29]/C
                         clock pessimism              0.458    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X101Y29        FDCE (Setup_fdce_C_D)        0.032    15.106    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[29]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -15.008    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 genblk1[11].u_lstm_unit/u_mac/weights_bf_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 4.445ns (45.658%)  route 5.290ns (54.342%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 14.646 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.802     5.183    genblk1[11].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X97Y46         FDCE                                         r  genblk1[11].u_lstm_unit/u_mac/weights_bf_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y46         FDCE (Prop_fdce_C_Q)         0.419     5.602 r  genblk1[11].u_lstm_unit/u_mac/weights_bf_2_reg[2]/Q
                         net (fo=12, routed)          0.741     6.342    genblk1[11].u_lstm_unit/u_mac/weights_bf_2[2]
    SLICE_X94Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577     6.919 r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__10/CO[3]
                         net (fo=1, routed)           0.000     6.919    genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__10_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.234 r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[23]_i_102__10/O[3]
                         net (fo=9, routed)           0.643     7.877    genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[23]_i_102__10_n_4
    SLICE_X95Y47         LUT2 (Prop_lut2_I1_O)        0.307     8.184 r  genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_125__10/O
                         net (fo=1, routed)           0.000     8.184    genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_125__10_n_0
    SLICE_X95Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.585 r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__10/CO[3]
                         net (fo=1, routed)           0.000     8.585    genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__10_n_0
    SLICE_X95Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.919 r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[31]_i_53__10/O[1]
                         net (fo=8, routed)           0.490     9.409    genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[31]_i_53__10_n_6
    SLICE_X95Y50         LUT6 (Prop_lut6_I0_O)        0.303     9.712 r  genblk1[11].u_lstm_unit/u_mac/accu_bf[31]_i_57__10/O
                         net (fo=1, routed)           0.642    10.354    genblk1[11].u_lstm_unit/u_mac/accu_bf[31]_i_57__10_n_0
    SLICE_X94Y50         LUT3 (Prop_lut3_I0_O)        0.150    10.504 r  genblk1[11].u_lstm_unit/u_mac/accu_bf[31]_i_34__10/O
                         net (fo=8, routed)           0.707    11.210    genblk1[11].u_lstm_unit/u_mac/accu_bf[31]_i_34__10_n_0
    SLICE_X101Y47        LUT5 (Prop_lut5_I4_O)        0.328    11.538 r  genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_22__10/O
                         net (fo=1, routed)           0.812    12.350    genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_22__10_n_0
    SLICE_X98Y50         LUT6 (Prop_lut6_I0_O)        0.124    12.474 r  genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_10__10/O
                         net (fo=1, routed)           0.619    13.093    genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_10__10_n_0
    SLICE_X96Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.217 r  genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_4__10/O
                         net (fo=1, routed)           0.000    13.217    genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_4__10_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.597 r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__10/CO[3]
                         net (fo=1, routed)           0.001    13.597    genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__10_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.714 r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    13.714    genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__10_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.953 r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__10/O[2]
                         net (fo=1, routed)           0.638    14.591    genblk1[11].u_lstm_unit/u_mac/in8[30]
    SLICE_X97Y50         LUT2 (Prop_lut2_I0_O)        0.327    14.918 r  genblk1[11].u_lstm_unit/u_mac/accu_bf[30]_i_1__10/O
                         net (fo=1, routed)           0.000    14.918    genblk1[11].u_lstm_unit/u_mac/accu_bf[30]
    SLICE_X97Y50         FDCE                                         r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.609    14.646    genblk1[11].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[30]/C
                         clock pessimism              0.344    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X97Y50         FDCE (Setup_fdce_C_D)        0.075    15.029    genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[30]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -14.918    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 genblk1[2].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.988ns  (logic 5.053ns (50.590%)  route 4.935ns (49.410%))
  Logic Levels:           17  (CARRY4=8 LUT2=3 LUT3=1 LUT5=2 LUT6=1 MUXF7=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 14.736 - 10.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.653     5.034    genblk1[2].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X37Y99         FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.456     5.490 r  genblk1[2].u_lstm_unit/u_mac/weights_bf_2_reg[1]/Q
                         net (fo=12, routed)          0.618     6.108    genblk1[2].u_lstm_unit/u_mac/weights_bf_2[1]
    SLICE_X34Y100        LUT2 (Prop_lut2_I0_O)        0.124     6.232 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[27]_i_112__1/O
                         net (fo=1, routed)           0.000     6.232    genblk1[2].u_lstm_unit/u_mac/accu_bf[27]_i_112__1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.875 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__1/O[3]
                         net (fo=10, routed)          0.689     7.564    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__1_n_4
    SLICE_X35Y100        LUT2 (Prop_lut2_I0_O)        0.307     7.871 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[27]_i_106__1/O
                         net (fo=1, routed)           0.000     7.871    genblk1[2].u_lstm_unit/u_mac/accu_bf[27]_i_106__1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.272 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_52__1/CO[3]
                         net (fo=1, routed)           0.000     8.272    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_52__1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.606 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__1/O[1]
                         net (fo=8, routed)           0.629     9.235    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__1_n_6
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.303     9.538 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[23]_i_100__1/O
                         net (fo=1, routed)           0.000     9.538    genblk1[2].u_lstm_unit/u_mac/accu_bf[23]_i_100__1_n_0
    SLICE_X32Y99         MUXF7 (Prop_muxf7_I1_O)      0.214     9.752 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_47__1/O
                         net (fo=1, routed)           0.839    10.592    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_47__1_n_0
    SLICE_X29Y99         LUT5 (Prop_lut5_I4_O)        0.297    10.889 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[23]_i_21__1/O
                         net (fo=1, routed)           0.000    10.889    genblk1[2].u_lstm_unit/u_mac/accu_bf[23]_i_21__1_n_0
    SLICE_X29Y99         MUXF7 (Prop_muxf7_I1_O)      0.245    11.134 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_9__1/O
                         net (fo=3, routed)           0.948    12.081    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_9__1_n_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I0_O)        0.298    12.379 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[31]_i_19__1/O
                         net (fo=2, routed)           0.574    12.953    genblk1[2].u_lstm_unit/u_mac/accu_bf[31]_i_19__1_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.124    13.077 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_4__1/O
                         net (fo=1, routed)           0.000    13.077    genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_4__1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.475 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.475    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__1_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.589    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__1_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.703    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__1_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.817 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.817    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__1_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.056 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__1/O[2]
                         net (fo=1, routed)           0.638    14.694    genblk1[2].u_lstm_unit/u_mac/in8[30]
    SLICE_X29Y103        LUT2 (Prop_lut2_I0_O)        0.328    15.022 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[30]_i_1__1/O
                         net (fo=1, routed)           0.000    15.022    genblk1[2].u_lstm_unit/u_mac/accu_bf[30]
    SLICE_X29Y103        FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.699    14.736    genblk1[2].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X29Y103        FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[30]/C
                         clock pessimism              0.358    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X29Y103        FDCE (Setup_fdce_C_D)        0.075    15.133    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[30]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -15.022    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 genblk1[12].u_lstm_unit/u_mac/weights_bf_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.907ns  (logic 4.689ns (47.331%)  route 5.218ns (52.669%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 14.618 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.753     5.134    genblk1[12].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X23Y43         FDCE                                         r  genblk1[12].u_lstm_unit/u_mac/weights_bf_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  genblk1[12].u_lstm_unit/u_mac/weights_bf_2_reg[0]/Q
                         net (fo=12, routed)          0.662     6.251    genblk1[12].u_lstm_unit/u_mac/weights_bf_2[0]
    SLICE_X22Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.375 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[27]_i_113__11/O
                         net (fo=1, routed)           0.000     6.375    genblk1[12].u_lstm_unit/u_mac/accu_bf[27]_i_113__11_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.888 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__11/CO[3]
                         net (fo=1, routed)           0.000     6.888    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__11_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.211 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_102__11/O[1]
                         net (fo=10, routed)          0.720     7.931    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_102__11_n_6
    SLICE_X18Y45         LUT2 (Prop_lut2_I0_O)        0.306     8.237 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[23]_i_127__11/O
                         net (fo=1, routed)           0.000     8.237    genblk1[12].u_lstm_unit/u_mac/accu_bf[23]_i_127__11_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.770 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__11/CO[3]
                         net (fo=1, routed)           0.000     8.770    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__11_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.093 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]_i_53__11/O[1]
                         net (fo=8, routed)           0.616     9.709    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]_i_53__11_n_6
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.306    10.015 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[31]_i_59__11/O
                         net (fo=1, routed)           0.561    10.576    genblk1[12].u_lstm_unit/u_mac/accu_bf[31]_i_59__11_n_0
    SLICE_X13Y48         LUT3 (Prop_lut3_I0_O)        0.124    10.700 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[31]_i_37__11/O
                         net (fo=8, routed)           0.637    11.337    genblk1[12].u_lstm_unit/u_mac/accu_bf[31]_i_37__11_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.461 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[27]_i_12__11/O
                         net (fo=2, routed)           0.613    12.074    genblk1[12].u_lstm_unit/u_mac/accu_bf[27]_i_12__11_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I2_O)        0.124    12.198 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[27]_i_7__11/O
                         net (fo=2, routed)           0.591    12.789    genblk1[12].u_lstm_unit/u_mac/accu_bf[27]_i_7__11_n_0
    SLICE_X15Y43         LUT3 (Prop_lut3_I1_O)        0.124    12.913 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_3__11/O
                         net (fo=1, routed)           0.000    12.913    genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_3__11_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.314 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[11]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.314    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[11]_i_2__11_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.428 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.428    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__11_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.542 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.542    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__11_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.656    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__11_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.895 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__11/O[2]
                         net (fo=1, routed)           0.818    14.713    genblk1[12].u_lstm_unit/u_mac/in8[26]
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.327    15.040 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[26]_i_1__11/O
                         net (fo=1, routed)           0.000    15.040    genblk1[12].u_lstm_unit/u_mac/accu_bf[26]
    SLICE_X16Y47         FDCE                                         r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.581    14.618    genblk1[12].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X16Y47         FDCE                                         r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[26]/C
                         clock pessimism              0.458    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X16Y47         FDCE (Setup_fdce_C_D)        0.118    15.159    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[26]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -15.040    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 genblk1[12].u_lstm_unit/u_mac/weights_bf_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.860ns  (logic 4.882ns (49.512%)  route 4.978ns (50.488%))
  Logic Levels:           18  (CARRY4=10 LUT2=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 14.618 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.753     5.134    genblk1[12].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X23Y43         FDCE                                         r  genblk1[12].u_lstm_unit/u_mac/weights_bf_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  genblk1[12].u_lstm_unit/u_mac/weights_bf_2_reg[0]/Q
                         net (fo=12, routed)          0.662     6.251    genblk1[12].u_lstm_unit/u_mac/weights_bf_2[0]
    SLICE_X22Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.375 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[27]_i_113__11/O
                         net (fo=1, routed)           0.000     6.375    genblk1[12].u_lstm_unit/u_mac/accu_bf[27]_i_113__11_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.888 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__11/CO[3]
                         net (fo=1, routed)           0.000     6.888    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__11_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.211 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_102__11/O[1]
                         net (fo=10, routed)          0.720     7.931    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_102__11_n_6
    SLICE_X18Y45         LUT2 (Prop_lut2_I0_O)        0.306     8.237 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[23]_i_127__11/O
                         net (fo=1, routed)           0.000     8.237    genblk1[12].u_lstm_unit/u_mac/accu_bf[23]_i_127__11_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.770 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__11/CO[3]
                         net (fo=1, routed)           0.000     8.770    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__11_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.093 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]_i_53__11/O[1]
                         net (fo=8, routed)           0.616     9.709    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]_i_53__11_n_6
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.306    10.015 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[31]_i_59__11/O
                         net (fo=1, routed)           0.561    10.576    genblk1[12].u_lstm_unit/u_mac/accu_bf[31]_i_59__11_n_0
    SLICE_X13Y48         LUT3 (Prop_lut3_I0_O)        0.124    10.700 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[31]_i_37__11/O
                         net (fo=8, routed)           0.637    11.337    genblk1[12].u_lstm_unit/u_mac/accu_bf[31]_i_37__11_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.461 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[27]_i_12__11/O
                         net (fo=2, routed)           0.613    12.074    genblk1[12].u_lstm_unit/u_mac/accu_bf[27]_i_12__11_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I2_O)        0.124    12.198 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[27]_i_7__11/O
                         net (fo=2, routed)           0.591    12.789    genblk1[12].u_lstm_unit/u_mac/accu_bf[27]_i_7__11_n_0
    SLICE_X15Y43         LUT3 (Prop_lut3_I1_O)        0.124    12.913 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_3__11/O
                         net (fo=1, routed)           0.000    12.913    genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_3__11_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.314 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[11]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.314    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[11]_i_2__11_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.428 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.428    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__11_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.542 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.542    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__11_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.656    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__11_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.770 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.770    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__11_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.083 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__11/O[3]
                         net (fo=1, routed)           0.579    14.662    genblk1[12].u_lstm_unit/u_mac/in8[31]
    SLICE_X15Y49         LUT2 (Prop_lut2_I0_O)        0.332    14.994 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[31]_i_2__11/O
                         net (fo=1, routed)           0.000    14.994    genblk1[12].u_lstm_unit/u_mac/accu_bf[31]
    SLICE_X15Y49         FDCE                                         r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.581    14.618    genblk1[12].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X15Y49         FDCE                                         r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]/C
                         clock pessimism              0.458    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X15Y49         FDCE (Setup_fdce_C_D)        0.075    15.116    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.994    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 genblk1[2].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.924ns  (logic 5.123ns (51.624%)  route 4.801ns (48.376%))
  Logic Levels:           17  (CARRY4=8 LUT2=3 LUT3=1 LUT5=2 LUT6=1 MUXF7=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 14.736 - 10.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.653     5.034    genblk1[2].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X37Y99         FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.456     5.490 r  genblk1[2].u_lstm_unit/u_mac/weights_bf_2_reg[1]/Q
                         net (fo=12, routed)          0.618     6.108    genblk1[2].u_lstm_unit/u_mac/weights_bf_2[1]
    SLICE_X34Y100        LUT2 (Prop_lut2_I0_O)        0.124     6.232 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[27]_i_112__1/O
                         net (fo=1, routed)           0.000     6.232    genblk1[2].u_lstm_unit/u_mac/accu_bf[27]_i_112__1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.875 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__1/O[3]
                         net (fo=10, routed)          0.689     7.564    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_53__1_n_4
    SLICE_X35Y100        LUT2 (Prop_lut2_I0_O)        0.307     7.871 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[27]_i_106__1/O
                         net (fo=1, routed)           0.000     7.871    genblk1[2].u_lstm_unit/u_mac/accu_bf[27]_i_106__1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.272 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_52__1/CO[3]
                         net (fo=1, routed)           0.000     8.272    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_52__1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.606 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__1/O[1]
                         net (fo=8, routed)           0.629     9.235    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_101__1_n_6
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.303     9.538 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[23]_i_100__1/O
                         net (fo=1, routed)           0.000     9.538    genblk1[2].u_lstm_unit/u_mac/accu_bf[23]_i_100__1_n_0
    SLICE_X32Y99         MUXF7 (Prop_muxf7_I1_O)      0.214     9.752 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_47__1/O
                         net (fo=1, routed)           0.839    10.592    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_47__1_n_0
    SLICE_X29Y99         LUT5 (Prop_lut5_I4_O)        0.297    10.889 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[23]_i_21__1/O
                         net (fo=1, routed)           0.000    10.889    genblk1[2].u_lstm_unit/u_mac/accu_bf[23]_i_21__1_n_0
    SLICE_X29Y99         MUXF7 (Prop_muxf7_I1_O)      0.245    11.134 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_9__1/O
                         net (fo=3, routed)           0.948    12.081    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_9__1_n_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I0_O)        0.298    12.379 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[31]_i_19__1/O
                         net (fo=2, routed)           0.574    12.953    genblk1[2].u_lstm_unit/u_mac/accu_bf[31]_i_19__1_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.124    13.077 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_4__1/O
                         net (fo=1, routed)           0.000    13.077    genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_4__1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.475 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.475    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__1_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.589    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__1_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.703    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__1_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.817 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.817    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__1_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.151 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__1/O[1]
                         net (fo=1, routed)           0.503    14.654    genblk1[2].u_lstm_unit/u_mac/in8[29]
    SLICE_X29Y104        LUT2 (Prop_lut2_I0_O)        0.303    14.957 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[29]_i_1__1/O
                         net (fo=1, routed)           0.000    14.957    genblk1[2].u_lstm_unit/u_mac/accu_bf[29]
    SLICE_X29Y104        FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.699    14.736    genblk1[2].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X29Y104        FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[29]/C
                         clock pessimism              0.358    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X29Y104        FDCE (Setup_fdce_C_D)        0.032    15.090    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[29]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -14.957    
  -------------------------------------------------------------------
                         slack                                  0.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_mac/out_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.411%)  route 0.223ns (46.589%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.635     1.637    genblk1[5].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X106Y96        FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDCE (Prop_fdce_C_Q)         0.141     1.778 r  genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[0]/Q
                         net (fo=1, routed)           0.223     2.001    genblk1[5].u_lstm_unit/u_mac/prev_sum_bf[0]
    SLICE_X106Y100       LUT2 (Prop_lut2_I1_O)        0.045     2.046 r  genblk1[5].u_lstm_unit/u_mac/out_temp[3]_i_5__4/O
                         net (fo=1, routed)           0.000     2.046    genblk1[5].u_lstm_unit/u_mac/out_temp[3]_i_5__4_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.116 r  genblk1[5].u_lstm_unit/u_mac/out_temp_reg[3]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.116    genblk1[5].u_lstm_unit/u_mac/out_temp_reg[3]_i_1__4_n_7
    SLICE_X106Y100       FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/out_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.992     2.244    genblk1[5].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X106Y100       FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/out_temp_reg[0]/C
                         clock pessimism             -0.255     1.989    
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.105     2.094    genblk1[5].u_lstm_unit/u_mac/out_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 genblk1[10].u_lstm_unit/cell_update_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[10].u_lstm_unit/inv_cell_update_bf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.474%)  route 0.206ns (52.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.554     1.556    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X51Y35         FDRE                                         r  genblk1[10].u_lstm_unit/cell_update_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  genblk1[10].u_lstm_unit/cell_update_reg[1][13]/Q
                         net (fo=2, routed)           0.206     1.903    genblk1[10].u_lstm_unit/cell_update_reg[1]_1[13]
    SLICE_X48Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.948 r  genblk1[10].u_lstm_unit/inv_cell_update_bf[13]_i_1__9/O
                         net (fo=1, routed)           0.000     1.948    genblk1[10].u_lstm_unit/inv_cell_update_bf[13]_i_1__9_n_0
    SLICE_X48Y37         FDRE                                         r  genblk1[10].u_lstm_unit/inv_cell_update_bf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.825     2.077    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  genblk1[10].u_lstm_unit/inv_cell_update_bf_reg[13]/C
                         clock pessimism             -0.255     1.822    
    SLICE_X48Y37         FDRE (Hold_fdre_C_D)         0.092     1.914    genblk1[10].u_lstm_unit/inv_cell_update_bf_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 genblk1[13].u_lstm_unit/data_in_bf_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[13].u_lstm_unit/u_mac/data_in_bf_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.148%)  route 0.192ns (47.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.578     1.580    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X58Y50         FDCE                                         r  genblk1[13].u_lstm_unit/data_in_bf_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDCE (Prop_fdce_C_Q)         0.164     1.744 r  genblk1[13].u_lstm_unit/data_in_bf_2_reg[4]/Q
                         net (fo=3, routed)           0.192     1.936    genblk1[13].u_lstm_unit/u_mac/data_in_bf_2_reg[7]_0[4]
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.981 r  genblk1[13].u_lstm_unit/u_mac/data_in_bf_2[4]_i_1__25/O
                         net (fo=1, routed)           0.000     1.981    genblk1[13].u_lstm_unit/u_mac/data_in_bf_2[4]_i_1__25_n_0
    SLICE_X59Y49         FDCE                                         r  genblk1[13].u_lstm_unit/u_mac/data_in_bf_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.853     2.105    genblk1[13].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X59Y49         FDCE                                         r  genblk1[13].u_lstm_unit/u_mac/data_in_bf_2_reg[4]/C
                         clock pessimism             -0.250     1.855    
    SLICE_X59Y49         FDCE (Hold_fdce_C_D)         0.092     1.947    genblk1[13].u_lstm_unit/u_mac/data_in_bf_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 genblk1[3].u_lstm_unit/u_mac/out_temp_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].u_lstm_unit/q_di_lstm_state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.795%)  route 0.211ns (53.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.634     1.636    genblk1[3].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X51Y105        FDCE                                         r  genblk1[3].u_lstm_unit/u_mac/out_temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.141     1.777 r  genblk1[3].u_lstm_unit/u_mac/out_temp_reg[22]/Q
                         net (fo=6, routed)           0.211     1.989    genblk1[3].u_lstm_unit/u_mac/Q[22]
    SLICE_X47Y104        LUT6 (Prop_lut6_I5_O)        0.045     2.034 r  genblk1[3].u_lstm_unit/u_mac/q_di_lstm_state[22]_i_1__2/O
                         net (fo=1, routed)           0.000     2.034    genblk1[3].u_lstm_unit/q_di_lstm_state[22]
    SLICE_X47Y104        FDRE                                         r  genblk1[3].u_lstm_unit/q_di_lstm_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.910     2.162    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X47Y104        FDRE                                         r  genblk1[3].u_lstm_unit/q_di_lstm_state_reg[22]/C
                         clock pessimism             -0.258     1.904    
    SLICE_X47Y104        FDRE (Hold_fdre_C_D)         0.092     1.996    genblk1[3].u_lstm_unit/q_di_lstm_state_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 genblk1[3].u_lstm_unit/output_gate_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].u_lstm_unit/weights_bf_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.231ns (48.002%)  route 0.250ns (51.998%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.580     1.582    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  genblk1[3].u_lstm_unit/output_gate_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.141     1.723 r  genblk1[3].u_lstm_unit/output_gate_reg[1][14]/Q
                         net (fo=1, routed)           0.105     1.828    genblk1[3].u_lstm_unit/output_gate_reg[1]_4[14]
    SLICE_X61Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.873 f  genblk1[3].u_lstm_unit/weights_bf_0[6]_i_2__2/O
                         net (fo=1, routed)           0.145     2.018    genblk1[3].u_lstm_unit/weights_bf_0[6]_i_2__2_n_0
    SLICE_X61Y100        LUT6 (Prop_lut6_I1_O)        0.045     2.063 r  genblk1[3].u_lstm_unit/weights_bf_0[6]_i_1__6/O
                         net (fo=1, routed)           0.000     2.063    genblk1[3].u_lstm_unit/weights_bf_00_in[6]
    SLICE_X61Y100        FDCE                                         r  genblk1[3].u_lstm_unit/weights_bf_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.935     2.187    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X61Y100        FDCE                                         r  genblk1[3].u_lstm_unit/weights_bf_0_reg[6]/C
                         clock pessimism             -0.255     1.932    
    SLICE_X61Y100        FDCE (Hold_fdce_C_D)         0.092     2.024    genblk1[3].u_lstm_unit/weights_bf_0_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 genblk1[3].u_lstm_unit/pre_sum_bf_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.194%)  route 0.219ns (60.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.637     1.639    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X44Y107        FDCE                                         r  genblk1[3].u_lstm_unit/pre_sum_bf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDCE (Prop_fdce_C_Q)         0.141     1.780 r  genblk1[3].u_lstm_unit/pre_sum_bf_reg[25]/Q
                         net (fo=1, routed)           0.219     1.999    genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[25]
    SLICE_X50Y107        FDCE                                         r  genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.905     2.157    genblk1[3].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[25]/C
                         clock pessimism             -0.258     1.899    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.060     1.959    genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 genblk1[10].u_lstm_unit/cell_update_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[10].u_lstm_unit/inv_cell_update_bf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.226ns (56.728%)  route 0.172ns (43.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.554     1.556    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X51Y35         FDRE                                         r  genblk1[10].u_lstm_unit/cell_update_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.128     1.684 r  genblk1[10].u_lstm_unit/cell_update_reg[1][4]/Q
                         net (fo=2, routed)           0.172     1.856    genblk1[10].u_lstm_unit/cell_update_reg[1]_1[4]
    SLICE_X48Y35         LUT6 (Prop_lut6_I4_O)        0.098     1.954 r  genblk1[10].u_lstm_unit/inv_cell_update_bf[4]_i_1__9/O
                         net (fo=1, routed)           0.000     1.954    genblk1[10].u_lstm_unit/inv_cell_update_bf[4]_i_1__9_n_0
    SLICE_X48Y35         FDRE                                         r  genblk1[10].u_lstm_unit/inv_cell_update_bf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.824     2.076    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  genblk1[10].u_lstm_unit/inv_cell_update_bf_reg[4]/C
                         clock pessimism             -0.255     1.821    
    SLICE_X48Y35         FDRE (Hold_fdre_C_D)         0.092     1.913    genblk1[10].u_lstm_unit/inv_cell_update_bf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 genblk1[3].u_lstm_unit/pre_sum_bf_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.752%)  route 0.223ns (61.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.637     1.639    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X44Y107        FDCE                                         r  genblk1[3].u_lstm_unit/pre_sum_bf_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDCE (Prop_fdce_C_Q)         0.141     1.780 r  genblk1[3].u_lstm_unit/pre_sum_bf_reg[22]/Q
                         net (fo=1, routed)           0.223     2.003    genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[22]
    SLICE_X50Y107        FDCE                                         r  genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.905     2.157    genblk1[3].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[22]/C
                         clock pessimism             -0.258     1.899    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.063     1.962    genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 genblk1[4].u_lstm_unit/weights_bf_2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].u_lstm_unit/u_mac/weights_bf_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.226ns (56.881%)  route 0.171ns (43.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.633     1.635    genblk1[4].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y113        FDCE                                         r  genblk1[4].u_lstm_unit/weights_bf_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDCE (Prop_fdce_C_Q)         0.128     1.763 r  genblk1[4].u_lstm_unit/weights_bf_2_reg[5]/Q
                         net (fo=2, routed)           0.171     1.935    genblk1[4].u_lstm_unit/u_mac/weights_bf_2_reg[7]_0[5]
    SLICE_X53Y113        LUT4 (Prop_lut4_I3_O)        0.098     2.033 r  genblk1[4].u_lstm_unit/u_mac/weights_bf_2[5]_i_1__7/O
                         net (fo=1, routed)           0.000     2.033    genblk1[4].u_lstm_unit/u_mac/weights_bf_2[5]_i_1__7_n_0
    SLICE_X53Y113        FDCE                                         r  genblk1[4].u_lstm_unit/u_mac/weights_bf_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.901     2.153    genblk1[4].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X53Y113        FDCE                                         r  genblk1[4].u_lstm_unit/u_mac/weights_bf_2_reg[5]/C
                         clock pessimism             -0.258     1.895    
    SLICE_X53Y113        FDCE (Hold_fdce_C_D)         0.091     1.986    genblk1[4].u_lstm_unit/u_mac/weights_bf_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 genblk1[3].u_lstm_unit/pre_sum_bf_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.577%)  route 0.215ns (60.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.637     1.639    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X48Y104        FDCE                                         r  genblk1[3].u_lstm_unit/pre_sum_bf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDCE (Prop_fdce_C_Q)         0.141     1.780 r  genblk1[3].u_lstm_unit/pre_sum_bf_reg[17]/Q
                         net (fo=1, routed)           0.215     1.996    genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[17]
    SLICE_X53Y104        FDCE                                         r  genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.906     2.158    genblk1[3].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X53Y104        FDCE                                         r  genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[17]/C
                         clock pessimism             -0.258     1.900    
    SLICE_X53Y104        FDCE (Hold_fdce_C_D)         0.047     1.947    genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X103Y120  bias_bf_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X93Y122   bias_bf_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X93Y122   bias_bf_reg[0][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X102Y122  bias_bf_reg[0][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X100Y122  bias_bf_reg[0][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X103Y120  bias_bf_reg[0][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X103Y120  bias_bf_reg[0][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X93Y122   bias_bf_reg[0][16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X91Y124   bias_bf_reg[0][17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X103Y120  bias_bf_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X103Y120  bias_bf_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y122   bias_bf_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y122   bias_bf_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y122   bias_bf_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y122   bias_bf_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y122  bias_bf_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y122  bias_bf_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X100Y122  bias_bf_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X100Y122  bias_bf_reg[0][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X103Y120  bias_bf_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X103Y120  bias_bf_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y122   bias_bf_reg[0][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y122   bias_bf_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y122   bias_bf_reg[0][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y122   bias_bf_reg[0][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y122  bias_bf_reg[0][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y122  bias_bf_reg[0][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X100Y122  bias_bf_reg[0][13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X100Y122  bias_bf_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.258ns  (logic 3.255ns (44.840%)  route 4.004ns (55.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.711     5.092    clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  out_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  out_data_reg[29]/Q
                         net (fo=1, routed)           4.004     9.613    out_data_OBUF[29]
    Y14                  OBUF (Prop_obuf_I_O)         2.737    12.350 r  out_data_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.350    out_data[29]
    Y14                                                               r  out_data[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.187ns  (logic 3.183ns (44.282%)  route 4.005ns (55.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.712     5.093    clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  out_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  out_data_reg[25]/Q
                         net (fo=1, routed)           4.005     9.553    out_data_OBUF[25]
    W15                  OBUF (Prop_obuf_I_O)         2.727    12.280 r  out_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000    12.280    out_data[25]
    W15                                                               r  out_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 3.233ns (46.226%)  route 3.760ns (53.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.714     5.095    clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  out_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.518     5.613 r  out_data_reg[31]/Q
                         net (fo=1, routed)           3.760     9.373    out_data_OBUF[31]
    Y17                  OBUF (Prop_obuf_I_O)         2.715    12.088 r  out_data_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.088    out_data[31]
    Y17                                                               r  out_data[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.897ns  (logic 3.251ns (47.126%)  route 3.647ns (52.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.711     5.092    clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  out_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  out_data_reg[24]/Q
                         net (fo=1, routed)           3.647     9.256    out_data_OBUF[24]
    U15                  OBUF (Prop_obuf_I_O)         2.733    11.989 r  out_data_OBUF[24]_inst/O
                         net (fo=0)                   0.000    11.989    out_data[24]
    U15                                                               r  out_data[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.881ns  (logic 3.134ns (45.546%)  route 3.747ns (54.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.712     5.093    clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  out_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  out_data_reg[28]/Q
                         net (fo=1, routed)           3.747     9.295    out_data_OBUF[28]
    T16                  OBUF (Prop_obuf_I_O)         2.678    11.973 r  out_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000    11.973    out_data[28]
    T16                                                               r  out_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.881ns  (logic 3.080ns (44.761%)  route 3.801ns (55.239%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.711     5.092    clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  out_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  out_data_reg[20]/Q
                         net (fo=1, routed)           3.801     9.349    out_data_OBUF[20]
    P19                  OBUF (Prop_obuf_I_O)         2.624    11.973 r  out_data_OBUF[20]_inst/O
                         net (fo=0)                   0.000    11.973    out_data[20]
    P19                                                               r  out_data[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.822ns  (logic 3.164ns (46.381%)  route 3.658ns (53.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.714     5.095    clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  out_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.518     5.613 r  out_data_reg[23]/Q
                         net (fo=1, routed)           3.658     9.270    out_data_OBUF[23]
    U18                  OBUF (Prop_obuf_I_O)         2.646    11.917 r  out_data_OBUF[23]_inst/O
                         net (fo=0)                   0.000    11.917    out_data[23]
    U18                                                               r  out_data[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.784ns  (logic 3.184ns (46.939%)  route 3.600ns (53.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.711     5.092    clk_IBUF_BUFG
    SLICE_X54Y53         FDRE                                         r  out_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  out_data_reg[12]/Q
                         net (fo=1, routed)           3.600     9.209    out_data_OBUF[12]
    Y19                  OBUF (Prop_obuf_I_O)         2.666    11.876 r  out_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.876    out_data[12]
    Y19                                                               r  out_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.767ns  (logic 3.182ns (47.017%)  route 3.586ns (52.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.715     5.096    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  out_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     5.552 r  out_data_reg[26]/Q
                         net (fo=1, routed)           3.586     9.137    out_data_OBUF[26]
    V15                  OBUF (Prop_obuf_I_O)         2.726    11.863 r  out_data_OBUF[26]_inst/O
                         net (fo=0)                   0.000    11.863    out_data[26]
    V15                                                               r  out_data[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.765ns  (logic 3.127ns (46.222%)  route 3.638ns (53.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.711     5.092    clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  out_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  out_data_reg[21]/Q
                         net (fo=1, routed)           3.638     9.248    out_data_OBUF[21]
    N18                  OBUF (Prop_obuf_I_O)         2.609    11.857 r  out_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000    11.857    out_data[21]
    N18                                                               r  out_data[21] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.278ns (61.227%)  route 0.809ns (38.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.583     1.585    clk_IBUF_BUFG
    SLICE_X80Y54         FDRE                                         r  out_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_fdre_C_Q)         0.141     1.726 r  out_data_reg[6]/Q
                         net (fo=1, routed)           0.809     2.536    out_data_OBUF[6]
    R18                  OBUF (Prop_obuf_I_O)         1.137     3.673 r  out_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.673    out_data[6]
    R18                                                               r  out_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.281ns (59.447%)  route 0.874ns (40.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.582     1.584    clk_IBUF_BUFG
    SLICE_X83Y92         FDCE                                         r  t_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  t_valid_reg/Q
                         net (fo=1, routed)           0.874     2.599    t_valid_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.140     3.738 r  t_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.738    t_valid
    R14                                                               r  t_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.296ns (58.194%)  route 0.931ns (41.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.583     1.585    clk_IBUF_BUFG
    SLICE_X80Y54         FDRE                                         r  out_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_fdre_C_Q)         0.141     1.726 r  out_data_reg[3]/Q
                         net (fo=1, routed)           0.931     2.657    out_data_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         1.155     3.812 r  out_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.812    out_data[3]
    W18                                                               r  out_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.308ns (57.836%)  route 0.954ns (42.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.578     1.580    clk_IBUF_BUFG
    SLICE_X81Y83         FDRE                                         r  w_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  w_valid_reg/Q
                         net (fo=1, routed)           0.954     2.675    w_valid_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.167     3.842 r  w_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.842    w_valid
    P14                                                               r  w_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.291ns (56.673%)  route 0.987ns (43.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.577     1.579    clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  out_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.720 r  out_data_reg[16]/Q
                         net (fo=1, routed)           0.987     2.707    out_data_OBUF[16]
    U20                  OBUF (Prop_obuf_I_O)         1.150     3.857 r  out_data_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.857    out_data[16]
    U20                                                               r  out_data[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.285ns (55.948%)  route 1.011ns (44.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.577     1.579    clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  out_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.141     1.720 r  out_data_reg[9]/Q
                         net (fo=1, routed)           1.011     2.732    out_data_OBUF[9]
    R16                  OBUF (Prop_obuf_I_O)         1.144     3.875 r  out_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.875    out_data[9]
    R16                                                               r  out_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_data_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.374ns (59.289%)  route 0.943ns (40.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.583     1.585    clk_IBUF_BUFG
    SLICE_X84Y93         FDCE                                         r  r_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDCE (Prop_fdce_C_Q)         0.141     1.726 r  r_data_reg/Q
                         net (fo=1, routed)           0.943     2.669    r_data_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.233     3.902 r  r_data_OBUF_inst/O
                         net (fo=0)                   0.000     3.902    r_data
    Y16                                                               r  r_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.260ns (53.953%)  route 1.076ns (46.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.583     1.585    clk_IBUF_BUFG
    SLICE_X81Y54         FDRE                                         r  out_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_fdre_C_Q)         0.141     1.726 r  out_data_reg[19]/Q
                         net (fo=1, routed)           1.076     2.802    out_data_OBUF[19]
    N20                  OBUF (Prop_obuf_I_O)         1.119     3.921 r  out_data_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.921    out_data[19]
    N20                                                               r  out_data[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.267ns (53.692%)  route 1.093ns (46.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.579     1.581    clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     1.722 r  out_data_reg[0]/Q
                         net (fo=1, routed)           1.093     2.815    out_data_OBUF[0]
    P18                  OBUF (Prop_obuf_I_O)         1.126     3.941 r  out_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.941    out_data[0]
    P18                                                               r  out_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.304ns (55.188%)  route 1.059ns (44.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.584     1.586    clk_IBUF_BUFG
    SLICE_X80Y52         FDRE                                         r  out_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  out_data_reg[11]/Q
                         net (fo=1, routed)           1.059     2.786    out_data_OBUF[11]
    V16                  OBUF (Prop_obuf_I_O)         1.163     3.949 r  out_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.949    out_data[11]
    V16                                                               r  out_data[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         30088 Endpoints
Min Delay         30088 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/q1/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.438ns  (logic 1.089ns (3.577%)  route 29.349ns (96.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         6.344     7.309    genblk1[8].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X108Y30        LUT1 (Prop_lut1_I0_O)        0.124     7.433 f  genblk1[8].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5300, routed)       23.005    30.438    genblk1[0].u_lstm_unit/q1/done_reg_4
    SLICE_X21Y5          FDCE                                         f  genblk1[0].u_lstm_unit/q1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.579     4.616    genblk1[0].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X21Y5          FDCE                                         r  genblk1[0].u_lstm_unit/q1/count_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/q1/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.438ns  (logic 1.089ns (3.577%)  route 29.349ns (96.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         6.344     7.309    genblk1[8].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X108Y30        LUT1 (Prop_lut1_I0_O)        0.124     7.433 f  genblk1[8].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5300, routed)       23.005    30.438    genblk1[0].u_lstm_unit/q1/done_reg_4
    SLICE_X21Y5          FDCE                                         f  genblk1[0].u_lstm_unit/q1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.579     4.616    genblk1[0].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X21Y5          FDCE                                         r  genblk1[0].u_lstm_unit/q1/count_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/q1/done_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.438ns  (logic 1.089ns (3.577%)  route 29.349ns (96.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         6.344     7.309    genblk1[8].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X108Y30        LUT1 (Prop_lut1_I0_O)        0.124     7.433 f  genblk1[8].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5300, routed)       23.005    30.438    genblk1[0].u_lstm_unit/q1/done_reg_4
    SLICE_X21Y5          FDCE                                         f  genblk1[0].u_lstm_unit/q1/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.579     4.616    genblk1[0].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X21Y5          FDCE                                         r  genblk1[0].u_lstm_unit/q1/done_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/q1/out_temp_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.438ns  (logic 1.089ns (3.577%)  route 29.349ns (96.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         6.344     7.309    genblk1[8].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X108Y30        LUT1 (Prop_lut1_I0_O)        0.124     7.433 f  genblk1[8].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5300, routed)       23.005    30.438    genblk1[0].u_lstm_unit/q1/done_reg_4
    SLICE_X20Y5          FDCE                                         f  genblk1[0].u_lstm_unit/q1/out_temp_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.579     4.616    genblk1[0].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X20Y5          FDCE                                         r  genblk1[0].u_lstm_unit/q1/out_temp_reg[15]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/q1/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.423ns  (logic 1.089ns (3.579%)  route 29.334ns (96.421%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         6.344     7.309    genblk1[8].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X108Y30        LUT1 (Prop_lut1_I0_O)        0.124     7.433 f  genblk1[8].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5300, routed)       22.990    30.423    genblk1[0].u_lstm_unit/q1/done_reg_4
    SLICE_X21Y3          FDCE                                         f  genblk1[0].u_lstm_unit/q1/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.579     4.616    genblk1[0].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X21Y3          FDCE                                         r  genblk1[0].u_lstm_unit/q1/count_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/q1/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.292ns  (logic 1.089ns (3.594%)  route 29.203ns (96.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         6.344     7.309    genblk1[8].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X108Y30        LUT1 (Prop_lut1_I0_O)        0.124     7.433 f  genblk1[8].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5300, routed)       22.859    30.292    genblk1[0].u_lstm_unit/q1/done_reg_4
    SLICE_X21Y4          FDCE                                         f  genblk1[0].u_lstm_unit/q1/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.579     4.616    genblk1[0].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X21Y4          FDCE                                         r  genblk1[0].u_lstm_unit/q1/state_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/q1/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.292ns  (logic 1.089ns (3.594%)  route 29.203ns (96.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         6.344     7.309    genblk1[8].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X108Y30        LUT1 (Prop_lut1_I0_O)        0.124     7.433 f  genblk1[8].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5300, routed)       22.859    30.292    genblk1[0].u_lstm_unit/q1/done_reg_4
    SLICE_X21Y4          FDCE                                         f  genblk1[0].u_lstm_unit/q1/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.579     4.616    genblk1[0].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X21Y4          FDCE                                         r  genblk1[0].u_lstm_unit/q1/state_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/q1/out_temp_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.131ns  (logic 1.089ns (3.613%)  route 29.042ns (96.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         6.344     7.309    genblk1[8].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X108Y30        LUT1 (Prop_lut1_I0_O)        0.124     7.433 f  genblk1[8].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5300, routed)       22.698    30.131    genblk1[0].u_lstm_unit/q1/done_reg_4
    SLICE_X19Y5          FDCE                                         f  genblk1[0].u_lstm_unit/q1/out_temp_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.580     4.617    genblk1[0].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X19Y5          FDCE                                         r  genblk1[0].u_lstm_unit/q1/out_temp_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/q1/out_temp_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.131ns  (logic 1.089ns (3.613%)  route 29.042ns (96.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         6.344     7.309    genblk1[8].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X108Y30        LUT1 (Prop_lut1_I0_O)        0.124     7.433 f  genblk1[8].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5300, routed)       22.698    30.131    genblk1[0].u_lstm_unit/q1/done_reg_4
    SLICE_X19Y5          FDCE                                         f  genblk1[0].u_lstm_unit/q1/out_temp_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.580     4.617    genblk1[0].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X19Y5          FDCE                                         r  genblk1[0].u_lstm_unit/q1/out_temp_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/q1/out_temp_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.131ns  (logic 1.089ns (3.613%)  route 29.042ns (96.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         6.344     7.309    genblk1[8].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X108Y30        LUT1 (Prop_lut1_I0_O)        0.124     7.433 f  genblk1[8].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5300, routed)       22.698    30.131    genblk1[0].u_lstm_unit/q1/done_reg_4
    SLICE_X18Y5          FDCE                                         f  genblk1[0].u_lstm_unit/q1/out_temp_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       1.580     4.617    genblk1[0].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X18Y5          FDCE                                         r  genblk1[0].u_lstm_unit/q1/out_temp_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[17]
                            (input port)
  Destination:            weight_bf_reg[63][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.156ns (30.081%)  route 0.362ns (69.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  data_in[17] (IN)
                         net (fo=0)                   0.000     0.000    data_in[17]
    G18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  data_in_IBUF[17]_inst/O
                         net (fo=129, routed)         0.362     0.518    data_in_IBUF[17]
    SLICE_X112Y117       FDRE                                         r  weight_bf_reg[63][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.986     2.238    clk_IBUF_BUFG
    SLICE_X112Y117       FDRE                                         r  weight_bf_reg[63][17]/C

Slack:                    inf
  Source:                 data_in[19]
                            (input port)
  Destination:            weight_bf_reg[56][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.172ns (32.289%)  route 0.361ns (67.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  data_in[19] (IN)
                         net (fo=0)                   0.000     0.000    data_in[19]
    F20                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  data_in_IBUF[19]_inst/O
                         net (fo=129, routed)         0.361     0.533    data_in_IBUF[19]
    SLICE_X112Y119       FDRE                                         r  weight_bf_reg[56][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.984     2.236    clk_IBUF_BUFG
    SLICE_X112Y119       FDRE                                         r  weight_bf_reg[56][19]/C

Slack:                    inf
  Source:                 data_in[19]
                            (input port)
  Destination:            weight_bf_reg[57][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.172ns (31.879%)  route 0.368ns (68.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  data_in[19] (IN)
                         net (fo=0)                   0.000     0.000    data_in[19]
    F20                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  data_in_IBUF[19]_inst/O
                         net (fo=129, routed)         0.368     0.540    data_in_IBUF[19]
    SLICE_X111Y120       FDRE                                         r  weight_bf_reg[57][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.983     2.235    clk_IBUF_BUFG
    SLICE_X111Y120       FDRE                                         r  weight_bf_reg[57][19]/C

Slack:                    inf
  Source:                 data_in[21]
                            (input port)
  Destination:            weight_bf_reg[50][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.174ns (32.073%)  route 0.368ns (67.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  data_in[21] (IN)
                         net (fo=0)                   0.000     0.000    data_in[21]
    H18                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  data_in_IBUF[21]_inst/O
                         net (fo=129, routed)         0.368     0.541    data_in_IBUF[21]
    SLICE_X110Y121       FDRE                                         r  weight_bf_reg[50][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.982     2.234    clk_IBUF_BUFG
    SLICE_X110Y121       FDRE                                         r  weight_bf_reg[50][21]/C

Slack:                    inf
  Source:                 data_in[17]
                            (input port)
  Destination:            weight_bf_reg[60][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.156ns (28.637%)  route 0.389ns (71.363%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  data_in[17] (IN)
                         net (fo=0)                   0.000     0.000    data_in[17]
    G18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  data_in_IBUF[17]_inst/O
                         net (fo=129, routed)         0.389     0.545    data_in_IBUF[17]
    SLICE_X112Y116       FDRE                                         r  weight_bf_reg[60][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.987     2.239    clk_IBUF_BUFG
    SLICE_X112Y116       FDRE                                         r  weight_bf_reg[60][17]/C

Slack:                    inf
  Source:                 data_in[21]
                            (input port)
  Destination:            weight_bf_reg[63][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.174ns (30.860%)  route 0.389ns (69.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  data_in[21] (IN)
                         net (fo=0)                   0.000     0.000    data_in[21]
    H18                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  data_in_IBUF[21]_inst/O
                         net (fo=129, routed)         0.389     0.563    data_in_IBUF[21]
    SLICE_X112Y121       FDRE                                         r  weight_bf_reg[63][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.982     2.234    clk_IBUF_BUFG
    SLICE_X112Y121       FDRE                                         r  weight_bf_reg[63][21]/C

Slack:                    inf
  Source:                 data_in[18]
                            (input port)
  Destination:            weight_bf_reg[3][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.172ns (30.171%)  route 0.398ns (69.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  data_in[18] (IN)
                         net (fo=0)                   0.000     0.000    data_in[18]
    G17                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  data_in_IBUF[18]_inst/O
                         net (fo=129, routed)         0.398     0.570    data_in_IBUF[18]
    SLICE_X109Y117       FDRE                                         r  weight_bf_reg[3][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.983     2.235    clk_IBUF_BUFG
    SLICE_X109Y117       FDRE                                         r  weight_bf_reg[3][18]/C

Slack:                    inf
  Source:                 data_in[16]
                            (input port)
  Destination:            weight_bf_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.466%)  route 0.386ns (67.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  data_in[16] (IN)
                         net (fo=0)                   0.000     0.000    data_in[16]
    J20                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  data_in_IBUF[16]_inst/O
                         net (fo=129, routed)         0.386     0.572    data_in_IBUF[16]
    SLICE_X109Y116       FDRE                                         r  weight_bf_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.984     2.236    clk_IBUF_BUFG
    SLICE_X109Y116       FDRE                                         r  weight_bf_reg[2][16]/C

Slack:                    inf
  Source:                 data_in[17]
                            (input port)
  Destination:            weight_bf_reg[62][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.156ns (26.948%)  route 0.423ns (73.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  data_in[17] (IN)
                         net (fo=0)                   0.000     0.000    data_in[17]
    G18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  data_in_IBUF[17]_inst/O
                         net (fo=129, routed)         0.423     0.579    data_in_IBUF[17]
    SLICE_X113Y117       FDRE                                         r  weight_bf_reg[62][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.986     2.238    clk_IBUF_BUFG
    SLICE_X113Y117       FDRE                                         r  weight_bf_reg[62][17]/C

Slack:                    inf
  Source:                 data_in[21]
                            (input port)
  Destination:            weight_bf_reg[58][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.174ns (29.622%)  route 0.412ns (70.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  data_in[21] (IN)
                         net (fo=0)                   0.000     0.000    data_in[21]
    H18                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  data_in_IBUF[21]_inst/O
                         net (fo=129, routed)         0.412     0.586    data_in_IBUF[21]
    SLICE_X111Y119       FDRE                                         r  weight_bf_reg[58][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23823, routed)       0.984     2.236    clk_IBUF_BUFG
    SLICE_X111Y119       FDRE                                         r  weight_bf_reg[58][21]/C





