voltage
voltages
supply
mover
converter
datapath
energy
nr
dfg
dc
ilp
dissipation
conversions
mults
latency
resource
savings
circuit
schedule
capacitance
gebotys
slack
register
clock
scheduling
supplies
dcvs
adder
yingtao
raje
selvaraj
clks
lat
resources
synthesis
delay
power
sarrafzadeh
conversion
rabaey
op
chandrakasan
cmos
deming
mohanty
junjuan
saraju
multiplexer
vlsi
penalties
area
adds
del
automation
period
raghunathan
clocking
multiplier
jha
transistor
enforces
operator
constraint
chip
henry
switching
ling
ranganathan
capacitances
scaling
inequalities
signals
gammadel
voper
chappidi
mesvs
maxres
inki
stratakos
multivoltage
aream
johnson
designs
qu
roy
circuits
candidate
ic
allocated
isolation
unlimited
taewhan
demicheli
jiang
formulation
multiplexers
pf
filter
delays
cong
aided
goodby
accumulates
precedence
battery
permitted
summation
gang
transitive
regions
sample
propagation
destination
unused
fanout
sunil
midway
gate
todaes
oper
hspice
cheol
pedram
layout
partitioning
registers
mani
miodrag
circuitry
behavioral
operating
nominal
efficiency
pj
potkonjak
converters
conv
logic
ranged
searches
specifies
datapaths
cplex
increased
arcs
jason
woo
penalty
swing
microarchitectural
bottleneck
arc
srivastava
kwon
exec
fan
ops
latch
costs
objective
switched
simultaneous
purdue
trade
architectural
kumar
minimization
group
dd
binding
permissions
exercised
vertices
constraints
benefit
xu
shanghai
feasibility
routing
san
publications
bar
load
electronics
supply voltage
supply voltages
nr nr
level converter
level conversions
energy savings
low power
multiple voltage
multiple voltages
energy dissipation
single supply
latency constraints
dc dc
voltage v
data path
dc converter
multiple supply
operation j
voltage scaling
single voltage
schedule slack
power supply
variable voltage
ilp formulation
minimum single
area penalties
latency constraint
circuit resources
destination operations
lower supply
voltage group
voltage selection
three supply
type m
resource constraints
adds 3
voltage results
sample period
control steps
constraint inequalities
voltage design
two supply
converter efficiency
circuit area
clock period
level conversion
power supplies
mults nr
new supply
wang yingtao
already fixed
area penalty
gebotys 1995
different voltages
henry selvaraj
yingtao jiang
jiang henry
mults 3
j 2econv
maximum latency
minimum voltage
free operations
voltage scheduling
voltage reduction
lower voltage
voltage assignment
candidate supply
design automation
power dissipation
chandrakasan et
ling wang
load capacitance
sarrafzadeh 1995
ilp constraint
uniform path
p mohanty
minimum supply
ic layout
particular supply
voltage regions
higher supply
reduced supply
energy estimate
nested summation
saraju p
voltage result
area estimate
voltage search
lat clks
assign voltages
voltage constraints
junjuan xu
voltage assignments
deming chen
partition operations
lower group
converter designs
optimal voltage
roy 1996
voltage processors
area costs
voltages could
mohanty n
latency resource
voltage could
candidate voltages
unused slack
datapath specifications
clock cycles
unlimited resource
rabaey 1996
power scheduling
n ranganathan
pass gate
datapath scheduling
chen jason
data flow
one two
simplified versions
dynamically variable
nr nr nr
single supply voltage
multiple supply voltages
supply voltage v
lower supply voltage
dc dc converter
energy and delay
mults nr nr
minimum single supply
ling wang yingtao
raje and sarrafzadeh
new supply voltage
mults 3 0
yingtao jiang henry
voltage v 2
adds 3 5
jiang henry selvaraj
scheduling and partitioning
register and level
wang yingtao jiang
number of control
chandrakasan et al
x i l
ij i j
raghunathan and jha
clock cycle l
transitive no op
two supply voltages
m s indicates
set of dfg
logic level conversions
dc to dc
multiple voltage design
higher supply voltage
p mohanty n
deming chen jason
three supply voltages
minimum supply voltage
johnson and roy
circuit resources required
resource and supply
variable voltage processors
ilp constraint inequalities
operations are fixed
supply voltage constraints
using multiple supply
saraju p mohanty
lower voltage group
mohanty n ranganathan
used by mover
non uniform path
dynamically variable voltage
particular supply voltage
chen jason cong
voltage v 1
candidate supply voltages
supply voltage results
x j l
voltages and level
low power scheduling
number of resources
resources of type
et al 1995
use of multiple
type of resource
source or destination
assigned to v
synthesis for low
two and three
low power design
vlsi journal v
integration the vlsi
et al 1994
l l 1
adds 2 3
name lat clks
operations are allocated
scheduling with voltage
vs 1 supply
operations not already
datapath energy dissipation
maximum latency constraint
level converter designs
dc conversion efficiency
constraint inequalities corresponding
allocated to supply
voltage processors proceedings
power supply requirements
energy minimization using
