Detected Eval board
Processing page 1
Processing table 1
Text before table: Figure 1. STM32756G-EVAL evaluation board for the STM32. The integrated ST-LINK/V2-1 provides an embedded in-circuit debugger and programmer daughterboard for a specific application. and to develop his applications. Extension headers make it possible to easily connect a SDRAM, Quad-SPI Flash memory, 5.7" TFT LCD with a capacitive touch panel and others) DAC and ADC, digital microphone, IrDA, RF-EEPROM, SRAM, Nor Flash memory, (USB OTG HS, USB OTG FS, Ethernet, Motor control, CAN, microSD card, USART, Audio The full range of hardware features on the board helps the user to evaluate all peripherals development but it is not considered as a final application. support. This evaluation board can be used as a reference design for user application interface, Quad-SPI interface, cryptographic hardware accelerator, JTAG debugging and 1-Mbyte Flash memory, USB HS OTG and USB FS OTG, Ethernet MAC, FMC DACs, two SAIs, 8 to 14-bit digital camera module interface, internal 320+4-Kbyte SRAM interfaces, SDMMC, four USARTs, four UARTs, two CANs, three 12-bit ADCs, two 12-bit I2C interfaces, six SPIs with three multiplexed simplex I2S microcontroller. It features four Cortex® -M7 core-based STM32F756NGH6 platform for STMicroelectronics ARM® The STM32756G-EVAL evaluation board is a complete demonstration and development Introduction Evaluation board with STM32F756NG MCU User manual UM1903
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '']
Connector mapping: {}
Processing page 2
Processing page 3
Processing page 4
Processing page 5
Processing page 6
Processing page 7
Processing page 8
Processing page 9
Processing table 1
Text before table: (cid:54)(cid:88)(cid:83)(cid:83)(cid:79)(cid:92) (cid:22)(cid:17)(cid:22)(cid:57)(cid:3)(cid:51)(cid:82)(cid:90)(cid:72)(cid:85)(cid:3) Figure 2. Hardware Block Diagram microSD card and embedded ST-LINK/V2-1). connectors, Motor control connector, USART, IrDA, Ethernet, Audio, CAN, RF-EEPROM, QSPI Flash memory, Camera module, Color LCD, USB OTG SRAM, Nor Flash memory, illustrates the connection between STM32F756NGH6 MCU and peripherals (SDRAM, TFBGA package) MCU. The hardware block diagram Figure 2: Hardware Block Diagram STM32756G-EVAL evaluation board is designed around the STM32F756NGH6 (216-pin 5 Hardware layout and configuration UM1903 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['(cid:22)(cid:57)(cid:3)(cid:37)(cid:68)(cid:87)(cid:87)(cid:72)(cid:85)(cid:92)']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [')29:dic()58:dic()27:dic()78:dic()78:dic()86:dic()73:dic()3:dic()75:dic()22:dic(']
Connector mapping: {}
Processing row: ['(cid:22)(cid:21)(cid:46)(cid:43)(cid:93)(cid:3)(cid:38)(cid:85)(cid:92)(cid:86)(cid:87)(cid:68)(cid:79)']
Processing table 2
Text before table: (cid:54)(cid:53)(cid:36)(cid:48) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:44)(cid:21)(cid:38) (cid:36)(cid:38)(cid:51)(cid:3)(cid:82)(cid:81)(cid:3) (cid:41)(cid:48)(cid:38) (cid:49)(cid:50)(cid:53)(cid:3)(cid:41)(cid:79)(cid:68)(cid:86)(cid:75) (cid:53)(cid:41)(cid:3)(cid:40)(cid:21)(cid:51)(cid:53)(cid:50)(cid:48)(cid:3)(cid:82)(cid:85)(cid:3) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:86)(cid:70)(cid:85)(cid:72)(cid:72)(cid:81) (cid:39)(cid:36)(cid:51) (cid:45)(cid:55)(cid:36)(cid:42)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:55)(cid:85)(cid:68)(cid:70)(cid:72)(cid:3) (cid:45)(cid:82)(cid:92)(cid:86)(cid:87)(cid:76)(cid:70)(cid:78)(cid:15)(cid:3)(cid:55)(cid:82)(cid:88)(cid:70)(cid:75)(cid:3) (cid:44)(cid:50)(cid:66)(cid:72)(cid:91)(cid:83)(cid:68)(cid:81)(cid:71)(cid:72)(cid:85)(cid:3)(cid:29)(cid:3) (cid:54)(cid:55)(cid:16)(cid:47)(cid:44)(cid:49)(cid:46)(cid:3)(cid:18)(cid:3)(cid:57)(cid:21)(cid:16)(cid:20) (cid:54)(cid:55)(cid:48)(cid:22)(cid:21)(cid:41)(cid:26)(cid:24)(cid:25)(cid:49)(cid:42)(cid:43)(cid:25) (cid:52)(cid:54)(cid:51)(cid:44) (cid:41)(cid:79)(cid:68)(cid:86)(cid:75) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:56)(cid:36)(cid:53)(cid:55)(cid:20) (cid:20)(cid:3)(cid:53)(cid:54)(cid:21)(cid:22)(cid:21)(cid:3)(cid:39)(cid:37)(cid:28)(cid:3) (cid:44)(cid:53)(cid:39)(cid:36)(cid:3)(cid:3) (cid:54)(cid:51)(cid:39)(cid:44)(cid:41)(cid:66)(cid:53)(cid:59) (cid:36)(cid:88)(cid:71)(cid:76)(cid:82)(cid:3)(cid:44)(cid:49) (cid:47)(cid:38)(cid:39) (cid:24)(cid:17)(cid:26)(cid:5)(cid:3)(cid:57)(cid:42)(cid:36)(cid:3)(cid:47)(cid:38)(cid:39) (cid:51)(cid:82)(cid:87)(cid:72)(cid:81)(cid:87)(cid:76)(cid:82)(cid:80)(cid:72)(cid:87)(cid:72)(cid:85) (cid:36)(cid:39)(cid:38) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:55)(cid:51)(cid:44)(cid:56) (cid:54)(cid:58)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:55)(cid:85)(cid:68)(cid:70)(cid:72)(cid:3) (cid:55)(cid:68)(cid:80)(cid:83)(cid:72)(cid:85)(cid:3)(cid:69)(cid:88)(cid:87)(cid:87)(cid:82)(cid:81)(cid:86) (cid:42)(cid:51)(cid:44)(cid:50) (cid:46)(cid:72)(cid:92)(cid:15)(cid:3)(cid:58)(cid:68)(cid:78)(cid:72)(cid:88)(cid:83)(cid:3)(cid:9)(cid:3) (cid:22)(cid:21)(cid:46)(cid:43)(cid:93)(cid:3)(cid:38)(cid:85)(cid:92)(cid:86)(cid:87)(cid:68)(cid:79) (cid:53)(cid:55)(cid:38)(cid:3)(cid:3) (cid:41)(cid:54) (cid:56)(cid:54)(cid:37)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:22)(cid:57)(cid:3)(cid:37)(cid:68)(cid:87)(cid:87)(cid:72)(cid:85)(cid:92) (cid:57)(cid:37)(cid:36)(cid:55) (cid:50)(cid:55)(cid:42)(cid:20)(cid:3) (cid:54)(cid:88)(cid:83)(cid:83)(cid:79)(cid:92) (cid:22)(cid:17)(cid:22)(cid:57)(cid:3)(cid:51)(cid:82)(cid:90)(cid:72)(cid:85)(cid:3) Figure 2. Hardware Block Diagram microSD card and embedded ST-LINK/V2-1). connectors, Motor control connector, USART, IrDA, Ethernet, Audio, CAN, RF-EEPROM, QSPI Flash memory, Camera module, Color LCD, USB OTG SRAM, Nor Flash memory, illustrates the connection between STM32F756NGH6 MCU and peripherals (SDRAM, TFBGA package) MCU. The hardware block diagram Figure 2: Hardware Block Diagram STM32756G-EVAL evaluation board is designed around the STM32F756NGH6 (216-pin 5 Hardware layout and configuration UM1903 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['(cid:54)(cid:36)(cid:44)(cid:21)', None, None]
Header row 2: ['(cid:54)(cid:36)(cid:44)(cid:21)', '', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['(cid:54)(cid:36)(cid:44)(cid:21)', '(cid:54)(cid:36)(cid:44)(cid:21)', '(cid:54)(cid:36)(cid:44)(cid:21)']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [')12:dic()44:dic()63:dic()45:dic(', ')12:dic()44:dic()63:dic()45:dic(', ')12:dic()44:dic()63:dic()45:dic(']
Reversed Header row 2: [')12:dic()44:dic()63:dic()45:dic(', '', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [')12:dic()44:dic()63:dic()45:dic(', ')12:dic()44:dic()63:dic()45:dic(', ')12:dic()44:dic()63:dic()45:dic(']
Connector mapping: {}
Processing row: ['(cid:54)(cid:36)(cid:44)(cid:21)', '', '']
Processing page 10
Processing page 11
Processing page 12
Processing page 13
Processing table 1
Text before table: Table 1. Power related jumpers described in Table 1. The power supply is configured by setting the related jumpers JP2, JP9 and JP13 as in any cases the current will be limited to 600 mA by U17 (ST890). case the jumper JP15 needs to be set to ON, to allow the board to be powered anyway but LD10 remains set to OFF permanently and the board is not powered. Only in this specific Note: In case the board is powered by an USB charger, there is no USB enumeration, so the led such current. Consequently the board is not powered (the led LD10 remains OFF). that request is rejected and enumeration does not succeed if the PC cannot provide 2. 300 mA will be requested at enumeration (since JP15 must be OFF), so there is risk current can be limited by PC. As a consequence the board is not powered correctly. 1. If more than 300 mA current is needed by the board, the PC may be damaged or and the following risks may be encountered: If this order is not respected, the board may be powered by VBUS first then E5V or D5V, Connect the PC to USB connector CN21 • Check red LED LD10 is turned ON • Connect the external power source to PSU or D5V (daughterboard mounted) • Check that JP15 is removed • Connect jumper JP13 for PSU or D5V side • The following power sequence procedure must be respected: UM1903 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP2', 'JP2 is used to measure STM32 current consumption manually by multimeter.\nDefault setting: Fitted']
Processing row: ['JP9', 'V is connected to +3.3 V when JP9 is set as shown to the right\nbat\n(Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP9', 'V is connected to battery when JP9 is set as shown to the right:\nbat\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP13', 'JP13 is used to select one of the six possible power supply resources.\nFor power supply jack (CN17) to the STM32756G-EVAL only, JP13 is set as shown\nto the right (Default setting):\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:19)(cid:57)(cid:20)']
Detected connector: JP13 at position 0
Detected connector: JP13 at position 1
Processing table 2
Text before table: (Default setting): bat V is connected to +3.3 V when JP9 is set as shown to the right Default setting: Fitted JP2 JP2 is used to measure STM32 current consumption manually by multimeter. Jumper Description Table 1. Power related jumpers described in Table 1. The power supply is configured by setting the related jumpers JP2, JP9 and JP13 as in any cases the current will be limited to 600 mA by U17 (ST890). case the jumper JP15 needs to be set to ON, to allow the board to be powered anyway but LD10 remains set to OFF permanently and the board is not powered. Only in this specific Note: In case the board is powered by an USB charger, there is no USB enumeration, so the led such current. Consequently the board is not powered (the led LD10 remains OFF). that request is rejected and enumeration does not succeed if the PC cannot provide 2. 300 mA will be requested at enumeration (since JP15 must be OFF), so there is risk current can be limited by PC. As a consequence the board is not powered correctly. 1. If more than 300 mA current is needed by the board, the PC may be damaged or and the following risks may be encountered: If this order is not respected, the board may be powered by VBUS first then E5V or D5V, Connect the PC to USB connector CN21 • Check red LED LD10 is turned ON • Connect the external power source to PSU or D5V (daughterboard mounted) • Check that JP15 is removed • Connect jumper JP13 for PSU or D5V side • The following power sequence procedure must be respected: UM1903 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 3
Text before table: is connected to battery when JP9 is set as shown to the right: V JP9 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) (Default setting): bat V is connected to +3.3 V when JP9 is set as shown to the right Default setting: Fitted JP2 JP2 is used to measure STM32 current consumption manually by multimeter. Jumper Description Table 1. Power related jumpers described in Table 1. The power supply is configured by setting the related jumpers JP2, JP9 and JP13 as in any cases the current will be limited to 600 mA by U17 (ST890). case the jumper JP15 needs to be set to ON, to allow the board to be powered anyway but LD10 remains set to OFF permanently and the board is not powered. Only in this specific Note: In case the board is powered by an USB charger, there is no USB enumeration, so the led such current. Consequently the board is not powered (the led LD10 remains OFF). that request is rejected and enumeration does not succeed if the PC cannot provide 2. 300 mA will be requested at enumeration (since JP15 must be OFF), so there is risk current can be limited by PC. As a consequence the board is not powered correctly. 1. If more than 300 mA current is needed by the board, the PC may be damaged or and the following risks may be encountered: If this order is not respected, the board may be powered by VBUS first then E5V or D5V, Connect the PC to USB connector CN21 • Check red LED LD10 is turned ON • Connect the external power source to PSU or D5V (daughterboard mounted) • Check that JP15 is removed • Connect jumper JP13 for PSU or D5V side • The following power sequence procedure must be respected: UM1903 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing page 14
Processing table 1
Text before table: Table 1. Power related jumpers (continued) Hardware layout and configuration UM1903
Processing horizontal table...
Processing row: ['JP13', 'For power supply from USB connector of ST-LINK/V2-1 (CN21) to STM32756G-\nEVAL only, JP13 is set as shown to the right:\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:25)(cid:28)(cid:57)(cid:20)', None]
Detected connector: JP13 at position 0
Detected connector: (CN21) at position 1
Processing row: ['JP13', 'For power supply from the daughterboard connectors (CN5 and CN6) to\nSTM32756G-EVAL only, JP13 is set as shown to the right:\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:20)(cid:57)(cid:20)', None]
Detected connector: JP13 at position 0
Detected connector: CN6) at position 1
Processing row: ['JP13', 'For power supply from USB OTG FS2 (CN14) to STM32756G-EVAL only, JP13 is\nset as shown to the right:\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:21)(cid:57)(cid:20)', None]
Detected connector: JP13 at position 0
Detected connector: (CN14) at position 1
Processing row: ['JP13', 'For power supply from USB OTG FS2 (CN14) to STM32756G-EVAL only, JP13 is\nset as shown to the right:\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:21)(cid:57)(cid:20)', '(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:21)(cid:57)(cid:20)']
Detected connector: JP13 at position 0
Detected connector: (CN14) at position 1
Processing row: ['JP13', 'For power supply from USB OTG FS1 (CN13) to STM32756G-EVAL only, JP13 is\nset as shown to the right:\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:22)(cid:57)(cid:20)', '(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:21)(cid:57)(cid:20)']
Detected connector: JP13 at position 0
Detected connector: (CN13) at position 1
Processing page 15
Processing table 1
Text before table: Table 1. Power related jumpers (continued) UM1903 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP13', 'For power supply from USB OTG HS (CN8) to STM32756G-EVAL only, JP13 is set\nas shown to the right:\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:23)(cid:57)(cid:20)']
Detected connector: JP13 at position 0
Detected connector: (CN8) at position 1
Processing row: ['JP13', 'For power supply from power supply jack(CN17) to both STM32756G-EVAL and\ndaughterboard connected on CN5 and CN6, JP13 is set as shown to the right\n(daughterboard must not have its own power supply connected):\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:24)(cid:57)(cid:20)']
Detected connector: JP13 at position 0
Detected connector: jack(CN17) at position 1
Processing table 2
Text before table: (cid:41)(cid:54)(cid:20) (cid:43)(cid:54) (daughterboard must not have its own power supply connected): daughterboard connected on CN5 and CN6, JP13 is set as shown to the right For power supply from power supply jack(CN17) to both STM32756G-EVAL and JP13 (cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:23)(cid:57)(cid:20) (cid:54)(cid:55)(cid:79)(cid:78) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:41)(cid:54)(cid:21) (cid:41)(cid:54)(cid:20) (cid:3) (cid:43)(cid:54) as shown to the right: For power supply from USB OTG HS (CN8) to STM32756G-EVAL only, JP13 is set Jumper Description Table 1. Power related jumpers (continued) UM1903 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing page 16
Processing table 1
Text before table: Table 2. 25 MHz Crystal X1 related solder bridges Hardware layout and configuration UM1903
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['SB27', 'PH0 is connected to 25 MHz crystal when SB27 is open.\n(Default setting)']
Processing row: ['SB27', 'PH0 is connected to extension connector CN5 when SB27 is closed. In such case\nR19 must be removed to avoid disturbance due to the 25 MHz quartz.']
Detected connector: CN5 at position 1
Processing row: ['SB28', 'PH1 is connected to 25MHz crystal when SB28 is open.\n(Default setting)']
Processing row: ['SB28', 'PH1 is connected to extension connector CN5 when SB28 is closed. In such case\nC23 and X1 must be removed to avoid disturbance due to the 25 MHz quartz.']
Detected connector: CN5 at position 1
Processing table 2
Text before table: Table 3. 32KHz Crystal X2 related solder bridges T C23 and X1 must be removed to avoid disturbance due to the 25 MHz quartz. PH1 is connected to extension connector CN5 when SB28 is closed. In such case SB28 (Default setting) PH1 is connected to 25MHz crystal when SB28 is open. R19 must be removed to avoid disturbance due to the 25 MHz quartz. PH0 is connected to extension connector CN5 when SB27 is closed. In such case SB27 (Default setting) PH0 is connected to 25 MHz crystal when SB27 is open. Jumper Description Table 2. 25 MHz Crystal X1 related solder bridges Hardware layout and configuration UM1903
Found connector CN5 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Solder\nBridge', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['egdirB\nredloS', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['SB25', 'PC14 is connected to 32 KHz crystal when SB25 is open.\n(Default setting)']
Processing row: ['SB25', 'PC14 is connected to extension connector CN6 when SB25 is closed. In such case\nR18 must be removed to avoid disturbance due to the 32 Khz quartz.']
Processing row: ['SB26', 'PC15 is connected to 32 KHz crystal when SB26 is open.\n(Default setting)']
Processing row: ['SB26', 'PC15 is connected to extension connector CN6 when SB26 is closed. In such case\nR17 must be removed to avoid disturbance due to the 32 Khz quartz.']
Processing page 17
Processing table 1
Text before table: Table 4. Boot related switch configured also via RS232 connector CN7. programmed in the BOOT_ADD0 and BOOT_ADD1 option bytes. The BOOT can be the boot base address is The boot option is configured by setting switch SW1 (BOOT) and Embedded SRAM for debugging • System memory with boot loader for ISP • Embedded User Flash memory • STM32756G-EVAL evaluation board can boot from: 5.5 Boot option UM1903 Hardware layout and configuration
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Switch configuration', 'Boot address\noption bytes', 'Boot space']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['noitarugifnoc hctiwS', 'setyb noitpo\nsserdda tooB', 'ecaps tooB']
Connector mapping: {}
Processing row: ['0<->1\nSW1', 'BOOT_ADD0 [15:0]', 'STM32756G-EVAL boot from\nBOOT_ADD0[15:0]\nST programmed value: Flash\nmemory on ITCM at 0x0020\n0000 (Default setting).']
Processing row: ['0<->1\nSW1', 'BOOT_ADD1 [15:0]', 'STM32756G-EVAL boot from\nBOOT_ADD1[15:0]\nST programmed value: System\nbootloader at 0x0010 0000']
Processing table 2
Text before table: Table 5. Boot related jumpers bootloader at 0x0010 0000 ST programmed value: System SW1 BOOT_ADD1 [15:0] BOOT_ADD1[15:0] 0<->1 STM32756G-EVAL boot from 0000 (Default setting). memory on ITCM at 0x0020 SW1 ST programmed value: Flash BOOT_ADD0 [15:0] BOOT_ADD0[15:0] 0<->1 STM32756G-EVAL boot from option bytes Switch configuration Boot space Boot address Table 4. Boot related switch configured also via RS232 connector CN7. programmed in the BOOT_ADD0 and BOOT_ADD1 option bytes. The BOOT can be the boot base address is The boot option is configured by setting switch SW1 (BOOT) and Embedded SRAM for debugging • System memory with boot loader for ISP • Embedded User Flash memory • STM32756G-EVAL evaluation board can boot from: 5.5 Boot option UM1903 Hardware layout and configuration
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['repmuJ', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['JP1', 'The Bootloader_BOOT is managed by pin 6 of connector CN7 (RS232 DSR signal)\nwhen JP1 is closed. This configuration is used for boot loader application only.\nDefault setting: Not fitted']
Processing page 18
Processing table 1
Text before table: Table 6. Audio related jumpers EVAL, to receive external audio data. An optical connector CN28, compatible with SPDIF spec, is implemented on STM32756G- STEVAL-MKI129V1 after removing SB20 and SB21. connectors CN24 and CN27 can be used to support MEMS microphone evaluation board Hardware layout and configuration UM1903
Found connector CN28 in table name
Processing vertical table...
Header row 1: ['Jumper', 'Description', None]
Header row 2: ['JP18', 'Data signal on digital microphone is connected to audio codec when JP18 is set as\nshown to the right (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN28 at position 0 in header_row_2
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN28'}}
Processing row: ['JP18', 'Data signal on digital microphone is connected to audio codec when JP18 is set as\nshown to the right (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP18', 'Data signal on digital microphone is connected to I2S port of the STM32F756NGH6\nwhen JP18 is set as shown to the right (it is also needed to set JP5, according to this\ntable):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP18', 'Data signal on digital microphone is connected to I2S port of the STM32F756NGH6\nwhen JP18 is set as shown to the right (it is also needed to set JP5, according to this\ntable):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP19', 'Clock signal on digital microphone is connected to audio codec when JP19 is set as\nshown to the right (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP19', 'Clock signal on digital microphone is connected to audio codec when JP19 is set as\nshown to the right (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP19', 'Clock signal on digital microphone is connected to timer output (PC7) of the\nSTM32F756NGH6, used to divide by two I2S clock, when JP19 is set as shown to\nthe right (it is also needed to set JP4 according to this table):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP19', 'Clock signal on digital microphone is connected to timer output (PC7) of the\nSTM32F756NGH6, used to divide by two I2S clock, when JP19 is set as shown to\nthe right (it is also needed to set JP4 according to this table):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP4', 'PB3 is as TDO/SWO signal when JP4 is set as shown to the right (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP4', 'PB3 is as TDO/SWO signal when JP4 is set as shown to the right (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP4', 'PB3 (I2S Clock) is connected to Timer input (PC6) of the STM32F756NGH6, used\nas microphone clock divider, when JP4 is set as shown to the right (it is also needed\nto set JP19 according to this table):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP4', 'PB3 (I2S Clock) is connected to Timer input (PC6) of the STM32F756NGH6, used\nas microphone clock divider, when JP4 is set as shown to the right (it is also needed\nto set JP19 according to this table):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing page 19
Processing table 1
Text before table: Table 6. Audio related jumpers (continued) UM1903 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP5', 'PD6 is as FMC_NWAIT signal when JP5 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None]
Processing row: ['JP5', 'PD6 is as FMC_NWAIT signal when JP5 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP5', 'PD6 is connected to digital microphone as I2S data signal when JP5 is set as shown\nto the right (it is also needed to set JP18 together according to this table):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP18 at position 1
Processing row: ['JP17', 'Digital microphone power source is connected to +3.3 V power when JP17 is set as\nshown to the right (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP17 at position 0
Detected connector: JP17 at position 1
Processing row: ['JP17', 'Digital microphone power source is connected to +3.3 V power when JP17 is set as\nshown to the right (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP17 at position 0
Detected connector: JP17 at position 1
Processing row: ['JP17', 'Digital microphone power source is connected to MICBIAS1 from WM8994ECS/R\nwhen JP17 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP17 at position 0
Detected connector: JP17 at position 1
Processing row: ['JP17', 'Digital microphone power source is connected to MICBIAS1 from WM8994ECS/R\nwhen JP17 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP17 at position 0
Detected connector: JP17 at position 1
Processing row: ['JP21', 'PA2 is connected to SAI2_SCKB when JP21 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP21 at position 0
Detected connector: JP21 at position 1
Processing row: ['JP21', 'PA2 is connected to SAI2_SCKB when JP21 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP21 at position 0
Detected connector: JP21 at position 1
Processing row: ['JP21', 'PA2 is connected to MII_MDIO (Ethernet) when JP21 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP21 at position 0
Detected connector: JP21 at position 1
Processing row: ['JP22', 'PC1 is connected to SAI1_SDA when JP22 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP22 at position 0
Detected connector: JP22 at position 1
Processing row: ['JP22', 'PC1 is connected to SAI1_SDA when JP22 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP22 at position 0
Detected connector: JP22 at position 1
Processing row: ['JP22', 'PC1 is connected to MII_MDC (Ethernet) when JP22 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP22 at position 0
Detected connector: JP22 at position 1
Processing table 2
Text before table: to the right (it is also needed to set JP18 together according to this table): PD6 is connected to digital microphone as I2S data signal when JP5 is set as shown JP5 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) setting): PD6 is as FMC_NWAIT signal when JP5 is set as shown to the right (Default Jumper Description Table 6. Audio related jumpers (continued) UM1903 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 3
Text before table: PA2 is connected to MII_MDIO (Ethernet) when JP21 is set as shown to the right: JP21 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) setting): PA2 is connected to SAI2_SCKB when JP21 is set as shown to the right (Default (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) when JP17 is set as shown to the right: Digital microphone power source is connected to MICBIAS1 from WM8994ECS/R JP17 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) shown to the right (Default setting): Digital microphone power source is connected to +3.3 V power when JP17 is set as (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) to the right (it is also needed to set JP18 together according to this table): PD6 is connected to digital microphone as I2S data signal when JP5 is set as shown JP5 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) setting): PD6 is as FMC_NWAIT signal when JP5 is set as shown to the right (Default Jumper Description Table 6. Audio related jumpers (continued) UM1903 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 4
Text before table: PC1 is connected to MII_MDC (Ethernet) when JP22 is set as shown to the right: JP22 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) setting): PC1 is connected to SAI1_SDA when JP22 is set as shown to the right (Default (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) PA2 is connected to MII_MDIO (Ethernet) when JP21 is set as shown to the right: JP21 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) setting): PA2 is connected to SAI2_SCKB when JP21 is set as shown to the right (Default (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) when JP17 is set as shown to the right: Digital microphone power source is connected to MICBIAS1 from WM8994ECS/R JP17 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) shown to the right (Default setting): Digital microphone power source is connected to +3.3 V power when JP17 is set as (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) to the right (it is also needed to set JP18 together according to this table): PD6 is connected to digital microphone as I2S data signal when JP5 is set as shown JP5 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) setting): PD6 is as FMC_NWAIT signal when JP5 is set as shown to the right (Default Jumper Description Table 6. Audio related jumpers (continued) UM1903 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing page 20
Processing table 1
Text before table: Table 7. USB OTG FS2 function configuration needed, when using OTG FS2 (CN14), as shown in Table 7. As several OTG FS2 signals are shared with OTG HS ULPI bus, some PCB reworks are with 500 mA current limitation. The evaluation board can be powered by these USB connectors (CN8 or CN14) at 5 V DC Full speed communication via another USB Micro-AB connector (CN14) • PHY (U8) for high speed function. High speed communication via a USB Micro-AB connector (CN8), USB High speed • STM32756G-EVAL evaluation board supports USB OTG FS2: 5.8 USB OTG HS and USB OTG FS2 Note 2 JP8 must be removed when using USB OTG FS as mentioned in Table 9. using OTG function. Note 1 STM32756G-EVAL evaluation board should be powered by external power supply when The red led LD8 will be lit when overcurrent occurs. device VBUS is powered by another USB host when STM32756G-EVAL works as a USB • Power switch (U11) is ON and STM32756G-EVAL works as a USB host • A green led LD7 will be lit in one of these cases: limitation. evaluation board can be powered by this USB connection at 5 V DC with 500 mA current USB Micro-AB connector (CN13) and USB power switch (U11) connected to VBUS. The STM32756G-EVAL evaluation board supports USB OTG full speed communication via a 5.7 USB OTG FS1 Hardware layout and configuration UM1903
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Function', 'Mount', 'Remove']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['noitcnuF', 'tnuoM', 'evomeR']
Connector mapping: {}
Processing row: ['OTG HS-CN8 (Default)', 'R109,R115,SB12,SB15', 'R259,SB13,SB14,SB51']
Processing row: ['OTG FS2-CN14', 'R259,SB13,SB14,SB51', 'R109,R115,SB12,SB15']
Processing page 21
Processing table 1
Text before table: Table 8. USART1 related jumpers LINK/V2-1 controller. Its communication can be changed by setting JP14 and JP20. USART1 of the STM32F756NGH6 microcontroller is shared with RS232/IrDA and ST- Bootloader_BOOT are added on RS232 connector CN7 for ISP support. microcontroller on STM32756G-EVAL evaluation board. The signal Bootloader_RESET and IrDA transceiver U1, which is connected to USART1 of the STM32F756NGH6 RS232 and IrDA communication is supported by D-type 9-pins RS232 connector CN7, and 5.9 RS232 and IrDA UM1903 Hardware layout and configuration
Found connector CN7 in table name
Processing vertical table...
Header row 1: ['Jumper', 'Description', None, None, None]
Header row 2: ['JP14', 'USART1_RX is connected to RS232/IrDA when JP14 is set as shown to the right\n(Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None, None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN7 at position 0 in header_row_2
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN7'}}
Processing row: ['JP14', 'USART1_RX is connected to RS232/IrDA when JP14 is set as shown to the right\n(Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Processing row: ['JP14', 'USART1_RX is connected to ST-LINK/V2-1 controller’s USART_TX when JP14 is\nset as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Processing row: ['JP14', 'USART1_RX is connected to ST-LINK/V2-1 controller’s USART_TX when JP14 is\nset as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Processing row: ['JP20', 'USART1_TX is connected to RS232/IrDA when JP20 is set as shown to the right\n(Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Processing row: ['JP20', 'USART1_TX is connected to RS232/IrDA when JP20 is set as shown to the right\n(Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Processing row: ['JP20', 'USART1_TX is connected to ST-LINK/V2-1 controller’s USART_RX when JP20 is\nset as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Processing row: ['JP20', 'USART1_TX is connected to ST-LINK/V2-1 controller’s USART_RX when JP20 is\nset as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Processing row: ['JP7', 'USART1_RX is connected to RS232 transceiver and RS232 communication is\nenabled when JP14 is set to pin1-2 and JP7 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Processing row: ['JP7', 'USART1_RX is connected to RS232 transceiver and RS232 communication is\nenabled when JP14 is set to pin1-2 and JP7 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Processing row: ['JP7', 'USART1_RX is connected to IrDA transceiver and IrDA communication is enabled\nwhen JP14 is set to pin1-2 and JP7 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Processing row: ['JP7', 'USART1_RX is connected to IrDA transceiver and IrDA communication is enabled\nwhen JP14 is set to pin1-2 and JP7 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Processing page 22
Processing table 1
Text before table: Table 9. CAN related jumpers by setting JP11. High-speed mode, standby mode and slope control mode are available and can be selected bus communication based on 3.3 V CAN transceiver. STM32756G-EVAL evaluation board supports one channel of CAN2.0 A/B compliant CAN 5.12 CAN I2C address of RF-EEPROM is 0b1010000. Note: The CR95HF). the I2C1 bus or by Radio Frequency (RF), using a 13.56 MHz reader (for example, The RF-EEPROM can be accessed by the microcontroller via microcontroller via I2C1 bus. RF-EEPROM daughterboard ANT7-M24LR-A is mounted on CN2 of the STM32F756NGH6 5.11 RF-EEPROM Hardware layout and configuration UM1903
Found connector CN2 in table name
Processing vertical table...
Header row 1: ['Jumper', 'Description', None]
Header row 2: ['JP11', 'CAN transceiver is working in standby mode when JP11 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN2 at position 0 in header_row_2
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN2'}}
Processing row: ['JP11', 'CAN transceiver is working in high-speed mode when JP11 is set as shown to the\nright (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None]
Processing row: ['JP11', 'CAN transceiver is working in high-speed mode when JP11 is set as shown to the\nright (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP11', 'CAN transceiver is working in slope control mode when JP11 is open.', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP12', 'CAN terminal resistor is enabled when JP12 is fitted.\nDefault setting: Not fitted', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP8', 'PA11 is connected with CAN RX signal when JP8 is fitted.\nDefault setting: Not fitted', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing table 2
Text before table: CAN transceiver is working in standby mode when JP11 is set as shown to the right: Jumper Description Table 9. CAN related jumpers by setting JP11. High-speed mode, standby mode and slope control mode are available and can be selected bus communication based on 3.3 V CAN transceiver. STM32756G-EVAL evaluation board supports one channel of CAN2.0 A/B compliant CAN 5.12 CAN I2C address of RF-EEPROM is 0b1010000. Note: The CR95HF). the I2C1 bus or by Radio Frequency (RF), using a 13.56 MHz reader (for example, The RF-EEPROM can be accessed by the microcontroller via microcontroller via I2C1 bus. RF-EEPROM daughterboard ANT7-M24LR-A is mounted on CN2 of the STM32F756NGH6 5.11 RF-EEPROM Hardware layout and configuration UM1903
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', ')3:dic()22:dic()3:dic()12:dic()3:dic()02:dic(', '']
Connector mapping: {}
Processing page 23
Processing table 1
Text before table: Table 10. Ethernet related jumpers UM1903 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP6', '25 MHz clock is provided by external crystal X4 when JP6 is set as shown to the\nright (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None]
Processing row: ['JP6', '25 MHz clock is provided by external crystal X4 when JP6 is set as shown to the\nright (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP6', '25 MHz clock for MII is provided by MCO at PA8 when JP6 is set as shown to the\nright:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP6', '25 MHz clock for MII is provided by MCO at PA8 when JP6 is set as shown to the\nright:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing table 2
Text before table: Table 11. Ethernet related solder bridges (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) right: 25 MHz clock for MII is provided by MCO at PA8 when JP6 is set as shown to the JP6 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) right (Default setting): 25 MHz clock is provided by external crystal X4 when JP6 is set as shown to the Jumper Description Table 10. Ethernet related jumpers UM1903 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['SB36', 'MII CRS on DP83848CVV is connected to PA0 when SB36 is closed and\nSB32,SB34 are open\nDefault setting: Open']
Processing row: ['SB47', 'MII COL on DP83848CVV is connected to PH3 when SB47 is closed and R251 is\nunmounted\nDefault setting: Open']
Processing row: ['SB9', 'MII_RX_ER on DP83848CVV is connected to PI10 when SB9 is closed and R248 is\nunmounted\nDefault setting: Open']
Processing page 24
Processing table 1
Text before table: Table 12. NOR Flash memory related jumpers Hardware layout and configuration UM1903
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP10', 'Write protection is enabled when JP10 is fitted while write protection is disabled\nwhen JP10 is not fitted.\nDefault setting: Not fitted']
Detected connector: JP10 at position 0
Detected connector: JP10 at position 1
Processing row: ['JP5', 'Description of JP5 is in Section 5.6: Audio']
Processing page 25
Processing table 1
Text before table: Table 13. LED related jumpers connected on MFX. 4-general-purpose-color leds (LD 1,2,3,4) are available for the display device and they are 5.18 Display and input devices UM1903 Hardware layout and configuration
Processing horizontal table...
Processing row: ['JP23', 'PB7 is connected to LED3(red) when JP23 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None]
Detected connector: JP23 at position 0
Detected connector: JP23 at position 1
Processing row: ['JP23', 'PB7 is connected to LED3(red) when JP23 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP23 at position 0
Detected connector: JP23 at position 1
Processing row: ['JP23', 'PB7 is used as VSYNC signal of camera when JP23 is set as shown to the right :\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP23 at position 0
Detected connector: JP23 at position 1
Processing row: ['JP24', 'PF10 is connected to LED1(green) when JP24 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP24 at position 0
Detected connector: JP24 at position 1
Processing row: ['JP24', 'PF10 is connected to LED1(green) when JP24 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP24 at position 0
Detected connector: JP24 at position 1
Processing row: ['JP24', 'PF10 is used as analog input from potentiometer when JP24 is set as shown to the\nright :\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP24 at position 0
Detected connector: JP24 at position 1
Processing row: ['JP24', 'PF10 is used as analog input from potentiometer when JP24 is set as shown to the\nright :\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP24 at position 0
Detected connector: JP24 at position 1
Processing table 2
Text before table: PB7 is used as VSYNC signal of camera when JP23 is set as shown to the right : JP23 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) setting): PB7 is connected to LED3(red) when JP23 is set as shown to the right (Default Jumper Description Table 13. LED related jumpers connected on MFX. 4-general-purpose-color leds (LD 1,2,3,4) are available for the display device and they are 5.18 Display and input devices UM1903 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 3
Text before table: Table 14. LCD modules connector (CN20) LCD interface of the STM32F756NGH6 microcontroller. 5.7-inch 640x480-pixel TFT color LCD with capacitive touch panel are connected to RGB input devices. The 4-direction joystick (B3) with selection, Wakeup/Tamper button (B2) are available as (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) right : PF10 is used as analog input from potentiometer when JP24 is set as shown to the JP24 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) setting): PF10 is connected to LED1(green) when JP24 is set as shown to the right (Default (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) PB7 is used as VSYNC signal of camera when JP23 is set as shown to the right : JP23 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) setting): PB7 is connected to LED3(red) when JP23 is set as shown to the right (Default Jumper Description Table 13. LED related jumpers connected on MFX. 4-general-purpose-color leds (LD 1,2,3,4) are available for the display device and they are 5.18 Display and input devices UM1903 Hardware layout and configuration
Found connector CN20 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin No.', 'Description', 'Pin connection', 'Pin No.', 'Description', 'Pin connection']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 4 in header_row_1
Pin name positions: [1, 4]
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 4 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN niP', 'noitpircseD', 'noitcennoc niP', '.oN niP', 'noitpircseD', 'noitcennoc niP']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 4 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['1', 'GND', '-', '2', 'GND', '-']
Processing row: ['3', 'R0', 'PI15', '4', 'G0', 'PJ7']
Processing row: ['5', 'R1', 'PJ0', '6', 'G1', 'PJ8']
Processing row: ['7', 'R2', 'PJ1', '8', 'G2', 'PJ9']
Processing row: ['9', 'R3', 'PJ2', '10', 'G3', 'PJ10']
Processing row: ['11', 'R4', 'PJ3', '12', 'G4', 'PJ11']
Processing row: ['13', 'R5', 'PJ4', '14', 'G5', 'PK0']
Processing row: ['15', 'R6', 'PJ5', '16', 'G6', 'PK1']
Processing row: ['17', 'R7', 'PJ6', '18', 'G7', 'PK2']
Processing row: ['19', 'GND', '-', '20', 'GND', '-']
Processing page 26
Processing table 1
Text before table: Table 14. LCD modules connector (CN20) (continued) Hardware layout and configuration UM1903
Found connector CN20 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin No.', 'Description', 'Pin connection', 'Pin No.', 'Description', 'Pin connection']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 4 in header_row_1
Pin name positions: [1, 4]
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 4 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN niP', 'noitpircseD', 'noitcennoc niP', '.oN niP', 'noitpircseD', 'noitcennoc niP']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 4 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['21', 'B0', 'PJ12', '22', 'ENB', 'PK7']
Processing row: ['23', 'B1', 'PJ13', '24', '-', '-']
Processing row: ['25', 'B2', 'PJ14', '26', 'HSYNC', 'PI12']
Processing row: ['27', 'B3', 'PJ15', '28', 'VSYNC', 'PI13']
Processing row: ['29', 'B4', 'PK3', '30', 'GND', '-']
Processing row: ['31', 'B5', 'PK4', '32', 'CLK', 'PI14']
Processing row: ['33', 'B6', 'PK5', '34', 'GND', '-']
Processing row: ['35', 'B7', 'PK6', '36', 'RESET#', '-']
Processing row: ['37', 'GND', '-', '38', 'I2C1_SDA', 'PB9']
Processing row: ['39', 'INT', 'MFX GPIO14', '40', 'I2C1_SCL', 'PB6']
Processing row: ['41', '-', '-', '42', '-', '-']
Processing row: ['43', 'BL_CTRL', 'PA8', '44', '-', '-']
Processing row: ['45', '5V', '-', '46', '-', '-']
Processing row: ['47', 'BLGND', '-', '48', '-', '-']
Processing row: ['49', 'BLGND', '-', '50', '3.3V', '-']
Processing table 2
Text before table: Figure 5. Orientation setting of the 5.7-inch LCD daughterboard pillars. Refer to Figure 5 for details. The orientation of the 5.7-inch LCD daughterboard can be changed by hinged standoffs and SB57 must be removed and SB60 must be closed. mean of a pulse signal. Since BL_CTRL is shared with MII_MCO, which is in default setting, Note: On a 5.7-inch LCD daughterboard, BL_CTRL(PA8) signal adjusts brightness of backlight by 49 BLGND - 50 3.3V - 47 BLGND - 48 - - 45 5V - 46 - - 43 BL_CTRL PA8 44 - - 41 - - 42 - - 39 INT MFX GPIO14 40 I2C1_SCL PB6 37 GND - 38 I2C1_SDA PB9 35 B7 PK6 36 RESET# - 33 B6 PK5 34 GND - 31 B5 PK4 32 CLK PI14 29 B4 PK3 30 GND - 27 B3 PJ15 28 VSYNC PI13 25 B2 PJ14 26 HSYNC PI12 23 B1 PJ13 24 - - 21 B0 PJ12 22 ENB PK7 Pin No. Description Pin connection Pin No. Description Pin connection Table 14. LCD modules connector (CN20) (continued) Hardware layout and configuration UM1903
Found connector CN20 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['(cid:11)(cid:12)(cid:13)(cid:2)(cid:14)(cid:15)(cid:9)(cid:9)(cid:16)(cid:17)\n(cid:3)(cid:4)(cid:5)(cid:6) (cid:2)\n(cid:101)\n(cid:7)(cid:8)(cid:9)(cid:10)(cid:2)']
Processing row: ['']
Processing table 3
Text before table: (cid:7)(cid:8)(cid:9)(cid:10)(cid:2) (cid:101) (cid:3)(cid:4)(cid:5)(cid:6) (cid:2) (cid:11)(cid:12)(cid:13)(cid:2)(cid:14)(cid:15)(cid:9)(cid:9)(cid:16)(cid:17) Figure 5. Orientation setting of the 5.7-inch LCD daughterboard pillars. Refer to Figure 5 for details. The orientation of the 5.7-inch LCD daughterboard can be changed by hinged standoffs and SB57 must be removed and SB60 must be closed. mean of a pulse signal. Since BL_CTRL is shared with MII_MCO, which is in default setting, Note: On a 5.7-inch LCD daughterboard, BL_CTRL(PA8) signal adjusts brightness of backlight by 49 BLGND - 50 3.3V - 47 BLGND - 48 - - 45 5V - 46 - - 43 BL_CTRL PA8 44 - - 41 - - 42 - - 39 INT MFX GPIO14 40 I2C1_SCL PB6 37 GND - 38 I2C1_SDA PB9 35 B7 PK6 36 RESET# - 33 B6 PK5 34 GND - 31 B5 PK4 32 CLK PI14 29 B4 PK3 30 GND - 27 B3 PJ15 28 VSYNC PI13 25 B2 PJ14 26 HSYNC PI12 23 B1 PJ13 24 - - 21 B0 PJ12 22 ENB PK7 Pin No. Description Pin connection Pin No. Description Pin connection Table 14. LCD modules connector (CN20) (continued) Hardware layout and configuration UM1903
Found connector CN20 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, None, None, None, None, None, None, None, '', None, None]
Header row 2: [None, None, None, None, None, None, None, None, None, '', None, None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, None, None, None, None, None, None, '', '', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, None, None, None, None, None, None, None, '', '', '']
Reversed Header row 2: [None, None, None, None, None, None, None, None, None, '', None, None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, None, None, None, None, None, None, '', '', '']
Connector mapping: {}
Processing row: ['', '', '', '', '', '', '', '', '', '', '', '']
Processing page 27
Processing table 1
Text before table: reworks (Bottom side) Figure 6. STM32756G-EVAL evaluation board motor control PCB marked in orange, while the solder bridges to be closed, are marked in green. Figure 6 and Figure 7 show that all the solder bridges and resistors to be removed, are unconnected and remove R126. PA4 and PA5 are DAC output; when using them for debugging purposes, keep CN4 SB50, SB53, SB56, SB58, SB59, SB62. Mount R14 with 0 ohm resistor. Close SB23, SB30, SB31, SB34, SB35, SB38, SB39, SB40, SB42, SB44, SB46, SB48, • unconnected. no jumper on JP8/JP21/JP22, keep no jumper on JP19 (Pin 2-3), keep CN4 and CN13 SB60, SB61, Remove R95, R100, R241, R252, keep no jumper on JP4 (Pin2-3), keep Open SB5, SB29, SB32, SB36, SB37, SB41, SB43, SB45, SB49, SB52, SB55, SB57, • control connector: peripherals, which share I/Os with motor control connector and connect these I/Os to motor Some PCB reworks are needed for motor control application, to disconnect those channels of PWM control signal, going to the motor driving circuit. current, bus voltage, heatsink temperature, coming from the motor driving board and 6 The available signals on this connector are emergency stop, motor speed, 3 phases motor control and feedback signals to and from motor power-driving board. phase brushless motor control via a 34-pin connector CN1, which provides all required STM32756G-EVAL evaluation board supports both asynchronous and synchronous three- 5.19 Motor control UM1903 Hardware layout and configuration
Found connector CN4 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing page 28
Processing table 1
Text before table: reworks (Top side) Figure 7. STM32756G-EVAL evaluation board motor control PCB Hardware layout and configuration UM1903
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing table 2
Text before table: Table 15. Motor control related solder bridges 1. To remove R95 and R100, open SB5 and mount R14 reworks (Top side) Figure 7. STM32756G-EVAL evaluation board motor control PCB Hardware layout and configuration UM1903
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Solder\nBridges', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['segdirB\nredloS', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['SB1', 'The special motor current sampling operation is enabled when SB1 is closed (PA12\nconnected to PA8). The I/O pins PA12 and PA8 are disconnected and can be used\nby daughterboard when SB1 is not fitted.\nDefault setting: Open']
Processing row: ['SB2', 'SB2 should be kept open when encoder signal is from pin 31 of motor control\nconnector CN1, while it should be kept closed when analog signal is from pin 31 of\nCN1 for special motor.\nDefault setting: Open']
Processing table 3
Text before table: Table 16. MFX signals The signals connected to MFX are listed in Table 16. for 2 LEDs.The communication interface between MFX and STM32F756NGH6 is I2C1 bus. There is a MFX circuit on STM32756G-EVAL evaluation board as IO-expander and driver 5.20 MFX (Multi-Function eXpander) Default setting: Open SB2 CN1 for special motor. connector CN1, while it should be kept closed when analog signal is from pin 31 of SB2 should be kept open when encoder signal is from pin 31 of motor control Default setting: Open SB1 by daughterboard when SB1 is not fitted. connected to PA8). The I/O pins PA12 and PA8 are disconnected and can be used The special motor current sampling operation is enabled when SB1 is closed (PA12 Bridges Description Solder Table 15. Motor control related solder bridges 1. To remove R95 and R100, open SB5 and mount R14 reworks (Top side) Figure 7. STM32756G-EVAL evaluation board motor control PCB Hardware layout and configuration UM1903
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin\nnumber\nof MFX', 'Pin name of\nMFX', 'MFX functions', 'Functions of\nSTM32756G-EVAL', 'Direction\n(For MFX)', 'Terminal\ndevice']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['XFM fo\nrebmun\nniP', 'XFM\nfo eman niP', 'snoitcnuf XFM', 'LAVE-G65723MTS\nfo snoitcnuF', ')XFM roF(\nnoitceriD', 'ecived\nlanimreT']
Connector mapping: {}
Processing row: ['11', 'PA1', 'MFX_GPO1', 'LED2', 'Output', 'LED']
Processing row: ['13', 'PA3', 'MFX_GPO3', 'LED4', 'Output', 'LED']
Processing page 29
Processing table 1
Text before table: Table 16. MFX signals (continued) UM1903 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['15', 'PA5', 'MFX_GPIO5', 'Audio_INT', 'Input', 'Codec']
Processing row: ['16', 'PA6', 'MFX_GPIO6', 'OTG_FS1_\nOverCurrent', 'Input', 'USB_FS1']
Processing row: ['17', 'PA7', 'MFX_GPIO7', 'OTG_FS1_\nPowerSwitchOn', 'Output', 'USB_FS1']
Processing row: ['18', 'PB0', 'MFX_GPIO0', 'JOY_SEL', 'Input', 'Joystick']
Processing row: ['19', 'PB1', 'MFX_GPIO1', 'JOY_DOWN', 'Input', 'Joystick']
Processing row: ['20', 'PB2', 'MFX_GPIO2', 'JOY_LEFT', 'Input', 'Joystick']
Processing row: ['26', 'PB13', 'MFX_GPIO13', 'MII_INT', 'Input', 'Ethernet PHY']
Processing row: ['27', 'PB14', 'MFX_GPIO14', 'LCD_INT', 'Input', 'LCD']
Processing row: ['28', 'PB15', 'MFX_GPIO15', 'microSDcard Detect', 'Input', 'microSD']
Processing row: ['29', 'PA8', 'MFX_GPIO8', 'OTG_FS2_\nOverCurrent', 'Input', 'USB_FS2']
Processing row: ['30', 'PA9', 'MFX_GPIO9', 'OTG_FS2_\nPowerSwitchOn', 'Output', 'USB_FS2']
Processing row: ['31', 'PA10', 'MFX_GPIO10', 'XSDN', 'Output', 'Camera']
Processing row: ['32', 'PA11', 'MFX_GPIO11', 'RSTI', 'Output', 'Camera']
Processing row: ['33', 'PA12', 'MFX_GPIO12', 'Camera_PLUG', 'Input', 'Camera']
Processing row: ['39', 'PB3', 'MFX_GPIO3', 'JOY_RIGHT', 'Input', 'Joystick']
Processing row: ['40', 'PB4', 'MFX_GPIO4', 'JOY_UP', 'Input', 'Joystick']
Processing page 30
Processing table 1
Text before table: Table 17. Motor control connector CN1 (cid:3)(cid:3)(cid:3)(cid:3)(cid:3) (cid:3) (cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:17)(cid:22)(cid:54)(cid:17) (cid:3)(cid:22)(cid:23)(cid:3)(cid:3)(cid:22)(cid:21)(cid:3)(cid:22)(cid:19)(cid:3)(cid:3)(cid:21)(cid:27)(cid:3)(cid:21)(cid:25)(cid:3)(cid:21)(cid:23)(cid:3)(cid:3)(cid:21)(cid:21)(cid:3)(cid:21)(cid:19)(cid:3)(cid:3)(cid:20)(cid:27)(cid:3)(cid:20)(cid:25)(cid:3)(cid:20)(cid:23)(cid:3)(cid:3)(cid:20)(cid:21)(cid:3)(cid:20)(cid:19)(cid:3)(cid:3)(cid:3)(cid:27)(cid:3)(cid:3)(cid:3)(cid:25)(cid:3)(cid:3)(cid:3)(cid:3)(cid:23)(cid:3)(cid:3)(cid:3)(cid:3)(cid:21)(cid:3) (cid:3)(cid:22)(cid:22)(cid:3)(cid:3)(cid:22)(cid:20)(cid:3)(cid:21)(cid:28)(cid:3)(cid:3)(cid:21)(cid:26)(cid:3)(cid:21)(cid:24)(cid:3)(cid:3)(cid:21)(cid:22)(cid:3)(cid:3)(cid:21)(cid:20)(cid:3)(cid:20)(cid:28)(cid:3)(cid:3)(cid:20)(cid:26)(cid:3)(cid:20)(cid:24)(cid:3)(cid:20)(cid:22)(cid:3)(cid:3)(cid:20)(cid:20)(cid:3)(cid:3)(cid:28)(cid:3)(cid:3)(cid:3)(cid:26)(cid:3)(cid:3)(cid:3)(cid:24)(cid:3)(cid:3)(cid:3)(cid:3)(cid:22)(cid:3)(cid:3)(cid:3)(cid:3)(cid:20)(cid:3) (cid:3) Figure 8. Motor control connector CN1 (Top view) 6.1 Motor control connector CN1 6 Connector Connector UM1903
Found connector CN1 in table name
Processing vertical table...
Header row 1: ['Description', 'Pins of the\nSTM32F756NGH6', 'Pin\nnumber\nof CN1', 'Pin\nnumber\nof CN1', 'Pins of the\nSTM32F756NGH6', 'Description']
Detected pin name header: Description at position 0 in header_row_1
Detected pin name header: Description at position 5 in header_row_1
Pin name positions: [0, 5]
Skipping position 0 in header_row_1 because it is a pin name position.
Detected connector: CN1 at position 2 in header_row_1
Detected connector: CN1 at position 3 in header_row_1
Skipping position 5 in header_row_1 because it is a pin name position.
Connector mapping: {2: {'pos': 0, 'name': 'CN1'}, 3: {'pos': 5, 'name': 'CN1'}}
Processing row: ['Emergency\nSTOP', 'PA6', '1', '2', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['MC_UH', 'PC6', '3', '4', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['MC_UL', 'PA7', '5', '6', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['MC_VH', 'PC7', '7', '8', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['MC_VL', 'PB0', '9', '10', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['MC_WH', 'PC8', '11', '12', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['MC_WL', 'PB1', '13', '14', 'PC4', 'BUS VOLTAGE']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['CURRENT A', 'PC1', '15', '16', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['CURRENT B', 'PC2', '17', '18', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['CURRENT C', 'PC3', '19', '20', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['NTC BYPASS\nRELAY', 'PG11', '21', '22', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['DISSIPATIVE\nBRAKE PWM', 'PH6', '23', '24', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['+5V power', '-', '25', '26', 'PC5', 'Heatsink temperature']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['PFC SYNC', 'PA12 and PA8\nSee Table 15 for details', '27', '28', '-', '3.3 V power']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['PFC PWM', 'PA11', '29', '30', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['Encoder A', 'PA0', '31', '32', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['Encoder B', 'PA1', '33', '34', 'PA2', 'Encoder Index']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing page 31
Processing table 1
Text before table: Figure 9. RF-EEPROM daughterboard connector CN2 (Front view) 6.2 RF-EEPROM daughterboard connector CN2 UM1903 Connector
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '(cid:20) (cid:26)\n(cid:21) (cid:27)\n(cid:48)(cid:54)(cid:22)(cid:19)(cid:26)(cid:20)(cid:24)(cid:57)(cid:21)', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', ')12:dic()75:dic()42:dic()02:dic()62:dic()91:dic()22:dic()45:dic()84:dic(\n)72:dic( )12:dic(\n)62:dic( )02:dic(', '']
Connector mapping: {}
Processing table 2
Text before table: Table 18. RF-EEPROM daughterboard connector CN2 (cid:48)(cid:54)(cid:22)(cid:19)(cid:26)(cid:20)(cid:24)(cid:57)(cid:21) (cid:21) (cid:27) (cid:20) (cid:26) Figure 9. RF-EEPROM daughterboard connector CN2 (Front view) 6.2 RF-EEPROM daughterboard connector CN2 UM1903 Connector
Found connector CN2 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN2 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN2 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN2'}, 2: {'pos': 3, 'name': 'CN2'}}
Processing row: ['1', 'I2C1_SDA (PB9)', '5', '+3V3']
Assigned pin name from 'Name' column: PB9 to connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['2', 'NC', '6', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['3', 'I2C1_SCL (PB8)', '7', 'GND']
Assigned pin name from 'Name' column: PB8 to connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['4', 'RESET(PC10)', '8', 'NC']
Assigned pin name from 'Name' column: PC10 to connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing table 3
Text before table: Table 19. Analog input-output connector CN3 (cid:48)(cid:54)(cid:89)(cid:22)(cid:25)(cid:28)(cid:26)(cid:22)(cid:57)(cid:20) (cid:1006) (cid:1005) Figure 10. Analog input-output connector CN3 (Top view) 6.3 Analog input connector CN3 4 RESET(PC10) 8 NC 3 I2C1_SCL (PB8) 7 GND 2 NC 6 NC 1 I2C1_SDA (PB9) 5 +3V3 Pin number Description Pin number Description Table 18. RF-EEPROM daughterboard connector CN2 (cid:48)(cid:54)(cid:22)(cid:19)(cid:26)(cid:20)(cid:24)(cid:57)(cid:21) (cid:21) (cid:27) (cid:20) (cid:26) Figure 9. RF-EEPROM daughterboard connector CN2 (Front view) 6.2 RF-EEPROM daughterboard connector CN2 UM1903 Connector
Found connector CN3 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN3 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN3 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN3'}, 2: {'pos': 3, 'name': 'CN3'}}
Processing row: ['1', 'analog input-output (PF10)', '2', 'GND']
Assigned pin name from 'Name' column: PF10 to connector CN3
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN3
Processing page 32
Processing table 1
Text before table: Table 20. Camera module connector CN4 Figure 11. Camera module connector CN4 (Top view) 6.4 Camera module connector CN4 Connector UM1903
Found connector CN4 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN4 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN4 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN4'}, 2: {'pos': 3, 'name': 'CN4'}}
Processing row: ['', '', '', '']
Processing row: ['1', '+1.8V', '21', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['2', '+1.8V', '22', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['3', 'GND', '23', 'D0(PC6)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Assigned pin name from 'Name' column: PC6 to connector CN4
Processing row: ['4', 'GND', '24', 'D1(PC7)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Assigned pin name from 'Name' column: PC7 to connector CN4
Processing row: ['5', 'D10(PD6)', '25', 'D2(PC8)']
Assigned pin name from 'Name' column: PD6 to connector CN4
Assigned pin name from 'Name' column: PC8 to connector CN4
Processing row: ['6', 'D11(PD2)', '26', 'D3(PC9)']
Assigned pin name from 'Name' column: PD2 to connector CN4
Assigned pin name from 'Name' column: PC9 to connector CN4
Processing row: ['7', 'GND', '27', 'D4(PC11)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Assigned pin name from 'Name' column: PC11 to connector CN4
Processing row: ['8', 'GND', '28', 'D5(PD3)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Assigned pin name from 'Name' column: PD3 to connector CN4
Processing row: ['9', 'D8(PC10)', '29', 'D6(PE5)']
Assigned pin name from 'Name' column: PC10 to connector CN4
Assigned pin name from 'Name' column: PE5 to connector CN4
Processing row: ['10', 'D9(PC12)', '30', 'D7(PE6)']
Assigned pin name from 'Name' column: PC12 to connector CN4
Assigned pin name from 'Name' column: PE6 to connector CN4
Processing row: ['11', 'GND', '31', 'HSYNC(PA4)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Assigned pin name from 'Name' column: PA4 to connector CN4
Processing row: ['12', 'GND', '32', 'VSYNC(PB7)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Assigned pin name from 'Name' column: PB7 to connector CN4
Processing row: ['13', 'I2C1_SCL(PB8)', '33', 'PCLK(PA6)']
Assigned pin name from 'Name' column: PB8 to connector CN4
Assigned pin name from 'Name' column: PA6 to connector CN4
Processing row: ['14', 'I2C1_SDA(PB9)', '34', 'Test point8']
Assigned pin name from 'Name' column: PB9 to connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['15', 'Camera_PLUG\n(MFX GPIO12)', '35', 'Test point11']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['16', 'GND', '36', 'Test point10']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['17', 'RST IN\n(MFX GPIO11)', '37', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['18', 'Test point 7', '38', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['19', 'XSDN\n(MFX GPIO10)', '39', '+2.8V']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['20', 'Camera clock', '40', '+2.8V']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing page 33
Processing table 1
Text before table: Table 21. Daughterboard extension connector CN5 and Table 22 for details. the corresponding function block on STM32756G-EVAL evaluation board. Refer to Table 21 Each pin on CN5 and on CN6 can be used by a daughterboard, after disconnecting it from between CN5 pin1 and CN6 pin1 is 2700 mils (68.58 mm). developing common daughterboards for several ST evaluation boards. The standard width The space between CN5 and CN6 connectors is defined as a standard, this allows on memory connectors (CN10 and CN11), and on connectors CN5 and CN6. standard wrapping board to STM32756G-EVAL evaluation board. All GPIOs are dispatched Two 60-pin male headers CN5 and CN6 can be used to connect with daughterboard or 6.5 Daughterboard extension connector CN5 and CN6 UM1903 Connector
Found connector CN5 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative Function', 'How to disconnect with function\nblock on STM32756G-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN5 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN5'}}
Processing row: ['1', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['3', 'PH0', 'OSC_IN', 'Remove R19, Close SB27']
Assigned pin name from 'Name' column: PH0 to connector CN5
Processing row: ['5', 'RESET#', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['7', 'PF6', 'QSPI_BK1_IO3', 'Remove R237']
Assigned pin name from 'Name' column: PF6 to connector CN5
Processing row: ['9', 'PF10', 'LED1/Potentiometer', 'Keep JP24 on open']
Assigned pin name from 'Name' column: PF10 to connector CN5
Processing row: ['11', 'PC0', 'ULPI_STP', 'Remove R125']
Assigned pin name from 'Name' column: PC0 to connector CN5
Processing row: ['13', 'PA2', 'SAI2_SCKB/MII_MDIO/MC_EnIndex', 'Open SB30, Keep JP21 on open']
Assigned pin name from 'Name' column: PA2 to connector CN5
Processing row: ['15', 'PA0', 'SAI2_SDB/ MII_CRS/MC_ENA', 'Open SB32,SB34,SB36']
Assigned pin name from 'Name' column: PA0 to connector CN5
Processing row: ['17', 'PF8', 'QSPI_BK1_IO0', 'Remove R238']
Assigned pin name from 'Name' column: PF8 to connector CN5
Processing row: ['19', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['21', 'PA4', 'PAR_HSYNC', 'Disconnect CN4']
Assigned pin name from 'Name' column: PA4 to connector CN5
Processing row: ['23', 'PC2', 'MII_TXD2/MC_CurrentB', 'Open SB38, Remove R241']
Assigned pin name from 'Name' column: PC2 to connector CN5
Processing row: ['25', 'PC4', 'MII_RXD0/\nMC_BUSVOLTAGE', 'Open SB40,SB43']
Assigned pin name from 'Name' column: PC4 to connector CN5
Processing row: ['27', 'PC3', 'MII_TX_CLK/ MC_CurrentC', 'Open SB41,SB44']
Assigned pin name from 'Name' column: PC3 to connector CN5
Processing row: ['29', 'PB2', 'QSPI_CLK', '-']
Assigned pin name from 'Name' column: PB2 to connector CN5
Processing row: ['31', 'PJ3', 'LCD_R4', '-']
Assigned pin name from 'Name' column: PJ3 to connector CN5
Processing row: ['33', 'PB10', 'ULPI_D3', 'Remove R102']
Assigned pin name from 'Name' column: PB10 to connector CN5
Processing row: ['35', 'PB14', 'USB_FS2_DM', 'Remove R288, Disconnect CN14']
Assigned pin name from 'Name' column: PB14 to connector CN5
Processing row: ['37', 'PH6', 'MII_RXD2/MC_DissipativeBrake', 'Open SB42,SB45']
Assigned pin name from 'Name' column: PH6 to connector CN5
Processing row: ['39', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['41', 'PB12', 'ULPI_D5/ USB_FS2_ID', 'Open SB51, Remove R109']
Assigned pin name from 'Name' column: PB12 to connector CN5
Processing row: ['43', 'PB13', 'ULPI_D6/ USB_FS2_VBUS', 'Remove R115,R259']
Assigned pin name from 'Name' column: PB13 to connector CN5
Processing row: ['45', 'PJ9', 'LCD_G2', '-']
Assigned pin name from 'Name' column: PJ9 to connector CN5
Processing row: ['47', 'PG7', 'MII_MDC_GPIO', 'Open SB10']
Assigned pin name from 'Name' column: PG7 to connector CN5
Processing page 34
Processing table 1
Text before table: Table 21. Daughterboard extension connector CN5 (continued) Connector UM1903
Found connector CN5 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative Function', 'How to disconnect with function\nblock on STM32756G-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN5 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN5'}}
Processing row: ['49', 'D5V', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['51', 'PG6', 'MII_MDIO_GPIO', 'Open SB11']
Assigned pin name from 'Name' column: PG6 to connector CN5
Processing row: ['53', 'PJ7', 'LCD_G0', '-']
Assigned pin name from 'Name' column: PJ7 to connector CN5
Processing row: ['55', 'PJ10', 'LCD_G3', '-']
Assigned pin name from 'Name' column: PJ10 to connector CN5
Processing row: ['57', 'PJ8', 'LCD_G1', '-']
Assigned pin name from 'Name' column: PJ8 to connector CN5
Processing row: ['59', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['2', 'PI11', 'ULPI_DIR', 'Remove R124']
Assigned pin name from 'Name' column: PI11 to connector CN5
Processing row: ['4', 'PB5', 'ULPI_D7', 'Remove R119']
Assigned pin name from 'Name' column: PB5 to connector CN5
Processing row: ['6', 'PH1', 'OSC_OUT', 'Remove C23,X1, Close SB28']
Assigned pin name from 'Name' column: PH1 to connector CN5
Processing row: ['8', 'PF7', 'QSPI_BK1_IO2', 'Remove R228']
Assigned pin name from 'Name' column: PF7 to connector CN5
Processing row: ['10', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['12', 'PF9', 'QSPI_BK1_IO1', 'Remove R227']
Assigned pin name from 'Name' column: PF9 to connector CN5
Processing row: ['14', 'PA1', 'MII_RX_CLK/MC_ENB', 'Open SB23,SB29']
Assigned pin name from 'Name' column: PA1 to connector CN5
Processing row: ['16', 'PC1', 'SAI1_SDA/MII_MDC/ MC_CurrentA', 'Open SB31, Keep JP22 on open']
Assigned pin name from 'Name' column: PC1 to connector CN5
Processing row: ['18', 'PA3', 'ULPI_D0', 'Remove R88']
Assigned pin name from 'Name' column: PA3 to connector CN5
Processing row: ['20', 'PA6', 'MC_EmergencySTOP/PAR_PCLK', 'Remove SB5,R14']
Assigned pin name from 'Name' column: PA6 to connector CN5
Processing row: ['22', 'PA7', 'MII_RX_DV/MC_UL', 'Open SB35,SB37']
Assigned pin name from 'Name' column: PA7 to connector CN5
Processing row: ['24', 'PA5', 'ULPI_CK', 'Remove R126']
Assigned pin name from 'Name' column: PA5 to connector CN5
Processing row: ['26', 'PB1', 'ULPI_D2/MC_WL', 'Open SB39, Remove R100']
Assigned pin name from 'Name' column: PB1 to connector CN5
Processing row: ['28', 'PH4', 'ULPI_NXT', 'Remove R123']
Assigned pin name from 'Name' column: PH4 to connector CN5
Processing row: ['30', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['32', 'PI14', 'LCD_CLK', '-']
Assigned pin name from 'Name' column: PI14 to connector CN5
Processing row: ['34', 'PJ4', 'LCD_R5', '-']
Assigned pin name from 'Name' column: PJ4 to connector CN5
Processing row: ['36', 'PB11', 'ULPI_D4', 'Remove R106']
Assigned pin name from 'Name' column: PB11 to connector CN5
Processing row: ['38', 'PB15', 'USB_FS2_DP', 'Remove R286, Disconnect CN14']
Assigned pin name from 'Name' column: PB15 to connector CN5
Processing row: ['40', 'PH7', 'MII_RXD3', 'Remove R45']
Assigned pin name from 'Name' column: PH7 to connector CN5
Processing row: ['42', 'PJ5', 'LCD_R6', '-']
Assigned pin name from 'Name' column: PJ5 to connector CN5
Processing row: ['44', 'PJ6', 'LCD_R7', '-']
Assigned pin name from 'Name' column: PJ6 to connector CN5
Processing row: ['46', 'PC5', 'MII_RXD1/MC_HEATSINK', 'Open SB53,SB55']
Assigned pin name from 'Name' column: PC5 to connector CN5
Processing row: ['48', '+3V3', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['50', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['52', 'PB0', 'ULPI_D1/MC_VL', 'Open SB59,Remove R95']
Assigned pin name from 'Name' column: PB0 to connector CN5
Processing row: ['54', 'PJ0', 'LCD_R1', '-']
Assigned pin name from 'Name' column: PJ0 to connector CN5
Processing row: ['56', 'PJ2', 'LCD_R3', '-']
Assigned pin name from 'Name' column: PJ2 to connector CN5
Processing page 35
Processing table 1
Text before table: Table 21. Daughterboard extension connector CN5 (continued) UM1903 Connector
Found connector CN5 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative Function', 'How to disconnect with function\nblock on STM32756G-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN5 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN5'}}
Processing row: ['58', 'PJ1', 'LCD_R2', '-']
Assigned pin name from 'Name' column: PJ1 to connector CN5
Processing row: ['60', '+5V', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing table 2
Text before table: Table 22. Daughterboard extension connector CN6 60 +5V - - 58 PJ1 LCD_R2 - block on STM32756G-EVAL board Pin Description Alternative Function How to disconnect with function Table 21. Daughterboard extension connector CN5 (continued) UM1903 Connector
Found connector CN6 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative Function', 'How to disconnect with function block on\nSTM32756G-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN6 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN6'}}
Processing row: ['1', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['3', 'PC15', 'OSC32_OUT', 'Remove R17, Close SB26']
Assigned pin name from 'Name' column: PC15 to connector CN6
Processing row: ['5', 'PI15', 'LCD_R0', '-']
Assigned pin name from 'Name' column: PI15 to connector CN6
Processing row: ['7', 'PI12', 'LCD_HSYNC', '-']
Assigned pin name from 'Name' column: PI12 to connector CN6
Processing row: ['9', 'PI8', 'EXPANDER_INT', 'Remove R295']
Assigned pin name from 'Name' column: PI8 to connector CN6
Processing row: ['11', 'PK6', 'LCD_B7', '-']
Assigned pin name from 'Name' column: PK6 to connector CN6
Processing row: ['13', 'PK4', 'LCD_B5', '-']
Assigned pin name from 'Name' column: PK4 to connector CN6
Processing row: ['15', 'PG12', 'SPDIF_RX1', 'Remove R215']
Assigned pin name from 'Name' column: PG12 to connector CN6
Processing row: ['17', 'PG9', 'SAI2_FSB', 'Remove R193']
Assigned pin name from 'Name' column: PG9 to connector CN6
Processing row: ['19', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['21', 'PB7', 'LED3/PAR_ VSYNC', 'Keep JP23 on open']
Assigned pin name from 'Name' column: PB7 to connector CN6
Processing row: ['23', 'PD3', 'PAR_D5', 'Disconnect CN4']
Assigned pin name from 'Name' column: PD3 to connector CN6
Processing row: ['25', 'PG13', 'MII_TXD0', 'Remove R243']
Assigned pin name from 'Name' column: PG13 to connector CN6
Processing row: ['27', 'PJ12', 'LCD_B0', '-']
Assigned pin name from 'Name' column: PJ12 to connector CN6
Processing row: ['29', 'PG14', 'MII_TXD1', 'Remove R244']
Assigned pin name from 'Name' column: PG14 to connector CN6
Processing row: ['31', 'PB8', 'I2C1_SCL', 'Remove R5,R195,R290, Disconnect CN4']
Assigned pin name from 'Name' column: PB8 to connector CN6
Processing row: ['33', 'PG11', 'MII_TX_EN/MC_NTC', 'Open SB46, Remove R252']
Assigned pin name from 'Name' column: PG11 to connector CN6
Processing row: ['35', 'PJ11', 'LCD_G4', '-']
Assigned pin name from 'Name' column: PJ11 to connector CN6
Processing row: ['37', 'PK0', 'LCD_G5', '-']
Assigned pin name from 'Name' column: PK0 to connector CN6
Processing row: ['39', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['41', 'PA11', 'CAN1_RX/USB_FS1_DM\n/MC_PFCpwm', 'Open SB50,Remove R284, Keep JP8 on\nopen, Disconnect CN13']
Assigned pin name from 'Name' column: PA11 to connector CN6
Processing row: ['43', 'PA9', 'RS232_IRDA_TX/USB_FS1_\nVBUS', 'Open SB54,Remove R261']
Assigned pin name from 'Name' column: PA9 to connector CN6
Processing row: ['45', 'PB3', 'JTDO- SWO/I2S3_CK', 'Keep JP4 on open']
Assigned pin name from 'Name' column: PB3 to connector CN6
Processing row: ['47', 'PD6', 'NWAIT/I2S3_SD/PAR_D10', 'Keep JP5 on open, Disconnect CN4']
Assigned pin name from 'Name' column: PD6 to connector CN6
Processing row: ['49', 'D5V', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['51', 'PC8', 'SDCARD_D0/MC_WH/PAR_\nD2', 'Open SB58,SB61, Disconnect CN4']
Assigned pin name from 'Name' column: PC8 to connector CN6
Processing page 36
Processing table 1
Text before table: Table 22. Daughterboard extension connector CN6 (continued) Connector UM1903
Found connector CN6 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative Function', 'How to disconnect with function block on\nSTM32756G-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN6 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN6'}}
Processing row: ['53', 'PC11', 'SDCARD_D3 /PAR_D4', 'Remove R275, Disconnect CN4']
Assigned pin name from 'Name' column: PC11 to connector CN6
Processing row: ['55', 'PC10', 'SDCARD_D2/EXT_RESET/P\nAR_D8', 'Remove R16,R281, Disconnect CN4']
Assigned pin name from 'Name' column: PC10 to connector CN6
Processing row: ['57', 'PD2', 'SDCARD_CMD/PAR_D11', 'Open SB63, Disconnect CN4']
Assigned pin name from 'Name' column: PD2 to connector CN6
Processing row: ['59', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['2', 'PI13', 'LCD_VSYNC', '-']
Assigned pin name from 'Name' column: PI13 to connector CN6
Processing row: ['4', 'PC14', 'OSC32_IN', 'Remove R18, Close SB25']
Assigned pin name from 'Name' column: PC14 to connector CN6
Processing row: ['6', 'PC13', 'TAMPER_WAKEUP_KEY', 'Remove R216']
Assigned pin name from 'Name' column: PC13 to connector CN6
Processing row: ['8', 'PK7', 'LCD_ENB', 'Remove R192']
Assigned pin name from 'Name' column: PK7 to connector CN6
Processing row: ['10', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['12', 'PK5', 'LCD_B6', '-']
Assigned pin name from 'Name' column: PK5 to connector CN6
Processing row: ['14', 'PB9', 'I2C1_SDA', 'Remove R3, R189,R291, Disconnect CN4']
Assigned pin name from 'Name' column: PB9 to connector CN6
Processing row: ['16', 'PK3', 'LCD_B4', '-']
Assigned pin name from 'Name' column: PK3 to connector CN6
Processing row: ['18', 'PB6', 'QSPI_BK1_NCS', 'Remove R226']
Assigned pin name from 'Name' column: PB6 to connector CN6
Processing row: ['20', 'PJ14', 'LCD_B2', '-']
Assigned pin name from 'Name' column: PJ14 to connector CN6
Processing row: ['22', 'PJ15', 'LCD_B3', '-']
Assigned pin name from 'Name' column: PJ15 to connector CN6
Processing row: ['24', 'PB4', 'JTRST', 'Remove R112']
Assigned pin name from 'Name' column: PB4 to connector CN6
Processing row: ['26', 'PJ13', 'LCD_B1', '-']
Assigned pin name from 'Name' column: PJ13 to connector CN6
Processing row: ['28', 'PC12', 'SDCARD_CK/ PAR_D9', 'Disconnect CN4,CN16']
Assigned pin name from 'Name' column: PC12 to connector CN6
Processing row: ['30', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['32', 'PA15', 'JTDI', 'Remove R101']
Assigned pin name from 'Name' column: PA15 to connector CN6
Processing row: ['34', 'PK1', 'LCD_G6', '-']
Assigned pin name from 'Name' column: PK1 to connector CN6
Processing row: ['36', 'PA14', 'JTCK-SWCLK', 'Remove R93']
Assigned pin name from 'Name' column: PA14 to connector CN6
Processing row: ['38', 'PK2', 'LCD_G7', '-']
Assigned pin name from 'Name' column: PK2 to connector CN6
Processing row: ['40', 'PA13', 'JTMS-SWDIO', 'Remove R86']
Assigned pin name from 'Name' column: PA13 to connector CN6
Processing row: ['42', 'PA12', 'CAN1_TX/USB_FS1_DP/MC\n_PFCsync2', 'Open SB48,SB49,SB52']
Assigned pin name from 'Name' column: PA12 to connector CN6
Processing row: ['44', 'PA10', 'RS232_IRDA_RX/USB_FS1\n_ID', 'Remove R117, Keep JP14 on open']
Assigned pin name from 'Name' column: PA10 to connector CN6
Processing row: ['46', 'PC9', 'SDCARD_D1/PAR_D3', 'Remove R260, Disconnect CN4']
Assigned pin name from 'Name' column: PC9 to connector CN6
Processing row: ['48', '+3.3V', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['50', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['52', 'PA8', 'LCD_BL_CTRL/MII_MCO/M\nC_PFCsync1', 'Open SB56,SB57,SB60']
Assigned pin name from 'Name' column: PA8 to connector CN6
Processing row: ['54', 'VBUS_FS1', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing page 37
Processing table 1
Text before table: Table 22. Daughterboard extension connector CN6 (continued) UM1903 Connector
Found connector CN6 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative Function', 'How to disconnect with function block on\nSTM32756G-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN6 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN6'}}
Processing row: ['56', 'PC7', 'MC_VH/PAR_D1/MIC_CK', 'Disconnect CN1,CN4, Keep JP19 on open']
Assigned pin name from 'Name' column: PC7 to connector CN6
Processing row: ['58', 'PC6', 'MC_UH/PAR_D0/I2S3_CK', 'Open SB62, Disconnect CN4, Keep JP4 on\nopen']
Assigned pin name from 'Name' column: PC6 to connector CN6
Processing row: ['60', '+5V', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing table 2
Text before table: Table 23. RS232 connector CN7 with ISP support (cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:18)(cid:16)(cid:54)(cid:17) Figure 12. RS232 connector CN7 (Front view) 6.6 RS232 connector CN7 60 +5V - - open 58 PC6 MC_UH/PAR_D0/I2S3_CK Open SB62, Disconnect CN4, Keep JP4 on 56 PC7 MC_VH/PAR_D1/MIC_CK Disconnect CN1,CN4, Keep JP19 on open STM32756G-EVAL board Pin Description Alternative Function How to disconnect with function block on Table 22. Daughterboard extension connector CN6 (continued) UM1903 Connector
Found connector CN7 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN7 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN7 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN7'}, 2: {'pos': 3, 'name': 'CN7'}}
Processing row: ['1', 'NC', '6', 'Bootloader_BOOT']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['2', 'RS232_RX (PA10)', '7', 'NC']
Assigned pin name from 'Name' column: PA10 to connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['3', 'RS232_TX (PA9)', '8', 'Bootloader_RESET']
Assigned pin name from 'Name' column: PA9 to connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['4', 'NC', '9', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['5', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing page 38
Processing table 1
Text before table: Figure 13. USB OTG HS Micro-AB connector CN8 (Front view) 6.7 USB OTG HS Micro-AB connector CN8 Connector UM1903
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['(cid:48)(cid:54)(cid:22)(cid:25)(cid:28)(cid:26)(cid:24)(cid:57)(cid:20)']
Processing row: ['']
Processing table 2
Text before table: Table 24. USB OTG HS Micro-AB connector CN8 (cid:48)(cid:54)(cid:22)(cid:25)(cid:28)(cid:26)(cid:24)(cid:57)(cid:20) Figure 13. USB OTG HS Micro-AB connector CN8 (Front view) 6.7 USB OTG HS Micro-AB connector CN8 Connector UM1903
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'VBUS', '4', 'ID']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['2', 'D-', '5', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'D+', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing table 3
Text before table: Figure 14. Ethernet RJ45 connector CN9 (Front view) 6.8 Ethernet RJ45 connector CN9 3 D+ - - 2 D- 5 GND 1 VBUS 4 ID Pin number Description Pin number Description Table 24. USB OTG HS Micro-AB connector CN8 (cid:48)(cid:54)(cid:22)(cid:25)(cid:28)(cid:26)(cid:24)(cid:57)(cid:20) Figure 13. USB OTG HS Micro-AB connector CN8 (Front view) 6.7 USB OTG HS Micro-AB connector CN8 Connector UM1903
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['', '', '']
Processing row: ['', '', '']
Processing table 4
Text before table: Table 25. RJ45 connector CN9 Figure 14. Ethernet RJ45 connector CN9 (Front view) 6.8 Ethernet RJ45 connector CN9 3 D+ - - 2 D- 5 GND 1 VBUS 4 ID Pin number Description Pin number Description Table 24. USB OTG HS Micro-AB connector CN8 (cid:48)(cid:54)(cid:22)(cid:25)(cid:28)(cid:26)(cid:24)(cid:57)(cid:20) Figure 13. USB OTG HS Micro-AB connector CN8 (Front view) 6.7 USB OTG HS Micro-AB connector CN8 Connector UM1903
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'TxData+', '2', 'TxData-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'RxData+', '4', 'Shield']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['5', 'Shield', '6', 'RxData-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['7', 'Shield', '8', 'Shield']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing page 39
Processing table 1
Text before table: Table 26. Memory connector CN10 1914 mils (48.62 mm). For details on the signals assignment refer to Table 26 and Table 27. common daughterboards. The standard width between CN10 pin 1 and CN11 pin 1 is The space between these two connectors is defined as a standard, which allows to develop and CN6, are available on these two connectors. daughterboard. GPIOs (which work as FMC memory signals) that are not present on CN5 Two 40-pin male headers CN10 and CN11 are used to connect with memory 6.9 Memory connector CN10 and CN11 UM1903 Connector
Found connector CN10 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative function', 'How to disconnect with function block on\nSTM32756G-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN10 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN10'}}
Processing row: ['1', 'PH3', 'SDNE0/MII_COL', 'Open SB47']
Assigned pin name from 'Name' column: PH3 to connector CN10
Processing row: ['3', 'PF13', 'A7', '-']
Assigned pin name from 'Name' column: PF13 to connector CN10
Processing row: ['5', 'PF12', 'A6', '-']
Assigned pin name from 'Name' column: PF12 to connector CN10
Processing row: ['7', 'PG1', 'A11', '-']
Assigned pin name from 'Name' column: PG1 to connector CN10
Processing row: ['9', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing row: ['11', 'PE7', 'D4', '-']
Assigned pin name from 'Name' column: PE7 to connector CN10
Processing row: ['13', 'PE10', 'D7', '-']
Assigned pin name from 'Name' column: PE10 to connector CN10
Processing row: ['15', 'PE12', 'D9', '-']
Assigned pin name from 'Name' column: PE12 to connector CN10
Processing row: ['17', 'PE15', 'D12', '-']
Assigned pin name from 'Name' column: PE15 to connector CN10
Processing row: ['19', 'PE13', 'D10', '-']
Assigned pin name from 'Name' column: PE13 to connector CN10
Processing row: ['21', 'PD11', 'A16', '-']
Assigned pin name from 'Name' column: PD11 to connector CN10
Processing row: ['23', 'PD12', 'A17', '-']
Assigned pin name from 'Name' column: PD12 to connector CN10
Processing row: ['25', 'PG5', 'A15/BA1', '-']
Assigned pin name from 'Name' column: PG5 to connector CN10
Processing row: ['27', 'PH11', 'D19', '-']
Assigned pin name from 'Name' column: PH11 to connector CN10
Processing row: ['29', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing row: ['31', 'PD13', 'A18', '-']
Assigned pin name from 'Name' column: PD13 to connector CN10
Processing row: ['33', 'PG2', 'A12', '-']
Assigned pin name from 'Name' column: PG2 to connector CN10
Processing row: ['35', 'PD8', 'D13', '-']
Assigned pin name from 'Name' column: PD8 to connector CN10
Processing row: ['37', 'PD9', 'D14', '-']
Assigned pin name from 'Name' column: PD9 to connector CN10
Processing row: ['39', 'PD14', 'D0', '-']
Assigned pin name from 'Name' column: PD14 to connector CN10
Processing row: ['2', 'PH5', 'SDNWE', '-']
Assigned pin name from 'Name' column: PH5 to connector CN10
Processing row: ['4', 'PF14', 'A8', '-']
Assigned pin name from 'Name' column: PF14 to connector CN10
Processing row: ['6', 'PG0', 'A10', '-']
Assigned pin name from 'Name' column: PG0 to connector CN10
Processing row: ['8', 'PF11', 'SDNRAS', '-']
Assigned pin name from 'Name' column: PF11 to connector CN10
Processing row: ['10', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing row: ['12', 'PE9', 'D6', '-']
Assigned pin name from 'Name' column: PE9 to connector CN10
Processing row: ['14', 'PE8', 'D5', '-']
Assigned pin name from 'Name' column: PE8 to connector CN10
Processing page 40
Processing table 1
Text before table: Table 26. Memory connector CN10 (continued) Connector UM1903
Found connector CN10 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative function', 'How to disconnect with function block on\nSTM32756G-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN10 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN10'}}
Processing row: ['16', 'PE11', 'D8', '-']
Assigned pin name from 'Name' column: PE11 to connector CN10
Processing row: ['18', 'PF15', 'A9', '-']
Assigned pin name from 'Name' column: PF15 to connector CN10
Processing row: ['20', 'PE14', 'D11', '-']
Assigned pin name from 'Name' column: PE14 to connector CN10
Processing row: ['22', 'PH8', 'D16', '-']
Assigned pin name from 'Name' column: PH8 to connector CN10
Processing row: ['24', 'PH10', 'D18', '-']
Assigned pin name from 'Name' column: PH10 to connector CN10
Processing row: ['26', 'PH9', 'D17', '-']
Assigned pin name from 'Name' column: PH9 to connector CN10
Processing row: ['28', 'PG4', 'A14/BA0', '-']
Assigned pin name from 'Name' column: PG4 to connector CN10
Processing row: ['30', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing row: ['32', 'PH12', 'D20', '-']
Assigned pin name from 'Name' column: PH12 to connector CN10
Processing row: ['34', 'PG3', 'A13', '-']
Assigned pin name from 'Name' column: PG3 to connector CN10
Processing row: ['36', 'PD10', 'D15', '-']
Assigned pin name from 'Name' column: PD10 to connector CN10
Processing row: ['38', 'PD15', 'D1', '-']
Assigned pin name from 'Name' column: PD15 to connector CN10
Processing row: ['40', 'PG8', 'SDCLK/ MII_PPS_OUT', '-']
Assigned pin name from 'Name' column: PG8 to connector CN10
Processing table 2
Text before table: Table 27. Memory connector CN11 40 PG8 SDCLK/ MII_PPS_OUT - 38 PD15 D1 - 36 PD10 D15 - 34 PG3 A13 - 32 PH12 D20 - 30 GND - - 28 PG4 A14/BA0 - 26 PH9 D17 - 24 PH10 D18 - 22 PH8 D16 - 20 PE14 D11 - 18 PF15 A9 - 16 PE11 D8 - STM32756G-EVAL board Pin Description Alternative function How to disconnect with function block on Table 26. Memory connector CN10 (continued) Connector UM1903
Found connector CN11 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative function', 'How to disconnect with function block on\nSTM32756G-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN11 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN11'}}
Processing row: ['1', 'PF5', 'A5', '-']
Assigned pin name from 'Name' column: PF5 to connector CN11
Processing row: ['3', 'PF4', 'A4', '-']
Assigned pin name from 'Name' column: PF4 to connector CN11
Processing row: ['5', 'PF3', 'A3', '-']
Assigned pin name from 'Name' column: PF3 to connector CN11
Processing row: ['7', 'PE6', 'A22/SAI2_MCLK_B/TRACED\n3/PAR_D7', 'Open SB16,SB17,SB18']
Assigned pin name from 'Name' column: PE6 to connector CN11
Processing row: ['9', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing row: ['11', 'PE4', 'A20/TRACED1', 'Open SB6']
Assigned pin name from 'Name' column: PE4 to connector CN11
Processing row: ['13', 'PE3', 'A19/TRACED0', 'Open SB8']
Assigned pin name from 'Name' column: PE3 to connector CN11
Processing row: ['15', 'PI5', 'NBL3', '-']
Assigned pin name from 'Name' column: PI5 to connector CN11
Processing row: ['17', 'PI4', 'NBL2', '-']
Assigned pin name from 'Name' column: PI4 to connector CN11
Processing row: ['19', 'PG15', 'SDNCAS', '-']
Assigned pin name from 'Name' column: PG15 to connector CN11
Processing row: ['21', 'PI10', 'D31/MII_RX_ER', 'Open SB9']
Assigned pin name from 'Name' column: PI10 to connector CN11
Processing row: ['23', 'PE1', 'NBL1', '-']
Assigned pin name from 'Name' column: PE1 to connector CN11
Processing row: ['25', 'PE0', 'NBL0', '-']
Assigned pin name from 'Name' column: PE0 to connector CN11
Processing row: ['27', 'PG10', 'NE3', '-']
Assigned pin name from 'Name' column: PG10 to connector CN11
Processing row: ['29', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing row: ['31', 'PD0', 'D2', '-']
Assigned pin name from 'Name' column: PD0 to connector CN11
Processing row: ['33', 'PI2', 'D26', '-']
Assigned pin name from 'Name' column: PI2 to connector CN11
Processing page 41
Processing table 1
Text before table: Table 27. Memory connector CN11 (continued) UM1903 Connector
Found connector CN11 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative function', 'How to disconnect with function block on\nSTM32756G-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN11 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN11'}}
Processing row: ['35', 'PI1', 'D25', '-']
Assigned pin name from 'Name' column: PI1 to connector CN11
Processing row: ['37', 'PI0', 'D24', '-']
Assigned pin name from 'Name' column: PI0 to connector CN11
Processing row: ['39', 'PH13', 'D21', '-']
Assigned pin name from 'Name' column: PH13 to connector CN11
Processing row: ['2', 'PH2', 'SDCKE0', '-']
Assigned pin name from 'Name' column: PH2 to connector CN11
Processing row: ['4', 'PE5', 'A21/TRACED2/PAR_D6', 'Open SB3,SB4']
Assigned pin name from 'Name' column: PE5 to connector CN11
Processing row: ['6', 'PD6', 'NWAIT /I2S3_SD/PAR_D10', 'Set JP5 on pin1-2, Disconnect CN4']
Assigned pin name from 'Name' column: PD6 to connector CN11
Processing row: ['8', 'PF2', 'A2', '-']
Assigned pin name from 'Name' column: PF2 to connector CN11
Processing row: ['10', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing row: ['12', 'PF1', 'A1', '-']
Assigned pin name from 'Name' column: PF1 to connector CN11
Processing row: ['14', 'PF0', 'A0', '-']
Assigned pin name from 'Name' column: PF0 to connector CN11
Processing row: ['16', 'PE2', 'A23/TRACECLK/ MII_TXD3', 'Open SB7, Remove R247']
Assigned pin name from 'Name' column: PE2 to connector CN11
Processing row: ['18', 'PI7', 'D29', '-']
Assigned pin name from 'Name' column: PI7 to connector CN11
Processing row: ['20', 'PI9', 'D30', '-']
Assigned pin name from 'Name' column: PI9 to connector CN11
Processing row: ['22', 'PI6', 'D28', '-']
Assigned pin name from 'Name' column: PI6 to connector CN11
Processing row: ['24', 'PD7', 'NE1', '-']
Assigned pin name from 'Name' column: PD7 to connector CN11
Processing row: ['26', 'PD5', 'NWE', '-']
Assigned pin name from 'Name' column: PD5 to connector CN11
Processing row: ['28', 'PD4', 'NOE', '-']
Assigned pin name from 'Name' column: PD4 to connector CN11
Processing row: ['30', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing row: ['32', 'PD1', 'D3', '-']
Assigned pin name from 'Name' column: PD1 to connector CN11
Processing row: ['34', 'PI3', 'D27', '-']
Assigned pin name from 'Name' column: PI3 to connector CN11
Processing row: ['36', 'PH15', 'D23', '-']
Assigned pin name from 'Name' column: PH15 to connector CN11
Processing row: ['38', 'PH14', 'D22', '-']
Assigned pin name from 'Name' column: PH14 to connector CN11
Processing row: ['40', '+3.3V', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing page 42
Processing table 1
Text before table: Figure 15. ETM Trace debugging connector CN12 (Top view) 6.10 ETM Trace debugging connector CN12 Connector UM1903
Found connector CN12 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '(cid:20)(cid:28)(cid:3)(cid:3) (cid:20)(cid:26)(cid:3)(cid:3) (cid:20)(cid:24) (cid:20)(cid:22)(cid:3)(cid:3) (cid:20)(cid:20) (cid:28) (cid:26) (cid:24) (cid:22) (cid:20)\n(cid:21)(cid:19)(cid:3)(cid:3) (cid:20)(cid:27) (cid:20)(cid:25) (cid:20)(cid:23)(cid:3)(cid:3) (cid:20)(cid:21) (cid:20)(cid:19) (cid:27) (cid:25) (cid:23) (cid:21)\n(cid:68)(cid:94)(cid:1007)(cid:1004)(cid:1011)(cid:1006)(cid:1006)(cid:115)(cid:1006)', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', ')6001:dic()511:dic()6001:dic()6001:dic()1101:dic()4001:dic()7001:dic()49:dic()86:dic(\n)12:dic( )32:dic( )52:dic( )72:dic( )91:dic()02:dic( )12:dic()02:dic( )3:dic()3:dic()32:dic()02:dic( )52:dic()02:dic( )72:dic()02:dic( )3:dic()3:dic()91:dic()12:dic(\n)02:dic( )22:dic( )42:dic( )62:dic( )82:dic( )02:dic()02:dic( )3:dic()3:dic()22:dic()02:dic( )42:dic()02:dic( )3:dic()3:dic()62:dic()02:dic( )3:dic()3:dic()82:dic()02:dic(', '']
Connector mapping: {}
Processing table 2
Text before table: Table 28. ETM Trace debugging connector CN12 (cid:68)(cid:94)(cid:1007)(cid:1004)(cid:1011)(cid:1006)(cid:1006)(cid:115)(cid:1006) (cid:21)(cid:19)(cid:3)(cid:3) (cid:20)(cid:27) (cid:20)(cid:25) (cid:20)(cid:23)(cid:3)(cid:3) (cid:20)(cid:21) (cid:20)(cid:19) (cid:27) (cid:25) (cid:23) (cid:21) (cid:28) (cid:26) (cid:24) (cid:22) (cid:20)(cid:28)(cid:3)(cid:3) (cid:20)(cid:26)(cid:3)(cid:3) (cid:20)(cid:24) (cid:20)(cid:22)(cid:3)(cid:3) (cid:20)(cid:20) (cid:20) Figure 15. ETM Trace debugging connector CN12 (Top view) 6.10 ETM Trace debugging connector CN12 Connector UM1903
Found connector CN12 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN12 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN12 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN12'}, 2: {'pos': 3, 'name': 'CN12'}}
Processing row: ['1', '+3.3V', '2', 'TMS/PA13']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['3', 'GND', '4', 'TCK/PA14']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['5', 'GND', '6', 'TDO/PB3']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['7', 'KEY', '8', 'TDI/PA15']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['9', 'GND', '10', 'RESET#']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['11', 'GND', '12', 'TraceCLK/PE2']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['13', 'GND', '14', 'TraceD0/PE3 or SWO/PB3']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['15', 'GND', '16', 'TraceD1/PE4 or nTRST/PB4']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['17', 'GND', '18', 'TraceD2/PE5']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['19', 'GND', '20', 'TraceD3/PE6']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing table 3
Text before table: Figure 16. USB OTG FS1 Micro-AB connector CN13 (Front view) 6.11 USB OTG FS1 Micro-AB connector CN13 19 GND 20 TraceD3/PE6 17 GND 18 TraceD2/PE5 15 GND 16 TraceD1/PE4 or nTRST/PB4 13 GND 14 TraceD0/PE3 or SWO/PB3 11 GND 12 TraceCLK/PE2 9 GND 10 RESET# 7 KEY 8 TDI/PA15 5 GND 6 TDO/PB3 3 GND 4 TCK/PA14 1 +3.3V 2 TMS/PA13 number Description Pin number Description Pin Table 28. ETM Trace debugging connector CN12 (cid:68)(cid:94)(cid:1007)(cid:1004)(cid:1011)(cid:1006)(cid:1006)(cid:115)(cid:1006) (cid:21)(cid:19)(cid:3)(cid:3) (cid:20)(cid:27) (cid:20)(cid:25) (cid:20)(cid:23)(cid:3)(cid:3) (cid:20)(cid:21) (cid:20)(cid:19) (cid:27) (cid:25) (cid:23) (cid:21) (cid:28) (cid:26) (cid:24) (cid:22) (cid:20)(cid:28)(cid:3)(cid:3) (cid:20)(cid:26)(cid:3)(cid:3) (cid:20)(cid:24) (cid:20)(cid:22)(cid:3)(cid:3) (cid:20)(cid:20) (cid:20) Figure 15. ETM Trace debugging connector CN12 (Top view) 6.10 ETM Trace debugging connector CN12 Connector UM1903
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['(cid:48)(cid:54)(cid:22)(cid:25)(cid:28)(cid:26)(cid:24)(cid:57)(cid:20)']
Processing row: ['']
Processing page 43
Processing table 1
Text before table: Table 29. USB OTG FS1 Micro-AB connector CN13 UM1903 Connector
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'VBUS (PA9)', '4', 'ID (PA10)']
Assigned pin name from 'Name' column: PA9 to connector GENERAL1
Assigned pin name from 'Name' column: PA10 to connector GENERAL1
Processing row: ['2', 'D- (PA11)', '5', 'GND']
Assigned pin name from 'Name' column: PA11 to connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'D+ (PA12)', '-', '-']
Assigned pin name from 'Name' column: PA12 to connector GENERAL1
Processing table 2
Text before table: Figure 17. USB OTG FS2 Micro-AB connector CN14 (Front view) 6.12 USB OTG FS2 Micro-AB connector CN14 3 D+ (PA12) - - 2 D- (PA11) 5 GND 1 VBUS (PA9) 4 ID (PA10) Pin number Description Pin number Description Table 29. USB OTG FS1 Micro-AB connector CN13 UM1903 Connector
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['(cid:48)(cid:54)(cid:22)(cid:25)(cid:28)(cid:26)(cid:24)(cid:57)(cid:20)']
Processing row: ['']
Processing table 3
Text before table: Table 30. USB OTG FS2 Micro-AB connector CN14 (cid:48)(cid:54)(cid:22)(cid:25)(cid:28)(cid:26)(cid:24)(cid:57)(cid:20) Figure 17. USB OTG FS2 Micro-AB connector CN14 (Front view) 6.12 USB OTG FS2 Micro-AB connector CN14 3 D+ (PA12) - - 2 D- (PA11) 5 GND 1 VBUS (PA9) 4 ID (PA10) Pin number Description Pin number Description Table 29. USB OTG FS1 Micro-AB connector CN13 UM1903 Connector
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'VBUS (PB13)', '4', 'ID (PB12)']
Assigned pin name from 'Name' column: PB13 to connector GENERAL1
Assigned pin name from 'Name' column: PB12 to connector GENERAL1
Processing row: ['2', 'D- (PB14)', '5', 'GND']
Assigned pin name from 'Name' column: PB14 to connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'D+ (PB15)', '-', '-']
Assigned pin name from 'Name' column: PB15 to connector GENERAL1
Processing page 44
Processing table 1
Text before table: Table 31. JTAG/SWD debugging connector CN15 Connector UM1903
Found connector CN15 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN15 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN15 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN15'}, 2: {'pos': 3, 'name': 'CN15'}}
Processing row: ['1', '+3.3V', '2', '+3.3V']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN15
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN15
Processing row: ['3', 'PB4', '4', 'GND']
Assigned pin name from 'Name' column: PB4 to connector CN15
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN15
Processing row: ['5', 'PA15', '6', 'GND']
Assigned pin name from 'Name' column: PA15 to connector CN15
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN15
Processing row: ['7', 'PA13', '8', 'GND']
Assigned pin name from 'Name' column: PA13 to connector CN15
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN15
Processing row: ['9', 'PA14', '10', 'GND']
Assigned pin name from 'Name' column: PA14 to connector CN15
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN15
Processing row: ['11', 'RTCK', '12', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN15
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN15
Processing row: ['13', 'PB3', '14', 'GND']
Assigned pin name from 'Name' column: PB3 to connector CN15
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN15
Processing row: ['15', 'RESET#', '16', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN15
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN15
Processing row: ['17', 'DBGRQ', '18', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN15
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN15
Processing row: ['19', 'DBGACK', '20', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN15
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN15
Processing table 2
Text before table: Table 32. MicroSD connector CN16 Figure 19. MicroSD connector CN16 (Top view) 6.14 MicroSD connector CN16 19 DBGACK 20 GND 17 DBGRQ 18 GND 15 RESET# 16 GND 13 PB3 14 GND 11 RTCK 12 GND 9 PA14 10 GND 7 PA13 8 GND 5 PA15 6 GND 3 PB4 4 GND 1 +3.3V 2 +3.3V Pin number Description Pin number Description Table 31. JTAG/SWD debugging connector CN15 Connector UM1903
Found connector CN16 in table name
Processing vertical table...
Header row 1: ['Pin\nnumber', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN16 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN16 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN16'}, 2: {'pos': 3, 'name': 'CN16'}}
Processing row: ['1', 'SDMMC_D2(PC10)', '6', 'VSS/GND']
Assigned pin name from 'Name' column: PC10 to connector CN16
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN16
Processing row: ['2', 'SDMMC_D3(PC11)', '7', 'SDMMC_D0(PC8)']
Assigned pin name from 'Name' column: PC11 to connector CN16
Assigned pin name from 'Name' column: PC8 to connector CN16
Processing row: ['3', 'SDMMC_CMD(PD2)', '8', 'SDMMC_D1(PC9)']
Assigned pin name from 'Name' column: PD2 to connector CN16
Assigned pin name from 'Name' column: PC9 to connector CN16
Processing page 45
Processing table 1
Text before table: Table 32. MicroSD connector CN16 (continued) UM1903 Connector
Found connector CN16 in table name
Processing vertical table...
Header row 1: ['Pin\nnumber', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN16 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN16 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN16'}, 2: {'pos': 3, 'name': 'CN16'}}
Processing row: ['4', '+3.3V', '9', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN16
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN16
Processing row: ['5', 'SDMMC_CLK(PC12)', '10', 'microSDcard_detect\n(MFX GPIO15)']
Assigned pin name from 'Name' column: PC12 to connector CN16
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN16
Processing table 2
Text before table: Figure 20. Power supply connector CN17 (Front view) positive. external power supply jack (CN17), shown in Figure 20. The central pin of CN17 must be STM32756G-EVAL evaluation board can be powered from a DC 5 V power supply via the 6.15 Power connector CN17 (MFX GPIO15) 5 SDMMC_CLK(PC12) 10 microSDcard_detect 4 +3.3V 9 GND number number Description Description Pin Pin Table 32. MicroSD connector CN16 (continued) UM1903 Connector
Found connector CN17 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['(cid:39)(cid:38)(cid:3)(cid:14)(cid:24)(cid:57)(cid:3)\n(cid:42)(cid:49)(cid:39)(cid:3)\n(cid:3)\n(cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:18)(cid:17)(cid:54)(cid:17)']
Processing page 46
Processing table 1
Text before table: Table 33. USB type B connector CN21 Figure 21. USB type B connector CN21 (Front view) the board. The USB connector CN21 is used to connect the embedded ST-LINK/V2-1 to PC to debug 6.19 ST-LINK/V2-1 USB Type B connector CN21 Connector UM1903
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'VBUS(power)', '4', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['2', 'DM', '5,6', 'Shield']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'DP', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing table 2
Text before table: Table 34. CAN D-type 9-pin male connector CN22 (cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:18)(cid:16)(cid:54)(cid:17) Figure 22. CAN D-type 9-pin male connector CN22 (Front view) 6.20 CAN D-type 9-pin male connector CN22 3 DP - - 2 DM 5,6 Shield 1 VBUS(power) 4 GND Pin number Description Pin number Description Table 33. USB type B connector CN21 Figure 21. USB type B connector CN21 (Front view) the board. The USB connector CN21 is used to connect the embedded ST-LINK/V2-1 to PC to debug 6.19 ST-LINK/V2-1 USB Type B connector CN21 Connector UM1903
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1,4,8,9', 'NC', '7', 'CANH']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['2', 'CANL', '3,5,6', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing page 47
Processing table 1
Text before table: Figure 23. MEMS microphone coupon connectors CN24 and CN27 (Top view) 6.21 MEMS microphone coupon connectors CN24 and CN27 UM1903 Connector
Found connector CN24 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '']
Connector mapping: {}
Processing table 2
Text before table: Table 35. MEMS microphone coupon connectors CN24 and CN27 Figure 23. MEMS microphone coupon connectors CN24 and CN27 (Top view) 6.21 MEMS microphone coupon connectors CN24 and CN27 UM1903 Connector
Found connector CN24 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN24 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN24 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN24'}, 2: {'pos': 3, 'name': 'CN24'}}
Processing row: ['1', 'DATA', '4', 'VDD']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN24
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN24
Processing row: ['2', 'GND', '5', 'L/R']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN24
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN24
Processing row: ['3', 'CLK', '6', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN24
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN24
Processing page 48
Processing table 1
Text before table: Table 36. SPDIF IN connector CN28 Figure 24. SPDIF IN connector CN28 (Front view) 6.24 SPDIF IN connector CN28 Connector UM1903
Found connector CN28 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN28 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN28 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN28'}, 2: {'pos': 3, 'name': 'CN28'}}
Processing row: ['1', 'SPDIF_RX1(PG12)', '3', 'VCC']
Assigned pin name from 'Name' column: PG12 to connector CN28
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN28
Processing row: ['2', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN28
Processing page 49
Processing table 1
Text before table: Figure 25. STM32756G-EVAL evaluation board UM1903 Appendix A Electrical schematics
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', '', "U_Memory U_MCU\nSame length Memory.SchDoc MCU.SchDoc\n+3V3 R R1 19 90 1 1 1K K5 5 U Au_ dA iu od .Sio chDoc 90MHz clock DA SSD D[[ 00 C N.. .. L E32 K13 0]] I2C1_SCL A[0..23] I2C1_SDA D[0..31] SDCLK SDNE0\nI2C1_SCL SAI2_SCKB SDNRAS SAI2_SCKB SDNRAS\nI2C1_SDA SAI2_FSB SDNCAS SAI2_FSB SDNCAS\nSAI2_SDB SDNWE SAI2_SDB SDNWE\nSAI1_SDA SDCKE0 SAI1_SDA SDCKE0\nSAI2_MCLKB FMC_NBL0 MIC_CK FMC_NBL1 I2S3_SD FMC_NBL2 U M_ FM XF .SX chDoc M IS 2A SICI 32 _ __ C SM DKCLKB FF F MM M CC C __ _ NN N BB B LL L 20 1\nAudio_INT SPDIF_OUT FMC_NBL3 MFX_IO5 SPDIF_RX1 FMC_NBL3\nFMC_NE1 FMC_NE3 FMC_NWE U LC_L DC &D C& amC ea rm a&er Ca& onC no en cn toe rc sto .Sr cs hDoc FF F MM M CC C __ _ NN N WE E E1 3\nFMC_NOE I2C1_SCL I2C1_SCL LCD_R[0..7] LCD_R[0..7] FMC_NOE\nFMC_NWAIT I2C1_SDA I2C1_SDA LCD_G[0..7] LCD_G[0..7] FMC_NWAIT\n10MHz clock U_MotorControl MotorControl.SchDoc LCD_B[0..7] LCD_B[0..7] LCD_CLK LCD_CLK LCD_HSYNC LCD_HSYNC\nMC_PFCsync1 LCD_VSYNC LCD_VSYNC MC_PFCsync1\nMC_PFCsync2 LCD_ENB LCD_ENB MC_PFCsync2\nMC_WH MFX_IO10 XSDN LCD_BL_CTRL LCD_BL_CTRL MC_WH\nMC_WL MFX_IO11 RSTI PAR_D[0..11] PAR_D[0..11] MC_WL\nMC_VH MFX_IO12 Camera_PLUG PAR_PCLK PAR_PCLK MC_VH\nMC_VL MFX_IO14 LCD_INT PAR_HSYNC PAR_HSYNC MC_VL\nMC_UH PAR_VSYNC PAR_VSYNC MC_UH\nMC_UL RESET# EXT_RESET EXT_RESET MC_UL\nU CA_C NA &N Q& SQ PIS .SP cI hDoc M M MC CC _ __ C CC u uu r rr r rr e ee n nn t tt B CA MC_CurrentA MC_CurrentB MC_CurrentC\nCAN1_RX MC_EnA CAN1_RX MC_EnA\nQC SA PN I_1 C_T LX K 133MHz clock MMC C_ _E Nn TB C QSPI_BK1_NCS MC_DissipativeBrake Same length CAN1_TX MC_EnB QSPI_CLK MC_NTC QSPI_BK1_NCS MC_DissipativeBrake\nQSPI_BK1_IO0 MC_EmergencySTOP QSPI_BK1_IO0 MC_EmergencySTOP\nQSPI_BK1_IO1 MC_PFCpwm QSPI_BK1_IO1 MC_PFCpwm\nQSPI_BK1_IO2 MC_Heatsink QSPI_BK1_IO2 MC_Heatsink\nQSPI_BK1_IO3 MC_BusVoltage QSPI_BK1_IO3 MC_BusVoltage\nU_Ethernet MC_EnIndex MC_EnIndex\nEthernet.SchDoc U_ExtensionConnector\nMII_INT MII_TX_CLK 25MHz clock ExtensionConnector.SchDoc MFX_IO13 MII_TX_CLK\nMII_TXD0 PA[0..15] MII_TXD0 PA[0..15]\nMII_TXD1 PB[0..15] MII_TXD1 PB[0..15]\nMII_TXD2 PC[0..15] MII_TXD2 PC[0..15]\nMII_TXD3 PD[0..15] MII_TXD3 PD[0..15]\nMM II_II R_ XTX _C_E LN K 25MHz clock P PE F[[ 00 .. .. 11 55 ]] MII_TX_EN PE[0..15] MII_RX_CLK PF[0..15]\nMII_RXD0 PG[0..15] MII_RXD0 PG[0..15]\nMII_RXD1 PH[0..15] MII_RXD1 PH[0..15]\nMII_RXD2 PI[0..15] MII_RXD2 PI[0..15]\nMII_RXD3 PJ[0..15] MII_RXD3 PJ[0..15]\nMII_RX_DV PK[0..7] MII_RX_DV PK[0..7]\nMII_RX_ER FMC_NWAIT MII_RX_ER\nMII_COL RESET# MII_COL RESET#\nM MMM II II _ III __I M_ MMC D DCR IOO CS 25MHz clock U JT_ AJT GA T& DG T I& raT cera .Sce chDoc MII_CRS MII_MCO MII_MDIO MII_MDC TDI\nU Pe_ rP ipe hr J J Ji e OO Op rh YYa Yle __s _r . LSa DSl E Ecs OR h L FWDE ToS NcET# M MII I_ I_M MD uuD SI SO uDC D S__ __ DGG CC _MPP L DI IO O DK 0 2 25 4M MH Hz z c cl lo oc ck k 1 80 4M MH Hz z c cl lo oc ck k TTTTT T T TCM RDR RRRK AS AAAOST / C CCC/ /SS S E EEEWW W _ ___C C DDDD OL K 210IO K U Po_ wP eo rw .Se cr hDoc MII_MDIO_GPIO TRST MII_MDC_GPIO TMS/SWDIO TCK/SWCLK TDO/SWO TRACE_CK MFX_IO0 uSD_CLK TRACE_D0 MFX_IO1 uSD_CMD TRACE_D1 MFX_IO2 uSD_D0 TRACE_D2\nJOY_RIGHT uSD_D1 TRACE_D3 MFX_IO3 uSD_D1 TRACE_D3\nJOY_UP uSD_D2 RESET# MFX_IO4 uSD_D2\nMicroSDCard_Detec Tt AMPER_P Wo Kte Unu t PiS o _D m K_ e ED te Y3 r U ST_ _S LT I_ NL KIN _VK 2_V -12 .S-1 CHDOC uSD_D3 MFX_IO15 Potentiometer TAMPER_WKUP_KEY\nTDI STLK_TX\nTRST STLK_RX MFX_WKUP\nU US_U B_S OB T_O GT .SG chDoc Same length T T TCM DK OS // /SS SWW WCD OLIO K\nO OTT GG __ FF SS 22 __ OPo vw ere CrS uw rreit nc thOn ULP UI_ LD PI[ _0 C..7 K] 60MHz clock RESET# MFX_IO9 ULPI_D[0..7] MFX_IO8 ULPI_CK\nULPI_DIR ULPI_DIR\nULPI_STP ULPI_NXT USB_FS2_DP U_RS232&IrDA RS232&IrDA.SchDoc ULPI_STP ULPI_NXT USB_FS2_DP\nUSB_FS2_DM Bootloader_BOOT0 RS232/IrDA_RX USB_FS2_DM Bootloader_BOOT0\nRESET# USB_FS2_ID Bootloader_RESET RS232/IrDA_TX USB_FS2_ID Bootloader_RESET\nU_USB_OTG_FS 1 3 1 3\nUSB_OTG_FS.SchDoc 2 JP20 2 JP14\nOTG_FS1_PowerSwitchOn USB_FS1_DP MFX_IO7 USB_FS1_DP RS232/IrDA_TX\nOTG_FS1_OverCurrent USB_FS1_DM MFX_IO6 USB_FS1_DM RS232/IrDA_RX\nUSB_FS1_ID Note: 1.Text in italic placed on a wire doesn’t correspond to net name. It just helps to USB_FS1_ID\nidentify rapidly MCU IO related to this wire.\n2.T4 & T5 changed to BSN20, R183 changed to BAT60, C21 & C22 's value changed to 1.5pF, 32K crystal's part number changed to NX3215SA-32.768KHZ-EXS00A-MU00525 from A.1 to B.1 3.CN28 changed to DLR11H0 from A.1 to B.1 MFX_IRQOUT EXPANDER_INT LED1 LED1 LED3 LED3\n4.JP21 & JP22 are added to select MII_MDIO&MII_MDC and SAI on PA2/PC1 from A.1 to B.1 RESET#\n5. JP23 & JP24 are added to select LD1 & LD2 from A.1 to B.1\n6. R188 10Kohm replaced by 4.7Kohm from A.1 to B.1\nTitle:MB1167\nProject:STM327x6G-EVAL\nSize:A3 Reference:MB1167 Revision:B.1\nDate:3/25/2015 Sheet:1 of17", None, None, None, None, '']
Processing table 2
Text before table: MotorControl.SchDoc LCD_CLK LCD_CLK 10MHz clock U_MotorControl LCD_B[0..7] LCD_B[0..7] I2C1_SDA I2C1_SDA LCD_G[0..7] LCD_G[0..7] FMC_NWAIT FMC_NWAIT I2C1_SCL I2C1_SCL LCD_R[0..7] LCD_R[0..7] FMC_NOE FMC_NOE FF MM CC __ NN WE E1 FMC_NWE LC_L DC &D C& amC ea rm a&er Ca& onC no en cn toe rc sto .Sr cs hDoc F M C _ N E 3 FMC_NE3 U FMC_NE1 MFX_IO5 Audio_INT SPDIF_OUT SPDIF_RX1 FMC_NBL3 FMC_NBL3 I2S3_SD IS 2A SICI 32 __ SM DKCLKB FF MM CC __ NN BB LL 20 FMC_NBL2 M_ FM XF .SX chDoc MIC_CK M _ C F M C _ N B L 1 FMC_NBL1 U SAI2_MCLKB FMC_NBL0 SAI1_SDA SAI1_SDA SDCKE0 SDCKE0 SAI2_SDB SAI2_SDB SDNWE SDNWE I2C1_SDA SAI2_FSB SAI2_FSB SDNCAS SDNCAS I2C1_SCL SAI2_SCKB SAI2_SCKB SDNRAS SDNRAS SDNE0 SSD D[[ N.. E32 0]] Au_ dA iu od .Sio chDoc SDCLK C L K13 90MHz clock U I2C1_SDA D[0..31] DA 00 .. R1 19 90 1 1K K5 5 +3V3 I2C1_SCL A[0..23] R 1 MCU.SchDoc Same length Memory.SchDoc U_MCU U_Memory Figure 25. STM32756G-EVAL evaluation board UM1903 Appendix A Electrical schematics
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['MFX_IO10\nMFX_IO11\nMFX_IO12\nMFX_IO14\nMFX_IO13\nMFX_IO0\nMFX_IO1\nMFX_IO2\nMFX_IO3\nMFX_IO4\nMFX_IO15\nMFX_WKUP\nMFX_IO9\nMFX_IO8\nMFX_IO7\nMFX_IO6\nMFX_IRQOUT\nLED1', 'LCD_VSYNC\nLCD_ENB\nXSDN LCD_BL_CTRL\nRSTI PAR_D[0..11]\nCamera_PLUG PAR_PCLK\nLCD_INT PAR_HSYNC\nPAR_VSYNC\nRESET# EXT_RESET\nU_CAN&QSPI\nCAN&QSPI.SchDoc\nCAN1_RX\nQSPI_QC BSA KPN 1I_ _1 C N_T L CX K S Same length 133MHz cloc\nQSPI_BK1_IO0\nQSPI_BK1_IO1\nQSPI_BK1_IO2\nQSPI_BK1_IO3\nU_Ethernet\nEthernet.SchDoc\nMII_INT MII_TX_CLK 25MHz clock\nMII_TXD0\nMII_TXD1\nMII_TXD2\nMII_TXD3\nMM II_II R_ XTX _C_E LN K 25MHz clock\nMII_RXD0\nMII_RXD1\nMII_RXD2\nMII_RXD3\nMII_RX_DV\nMII_RX_ER\nMII_COL\nMII_CRS\nMII_MCO\nM MII I_ I_M MD DIO C 25MHz clock\nRESET# M MII I_ I_M MD DIO C__ GG PPI IO O 25MHz clock\nU_Peripherals\nPeripherals.SchDoc\nJOY_SEL uSD_CLK 24MHz clock', None, 'LCD_VSYNC MC_PFCsync1\nLCD_ENB MC_PFCsync2\nLCD_BL_CTRL MC_WH\nPAR_D[0..11] MC_WL\nPAR_PCLK MC_VH\nPAR_HSYNC MC_VL\nPAR_VSYNC MC_UH\nEXT_RESET MC_UL\nMC_CurrentA\nMC_CurrentB\nMC_CurrentC\nCAN1_RX MC_EnA\nk C QA SPN I1 __ CT LX K MM CC __ NE Tn CB\nQSPI_BK1_NCS MC_DissipativeBrake\nQSPI_BK1_IO0 MC_EmergencySTOP\nQSPI_BK1_IO1 MC_PFCpwm\nQSPI_BK1_IO2 MC_Heatsink\nQSPI_BK1_IO3 MC_BusVoltage\nMC_EnIndex\nMII_TX_CLK\nMII_TXD0 PA[0..15]\nMII_TXD1 PB[0..15]\nMII_TXD2 PC[0..15]\nMII_TXD3 PD[0..15]\nMII_TX_EN PE[0..15]\nMII_RX_CLK PF[0..15]\nMII_RXD0 PG[0..15]\nMII_RXD1 PH[0..15]\nMII_RXD2 PI[0..15]\nMII_RXD3 PJ[0..15]\nMII_RX_DV PK[0..7]\nMII_RX_ER\nMII_COL RESET#\nMII_CRS\nMII_MCO\nMII_MDIO\nMII_MDC TDI\nMII_MDIO_GPIO TRST\nMII_MDC_GPIO TMS/SWDIO\nTCK/SWCLK\nTDO/SWO\nTRACE_CK\nuSD_CLK TRACE_D0\nuSD_CMD TRACE_D1\nuSD_D0 TRACE_D2\nuSD_D1 TRACE_D3\nuSD_D2\nuSD_D3\nPotentiometer\nTAMPER_WKUP_KEY\nULPI_D[0..7]\nULPI_CK\nULPI_DIR\nULPI_STP\nULPI_NXT\nUSB_FS2_DP\nUSB_FS2_DM Bootloader_BOOT0\nUSB_FS2_ID Bootloader_RESET\nUSB_FS1_DP RS232/IrDA_TX\nUSB_FS1_DM RS232/IrDA_RX\nUSB_FS1_ID\nEXPANDER_INT\nLED1', None]
Header row 2: ['MFX_IO10\nMFX_IO11\nMFX_IO12\nMFX_IO14\nMFX_IO13\nMFX_IO0\nMFX_IO1\nMFX_IO2\nMFX_IO3\nMFX_IO4\nMFX_IO15\nMFX_WKUP\nMFX_IO9\nMFX_IO8\nMFX_IO7\nMFX_IO6\nMFX_IRQOUT\nLED1', '', 'JOY_DOWN uSD_CMD\nJOY_LEFT uSD_D0\nJOY_RIGHT uSD_D1\nJOY_UP uSD_D2\nuSD_D3\nMicroSDCard_Detect Potentiometer\nTAMPER_WKUP_KEY\nU_USB_OTG\nUSB_OTG.SchDoc Same length\nO OTT GG __ FF SS 22 __ OPo vw ere CrS uw rreit nc thOn ULP UI_ LD PI[ _0 C..7 K] 60MHz clock\nULPI_DIR\nULPI_STP\nULPI_NXT\nUSB_FS2_DP\nUSB_FS2_DM\nRESET# USB_FS2_ID\nU_USB_OTG_FS\nUSB_OTG_FS.SchDoc\nOTG_FS1_PowerSwitchOn USB_FS1_DP\nOTG_FS1_OverCurrent USB_FS1_DM\nUSB_FS1_ID', 'LCD_VSYNC MC_PFCsync1\nLCD_ENB MC_PFCsync2\nLCD_BL_CTRL MC_WH\nPAR_D[0..11] MC_WL\nPAR_PCLK MC_VH\nPAR_HSYNC MC_VL\nPAR_VSYNC MC_UH\nEXT_RESET MC_UL\nMC_CurrentA\nMC_CurrentB\nMC_CurrentC\nCAN1_RX MC_EnA\nk C QA SPN I1 __ CT LX K MM CC __ NE Tn CB\nQSPI_BK1_NCS MC_DissipativeBrake\nQSPI_BK1_IO0 MC_EmergencySTOP\nQSPI_BK1_IO1 MC_PFCpwm\nQSPI_BK1_IO2 MC_Heatsink\nQSPI_BK1_IO3 MC_BusVoltage\nMC_EnIndex\nMII_TX_CLK\nMII_TXD0 PA[0..15]\nMII_TXD1 PB[0..15]\nMII_TXD2 PC[0..15]\nMII_TXD3 PD[0..15]\nMII_TX_EN PE[0..15]\nMII_RX_CLK PF[0..15]\nMII_RXD0 PG[0..15]\nMII_RXD1 PH[0..15]\nMII_RXD2 PI[0..15]\nMII_RXD3 PJ[0..15]\nMII_RX_DV PK[0..7]\nMII_RX_ER\nMII_COL RESET#\nMII_CRS\nMII_MCO\nMII_MDIO\nMII_MDC TDI\nMII_MDIO_GPIO TRST\nMII_MDC_GPIO TMS/SWDIO\nTCK/SWCLK\nTDO/SWO\nTRACE_CK\nuSD_CLK TRACE_D0\nuSD_CMD TRACE_D1\nuSD_D0 TRACE_D2\nuSD_D1 TRACE_D3\nuSD_D2\nuSD_D3\nPotentiometer\nTAMPER_WKUP_KEY\nULPI_D[0..7]\nULPI_CK\nULPI_DIR\nULPI_STP\nULPI_NXT\nUSB_FS2_DP\nUSB_FS2_DM Bootloader_BOOT0\nUSB_FS2_ID Bootloader_RESET\nUSB_FS1_DP RS232/IrDA_TX\nUSB_FS1_DM RS232/IrDA_RX\nUSB_FS1_ID\nEXPANDER_INT\nLED1', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['MFX_IO10\nMFX_IO11\nMFX_IO12\nMFX_IO14\nMFX_IO13\nMFX_IO0\nMFX_IO1\nMFX_IO2\nMFX_IO3\nMFX_IO4\nMFX_IO15\nMFX_WKUP\nMFX_IO9\nMFX_IO8\nMFX_IO7\nMFX_IO6\nMFX_IRQOUT\nLED1', 'LCD_VSYNC\nLCD_ENB\nXSDN LCD_BL_CTRL\nRSTI PAR_D[0..11]\nCamera_PLUG PAR_PCLK\nLCD_INT PAR_HSYNC\nPAR_VSYNC\nRESET# EXT_RESET\nU_CAN&QSPI\nCAN&QSPI.SchDoc\nCAN1_RX\nQSPI_QC BSA KPN 1I_ _1 C N_T L CX K S Same length 133MHz cloc\nQSPI_BK1_IO0\nQSPI_BK1_IO1\nQSPI_BK1_IO2\nQSPI_BK1_IO3\nU_Ethernet\nEthernet.SchDoc\nMII_INT MII_TX_CLK 25MHz clock\nMII_TXD0\nMII_TXD1\nMII_TXD2\nMII_TXD3\nMM II_II R_ XTX _C_E LN K 25MHz clock\nMII_RXD0\nMII_RXD1\nMII_RXD2\nMII_RXD3\nMII_RX_DV\nMII_RX_ER\nMII_COL\nMII_CRS\nMII_MCO\nM MII I_ I_M MD DIO C 25MHz clock\nRESET# M MII I_ I_M MD DIO C__ GG PPI IO O 25MHz clock\nU_Peripherals\nPeripherals.SchDoc\nJOY_SEL uSD_CLK 24MHz clock', 'LCD_VSYNC\nLCD_ENB\nXSDN LCD_BL_CTRL\nRSTI PAR_D[0..11]\nCamera_PLUG PAR_PCLK\nLCD_INT PAR_HSYNC\nPAR_VSYNC\nRESET# EXT_RESET\nU_CAN&QSPI\nCAN&QSPI.SchDoc\nCAN1_RX\nQSPI_QC BSA KPN 1I_ _1 C N_T L CX K S Same length 133MHz cloc\nQSPI_BK1_IO0\nQSPI_BK1_IO1\nQSPI_BK1_IO2\nQSPI_BK1_IO3\nU_Ethernet\nEthernet.SchDoc\nMII_INT MII_TX_CLK 25MHz clock\nMII_TXD0\nMII_TXD1\nMII_TXD2\nMII_TXD3\nMM II_II R_ XTX _C_E LN K 25MHz clock\nMII_RXD0\nMII_RXD1\nMII_RXD2\nMII_RXD3\nMII_RX_DV\nMII_RX_ER\nMII_COL\nMII_CRS\nMII_MCO\nM MII I_ I_M MD DIO C 25MHz clock\nRESET# M MII I_ I_M MD DIO C__ GG PPI IO O 25MHz clock\nU_Peripherals\nPeripherals.SchDoc\nJOY_SEL uSD_CLK 24MHz clock', 'LCD_VSYNC MC_PFCsync1\nLCD_ENB MC_PFCsync2\nLCD_BL_CTRL MC_WH\nPAR_D[0..11] MC_WL\nPAR_PCLK MC_VH\nPAR_HSYNC MC_VL\nPAR_VSYNC MC_UH\nEXT_RESET MC_UL\nMC_CurrentA\nMC_CurrentB\nMC_CurrentC\nCAN1_RX MC_EnA\nk C QA SPN I1 __ CT LX K MM CC __ NE Tn CB\nQSPI_BK1_NCS MC_DissipativeBrake\nQSPI_BK1_IO0 MC_EmergencySTOP\nQSPI_BK1_IO1 MC_PFCpwm\nQSPI_BK1_IO2 MC_Heatsink\nQSPI_BK1_IO3 MC_BusVoltage\nMC_EnIndex\nMII_TX_CLK\nMII_TXD0 PA[0..15]\nMII_TXD1 PB[0..15]\nMII_TXD2 PC[0..15]\nMII_TXD3 PD[0..15]\nMII_TX_EN PE[0..15]\nMII_RX_CLK PF[0..15]\nMII_RXD0 PG[0..15]\nMII_RXD1 PH[0..15]\nMII_RXD2 PI[0..15]\nMII_RXD3 PJ[0..15]\nMII_RX_DV PK[0..7]\nMII_RX_ER\nMII_COL RESET#\nMII_CRS\nMII_MCO\nMII_MDIO\nMII_MDC TDI\nMII_MDIO_GPIO TRST\nMII_MDC_GPIO TMS/SWDIO\nTCK/SWCLK\nTDO/SWO\nTRACE_CK\nuSD_CLK TRACE_D0\nuSD_CMD TRACE_D1\nuSD_D0 TRACE_D2\nuSD_D1 TRACE_D3\nuSD_D2\nuSD_D3\nPotentiometer\nTAMPER_WKUP_KEY\nULPI_D[0..7]\nULPI_CK\nULPI_DIR\nULPI_STP\nULPI_NXT\nUSB_FS2_DP\nUSB_FS2_DM Bootloader_BOOT0\nUSB_FS2_ID Bootloader_RESET\nUSB_FS1_DP RS232/IrDA_TX\nUSB_FS1_DM RS232/IrDA_RX\nUSB_FS1_ID\nEXPANDER_INT\nLED1', 'LCD_VSYNC MC_PFCsync1\nLCD_ENB MC_PFCsync2\nLCD_BL_CTRL MC_WH\nPAR_D[0..11] MC_WL\nPAR_PCLK MC_VH\nPAR_HSYNC MC_VL\nPAR_VSYNC MC_UH\nEXT_RESET MC_UL\nMC_CurrentA\nMC_CurrentB\nMC_CurrentC\nCAN1_RX MC_EnA\nk C QA SPN I1 __ CT LX K MM CC __ NE Tn CB\nQSPI_BK1_NCS MC_DissipativeBrake\nQSPI_BK1_IO0 MC_EmergencySTOP\nQSPI_BK1_IO1 MC_PFCpwm\nQSPI_BK1_IO2 MC_Heatsink\nQSPI_BK1_IO3 MC_BusVoltage\nMC_EnIndex\nMII_TX_CLK\nMII_TXD0 PA[0..15]\nMII_TXD1 PB[0..15]\nMII_TXD2 PC[0..15]\nMII_TXD3 PD[0..15]\nMII_TX_EN PE[0..15]\nMII_RX_CLK PF[0..15]\nMII_RXD0 PG[0..15]\nMII_RXD1 PH[0..15]\nMII_RXD2 PI[0..15]\nMII_RXD3 PJ[0..15]\nMII_RX_DV PK[0..7]\nMII_RX_ER\nMII_COL RESET#\nMII_CRS\nMII_MCO\nMII_MDIO\nMII_MDC TDI\nMII_MDIO_GPIO TRST\nMII_MDC_GPIO TMS/SWDIO\nTCK/SWCLK\nTDO/SWO\nTRACE_CK\nuSD_CLK TRACE_D0\nuSD_CMD TRACE_D1\nuSD_D0 TRACE_D2\nuSD_D1 TRACE_D3\nuSD_D2\nuSD_D3\nPotentiometer\nTAMPER_WKUP_KEY\nULPI_D[0..7]\nULPI_CK\nULPI_DIR\nULPI_STP\nULPI_NXT\nUSB_FS2_DP\nUSB_FS2_DM Bootloader_BOOT0\nUSB_FS2_ID Bootloader_RESET\nUSB_FS1_DP RS232/IrDA_TX\nUSB_FS1_DM RS232/IrDA_RX\nUSB_FS1_ID\nEXPANDER_INT\nLED1']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['1DEL\nTUOQRI_XFM\n6OI_XFM\n7OI_XFM\n8OI_XFM\n9OI_XFM\nPUKW_XFM\n51OI_XFM\n4OI_XFM\n3OI_XFM\n2OI_XFM\n1OI_XFM\n0OI_XFM\n31OI_XFM\n41OI_XFM\n21OI_XFM\n11OI_XFM\n01OI_XFM', 'kcolc zHM42 KLC_DSu LES_YOJ\ncoDhcS.slarehpireP\nslarehpireP_U\nkcolc zHM52 O OI IPP GG __C OID DM M_I _I IIM M #TESER\nkcolc zHM52 C OID DM M_I _I IIM M\nOCM_IIM\nSRC_IIM\nLOC_IIM\nRE_XR_IIM\nVD_XR_IIM\n3DXR_IIM\n2DXR_IIM\n1DXR_IIM\n0DXR_IIM\nkcolc zHM52 K NL E_C_ XTX _R II_II MM\n3DXT_IIM\n2DXT_IIM\n1DXT_IIM\n0DXT_IIM\nkcolc zHM52 KLC_XT_IIM TNI_IIM\ncoDhcS.tenrehtE\ntenrehtE_U\n3OI_1KB_IPSQ\n2OI_1KB_IPSQ\n1OI_1KB_IPSQ\n0OI_1KB_IPSQ\ncolc zHM331 htgnel emaS S K XC L T_N C 1_ _I1 NPK ASB CQ_IPSQ\nXR_1NAC\ncoDhcS.IPSQ&NAC\nIPSQ&NAC_U\nTESER_TXE #TESER\nCNYSV_RAP\nCNYSH_RAP TNI_DCL\nKLCP_RAP GULP_aremaC\n]11..0[D_RAP ITSR\nLRTC_LB_DCL NDSX\nBNE_DCL\nCNYSV_DCL', 'kcolc zHM42 KLC_DSu LES_YOJ\ncoDhcS.slarehpireP\nslarehpireP_U\nkcolc zHM52 O OI IPP GG __C OID DM M_I _I IIM M #TESER\nkcolc zHM52 C OID DM M_I _I IIM M\nOCM_IIM\nSRC_IIM\nLOC_IIM\nRE_XR_IIM\nVD_XR_IIM\n3DXR_IIM\n2DXR_IIM\n1DXR_IIM\n0DXR_IIM\nkcolc zHM52 K NL E_C_ XTX _R II_II MM\n3DXT_IIM\n2DXT_IIM\n1DXT_IIM\n0DXT_IIM\nkcolc zHM52 KLC_XT_IIM TNI_IIM\ncoDhcS.tenrehtE\ntenrehtE_U\n3OI_1KB_IPSQ\n2OI_1KB_IPSQ\n1OI_1KB_IPSQ\n0OI_1KB_IPSQ\ncolc zHM331 htgnel emaS S K XC L T_N C 1_ _I1 NPK ASB CQ_IPSQ\nXR_1NAC\ncoDhcS.IPSQ&NAC\nIPSQ&NAC_U\nTESER_TXE #TESER\nCNYSV_RAP\nCNYSH_RAP TNI_DCL\nKLCP_RAP GULP_aremaC\n]11..0[D_RAP ITSR\nLRTC_LB_DCL NDSX\nBNE_DCL\nCNYSV_DCL', '1DEL\nTNI_REDNAPXE\nDI_1SF_BSU\nXR_ADrI/232SR MD_1SF_BSU\nXT_ADrI/232SR PD_1SF_BSU\nTESER_redaoltooB DI_2SF_BSU\n0TOOB_redaoltooB MD_2SF_BSU\nPD_2SF_BSU\nTXN_IPLU\nPTS_IPLU\nRID_IPLU\nKC_IPLU\n]7..0[D_IPLU\nYEK_PUKW_REPMAT\nretemoitnetoP\n3D_DSu\n2D_DSu\n3D_ECART 1D_DSu\n2D_ECART 0D_DSu\n1D_ECART DMC_DSu\n0D_ECART KLC_DSu\nKC_ECART\nOWS/ODT\nKLCWS/KCT\nOIDWS/SMT OIPG_CDM_IIM\nTSRT OIPG_OIDM_IIM\nIDT CDM_IIM\nOIDM_IIM\nOCM_IIM\nSRC_IIM\n#TESER LOC_IIM\nRE_XR_IIM\n]7..0[KP VD_XR_IIM\n]51..0[JP 3DXR_IIM\n]51..0[IP 2DXR_IIM\n]51..0[HP 1DXR_IIM\n]51..0[GP 0DXR_IIM\n]51..0[FP KLC_XR_IIM\n]51..0[EP NE_XT_IIM\n]51..0[DP 3DXT_IIM\n]51..0[CP 2DXT_IIM\n]51..0[BP 1DXT_IIM\n]51..0[AP 0DXT_IIM\nKLC_XT_IIM\nxednInE_CM\negatloVsuB_CM 3OI_1KB_IPSQ\nknistaeH_CM 2OI_1KB_IPSQ\nmwpCFP_CM 1OI_1KB_IPSQ\nPOTSycnegremE_CM 0OI_1KB_IPSQ\nekarBevitapissiD_CM SCN_1KB_IPSQ\nBC nT EN __ CC MM K XL TC __ 1I NPS AQ C k\nAnE_CM XR_1NAC\nCtnerruC_CM\nBtnerruC_CM\nAtnerruC_CM\nLU_CM TESER_TXE\nHU_CM CNYSV_RAP\nLV_CM CNYSH_RAP\nHV_CM KLCP_RAP\nLW_CM ]11..0[D_RAP\nHW_CM LRTC_LB_DCL\n2cnysCFP_CM BNE_DCL\n1cnysCFP_CM CNYSV_DCL', '1DEL\nTNI_REDNAPXE\nDI_1SF_BSU\nXR_ADrI/232SR MD_1SF_BSU\nXT_ADrI/232SR PD_1SF_BSU\nTESER_redaoltooB DI_2SF_BSU\n0TOOB_redaoltooB MD_2SF_BSU\nPD_2SF_BSU\nTXN_IPLU\nPTS_IPLU\nRID_IPLU\nKC_IPLU\n]7..0[D_IPLU\nYEK_PUKW_REPMAT\nretemoitnetoP\n3D_DSu\n2D_DSu\n3D_ECART 1D_DSu\n2D_ECART 0D_DSu\n1D_ECART DMC_DSu\n0D_ECART KLC_DSu\nKC_ECART\nOWS/ODT\nKLCWS/KCT\nOIDWS/SMT OIPG_CDM_IIM\nTSRT OIPG_OIDM_IIM\nIDT CDM_IIM\nOIDM_IIM\nOCM_IIM\nSRC_IIM\n#TESER LOC_IIM\nRE_XR_IIM\n]7..0[KP VD_XR_IIM\n]51..0[JP 3DXR_IIM\n]51..0[IP 2DXR_IIM\n]51..0[HP 1DXR_IIM\n]51..0[GP 0DXR_IIM\n]51..0[FP KLC_XR_IIM\n]51..0[EP NE_XT_IIM\n]51..0[DP 3DXT_IIM\n]51..0[CP 2DXT_IIM\n]51..0[BP 1DXT_IIM\n]51..0[AP 0DXT_IIM\nKLC_XT_IIM\nxednInE_CM\negatloVsuB_CM 3OI_1KB_IPSQ\nknistaeH_CM 2OI_1KB_IPSQ\nmwpCFP_CM 1OI_1KB_IPSQ\nPOTSycnegremE_CM 0OI_1KB_IPSQ\nekarBevitapissiD_CM SCN_1KB_IPSQ\nBC nT EN __ CC MM K XL TC __ 1I NPS AQ C k\nAnE_CM XR_1NAC\nCtnerruC_CM\nBtnerruC_CM\nAtnerruC_CM\nLU_CM TESER_TXE\nHU_CM CNYSV_RAP\nLV_CM CNYSH_RAP\nHV_CM KLCP_RAP\nLW_CM ]11..0[D_RAP\nHW_CM LRTC_LB_DCL\n2cnysCFP_CM BNE_DCL\n1cnysCFP_CM CNYSV_DCL']
Reversed Header row 2: ['1DEL\nTUOQRI_XFM\n6OI_XFM\n7OI_XFM\n8OI_XFM\n9OI_XFM\nPUKW_XFM\n51OI_XFM\n4OI_XFM\n3OI_XFM\n2OI_XFM\n1OI_XFM\n0OI_XFM\n31OI_XFM\n41OI_XFM\n21OI_XFM\n11OI_XFM\n01OI_XFM', '', 'DI_1SF_BSU\nMD_1SF_BSU tnerruCrevO_1SF_GTO\nPD_1SF_BSU nOhctiwSrewoP_1SF_GTO\ncoDhcS.SF_GTO_BSU\nSF_GTO_BSU_U\nDI_2SF_BSU #TESER\nMD_2SF_BSU\nPD_2SF_BSU\nTXN_IPLU\nPTS_IPLU\nRID_IPLU\nkcolc zHM06 ]K 7..C 0_ [IP DL _IU PLU nOht cn tierr wu SrC ere wv oPO __ 22 SS FF __ GG TTO O\nhtgnel emaS coDhcS.GTO_BSU\nGTO_BSU_U\nYEK_PUKW_REPMAT\nretemoitnetoP tceteD_draCDSorciM\n3D_DSu\n2D_DSu PU_YOJ\n1D_DSu THGIR_YOJ\n0D_DSu TFEL_YOJ\nDMC_DSu NWOD_YOJ', '1DEL\nTNI_REDNAPXE\nDI_1SF_BSU\nXR_ADrI/232SR MD_1SF_BSU\nXT_ADrI/232SR PD_1SF_BSU\nTESER_redaoltooB DI_2SF_BSU\n0TOOB_redaoltooB MD_2SF_BSU\nPD_2SF_BSU\nTXN_IPLU\nPTS_IPLU\nRID_IPLU\nKC_IPLU\n]7..0[D_IPLU\nYEK_PUKW_REPMAT\nretemoitnetoP\n3D_DSu\n2D_DSu\n3D_ECART 1D_DSu\n2D_ECART 0D_DSu\n1D_ECART DMC_DSu\n0D_ECART KLC_DSu\nKC_ECART\nOWS/ODT\nKLCWS/KCT\nOIDWS/SMT OIPG_CDM_IIM\nTSRT OIPG_OIDM_IIM\nIDT CDM_IIM\nOIDM_IIM\nOCM_IIM\nSRC_IIM\n#TESER LOC_IIM\nRE_XR_IIM\n]7..0[KP VD_XR_IIM\n]51..0[JP 3DXR_IIM\n]51..0[IP 2DXR_IIM\n]51..0[HP 1DXR_IIM\n]51..0[GP 0DXR_IIM\n]51..0[FP KLC_XR_IIM\n]51..0[EP NE_XT_IIM\n]51..0[DP 3DXT_IIM\n]51..0[CP 2DXT_IIM\n]51..0[BP 1DXT_IIM\n]51..0[AP 0DXT_IIM\nKLC_XT_IIM\nxednInE_CM\negatloVsuB_CM 3OI_1KB_IPSQ\nknistaeH_CM 2OI_1KB_IPSQ\nmwpCFP_CM 1OI_1KB_IPSQ\nPOTSycnegremE_CM 0OI_1KB_IPSQ\nekarBevitapissiD_CM SCN_1KB_IPSQ\nBC nT EN __ CC MM K XL TC __ 1I NPS AQ C k\nAnE_CM XR_1NAC\nCtnerruC_CM\nBtnerruC_CM\nAtnerruC_CM\nLU_CM TESER_TXE\nHU_CM CNYSV_RAP\nLV_CM CNYSH_RAP\nHV_CM KLCP_RAP\nLW_CM ]11..0[D_RAP\nHW_CM LRTC_LB_DCL\n2cnysCFP_CM BNE_DCL\n1cnysCFP_CM CNYSV_DCL', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['1DEL\nTUOQRI_XFM\n6OI_XFM\n7OI_XFM\n8OI_XFM\n9OI_XFM\nPUKW_XFM\n51OI_XFM\n4OI_XFM\n3OI_XFM\n2OI_XFM\n1OI_XFM\n0OI_XFM\n31OI_XFM\n41OI_XFM\n21OI_XFM\n11OI_XFM\n01OI_XFM', 'kcolc zHM42 KLC_DSu LES_YOJ\ncoDhcS.slarehpireP\nslarehpireP_U\nkcolc zHM52 O OI IPP GG __C OID DM M_I _I IIM M #TESER\nkcolc zHM52 C OID DM M_I _I IIM M\nOCM_IIM\nSRC_IIM\nLOC_IIM\nRE_XR_IIM\nVD_XR_IIM\n3DXR_IIM\n2DXR_IIM\n1DXR_IIM\n0DXR_IIM\nkcolc zHM52 K NL E_C_ XTX _R II_II MM\n3DXT_IIM\n2DXT_IIM\n1DXT_IIM\n0DXT_IIM\nkcolc zHM52 KLC_XT_IIM TNI_IIM\ncoDhcS.tenrehtE\ntenrehtE_U\n3OI_1KB_IPSQ\n2OI_1KB_IPSQ\n1OI_1KB_IPSQ\n0OI_1KB_IPSQ\ncolc zHM331 htgnel emaS S K XC L T_N C 1_ _I1 NPK ASB CQ_IPSQ\nXR_1NAC\ncoDhcS.IPSQ&NAC\nIPSQ&NAC_U\nTESER_TXE #TESER\nCNYSV_RAP\nCNYSH_RAP TNI_DCL\nKLCP_RAP GULP_aremaC\n]11..0[D_RAP ITSR\nLRTC_LB_DCL NDSX\nBNE_DCL\nCNYSV_DCL', 'kcolc zHM42 KLC_DSu LES_YOJ\ncoDhcS.slarehpireP\nslarehpireP_U\nkcolc zHM52 O OI IPP GG __C OID DM M_I _I IIM M #TESER\nkcolc zHM52 C OID DM M_I _I IIM M\nOCM_IIM\nSRC_IIM\nLOC_IIM\nRE_XR_IIM\nVD_XR_IIM\n3DXR_IIM\n2DXR_IIM\n1DXR_IIM\n0DXR_IIM\nkcolc zHM52 K NL E_C_ XTX _R II_II MM\n3DXT_IIM\n2DXT_IIM\n1DXT_IIM\n0DXT_IIM\nkcolc zHM52 KLC_XT_IIM TNI_IIM\ncoDhcS.tenrehtE\ntenrehtE_U\n3OI_1KB_IPSQ\n2OI_1KB_IPSQ\n1OI_1KB_IPSQ\n0OI_1KB_IPSQ\ncolc zHM331 htgnel emaS S K XC L T_N C 1_ _I1 NPK ASB CQ_IPSQ\nXR_1NAC\ncoDhcS.IPSQ&NAC\nIPSQ&NAC_U\nTESER_TXE #TESER\nCNYSV_RAP\nCNYSH_RAP TNI_DCL\nKLCP_RAP GULP_aremaC\n]11..0[D_RAP ITSR\nLRTC_LB_DCL NDSX\nBNE_DCL\nCNYSV_DCL', '1DEL\nTNI_REDNAPXE\nDI_1SF_BSU\nXR_ADrI/232SR MD_1SF_BSU\nXT_ADrI/232SR PD_1SF_BSU\nTESER_redaoltooB DI_2SF_BSU\n0TOOB_redaoltooB MD_2SF_BSU\nPD_2SF_BSU\nTXN_IPLU\nPTS_IPLU\nRID_IPLU\nKC_IPLU\n]7..0[D_IPLU\nYEK_PUKW_REPMAT\nretemoitnetoP\n3D_DSu\n2D_DSu\n3D_ECART 1D_DSu\n2D_ECART 0D_DSu\n1D_ECART DMC_DSu\n0D_ECART KLC_DSu\nKC_ECART\nOWS/ODT\nKLCWS/KCT\nOIDWS/SMT OIPG_CDM_IIM\nTSRT OIPG_OIDM_IIM\nIDT CDM_IIM\nOIDM_IIM\nOCM_IIM\nSRC_IIM\n#TESER LOC_IIM\nRE_XR_IIM\n]7..0[KP VD_XR_IIM\n]51..0[JP 3DXR_IIM\n]51..0[IP 2DXR_IIM\n]51..0[HP 1DXR_IIM\n]51..0[GP 0DXR_IIM\n]51..0[FP KLC_XR_IIM\n]51..0[EP NE_XT_IIM\n]51..0[DP 3DXT_IIM\n]51..0[CP 2DXT_IIM\n]51..0[BP 1DXT_IIM\n]51..0[AP 0DXT_IIM\nKLC_XT_IIM\nxednInE_CM\negatloVsuB_CM 3OI_1KB_IPSQ\nknistaeH_CM 2OI_1KB_IPSQ\nmwpCFP_CM 1OI_1KB_IPSQ\nPOTSycnegremE_CM 0OI_1KB_IPSQ\nekarBevitapissiD_CM SCN_1KB_IPSQ\nBC nT EN __ CC MM K XL TC __ 1I NPS AQ C k\nAnE_CM XR_1NAC\nCtnerruC_CM\nBtnerruC_CM\nAtnerruC_CM\nLU_CM TESER_TXE\nHU_CM CNYSV_RAP\nLV_CM CNYSH_RAP\nHV_CM KLCP_RAP\nLW_CM ]11..0[D_RAP\nHW_CM LRTC_LB_DCL\n2cnysCFP_CM BNE_DCL\n1cnysCFP_CM CNYSV_DCL', '1DEL\nTNI_REDNAPXE\nDI_1SF_BSU\nXR_ADrI/232SR MD_1SF_BSU\nXT_ADrI/232SR PD_1SF_BSU\nTESER_redaoltooB DI_2SF_BSU\n0TOOB_redaoltooB MD_2SF_BSU\nPD_2SF_BSU\nTXN_IPLU\nPTS_IPLU\nRID_IPLU\nKC_IPLU\n]7..0[D_IPLU\nYEK_PUKW_REPMAT\nretemoitnetoP\n3D_DSu\n2D_DSu\n3D_ECART 1D_DSu\n2D_ECART 0D_DSu\n1D_ECART DMC_DSu\n0D_ECART KLC_DSu\nKC_ECART\nOWS/ODT\nKLCWS/KCT\nOIDWS/SMT OIPG_CDM_IIM\nTSRT OIPG_OIDM_IIM\nIDT CDM_IIM\nOIDM_IIM\nOCM_IIM\nSRC_IIM\n#TESER LOC_IIM\nRE_XR_IIM\n]7..0[KP VD_XR_IIM\n]51..0[JP 3DXR_IIM\n]51..0[IP 2DXR_IIM\n]51..0[HP 1DXR_IIM\n]51..0[GP 0DXR_IIM\n]51..0[FP KLC_XR_IIM\n]51..0[EP NE_XT_IIM\n]51..0[DP 3DXT_IIM\n]51..0[CP 2DXT_IIM\n]51..0[BP 1DXT_IIM\n]51..0[AP 0DXT_IIM\nKLC_XT_IIM\nxednInE_CM\negatloVsuB_CM 3OI_1KB_IPSQ\nknistaeH_CM 2OI_1KB_IPSQ\nmwpCFP_CM 1OI_1KB_IPSQ\nPOTSycnegremE_CM 0OI_1KB_IPSQ\nekarBevitapissiD_CM SCN_1KB_IPSQ\nBC nT EN __ CC MM K XL TC __ 1I NPS AQ C k\nAnE_CM XR_1NAC\nCtnerruC_CM\nBtnerruC_CM\nAtnerruC_CM\nLU_CM TESER_TXE\nHU_CM CNYSV_RAP\nLV_CM CNYSH_RAP\nHV_CM KLCP_RAP\nLW_CM ]11..0[D_RAP\nHW_CM LRTC_LB_DCL\n2cnysCFP_CM BNE_DCL\n1cnysCFP_CM CNYSV_DCL']
Connector mapping: {}
Processing page 50
Processing table 1
Text before table: Figure 26. STM32756G-EVAL MCU
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['M MIC I__ CEn RA S SB36 Open SAI2_SDB MC_EnB MII_RX_CLK ULPI_STP MC_EnIndex MC_CurrentA PA0 PA0 PA0 PA1 PA1 PC0 PA2 PC1 SB34 Open SB32 Closed SB23 Open SB29 Closed SB30 Open Open SB31\nMII_MDIO MII_MDC PA2 PC1 3 3 2 SB24 Closed Closed SB22 2\nSAI2_SCKB SAI1_SDA 1 1 JP21 JP22\nMC_CurrentB ULPI_CK MII_TXD2 MC_EmergencySTOP MC_CurrentC MII_TX_CLK MC_UL MC_BusVoltage VBUM LM R R U C UM C UMSC S S AAS S SI CC C_I 2 2D B B BNN_ __ _F3 3 _ _ __R PP P 11S2 2 TF F FB FF F __1X / / DS SI I STRL CC Cr r_ 1 1 1 OD D X_ Xps sD _ _ _y yC w /A A I D D SV n nDT m_ _ Wc cM PR T R1 2 OL X X R2 T T T M M6 3 11 C DM CCK IS __ 2/ WV/ S JS PLWW L 41 CD0K LIO K TRST PP BB 62D DA A U UUU C C L LLL _ _ P PPP O O I III _ ___ U U D DDD T T 1 720 1 2P P P P P PP PP P PP P PP P PP PP PA A A A A AA AA A AA A AA A BB BB B 51 30 41 11 11 14 5 6 7 90 1 32 8 1 20 53 4 P P P P P P PP P P P P P P P P P P P P P J J J J J J JC C C C C C C C C C C C C C 0 1 2 3 4 5 61 1 1 10 1 2 3 4 5 6 7 8 9 0 1 2 3 L L L L L L LC C C C C C CD D D D D D D_ _ _ _ _ _ _R R R R R R R1 2 3 4 5 6 7 TAMPER R R2 2 _8 7 W1 5 KU0 0 P_KEYEX MTuT RS I_u u u IADR _S S S TC_D D DE C XES_ _ _ L _E DD D D CKT 31 2 3 KMCM M_I I M MH M M uI I_ _ SI CeR R C C C Da _X X _ _t _ _Ws U V CiD D Dn H H HK0 1 0k FMI C2 _S N3_ W AS AD 2u 3IS TD PE_C F F 2M MM RC CD 2_ _ 43 1 N N 7JP B B5 L L2 30 1 3FF FMM MCC C__ _NN NWO EE E 1 D D D D D D DA A A1 1 1 1 1 12 3 0 13 4 5 6 7 8P P P P P P P P P PD D D D D D D D D D1 1 1 1 1 10 1 8 9 0 1 2 3 4 5 RRRRRR R 677722 5 021076 967 P PP P P P P PD D D D D D E E3333333 0 12 3 4 5 6 7 3333333 R R R R R RPP PP P PP P GG GG G GG G2 2 2 2 6 45 5 7 6 1 4111 1 196 78 7 3 4 410 2 3 3 33 3 3 3 RR3 3 3 3 3 322 44FS 43MAI C2 _ 33P PP P P P P _ N 33FG GG G G G G S PE0 81 2 3 4 5 B G3 15A A A A A A1 1 1 1 1 10 1 2 3 4 5 M SI M MR PI_ D S2 I IP DI I5 I _ _P F2 NT T_S CX XR_ AX D DO S1 0 1U 3T 3M MII I_ I_M MD DIO C S__ DGG C MPP LI I IO O K M I_TC X_N _ET NC USB_ CF 2S 22_ID 1.5pFR259 R18[N/A]I I2 2C C1 1_ _S SC D U UL A S SB B_ _F FS S2 2_ _D DM P U U U UL L L LP P P PI I I I_ _ _ _D D D D3 4 5 6P P PPP P P P P PB B BBB B B B B C1 11 1 1 1 17 8 9 4 50 1 2 3 4 P PPP PP P PP J JJJ JJ J JJ 1 111 1 1987 4 510 2 3 L L L LL L L L L C C C CC C C C C D D D DD D D D D _ _ _ __ _ _ _ _ B B B BG G G G G 0 1 2 30 1 2 3 4 SAIT TT T 2_R RR R MA AA A CC CC C LE EE E K_ __ _D DD D B0 21 3 A A A A1 2 2 29 0 1 2P P P PE E E E3 4 5 6 D D D D D D4 5 6 7 8 9 PP PP PP EE EE EE 11 1987 10 2 R R R R R R6 5 5 6 5 63 3 2 4 4 5 3 3 3 3 3 33 3 3 3 3 3 R R R R R RP P P PH H H H2 5 5 6 6 55 6 7 8 9 82 4 6 74 3 3 3 3 33 3 3 3 3 33 PP PP PP HH HH HH 11 1985 10 2 U S D D D D DDL 1 1 1 1 2S 6 7 8 9 0NPD I W_C N EK XE T0 SBR 4725 O1 pen3 M3 C MPH _ ID I3 _i RsM s XipIS M DI a_D t 3I R iI vN _ X eE C BD0 O r2 aL ke 0 PC15 P PK K0 1 L LC CD D_ _G G5 6 D D1 10 1PP EE 11 43 R R6 57 5 3 33 3 R R2 27 71 9 3 33 3 PP HH 11 43 D D2 21 2 PH0 PK2 LCD_G7 D12PE15 R66 33 R278 33 PH15 D23 PH1 PK3 LCD_B4 C21 1.5pF R17 P PK K4 5 L LC CD D_ _B B5 6 AA 10 P PF F0 1 R R2 24 42 0 3 33 3 R R2 27 60 9 3 33 3 P PI I0 1D D2 24 5 C20 20pF R 010 9 P PK K6 7 LCD_B7 LCD_ENB A A A A2 3 4 5 P P P P PF F F F F2 3 4 5 6 R R R R2 2 2 23 3 3 39 6 3 2 3 3 3 33 3 3 3 P PR R RI I2 2 24 56 7 58 7 0 3 3 33 3 3 P P PI I I2 3 6D D D2 2 26 7 8 FF MM CC __ NN BB LL 32 X1 PF7 R245 33 PI7D29 25MHz(with socket) Potentiometer PP PFF F98 10 P RI 28 46 33 PI9D30 EXPANDER R_I 2N 4T 8 33 PI10D31 TDB -01 341 [R 1ESC E2 T3 /Blac2 k0 ] 2pF SDNRAS A A A A6 7 8 9 P PP P P F FF F F 1 11 1 1 4 51 2 3 R R R R R2 2 2 25 5 5 5 61 5 3 6 6 3 3 3 3 33 3 3 3 3 PP P P II I I 11 1 1 51 2 3 LCD_P RI 014 L LU C CL D D LP _ _ CI H V_ DD S S _I Y Y CR N N LKC C MII_RX_ER 4 3 C99 100nF RESET# D A[ [0 0. .. .3 21 3] ] D A[ [0 0. .. .3 21 3] ] P P PA B C[ [[ 0 00 . .. . .. 1 11 5 55 ] ]]P P PA B C[ [[ 0 00 . .. . .. 1 11 5 55 ] ]] P P PG H I[0[ [0 0 ... . 1. .1 1 55 5 ]] ]P P PG H I[0[ [0 0 ... . 1. .1 1 55 5 ]] ] PD[0..15]PD[0..15] PE[0..15]PE[0..15] LCD_G[0..7] PF[0..15]PF[0..15] LCD_B[0..7] 1 2 3 PAR_HSYNC PAP 5A4 P PC C2 2 PA6 PC3 PAR_PCLK PAP 7A6 PC P3 C4 PA7 PC4 PA8 PC5 PA8 PC5 MII_MCO P PA A8 9 PC6 PA9 PC7 PA10 R280 33 PA10 PAR_D0 PC8 PA11 PAR_D1 PC8 PAR_D11 R272 33 PA11 PAR_D2 PC9R260 0 PAR_D5 R262 33 PA11 PAR_D3 PAR_D8 PAR_D4 PAR_D10 PAR_D9 R265 33 R274 33 PE0 R263 33 PE1 R3933[N/A] R37 33 PAR_VSYNC R35 33 PAR_D6 R31 33 PAR_D7 R34 33 RESET# BOOT0 09.S 0W 321 90.01 R20 10K +3V3 R21 [N/A] +3V3 VDD_MCU VDD_MCU L B7 EAD(FCM1608KF-601T03) PJ[0..15]PJ[0..15] VDD_MCU VDD_MCU VDDA VDDAT VP D9 DA PK[0..7] PK[0..7] C 101 01 n5 F C 101 01 n6 F C 101 00 n9 F C 101 02 n8 F C 101 02 n5 F C 101 01 n7 F C 101 02 n1 F C 101 03 n2 F C 101 03 n0 F C 4.1 70 u6 F C 4.1 71 u2 F C 1u1 F11 C 101 01 n3 F R33 TP6 PE2 PE5 Open SB38 R241 33 Open SB44 SB5 Closed Closed SB41 SB35 Open Open SB40 SB37 Closed U4A Closed SB43 NX3215SAI L -2 3E VS 2D3 B .7_ 3 U 6JS CP 8SB K8 K_S SS R5 F HB BB0 3 S XSS S S 04 54 Z21B BB B 9 28 2 -E315 55 6 X7 46 0 SO SB2 0p C C [ JO 0e 5N Pn A1l lp o o 2/C CO O e -As s 3 Mnl l e ep p ]o o d de e Us sn n e e 0d d Q QS S O 0B B pSS 5e5 3 PP 2n9 9 5II __ BC KLK 1_O O Np p Ce en n S R 104 KR R4 42 3 3 33 3 JP D B1 A2 T60JD A A A A KR R RC BE LPF D B FMN N N A A A G HR R R R B B B E E EP P P F1 1 1 1 1 1 1 11 11 111 1 J IA1 L13 2 4 9 8 7 1 15 5 4 3 02 3 5 4 6 5 4 3 4 55 5 1 6 55 42 35 12 4 3 5 JT MP6 3S 0T JP P P P P P P P P P P P P P P P PP P P P P P P P P P P P P P P P P P P N B P FMA A A A A A A A B B B B B B B B BA A A A A A A A B B B B B B B C C H H DOR IL1 11 1 1 1 1 10 1 2 3 4 5 6 7 8 9 30 101 1 1 1 1 11 2 3 4 5 6 7 8 9 RS O M4 50 1 2 3 4 5 2- --0 1 2 3 4 5 T _W OO T- - FOO O 7S SK NS S C C B BU P C C _ _C ooP 3 3 I ON oo2 21 U tt_ _3 ll ooI TO- NA aaU ddN eeTT rr __I RB_T EOP P P A SP P P P P P OP P P P P PP PP P P P P P P P P P C C C EP P P P P P P PP PM J J J J J J TK K K K K KK KC C C C C C C C C C 1 1 1 1 1 11 1 1 TJ J J J J J J JJ J 0P 2 3 4 5 6 7 8 90 1 0 1 2 3 4 50 1 2 3 4 5 6 7 8 9 0 1 2 2 3 4 5 6 70 1 H G B B C DP N M M K J H JR RB B AM M M L N P H G G F F D D C C CG FD 1 11 11754 11 1 9 96 7 6 5 41 1 1 1111 1 1 185 8 71 92 3 4 1 2 34 3204 3 2 3 2 0225 5 4 34 PCI 72S3_CK O OC O Cl lp p po oe e es sn n ne ed d R R R3 3 4S SS S S 6 8 0B BB B B R R5 65 5 63 25 8 1 3 22 32 2 22 2 2 HG K EL F0 0 0 J GHKE E E LL L F FK K K 1 11 11 1 1J51 55 117 9 8 00 1 15 78 9 4 52 22 20 0 UK K 4 VV VV VVV V V V V V V V VV V V VL C D DDDD D D D D D DDDDD D D D DE D DDDD D D D D D DDDDD D D D DD _ 2111 1 1 1 1 1 14321 5 6 7 81 U 0980 1 2 3 4 5 7SR B3 30 32 V31 SS2 1[C C C C C C C C J 3N P -l l l l l l l l V V V V V V V VVo o o o o o o o 2/A VV V V V V V V Vs s s s s s s s 4 S S S S S S S SSe e e e e e e e ] SS S S S S SS S S S S S S S S SSd d d d d d d d SS S S S S SS S 1 1 1 1 1 1 1 2180 1 2 4 5 7 9 021 4 6 7 8 93 5Q Q QQS S SS F F J K F G L HFFK F K H K K J GS S S S S S S S S P P PP 1 68 7 921 6 619 6 7 8 1 166B B B BB B B B B 0I I II 0 00 0_ _ __6 1 1 17 8 6 4 3 B B BB3 6 7 8 K K KKC 1 1 11lo _ _ __PP PPs I I IIEE EEe O O OOd 66 66 3 2 10 R R R R2 2 4 24 2 1 6 3 3 3 33 3 3 3M MND D A K K R R RB C C C B L L L P P M MA A A D G H NNA A K K KB B R R E L L L P PP11 1 1 1 1 11 1 1 1 1 1 11 1 1 1 11 1 J23 2 1 2 2 2 696 502 1 1 1 2 8 9 20 2 12 2 1 0 1 3 2 1 8 69 3 2 10 15 4 5 2 30 1 6 8 L L LC C CU S D DDT4 P P P P P P P P P P P P P P P P P P P P PP P P P P P P P PP PP P P P P P P PP P P P P P P P _ __MB R BGE E E E E F F F F F F F F F F F F F F F FE E E E E E E E EE ED D D D D D D DD D D D D D D D 0 1 2 3 4 5 6 7 8 9 1 1 1 1 1 11 1 1 1 1 12 3 4 5 6 7 8 90 1 [ [3 [1 1 1 1 1 18 90 1 2 3 4 5 6 7 0 00 1 2 3 4 5 00 1 2 3 4 5 20 1 2 3 4 5 . ..F . ..7 777 ] ]]PI L8 C-A DN _T RI [_ 0T ..7AP P P P P PP P P P P P ]M P P P P P PP P P PP P P P P PP P P P P P P P H H H H H HG G G G G G PP P P P P P P P I I I I I IH H H HG G H H H HG G G G G G G G P1 1 1 1 1 11 1 1 1 1 1 1 1 1 1 1 1II I I I I I I I 22 3 4 50 1 6 7 8 92 3 4 5 6 7 8 9 0 1 2 3 4 50 1 2 3 4 5 0 1 2 3 4 590 1 2 3 4 5 6 7 K J H JN M P N P NM M N N J J H D EE D C C C D D DP N M E E DC B C B A B D F E G H GC1 1 4 3 31 1 1 11 1 4 31 1 38 8 7 3 7 24 1 11 1 1 11 147 9 3 6 44 5 3 3 47 1 1 15 4 3 4 5 42 3 4 33 42 1 4 45 33 2 5 R225S SB B 01 11 0 C Cl lo os se ed d SB SS4 BB6 44 25 OCl po SO es n Bep d Oe 9n pen\nULPI_D[0..7] ULPI_D[0..7] 0 VREF VREF+ R P1 1 VV RD ED FA + VV RS ES FA - NM 11\nVDD_MCU VREF+ PAR_D[0..11] PAR_D[0..11] C 101 02 n9 C 101 00 n8 C 101 02 n6 C 101 01 n4 C 101 02 n2 C 101 02 n3 C 101 02 n4 C 101 03 n3 C 101 01 n8 C 101 03 n1 C 1u1 F05 C 101 01 n0 +3V3 1 3 2 R 102 K49 C 2.3 22 C 2.1 23 u8 C L1 5 V BYBA PAT SS-REG VV CC AA PP 21 EL1 11 1 STM32F7\nF F F F F F F F F F F uF F\nBT1 JP9\nCR1220 holder\nTitle:MCU\nProject:STM327x6G-EVAL Ceramic capacitor (Low ESR)\nSize:A3 Reference:MB1167 Revision:B.1\nDate:3/31/2015 Sheet:2 of17', None, None, None, None]
Processing table 2
Text before table: 4 3 PP FE 11 5 PP IH 1II 590 PP FF 11 51 PP II 11 51 LCD_P RI 014 +3V3 R2 25 61 6 33 3 MA 8 GC1 47 UK 4 C A6 9 B OP TK 0P P F 1 4 P I 1 4 LP CI DD _I CR LKC P F 1 4 1ESC 2pF R 2 5 6 3 3 R225S 01 PP11 69 H 3 A 8 P F 1 3 P I 1 3 LU CL D _ V_ S Y N C P F 1 3 R 2 5 3 3 3 P I 1 3 NNA 696 G 3 TDB -01 341 [R E2 T3 /Blac2 k0 ] A 7 D P F 1 2 P I 1 2 L C D _ H S Y N 1 3 P F 1 2 P I 1 2 Oe pen J P 2/A 4 R 5 5 3 3 M 6 E 31 A SDNRAS P F 1 1 P I 1 1 MII_RX_ER R 3 SO Bep 9n P 8 F 31 P F 1 P I 1 0 2 R21 [N/A] R_I 2N 4T 8 33 PFF F98 10 L 10 D 5 PI10D31 Potentiometer QQS SS PP II __6 BB3 KKC 11lo __PP IIEE OOd 10 P F 9 PP PP 09.S 0W 321 90.01 PI9D30 R2 24 6 33 3M RI 28 46 33 L 2 EE 4 JP +3V3 P F 8 P1 22 EXPANDER 2 Rev L 3 24 25MHz(with socket) R20 10K R 4 1 3 3 P Q S P I _ B K 1 _ I O 2 P F 7 P I 7 KB 1 DP 44 X1 ] R 2 2 3 3 R245 33 PI7D29 PF7 P B K 1 _ I O 3 P F 6 P I 6 30 2- FOO 7S K 2 D 6 R 3 RI 24 58 0 33 3 D2 26 8 PI I2 6D PF F2 6 P F 5 P I 5 FF MM CC __ NN BB LL 32 010 K 3 D 3 C20 20pF R2 23 39 2 33 3 104 KR PR I2 56 P F 5 A2 5 P DOR RS _W NS P F 4 P I 4 EP 55 J23 C 38 R R 2 3 3 3 3 P P F 4 A 4 R 9 PP KK 70 LCD_ENB P F 3 P I 3 DocID027919 CG 41 H 2 C 1 33 R 2 3 6 3 3 R 2 7 7 3 3 D 2 7 P F 3 P I 3 PK K6 7 A 3 B O T- P K 6 P F 2 P I 2 R 3 3 BOOT0 E 6 C 5 G 2 C 4 P P P LCD_B7 A N T P K 5 P F 1 P I 1 J C 6 E 20 D 11 45 C21 1.5pF RESET# R2 24 42 0 33 3 R2 27 60 9 33 3 PF F0 1 PI I0 1D PK K4 5 D2 24 5 LC CD D_ _B B5 6 AA 10 R17 P K 4 P F 0 P NX3215SAI -2 3E 2D3 .7_ 6JS 8SB K_S HB Z21B -E315 X7 SB2 0p 0e A1l -As Mnl Us 0d 0B 5e5 2n9 5II D 71 D 2 11 42 R 3 R 3 P P L P H 101 --0 OO SK C _C ON U TO- P K 3 HR 15 D 8 PH1 PK3 LCD_B4 P H C _ I 2 PP EE 12 5 PP HG 11 50 D12PE15 G 1 F 11754 3204 RB 11 12 DC 147 33 XSS 2 R66 33 R278 33 PK2 PH0 PH15 LCD_G7 D23 PP KC 1 P E 1 4 P H 1 4 1PP EE 11 43 FD P 11 15 E 1 3 R5 22 32 22 20 0 K R6 57 5 33 3 R2 27 71 9 33 3 PK K0 1 PP HH 11 43 LC CD D_ _G G5 6 D1 10 D2 21 2 P C 11 50 - O S C 3 21 _3 P E 1 3 P H 1 3 0 F1 12 185 34 R 1 2 E P R 3 R 3 R 3 PC15 L D D P C C 3 NA P E 1 2 P H 1 2 PPs EEe 66 PP EE 1987 2 E 1 R 1 M 15 5 CF 2S 22_ID 1.5pFR259 R34 33 R6 63 5 33 3 RP 55 82 33 33 PE E3 6 PP HH 1985 2 PB C1 17 4 D4 9 A1 29 2P DDL 2S 0NPD R18[N/A]I SAIT 2_R MA CC LE K_ B0 P E 1 1 P H 1 1 PP EE 11 10 P 1 N C l o s e d S BB 17 8 R 5 4 3 3 R 6 9 3 3 PP HH 11 10 D 8 D 1 9 UL SB B_ _F FS S2 2_ _D DM P PP BA 10 5 P J 11 50 T R A C E _D D 3 P E H 0 MPH ID I3 _i RsM XipIS DI 3I 66 PPP BBB 11 50 PPP JJJ 111 510 LL CC DD __ BG 30 RC 11 55 DP 1111 0225 R 9 1 5 C l o s e d S B 1 7 R 6 4 3 3 R 6 8 3 3 D 7 D 1 8 VS B U F S U S P B 1 4 P J 1 4 P E 90 PP HG 92 PAR_D7 P B 4 P J 1 4 L C D _ B 2 PP EE R 1 4 C 96 NM 11 42 C l o s e d S B 1 6 R 5 2 3 3 R 5 7 3 3 OCl po es n PP HH D 6 D 1 7 USB_ P B 1 3 P J 1 3 P E 8 P H 8 M3 C _ s a_D t iI vN eE BD0 r2 aL ke P B 1 3 PP JJ 1987 3 L C D _ B 1 KR 111 42 B 9 P 1 4 SO 5N O pSS R31 33 R 5 3 3 3 R 5 6 3 3 SS4 BB6 44 25 UL LP PI I_ _D D3 6P P E 5 D 5 A 2 1 D 1 6 P B 1 2 P J 1 2 TT RR AA CC EE __ DD 21 7 P H 7 P J 1 2 L C D _ B 0 P B 1 2 d LPF 35 B 11 R 8 N 1 JO Pn 2/C 3 C l o s e d S B 3 R 3 U L P I _ D 5 D PH H2 74 PE5 L 3 P B 1 1 P J 1 1 P E 6 P H 6 R X PAR_D6 PP JJ P B 1 1 C l o s e d S B 4 U L P I _ D 4 1 3 G 1 2 B 2 P 3 L C D _ G 4 P H 6 P B J 1 0 P E 5 PP HG 50 S W_C EK O1 pen3 1 H 1 3 1 JN 3 R35 33 R U P E 4 L C D _ G 3 A 2 0 PAR_VSYNC I2 2C C1 1_ _S SC D A P B 9 PP JJ 90 P E 4 P H 4 U I N XE T0 M _ C O P B 9 B 4 JR 11 34 A 1 H C l o s e d S B 6 SBR 4725 L C D _ G 2 P H 4 P B 8 P J 8 P E 3 P H 3 8 A 7 H A 2 J 4 R37 33 L C D _ G 1 A P B 7 P J 7 P B 5 J 1 2 K R5 3 04 [ ]o C l o s e d S B 8 QS PP __ BC KLK 1_O Np Ce S P B 6 P J 6 PP ED 1 PP BB 62D LC CD D_ _R R1 7 B 6 K 2 A 502 JS PLWW 41 R4 42 3 33 3 R3933[N/A] PE_C 2M PP E3333333 12 PP JC 61 AS 2u 3IS PE2 TF DS OD /A SV Wc OL P B 5 P J 5 MTuT I_u IADR _S TC_D XES_ DD 31 PP BB 51 A 8 M 1 11 RC 2_ 43 7JP 30 3FF P E 0 UUU LLL PPP III ___ DDD 720 L C D _ R 6 P J 5 TRST P B 4 P J 4 RS _E CKT KMCM PA B 41 A 9 M 92 2/ S P J 4 L C D _ R 5 P B 3 P J 3 PP DD 18 5 P G 1 5 S2 DI NT CX AX S1 PD D1 10 5 DA 13 PP BB 30 CP K8 3 R3 4S 0B 22 2 0 K RRRRRR 677722 021076 3333333 RPP 45 4111 33 322 A 1 02 N K 11 30 B 7 P J 3 L C D _ R 4 PE0 G3 15A Q P B 2 2 F MM CD _ N B5 L2 1 P D 1 4 P G 1 4 MR IP I5 _P T_S XR_ DO 1U PE1 D 0 P D 1 4 3 R 3 8 2 2 0 K RR3 44FS 43MAI 33P 33FG P J 2 5 L 1 2 A L C D _ R 3 GG 410 M6 CCK __ WV/ L P B 1 PM J 1 F N B L P D 1 3 P G 1 3 M I _ D 0 PE0 P D 1 3 R 4 RB 7 MND 1 1 B 3 S B 3 9 O p en n R 6 R263 33 P J 1 A1 12 8P L C D _ R 2 PP GG 196 3 M P B P D 1 2 P G 1 2 SI PI_ D I F2 P D 1 2 R 5 C 7 U L P I _ D 1 P J 0 R274 33 A 1 7 L P G 1 2 P D 1 1 P G 1 1 MPP IO I_TC X_N _ET NC P D 1 1 B 8 1 6 R265 33 3T 3M PP GG T DM IS P A 11 5 P D C2 _ N M D 1 5 P D 0 PP AA 11 53 A 1 3 K 1 5 SB T C S CD0K LIO K P A 1 4 P D 90 P G 9 _ S B D 1 4 P D 9 PP AA 14 4 A 1 4 L 1 4 D 9 T P A 1 3 P A TAMPER R2 _8 W1 KU0 P_KEYEX P G 8 S__ DGG C LI K M D P D 8 P A A 1 5 L H 1 4 R 5 967 R 6 1 3 3 P C 10 3 PP GG 81 UMSC SI BNN_ __R FB STRL 1 _y D PR P A 1 2 P C 1 2 C L FMI C2 _S N3_ W AD TD FMM MCC C__ _NN NWO EE 1 P D 7 P G 7 PD D 7 PP AA 11 20 PAR_D9 BE 11 5 AM A 1 1 J 1 4 SS BB0 54 28 C lp o s ep de 1 SB B 11 0 Cl lo os se ed d P G2 78 P C 1 2 C AAS 11S2 __1X X_ P A 1 1 P C 1 1 u S DE _ D 3 P D 6 P G 6 P D 6 P A 1 9 C o e d PAR_D4 R 2 7 5 0 PAR_D10 C B 1 3 B 1 1 J P C 1 1 C_I _F3 P F Cr sD yC nDT cM 2 P A C 0 u S D _ D 2 E P D 5 P G 5 MII I_ I_M MD DIO C I O P D 5 PP AA PAR_D8 C 1 0 N 1 1 e R 2 6 4 3 3 P C 0 P G 5 A1 10 5 UM S B _ F SI 1 _ D P A 9 P C 9 P D 4 P G 4 PA11 P D 4 90 PAR_D3 F D 1 1 N R 2 7 3 3 3 P C 9 P G 4 A 1 4 C Xps 8 P C 8 P D 3 P G 3 PA11 PC9R260 P D 3 P A 8 PAR_D5 G 1 4 C 1 1 M 1 2 0 R262 33 PAR_D2 P C 8 P G 3 A 1 3 CC __ PP FF CC w m_ P A 7 P C 7 uI SI Da _Ws Dn 0k P D 2 PA11 PC8 P A 7 R 3 G 1 5 1 Cl lp oe sn ed d S B 63 1 R272 33 PAR_D1 PAR_D11 P C 7 P G 2 A 1 2 U B _ 1 _ I P A 6 P C 6 MH CeR _X HK0 P D 1 P G 1 PA10 PC8 D 3 P D 1 P A 6 O po es ne S B 5 8 R 2 5 7 3 3 P 3 H C 1 2 M PAR_D0 P C 6 A 1 1 R S 2D 3 2 / I r_ D A _ R1 X P A 5 P C 5 M C _ CiD DA A C _ O U T 2P PCI 72S3_CK PA10 D P 4 P R280 33 R P A 5 P C 5 VBUM P A 4 P C 4 M C _t V H C _ O U T 1 PA9 PC7 N 4 N R2 P C 4 R S 2 / T X P A 3 P C 3 schematics PA A8 9 32 L S BB 55 46 CO l o sn e d P C 3 MII_MCO P A 2 P C 2 M C _ U H P PC6 M 4 e OC p e n SS BB 65 25 P C 2 LM P A P C 1 M_I I I_ _ R X D 1 PA8 PC5 P A 1 N 2 M 3 S B 6 0 O p e n P C 1 n PA8 PC5 O PA7 PC4 SB37 Closed Closed SB43 U4A MC_UL MC_BusVoltage PAP 7A6 P3 C4 SB35 Open Open SB40 PAR_PCLK MII_TX_CLK PC SB5 Closed Closed SB41 MC_EmergencySTOP MC_CurrentC PA6 PC3 Open SB44 ULPI_CK MII_TXD2 PAP 5A4 PC C2 2 R241 33 PAR_HSYNC MC_CurrentB P Open SB38 JP21 JP22 SAI2_SCKB SAI1_SDA 1 1 PA2 PC1 2 SB24 Closed Closed SB22 2 MII_MDIO MII_MDC 3 3 MC_EnIndex MC_CurrentA PA2 PC1 SB30 Open Open SB31 Electrical MII_RX_CLK ULPI_STP PA1 PC0 SB29 Closed MC_EnB PA1 SB23 Open SAI2_SDB PA0 SB32 Closed MIC I__ CEn RA S PA0 SB36 Open M PA0 SB34 Open 50/79 Figure 26. STM32756G-EVAL MCU
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['F11']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['11F']
Connector mapping: {}
Processing row: ['E7']
Processing row: ['K5']
Processing row: ['H5']
Processing row: ['L8\nL9\nJ11\nG11\nE9\nE8\nJ5\nF4\nK11\nE10']
Processing table 3
Text before table: 4 3 PP FE 11 5 PP IH 1II 590 PP FF 11 51 PP II 11 51 LCD_P RI 014 +3V3 R2 25 61 6 33 3 MA 8 GC1 47 UK 4 C A6 9 B OP TK 0P P F 1 4 P I 1 4 LP CI DD _I CR LKC P F 1 4 1ESC 2pF R 2 5 6 3 3 R225S 01 PP11 69 H 3 A 8 P F 1 3 P I 1 3 LU CL D _ V_ S Y N C P F 1 3 R 2 5 3 3 3 P I 1 3 NNA 696 G 3 TDB -01 341 [R E2 T3 /Blac2 k0 ] A 7 D P F 1 2 P I 1 2 L C D _ H S Y N 1 3 P F 1 2 P I 1 2 Oe pen J P 2/A 4 R 5 5 3 3 M 6 E 31 A SDNRAS P F 1 1 P I 1 1 MII_RX_ER R 3 SO Bep 9n P 8 F 31 P F 1 P I 1 0 2 R21 [N/A] R_I 2N 4T 8 33 PFF F98 10 L 10 D 5 PI10D31 Potentiometer QQS SS PP II __6 BB3 KKC 11lo __PP IIEE OOd 10 P F 9 PP PP 09.S 0W 321 90.01 PI9D30 R2 24 6 33 3M RI 28 46 33 L 2 EE 4 JP +3V3 P F 8 P1 22 EXPANDER 2 Rev L 3 24 25MHz(with socket) R20 10K R 4 1 3 3 P Q S P I _ B K 1 _ I O 2 P F 7 P I 7 KB 1 DP 44 X1 ] R 2 2 3 3 R245 33 PI7D29 PF7 P B K 1 _ I O 3 P F 6 P I 6 30 2- FOO 7S K 2 D 6 R 3 RI 24 58 0 33 3 D2 26 8 PI I2 6D PF F2 6 P F 5 P I 5 FF MM CC __ NN BB LL 32 010 K 3 D 3 C20 20pF R2 23 39 2 33 3 104 KR PR I2 56 P F 5 A2 5 P DOR RS _W NS P F 4 P I 4 EP 55 J23 C 38 R R 2 3 3 3 3 P P F 4 A 4 R 9 PP KK 70 LCD_ENB P F 3 P I 3 DocID027919 CG 41 H 2 C 1 33 R 2 3 6 3 3 R 2 7 7 3 3 D 2 7 P F 3 P I 3 PK K6 7 A 3 B O T- P K 6 P F 2 P I 2 R 3 3 BOOT0 E 6 C 5 G 2 C 4 P P P LCD_B7 A N T P K 5 P F 1 P I 1 J C 6 E 20 D 11 45 C21 1.5pF RESET# R2 24 42 0 33 3 R2 27 60 9 33 3 PF F0 1 PI I0 1D PK K4 5 D2 24 5 LC CD D_ _B B5 6 AA 10 R17 P K 4 P F 0 P NX3215SAI -2 3E 2D3 .7_ 6JS 8SB K_S HB Z21B -E315 X7 SB2 0p 0e A1l -As Mnl Us 0d 0B 5e5 2n9 5II D 71 D 2 11 42 R 3 R 3 P P L P H 101 --0 OO SK C _C ON U TO- P K 3 HR 15 D 8 PH1 PK3 LCD_B4 P H C _ I 2 PP EE 12 5 PP HG 11 50 D12PE15 G 1 F 11754 3204 RB 11 12 DC 147 33 XSS 2 R66 33 R278 33 PK2 PH0 PH15 LCD_G7 D23 PP KC 1 P E 1 4 P H 1 4 1PP EE 11 43 FD P 11 15 E 1 3 R5 22 32 22 20 0 K R6 57 5 33 3 R2 27 71 9 33 3 PK K0 1 PP HH 11 43 LC CD D_ _G G5 6 D1 10 D2 21 2 P C 11 50 - O S C 3 21 _3 P E 1 3 P H 1 3 0 F1 12 185 34 R 1 2 E P R 3 R 3 R 3 PC15 L D D P C C 3 NA P E 1 2 P H 1 2 PPs EEe 66 PP EE 1987 2 E 1 R 1 M 15 5 CF 2S 22_ID 1.5pFR259 R34 33 R6 63 5 33 3 RP 55 82 33 33 PE E3 6 PP HH 1985 2 PB C1 17 4 D4 9 A1 29 2P DDL 2S 0NPD R18[N/A]I SAIT 2_R MA CC LE K_ B0 P E 1 1 P H 1 1 PP EE 11 10 P 1 N C l o s e d S BB 17 8 R 5 4 3 3 R 6 9 3 3 PP HH 11 10 D 8 D 1 9 UL SB B_ _F FS S2 2_ _D DM P PP BA 10 5 P J 11 50 T R A C E _D D 3 P E H 0 MPH ID I3 _i RsM XipIS DI 3I 66 PPP BBB 11 50 PPP JJJ 111 510 LL CC DD __ BG 30 RC 11 55 DP 1111 0225 R 9 1 5 C l o s e d S B 1 7 R 6 4 3 3 R 6 8 3 3 D 7 D 1 8 VS B U F S U S P B 1 4 P J 1 4 P E 90 PP HG 92 PAR_D7 P B 4 P J 1 4 L C D _ B 2 PP EE R 1 4 C 96 NM 11 42 C l o s e d S B 1 6 R 5 2 3 3 R 5 7 3 3 OCl po es n PP HH D 6 D 1 7 USB_ P B 1 3 P J 1 3 P E 8 P H 8 M3 C _ s a_D t iI vN eE BD0 r2 aL ke P B 1 3 PP JJ 1987 3 L C D _ B 1 KR 111 42 B 9 P 1 4 SO 5N O pSS R31 33 R 5 3 3 3 R 5 6 3 3 SS4 BB6 44 25 UL LP PI I_ _D D3 6P P E 5 D 5 A 2 1 D 1 6 P B 1 2 P J 1 2 TT RR AA CC EE __ DD 21 7 P H 7 P J 1 2 L C D _ B 0 P B 1 2 d LPF 35 B 11 R 8 N 1 JO Pn 2/C 3 C l o s e d S B 3 R 3 U L P I _ D 5 D PH H2 74 PE5 L 3 P B 1 1 P J 1 1 P E 6 P H 6 R X PAR_D6 PP JJ P B 1 1 C l o s e d S B 4 U L P I _ D 4 1 3 G 1 2 B 2 P 3 L C D _ G 4 P H 6 P B J 1 0 P E 5 PP HG 50 S W_C EK O1 pen3 1 H 1 3 1 JN 3 R35 33 R U P E 4 L C D _ G 3 A 2 0 PAR_VSYNC I2 2C C1 1_ _S SC D A P B 9 PP JJ 90 P E 4 P H 4 U I N XE T0 M _ C O P B 9 B 4 JR 11 34 A 1 H C l o s e d S B 6 SBR 4725 L C D _ G 2 P H 4 P B 8 P J 8 P E 3 P H 3 8 A 7 H A 2 J 4 R37 33 L C D _ G 1 A P B 7 P J 7 P B 5 J 1 2 K R5 3 04 [ ]o C l o s e d S B 8 QS PP __ BC KLK 1_O Np Ce S P B 6 P J 6 PP ED 1 PP BB 62D LC CD D_ _R R1 7 B 6 K 2 A 502 JS PLWW 41 R4 42 3 33 3 R3933[N/A] PE_C 2M PP E3333333 12 PP JC 61 AS 2u 3IS PE2 TF DS OD /A SV Wc OL P B 5 P J 5 MTuT I_u IADR _S TC_D XES_ DD 31 PP BB 51 A 8 M 1 11 RC 2_ 43 7JP 30 3FF P E 0 UUU LLL PPP III ___ DDD 720 L C D _ R 6 P J 5 TRST P B 4 P J 4 RS _E CKT KMCM PA B 41 A 9 M 92 2/ S P J 4 L C D _ R 5 P B 3 P J 3 PP DD 18 5 P G 1 5 S2 DI NT CX AX S1 PD D1 10 5 DA 13 PP BB 30 CP K8 3 R3 4S 0B 22 2 0 K RRRRRR 677722 021076 3333333 RPP 45 4111 33 322 A 1 02 N K 11 30 B 7 P J 3 L C D _ R 4 PE0 G3 15A Q P B 2 2 F MM CD _ N B5 L2 1 P D 1 4 P G 1 4 MR IP I5 _P T_S XR_ DO 1U PE1 D 0 P D 1 4 3 R 3 8 2 2 0 K RR3 44FS 43MAI 33P 33FG P J 2 5 L 1 2 A L C D _ R 3 GG 410 M6 CCK __ WV/ L P B 1 PM J 1 F N B L P D 1 3 P G 1 3 M I _ D 0 PE0 P D 1 3 R 4 RB 7 MND 1 1 B 3 S B 3 9 O p en n R 6 R263 33 P J 1 A1 12 8P L C D _ R 2 PP GG 196 3 M P B P D 1 2 P G 1 2 SI PI_ D I F2 P D 1 2 R 5 C 7 U L P I _ D 1 P J 0 R274 33 A 1 7 L P G 1 2 P D 1 1 P G 1 1 MPP IO I_TC X_N _ET NC P D 1 1 B 8 1 6 R265 33 3T 3M PP GG T DM IS P A 11 5 P D C2 _ N M D 1 5 P D 0 PP AA 11 53 A 1 3 K 1 5 SB T C S CD0K LIO K P A 1 4 P D 90 P G 9 _ S B D 1 4 P D 9 PP AA 14 4 A 1 4 L 1 4 D 9 T P A 1 3 P A TAMPER R2 _8 W1 KU0 P_KEYEX P G 8 S__ DGG C LI K M D P D 8 P A A 1 5 L H 1 4 R 5 967 R 6 1 3 3 P C 10 3 PP GG 81 UMSC SI BNN_ __R FB STRL 1 _y D PR P A 1 2 P C 1 2 C L FMI C2 _S N3_ W AD TD FMM MCC C__ _NN NWO EE 1 P D 7 P G 7 PD D 7 PP AA 11 20 PAR_D9 BE 11 5 AM A 1 1 J 1 4 SS BB0 54 28 C lp o s ep de 1 SB B 11 0 Cl lo os se ed d P G2 78 P C 1 2 C AAS 11S2 __1X X_ P A 1 1 P C 1 1 u S DE _ D 3 P D 6 P G 6 P D 6 P A 1 9 C o e d PAR_D4 R 2 7 5 0 PAR_D10 C B 1 3 B 1 1 J P C 1 1 C_I _F3 P F Cr sD yC nDT cM 2 P A C 0 u S D _ D 2 E P D 5 P G 5 MII I_ I_M MD DIO C I O P D 5 PP AA PAR_D8 C 1 0 N 1 1 e R 2 6 4 3 3 P C 0 P G 5 A1 10 5 UM S B _ F SI 1 _ D P A 9 P C 9 P D 4 P G 4 PA11 P D 4 90 PAR_D3 F D 1 1 N R 2 7 3 3 3 P C 9 P G 4 A 1 4 C Xps 8 P C 8 P D 3 P G 3 PA11 PC9R260 P D 3 P A 8 PAR_D5 G 1 4 C 1 1 M 1 2 0 R262 33 PAR_D2 P C 8 P G 3 A 1 3 CC __ PP FF CC w m_ P A 7 P C 7 uI SI Da _Ws Dn 0k P D 2 PA11 PC8 P A 7 R 3 G 1 5 1 Cl lp oe sn ed d S B 63 1 R272 33 PAR_D1 PAR_D11 P C 7 P G 2 A 1 2 U B _ 1 _ I P A 6 P C 6 MH CeR _X HK0 P D 1 P G 1 PA10 PC8 D 3 P D 1 P A 6 O po es ne S B 5 8 R 2 5 7 3 3 P 3 H C 1 2 M PAR_D0 P C 6 A 1 1 R S 2D 3 2 / I r_ D A _ R1 X P A 5 P C 5 M C _ CiD DA A C _ O U T 2P PCI 72S3_CK PA10 D P 4 P R280 33 R P A 5 P C 5 VBUM P A 4 P C 4 M C _t V H C _ O U T 1 PA9 PC7 N 4 N R2 P C 4 R S 2 / T X P A 3 P C 3 schematics PA A8 9 32 L S BB 55 46 CO l o sn e d P C 3 MII_MCO P A 2 P C 2 M C _ U H P PC6 M 4 e OC p e n SS BB 65 25 P C 2 LM P A P C 1 M_I I I_ _ R X D 1 PA8 PC5 P A 1 N 2 M 3 S B 6 0 O p e n P C 1 n PA8 PC5 O PA7 PC4 SB37 Closed Closed SB43 U4A MC_UL MC_BusVoltage PAP 7A6 P3 C4 SB35 Open Open SB40 PAR_PCLK MII_TX_CLK PC SB5 Closed Closed SB41 MC_EmergencySTOP MC_CurrentC PA6 PC3 Open SB44 ULPI_CK MII_TXD2 PAP 5A4 PC C2 2 R241 33 PAR_HSYNC MC_CurrentB P Open SB38 JP21 JP22 SAI2_SCKB SAI1_SDA 1 1 PA2 PC1 2 SB24 Closed Closed SB22 2 MII_MDIO MII_MDC 3 3 MC_EnIndex MC_CurrentA PA2 PC1 SB30 Open Open SB31 Electrical MII_RX_CLK ULPI_STP PA1 PC0 SB29 Closed MC_EnB PA1 SB23 Open SAI2_SDB PA0 SB32 Closed MIC I__ CEn RA S PA0 SB36 Open M PA0 SB34 Open 50/79 Figure 26. STM32756G-EVAL MCU
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['F10']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['01F']
Connector mapping: {}
Processing row: ['F6']
Processing row: ['K6']
Processing row: ['H6']
Processing row: ['K7\nK8\nJ10\nG10\nF8\nF7\nJ6\nF2\nK10\nF9']
Processing table 4
Text before table: STM32F7 2 R +3V3 1 BYBA PAT SS-REG VV CC AA PP 21 VDD_MCU VREF+ L1 5 EL1 11 1 V PAR_D[0..11] PAR_D[0..11] C VREF+ VV RD ED FA + VV RS ES FA - P1 1 NM 11 ULPI_D[0..7] VREF R ULPI_D[0..7] 0 101 01 n5 F 101 01 n6 F 101 00 n9 F 101 02 n8 F 101 02 n5 F 101 01 n7 F 101 02 n1 F 101 03 n2 F 101 03 n0 F TP6 101 01 n3 F R33 4.1 70 u6 F 4.1 71 u2 F 1u1 F11 VV DDDD DDDD 2111 0980 VVo SSe SSd 2180 021 LCD_B[0..7] LC CU DDT4 __MB BGE [3 00 ..F ..7 777 ]]PI C C C C C C C C C HG 11 117 HFFK 166B 0_ C C C C VVV V S S 1 9 PF[0..15]PF[0..15] LL 78 L 619 LCD_G[0..7] L C [1 00 VP D9 DA VDDAT GHKE 55 VV DDDDD DDDDD 14321 7SR V S S 1 7 PE[0..15]PE[0..15] PK[0..7] VDD_MCU VDD_MCU VDDA PK[0..7] FK 52 G V D D 1 5 V S S 1 5 L8 C-A DN _T RI [_ 0T ..7AP ]M B7 EAD(FCM1608KF-601T03) L D _ R [ 0 . . ] EL 11 00 F 921 V D D 1 4 V S S 1 4 PD[0..15]PD[0..15] PJ[0..15]PJ[0..15] L K 1J51 15 K 00 V D D 1 3 V31 SS2 1[C 3N -l F 4 V D D 1 2 V S S 1 2 PA C[ [[ 00 .. .. 11 55 ]] PG I[0[ ... 1. 55 ]] J 68 PA C[ [[ 00 .. .. 11 55 ]]P PG I[0[ ... 1. 55 ]] V D D 1 1 V S S 1 1 A[ [0 0. .. .3 21 3] ] A[ [0 0. .. .3 21 3] ] VDD_MCU E 8 F 7 V V S S 1 P B 0 . . 1 5 ] P H [0 0 . .1 1 5 ] B1 A2 T60JD FMN IA1 L13 MP6 P B 0 . . 1 5 ] P H [0 0 . .1 1 5 ]P E 9 F VL D D _ U B3 30 32 Vs SS SS 93 D D GS 1 RESET# BU ooP oo2 tt_ ll ooI aaU ddN eeTT rr __I RB_T EOP SP EP TJ V DE DD 81 V S S 8 J 1 J 1 0I P P JT 3S V D D 7 V S S 7 D L 9 K 8 D D 6 V S S 6 K 7 100nF V D D 5 V S S 5Q H VV V S S 4 K 6 V C99 F 6 VV SS SS F0 1 1 0 S 20 VDD_MCU B 0T JP FMA IL1 M4 4 3 PP FE 11 5 PP IH 1II 590 PP FF 11 51 PP II 11 51 LCD_P RI 014 +3V3 R2 25 61 6 33 3 MA 8 GC1 47 UK 4 C A6 9 B OP TK 0P P F 1 4 P I 1 4 LP CI DD _I CR LKC P F 1 4 1ESC 2pF R 2 5 6 3 3 R225S 01 PP11 69 H 3 A 8 P F 1 3 P I 1 3 LU CL D _ V_ S Y N C P F 1 3 R 2 5 3 3 3 P I 1 3 NNA 696 G 3 TDB -01 341 [R E2 T3 /Blac2 k0 ] A 7 D P F 1 2 P I 1 2 L C D _ H S Y N 1 3 P F 1 2 P I 1 2 Oe pen J P 2/A 4 R 5 5 3 3 M 6 E 31 A SDNRAS P F 1 1 P I 1 1 MII_RX_ER R 3 SO Bep 9n P 8 F 31 P F 1 P I 1 0 2 R21 [N/A] R_I 2N 4T 8 33 PFF F98 10 L 10 D 5 PI10D31 Potentiometer QQS SS PP II __6 BB3 KKC 11lo __PP IIEE OOd 10 P F 9 PP PP 09.S 0W 321 90.01 PI9D30 R2 24 6 33 3M RI 28 46 33 L 2 EE 4 JP +3V3 P F 8 P1 22 EXPANDER 2 Rev L 3 24 25MHz(with socket) R20 10K R 4 1 3 3 P Q S P I _ B K 1 _ I O 2 P F 7 P I 7 KB 1 DP 44 X1 ] R 2 2 3 3 R245 33 PI7D29 PF7 P B K 1 _ I O 3 P F 6 P I 6 30 2- FOO 7S K 2 D 6 R 3 RI 24 58 0 33 3 D2 26 8 PI I2 6D PF F2 6 P F 5 P I 5 FF MM CC __ NN BB LL 32 010 K 3 D 3 C20 20pF R2 23 39 2 33 3 104 KR PR I2 56 P F 5 A2 5 P DOR RS _W NS P F 4 P I 4 EP 55 J23 C 38 R R 2 3 3 3 3 P P F 4 A 4 R 9 PP KK 70 LCD_ENB P F 3 P I 3 DocID027919 CG 41 H 2 C 1 33 R 2 3 6 3 3 R 2 7 7 3 3 D 2 7 P F 3 P I 3 PK K6 7 A 3 B O T- P K 6 P F 2 P I 2 R 3 3 BOOT0 E 6 C 5 G 2 C 4 P P P LCD_B7 A N T P K 5 P F 1 P I 1 J C 6 E 20 D 11 45 C21 1.5pF RESET# R2 24 42 0 33 3 R2 27 60 9 33 3 PF F0 1 PI I0 1D PK K4 5 D2 24 5 LC CD D_ _B B5 6 AA 10 R17 P K 4 P F 0 P NX3215SAI -2 3E 2D3 .7_ 6JS 8SB K_S HB Z21B -E315 X7 SB2 0p 0e A1l -As Mnl Us 0d 0B 5e5 2n9 5II D 71 D 2 11 42 R 3 R 3 P P L P H 101 --0 OO SK C _C ON U TO- P K 3 HR 15 D 8 PH1 PK3 LCD_B4 P H C _ I 2 PP EE 12 5 PP HG 11 50 D12PE15 G 1 F 11754 3204 RB 11 12 DC 147 33 XSS 2 R66 33 R278 33 PK2 PH0 PH15 LCD_G7 D23 PP KC 1 P E 1 4 P H 1 4 1PP EE 11 43 FD P 11 15 E 1 3 R5 22 32 22 20 0 K R6 57 5 33 3 R2 27 71 9 33 3 PK K0 1 PP HH 11 43 LC CD D_ _G G5 6 D1 10 D2 21 2 P C 11 50 - O S C 3 21 _3 P E 1 3 P H 1 3 0 F1 12 185 34 R 1 2 E P R 3 R 3 R 3 PC15 L D D P C C 3 NA P E 1 2 P H 1 2 PPs EEe 66 PP EE 1987 2 E 1 R 1 M 15 5 CF 2S 22_ID 1.5pFR259 R34 33 R6 63 5 33 3 RP 55 82 33 33 PE E3 6 PP HH 1985 2 PB C1 17 4 D4 9 A1 29 2P DDL 2S 0NPD R18[N/A]I SAIT 2_R MA CC LE K_ B0 P E 1 1 P H 1 1 PP EE 11 10 P 1 N C l o s e d S BB 17 8 R 5 4 3 3 R 6 9 3 3 PP HH 11 10 D 8 D 1 9 UL SB B_ _F FS S2 2_ _D DM P PP BA 10 5 P J 11 50 T R A C E _D D 3 P E H 0 MPH ID I3 _i RsM XipIS DI 3I 66 PPP BBB 11 50 PPP JJJ 111 510 LL CC DD __ BG 30 RC 11 55 DP 1111 0225 R 9 1 5 C l o s e d S B 1 7 R 6 4 3 3 R 6 8 3 3 D 7 D 1 8 VS B U F S U S P B 1 4 P J 1 4 P E 90 PP HG 92 PAR_D7 P B 4 P J 1 4 L C D _ B 2 PP EE R 1 4 C 96 NM 11 42 C l o s e d S B 1 6 R 5 2 3 3 R 5 7 3 3 OCl po es n PP HH D 6 D 1 7 USB_ P B 1 3 P J 1 3 P E 8 P H 8 M3 C _ s a_D t iI vN eE BD0 r2 aL ke P B 1 3 PP JJ 1987 3 L C D _ B 1 KR 111 42 B 9 P 1 4 SO 5N O pSS R31 33 R 5 3 3 3 R 5 6 3 3 SS4 BB6 44 25 UL LP PI I_ _D D3 6P P E 5 D 5 A 2 1 D 1 6 P B 1 2 P J 1 2 TT RR AA CC EE __ DD 21 7 P H 7 P J 1 2 L C D _ B 0 P B 1 2 d LPF 35 B 11 R 8 N 1 JO Pn 2/C 3 C l o s e d S B 3 R 3 U L P I _ D 5 D PH H2 74 PE5 L 3 P B 1 1 P J 1 1 P E 6 P H 6 R X PAR_D6 PP JJ P B 1 1 C l o s e d S B 4 U L P I _ D 4 1 3 G 1 2 B 2 P 3 L C D _ G 4 P H 6 P B J 1 0 P E 5 PP HG 50 S W_C EK O1 pen3 1 H 1 3 1 JN 3 R35 33 R U P E 4 L C D _ G 3 A 2 0 PAR_VSYNC I2 2C C1 1_ _S SC D A P B 9 PP JJ 90 P E 4 P H 4 U I N XE T0 M _ C O P B 9 B 4 JR 11 34 A 1 H C l o s e d S B 6 SBR 4725 L C D _ G 2 P H 4 P B 8 P J 8 P E 3 P H 3 8 A 7 H A 2 J 4 R37 33 L C D _ G 1 A P B 7 P J 7 P B 5 J 1 2 K R5 3 04 [ ]o C l o s e d S B 8 QS PP __ BC KLK 1_O Np Ce S P B 6 P J 6 PP ED 1 PP BB 62D LC CD D_ _R R1 7 B 6 K 2 A 502 JS PLWW 41 R4 42 3 33 3 R3933[N/A] PE_C 2M PP E3333333 12 PP JC 61 AS 2u 3IS PE2 TF DS OD /A SV Wc OL P B 5 P J 5 MTuT I_u IADR _S TC_D XES_ DD 31 PP BB 51 A 8 M 1 11 RC 2_ 43 7JP 30 3FF P E 0 UUU LLL PPP III ___ DDD 720 L C D _ R 6 P J 5 TRST P B 4 P J 4 RS _E CKT KMCM PA B 41 A 9 M 92 2/ S P J 4 L C D _ R 5 P B 3 P J 3 PP DD 18 5 P G 1 5 S2 DI NT CX AX S1 PD D1 10 5 DA 13 PP BB 30 CP K8 3 R3 4S 0B 22 2 0 K RRRRRR 677722 021076 3333333 RPP 45 4111 33 322 A 1 02 N K 11 30 B 7 P J 3 L C D _ R 4 PE0 G3 15A Q P B 2 2 F MM CD _ N B5 L2 1 P D 1 4 P G 1 4 MR IP I5 _P T_S XR_ DO 1U PE1 D 0 P D 1 4 3 R 3 8 2 2 0 K RR3 44FS 43MAI 33P 33FG P J 2 5 L 1 2 A L C D _ R 3 GG 410 M6 CCK __ WV/ L P B 1 PM J 1 F N B L P D 1 3 P G 1 3 M I _ D 0 PE0 P D 1 3 R 4 RB 7 MND 1 1 B 3 S B 3 9 O p en n R 6 R263 33 P J 1 A1 12 8P L C D _ R 2 PP GG 196 3 M P B P D 1 2 P G 1 2 SI PI_ D I F2 P D 1 2 R 5 C 7 U L P I _ D 1 P J 0 R274 33 A 1 7 L P G 1 2 P D 1 1 P G 1 1 MPP IO I_TC X_N _ET NC P D 1 1 B 8 1 6 R265 33 3T 3M PP GG T DM IS P A 11 5 P D C2 _ N M D 1 5 P D 0 PP AA 11 53 A 1 3 K 1 5 SB T C S CD0K LIO K P A 1 4 P D 90 P G 9 _ S B D 1 4 P D 9 PP AA 14 4 A 1 4 L 1 4 D 9 T P A 1 3 P A TAMPER R2 _8 W1 KU0 P_KEYEX P G 8 S__ DGG C LI K M D P D 8 P A A 1 5 L H 1 4 R 5 967 R 6 1 3 3 P C 10 3 PP GG 81 UMSC SI BNN_ __R FB STRL 1 _y D PR P A 1 2 P C 1 2 C L FMI C2 _S N3_ W AD TD FMM MCC C__ _NN NWO EE 1 P D 7 P G 7 PD D 7 PP AA 11 20 PAR_D9 BE 11 5 AM A 1 1 J 1 4 SS BB0 54 28 C lp o s ep de 1 SB B 11 0 Cl lo os se ed d P G2 78 P C 1 2 C AAS 11S2 __1X X_ P A 1 1 P C 1 1 u S DE _ D 3 P D 6 P G 6 P D 6 P A 1 9 C o e d PAR_D4 R 2 7 5 0 PAR_D10 C B 1 3 B 1 1 J P C 1 1 C_I _F3 P F Cr sD yC nDT cM 2 P A C 0 u S D _ D 2 E P D 5 P G 5 MII I_ I_M MD DIO C I O P D 5 PP AA PAR_D8 C 1 0 N 1 1 e R 2 6 4 3 3 P C 0 P G 5 A1 10 5 UM S B _ F SI 1 _ D P A 9 P C 9 P D 4 P G 4 PA11 P D 4 90 PAR_D3 F D 1 1 N R 2 7 3 3 3 P C 9 P G 4 A 1 4 C Xps 8 P C 8 P D 3 P G 3 PA11 PC9R260 P D 3 P A 8 PAR_D5 G 1 4 C 1 1 M 1 2 0 R262 33 PAR_D2 P C 8 P G 3 A 1 3 CC __ PP FF CC w m_ P A 7 P C 7 uI SI Da _Ws Dn 0k P D 2 PA11 PC8 P A 7 R 3 G 1 5 1 Cl lp oe sn ed d S B 63 1 R272 33 PAR_D1 PAR_D11 P C 7 P G 2 A 1 2 U B _ 1 _ I P A 6 P C 6 MH CeR _X HK0 P D 1 P G 1 PA10 PC8 D 3 P D 1 P A 6 O po es ne S B 5 8 R 2 5 7 3 3 P 3 H C 1 2 M PAR_D0 P C 6 A 1 1 R S 2D 3 2 / I r_ D A _ R1 X P A 5 P C 5 M C _ CiD DA A C _ O U T 2P PCI 72S3_CK PA10 D P 4 P R280 33 R P A 5 P C 5 VBUM P A 4 P C 4 M C _t V H C _ O U T 1 PA9 PC7 N 4 N R2 P C 4 R S 2 / T X P A 3 P C 3 schematics PA A8 9 32 L S BB 55 46 CO l o sn e d P C 3 MII_MCO P A 2 P C 2 M C _ U H P PC6 M 4 e OC p e n SS BB 65 25 P C 2 LM P A P C 1 M_I I I_ _ R X D 1 PA8 PC5 P A 1 N 2 M 3 S B 6 0 O p e n P C 1 n PA8 PC5 O PA7 PC4 SB37 Closed Closed SB43 U4A MC_UL MC_BusVoltage PAP 7A6 P3 C4 SB35 Open Open SB40 PAR_PCLK MII_TX_CLK PC SB5 Closed Closed SB41 MC_EmergencySTOP MC_CurrentC PA6 PC3 Open SB44 ULPI_CK MII_TXD2 PAP 5A4 PC C2 2 R241 33 PAR_HSYNC MC_CurrentB P Open SB38 JP21 JP22 SAI2_SCKB SAI1_SDA 1 1 PA2 PC1 2 SB24 Closed Closed SB22 2 MII_MDIO MII_MDC 3 3 MC_EnIndex MC_CurrentA PA2 PC1 SB30 Open Open SB31 Electrical MII_RX_CLK ULPI_STP PA1 PC0 SB29 Closed MC_EnB PA1 SB23 Open SAI2_SDB PA0 SB32 Closed MIC I__ CEn RA S PA0 SB36 Open M PA0 SB34 Open 50/79 Figure 26. STM32756G-EVAL MCU
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C129\n100nF', 'C108\n100nF', 'C126\n100nF', 'C114\n100nF', 'C122\n100nF', 'C123\n100nF', 'C124\n100nF', 'C133\n100nF', 'C118\n100nF']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Fn001\n921C', 'Fn001\n801C', 'Fn001\n621C', 'Fn001\n411C', 'Fn001\n221C', 'Fn001\n321C', 'Fn001\n421C', 'Fn001\n331C', 'Fn001\n811C']
Connector mapping: {}
Processing page 51
Processing table 1
Text before table: Figure 27. STM32756G-EVAL Power
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'D13\nZEN056V130A24LS\nCN17 L3 E5V\n1 2 1 1 SV CV 3 3\nDC-10B 3 Z SM1 AJ5.0A-TR C60 2 SG C C CG G G1 2 3 4 5 6 C 225 08 uF 2\n100nF BNX002-01 +3V3 JP2 VDD_MCU\nC127 [N/A]\nC104 [N/A]\nC26 [N/A]\nC28 [N/A]\nJP13\nTP14 TP13 5V LD10 Ground +5V red 1 2 D5V E5V U5V_ST_LINK 3 Vin Vout 2 V VV B BB U UU S SS _ __ F FH S SS 1 2 1 3 5 7 9 102 4 6 8 R142 T GP ro2 undT GP ro1 u6 ndT GP ro3 und +3V3 U LD19 1117S18 TT aR b 4+1V8 T 1VP1 8 11 12 C61\n1 Header 6X2 820 10uF\nTP5\nTP4 U2 2V8\nU18 +3V3 +5V LD1117STR +2V8\n3 Vin +5V LD1086D2M33 +3V3 V To au bt 42 3 Vin Vout 2 Tab 4\nDNG C54 C56 C57 R15\n47uF 10uF 100nF 1 120\n1 C19\nR6 10uF\n150 C5\n10uF\nTitle:Power\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:3 of17', None, None, None, None]
Processing table 2
Text before table: C60 SM1 AJ5.0A-TR CG G1 3 6 Z 2 C G 2 DC-10B 5 225 08 uF SG C 2 4 3 C 2 SV CV 1 3 1 1 3 CN17 E5V L3 ZEN056V130A24LS D13 UM1903 Figure 27. STM32756G-EVAL Power
Found connector CN17 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['JP2\nC127 [N/A]', None]
Header row 2: ['C104', '[N/A]']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['JP2\nC127 [N/A]', 'JP2\nC127 [N/A]']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [']A/N[ 721C\n2PJ', ']A/N[ 721C\n2PJ']
Reversed Header row 2: ['401C', ']A/N[']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [']A/N[ 721C\n2PJ', ']A/N[ 721C\n2PJ']
Connector mapping: {}
Processing row: ['C26', '[N/A]']
Processing row: ['C28', '[N/A]']
Processing table 3
Text before table: JP13 C28 [N/A] C26 [N/A] C104 [N/A] C127 [N/A] JP2 BNX002-01 100nF +3V3 VDD_MCU C60 SM1 AJ5.0A-TR CG G1 3 6 Z 2 C G 2 DC-10B 5 225 08 uF SG C 2 4 3 C 2 SV CV 1 3 1 1 3 CN17 E5V L3 ZEN056V130A24LS D13 UM1903 Figure 27. STM32756G-EVAL Power
Found connector CN17 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12']
Header row 2: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '21 11\n01 9\n8 7\n6 5\n4 3\n2 1']
Reversed Header row 2: ['', '21 11\n01 9\n8 7\n6 5\n4 3\n2 1']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '21 11\n01 9\n8 7\n6 5\n4 3\n2 1']
Connector mapping: {}
Processing row: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12']
Processing row: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12']
Processing row: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12']
Processing row: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12']
Processing table 4
Text before table: T JP13 C28 [N/A] C26 [N/A] C104 [N/A] C127 [N/A] JP2 BNX002-01 100nF +3V3 VDD_MCU C60 SM1 AJ5.0A-TR CG G1 3 6 Z 2 C G 2 DC-10B 5 225 08 uF SG C 2 4 3 C 2 SV CV 1 3 1 1 3 CN17 E5V L3 ZEN056V130A24LS D13 UM1903 Figure 27. STM32756G-EVAL Power
Found connector CN17 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing page 52
Processing table 1
Text before table: 
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Figure 28. STM32756G-EVAL SRAM, Flash memory and DRAM\nD[0..31] D[0..31]\nA[0..23] A[0..23] U13\nFF F MM MC C C_ _ _N N NB B O1L L AE0 1 PPP EEG PP101 DD0 R 641 R47 7+ 03V 033 AAAAAAAAAAAAAAAA AAAAA 11111111112 123456789 0 +01234567890 3VA A A GG G H H H H AADDHGH B B B BC CE F F 35 4 3 54 3 5 4 3 2 1243126 4 3 5 24 34 4 3 +3VU 31 A A A A A C WA A A A A A A A A B BOA A AAAAA S4 1LE H1 1 1 1 1 1 1 1112 4 3 2 1 09 8 7 6 5 EE W7 6 5 4 3 2 1 0890 E E A02IIIIII M4V V////// V VIIIIIIIIII COOOOOO 1////////// C COOOOOOOOOO 6S SE111111 C C BS S2012345 0123456789 0CDEFFG D ED EBCCDEFFGBC A n21 562 6152 6561121 1656 6 FLIDDDDDDDDDDDDDDDD De111111 0123456789 + f012345 a3 u+V l+ t3 3 sV t3 JP10A AAAAAAAAAAAAAAAAAAAAAA A2 1111111111222 123456789 03 0123456789012 D A D ADD A AA D A D GB C B C B BC BC B C B CC EE F7 7 6 654 5 43 3 2 2 26 55 43 2 28 7 7 64 38 27 U PC9 A A A A A A A A AAA W RA VRA A A A A A A A A A BAA YP122 1 1 1 1 1 12 1 1 12 p9 8 7 6 5 4 3 2 1 0 8912 5 4 3 2 1 00 8 7 63 F2D laEQ W1 DDDDD sCCV5 DD DD DDDDDD LQQQQQA hCQQ QQ QQQQQQ ASSS11111- SSS08 19 234567012341 GEF HG EHHEHE EHHG FGFGF DF3456 13456 8533 456 727 46 DDDDDDDDDDDDDDDD 111111 0123456789012345 SS S S S S F FM MDDD DD D CCN NN N C CLKW EC R _ _K N N0 EA AE 0 B BS S L L3 2P P P P P PFGH H H G F F15 3 21 8 M M15 +R P P C C 32 I I V5 4 _ _8 3N N7 B BL LAAAAAAAAAAA A AA 0 1 011 11123456789 001 45 MH G H H G G G G G HH NKKKKKK PF F FFJ J JJJJ3 7 12899 7 2 1 3 2 1 9 8 78 191783 7 82 A A A A A A A A A A A A NBB VDDDCCC DRCW LKSAAAA1 1 QQQQ9 8 7 6 5 4 3 2 1 0 DE1 0 # KESS01 MMMM D# ## Q0123 VDDDDDDDD DD DD DD DD DD DD DD DD DD DDDDDD SQQQQQQQQ QQ QQ QQ QQ QQ QQ QQ SQQ QQ QQQQQQ11111112 12 12 12 22 22 23 23 Q08 19 23456701234564 75 86 97 08 19 20 31 RL NM RNPMML PMPNRNREA DC DA BC CB AD CD AE 81 2 8 9982 1123 92 81 7 1232 781 923 8 3 87 12 DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD 1111111111222222222233 01234567890123456789012345678901 R146 10K FMC_NE3\n+ V3 IS 6 RV1 LL 10- 41 00 M F 2 7 EG N2B pT o/ 1WE rP VV VVV CC QQC 8 +3V3 DH CE EE 93 93 17 23 N VN N NN C C C C C 9 89 78 R285 10K R90 R92 10K 10K\nF F F M M M CCC ___ NNN WWE E IT PP DD 57 R 19 01 0 C 3 V e3 ting: Open F 2 8 M 9 B B L P 92 7 2 79 V V V V V V V V D D D D DU D D D D D D D D D D D D D Q Q Q Q Q Q Q Q Q V V V V V V V V V S S S S S S S S S S S S S S S S S S Q Q Q Q Q Q Q Q Q B B C D E L M N P 3 3 8 1 R85 10K R116 10K\nA RLF7 779 V V V VD D D DD D D V V V VS S S SS S S A F L R1 3 33\nD S\n+3V3 +3V3 +3V3 IS42S32800G-6BLI\nSDRAM\n551C 261C 361C 351C 851C 941C 051C 151C 651C 751C 451C 841C 541C 161C 561C 461C 251C 951C 061C\nFn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001\nPlace close SRAM Place close Nor Flash Place close SDRAM Title:SRAM & FLASH & SDRAM\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:3/31/2015 Sheet:4 of17', None, None, None, None, None, None]
Processing table 2
Text before table: U U13 A[0..23] A[0..23] D[0..31] D[0..31] 52/79 Figure 28. STM32756G-EVAL SRAM, Flash memory and DRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['D3 D30']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['03D 3D']
Connector mapping: {}
Processing row: ['D2 D29']
Processing row: ['B1 D28']
Processing row: ['C2 D27']
Processing row: ['A1 D26']
Processing row: ['C3 D25']
Processing row: ['A2 D24']
Processing row: ['A8 D23']
Processing row: ['C7 D22']
Processing row: ['A9 D21']
Processing row: ['C8 D20']
Processing row: ['B9 D19']
Processing row: ['D8 D18']
Processing row: ['D7 D17']
Processing table 3
Text before table: A 1 0 G 7 A Electrical U U13 A[0..23] A[0..23] D[0..31] D[0..31] 52/79 Figure 28. STM32756G-EVAL SRAM, Flash memory and DRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['F1 D14']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['41D 1F']
Connector mapping: {}
Processing row: ['F2 D13']
Processing row: ['E2 D12']
Processing row: ['D2 D11']
Processing row: ['C2 D10']
Processing row: ['C1 D9']
Processing row: ['B1 D8']
Processing row: ['G6 D7']
Processing row: ['F6 D6']
Processing row: ['F5 D5']
Processing row: ['E5 D4']
Processing row: ['D5 D3']
Processing table 4
Text before table: A 1 0 G 7 A Electrical U U13 A[0..23] A[0..23] D[0..31] D[0..31] 52/79 Figure 28. STM32756G-EVAL SRAM, Flash memory and DRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['F6 D14']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['41D 6F']
Connector mapping: {}
Processing row: ['G6 D13']
Processing row: ['F5 D12']
Processing row: ['G4 D11']
Processing row: ['F4 D10']
Processing row: ['G3 D9']
Processing row: ['F3 D8']
Processing row: ['E6 D7']
Processing row: ['H6 D6']
Processing row: ['E5 D5']
Processing row: ['H5 D4']
Processing row: ['H4 D3']
Processing table 5
Text before table: PP DD 57 B B 3 R47 19 01 7+ 033 F M PC9 8912 F 1WE 2 8 M 9 W1 LQQQQQA ASSS11111- R 0 NN 23 VRA p9 pT VVV SSS08 C DD BC 43 EHHG 8533 RL 89 DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD 01234567890123456789012345678901 10K 10K BAA YP122 NBB C DD QQ 19 F7 7 727 HH 78 NM 78 R90 R92 EG N C DDDDDD QQQQQQ11111112 23456701234564 F 2 RNPMML 10K S4 RV1 A02IIIIII M4V VV CC QQC C GB 26 DF3456 8 R285 N C IS 6 1LE W7 1////////// 6S BS LL M AA 43 13456 9 + V3 +01234567890 3VA 35 RA +3V3 BC 55 GEF 87 F MC C _ N B L 1 BOA H1 E VIIIIIIIIII SE111111 S2012345 W QQQQ9 MMMM PPP EEG F15 M15 C _8 N7 BL LAAAAAAAAAAA 011 BC 24 ED 6152 A 5 + B E V F M C _ B 1 AADDHGH 1243126 D 1656 8 EE A 0 FM MDDD CLKW _K N0 BS L3 2P P I 4 A2 03 EE 27 FFJ 82 2 WA V////// COOOOOOOOOO C A 1 F C _ N B L DRCW P I R 03V GG 54 EBCCDEFFGBC D 2 3 AAAAAAAAAAAAAAAAAAAAAA 123456789 FMC_NE3 C C C A 2 B 5 CC 28 1111111111222222222233 A 09 COOOOOO 3 A 3 S CCN LKSAAAA1 KESS01 PFGH G 8 AAAAA 0 A 3 A 6 A 2 JJJJ3 12899 10K A 1 A 4 S EA 0 P H 21 A 4 B 2 AAAAAAAAAAAAAAAA 123456789 0 R146 A 2 A 5 S DD NN EC # P H 3 D 3 A 3 A 6 S D N R AE S ## P B 3 C A 4 0123456789 A 7 DD SS P B 4 6561121 0123456789 DDDDDDDDDDDDDDDD 0123456789012345 AAAAA 5 AAA 8 DD QQ 19 CE 34 B HG A 6 A DDDDDD QQQQQQ 234567012341 ADD 654 EHHEHE 7 A 12 00 DD QQ 12 75 C 64 456 J 7 DC 781 AA 11123456789 45 1111111111222 0123456789012 A 8 A 1 1 DD QQ 12 86 H 2 D 6 DA A A 1 2 DD QQ 12 97 H 3 562 B 7 BC 92 A 1112 0890 A 1 3 A 0 DD QQ 22 08 schematics H 4 A 7 G 8 CB 81 A 001 11111111112 A 1 1 A 1 4 A 1 DD QQ 22 19 H 5 C 7 G 9 AD 923 A 1 2 A 1 5 A 2 DD QQ 23 20 G 3 D F 7 CD 7 A 1 3 12 63 A 3 DD QQ 23 31 AE 8 A 1 4 A 1 7 DDDDD A 4 111111 F 3 B 38 FGFGF G 1 A 1 5 1 8 A 5 F 4 46 G 2 1 6 A 6 G 3 A 7 H 1 A 8 H 2 A A A 1 0 G 7 A Electrical U U13 A[0..23] A[0..23] D[0..31] D[0..31] 52/79 Figure 28. STM32756G-EVAL SRAM, Flash memory and DRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['B7\nC9\nD9\nE1']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['1E\n9D\n9C\n7B']
Connector mapping: {}
Processing row: ['L1']
Processing row: ['M9']
Processing row: ['N9']
Processing row: ['P2\nP7']
Processing row: ['A7']
Processing row: ['F9\nL7']
Processing row: ['R7']
Processing table 6
Text before table: PP DD 57 B B 3 R47 19 01 7+ 033 F M PC9 8912 F 1WE 2 8 M 9 W1 LQQQQQA ASSS11111- R 0 NN 23 VRA p9 pT VVV SSS08 C DD BC 43 EHHG 8533 RL 89 DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD 01234567890123456789012345678901 10K 10K BAA YP122 NBB C DD QQ 19 F7 7 727 HH 78 NM 78 R90 R92 EG N C DDDDDD QQQQQQ11111112 23456701234564 F 2 RNPMML 10K S4 RV1 A02IIIIII M4V VV CC QQC C GB 26 DF3456 8 R285 N C IS 6 1LE W7 1////////// 6S BS LL M AA 43 13456 9 + V3 +01234567890 3VA 35 RA +3V3 BC 55 GEF 87 F MC C _ N B L 1 BOA H1 E VIIIIIIIIII SE111111 S2012345 W QQQQ9 MMMM PPP EEG F15 M15 C _8 N7 BL LAAAAAAAAAAA 011 BC 24 ED 6152 A 5 + B E V F M C _ B 1 AADDHGH 1243126 D 1656 8 EE A 0 FM MDDD CLKW _K N0 BS L3 2P P I 4 A2 03 EE 27 FFJ 82 2 WA V////// COOOOOOOOOO C A 1 F C _ N B L DRCW P I R 03V GG 54 EBCCDEFFGBC D 2 3 AAAAAAAAAAAAAAAAAAAAAA 123456789 FMC_NE3 C C C A 2 B 5 CC 28 1111111111222222222233 A 09 COOOOOO 3 A 3 S CCN LKSAAAA1 KESS01 PFGH G 8 AAAAA 0 A 3 A 6 A 2 JJJJ3 12899 10K A 1 A 4 S EA 0 P H 21 A 4 B 2 AAAAAAAAAAAAAAAA 123456789 0 R146 A 2 A 5 S DD NN EC # P H 3 D 3 A 3 A 6 S D N R AE S ## P B 3 C A 4 0123456789 A 7 DD SS P B 4 6561121 0123456789 DDDDDDDDDDDDDDDD 0123456789012345 AAAAA 5 AAA 8 DD QQ 19 CE 34 B HG A 6 A DDDDDD QQQQQQ 234567012341 ADD 654 EHHEHE 7 A 12 00 DD QQ 12 75 C 64 456 J 7 DC 781 AA 11123456789 45 1111111111222 0123456789012 A 8 A 1 1 DD QQ 12 86 H 2 D 6 DA A A 1 2 DD QQ 12 97 H 3 562 B 7 BC 92 A 1112 0890 A 1 3 A 0 DD QQ 22 08 schematics H 4 A 7 G 8 CB 81 A 001 11111111112 A 1 1 A 1 4 A 1 DD QQ 22 19 H 5 C 7 G 9 AD 923 A 1 2 A 1 5 A 2 DD QQ 23 20 G 3 D F 7 CD 7 A 1 3 12 63 A 3 DD QQ 23 31 AE 8 A 1 4 A 1 7 DDDDD A 4 111111 F 3 B 38 FGFGF G 1 A 1 5 1 8 A 5 F 4 46 G 2 1 6 A 6 G 3 A 7 H 1 A 8 H 2 A A A 1 0 G 7 A Electrical U U13 A[0..23] A[0..23] D[0..31] D[0..31] 52/79 Figure 28. STM32756G-EVAL SRAM, Flash memory and DRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['B8\nC1\nD1\nE9']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['9E\n1D\n1C\n8B']
Connector mapping: {}
Processing row: ['L9']
Processing row: ['M1']
Processing row: ['N1']
Processing row: ['P3\nP8']
Processing row: ['A3']
Processing row: ['F1\nL3']
Processing row: ['R3']
Processing table 7
Text before table: IS42S32800G-6BLI +3V3 +3V3 +3V3 VD DD D VS SS S RLF7 779 R1 33 V D D V S S L 3 V D D V S S F V V A A VDDDCCC DE1 D# Q0123 VDDDDDDDD SQQQQQQQQ SQQ Q08 PF 79 PMPNRNREA 81 De111111 f012345 a3 u+V l+ t3 sV e3 t3 ting: Open 2 10- 0CDEFFG n21 FLIDDDDDDDDDDDDDDDD V D D Q V S S Q P 2 P 3 JP10A C 41 00 V D D Q V S S Q Rev 10K NKKKKKK 92 N 1232 3 V V D D Q V S S Q MH M 12 R116 V D D Q V S S Q 10K L 191783 L 9982 +3VU 31 VN DU D Q V S S Q EE 17 E DocID027919 R85 V D D Q V S S Q DH 93 D 1 FF MM CCC ___ NNN WWE AE0 IT V D D Q V S S Q PP101 DD0 641 CE 93 C 1123 F M C_ _N NB O1L E V D D Q V S S Q B 7 B 8 N2B o/ rP F2D laEQ sCCV5 hCQQ F M +R 32 V5 3N V D D Q V S S Q PP DD 57 B B 3 R47 19 01 7+ 033 F M PC9 8912 F 1WE 2 8 M 9 W1 LQQQQQA ASSS11111- R 0 NN 23 VRA p9 pT VVV SSS08 C DD BC 43 EHHG 8533 RL 89 DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD 01234567890123456789012345678901 10K 10K BAA YP122 NBB C DD QQ 19 F7 7 727 HH 78 NM 78 R90 R92 EG N C DDDDDD QQQQQQ11111112 23456701234564 F 2 RNPMML 10K S4 RV1 A02IIIIII M4V VV CC QQC C GB 26 DF3456 8 R285 N C IS 6 1LE W7 1////////// 6S BS LL M AA 43 13456 9 + V3 +01234567890 3VA 35 RA +3V3 BC 55 GEF 87 F MC C _ N B L 1 BOA H1 E VIIIIIIIIII SE111111 S2012345 W QQQQ9 MMMM PPP EEG F15 M15 C _8 N7 BL LAAAAAAAAAAA 011 BC 24 ED 6152 A 5 + B E V F M C _ B 1 AADDHGH 1243126 D 1656 8 EE A 0 FM MDDD CLKW _K N0 BS L3 2P P I 4 A2 03 EE 27 FFJ 82 2 WA V////// COOOOOOOOOO C A 1 F C _ N B L DRCW P I R 03V GG 54 EBCCDEFFGBC D 2 3 AAAAAAAAAAAAAAAAAAAAAA 123456789 FMC_NE3 C C C A 2 B 5 CC 28 1111111111222222222233 A 09 COOOOOO 3 A 3 S CCN LKSAAAA1 KESS01 PFGH G 8 AAAAA 0 A 3 A 6 A 2 JJJJ3 12899 10K A 1 A 4 S EA 0 P H 21 A 4 B 2 AAAAAAAAAAAAAAAA 123456789 0 R146 A 2 A 5 S DD NN EC # P H 3 D 3 A 3 A 6 S D N R AE S ## P B 3 C A 4 0123456789 A 7 DD SS P B 4 6561121 0123456789 DDDDDDDDDDDDDDDD 0123456789012345 AAAAA 5 AAA 8 DD QQ 19 CE 34 B HG A 6 A DDDDDD QQQQQQ 234567012341 ADD 654 EHHEHE 7 A 12 00 DD QQ 12 75 C 64 456 J 7 DC 781 AA 11123456789 45 1111111111222 0123456789012 A 8 A 1 1 DD QQ 12 86 H 2 D 6 DA A A 1 2 DD QQ 12 97 H 3 562 B 7 BC 92 A 1112 0890 A 1 3 A 0 DD QQ 22 08 schematics H 4 A 7 G 8 CB 81 A 001 11111111112 A 1 1 A 1 4 A 1 DD QQ 22 19 H 5 C 7 G 9 AD 923 A 1 2 A 1 5 A 2 DD QQ 23 20 G 3 D F 7 CD 7 A 1 3 12 63 A 3 DD QQ 23 31 AE 8 A 1 4 A 1 7 DDDDD A 4 111111 F 3 B 38 FGFGF G 1 A 1 5 1 8 A 5 F 4 46 G 2 1 6 A 6 G 3 A 7 H 1 A 8 H 2 A A A 1 0 G 7 A Electrical U U13 A[0..23] A[0..23] D[0..31] D[0..31] 52/79 Figure 28. STM32756G-EVAL SRAM, Flash memory and DRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['261C']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['C162']
Connector mapping: {}
Processing row: ['Fn001']
Processing table 8
Text before table: IS42S32800G-6BLI +3V3 +3V3 +3V3 VD DD D VS SS S RLF7 779 R1 33 V D D V S S L 3 V D D V S S F V V A A VDDDCCC DE1 D# Q0123 VDDDDDDDD SQQQQQQQQ SQQ Q08 PF 79 PMPNRNREA 81 De111111 f012345 a3 u+V l+ t3 sV e3 t3 ting: Open 2 10- 0CDEFFG n21 FLIDDDDDDDDDDDDDDDD V D D Q V S S Q P 2 P 3 JP10A C 41 00 V D D Q V S S Q Rev 10K NKKKKKK 92 N 1232 3 V V D D Q V S S Q MH M 12 R116 V D D Q V S S Q 10K L 191783 L 9982 +3VU 31 VN DU D Q V S S Q EE 17 E DocID027919 R85 V D D Q V S S Q DH 93 D 1 FF MM CCC ___ NNN WWE AE0 IT V D D Q V S S Q PP101 DD0 641 CE 93 C 1123 F M C_ _N NB O1L E V D D Q V S S Q B 7 B 8 N2B o/ rP F2D laEQ sCCV5 hCQQ F M +R 32 V5 3N V D D Q V S S Q PP DD 57 B B 3 R47 19 01 7+ 033 F M PC9 8912 F 1WE 2 8 M 9 W1 LQQQQQA ASSS11111- R 0 NN 23 VRA p9 pT VVV SSS08 C DD BC 43 EHHG 8533 RL 89 DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD 01234567890123456789012345678901 10K 10K BAA YP122 NBB C DD QQ 19 F7 7 727 HH 78 NM 78 R90 R92 EG N C DDDDDD QQQQQQ11111112 23456701234564 F 2 RNPMML 10K S4 RV1 A02IIIIII M4V VV CC QQC C GB 26 DF3456 8 R285 N C IS 6 1LE W7 1////////// 6S BS LL M AA 43 13456 9 + V3 +01234567890 3VA 35 RA +3V3 BC 55 GEF 87 F MC C _ N B L 1 BOA H1 E VIIIIIIIIII SE111111 S2012345 W QQQQ9 MMMM PPP EEG F15 M15 C _8 N7 BL LAAAAAAAAAAA 011 BC 24 ED 6152 A 5 + B E V F M C _ B 1 AADDHGH 1243126 D 1656 8 EE A 0 FM MDDD CLKW _K N0 BS L3 2P P I 4 A2 03 EE 27 FFJ 82 2 WA V////// COOOOOOOOOO C A 1 F C _ N B L DRCW P I R 03V GG 54 EBCCDEFFGBC D 2 3 AAAAAAAAAAAAAAAAAAAAAA 123456789 FMC_NE3 C C C A 2 B 5 CC 28 1111111111222222222233 A 09 COOOOOO 3 A 3 S CCN LKSAAAA1 KESS01 PFGH G 8 AAAAA 0 A 3 A 6 A 2 JJJJ3 12899 10K A 1 A 4 S EA 0 P H 21 A 4 B 2 AAAAAAAAAAAAAAAA 123456789 0 R146 A 2 A 5 S DD NN EC # P H 3 D 3 A 3 A 6 S D N R AE S ## P B 3 C A 4 0123456789 A 7 DD SS P B 4 6561121 0123456789 DDDDDDDDDDDDDDDD 0123456789012345 AAAAA 5 AAA 8 DD QQ 19 CE 34 B HG A 6 A DDDDDD QQQQQQ 234567012341 ADD 654 EHHEHE 7 A 12 00 DD QQ 12 75 C 64 456 J 7 DC 781 AA 11123456789 45 1111111111222 0123456789012 A 8 A 1 1 DD QQ 12 86 H 2 D 6 DA A A 1 2 DD QQ 12 97 H 3 562 B 7 BC 92 A 1112 0890 A 1 3 A 0 DD QQ 22 08 schematics H 4 A 7 G 8 CB 81 A 001 11111111112 A 1 1 A 1 4 A 1 DD QQ 22 19 H 5 C 7 G 9 AD 923 A 1 2 A 1 5 A 2 DD QQ 23 20 G 3 D F 7 CD 7 A 1 3 12 63 A 3 DD QQ 23 31 AE 8 A 1 4 A 1 7 DDDDD A 4 111111 F 3 B 38 FGFGF G 1 A 1 5 1 8 A 5 F 4 46 G 2 1 6 A 6 G 3 A 7 H 1 A 8 H 2 A A A 1 0 G 7 A Electrical U U13 A[0..23] A[0..23] D[0..31] D[0..31] 52/79 Figure 28. STM32756G-EVAL SRAM, Flash memory and DRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['351C 851C']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['C158 C153']
Connector mapping: {}
Processing row: ['Fn001 Fn001']
Processing table 9
Text before table: IS42S32800G-6BLI +3V3 +3V3 +3V3 VD DD D VS SS S RLF7 779 R1 33 V D D V S S L 3 V D D V S S F V V A A VDDDCCC DE1 D# Q0123 VDDDDDDDD SQQQQQQQQ SQQ Q08 PF 79 PMPNRNREA 81 De111111 f012345 a3 u+V l+ t3 sV e3 t3 ting: Open 2 10- 0CDEFFG n21 FLIDDDDDDDDDDDDDDDD V D D Q V S S Q P 2 P 3 JP10A C 41 00 V D D Q V S S Q Rev 10K NKKKKKK 92 N 1232 3 V V D D Q V S S Q MH M 12 R116 V D D Q V S S Q 10K L 191783 L 9982 +3VU 31 VN DU D Q V S S Q EE 17 E DocID027919 R85 V D D Q V S S Q DH 93 D 1 FF MM CCC ___ NNN WWE AE0 IT V D D Q V S S Q PP101 DD0 641 CE 93 C 1123 F M C_ _N NB O1L E V D D Q V S S Q B 7 B 8 N2B o/ rP F2D laEQ sCCV5 hCQQ F M +R 32 V5 3N V D D Q V S S Q PP DD 57 B B 3 R47 19 01 7+ 033 F M PC9 8912 F 1WE 2 8 M 9 W1 LQQQQQA ASSS11111- R 0 NN 23 VRA p9 pT VVV SSS08 C DD BC 43 EHHG 8533 RL 89 DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD 01234567890123456789012345678901 10K 10K BAA YP122 NBB C DD QQ 19 F7 7 727 HH 78 NM 78 R90 R92 EG N C DDDDDD QQQQQQ11111112 23456701234564 F 2 RNPMML 10K S4 RV1 A02IIIIII M4V VV CC QQC C GB 26 DF3456 8 R285 N C IS 6 1LE W7 1////////// 6S BS LL M AA 43 13456 9 + V3 +01234567890 3VA 35 RA +3V3 BC 55 GEF 87 F MC C _ N B L 1 BOA H1 E VIIIIIIIIII SE111111 S2012345 W QQQQ9 MMMM PPP EEG F15 M15 C _8 N7 BL LAAAAAAAAAAA 011 BC 24 ED 6152 A 5 + B E V F M C _ B 1 AADDHGH 1243126 D 1656 8 EE A 0 FM MDDD CLKW _K N0 BS L3 2P P I 4 A2 03 EE 27 FFJ 82 2 WA V////// COOOOOOOOOO C A 1 F C _ N B L DRCW P I R 03V GG 54 EBCCDEFFGBC D 2 3 AAAAAAAAAAAAAAAAAAAAAA 123456789 FMC_NE3 C C C A 2 B 5 CC 28 1111111111222222222233 A 09 COOOOOO 3 A 3 S CCN LKSAAAA1 KESS01 PFGH G 8 AAAAA 0 A 3 A 6 A 2 JJJJ3 12899 10K A 1 A 4 S EA 0 P H 21 A 4 B 2 AAAAAAAAAAAAAAAA 123456789 0 R146 A 2 A 5 S DD NN EC # P H 3 D 3 A 3 A 6 S D N R AE S ## P B 3 C A 4 0123456789 A 7 DD SS P B 4 6561121 0123456789 DDDDDDDDDDDDDDDD 0123456789012345 AAAAA 5 AAA 8 DD QQ 19 CE 34 B HG A 6 A DDDDDD QQQQQQ 234567012341 ADD 654 EHHEHE 7 A 12 00 DD QQ 12 75 C 64 456 J 7 DC 781 AA 11123456789 45 1111111111222 0123456789012 A 8 A 1 1 DD QQ 12 86 H 2 D 6 DA A A 1 2 DD QQ 12 97 H 3 562 B 7 BC 92 A 1112 0890 A 1 3 A 0 DD QQ 22 08 schematics H 4 A 7 G 8 CB 81 A 001 11111111112 A 1 1 A 1 4 A 1 DD QQ 22 19 H 5 C 7 G 9 AD 923 A 1 2 A 1 5 A 2 DD QQ 23 20 G 3 D F 7 CD 7 A 1 3 12 63 A 3 DD QQ 23 31 AE 8 A 1 4 A 1 7 DDDDD A 4 111111 F 3 B 38 FGFGF G 1 A 1 5 1 8 A 5 F 4 46 G 2 1 6 A 6 G 3 A 7 H 1 A 8 H 2 A A A 1 0 G 7 A Electrical U U13 A[0..23] A[0..23] D[0..31] D[0..31] 52/79 Figure 28. STM32756G-EVAL SRAM, Flash memory and DRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['051C', '151C', '651C', '751C', '451C', '841C', '541C', '161C', '561C', '461C', '251C', '951C', '061C']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['C150', 'C151', 'C156', 'C157', 'C154', 'C148', 'C145', 'C161', 'C165', 'C164', 'C152', 'C159', 'C160']
Connector mapping: {}
Processing row: ['Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001']
Processing page 53
Processing table 1
Text before table: 
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Figure 29. STM32756G-EVAL Audio\nU23 +3V3\nG DD D DDB CE EF9 29 8 512 29 61 C D DA A LL LLS S VP P DD DDP RV V C BK K V OO EV VD DV V D 21 2D DD D EV VD D D D D1 2 ND DD D AD D1 2 S S CCHP P FCK K MA DA A AP 2G G SG GG GG G CN N N NN NN N DLD D D DD DD D E1 2 GD EE E FA C H A3727 8 1 26 1 9 Default I2C Address:0011010 +1V8 +3V3 +3V3 +1V8\nP\nD 4 O O F1 CE N A IS / D OS D D A K R F H 1 4 38C Fn001 86C Fn001 +3V3 P PB B9 8 I I2 2CC 11 __ SS CD LA 48C Fn001 +1V8 68C Fn001 R188 4K7 C69 1uF R194[N/A] +3V3 58C Fu7.4 76C Fu1 66C Fu7.4 56C Fu7.4 78C Fu1 R189 0 R195 0\nSAI2_SCKB PA0 GGC EE F 316 43 2 A ADBD LRCM DDACL CCCI LC K LDDKC 1 RAA1L CTTK L11 K1/GPIO1 GPIO S M MP2 R I IK/ C CMM E VM B BF MCC G I IOLL A A IN DDKK S SD CE2 1 21 D CA AE A B1 963 3 5 7 PE6 SAI2_MCLKB PA2 SAI2_FSB PG9 S S AAA udII 12 io__ _SS IDD NAB T PC1 R177 2K2 MIC_CK MFX_GPIO5 PC7 R193 0\n3 1 To MFX\nH H G HH BCBBEF FF2 3 4 45 779854 56 G G G GG GGG NNP P P PP PPP 21I I I II III RRO O O OO OOO PP4 13 6 15 7 // 0/ / 1/ / VLB AD A D// LBR RC RDA D MRCC XL XCC C ICLLK CPLD D DLKK2 DR DA A AK32 AC AT T T3L T2 2 3K 22 SH NH PH NHH P EP PO EPP OO OO OOO OU CU UU UUU UT PTT TT T1 TT R2 FF L1 12 NN BB BR L PP H BF GAG HF CG9 8 46 865 826 26 43 C PJN 32 06 28B-3 67C 77C 2 JP19 R199 10K C63 C72 C74 4.7uF 4.7uF 4.7uF KLC_CIM\nD AAC 7 988 G II IIII IINN NNNN P 11 22 21 I LL LL RR O NPNP NN 8 9 / / / / /V D A D A D M C C I CN D A T T 3 1 L L LL L SS SI I II I PPN N PN KK KKE E E OO O O O UU CU U U U T PT T T T T CR CL 1 2 1 2 N AN N P P P B CB B AC 1 35 4 35 C64 1uF Fn001 Fn001 R178 R179 20 20 3 2 1 101C time slot1 of SAI IAS fo 0tols emit PD6 I2S3_SD 98C Fn001 51 U2 GV4 ND DD DOC ULL KR T 42 3 GN RD 197 R2 R23 221[N/A] GND MP34DT01TR C88 1K 0 3 CN25GND R196 6 U25 180 51 GV ND DD DOC ULL KR T 42 3 MIC_DATA C4. 97 8uF R220 24 PJ3028B-3 180 MP34DT01TR 4.7uF R222 DDV_CIM RIGHT SB20 Closed LEFT SB21 Closed\nJP18 Fn001 R219 0\nC71 2.2uF 1K\nC CP PV VO OU UT TN P H G7 7 C75 2.2uF C73 2.2uF GND\nWM8994ECS/R GND\n2\n3 1 JP17 MICBIAS1\n+3V3 CN28\nCoupon connectors +3V3 3 Vcc Vout 1 R215 0 PG12 SPDIF_OUT RIGHT LEFT SPDIF connector\nCN24 CN27 C96 C97\n2 GND DLR11H0 MIC_DATA Close to connector 100nF 30pF MIC_CLK 123 DGCL ANK TD A VDN L DC R 56 4 R1 M98 IC_VD1 D0K M MI IC C_ _C DL AK TA123 DGCL ANK TD A VDN L DC R 56 4 MIC_VDD Less than 7mm\nTitle:Audio\nProject:STM327x6G-EVAL Coupon Connectors Coupon Connectors\nSize:A4 Reference:MB1167 Revision:B.1\nDate:3/25/2015 Sheet:5 of17', None, None, None, None, None]
Processing table 2
Text before table: +3V3 U23 Figure 29. STM32756G-EVAL Audio
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['LDO1VDD AGND\nAVDD1 AGND\nSPKVDD1 AGND\nSPKVDD2 SPKGND1\nAVDD2 SPKGND2\nCPVDD CPGND\nDCVDD DGND\nDBVDD HP2GND\nLDO2VDD\nSDA\nLDO1ENA SCLK\nLDO2ENA CS/ADDR\nVREFC CIFMODE\nMCLK1\nDMICCLK GPIO2/MCLK2\nBCLK1 SPKMODE\nLRCLK1 REFGND\nDACDAT1\nADCDAT1 MICBIAS1\nADCLRCLK1/GPIO1 MICBIAS2\nVMIDC\nGPIO3/BCLK2 HPOUT2N\nGPIO4/LRCLK2 HPOUT2P\nGPIO5/DACDAT2\nGPIO7/ADCDAT2 HPOUT1FB\nGPIO6/ADCLRCLK2 HPOUT1R\nHPOUT1L\nGPIO11/BCLK3\nGPIO10/LRCLK3\nGPIO8/DACDAT3\nGPIO9/ADCDAT3 LINEOUT1N\nLINEOUT1P\nIN1LP LINEOUT2N\nIN1LN LINEOUT2P\nLINEOUTFB\nIN2LP/VRXN\nIN2LN/DMICDAT1\nSPKOUTLN\nIN1RP SPKOUTLP\nIN1RN\nSPKOUTRN\nIN2RP/VRXP SPKOUTRP\nIN2RN/DMICDAT2\nCPCA\nCPCB\nCPVOUTN', None, None]
Header row 2: ['LDO1VDD AGND\nAVDD1 AGND\nSPKVDD1 AGND\nSPKVDD2 SPKGND1\nAVDD2 SPKGND2\nCPVDD CPGND\nDCVDD DGND\nDBVDD HP2GND\nLDO2VDD\nSDA\nLDO1ENA SCLK\nLDO2ENA CS/ADDR\nVREFC CIFMODE\nMCLK1\nDMICCLK GPIO2/MCLK2\nBCLK1 SPKMODE\nLRCLK1 REFGND\nDACDAT1\nADCDAT1 MICBIAS1\nADCLRCLK1/GPIO1 MICBIAS2\nVMIDC\nGPIO3/BCLK2 HPOUT2N\nGPIO4/LRCLK2 HPOUT2P\nGPIO5/DACDAT2\nGPIO7/ADCDAT2 HPOUT1FB\nGPIO6/ADCLRCLK2 HPOUT1R\nHPOUT1L\nGPIO11/BCLK3\nGPIO10/LRCLK3\nGPIO8/DACDAT3\nGPIO9/ADCDAT3 LINEOUT1N\nLINEOUT1P\nIN1LP LINEOUT2N\nIN1LN LINEOUT2P\nLINEOUTFB\nIN2LP/VRXN\nIN2LN/DMICDAT1\nSPKOUTLN\nIN1RP SPKOUTLP\nIN1RN\nSPKOUTRN\nIN2RP/VRXP SPKOUTRP\nIN2RN/DMICDAT2\nCPCA\nCPCB\nCPVOUTN', 'H8', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['LDO1VDD AGND\nAVDD1 AGND\nSPKVDD1 AGND\nSPKVDD2 SPKGND1\nAVDD2 SPKGND2\nCPVDD CPGND\nDCVDD DGND\nDBVDD HP2GND\nLDO2VDD\nSDA\nLDO1ENA SCLK\nLDO2ENA CS/ADDR\nVREFC CIFMODE\nMCLK1\nDMICCLK GPIO2/MCLK2\nBCLK1 SPKMODE\nLRCLK1 REFGND\nDACDAT1\nADCDAT1 MICBIAS1\nADCLRCLK1/GPIO1 MICBIAS2\nVMIDC\nGPIO3/BCLK2 HPOUT2N\nGPIO4/LRCLK2 HPOUT2P\nGPIO5/DACDAT2\nGPIO7/ADCDAT2 HPOUT1FB\nGPIO6/ADCLRCLK2 HPOUT1R\nHPOUT1L\nGPIO11/BCLK3\nGPIO10/LRCLK3\nGPIO8/DACDAT3\nGPIO9/ADCDAT3 LINEOUT1N\nLINEOUT1P\nIN1LP LINEOUT2N\nIN1LN LINEOUT2P\nLINEOUTFB\nIN2LP/VRXN\nIN2LN/DMICDAT1\nSPKOUTLN\nIN1RP SPKOUTLP\nIN1RN\nSPKOUTRN\nIN2RP/VRXP SPKOUTRP\nIN2RN/DMICDAT2\nCPCA\nCPCB\nCPVOUTN', 'LDO1VDD AGND\nAVDD1 AGND\nSPKVDD1 AGND\nSPKVDD2 SPKGND1\nAVDD2 SPKGND2\nCPVDD CPGND\nDCVDD DGND\nDBVDD HP2GND\nLDO2VDD\nSDA\nLDO1ENA SCLK\nLDO2ENA CS/ADDR\nVREFC CIFMODE\nMCLK1\nDMICCLK GPIO2/MCLK2\nBCLK1 SPKMODE\nLRCLK1 REFGND\nDACDAT1\nADCDAT1 MICBIAS1\nADCLRCLK1/GPIO1 MICBIAS2\nVMIDC\nGPIO3/BCLK2 HPOUT2N\nGPIO4/LRCLK2 HPOUT2P\nGPIO5/DACDAT2\nGPIO7/ADCDAT2 HPOUT1FB\nGPIO6/ADCLRCLK2 HPOUT1R\nHPOUT1L\nGPIO11/BCLK3\nGPIO10/LRCLK3\nGPIO8/DACDAT3\nGPIO9/ADCDAT3 LINEOUT1N\nLINEOUT1P\nIN1LP LINEOUT2N\nIN1LN LINEOUT2P\nLINEOUTFB\nIN2LP/VRXN\nIN2LN/DMICDAT1\nSPKOUTLN\nIN1RP SPKOUTLP\nIN1RN\nSPKOUTRN\nIN2RP/VRXP SPKOUTRP\nIN2RN/DMICDAT2\nCPCA\nCPCB\nCPVOUTN', 'LDO1VDD AGND\nAVDD1 AGND\nSPKVDD1 AGND\nSPKVDD2 SPKGND1\nAVDD2 SPKGND2\nCPVDD CPGND\nDCVDD DGND\nDBVDD HP2GND\nLDO2VDD\nSDA\nLDO1ENA SCLK\nLDO2ENA CS/ADDR\nVREFC CIFMODE\nMCLK1\nDMICCLK GPIO2/MCLK2\nBCLK1 SPKMODE\nLRCLK1 REFGND\nDACDAT1\nADCDAT1 MICBIAS1\nADCLRCLK1/GPIO1 MICBIAS2\nVMIDC\nGPIO3/BCLK2 HPOUT2N\nGPIO4/LRCLK2 HPOUT2P\nGPIO5/DACDAT2\nGPIO7/ADCDAT2 HPOUT1FB\nGPIO6/ADCLRCLK2 HPOUT1R\nHPOUT1L\nGPIO11/BCLK3\nGPIO10/LRCLK3\nGPIO8/DACDAT3\nGPIO9/ADCDAT3 LINEOUT1N\nLINEOUT1P\nIN1LP LINEOUT2N\nIN1LN LINEOUT2P\nLINEOUTFB\nIN2LP/VRXN\nIN2LN/DMICDAT1\nSPKOUTLN\nIN1RP SPKOUTLP\nIN1RN\nSPKOUTRN\nIN2RP/VRXP SPKOUTRP\nIN2RN/DMICDAT2\nCPCA\nCPCB\nCPVOUTN']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['NTUOVPC\nBCPC\nACPC\n2TADCIMD/NR2NI\nPRTUOKPS PXRV/PR2NI\nNRTUOKPS\nNR1NI\nPLTUOKPS PR1NI\nNLTUOKPS\n1TADCIMD/NL2NI\nNXRV/PL2NI\nBFTUOENIL\nP2TUOENIL NL1NI\nN2TUOENIL PL1NI\nP1TUOENIL\nN1TUOENIL 3TADCDA/9OIPG\n3TADCAD/8OIPG\n3KLCRL/01OIPG\n3KLCB/11OIPG\nL1TUOPH\nR1TUOPH 2KLCRLCDA/6OIPG\nBF1TUOPH 2TADCDA/7OIPG\n2TADCAD/5OIPG\nP2TUOPH 2KLCRL/4OIPG\nN2TUOPH 2KLCB/3OIPG\nCDIMV\n2SAIBCIM 1OIPG/1KLCRLCDA\n1SAIBCIM 1TADCDA\n1TADCAD\nDNGFER 1KLCRL\nEDOMKPS 1KLCB\n2KLCM/2OIPG KLCCIMD\n1KLCM\nEDOMFIC CFERV\nRDDA/SC ANE2ODL\nKLCS ANE1ODL\nADS\nDDV2ODL\nDNG2PH DDVBD\nDNGD DDVCD\nDNGPC DDVPC\n2DNGKPS 2DDVA\n1DNGKPS 2DDVKPS\nDNGA 1DDVKPS\nDNGA 1DDVA\nDNGA DDV1ODL', 'NTUOVPC\nBCPC\nACPC\n2TADCIMD/NR2NI\nPRTUOKPS PXRV/PR2NI\nNRTUOKPS\nNR1NI\nPLTUOKPS PR1NI\nNLTUOKPS\n1TADCIMD/NL2NI\nNXRV/PL2NI\nBFTUOENIL\nP2TUOENIL NL1NI\nN2TUOENIL PL1NI\nP1TUOENIL\nN1TUOENIL 3TADCDA/9OIPG\n3TADCAD/8OIPG\n3KLCRL/01OIPG\n3KLCB/11OIPG\nL1TUOPH\nR1TUOPH 2KLCRLCDA/6OIPG\nBF1TUOPH 2TADCDA/7OIPG\n2TADCAD/5OIPG\nP2TUOPH 2KLCRL/4OIPG\nN2TUOPH 2KLCB/3OIPG\nCDIMV\n2SAIBCIM 1OIPG/1KLCRLCDA\n1SAIBCIM 1TADCDA\n1TADCAD\nDNGFER 1KLCRL\nEDOMKPS 1KLCB\n2KLCM/2OIPG KLCCIMD\n1KLCM\nEDOMFIC CFERV\nRDDA/SC ANE2ODL\nKLCS ANE1ODL\nADS\nDDV2ODL\nDNG2PH DDVBD\nDNGD DDVCD\nDNGPC DDVPC\n2DNGKPS 2DDVA\n1DNGKPS 2DDVKPS\nDNGA 1DDVKPS\nDNGA 1DDVA\nDNGA DDV1ODL', 'NTUOVPC\nBCPC\nACPC\n2TADCIMD/NR2NI\nPRTUOKPS PXRV/PR2NI\nNRTUOKPS\nNR1NI\nPLTUOKPS PR1NI\nNLTUOKPS\n1TADCIMD/NL2NI\nNXRV/PL2NI\nBFTUOENIL\nP2TUOENIL NL1NI\nN2TUOENIL PL1NI\nP1TUOENIL\nN1TUOENIL 3TADCDA/9OIPG\n3TADCAD/8OIPG\n3KLCRL/01OIPG\n3KLCB/11OIPG\nL1TUOPH\nR1TUOPH 2KLCRLCDA/6OIPG\nBF1TUOPH 2TADCDA/7OIPG\n2TADCAD/5OIPG\nP2TUOPH 2KLCRL/4OIPG\nN2TUOPH 2KLCB/3OIPG\nCDIMV\n2SAIBCIM 1OIPG/1KLCRLCDA\n1SAIBCIM 1TADCDA\n1TADCAD\nDNGFER 1KLCRL\nEDOMKPS 1KLCB\n2KLCM/2OIPG KLCCIMD\n1KLCM\nEDOMFIC CFERV\nRDDA/SC ANE2ODL\nKLCS ANE1ODL\nADS\nDDV2ODL\nDNG2PH DDVBD\nDNGD DDVCD\nDNGPC DDVPC\n2DNGKPS 2DDVA\n1DNGKPS 2DDVKPS\nDNGA 1DDVKPS\nDNGA 1DDVA\nDNGA DDV1ODL']
Reversed Header row 2: ['NTUOVPC\nBCPC\nACPC\n2TADCIMD/NR2NI\nPRTUOKPS PXRV/PR2NI\nNRTUOKPS\nNR1NI\nPLTUOKPS PR1NI\nNLTUOKPS\n1TADCIMD/NL2NI\nNXRV/PL2NI\nBFTUOENIL\nP2TUOENIL NL1NI\nN2TUOENIL PL1NI\nP1TUOENIL\nN1TUOENIL 3TADCDA/9OIPG\n3TADCAD/8OIPG\n3KLCRL/01OIPG\n3KLCB/11OIPG\nL1TUOPH\nR1TUOPH 2KLCRLCDA/6OIPG\nBF1TUOPH 2TADCDA/7OIPG\n2TADCAD/5OIPG\nP2TUOPH 2KLCRL/4OIPG\nN2TUOPH 2KLCB/3OIPG\nCDIMV\n2SAIBCIM 1OIPG/1KLCRLCDA\n1SAIBCIM 1TADCDA\n1TADCAD\nDNGFER 1KLCRL\nEDOMKPS 1KLCB\n2KLCM/2OIPG KLCCIMD\n1KLCM\nEDOMFIC CFERV\nRDDA/SC ANE2ODL\nKLCS ANE1ODL\nADS\nDDV2ODL\nDNG2PH DDVBD\nDNGD DDVCD\nDNGPC DDVPC\n2DNGKPS 2DDVA\n1DNGKPS 2DDVKPS\nDNGA 1DDVKPS\nDNGA 1DDVA\nDNGA DDV1ODL', '8H', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['NTUOVPC\nBCPC\nACPC\n2TADCIMD/NR2NI\nPRTUOKPS PXRV/PR2NI\nNRTUOKPS\nNR1NI\nPLTUOKPS PR1NI\nNLTUOKPS\n1TADCIMD/NL2NI\nNXRV/PL2NI\nBFTUOENIL\nP2TUOENIL NL1NI\nN2TUOENIL PL1NI\nP1TUOENIL\nN1TUOENIL 3TADCDA/9OIPG\n3TADCAD/8OIPG\n3KLCRL/01OIPG\n3KLCB/11OIPG\nL1TUOPH\nR1TUOPH 2KLCRLCDA/6OIPG\nBF1TUOPH 2TADCDA/7OIPG\n2TADCAD/5OIPG\nP2TUOPH 2KLCRL/4OIPG\nN2TUOPH 2KLCB/3OIPG\nCDIMV\n2SAIBCIM 1OIPG/1KLCRLCDA\n1SAIBCIM 1TADCDA\n1TADCAD\nDNGFER 1KLCRL\nEDOMKPS 1KLCB\n2KLCM/2OIPG KLCCIMD\n1KLCM\nEDOMFIC CFERV\nRDDA/SC ANE2ODL\nKLCS ANE1ODL\nADS\nDDV2ODL\nDNG2PH DDVBD\nDNGD DDVCD\nDNGPC DDVPC\n2DNGKPS 2DDVA\n1DNGKPS 2DDVKPS\nDNGA 1DDVKPS\nDNGA 1DDVA\nDNGA DDV1ODL', 'NTUOVPC\nBCPC\nACPC\n2TADCIMD/NR2NI\nPRTUOKPS PXRV/PR2NI\nNRTUOKPS\nNR1NI\nPLTUOKPS PR1NI\nNLTUOKPS\n1TADCIMD/NL2NI\nNXRV/PL2NI\nBFTUOENIL\nP2TUOENIL NL1NI\nN2TUOENIL PL1NI\nP1TUOENIL\nN1TUOENIL 3TADCDA/9OIPG\n3TADCAD/8OIPG\n3KLCRL/01OIPG\n3KLCB/11OIPG\nL1TUOPH\nR1TUOPH 2KLCRLCDA/6OIPG\nBF1TUOPH 2TADCDA/7OIPG\n2TADCAD/5OIPG\nP2TUOPH 2KLCRL/4OIPG\nN2TUOPH 2KLCB/3OIPG\nCDIMV\n2SAIBCIM 1OIPG/1KLCRLCDA\n1SAIBCIM 1TADCDA\n1TADCAD\nDNGFER 1KLCRL\nEDOMKPS 1KLCB\n2KLCM/2OIPG KLCCIMD\n1KLCM\nEDOMFIC CFERV\nRDDA/SC ANE2ODL\nKLCS ANE1ODL\nADS\nDDV2ODL\nDNG2PH DDVBD\nDNGD DDVCD\nDNGPC DDVPC\n2DNGKPS 2DDVA\n1DNGKPS 2DDVKPS\nDNGA 1DDVKPS\nDNGA 1DDVA\nDNGA DDV1ODL', 'NTUOVPC\nBCPC\nACPC\n2TADCIMD/NR2NI\nPRTUOKPS PXRV/PR2NI\nNRTUOKPS\nNR1NI\nPLTUOKPS PR1NI\nNLTUOKPS\n1TADCIMD/NL2NI\nNXRV/PL2NI\nBFTUOENIL\nP2TUOENIL NL1NI\nN2TUOENIL PL1NI\nP1TUOENIL\nN1TUOENIL 3TADCDA/9OIPG\n3TADCAD/8OIPG\n3KLCRL/01OIPG\n3KLCB/11OIPG\nL1TUOPH\nR1TUOPH 2KLCRLCDA/6OIPG\nBF1TUOPH 2TADCDA/7OIPG\n2TADCAD/5OIPG\nP2TUOPH 2KLCRL/4OIPG\nN2TUOPH 2KLCB/3OIPG\nCDIMV\n2SAIBCIM 1OIPG/1KLCRLCDA\n1SAIBCIM 1TADCDA\n1TADCAD\nDNGFER 1KLCRL\nEDOMKPS 1KLCB\n2KLCM/2OIPG KLCCIMD\n1KLCM\nEDOMFIC CFERV\nRDDA/SC ANE2ODL\nKLCS ANE1ODL\nADS\nDDV2ODL\nDNG2PH DDVBD\nDNGD DDVCD\nDNGPC DDVPC\n2DNGKPS 2DDVA\n1DNGKPS 2DDVKPS\nDNGA 1DDVKPS\nDNGA 1DDVA\nDNGA DDV1ODL']
Connector mapping: {}
Processing row: ['LDO1VDD AGND\nAVDD1 AGND\nSPKVDD1 AGND\nSPKVDD2 SPKGND1\nAVDD2 SPKGND2\nCPVDD CPGND\nDCVDD DGND\nDBVDD HP2GND\nLDO2VDD\nSDA\nLDO1ENA SCLK\nLDO2ENA CS/ADDR\nVREFC CIFMODE\nMCLK1\nDMICCLK GPIO2/MCLK2\nBCLK1 SPKMODE\nLRCLK1 REFGND\nDACDAT1\nADCDAT1 MICBIAS1\nADCLRCLK1/GPIO1 MICBIAS2\nVMIDC\nGPIO3/BCLK2 HPOUT2N\nGPIO4/LRCLK2 HPOUT2P\nGPIO5/DACDAT2\nGPIO7/ADCDAT2 HPOUT1FB\nGPIO6/ADCLRCLK2 HPOUT1R\nHPOUT1L\nGPIO11/BCLK3\nGPIO10/LRCLK3\nGPIO8/DACDAT3\nGPIO9/ADCDAT3 LINEOUT1N\nLINEOUT1P\nIN1LP LINEOUT2N\nIN1LN LINEOUT2P\nLINEOUTFB\nIN2LP/VRXN\nIN2LN/DMICDAT1\nSPKOUTLN\nIN1RP SPKOUTLP\nIN1RN\nSPKOUTRN\nIN2RP/VRXP SPKOUTRP\nIN2RN/DMICDAT2\nCPCA\nCPCB\nCPVOUTN', 'C71\nH7\nG7 C75', '']
Processing table 3
Text before table: +3V3 U23 Figure 29. STM32756G-EVAL Audio
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['E7']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['7E']
Connector mapping: {}
Processing row: ['E8']
Processing row: ['A1']
Processing row: ['C1']
Processing row: ['H9']
Processing row: ['E2']
Processing row: ['F7']
Processing table 4
Text before table: +3V3 Default I2C Address:0011010 +3V3 U23 Figure 29. STM32756G-EVAL Audio
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, None, None, None, 'B2', None, None, None]
Header row 2: [None, None, None, None, None, 'C2\nD8', None, None, 'C2']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, None, None, 'B2', 'B2', 'B2', 'B2']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, None, None, None, '2B', '2B', '2B', '2B']
Reversed Header row 2: [None, None, None, None, None, '8D\n2C', None, None, '2C']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, None, None, '2B', '2B', '2B', '2B']
Connector mapping: {}
Processing row: [None, None, '+1V8', '', None, 'G9', None, None, 'C2']
Processing row: [None, None, '+1V8', '', '', 'F1\nD2', None, None, 'C2']
Processing row: [None, None, '+1V8', '', '', 'F1\nD2', 'D2', None, 'C2']
Processing row: ['76C', '86C', '+1V8', '', '', '78C', 'D1\n+3V3 R188 4K7 D4', None, 'C2']
Processing row: ['76C', '86C', '+1V8', '', '', '78C', 'D1\n+3V3 R188 4K7 D4', 'D5\nC69 1uF E6', 'C2']
Processing table 5
Text before table: PG9 PC7 AE 5 R193 0 SAI2_SCKB K 1 S PA2 3 GPIO SAI2_MCLKB PE6 D Fn001 Fu7.4 Fn001 Fu1 Fn001 Fu7.4 Fn001 Fu7.4 Fu1 VP RV EV F1 CE CCHP IS FCK MA OS DLD E1 EF9 61 A3727 4 C69 1uF LLS DDP OO 21 EV ND AD / AP D D R +3V3 R194[N/A] DDB 512 GD 26 +3V3 LL DD O N A SG CN K I2 2CC 11 __ SS CD LA 38C 58C 48C 76C 86C 66C 68C 56C 78C PB B9 8 R188 4K7 R195 0 D 4 H 1 D A I P F R189 0 +1V8 O 2D VD DD D1 DA BK VD DD D1 P 2G GG NN DD DD 29 FA D C D DA GG NN DD +3V3 EE +1V8 C V D D N D G H 9 A V DV D 2 S P K G N D 2 D 8 C 1 S P K V D D 2 S CE 29 1 +1V8 A G N D UM1903 E 8 +3V3 Default I2C Address:0011010 +3V3 U23 Figure 29. STM32756G-EVAL Audio
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['1', None]
Header row 2: ['', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['1', '1']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['1', '1']
Reversed Header row 2: ['', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['1', '1']
Connector mapping: {}
Processing table 6
Text before table: H 3 C G P I O 8 4.7uF 4.7uF 4.7uF JP19 G H 2 C63 C72 C74 To MFX 3 1 VM MCC IN DDKK CE2 CA 963 AAA udII io__ _SS IDD NAB T ADBD DDACL CCCI LDDKC RAA1L CTTK L11 K1/GPIO1 MP2 IK/ CMM BF IOLL A SD 21 MFX_GPIO5 R177 2K2 GGC 316 B1 S 12 A M I C B I A S 1 PC1 F 2 A 7 S PA0 EE 43 MIC_CK SAI2_FSB LRCM LC R E G PG9 PC7 AE 5 R193 0 SAI2_SCKB K 1 S PA2 3 GPIO SAI2_MCLKB PE6 D Fn001 Fu7.4 Fn001 Fu1 Fn001 Fu7.4 Fn001 Fu7.4 Fu1 VP RV EV F1 CE CCHP IS FCK MA OS DLD E1 EF9 61 A3727 4 C69 1uF LLS DDP OO 21 EV ND AD / AP D D R +3V3 R194[N/A] DDB 512 GD 26 +3V3 LL DD O N A SG CN K I2 2CC 11 __ SS CD LA 38C 58C 48C 76C 86C 66C 68C 56C 78C PB B9 8 R188 4K7 R195 0 D 4 H 1 D A I P F R189 0 +1V8 O 2D VD DD D1 DA BK VD DD D1 P 2G GG NN DD DD 29 FA D C D DA GG NN DD +3V3 EE +1V8 C V D D N D G H 9 A V DV D 2 S P K G N D 2 D 8 C 1 S P K V D D 2 S CE 29 1 +1V8 A G N D UM1903 E 8 +3V3 Default I2C Address:0011010 +3V3 U23 Figure 29. STM32756G-EVAL Audio
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, None, '', '']
Header row 2: ['G6', None, '', '', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, '', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, None, '', '']
Reversed Header row 2: ['6G', None, '', '', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, '', '']
Connector mapping: {}
Processing row: ['H6', '', '', '', '']
Processing row: ['H6', '', '', '', '']
Processing row: ['H6', '', '', '', '']
Processing row: ['H6', '', '', '', '']
Processing table 7
Text before table: 2 WM8994ECS/R GND C73 2.2uF GND CP PV VO OU UT TN P G7 7 C75 2.2uF C DDV_CIM H 2 Fn001 C71 2.2uF 1K CU PTT CL BR JP18 HF 826 0 R219 Rev CU PT CR AN Closed MP34DT01TR GAG 865 4.7uF R222 IINN NNP 21 RR NN /V D// MRCC ICLLK CPLD DA AT T2 22 180 AAC 988 SB21 1 time slot1 of SAI GV ND DD DOC ULL T 21I RRO PP4 // VLB RDA XCC SH PH KKE OO R2 PP PJ3028B-3 101C MIC_DATA 2 51 42 BF 35 R220 KR I2S3_SD SS PPN KK OO UU T NN DocID027919 C4. 97 8uF PD6 3 CB 35 3 24 IIII NNNN emit BCBBEF 779854 SI PN OOO UUU T1 L1 P 180 AC U25 LEFT N 0tols Fn001 6 B 1 R196 22 LL NPNP / D M I CN DR AC T 1 C88 3 CN25GND / RC XL 0 fo MP34DT01TR 1uF 1K LL II NH EP OO UU TT FF BB IAS RD 197 R23 221[N/A] GV4 ND DD DOC ULL T II 11 LL L I NHH EPP OU UT T 2 P 98C 51 42 D 7 B 4 20 20 KR L I N E O U T 2 N C64 3 CG9 46 R178 R179 E O U T 1 P Fn001 Fn001 Closed GGG PPP III OOO 9 / A D C DLKK2 AK32 T3L 3K L O U T 1 GND SB20 GN R2 U2 FF2 56 RIGHT G P I O 8 / D A C D A T 3 HH 45 13 0/ LBR PJN 32 06 28B-3 67C 77C R199 10K 15 1/ KLC_CIM 26 TT 12 L H 43 GG PP II OO 6 / AD PO G 4 7 / A D C D A T 2 P G P I O H 3 C G P I O 8 4.7uF 4.7uF 4.7uF JP19 G H 2 C63 C72 C74 To MFX 3 1 VM MCC IN DDKK CE2 CA 963 AAA udII io__ _SS IDD NAB T ADBD DDACL CCCI LDDKC RAA1L CTTK L11 K1/GPIO1 MP2 IK/ CMM BF IOLL A SD 21 MFX_GPIO5 R177 2K2 GGC 316 B1 S 12 A M I C B I A S 1 PC1 F 2 A 7 S PA0 EE 43 MIC_CK SAI2_FSB LRCM LC R E G PG9 PC7 AE 5 R193 0 SAI2_SCKB K 1 S PA2 3 GPIO SAI2_MCLKB PE6 D Fn001 Fu7.4 Fn001 Fu1 Fn001 Fu7.4 Fn001 Fu7.4 Fu1 VP RV EV F1 CE CCHP IS FCK MA OS DLD E1 EF9 61 A3727 4 C69 1uF LLS DDP OO 21 EV ND AD / AP D D R +3V3 R194[N/A] DDB 512 GD 26 +3V3 LL DD O N A SG CN K I2 2CC 11 __ SS CD LA 38C 58C 48C 76C 86C 66C 68C 56C 78C PB B9 8 R188 4K7 R195 0 D 4 H 1 D A I P F R189 0 +1V8 O 2D VD DD D1 DA BK VD DD D1 P 2G GG NN DD DD 29 FA D C D DA GG NN DD +3V3 EE +1V8 C V D D N D G H 9 A V DV D 2 S P K G N D 2 D 8 C 1 S P K V D D 2 S CE 29 1 +1V8 A G N D UM1903 E 8 +3V3 Default I2C Address:0011010 +3V3 U23 Figure 29. STM32756G-EVAL Audio
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', '', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '', '']
Connector mapping: {}
Processing table 8
Text before table: +3V3 CN28 MICBIAS1 JP17 3 1 2 WM8994ECS/R GND C73 2.2uF GND CP PV VO OU UT TN P G7 7 C75 2.2uF C DDV_CIM H 2 Fn001 C71 2.2uF 1K CU PTT CL BR JP18 HF 826 0 R219 Rev CU PT CR AN Closed MP34DT01TR GAG 865 4.7uF R222 IINN NNP 21 RR NN /V D// MRCC ICLLK CPLD DA AT T2 22 180 AAC 988 SB21 1 time slot1 of SAI GV ND DD DOC ULL T 21I RRO PP4 // VLB RDA XCC SH PH KKE OO R2 PP PJ3028B-3 101C MIC_DATA 2 51 42 BF 35 R220 KR I2S3_SD SS PPN KK OO UU T NN DocID027919 C4. 97 8uF PD6 3 CB 35 3 24 IIII NNNN emit BCBBEF 779854 SI PN OOO UUU T1 L1 P 180 AC U25 LEFT N 0tols Fn001 6 B 1 R196 22 LL NPNP / D M I CN DR AC T 1 C88 3 CN25GND / RC XL 0 fo MP34DT01TR 1uF 1K LL II NH EP OO UU TT FF BB IAS RD 197 R23 221[N/A] GV4 ND DD DOC ULL T II 11 LL L I NHH EPP OU UT T 2 P 98C 51 42 D 7 B 4 20 20 KR L I N E O U T 2 N C64 3 CG9 46 R178 R179 E O U T 1 P Fn001 Fn001 Closed GGG PPP III OOO 9 / A D C DLKK2 AK32 T3L 3K L O U T 1 GND SB20 GN R2 U2 FF2 56 RIGHT G P I O 8 / D A C D A T 3 HH 45 13 0/ LBR PJN 32 06 28B-3 67C 77C R199 10K 15 1/ KLC_CIM 26 TT 12 L H 43 GG PP II OO 6 / AD PO G 4 7 / A D C D A T 2 P G P I O H 3 C G P I O 8 4.7uF 4.7uF 4.7uF JP19 G H 2 C63 C72 C74 To MFX 3 1 VM MCC IN DDKK CE2 CA 963 AAA udII io__ _SS IDD NAB T ADBD DDACL CCCI LDDKC RAA1L CTTK L11 K1/GPIO1 MP2 IK/ CMM BF IOLL A SD 21 MFX_GPIO5 R177 2K2 GGC 316 B1 S 12 A M I C B I A S 1 PC1 F 2 A 7 S PA0 EE 43 MIC_CK SAI2_FSB LRCM LC R E G PG9 PC7 AE 5 R193 0 SAI2_SCKB K 1 S PA2 3 GPIO SAI2_MCLKB PE6 D Fn001 Fu7.4 Fn001 Fu1 Fn001 Fu7.4 Fn001 Fu7.4 Fu1 VP RV EV F1 CE CCHP IS FCK MA OS DLD E1 EF9 61 A3727 4 C69 1uF LLS DDP OO 21 EV ND AD / AP D D R +3V3 R194[N/A] DDB 512 GD 26 +3V3 LL DD O N A SG CN K I2 2CC 11 __ SS CD LA 38C 58C 48C 76C 86C 66C 68C 56C 78C PB B9 8 R188 4K7 R195 0 D 4 H 1 D A I P F R189 0 +1V8 O 2D VD DD D1 DA BK VD DD D1 P 2G GG NN DD DD 29 FA D C D DA GG NN DD +3V3 EE +1V8 C V D D N D G H 9 A V DV D 2 S P K G N D 2 D 8 C 1 S P K V D D 2 S CE 29 1 +1V8 A G N D UM1903 E 8 +3V3 Default I2C Address:0011010 +3V3 U23 Figure 29. STM32756G-EVAL Audio
Found connector CN28 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['2', 'Vcc Vout\nGND']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['2', 'DNG\ntuoV ccV']
Connector mapping: {}
Processing page 54
Processing table 1
Text before table: Figure 30. STM32756G-EVAL LCD, Camera and RF connector
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'RGB LCD\nCN20\nLCD_R[0..7]LCD_R[0..7] P P P P P P P PI J J J J J J J1 0 1 2 3 4 5 65 L L L L L L L LC C C C C C C CD D D D D D D D_ _ _ _ _ _ _ _R R R R R R R R0 1 2 3 4 5 6 7 1 3 5 7 9 1 1 1 11 3 5 7 1 1 1 1 10 2 4 6 82 4 6 8 L L L L L L L LC C C C C C C CD D D D D D D D_ _ _ _ _ _ _ _G G G G G G G G0 1 2 3 4 5 6 7 P P P P P P P PK K KJ JJ J J 1 17 8 9 0 1 20 1 LCD_G[0..7] LCD_G[0..7]\nLCD_B[ T0. o.7 LM] CFL DXC _D IN_ TB[0..7] MFP P P P P P P P XK K K KJ J J J _1 1 1 1 3 4 5 6 G2 3 4 5 PIOL L L L L L L LC C C C C C C C 14D D D D D D D D_ _ _ _ _ _ _ _B B B B B B B B0 1 2 3 4 5 6 7 1 2 2 2 2 2 3 3 3 3 39 1 3 5 7 9 1 3 5 7 2 2 2 2 2 3 3 3 3 3 40 2 4 6 8 0 2 4 6 8 I IR 2 21 CC9 112 __ SS CD0 LA P P P P P PK B BI I I1 1 17 9 82 3 4 L L LL I IR 2 2C C CC E CCDD D D S 11E_ __ _ _ _TC SE H V S CD#N LS S LK AY YB N NC C\n9 0\nLCD_BL_CTRL PA8 4 41 3 4 42 4\nB+ E5 AV D(FCM16L 05 8KF-601T03) C 107 u0 F 100C n6 F2 4 4 45 7 9 4 4 56 8 0 +3V3\nL4\nBEAD(FCM1608KF-601T03)\nP127B-2*25MGF-079-1A H2\nFTSH-125-01-F-DV-K (Samtec)\nH1', 'RGB LCD\nCN20\nLCD_R[0..7]LCD_R[0..7] P P P P P P P PI J J J J J J J1 0 1 2 3 4 5 65 L L L L L L L LC C C C C C C CD D D D D D D D_ _ _ _ _ _ _ _R R R R R R R R0 1 2 3 4 5 6 7 1 3 5 7 9 1 1 1 11 3 5 7 1 1 1 1 10 2 4 6 82 4 6 8 L L L L L L L LC C C C C C C CD D D D D D D D_ _ _ _ _ _ _ _G G G G G G G G0 1 2 3 4 5 6 7 P P P P P P P PK K KJ JJ J J 1 17 8 9 0 1 20 1 LCD_G[0..7] LCD_G[0..7]\nLCD_B[ T0. o.7 LM] CFL DXC _D IN_ TB[0..7] MFP P P P P P P P XK K K KJ J J J _1 1 1 1 3 4 5 6 G2 3 4 5 PIOL L L L L L L LC C C C C C C C 14D D D D D D D D_ _ _ _ _ _ _ _B B B B B B B B0 1 2 3 4 5 6 7 1 2 2 2 2 2 3 3 3 3 39 1 3 5 7 9 1 3 5 7 2 2 2 2 2 3 3 3 3 3 40 2 4 6 8 0 2 4 6 8 I IR 2 21 CC9 112 __ SS CD0 LA P P P P P PK B BI I I1 1 17 9 82 3 4 L L LL I IR 2 2C C CC E CCDD D D S 11E_ __ _ _ _TC SE H V S CD#N LS S LK AY YB N NC C\n9 0\nLCD_BL_CTRL PA8 4 41 3 4 42 4\nB+ E5 AV D(FCM16L 05 8KF-601T03) C 107 u0 F 100C n6 F2 4 4 45 7 9 4 4 56 8 0 +3V3\nL4\nBEAD(FCM1608KF-601T03)\nP127B-2*25MGF-079-1A H2\nFTSH-125-01-F-DV-K (Samtec)\nH1', 'Camera\nPAR_D[0..11] PAR_D[0..11]\nC103+1V8 41 C102\nCN4\n100nF 100nF\n+3V3 +1V8 PD6 PAR_D10 1 3 5 2 4 6 PAR_D11 PD2\nR 102 K29 R231 R235 PC10 PAR_D8 7 9 108 PAR_D9 PC12\nFF rr ooT mmo C MMM a FFF m OXXX e pr ea X n_ RP S DL S D rTU aNIG R[ HSN PD/ YA N] KC[N/A] PP M MM AB CF FF 68 8X XX 1_ __I2 G GGC PP PP1 AI II_ O OO RS P1 11C 12 01 DL 1_ 6C 1 1 1 1 1 31 3 5 7 9 1 1 1 1 2 32 4 6 8 0 I PC2 AaC m TT R1 PP e __ r 17 DS a 0D _ 7CA L_ KCP PPB D9\nins (RST PI A P& R A _X _S CN L) P P P PP C E A C 5 4 16 P P P A A A TR R R _ _ _ _ D D D 0 2 4 2 2 2 2 2 3 3 1 3 5 7 9 1 3 2 2 2 2 3 3 3 2 4 6 8 0 2 4 P P P A A A T R R R P _ _ _ 8 D D D 1 3 5 PP P E BC C 6 77 9 3 PAR_VSYNC\n5 6\n37 38\n+2V8 39 40 +2V8\nC120 F1000-2*20MGF-L0A C119 +1V8\n100nF CLM-120-02-L-D (Samtec) 100nF\n42 R25 X3\n10K 14 EV NCC GO NU DT 23\nSM7745HEX-24.0M[N/A]\n+2V8\nR234 R230\n4K7 4K7\nT4\n1 BSN20 G\nI2C1_SCL I2C1_SCL_C 3 2\nD S\nR183 [N/A]\nT5\n1 BSN20 G\nI2C1_SDA I2C1_SDA_C 3 2\nD S\nR298 [N/A]\nTitle:LCD & Camera & Connector\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:6 of17', None, None, None, None]
Processing table 2
Text before table: CN20 Electrical RGB LCD Camera 54/79 Figure 30. STM32756G-EVAL LCD, Camera and RF connector
Found connector CN20 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36', None, None]
Header row 2: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36', '', 'LCD_G1 PJ8\nLCD_G2 PJ9\nLCD_G3 PJ10']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1']
Reversed Header row 2: ['', '63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '', '01JP 3G_DCL\n9JP 2G_DCL\n8JP 1G_DCL']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1']
Connector mapping: {}
Processing row: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36', '', 'LCD_G4 PJ11']
Processing row: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36', '', 'LCD_G5 PK0']
Processing row: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36', '', 'LCD_G6 PK1']
Processing row: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36', '', 'LCD_G7 PK2']
Processing row: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36', '', 'LCD_G7 PK2']
Processing table 3
Text before table: P KI 6 MMD FF[0 XX __1 GG1 PP1A II_ OOC 11C_ 01D m e_ r a _1 L C D _ B0 7 3 3 3 4 RP S 1 7 1 8 P K 5 L C D _ B 6 3 1 3 2 LL CCC L[ C a m e 1 5 1 6 P IJ 11 40 P K 4 M _ G O L C D _ B 5 2 9 3 0 1 3 1 4 P 3 BD I2 C] L3 _1 C01V8 IP 12 A [R N8 /A35 ]PAR_ L C D _ B 4 2 7 2 8 L C D _ V S YB N7] C 1 1 2 P I 1 3 P JJ 10 5 L C D _ B 3 13 0 K 2 5 2 6 L D _ H S N C 9 1 P P J 1 4 P R 1. 2 P A R _ D 8 P A R _ D 9 L C D _ B 2 2 3 2 4 7 8 P J 1 3 L C D _ B 1 L C D _ B [ 0. . .7 7 ] 2 1 2 2 D _ E 5 6 P J P K 7 1 0 P A L C D _ B [ 0 . .7 7 ] L C D _ B 0 1 9 2 0 3 4 schematics + + 1] V 1 7 1 8 1 P J 6 P K 2 L C D _ R 7 L C D _ G 7 1 1 1 5 1 6 P J 5 P K 1 CN L C D _ R 6 L C D _ G 6 1 3 1 4 P J 4 P 0 L C D _ R 5 L C D _ G 5 1 1 2 C P J 3 P JJ 17 1 L C D _ R 4 L C D _ G 4 9 P J 2 P L C D _ R 3 L C D _ G 3 7 8 P J 1 P J 9 L C D _ R 2 L C D _ G 2 5 6 P P J 8 L C D _ R 1 L C D _ G 1 3 4 LCD_G[0..7] CN20 Electrical RGB LCD Camera 54/79 Figure 30. STM32756G-EVAL LCD, Camera and RF connector
Found connector CN20 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '']
Header row 2: ['', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '']
Reversed Header row 2: ['', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
Connector mapping: {}
Processing table 4
Text before table: P KI 6 MMD FF[0 XX __1 GG1 PP1A II_ OOC 11C_ 01D m e_ r a _1 L C D _ B0 7 3 3 3 4 RP S 1 7 1 8 P K 5 L C D _ B 6 3 1 3 2 LL CCC L[ C a m e 1 5 1 6 P IJ 11 40 P K 4 M _ G O L C D _ B 5 2 9 3 0 1 3 1 4 P 3 BD I2 C] L3 _1 C01V8 IP 12 A [R N8 /A35 ]PAR_ L C D _ B 4 2 7 2 8 L C D _ V S YB N7] C 1 1 2 P I 1 3 P JJ 10 5 L C D _ B 3 13 0 K 2 5 2 6 L D _ H S N C 9 1 P P J 1 4 P R 1. 2 P A R _ D 8 P A R _ D 9 L C D _ B 2 2 3 2 4 7 8 P J 1 3 L C D _ B 1 L C D _ B [ 0. . .7 7 ] 2 1 2 2 D _ E 5 6 P J P K 7 1 0 P A L C D _ B [ 0 . .7 7 ] L C D _ B 0 1 9 2 0 3 4 schematics + + 1] V 1 7 1 8 1 P J 6 P K 2 L C D _ R 7 L C D _ G 7 1 1 1 5 1 6 P J 5 P K 1 CN L C D _ R 6 L C D _ G 6 1 3 1 4 P J 4 P 0 L C D _ R 5 L C D _ G 5 1 1 2 C P J 3 P JJ 17 1 L C D _ R 4 L C D _ G 4 9 P J 2 P L C D _ R 3 L C D _ G 3 7 8 P J 1 P J 9 L C D _ R 2 L C D _ G 2 5 6 P P J 8 L C D _ R 1 L C D _ G 1 3 4 LCD_G[0..7] CN20 Electrical RGB LCD Camera 54/79 Figure 30. STM32756G-EVAL LCD, Camera and RF connector
Found connector CN20 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', None]
Header row 2: ['', 'c)']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Reversed Header row 2: ['', ')c']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
Connector mapping: {}
Processing page 55
Processing table 1
Text before table: 
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Figure 31. STM32756G-EVAL Ethernet\n+3V3\nC46 C45 R78R131\n100nF R120R114R89R97 100nF 240 240\n50 50 50 50\nU6 CN9\nMMMMM M M M M RM M M M M M E_IIII I I I I II I I I I I T_III I I I I II I I I I I ISM___ _ _ _ _ __ _ _ _ _ _ IMCT R MCRTT T T T R R R R R MDX XX X X X OX RXX X X X X TOC_ SD_ D D D FL__D D D D _ ICC E C XE D _0 1 2 3 0 1 2 3N GL R LVK K P P P P P P P P P P P P PP PE A AAG G GC C C C H H GI F12 7 213 2 4 5 6 7 11 1 1 X01 3 4 R R R RR R R4 4 4 46 4 5 +8 7 6 52 9 0 33 3 3 33 3 33 3 3 33 3 3 23333 44 44 4 4 4 90189 01 23 4 5 61 2 3 4 5 6 T T T T T T PRMMRR CR CR R R R WX XX X XX OX RXX EX X X X S_ SDD D D_ L___D D D D RICC EE C /DE O/__ _ _ _ _ _ _ TNL R L30 1 2 V0 1 2 3 DRH/ _K / / / / K/ /S OP P P P M NMN H H H H WAD I DI Y Y Y Y I_ DI N_ VXA A A AM M I_D D D D LO NOE1 2 3 4 ED TN D DE E N//R AAT _RT NNNNN NNEDD NNDD NCCCCC CC++ 10-- 1 1 1 289111 221 26 4 3 7012 017 1 1 1 10 2 1 481 4 2 3 5 6 79 eT T T R R R N CL L L L hE E E E 1DCD oDC HD C nDD DDT - eT+ - S+ l(( (( GYg Yg srr o1Neeee uBllee Dll ron on cw) w) e__ :)) KA _ S_ KA\nM M M M MIII I I I I I I _ _ _ _M D DD I O_ G P PII OO P P P MP A H CG 0 3 7 6 + 3 3V V3 R7R 475 11K 0K5 DD C _P SY _ 0 // _ LC EF DG _ALE CL D TE /_D CS_ OPL E LIN E /ADK 2 8 6 2R R R7 7 76 7 9 +3V32 2 2K K K2 2 2 ++ 33 VV 33 1 3 SJ0 S S 0 ch i i 1 e D dl d d 2 I-60116-F\nI oE NT # _GPIO13 7 R R8 82 1 2 2K K2\n2C 33 01 MHR 1z7 (3 s0 2223 3 3453 4 PR2X X FFB2 1 II OOA IIVVV DDDD GDDD N333 D333 34 32 28 62 C 102 09 nF C 103 03 nF C 103 07 nF\nC 2 22 pp FF X 254 w 2ith ocket) T 25P M12 Hz R 4.8 83 7K 1 3 8 7 P P5 F M B BBIA II OH NNS Uz 12_ TOUT OOAA GGGG NNNN DDDD 3411 5759\nMII_MCO PA8 3 C 101 04 n0 F C 101 03 n7 F C 101 04 n1 F C 101 u3 F9 DP83848CVV\nJP6\nTitle:Ethernet\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:7 of17', None, None, None, None, None, None]
Processing table 2
Text before table: T_III oE MDX FL__D XE ++ 33 VV 33 +8 3V V3 33 NNEDD CC++ +3V32 R7R 475 11K 0K5 R8 82 1 2K K2 2R 221 017 MIII I ISM___ _M IMCT NT TOC_ PRMMRR WX RICC _P DRH/ OP WAD N_ // I_D NOE1 TN MP F12 X01 _GPIO13 R 2 7 RM E_IIII # EX S_ EE TNL _K NMN 23333 90189 MMMMM D I _0 GL PII OO + 3 LC EF DG _ALE CL TE /_D CS_ OPL LIN /ADK N//R _RT NCCCCC PE GI 6 26 6 R7 76 9 2K K2 2 M II II __ DD ICC O_ DD O/__ D E E AAT NNDD 10-- PP AAG 213 R 7 7 2 K 2 SJ0 eT ch oDC nDD dl srr o1Neeee uBllee ron cw) e__ :)) S_ I-60116-F 289111 7012 M I I _ MCRTT P CG 11 2 8 0 1DCD 1 D 2 G P 7 M I I _ RXX SD_ CR RXX SDD /DE C SY _ DI VXA LO ED DE _ S hE i eT+ l(( d P A 0 44 01 10 481 M I I _ OX CR OX L___D DI 0 S i e d P H 3 44 23 1 3 CL HD S+ GYg Dll M I I _ R C LVK K C L30 K/ N C R4 5 0 33 3 79 M I I _ R X _ D V0 /S I I_ M D E P A 7 R 4 9 3 3 M I I _ R R M L E _ KA P 1 1 M I I _ R X D 3N R X D _ 3 / P H Y AM D 4 L E DDT (( Yg on w) P H 7 RR 46 52 33 33 4 61 1 2 M I I _ R X D 2 R X D _ 2 / P H Y A D 3 L E KA P H 6 R 4 6 3 3 4 5 1 M I I _ R X D 1 R X D _ 1 / P H Y A D 2 NNNNN P C 5 4 4 R 4 7 3 3 M I I _ R 0 _ / H Y P C 4 R R - 6 M I I _ T X D 3 T XX R P 6 5 M I I _ T X D 2 T XX D_ _ 2 R P C 2 5 3 T X D 1 T X D _ 1 P GC 1 4 4 1 3 XX T T - P G 1 3 3 1 4 2 E T T P 2 1 4 T P CN9 U6 50 50 50 50 240 240 100nF 100nF R120R114R89R97 R78R131 C46 C45 UM1903 +3V3 Figure 31. STM32756G-EVAL Ethernet
Found connector CN9 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C29\n100nF', 'C33\n100nF']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Fn001\n92C', 'Fn001\n33C']
Connector mapping: {}
Processing table 3
Text before table: 1 8 3411 5759 2C 22 pp FF P5 4.8 83 7K 3 7 C 33 01 25P M12 Hz 254 MHR (3 w s0 ocket) R T X 2 M 102 09 nF 103 03 nF 103 07 nF X 1 II OOA 3 4 34 28 C C C T_III oE MDX FL__D XE ++ 33 VV 33 +8 3V V3 33 NNEDD CC++ +3V32 R7R 475 11K 0K5 R8 82 1 2K K2 2R 221 017 MIII I ISM___ _M IMCT NT TOC_ PRMMRR WX RICC _P DRH/ OP WAD N_ // I_D NOE1 TN MP F12 X01 _GPIO13 R 2 7 RM E_IIII # EX S_ EE TNL _K NMN 23333 90189 MMMMM D I _0 GL PII OO + 3 LC EF DG _ALE CL TE /_D CS_ OPL LIN /ADK N//R _RT NCCCCC PE GI 6 26 6 R7 76 9 2K K2 2 M II II __ DD ICC O_ DD O/__ D E E AAT NNDD 10-- PP AAG 213 R 7 7 2 K 2 SJ0 eT ch oDC nDD dl srr o1Neeee uBllee ron cw) e__ :)) S_ I-60116-F 289111 7012 M I I _ MCRTT P CG 11 2 8 0 1DCD 1 D 2 G P 7 M I I _ RXX SD_ CR RXX SDD /DE C SY _ DI VXA LO ED DE _ S hE i eT+ l(( d P A 0 44 01 10 481 M I I _ OX CR OX L___D DI 0 S i e d P H 3 44 23 1 3 CL HD S+ GYg Dll M I I _ R C LVK K C L30 K/ N C R4 5 0 33 3 79 M I I _ R X _ D V0 /S I I_ M D E P A 7 R 4 9 3 3 M I I _ R R M L E _ KA P 1 1 M I I _ R X D 3N R X D _ 3 / P H Y AM D 4 L E DDT (( Yg on w) P H 7 RR 46 52 33 33 4 61 1 2 M I I _ R X D 2 R X D _ 2 / P H Y A D 3 L E KA P H 6 R 4 6 3 3 4 5 1 M I I _ R X D 1 R X D _ 1 / P H Y A D 2 NNNNN P C 5 4 4 R 4 7 3 3 M I I _ R 0 _ / H Y P C 4 R R - 6 M I I _ T X D 3 T XX R P 6 5 M I I _ T X D 2 T XX D_ _ 2 R P C 2 5 3 T X D 1 T X D _ 1 P GC 1 4 4 1 3 XX T T - P G 1 3 3 1 4 2 E T T P 2 1 4 T P CN9 U6 50 50 50 50 240 240 100nF 100nF R120R114R89R97 R78R131 C46 C45 UM1903 +3V3 Figure 31. STM32756G-EVAL Ethernet
Found connector CN9 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, None, '23']
Header row 2: ['C140', 'C137', 'C141', '23']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, '23']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, None, '32']
Reversed Header row 2: ['041C', '731C', '141C', '32']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, '32']
Connector mapping: {}
Processing page 56
Processing table 1
Text before table: 
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Figure 32. STM32756G-EVAL USB OTG HS and OTG FS2\n+3V3\nR135\nCN14 330\nU US SB B_ _F FS S2 2_ _D DM P 1 2 3 4 5 V D D I GDMB NPU DS elcatpecer PB13 PB14 R288 22 PB15 R286 22 PB12 D6 1 LD9 Green VBUS_FS2 USB_FS2_ID\n6 Shield BA-orciM_BSU AD BB C 23 23 3 D PV D D u-b + zo pu o us u tt GD D P P N+ -I d di i DD n 1 2n A B CC D D1 213 1 107 8 9 47S S S 5h h h 9i i i 0e e e 0l l ld d d 2 3 1 R138 T2 47K 9013\n2 E X P 2\n+3V3 001 R139\nEMIF02-USB03F2 22K\nR96 330 R121 0 MFX_GPIO8 OTG_FS2_OverCurrent\n+3V3 To MFX SB13\nR122 3K3 LD6 R94 1 LD5 OTG_FS2_PowerSwitchOn MFX_GPIO9 From MFX SB14 Open Open\n2 1 R282 620 10K 2 Green\nU7\nRed +5V C36 R84 47K 3 1 T6 9013 2 5 4 G I EN NND FA OU UL TT 3 1 SB15\n4.7uF U8 Closed SB12\nULPI_NXT ULPI_D[0..7]UU UL LL P PP I II _ __ CD ST KIR P R 129 K8 [1%] 1 2 3 4 5 V D D I GDMB NPU DS UU LL PP II __ DD 23 6 Shield ULPI_D1 ULPI_D0 elcatpecer BA-orciM_BSU ULPI_D[0..7] PPPPPPPP BBBB ABBB 1111 3015 0123 UUUU LLLL PPPP IIII ____ DDDD 4567 1 1 1 1 1 1 1 2 2 2 2 2 21 2 3 4 7 8 9 0 1 2 3 4 N D S C D D D D D D D D XT LI I7 6 5 4 3 2 1 0X OR P KT OUT E VX R DV VV V VVT ER DD DD D DDV VC GB AD DD D DDB BP _I DE EDU UA 13 13 3 13IM .. .. . ..NN DPS SS 83 83 3 83 6 11 2 233 73 51 8 34 256 5 6020 1 R103 820 EXC-L 3B2 P121H[BEAD]VB EU XS C_H -31S B07 8 9 P1C 27N 1S S S Hh h h8 9i i i [0e e e B0l l ld d d PH4 PI11 R80 PC0 22K PA5 2 +3V3 2A 1A D4 USBULC6-2F3 2A 1A STMPS2151STR D3 ESDA14V2-2BF3 R126 33 R115 0 R109 0 R100 0 C146 C144 C147 C143 R95 0 100nF 100nF 100nF 100nF R123 0 Closed R124 0 R125 0 R119 0 R106 0 R102 0 R88 0\nE X P 2B 1B 2B 1B\n2 7 8 X 9 L 1 4 5 E00 A1 D] C35C44C34C43\nR87 C41 C42\nC142 4.7uF X1M 5 GNDGG PANN DDD 12 C 4.4 77 uF 100nF100nF100nF100nF +3V3 100nF 100nF Soldered if reset is\n9 RESET 33 R128 controlled by hardware\n24MHz USB3300-EZK 4K7 2\nC39 C38 33pF 33pF RESET# R127 1K 1 T1 9012\n3\nR110\n4K7\nTitle:USB_OTG_HS\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:8 of17', None, None, None, None, None]
Processing table 2
Text before table: C 3 6 A GDMB NPU DS 2 D6 Green 5 elcatpecer USB_FS2_ID I PB12 4 LD9 US SB B_ _F FS S2 2_ _D DM P D PB15 R286 22 3 U D 1 PB14 R288 22 2 VBUS_FS2 V PB13 1 Electrical CN14 330 R135 +3V3 56/79 Figure 32. STM32756G-EVAL USB OTG HS and OTG FS2
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['7']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['7']
Connector mapping: {}
Processing row: ['8']
Processing row: ['9']
Processing row: ['10']
Processing table 3
Text before table: PA5 R126 33 1 4 129 K8 [1%] UL P I _ ST P S P PC0 1 3 22K R125 0 R D E PI11 R124 0 R80 1 2 ULPI_NXT N Closed PH4 R123 0 1 STMPS2151STR 2 SB12 U8 Closed 4.7uF EN NND 47K 4 SB15 C36 9013 +5V I OU UL TT 1 5 1 T6 R84 G FA Red 2 3 3 U7 620 10K 2 Green 2 1 R282 LD6 LD5 From MFX R94 3K3 OTG_FS2_PowerSwitchOn 1 MFX_GPIO9 SB14 Open Open R122 SB13 +3V3 To MFX 330 OTG_FS2_OverCurrent MFX_GPIO8 R121 0 R96 22K EMIF02-USB03F2 R139 +3V3 47S 5h 9i 0e 0l 001 GD N+ DD D1 2 E X P 2 schematics BA-orciM_BSU 107 PV u-b pu P di 2n S h i e ld d 47K BB 23 CC 213 9 9013 D zo P d 1 S h i e l d 1 AD 23 B 8 T2 R138 D us tt D -I i D 1 D + o u n Shield 3 C 3 6 A GDMB NPU DS 2 D6 Green 5 elcatpecer USB_FS2_ID I PB12 4 LD9 US SB B_ _F FS S2 2_ _D DM P D PB15 R286 22 3 U D 1 PB14 R288 22 2 VBUS_FS2 V PB13 1 Electrical CN14 330 R135 +3V3 56/79 Figure 32. STM32756G-EVAL USB OTG HS and OTG FS2
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['VBUS\nDM\nD7 DP\nD6 ID\nD5\nD4 REG_EN\nD3 VDD3.3\nD2 VDD3.3\nD1 VDD3.3\nD0 VDD3.3\nVDD1.8\nXO VDD1.8\nXI VDDA1.8\nGND\nGND\nRESET GNDPAD', None]
Header row 2: ['VBUS\nDM\nD7 DP\nD6 ID\nD5\nD4 REG_EN\nD3 VDD3.3\nD2 VDD3.3\nD1 VDD3.3\nD0 VDD3.3\nVDD1.8\nXO VDD1.8\nXI VDDA1.8\nGND\nGND\nRESET GNDPAD', '33']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['VBUS\nDM\nD7 DP\nD6 ID\nD5\nD4 REG_EN\nD3 VDD3.3\nD2 VDD3.3\nD1 VDD3.3\nD0 VDD3.3\nVDD1.8\nXO VDD1.8\nXI VDDA1.8\nGND\nGND\nRESET GNDPAD', 'VBUS\nDM\nD7 DP\nD6 ID\nD5\nD4 REG_EN\nD3 VDD3.3\nD2 VDD3.3\nD1 VDD3.3\nD0 VDD3.3\nVDD1.8\nXO VDD1.8\nXI VDDA1.8\nGND\nGND\nRESET GNDPAD']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['DAPDNG TESER\nDNG\nDNG\n8.1ADDV IX\n8.1DDV OX\n8.1DDV\n3.3DDV 0D\n3.3DDV 1D\n3.3DDV 2D\n3.3DDV 3D\nNE_GER 4D\n5D\nDI 6D\nPD 7D\nMD\nSUBV', 'DAPDNG TESER\nDNG\nDNG\n8.1ADDV IX\n8.1DDV OX\n8.1DDV\n3.3DDV 0D\n3.3DDV 1D\n3.3DDV 2D\n3.3DDV 3D\nNE_GER 4D\n5D\nDI 6D\nPD 7D\nMD\nSUBV']
Reversed Header row 2: ['DAPDNG TESER\nDNG\nDNG\n8.1ADDV IX\n8.1DDV OX\n8.1DDV\n3.3DDV 0D\n3.3DDV 1D\n3.3DDV 2D\n3.3DDV 3D\nNE_GER 4D\n5D\nDI 6D\nPD 7D\nMD\nSUBV', '33']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['DAPDNG TESER\nDNG\nDNG\n8.1ADDV IX\n8.1DDV OX\n8.1DDV\n3.3DDV 0D\n3.3DDV 1D\n3.3DDV 2D\n3.3DDV 3D\nNE_GER 4D\n5D\nDI 6D\nPD 7D\nMD\nSUBV', 'DAPDNG TESER\nDNG\nDNG\n8.1ADDV IX\n8.1DDV OX\n8.1DDV\n3.3DDV 0D\n3.3DDV 1D\n3.3DDV 2D\n3.3DDV 3D\nNE_GER 4D\n5D\nDI 6D\nPD 7D\nMD\nSUBV']
Connector mapping: {}
Processing table 4
Text before table: PA5 R126 33 1 4 129 K8 [1%] UL P I _ ST P S P PC0 1 3 22K R125 0 R D E PI11 R124 0 R80 1 2 ULPI_NXT N Closed PH4 R123 0 1 STMPS2151STR 2 SB12 U8 Closed 4.7uF EN NND 47K 4 SB15 C36 9013 +5V I OU UL TT 1 5 1 T6 R84 G FA Red 2 3 3 U7 620 10K 2 Green 2 1 R282 LD6 LD5 From MFX R94 3K3 OTG_FS2_PowerSwitchOn 1 MFX_GPIO9 SB14 Open Open R122 SB13 +3V3 To MFX 330 OTG_FS2_OverCurrent MFX_GPIO8 R121 0 R96 22K EMIF02-USB03F2 R139 +3V3 47S 5h 9i 0e 0l 001 GD N+ DD D1 2 E X P 2 schematics BA-orciM_BSU 107 PV u-b pu P di 2n S h i e ld d 47K BB 23 CC 213 9 9013 D zo P d 1 S h i e l d 1 AD 23 B 8 T2 R138 D us tt D -I i D 1 D + o u n Shield 3 C 3 6 A GDMB NPU DS 2 D6 Green 5 elcatpecer USB_FS2_ID I PB12 4 LD9 US SB B_ _F FS S2 2_ _D DM P D PB15 R286 22 3 U D 1 PB14 R288 22 2 VBUS_FS2 V PB13 1 Electrical CN14 330 R135 +3V3 56/79 Figure 32. STM32756G-EVAL USB OTG HS and OTG FS2
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, 'VBUS\nDM elcatpecer\nDP\nID\nGND BA-orciM_BSU\nShield\nShield\nShield\nShield\nEXP']
Header row 2: ['6\n7', 'VBUS\nDM elcatpecer\nDP\nID\nGND BA-orciM_BSU\nShield\nShield\nShield\nShield\nEXP']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'VBUS\nDM elcatpecer\nDP\nID\nGND BA-orciM_BSU\nShield\nShield\nShield\nShield\nEXP']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, 'PXE\ndleihS\ndleihS\ndleihS\ndleihS\nUSB_Micro-AB DNG\nDI\nPD\nreceptacle MD\nSUBV']
Reversed Header row 2: ['7\n6', 'PXE\ndleihS\ndleihS\ndleihS\ndleihS\nUSB_Micro-AB DNG\nDI\nPD\nreceptacle MD\nSUBV']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'PXE\ndleihS\ndleihS\ndleihS\ndleihS\nUSB_Micro-AB DNG\nDI\nPD\nreceptacle MD\nSUBV']
Connector mapping: {}
Processing row: ['8', 'VBUS\nDM elcatpecer\nDP\nID\nGND BA-orciM_BSU\nShield\nShield\nShield\nShield\nEXP']
Processing row: ['9', 'VBUS\nDM elcatpecer\nDP\nID\nGND BA-orciM_BSU\nShield\nShield\nShield\nShield\nEXP']
Processing row: ['10', 'VBUS\nDM elcatpecer\nDP\nID\nGND BA-orciM_BSU\nShield\nShield\nShield\nShield\nEXP']
Processing table 5
Text before table: 2 0 34 1 UUUU LLLL PPPP IIII ____ DDDD 4567 R106 0 D 5 GDMB NPU DS R109 0 +3V3 1 9 5 elcatpecer D 6 DPS I R115 0 1 8 51 4 ULPI_D[0..7]UU D D 1 7 73 3 ULPI_D[0..7] R119 0 DE D 8 2 EXC-L 3B2 P121H[BEAD]VB VC BP UA SS V R103 820 1 LL PP II __ CD KIR C LI KT OUT PA5 R126 33 1 4 129 K8 [1%] UL P I _ ST P S P PC0 1 3 22K R125 0 R D E PI11 R124 0 R80 1 2 ULPI_NXT N Closed PH4 R123 0 1 STMPS2151STR 2 SB12 U8 Closed 4.7uF EN NND 47K 4 SB15 C36 9013 +5V I OU UL TT 1 5 1 T6 R84 G FA Red 2 3 3 U7 620 10K 2 Green 2 1 R282 LD6 LD5 From MFX R94 3K3 OTG_FS2_PowerSwitchOn 1 MFX_GPIO9 SB14 Open Open R122 SB13 +3V3 To MFX 330 OTG_FS2_OverCurrent MFX_GPIO8 R121 0 R96 22K EMIF02-USB03F2 R139 +3V3 47S 5h 9i 0e 0l 001 GD N+ DD D1 2 E X P 2 schematics BA-orciM_BSU 107 PV u-b pu P di 2n S h i e ld d 47K BB 23 CC 213 9 9013 D zo P d 1 S h i e l d 1 AD 23 B 8 T2 R138 D us tt D -I i D 1 D + o u n Shield 3 C 3 6 A GDMB NPU DS 2 D6 Green 5 elcatpecer USB_FS2_ID I PB12 4 LD9 US SB B_ _F FS S2 2_ _D DM P D PB15 R286 22 3 U D 1 PB14 R288 22 2 VBUS_FS2 V PB13 1 Electrical CN14 330 R135 +3V3 56/79 Figure 32. STM32756G-EVAL USB OTG HS and OTG FS2
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['16\n6']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6\n61']
Connector mapping: {}
Processing row: ['25']
Processing row: ['30']
Processing table 6
Text before table: 2 0 34 1 UUUU LLLL PPPP IIII ____ DDDD 4567 R106 0 D 5 GDMB NPU DS R109 0 +3V3 1 9 5 elcatpecer D 6 DPS I R115 0 1 8 51 4 ULPI_D[0..7]UU D D 1 7 73 3 ULPI_D[0..7] R119 0 DE D 8 2 EXC-L 3B2 P121H[BEAD]VB VC BP UA SS V R103 820 1 LL PP II __ CD KIR C LI KT OUT PA5 R126 33 1 4 129 K8 [1%] UL P I _ ST P S P PC0 1 3 22K R125 0 R D E PI11 R124 0 R80 1 2 ULPI_NXT N Closed PH4 R123 0 1 STMPS2151STR 2 SB12 U8 Closed 4.7uF EN NND 47K 4 SB15 C36 9013 +5V I OU UL TT 1 5 1 T6 R84 G FA Red 2 3 3 U7 620 10K 2 Green 2 1 R282 LD6 LD5 From MFX R94 3K3 OTG_FS2_PowerSwitchOn 1 MFX_GPIO9 SB14 Open Open R122 SB13 +3V3 To MFX 330 OTG_FS2_OverCurrent MFX_GPIO8 R121 0 R96 22K EMIF02-USB03F2 R139 +3V3 47S 5h 9i 0e 0l 001 GD N+ DD D1 2 E X P 2 schematics BA-orciM_BSU 107 PV u-b pu P di 2n S h i e ld d 47K BB 23 CC 213 9 9013 D zo P d 1 S h i e l d 1 AD 23 B 8 T2 R138 D us tt D -I i D 1 D + o u n Shield 3 C 3 6 A GDMB NPU DS 2 D6 Green 5 elcatpecer USB_FS2_ID I PB12 4 LD9 US SB B_ _F FS S2 2_ _D DM P D PB15 R286 22 3 U D 1 PB14 R288 22 2 VBUS_FS2 V PB13 1 Electrical CN14 330 R135 +3V3 56/79 Figure 32. STM32756G-EVAL USB OTG HS and OTG FS2
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C146\n100n', 'C144\nF 100nF', 'C147\n100nF']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['n001\n641C', 'Fn001 F\n441C', 'Fn001\n741C']
Connector mapping: {}
Processing table 7
Text before table: E X P BA-orciM_BSU Rev D 0X S h8 i e ld d PPPPPPPP ABBB 3015 USBULC6-2F3 ESDA14V2-2BF3 ULPI_D0 R88 0 2 4 9 D 1 V D D 3 . 3 S h i e l d R95 0 D4 D3 2 3 2 5 8 ULPI_D1 100nF 100nF 100nF 100nF D 2 R100 0 C146 C144 C147 C143 2 2 6 UU LL PP II __ DD 23 D 3 Shield 2A 1A 2A 1A BBBB 1111 0123 R102 0 2 1 6 DocID027919 D 4 R ER GB _I EDU 2 0 34 1 UUUU LLLL PPPP IIII ____ DDDD 4567 R106 0 D 5 GDMB NPU DS R109 0 +3V3 1 9 5 elcatpecer D 6 DPS I R115 0 1 8 51 4 ULPI_D[0..7]UU D D 1 7 73 3 ULPI_D[0..7] R119 0 DE D 8 2 EXC-L 3B2 P121H[BEAD]VB VC BP UA SS V R103 820 1 LL PP II __ CD KIR C LI KT OUT PA5 R126 33 1 4 129 K8 [1%] UL P I _ ST P S P PC0 1 3 22K R125 0 R D E PI11 R124 0 R80 1 2 ULPI_NXT N Closed PH4 R123 0 1 STMPS2151STR 2 SB12 U8 Closed 4.7uF EN NND 47K 4 SB15 C36 9013 +5V I OU UL TT 1 5 1 T6 R84 G FA Red 2 3 3 U7 620 10K 2 Green 2 1 R282 LD6 LD5 From MFX R94 3K3 OTG_FS2_PowerSwitchOn 1 MFX_GPIO9 SB14 Open Open R122 SB13 +3V3 To MFX 330 OTG_FS2_OverCurrent MFX_GPIO8 R121 0 R96 22K EMIF02-USB03F2 R139 +3V3 47S 5h 9i 0e 0l 001 GD N+ DD D1 2 E X P 2 schematics BA-orciM_BSU 107 PV u-b pu P di 2n S h i e ld d 47K BB 23 CC 213 9 9013 D zo P d 1 S h i e l d 1 AD 23 B 8 T2 R138 D us tt D -I i D 1 D + o u n Shield 3 C 3 6 A GDMB NPU DS 2 D6 Green 5 elcatpecer USB_FS2_ID I PB12 4 LD9 US SB B_ _F FS S2 2_ _D DM P D PB15 R286 22 3 U D 1 PB14 R288 22 2 VBUS_FS2 V PB13 1 Electrical CN14 330 R135 +3V3 56/79 Figure 32. STM32756G-EVAL USB OTG HS and OTG FS2
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C35', 'C44', 'C34']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['53C', '44C', '43C']
Connector mapping: {}
Processing row: ['100nF', '100n', 'F100nF']
Processing page 57
Processing table 1
Text before table: 
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Figure 33. STM32756G-EVAL USB OTG FS1\n+3V3\nR133\n620\nOTG_FS1_OverCurrent 1 MFX_GPIO6\nLD8 R134 To MFX\nU11 Red 47K\n+5V OTG_FS1_PowerSwitchOn 2 R130 0 2 5 4 STG I EN MNN PD S21F 5A 1O SU TUL RTT 13 C 4.4 78 uF R132 0 1 2 3 4 5 V D D I GDMB NPU DS elcatpecer CN13 MFX_GPIO7 From MFX R129\nBA-orciM_BSU 10K\n6 Shield 107 8 9 S S S Eh h h Xi i ie e e Pl l ld d d\n475900001\nUSB_FS1_DM U USS BB __ FF SS 11 __ ID DP R117 0 VBUS_FS1 P PAA 19 1 R284 0 PA12 R283 0 PA10 R118 +3V3\nDocID027919 330\n1\nLD7\nD5 Green\nRev AD BB C 23 23 3 D PV D D u-b + zo pu o us u tt D D P P+ -I d di iD n 1 2n C DA B C1 1 213 2 R108 47K 3 1 T7 9013\n2 GND D2 R105 2\nEMIF02-USB03F2 22K\nTitle:USB_OTG_FS\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:9 of17', None, None, None, None, None]
Processing table 2
Text before table: 5 R129 elcatpecer 4.4 78 uF I 4 From MFX STG MNN PD S21F 5A 1O SU TUL RTT C D 3 OTG_FS1_PowerSwitchOn EN D MFX_GPIO7 4 2 R130 0 +5V I V 5 13 1 CN13 R132 0 2 2 U11 Red 47K To MFX LD8 R134 OTG_FS1_OverCurrent 1 MFX_GPIO6 620 R133 UM1903 +3V3 Figure 33. STM32756G-EVAL USB OTG FS1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['6']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6']
Connector mapping: {}
Processing row: ['7']
Processing row: ['8\n9']
Processing row: ['10']
Processing page 58
Processing table 1
Text before table: 
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Figure 34. STM32756G-EVAL RS232 and IrDA\n+3V3\nU5 C135 CN7\nC C1 23 56 1 10 00 0n nFF 22 48 1 2 C CCC 21 21 -- ++ GV NC V VDC + - 2 3226 75 C 1 C01 203 7n4 F 100nF RD XS DR 1 6 2 DB9-male USART1\nRS232/IrDA_TX PA9 111 234 TTT 321 III NNN T T T1 2 3O O OU U UT T T 9 1 10 1 100nF T CX TD S 7 3 8 4\nRS232/IrDA_RX PA10 2 31 B Boo oo tt ll oo aa dd ee rr __ RB EO SO ET T0 1111122 5678901 RRRRRRR 5432121 OOOOOOO UUUUUUU TTTTTTT BB R R R R R1 2 3 4 5I I I I IN N N N N 4 5 6 7 8 +3V3 9 5\nJP7 23 nEN nSHDN 22\nST3241EBPR\nRS232\nU1\n5 SD\n3 4 T Rx xD D\n+3V3 R1 47 R2 5.1 82 6 71 GA C V Nan C Nto h C Dd o 1e d e(VCC2)\nC\nTFDU6300\nC3 C1 C4 C2\n4.7uF 100nF 4.7uF 100nF IrDA\nTitle:RS232 & IrDA\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:10of17', None, None, None, None, None, None]
Processing table 2
Text before table: C135 CN7 U5 Electrical +3V3 58/79 Figure 34. STM32756G-EVAL RS232 and IrDA
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '24', 'C1+ VCC\nC1- GND\nC2+ V+\nC2- V-\nT1IN T1OUT\nT2IN T2OUT\nT3IN T3OUT\nR1OUTB\nR2OUTB\nR1OUT R1IN\nR2OUT R2IN\nR3OUT R3IN\nR4OUT R4IN\nR5OUT R5IN\nnEN nSHDN']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '42', 'NDHSn NEn\nNI5R TUO5R\nNI4R TUO4R\nNI3R TUO3R\nNI2R TUO2R\nNI1R TUO1R\nBTUO2R\nBTUO1R\nTUO3T NI3T\nTUO2T NI2T\nTUO1T NI1T\n-V -2C\n+V +2C\nDNG -1C\nCCV +1C']
Connector mapping: {}
Processing table 3
Text before table: 22 48 C 1 2 100nF DB9-male USART1 C135 CN7 U5 Electrical +3V3 58/79 Figure 34. STM32756G-EVAL RS232 and IrDA
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['27 C134', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['431C 72', '']
Connector mapping: {}
Processing row: ['3 100nF', '']
Processing table 4
Text before table: C 1 1 75 GV NC 22 48 C 1 2 100nF DB9-male USART1 C135 CN7 U5 Electrical +3V3 58/79 Figure 34. STM32756G-EVAL RS232 and IrDA
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C25', '100nF2']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['52C', '2Fn001']
Connector mapping: {}
Processing table 5
Text before table: 2 3226 C1 23 56 10 00 0n nFF 6 1 F C 21 ++ V + C 1 1 75 GV NC 22 48 C 1 2 100nF DB9-male USART1 C135 CN7 U5 Electrical +3V3 58/79 Figure 34. STM32756G-EVAL RS232 and IrDA
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, 'RXD 2\n7\nTXD 3', None]
Header row 2: [None, 'RXD 2\n7\nTXD 3', '7\nTXD 3']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'RXD 2\n7\nTXD 3', 'RXD 2\n7\nTXD 3']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '3 DXT\n7\n2 DXR', '3 DXT\n7\n2 DXR']
Reversed Header row 2: [None, '3 DXT\n7\n2 DXR', '3 DXT\n7']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '3 DXT\n7\n2 DXR', '3 DXT\n7\n2 DXR']
Connector mapping: {}
Processing row: ['11\n4\n5', 'RXD 2\n7\nTXD 3', '7\nTXD 3']
Processing table 6
Text before table: 5 R 4 B BB 5 9 schematics 4 TTT 321 III NNN T1 3O OU UT T CX TD S 111 234 10 1 8 RS232/IrDA_TX T 2 O U T PA9 T 3 1 T 7 9 100nF RD XS DR C01 203 7n4 2 CCC 21 -- VDC - 2 3226 C1 23 56 10 00 0n nFF 6 1 F C 21 ++ V + C 1 1 75 GV NC 22 48 C 1 2 100nF DB9-male USART1 C135 CN7 U5 Electrical +3V3 58/79 Figure 34. STM32756G-EVAL RS232 and IrDA
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 7
Text before table: 6 R1 47 C h o d e(VCC2) +3V3 R2 5.1 Rx xD D 4 T 3 SD 5 U1 RS232 ST3241EBPR nEN nSHDN JP7 23 22 +3V3 RRRRRRR 5432121 OOOOOOO UUUUUUU TTTTTTT R1 5I IN N 31 1111122 5678901 8 RS232/IrDA_RX Boo oo tt ll oo aa dd ee rr __ RB EO SO ET T0 R 4 I N PA10 7 2 R 3 I N 6 R 2 I N 5 R 4 B BB 5 9 schematics 4 TTT 321 III NNN T1 3O OU UT T CX TD S 111 234 10 1 8 RS232/IrDA_TX T 2 O U T PA9 T 3 1 T 7 9 100nF RD XS DR C01 203 7n4 2 CCC 21 -- VDC - 2 3226 C1 23 56 10 00 0n nFF 6 1 F C 21 ++ V + C 1 1 75 GV NC 22 48 C 1 2 100nF DB9-male USART1 C135 CN7 U5 Electrical +3V3 58/79 Figure 34. STM32756G-EVAL RS232 and IrDA
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '7']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '7']
Connector mapping: {}
Processing row: ['C4\n4.7uF', '7']
Processing page 59
Processing table 1
Text before table: 
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['Figure 35. STM32756G-EVAL CAN and QSPI\nCAN\n+3V3\n+3V3 R163 R168\nC166 10K 0 CN22\n1 3 Default setting: 1<->2 DB9-male CAN connector\n2 Default setting: Open 100nF JP11 1\nU20 6\nC CA AN N1 1_ _T RX X 1 2 3 4 D G V RCN CD C CA A VN NR reH LS f 78 56 RJ 1P 61 42 PA12 2 7 3 PA11 8 4 1 2\nSN65HVD230 120 9\n5 D14\nR170 R174 ESDCAN24-2BLY\n[N/A] 0 3 Optional\n+3V3', 'CAN\n+3V3\n+3V3 R163 R168\nC166 10K 0 CN22\n1 3 Default setting: 1<->2 DB9-male CAN connector\n2 Default setting: Open 100nF JP11 1\nU20 6\nC CA AN N1 1_ _T RX X 1 2 3 4 D G V RCN CD C CA A VN NR reH LS f 78 56 RJ 1P 61 42 PA12 2 7 3 PA11 8 4 1 2\nSN65HVD230 120 9\n5 D14\nR170 R174 ESDCAN24-2BLY\n[N/A] 0 3 Optional\n+3V3', None, None, None, None]
Detected connector: CN22 at position 0
Detected connector: CN22 at position 1
Processing row: ['', 'Quad SPI Flash\nU3\nQSPI_BK1_IO3 PF6 R237 33 1 HOLD#/DQ3 CLK 16 PB2 QSPI_CLK\n+3V3 2 VCC DQ0 15 R238 33 PF8 QSPI_BK1_IO0\nC 101 00 n7 F 3 NC NC 14\n+3V3 4 NC NC 13\nR226 5 NC NC 12\n10K 6 NC NC 11\nQSPI_BK1_NCS PB6 7 CS# Vss 10\nQSPI_BK1_IO1 PF9 R227 33 8 DQ1 W#/Vpp/DQ2 9 R228 33 PF7 QSPI_BK1_IO2\nMT25QL512ABA8ESF-0SITMICRON\nN25Q512A13GSF40E MICRON\nTitle:CAN & QSPI\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:11of17', None, None, None, None]
Processing row: ['', 'Quad SPI Flash\nU3\nQSPI_BK1_IO3 PF6 R237 33 1 HOLD#/DQ3 CLK 16 PB2 QSPI_CLK\n+3V3 2 VCC DQ0 15 R238 33 PF8 QSPI_BK1_IO0\nC 101 00 n7 F 3 NC NC 14\n+3V3 4 NC NC 13\nR226 5 NC NC 12\n10K 6 NC NC 11\nQSPI_BK1_NCS PB6 7 CS# Vss 10\nQSPI_BK1_IO1 PF9 R227 33 8 DQ1 W#/Vpp/DQ2 9 R228 33 PF7 QSPI_BK1_IO2\nMT25QL512ABA8ESF-0SITMICRON\nN25Q512A13GSF40E MICRON\nTitle:CAN & QSPI\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:11of17', 'Title:CAN & QSPI', None, None, '']
Processing row: ['', 'Quad SPI Flash\nU3\nQSPI_BK1_IO3 PF6 R237 33 1 HOLD#/DQ3 CLK 16 PB2 QSPI_CLK\n+3V3 2 VCC DQ0 15 R238 33 PF8 QSPI_BK1_IO0\nC 101 00 n7 F 3 NC NC 14\n+3V3 4 NC NC 13\nR226 5 NC NC 12\n10K 6 NC NC 11\nQSPI_BK1_NCS PB6 7 CS# Vss 10\nQSPI_BK1_IO1 PF9 R227 33 8 DQ1 W#/Vpp/DQ2 9 R228 33 PF7 QSPI_BK1_IO2\nMT25QL512ABA8ESF-0SITMICRON\nN25Q512A13GSF40E MICRON\nTitle:CAN & QSPI\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:11of17', 'Project:STM327x6G-EVAL', None, None, '']
Processing row: ['', 'Quad SPI Flash\nU3\nQSPI_BK1_IO3 PF6 R237 33 1 HOLD#/DQ3 CLK 16 PB2 QSPI_CLK\n+3V3 2 VCC DQ0 15 R238 33 PF8 QSPI_BK1_IO0\nC 101 00 n7 F 3 NC NC 14\n+3V3 4 NC NC 13\nR226 5 NC NC 12\n10K 6 NC NC 11\nQSPI_BK1_NCS PB6 7 CS# Vss 10\nQSPI_BK1_IO1 PF9 R227 33 8 DQ1 W#/Vpp/DQ2 9 R228 33 PF7 QSPI_BK1_IO2\nMT25QL512ABA8ESF-0SITMICRON\nN25Q512A13GSF40E MICRON\nTitle:CAN & QSPI\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:11of17', 'Size:A4', 'Reference:MB1167', 'Revision:B.1', '']
Processing row: ['', 'Quad SPI Flash\nU3\nQSPI_BK1_IO3 PF6 R237 33 1 HOLD#/DQ3 CLK 16 PB2 QSPI_CLK\n+3V3 2 VCC DQ0 15 R238 33 PF8 QSPI_BK1_IO0\nC 101 00 n7 F 3 NC NC 14\n+3V3 4 NC NC 13\nR226 5 NC NC 12\n10K 6 NC NC 11\nQSPI_BK1_NCS PB6 7 CS# Vss 10\nQSPI_BK1_IO1 PF9 R227 33 8 DQ1 W#/Vpp/DQ2 9 R228 33 PF7 QSPI_BK1_IO2\nMT25QL512ABA8ESF-0SITMICRON\nN25Q512A13GSF40E MICRON\nTitle:CAN & QSPI\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:11of17', 'Date:1/22/2015', 'Reference:MB1167', 'Sheet:11of17', '']
Processing page 60
Processing table 1
Text before table: 
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['Figure 36. STM32\nWakeup Button\n+3V3\nR218\n100\n4 1\nB2\nC100 WKUP/TAMPER\n[N/A]\n3 2\nR216 PC13 TAMPER_WKUP_KEY\n330\nR217\n220K', '', 'Wakeup Button\n+3V3\nR218\n100\n4 1\nB2\nC100 WKUP/TAMPER\n[N/A]\n3 2\nR216 PC13 TAMPER_WKUP_KEY\n330\nR217\n220K', 'Potentiometer\ntwo pin header for external analog input +3V3\nCN3\n1\nPotentiometer PF10 R 030 R290 R28 47 R27 0 2 C 109 00 nF\n3386P-103(10K) RV1\n3 C24\n[N/A]\nClose to MCU on PCB', None, None, None, None, '']
Detected connector: CN3 at position 3
Processing row: ['', '', 'MICRO SD +3V3\n(TF) Card\nR162 R158 R157 R161 R160\n47K 47K 47K 47K 47K\n+3V3\nuu uuSS SSDD DD__ __DD DD01 PP CCC 189\n23 PP PCC 11 01\nuSD_CLK uSD_CMD 2 PD2\n1 2 3 4 5 6 7 8 CN16\nPJS008-2000\nSMS064FF or SMS128FF\n2 1W WS +3V3\nS\n9 01 R155\n10K[N/A]\nMicroSDCard_Detect MFX_GPIO15 R154\n0\nTo MFX (input with pull up)', 'Joystick\nB3 +3V3\n5 7 8 C C CO O OM M MM M MO O ON N N G GN ND D 9 10 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01\n2 Selection\n112R 012R 212R 412R 312R\nTo MFX\nJ J J J JOO OO OYY YY Y__ __ _LS RD UE E IO PGL FW HTN T 3 1 4 6 D L R UE IW PGFO HTN T MFX_GPIO0 MFX_GPIO1 MFX_GPIO2 MFX_GPIO3 MFX_GPIO4\nEVQQ7 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01\n29C 19C 39C 59C 49C\nTitle:Peripherals\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:12of17', None, None, None, None, '']
Detected connector: CN16 at position 2
Processing row: ['', '', 'MICRO SD +3V3\n(TF) Card\nR162 R158 R157 R161 R160\n47K 47K 47K 47K 47K\n+3V3\nuu uuSS SSDD DD__ __DD DD01 PP CCC 189\n23 PP PCC 11 01\nuSD_CLK uSD_CMD 2 PD2\n1 2 3 4 5 6 7 8 CN16\nPJS008-2000\nSMS064FF or SMS128FF\n2 1W WS +3V3\nS\n9 01 R155\n10K[N/A]\nMicroSDCard_Detect MFX_GPIO15 R154\n0\nTo MFX (input with pull up)', 'Joystick\nB3 +3V3\n5 7 8 C C CO O OM M MM M MO O ON N N G GN ND D 9 10 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01\n2 Selection\n112R 012R 212R 412R 312R\nTo MFX\nJ J J J JOO OO OYY YY Y__ __ _LS RD UE E IO PGL FW HTN T 3 1 4 6 D L R UE IW PGFO HTN T MFX_GPIO0 MFX_GPIO1 MFX_GPIO2 MFX_GPIO3 MFX_GPIO4\nEVQQ7 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01\n29C 19C 39C 59C 49C\nTitle:Peripherals\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:12of17', 'Title:Peripherals', None, None, '', '']
Detected connector: CN16 at position 2
Processing row: ['', '', 'MICRO SD +3V3\n(TF) Card\nR162 R158 R157 R161 R160\n47K 47K 47K 47K 47K\n+3V3\nuu uuSS SSDD DD__ __DD DD01 PP CCC 189\n23 PP PCC 11 01\nuSD_CLK uSD_CMD 2 PD2\n1 2 3 4 5 6 7 8 CN16\nPJS008-2000\nSMS064FF or SMS128FF\n2 1W WS +3V3\nS\n9 01 R155\n10K[N/A]\nMicroSDCard_Detect MFX_GPIO15 R154\n0\nTo MFX (input with pull up)', 'Joystick\nB3 +3V3\n5 7 8 C C CO O OM M MM M MO O ON N N G GN ND D 9 10 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01\n2 Selection\n112R 012R 212R 412R 312R\nTo MFX\nJ J J J JOO OO OYY YY Y__ __ _LS RD UE E IO PGL FW HTN T 3 1 4 6 D L R UE IW PGFO HTN T MFX_GPIO0 MFX_GPIO1 MFX_GPIO2 MFX_GPIO3 MFX_GPIO4\nEVQQ7 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01\n29C 19C 39C 59C 49C\nTitle:Peripherals\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:12of17', 'Project:STM327x6G-EVAL', None, None, '', '']
Detected connector: CN16 at position 2
Processing row: ['', '', 'MICRO SD +3V3\n(TF) Card\nR162 R158 R157 R161 R160\n47K 47K 47K 47K 47K\n+3V3\nuu uuSS SSDD DD__ __DD DD01 PP CCC 189\n23 PP PCC 11 01\nuSD_CLK uSD_CMD 2 PD2\n1 2 3 4 5 6 7 8 CN16\nPJS008-2000\nSMS064FF or SMS128FF\n2 1W WS +3V3\nS\n9 01 R155\n10K[N/A]\nMicroSDCard_Detect MFX_GPIO15 R154\n0\nTo MFX (input with pull up)', 'Joystick\nB3 +3V3\n5 7 8 C C CO O OM M MM M MO O ON N N G GN ND D 9 10 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01\n2 Selection\n112R 012R 212R 412R 312R\nTo MFX\nJ J J J JOO OO OYY YY Y__ __ _LS RD UE E IO PGL FW HTN T 3 1 4 6 D L R UE IW PGFO HTN T MFX_GPIO0 MFX_GPIO1 MFX_GPIO2 MFX_GPIO3 MFX_GPIO4\nEVQQ7 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01\n29C 19C 39C 59C 49C\nTitle:Peripherals\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:12of17', 'Size:A4', 'Reference:MB1167', 'Revision:B.1', '', '']
Detected connector: CN16 at position 2
Processing row: ['', '', 'MICRO SD +3V3\n(TF) Card\nR162 R158 R157 R161 R160\n47K 47K 47K 47K 47K\n+3V3\nuu uuSS SSDD DD__ __DD DD01 PP CCC 189\n23 PP PCC 11 01\nuSD_CLK uSD_CMD 2 PD2\n1 2 3 4 5 6 7 8 CN16\nPJS008-2000\nSMS064FF or SMS128FF\n2 1W WS +3V3\nS\n9 01 R155\n10K[N/A]\nMicroSDCard_Detect MFX_GPIO15 R154\n0\nTo MFX (input with pull up)', 'Joystick\nB3 +3V3\n5 7 8 C C CO O OM M MM M MO O ON N N G GN ND D 9 10 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01\n2 Selection\n112R 012R 212R 412R 312R\nTo MFX\nJ J J J JOO OO OYY YY Y__ __ _LS RD UE E IO PGL FW HTN T 3 1 4 6 D L R UE IW PGFO HTN T MFX_GPIO0 MFX_GPIO1 MFX_GPIO2 MFX_GPIO3 MFX_GPIO4\nEVQQ7 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01\n29C 19C 39C 59C 49C\nTitle:Peripherals\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:12of17', 'Date:1/22/2015', 'Reference:MB1167', 'Sheet:12of17', '', '']
Detected connector: CN16 at position 2
Processing table 2
Text before table: 112R 012R 212R 412R 312R PD2 To MFX u PCC CCC 189 2 uuSS SSDD DD__ __DD DD01 23 PP 11 01 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01 uu Selection PP 2 CO OM MM MO ON N 8 C O M M O N GN ND D +3V3 7 10 C G 5 9 47K 47K 47K 47K 47K B3 +3V3 R162 R158 R157 R161 R160 (TF) Card Joystick MICRO SD +3V3 Close to MCU on PCB 220K schematics R217 330 TAMPER_WKUP_KEY PC13 [N/A] R216 C24 3 2 3 3386P-103(10K) RV1 030 R290 [N/A] 109 00 nF Potentiometer PF10 C100 R28 47 R27 0 2 C WKUP/TAMPER R B2 1 4 1 CN3 100 two pin header for external analog input Electrical +3V3 R218 +3V3 Wakeup Button Potentiometer 60/79 Figure 36. STM32756G-EVAL Peripherals
Found connector CN3 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [']A/N[Fn01', ']A/N[Fn01', ']A/N[Fn01', ']A/N[Fn01']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['10nF[N/A]', '10nF[N/A]', '10nF[N/A]', '10nF[N/A]']
Connector mapping: {}
Processing row: ['19C', '39C', '59C', '49C']
Processing page 61
Processing table 1
Text before table: 
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Figure 37. STM32756G-EVAL Motor control\n+3V3\nMotor control connector\nR13\n3K3 CN1\nM MCC __ CC uu rrM rr eeC nn tt_ BAEmergencySTO P PP C C1 2 PA6 R1 C [0 N1 /4 A]0R [N1 / R4 A 9] C 1 0n1 F6 MM MM M M M M M M MCCC C CC CCCCC ___ _ __ _____ WVU D PW EENVU F nnLL iTHH LH s C BAC s pip wa mtiveBrake P P P PP P P P PPA B B A AGC C C H7 0 1 0 1+6 7 8 61 51 V 11 21 1 1 2 2 3 32297 91 3 5 3 5 1 3711 3 5 7 9 E M M M M M M C CC N D + P P E EF F5 nnM UUU ITC CC C CC S V C C ccCRRRE - __ _ oo__ S U S PWU V P ddWV RRRR IB P eeY WH OEEEL LHG YL rrH A N WNNNE M BAP T CTTTN A EI VC RCBA S ESY BRS RET L AO A KP Y E HeatsB inU EkS nT V cVe omO d dd eL p _ reT Mr IG G G G G G G G G G G G GA a nitN N N N N N N N N N N N N dG u c errD D D D D D D D D D D D DE xoe 1 22 4 6 8 1 1 1 1 2 2 2 3 32 34 60 2 6 8 0 2 4 0 28 4 +3V3 R 0 R 01 71 P PC C4 5 MM CC __ HBu easV tsio nl ktage C15 R12 100nF 100K PA11 C11 C13 100nF [N/A]\nMC_connector\nMC_CurrentC PC3 R8 0 PA2 MC_EnIndex\nC9 C12\n[N/A] [N/A]\nSB2\nC6\nMC_PFCsync2 PA12 nepO [N/A]\nMC_PFCsync1 PA8 SB1 Open C10 C17 C8\nC18 C7 [N/A] 10nF [N/A]\n[N/A] [N/A]\nTitle:Motor Control\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:13of17', None, None, None, None, None]
Processing page 62
Processing table 1
Text before table: 
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Figure 38. STM32756G-EVAL Extension connector\nPlace close Memory\nCN10\nRESET# PH0S O RB 2p 2e2 D4n7 5V820 P PP P PP PP PPPP PPPPPP PP PB BC C CC JJ JFFF GGHAAA BB 83 7816 11120 2 34 676402 00 340 C F1N T1 3 5 7 9 1 1 1 1 1 2 2 2 2 2 3 3 3 3 01 3 5 7 9 1 3 5 7 9 1 3 5 7 R5 -1-1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 30 2 4 6 8 0 2 4 6 8 0 2 4 6 8 02 4 6 8 *L 03e 0ft SP PPP PPP PPP P PPP PP PP PP P aB BBC JJJ JFF H HII AA AA AB B m11 124 697 1 11 01 55 4 756 71 3 41 t1 5 ec)S O +B p 5e2 Vn8 PH1 PC15 O DSB p 5e V2 n6 PP PPPP PPP P PP PP PP PP PPP DB CCJJ KKK D DG GG GI II ABG1 81 11 118 87 046 1 11 1 23 6995 2 12 014 12 3 C F1N T1 3 5 7 9 1 1 1 1 1 2 2 2 2 2 3 3 3 3 01 3 5 7 9 1 3 5 7 9 1 3 5 7 R6 -1-1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 30 2 4 6 8 0 2 4 6 8 0 2 4 6 8 02 4 6 8 *R 03i -g 0h 3t SP P PPPPP P P P P PPPPP P PP PP aA AA ABB B CCCCC J J J K KKKKI m1 1 1 1 11 69 4 6791 2357 1 11 83 4 5 3 t23 5 34 ec)OS +B p 5Be V2 Un5 S_FS1PC14 MMS CCD __N D DDD D DAA AA A A _DD DDE AAAAA 1 311 1 111 11 1 1 BB0 9 102 3 4 07 94 34567 51 26 7 8 P PP P P P PPPP P P PPPPP PPPPP P PP PPP PPPD DD D D D GEEE E E EEEEE FFFFF G GG GHH 14534511 11 1 1 013467 1 1 1 1 111 8 91 253 023 50 2 3 1 2 3 4 051 PlacP CF e1 NT1 3 5 7 9 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 20 1 3 5 7 9 1 3 5 7 9 1 3 5 7 9 7R 13 19 - l1- o1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 22 20 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 82 4 6 8 8* s02 - e0 0M 3 M-G L-F eD-0 m-8 L9 C o- 1 r(A S PPPP P PPP P P PPPP PPP P PPP P P PPPP a DDDD DEE E E FFFF FFG G GHH H H IIGH Dm 670121 11 119 8 251 11 1 4570 4 898 235 6t4 51 41 0 50 2 ecS )S D SD D DD D DD DA A AAA FN D FFDDD D AAAA AN 1 11 2 31 11 1 221 MR MC M156 8 6 78 0 051 4 3 310 01298W CA L CCKS KE\nP P B J J19 1 2 3 4 4 4 9 1 3 5 4 4 4 4 0 2 4 6 P P C J 5 P P B A 3 1 1 3 4 4 4 9 1 3 5 4 4 4 4 0 2 4 6 PP A A 1 1 2 0 c y\n4 4 5 5 5 7 9 1 3 5 4 5 5 5 5 8 0 2 4 6 P J 0 + 3 V 3 P C 4 4 5 5 5 7 9 1 3 5 4 5 5 5 5 8 0 2 4 6 + V 3 V 3 AAA 122 902 1 3 5 7 2 4 6 PP P EE H S D C __E NF NN0 M OEC EE1_NWAIT\n5 7 5 8 5 7 5 8 9 1 0\n5 9 6 5 9 6 1 1 1 2\nP 39 2 -0 M 3-G L-F D-0 -8 L9 C- 1 (A P 39 2 0 M -G L-F D-0 -8 L9 C- 1 (A FF FMM S MCC D C__ NNN C NBB A ELL LLS23 III 1 1 1 1 3 5 7 9 1 1 1 2 4 6 8 0 P I 9 DD 22 89\nFF NN 01 3 2 2 2 1 3 5 2 2 2 2 4 6 _ W\nDDDDD 2222 14562 P PPPPD HIII 012 10 2 3 3 3 39 1 3 5 3 3 3 3 40 2 4 6 P PPPD HHI3 111 45 +DDD 3D 222 V3 237\nPA[0..15]PA[0..15] PG[0..15]PG[0..15] 3 3 7 9 3 8 0 3\nPB[0..15]PB[0..15] PH[0..15]PH[0..15] P F1 T0 R39 -1-2 2* 02 -0 0M 3-G L-F D-0 -8 L9 C- 1 (A\nSamtec)\nPC[0..15]PC[0..15] PI[0..15] PI[0..15]\nPD[0..15]PD[0..15] PJ[0..15] PJ[0..15]\nPE[0..15] PE[0..15] PK[0..7] PK[0..7]\nPF[0..15] PF[0..15]\nTitle:Extension Connectors\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:14of17', None, None, None, None, None]
Processing table 2
Text before table: D P G 5 6 3 4 Electrical CN10 Place close Memory 62/79 Figure 38. STM32756G-EVAL Extension connector
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 3
Text before table: D P G 5 6 3 4 Electrical CN10 Place close Memory 62/79 Figure 38. STM32756G-EVAL Extension connector
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 4
Text before table: 4 D 1 9 P G 4 PP AB 3 69 1 5 1 6 1 5 1 6 2 5 2 6 51 DD 11 78 schematics 1 3 1 4 1 3 1 4 2 3 2 4 A 1 7 P H P D 1 2 1 1 2 1 1 2 2 1 2 2 D 1 6 1 1 9 9 1 9 2 0 PP II 81 119 41 P E 1 3 7 8 7 8 1 7 1 8 AN PPP FFG 11 51 11 50 2 O p RESET# 5 6 5 6 1 5 1 6 DDE 94 D 8 PH1 RB 2p 2e2 P E 1 2 P E O p n6 p 3 4 3 4 1 3 1 4 PH0S P E 8 PC15 1 1 1 2 O 9 C C 7 8 D P G 5 6 3 4 Electrical CN10 Place close Memory 62/79 Figure 38. STM32756G-EVAL Extension connector
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 5
Text before table: 4 D 1 9 P G 4 PP AB 3 69 1 5 1 6 1 5 1 6 2 5 2 6 51 DD 11 78 schematics 1 3 1 4 1 3 1 4 2 3 2 4 A 1 7 P H P D 1 2 1 1 2 1 1 2 2 1 2 2 D 1 6 1 1 9 9 1 9 2 0 PP II 81 119 41 P E 1 3 7 8 7 8 1 7 1 8 AN PPP FFG 11 51 11 50 2 O p RESET# 5 6 5 6 1 5 1 6 DDE 94 D 8 PH1 RB 2p 2e2 P E 1 2 P E O p n6 p 3 4 3 4 1 3 1 4 PH0S P E 8 PC15 1 1 1 2 O 9 C C 7 8 D P G 5 6 3 4 Electrical CN10 Place close Memory 62/79 Figure 38. STM32756G-EVAL Extension connector
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 6
Text before table: 4 D 1 9 P G 4 PP AB 3 69 1 5 1 6 1 5 1 6 2 5 2 6 51 DD 11 78 schematics 1 3 1 4 1 3 1 4 2 3 2 4 A 1 7 P H P D 1 2 1 1 2 1 1 2 2 1 2 2 D 1 6 1 1 9 9 1 9 2 0 PP II 81 119 41 P E 1 3 7 8 7 8 1 7 1 8 AN PPP FFG 11 51 11 50 2 O p RESET# 5 6 5 6 1 5 1 6 DDE 94 D 8 PH1 RB 2p 2e2 P E 1 2 P E O p n6 p 3 4 3 4 1 3 1 4 PH0S P E 8 PC15 1 1 1 2 O 9 C C 7 8 D P G 5 6 3 4 Electrical CN10 Place close Memory 62/79 Figure 38. STM32756G-EVAL Extension connector
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 7
Text before table: 4 D 1 9 P G 4 PP AB 3 69 1 5 1 6 1 5 1 6 2 5 2 6 51 DD 11 78 schematics 1 3 1 4 1 3 1 4 2 3 2 4 A 1 7 P H P D 1 2 1 1 2 1 1 2 2 1 2 2 D 1 6 1 1 9 9 1 9 2 0 PP II 81 119 41 P E 1 3 7 8 7 8 1 7 1 8 AN PPP FFG 11 51 11 50 2 O p RESET# 5 6 5 6 1 5 1 6 DDE 94 D 8 PH1 RB 2p 2e2 P E 1 2 P E O p n6 p 3 4 3 4 1 3 1 4 PH0S P E 8 PC15 1 1 1 2 O 9 C C 7 8 D P G 5 6 3 4 Electrical CN10 Place close Memory 62/79 Figure 38. STM32756G-EVAL Extension connector
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 8
Text before table: DAA 111 4 P H 4 11 P DEE 11 50 PP CC 34 PP DD 91 2 5 2 6 2 5 2 6 3 5 3 6 D 1 3 DA 11 PP GI 1 3 P J 1 3 P 8 0 2 3 2 4 2 3 2 4 3 3 3 4 AA 11 26 A 1 3 PP GG 253 P D PP AA P B 4 P C 2 2 1 2 2 2 1 2 2 3 1 3 2 A 1 8 D 2 0 P H 1 2 PP AA 71 P J 1 5 P D 1 3 1 9 2 0 1 9 2 0 2 9 3 0 P J 1 4 1 7 1 8 1 7 1 8 2 7 2 8 4 D 1 9 P G 4 PP AB 3 69 1 5 1 6 1 5 1 6 2 5 2 6 51 DD 11 78 schematics 1 3 1 4 1 3 1 4 2 3 2 4 A 1 7 P H P D 1 2 1 1 2 1 1 2 2 1 2 2 D 1 6 1 1 9 9 1 9 2 0 PP II 81 119 41 P E 1 3 7 8 7 8 1 7 1 8 AN PPP FFG 11 51 11 50 2 O p RESET# 5 6 5 6 1 5 1 6 DDE 94 D 8 PH1 RB 2p 2e2 P E 1 2 P E O p n6 p 3 4 3 4 1 3 1 4 PH0S P E 8 PC15 1 1 1 2 O 9 C C 7 8 D P G 5 6 3 4 Electrical CN10 Place close Memory 62/79 Figure 38. STM32756G-EVAL Extension connector
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 9
Text before table: DAA 111 4 P H 4 11 P DEE 11 50 PP CC 34 PP DD 91 2 5 2 6 2 5 2 6 3 5 3 6 D 1 3 DA 11 PP GI 1 3 P J 1 3 P 8 0 2 3 2 4 2 3 2 4 3 3 3 4 AA 11 26 A 1 3 PP GG 253 P D PP AA P B 4 P C 2 2 1 2 2 2 1 2 2 3 1 3 2 A 1 8 D 2 0 P H 1 2 PP AA 71 P J 1 5 P D 1 3 1 9 2 0 1 9 2 0 2 9 3 0 P J 1 4 1 7 1 8 1 7 1 8 2 7 2 8 4 D 1 9 P G 4 PP AB 3 69 1 5 1 6 1 5 1 6 2 5 2 6 51 DD 11 78 schematics 1 3 1 4 1 3 1 4 2 3 2 4 A 1 7 P H P D 1 2 1 1 2 1 1 2 2 1 2 2 D 1 6 1 1 9 9 1 9 2 0 PP II 81 119 41 P E 1 3 7 8 7 8 1 7 1 8 AN PPP FFG 11 51 11 50 2 O p RESET# 5 6 5 6 1 5 1 6 DDE 94 D 8 PH1 RB 2p 2e2 P E 1 2 P E O p n6 p 3 4 3 4 1 3 1 4 PH0S P E 8 PC15 1 1 1 2 O 9 C C 7 8 D P G 5 6 3 4 Electrical CN10 Place close Memory 62/79 Figure 38. STM32756G-EVAL Extension connector
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 10
Text before table: PPP KKK 046 PPPPP KKKKI 2357 P B 11 5 3 5 3 6 3 5 3 6 - 20 - 0M 3 L-F L9 C S a ecS )S 1 PP BB 11 12 3 3 3 4 3 3 3 4 PP GG 11 12 P K 1 3 1 3 2 3 1 3 2 41 P 1 5 2 9 3 0 2 9 3 0 3 9 4 0 07 SD D L KE PPP GHH 898 1 P P D 1 4 2 7 2 8 2 7 2 8 3 7 3 8 DAA 111 4 P H 4 11 P DEE 11 50 PP CC 34 PP DD 91 2 5 2 6 2 5 2 6 3 5 3 6 D 1 3 DA 11 PP GI 1 3 P J 1 3 P 8 0 2 3 2 4 2 3 2 4 3 3 3 4 AA 11 26 A 1 3 PP GG 253 P D PP AA P B 4 P C 2 2 1 2 2 2 1 2 2 3 1 3 2 A 1 8 D 2 0 P H 1 2 PP AA 71 P J 1 5 P D 1 3 1 9 2 0 1 9 2 0 2 9 3 0 P J 1 4 1 7 1 8 1 7 1 8 2 7 2 8 4 D 1 9 P G 4 PP AB 3 69 1 5 1 6 1 5 1 6 2 5 2 6 51 DD 11 78 schematics 1 3 1 4 1 3 1 4 2 3 2 4 A 1 7 P H P D 1 2 1 1 2 1 1 2 2 1 2 2 D 1 6 1 1 9 9 1 9 2 0 PP II 81 119 41 P E 1 3 7 8 7 8 1 7 1 8 AN PPP FFG 11 51 11 50 2 O p RESET# 5 6 5 6 1 5 1 6 DDE 94 D 8 PH1 RB 2p 2e2 P E 1 2 P E O p n6 p 3 4 3 4 1 3 1 4 PH0S P E 8 PC15 1 1 1 2 O 9 C C 7 8 D P G 5 6 3 4 Electrical CN10 Place close Memory 62/79 Figure 38. STM32756G-EVAL Extension connector
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 11
Text before table: PPP KKK 046 PPPPP KKKKI 2357 P B 11 5 3 5 3 6 3 5 3 6 - 20 - 0M 3 L-F L9 C S a ecS )S 1 PP BB 11 12 3 3 3 4 3 3 3 4 PP GG 11 12 P K 1 3 1 3 2 3 1 3 2 41 P 1 5 2 9 3 0 2 9 3 0 3 9 4 0 07 SD D L KE PPP GHH 898 1 P P D 1 4 2 7 2 8 2 7 2 8 3 7 3 8 DAA 111 4 P H 4 11 P DEE 11 50 PP CC 34 PP DD 91 2 5 2 6 2 5 2 6 3 5 3 6 D 1 3 DA 11 PP GI 1 3 P J 1 3 P 8 0 2 3 2 4 2 3 2 4 3 3 3 4 AA 11 26 A 1 3 PP GG 253 P D PP AA P B 4 P C 2 2 1 2 2 2 1 2 2 3 1 3 2 A 1 8 D 2 0 P H 1 2 PP AA 71 P J 1 5 P D 1 3 1 9 2 0 1 9 2 0 2 9 3 0 P J 1 4 1 7 1 8 1 7 1 8 2 7 2 8 4 D 1 9 P G 4 PP AB 3 69 1 5 1 6 1 5 1 6 2 5 2 6 51 DD 11 78 schematics 1 3 1 4 1 3 1 4 2 3 2 4 A 1 7 P H P D 1 2 1 1 2 1 1 2 2 1 2 2 D 1 6 1 1 9 9 1 9 2 0 PP II 81 119 41 P E 1 3 7 8 7 8 1 7 1 8 AN PPP FFG 11 51 11 50 2 O p RESET# 5 6 5 6 1 5 1 6 DDE 94 D 8 PH1 RB 2p 2e2 P E 1 2 P E O p n6 p 3 4 3 4 1 3 1 4 PH0S P E 8 PC15 1 1 1 2 O 9 C C 7 8 D P G 5 6 3 4 Electrical CN10 Place close Memory 62/79 Figure 38. STM32756G-EVAL Extension connector
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 12
Text before table: FFDDD MC CCKS __E NN0 OEC EE1_NWAIT FMM MCC C__ _DD NBB ELL 3 PPPP GEEE 111 051 PPPP DDDD 4570 2 5 2 6 FF MMS CCD __N NN BB0 LLS23 01 FN MR CA _ NF W 013467 DocID027919 2 3 2 4 M156 PPPPP EEEEE 2 1 2 2 DDD 311 102 DD 22 89 PPPP IIGH 670121 PPPD III 14534511 023 1 9 2 0 DD 31 051 S D NNN C A P I 9 PPP GHH 1 7 1 8 FF F1N T1 R5 -1-1 30 03e -0 0ft 3-G L-F D-0 -8 L9 C- (A SP aB m11 t1 ec)S F1N T1 R6 -1-1 30 03i -g 0h 3t -G L-F D-0 -8 L9 C- (A SP aA m1 t23 ec)OS 1 5 1 6 AAA 221 310 PP EE 251 P 01 39 2 *L M 1 P 01 39 2 *R 0 M 1 1 3 1 4 AAA 122 902 AAAA 01298W PPPP FFFF 5 9 6 02 +B 5e2 Vn8 5 9 6 02 +B 5Be V2 1 1 1 2 5 7 5 8 5 7 5 8 9 1 0 PPP JJJ 124 PP DB 23 PP JJ 83 PPPPP CCCCC 6791 5 5 5 6 5 5 5 6 7 8* PPPP CCJJ 118 014 PB J19 00 5 3 5 4 5 3 5 4 V Un5 S_FS1PC14 5 6 M PPP Dm 6t4 AAAAA 34567 PPPPP FFFFF PPPP JFFF 7816 P J 0 5 1 5 2 5 1 5 2 3 4 PPPPPP GGHAAA 676402 P C 87 PPP BBC 01 PP ABB 83 D4n7 5V820 4 9 5 0 DSB 5e V2 4 9 5 0 1 2 S D C P H 235 4 7 4 8 + 3 V 3 4 7 4 8 + 3 V 3 PP DG 6995 CF NT1 13 19 4 5 4 6 4 5 4 6 P J P C 55 P B 3 PlacP e1 c l1- o1 s02 e0 M-G eD-0 m-8 o- r(A y 4 3 4 4 4 3 4 4 PPP JFF 697 PP BC 11120 340 PPP ABG1 PP A 1 0 4 1 4 2 4 1 4 2 P J 5 P B 1 2 P A 1 1 A 1 2 3 9 4 0 3 9 4 0 PPP HII 756 PP AA 11 34 3 7 3 8 3 7 3 8 PPP KKK 046 PPPPP KKKKI 2357 P B 11 5 3 5 3 6 3 5 3 6 - 20 - 0M 3 L-F L9 C S a ecS )S 1 PP BB 11 12 3 3 3 4 3 3 3 4 PP GG 11 12 P K 1 3 1 3 2 3 1 3 2 41 P 1 5 2 9 3 0 2 9 3 0 3 9 4 0 07 SD D L KE PPP GHH 898 1 P P D 1 4 2 7 2 8 2 7 2 8 3 7 3 8 DAA 111 4 P H 4 11 P DEE 11 50 PP CC 34 PP DD 91 2 5 2 6 2 5 2 6 3 5 3 6 D 1 3 DA 11 PP GI 1 3 P J 1 3 P 8 0 2 3 2 4 2 3 2 4 3 3 3 4 AA 11 26 A 1 3 PP GG 253 P D PP AA P B 4 P C 2 2 1 2 2 2 1 2 2 3 1 3 2 A 1 8 D 2 0 P H 1 2 PP AA 71 P J 1 5 P D 1 3 1 9 2 0 1 9 2 0 2 9 3 0 P J 1 4 1 7 1 8 1 7 1 8 2 7 2 8 4 D 1 9 P G 4 PP AB 3 69 1 5 1 6 1 5 1 6 2 5 2 6 51 DD 11 78 schematics 1 3 1 4 1 3 1 4 2 3 2 4 A 1 7 P H P D 1 2 1 1 2 1 1 2 2 1 2 2 D 1 6 1 1 9 9 1 9 2 0 PP II 81 119 41 P E 1 3 7 8 7 8 1 7 1 8 AN PPP FFG 11 51 11 50 2 O p RESET# 5 6 5 6 1 5 1 6 DDE 94 D 8 PH1 RB 2p 2e2 P E 1 2 P E O p n6 p 3 4 3 4 1 3 1 4 PH0S P E 8 PC15 1 1 1 2 O 9 C C 7 8 D P G 5 6 3 4 Electrical CN10 Place close Memory 62/79 Figure 38. STM32756G-EVAL Extension connector
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 13
Text before table: FFDDD MC CCKS __E NN0 OEC EE1_NWAIT FMM MCC C__ _DD NBB ELL 3 PPPP GEEE 111 051 PPPP DDDD 4570 2 5 2 6 FF MMS CCD __N NN BB0 LLS23 01 FN MR CA _ NF W 013467 DocID027919 2 3 2 4 M156 PPPPP EEEEE 2 1 2 2 DDD 311 102 DD 22 89 PPPP IIGH 670121 PPPD III 14534511 023 1 9 2 0 DD 31 051 S D NNN C A P I 9 PPP GHH 1 7 1 8 FF F1N T1 R5 -1-1 30 03e -0 0ft 3-G L-F D-0 -8 L9 C- (A SP aB m11 t1 ec)S F1N T1 R6 -1-1 30 03i -g 0h 3t -G L-F D-0 -8 L9 C- (A SP aA m1 t23 ec)OS 1 5 1 6 AAA 221 310 PP EE 251 P 01 39 2 *L M 1 P 01 39 2 *R 0 M 1 1 3 1 4 AAA 122 902 AAAA 01298W PPPP FFFF 5 9 6 02 +B 5e2 Vn8 5 9 6 02 +B 5Be V2 1 1 1 2 5 7 5 8 5 7 5 8 9 1 0 PPP JJJ 124 PP DB 23 PP JJ 83 PPPPP CCCCC 6791 5 5 5 6 5 5 5 6 7 8* PPPP CCJJ 118 014 PB J19 00 5 3 5 4 5 3 5 4 V Un5 S_FS1PC14 5 6 M PPP Dm 6t4 AAAAA 34567 PPPPP FFFFF PPPP JFFF 7816 P J 0 5 1 5 2 5 1 5 2 3 4 PPPPPP GGHAAA 676402 P C 87 PPP BBC 01 PP ABB 83 D4n7 5V820 4 9 5 0 DSB 5e V2 4 9 5 0 1 2 S D C P H 235 4 7 4 8 + 3 V 3 4 7 4 8 + 3 V 3 PP DG 6995 CF NT1 13 19 4 5 4 6 4 5 4 6 P J P C 55 P B 3 PlacP e1 c l1- o1 s02 e0 M-G eD-0 m-8 o- r(A y 4 3 4 4 4 3 4 4 PPP JFF 697 PP BC 11120 340 PPP ABG1 PP A 1 0 4 1 4 2 4 1 4 2 P J 5 P B 1 2 P A 1 1 A 1 2 3 9 4 0 3 9 4 0 PPP HII 756 PP AA 11 34 3 7 3 8 3 7 3 8 PPP KKK 046 PPPPP KKKKI 2357 P B 11 5 3 5 3 6 3 5 3 6 - 20 - 0M 3 L-F L9 C S a ecS )S 1 PP BB 11 12 3 3 3 4 3 3 3 4 PP GG 11 12 P K 1 3 1 3 2 3 1 3 2 41 P 1 5 2 9 3 0 2 9 3 0 3 9 4 0 07 SD D L KE PPP GHH 898 1 P P D 1 4 2 7 2 8 2 7 2 8 3 7 3 8 DAA 111 4 P H 4 11 P DEE 11 50 PP CC 34 PP DD 91 2 5 2 6 2 5 2 6 3 5 3 6 D 1 3 DA 11 PP GI 1 3 P J 1 3 P 8 0 2 3 2 4 2 3 2 4 3 3 3 4 AA 11 26 A 1 3 PP GG 253 P D PP AA P B 4 P C 2 2 1 2 2 2 1 2 2 3 1 3 2 A 1 8 D 2 0 P H 1 2 PP AA 71 P J 1 5 P D 1 3 1 9 2 0 1 9 2 0 2 9 3 0 P J 1 4 1 7 1 8 1 7 1 8 2 7 2 8 4 D 1 9 P G 4 PP AB 3 69 1 5 1 6 1 5 1 6 2 5 2 6 51 DD 11 78 schematics 1 3 1 4 1 3 1 4 2 3 2 4 A 1 7 P H P D 1 2 1 1 2 1 1 2 2 1 2 2 D 1 6 1 1 9 9 1 9 2 0 PP II 81 119 41 P E 1 3 7 8 7 8 1 7 1 8 AN PPP FFG 11 51 11 50 2 O p RESET# 5 6 5 6 1 5 1 6 DDE 94 D 8 PH1 RB 2p 2e2 P E 1 2 P E O p n6 p 3 4 3 4 1 3 1 4 PH0S P E 8 PC15 1 1 1 2 O 9 C C 7 8 D P G 5 6 3 4 Electrical CN10 Place close Memory 62/79 Figure 38. STM32756G-EVAL Extension connector
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing page 63
Processing table 1
Text before table: Figure 39. STM32756G-EVAL ST-LINK/V2-1
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['VBUS_HS D8\nPWR +3V3_ST_LINK BAT60JFILM D15\nVBUS_FS1 D9 R209 R208 +5V\n2K7 4K7\nU16LD3985M33R +3V3_ST_LINK BAT60JFILM BAT60JFILM\nD5V nMUNER_BSU +3V3_ST_LINK TXE_RWP 1 5 D11 C50 C53 1uF_X5R_0603 1uF_X5R_0603 BAT60JFILM D7 C49 10nF_X7R_0603 2 3 GND 4 Vin Vout E5V INH BYPASS C52 C51 100nF 100nF C167 C169 C174 C172 100nF 100nF 100nF 100nF VBUS_FS2 KLCWS_KCTJ_MTS D10 BAT60JFILM +3V3_ST_LINK R173 100K JP15\nBAT60JFILM\nBoard Ident: PC13=0 73 80 9 34 3 14 24 34 44 54 64 74 84 U21 D12 STM32F103CBT6 BAT60JFILM VUSB_ST_LINK\nX6 1 2 8MHz(12pF) STM_RST T_JTCK OSC_IN OSC_OUT T_JTMS LED_STLINK MCO SB64 AIN_1 T_SWDIO_IN nepO C81 C80 20pF 20pFR185 R184 [N/A] 10K R297 100K T_SWO C175 R186 4K7 100nF R187 4K7 +3V3_ST_LINK +3V3_ST_LINK +3V3_ST_LINK 1 VBAT 2 3 P PC C1 13 4 PA12 33 4 5 P OC S1 C5 IN JTMS/SWDIO 34 VSS_2 35 6 7 O NRSC STOUT 1TOOB/2BP VDD_2 36 8 9 V VS DS DA A 10 PA0 KLCWS/KCTJ 11 PA1 12 PA2 IT O DS D TR T JT /J 5/N 3 1J B A/4 P PBP PB12 25 5BP PB13 26 6BP PB14 27 7BP PB15 28 0TOOB PA8 29 8BP PA9 30 9BP PA10 31 3_SSV PA11 32 3_DDV PWR_ENn +3V3 STM_JTMS_SWDIO C59 SWIM_PU_CTRL STL_USB_DP 4.7uF STL_USB_DM VUSB_ST_LINK U5V_ST_LINK SB19 Open C55 U17 100nF 1 2 I IN N O OU UT T 6 7 R200 1K 1 2 RedLD11 8 FAULT SET 5 R156 100K R152 R151 R159 3 ON GND 4 2K2 5K6 10K ST890CDR\nXT_KNILTS 7AP 0BP 1BP 01BP 11BP 3 4 5 6A A A AP P P P 11 __ DS DSV V Power Switch to supply +5V from STLINK USB R153 R150 0 [N/A] CUR_SEL\nSTLK_TX +3V3_ST_LINK 71 81 91 02 12 22 3 4 5 61 1 1 1 3 42 2 PA10 LES_RUC\nKCTJ_T ODTJ_T IDTJ_T TSRN_T TX CN23 RX LED_STLINK Not Fitted TSRJ_T\nSTLK_RX STLINK_RX +3V3_ST_LINK R201 R202 PA9\nCOM R289 100 100 T T_ _J ST WD OO TDO/SWO\nR 102 09 K2 [N/A] Not Fitted JP16 [N/A] 2 1 3 4 T_SWDIO_IN Red R203Yel L Hlo D Sw M12 TTTT T__ __ _JN JJ JR TT TR CM DSS KITS T TTT TR CDM RE KS S IS E T // SS T WW # CD LIO\nVUSB_ST_LINK F-A201-A00J1 K\n+3V3_ST_LINK 0\nR293 +3V3_ST_LINK\nUSB ST-LINK SWD 10K 3 T3\nUSB_RENUMn R294100 1 VUSB_ST_LINK 9013\nR296 +3V3_ST_LINK CN21\nTitle:ST-LINK/V2-1 R171 1K5 R166 0 R169 0 36K CN18 1 2 3 4 5 [N/A] 2 STM_JTMS_SWDIO STM_JTCK_SWCLK S SH HGV E ENC D L LD DC L L+- 2 6 531 4 STL_USB_DM STL_USB_DP\nProject:STM327x6G-EVAL USB-typeB connector\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:15of17', None, None, None, None]
Processing table 2
Text before table: D9 R209 R208 +3V3_ST_LINK BAT60JFILM UM1903 D15 PWR VBUS_HS D8 Figure 39. STM32756G-EVAL ST-LINK/V2-1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C167\n100nF', 'C169\n100nF', 'C174\n100nF']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Fn001\n761C', 'Fn001\n961C', 'Fn001\n471C']
Connector mapping: {}
Processing table 3
Text before table: 100nF 100nF 100nF 100nF VBUS_FS2 JP15 Vin Vout D10 1 5 C167 C169 C174 C172 BAT60JFILM U16LD3985M33R +3V3_ST_LINK BAT60JFILM 2K7 4K7 +5V VBUS_FS1 D9 R209 R208 +3V3_ST_LINK BAT60JFILM UM1903 D15 PWR VBUS_HS D8 Figure 39. STM32756G-EVAL ST-LINK/V2-1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C50\nF_X5R_060', '3 GND INH BYPASS\n3\n2 4\nC49 C52\n10nF_X7R 100nF', 'C53\n1uF_\n_0603']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['060_R5X_F\n05C', 'Fn001 R7X_Fn01\n25C 94C\n4 2\n3\nSSAPYB HNI DNG 3', '3060_\n_Fu1\n35C']
Connector mapping: {}
Processing table 4
Text before table: DS O IT BAT60JFILM 3 84 44 34 74 73 64 54 34 24 14 STM32F103CBT6 9 80 VUSB_ST_LINK U21 D12 Board Ident: PC13=0 TXE_RWP nMUNER_BSU KLCWS_KCTJ_MTS BAT60JFILM 100nF 10nF_X7R_0603 100nF D5V +3V3_ST_LINK D7 C52 C49 C51 100K BAT60JFILM 2 4 1uF_X5R_0603 1uF_X5R_0603 R173 E5V GND BYPASS D11 C50 C53 INH BAT60JFILM 3 +3V3_ST_LINK 100nF 100nF 100nF 100nF VBUS_FS2 JP15 Vin Vout D10 1 5 C167 C169 C174 C172 BAT60JFILM U16LD3985M33R +3V3_ST_LINK BAT60JFILM 2K7 4K7 +5V VBUS_FS1 D9 R209 R208 +3V3_ST_LINK BAT60JFILM UM1903 D15 PWR VBUS_HS D8 Figure 39. STM32756G-EVAL ST-LINK/V2-1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['X6\n1 2']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['2 1\n6X']
Connector mapping: {}
Processing row: ['8MHz(12pF)']
Processing table 5
Text before table: 5 32 1 6 100K OSC_IN STL_USB_DM P PA12 8MHz(12pF) R297 SWIM_PU_CTRL 4 33 U17 100nF STL_USB_DP PC C1 13 4 JTMS/SWDIO 4.7uF 3 34 C55 STM_JTMS_SWDIO P VSS_2 C59 KLCWS/KCTJ +3V3_ST_LINK 1 2 2 35 PBP VBAT VDD_2 X6 1 36 [N/A] 10K P A/4 B SB19 Open 20pF 20pFR185 1J R184 3 0TOOB 3_DDV 5/N 3_SSV C81 C80 +3V3_ST_LINK VUSB_ST_LINK U5V_ST_LINK JT /J T TR 9BP 8BP 7BP 6BP 5BP D DS O IT BAT60JFILM 3 84 44 34 74 73 64 54 34 24 14 STM32F103CBT6 9 80 VUSB_ST_LINK U21 D12 Board Ident: PC13=0 TXE_RWP nMUNER_BSU KLCWS_KCTJ_MTS BAT60JFILM 100nF 10nF_X7R_0603 100nF D5V +3V3_ST_LINK D7 C52 C49 C51 100K BAT60JFILM 2 4 1uF_X5R_0603 1uF_X5R_0603 R173 E5V GND BYPASS D11 C50 C53 INH BAT60JFILM 3 +3V3_ST_LINK 100nF 100nF 100nF 100nF VBUS_FS2 JP15 Vin Vout D10 1 5 C167 C169 C174 C172 BAT60JFILM U16LD3985M33R +3V3_ST_LINK BAT60JFILM 2K7 4K7 +5V VBUS_FS1 D9 R209 R208 +3V3_ST_LINK BAT60JFILM UM1903 D15 PWR VBUS_HS D8 Figure 39. STM32756G-EVAL ST-LINK/V2-1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['2\n2 LD11 8', None]
Header row 2: ['2\n2 LD11 8', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['2\n2 LD11 8', '2\n2 LD11 8']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['8 11DL 2\n2', '8 11DL 2\n2']
Reversed Header row 2: ['8 11DL 2\n2', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['8 11DL 2\n2', '8 11DL 2\n2']
Connector mapping: {}
Processing table 6
Text before table: +3V3_ST_LINK CN21 R296 9013 VUSB_ST_LINK 1 R294100 USB_RENUMn SWD USB ST-LINK T3 10K 3 R293 +3V3_ST_LINK +3V3_ST_LINK 0 VUSB_ST_LINK R203Yel TR CDM KS // SS WW CD LIO K Hlo Sw M12 F-A201-A00J1 TTTT __ JJ TT CM KITS TTT IS L D [N/A] _JN JR TR DSS RE S T 1 4 JP16 T__ E T # Red T 102 09 K2 Not Fitted 2 3 2 R [N/A] T_SWDIO_IN R289 T_ _J ST WD OO Rev TDO/SWO T COM 100 100 R201 R202 STLK_RX KCTJ_T ODTJ_T IDTJ_T TSRN_T TSRJ_T LES_RUC PA9 +3V3_ST_LINK STLINK_RX DocID027919 RX LED_STLINK Not Fitted TX CN23 STLK_TX PA10 +3V3_ST_LINK 61 1 1 1 71 81 91 02 12 22 42 2 3 4 5 3 XT_KNILTS CUR_SEL from STLINK USB AP P P P 7AP 0BP 1BP 1TOOB/2BP 01BP 11BP DSV V Power Switch to supply +5V 0 [N/A] 6A A A DS 3 4 5 R153 R150 __ 11 ST890CDR 10K PA2 PB12 nepO R187 4K7 12 25 R159 T_SWDIO_IN PA1 PB13 ON GND 11 26 3 4 100nF 2K2 5K6 T_JTCK +3V3 PA0 PB14 SB64 C175 R186 4K7 R156 100K 10 27 R152 R151 AIN_1 T_JTMS VS DS DA A PB15 PWR_ENn 9 28 RedLD11 V PA8 FAULT SET +3V3_ST_LINK R200 1K 1 2 8 29 8 5 MCO NRSC STOUT PA9 7 30 STM_RST LED_STLINK O PA10 IN N OU UT T 6 31 2 7 OSC_OUT T_SWO OC S1 C5 IN PA11 I O 5 32 1 6 100K OSC_IN STL_USB_DM P PA12 8MHz(12pF) R297 SWIM_PU_CTRL 4 33 U17 100nF STL_USB_DP PC C1 13 4 JTMS/SWDIO 4.7uF 3 34 C55 STM_JTMS_SWDIO P VSS_2 C59 KLCWS/KCTJ +3V3_ST_LINK 1 2 2 35 PBP VBAT VDD_2 X6 1 36 [N/A] 10K P A/4 B SB19 Open 20pF 20pFR185 1J R184 3 0TOOB 3_DDV 5/N 3_SSV C81 C80 +3V3_ST_LINK VUSB_ST_LINK U5V_ST_LINK JT /J T TR 9BP 8BP 7BP 6BP 5BP D DS O IT BAT60JFILM 3 84 44 34 74 73 64 54 34 24 14 STM32F103CBT6 9 80 VUSB_ST_LINK U21 D12 Board Ident: PC13=0 TXE_RWP nMUNER_BSU KLCWS_KCTJ_MTS BAT60JFILM 100nF 10nF_X7R_0603 100nF D5V +3V3_ST_LINK D7 C52 C49 C51 100K BAT60JFILM 2 4 1uF_X5R_0603 1uF_X5R_0603 R173 E5V GND BYPASS D11 C50 C53 INH BAT60JFILM 3 +3V3_ST_LINK 100nF 100nF 100nF 100nF VBUS_FS2 JP15 Vin Vout D10 1 5 C167 C169 C174 C172 BAT60JFILM U16LD3985M33R +3V3_ST_LINK BAT60JFILM 2K7 4K7 +5V VBUS_FS1 D9 R209 R208 +3V3_ST_LINK BAT60JFILM UM1903 D15 PWR VBUS_HS D8 Figure 39. STM32756G-EVAL ST-LINK/V2-1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['VCC\nD-\nD+\nGND\nSHELL\nSHELL', None]
Header row 2: ['VCC\nD-\nD+\nGND\nSHELL\nSHELL', '5']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['VCC\nD-\nD+\nGND\nSHELL\nSHELL', 'VCC\nD-\nD+\nGND\nSHELL\nSHELL']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['LLEHS\nLLEHS\nDNG\n+D\n-D\nCCV', 'LLEHS\nLLEHS\nDNG\n+D\n-D\nCCV']
Reversed Header row 2: ['LLEHS\nLLEHS\nDNG\n+D\n-D\nCCV', '5']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['LLEHS\nLLEHS\nDNG\n+D\n-D\nCCV', 'LLEHS\nLLEHS\nDNG\n+D\n-D\nCCV']
Connector mapping: {}
Processing table 7
Text before table: R171 1K5 CN18 36K 2 +3V3_ST_LINK CN21 R296 9013 VUSB_ST_LINK 1 R294100 USB_RENUMn SWD USB ST-LINK T3 10K 3 R293 +3V3_ST_LINK +3V3_ST_LINK 0 VUSB_ST_LINK R203Yel TR CDM KS // SS WW CD LIO K Hlo Sw M12 F-A201-A00J1 TTTT __ JJ TT CM KITS TTT IS L D [N/A] _JN JR TR DSS RE S T 1 4 JP16 T__ E T # Red T 102 09 K2 Not Fitted 2 3 2 R [N/A] T_SWDIO_IN R289 T_ _J ST WD OO Rev TDO/SWO T COM 100 100 R201 R202 STLK_RX KCTJ_T ODTJ_T IDTJ_T TSRN_T TSRJ_T LES_RUC PA9 +3V3_ST_LINK STLINK_RX DocID027919 RX LED_STLINK Not Fitted TX CN23 STLK_TX PA10 +3V3_ST_LINK 61 1 1 1 71 81 91 02 12 22 42 2 3 4 5 3 XT_KNILTS CUR_SEL from STLINK USB AP P P P 7AP 0BP 1BP 1TOOB/2BP 01BP 11BP DSV V Power Switch to supply +5V 0 [N/A] 6A A A DS 3 4 5 R153 R150 __ 11 ST890CDR 10K PA2 PB12 nepO R187 4K7 12 25 R159 T_SWDIO_IN PA1 PB13 ON GND 11 26 3 4 100nF 2K2 5K6 T_JTCK +3V3 PA0 PB14 SB64 C175 R186 4K7 R156 100K 10 27 R152 R151 AIN_1 T_JTMS VS DS DA A PB15 PWR_ENn 9 28 RedLD11 V PA8 FAULT SET +3V3_ST_LINK R200 1K 1 2 8 29 8 5 MCO NRSC STOUT PA9 7 30 STM_RST LED_STLINK O PA10 IN N OU UT T 6 31 2 7 OSC_OUT T_SWO OC S1 C5 IN PA11 I O 5 32 1 6 100K OSC_IN STL_USB_DM P PA12 8MHz(12pF) R297 SWIM_PU_CTRL 4 33 U17 100nF STL_USB_DP PC C1 13 4 JTMS/SWDIO 4.7uF 3 34 C55 STM_JTMS_SWDIO P VSS_2 C59 KLCWS/KCTJ +3V3_ST_LINK 1 2 2 35 PBP VBAT VDD_2 X6 1 36 [N/A] 10K P A/4 B SB19 Open 20pF 20pFR185 1J R184 3 0TOOB 3_DDV 5/N 3_SSV C81 C80 +3V3_ST_LINK VUSB_ST_LINK U5V_ST_LINK JT /J T TR 9BP 8BP 7BP 6BP 5BP D DS O IT BAT60JFILM 3 84 44 34 74 73 64 54 34 24 14 STM32F103CBT6 9 80 VUSB_ST_LINK U21 D12 Board Ident: PC13=0 TXE_RWP nMUNER_BSU KLCWS_KCTJ_MTS BAT60JFILM 100nF 10nF_X7R_0603 100nF D5V +3V3_ST_LINK D7 C52 C49 C51 100K BAT60JFILM 2 4 1uF_X5R_0603 1uF_X5R_0603 R173 E5V GND BYPASS D11 C50 C53 INH BAT60JFILM 3 +3V3_ST_LINK 100nF 100nF 100nF 100nF VBUS_FS2 JP15 Vin Vout D10 1 5 C167 C169 C174 C172 BAT60JFILM U16LD3985M33R +3V3_ST_LINK BAT60JFILM 2K7 4K7 +5V VBUS_FS1 D9 R209 R208 +3V3_ST_LINK BAT60JFILM UM1903 D15 PWR VBUS_HS D8 Figure 39. STM32756G-EVAL ST-LINK/V2-1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', None]
Header row 2: ['', '3']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Reversed Header row 2: ['', '3']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
Connector mapping: {}
Processing page 64
Processing table 1
Text before table: 
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Figure 40. STM32756G-EVAL MFX\nLD1 R 512 099 PF10 LED1\n+3V3 Green\n1 2 R207 [N/A]\nMFX\nLD2 Multi Function eXpander\nOrange +3V3 +3V3 +3V3 one capacitor close to each MFX pins:\n1 2 R206 680 L6 VDD, VDD_1, VDD_2, VDD_3\n1L RD ed3 Ferrite C 1u8 F2 100C n7 F8 100C n1 F71 100C n1 F76 100C n1 F70 100C n1 F68 100C n1 F73 R 683 000 PB7 LED3\n2 R205 [N/A] +3V3\nLD4\nBlue 1 2 R204 680 9 4 6 82 3 4 1 U22 STM32L152CCT6 R165\nLEDs +3V3II 22C C1 1_ _ RS S 1C D 7L A [N/A]P PB B8 9 101MM K7FF 5RRXX 22__ 99SS 10WWR RCD1 17L 6LIO2 7Koo [005 Np 10 /A]1 1 1 1 21 3 3 4 44 440 1 2 3 24 4 7 2 34 56 27 WNT T T T US S S I IB II 2 2 2R WWP S SS S O R SC C CAQA C CC C ASO _ _C _DKO_ __ _R T S S RT LIX YX Y EUE CO D TD0 KUN NP P T L A _D/ / P/ / RG GG G XP PP PO OO O0 2 M1 3 FX_ IV D3 DLG G G G G G _DG G G G G G G G G G _M/P P P P P P M_P P P P P P P P P P I I I I I I PO O O O O OI I I I I I I I I I OHO O O O O O O O O O 1 1 1 1 1 1 400 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 41 1 2 3 4 1 1 1 2 3 243 3 3 2 2 2 18 9 0 9 0 5 6 7 9 0 51 2 3 6 7 8 M M M M M M M M M M MF F F F F F F F F F FX X X X X X X X X X X_ _ _ _ _ _ _ _ _ _ _I I I I I I I I I I IO O O O O O O O O O O5 6 7 8 9 1 1 1 1 1 10 1 2 3 4 5 M MFF XX __ SS WW CD LIO K C [NN 1 3 5 /A19 ] 2 4 ADDV 1 2 3 D_ _ _ DD D D VD D DV V V 0 MFX_IO0 MFX_IO1 TP15 MFX_IO2 +3V3 M MF FX X_ _I IO O3 4 R182 10K[N/A] D16 MFX_IRQOUT PI8 R295 0 RESET# BAT60JFILM C79 MFX_WKUP R180 0 100nF[N/A] R181 47K[N/A]\n6 R 2 1 U S A A R T _ T R X I DI I I DD D DDD D D ___ _ _ VC DS S S DAI H H H DD 1 2 3 / / / G G G G EP P PS CAO O O US5 6 7 3 5 6 3 8\nI 1 2 3 A_ _ _ SS S S SS S S VV V V\n83 5 72 3 4\nDefault I2C Address:1000010\nTitle:MFX\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/28/2015 Sheet:16of17', None, None, None, None, None]
Processing table 2
Text before table: VV V V SS S S IV DI DDD ___ VC DAI DLG _M/P M_P CAO US5 SS S S 41 18 A_ _ _ I DS DD _DG EP 1 2 3 243 51 RCD1 17L 6LIO2 7Koo [005 Np /A]1 I DD G PO OHO 400 3 101MM K7FF US SC ASO RT TD0 _D/ RG XP I D3 D _ S H 3 / G PS O 7 21 24 3 8 R 5RRXX U S A R T _ T X I D D _ S H 2 / G P O 6 2 1 6 +3V3II H 1 / G 5 RS 1C 7L 6 [N/A]P II 2R CAQA _DKO_ A R 440 56 22C C1 1_ _ S D A IB 2 C _C S D A PB B8 9 22__ 99SS 10WWR 44 34 I 2 _ S CO L G P I OI 1 5 MF FX X_ _I IO O5 10 5 4 2 2 8 G P I O 1 4 M F X _ I O 1 4 47K[N/A] 2 7 S WWP LIX KUN G P I O 1 3 M F X _ I O 1 3 3 7 2 6 100nF[N/A] R181 S G P I O 1 2 M F X _ I O 1 2 3 4 3 3 BAT60JFILM C79 M1 FX_ MFX_WKUP WNT EUE P/ G P I O 1 1 M F X _ I O 1 1 27 3 2 R180 0 RESET# R T I 1 0 M F X _ I O 1 MFX_IRQOUT T G P I O 9 M F X _ I O 9 PI8 10 3 0 D16 R295 0 O G P I O 8 M F X _ I O 8 2 9 10K[N/A] G P I O 7 M F X _ I O 7 1 7 [NN /A19 ] R182 T SS CC __ YX NP / G PO O0 3 G P I O 6 M F X _ I O 6 1 3 1 6 T S C _R Y P / GG PP OO 2 G P I O 5 M 5 1 2 1 5 T S C G P I O 4 MF FX X_ _I IO O3 4 3 4 +3V3 1 1 4 0 MFF XX __ SS WW CD LIO K G P I O 3 M 1 2 3 9 M DV V V G P I O 2 MFX_IO2 ADDV TP15 LEDs 2 0 C VD D G P I O 1 MFX_IO1 DD D D 1 9 D_ _ _ MFX_IO0 1 2 3 0 schematics 1 2 R204 680 STM32L152CCT6 R165 1 9 82 3 4 U22 Blue 4 6 LD4 1L 2 R205 [N/A] +3V3 100C n7 F8 100C n1 F71 100C n1 F76 100C n1 F70 100C n1 F68 100C n1 F73 1u8 F2 683 000 RD ed3 LED3 C Ferrite PB7 R L6 1 2 R206 680 VDD, VDD_1, VDD_2, VDD_3 +3V3 +3V3 +3V3 one capacitor close to each MFX pins: Orange Multi Function eXpander LD2 Electrical MFX 1 2 R207 [N/A] +3V3 Green 512 099 LD1 LED1 PF10 R 64/79 Figure 40. STM32756G-EVAL MFX
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['53', '74', '8']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['35', '47', '8']
Connector mapping: {}
Processing page 65
Processing table 1
Text before table: 
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Figure 41. STM32756G-EVAL JTAG and Trace\n+3V3\nR141R143R136R137\n[N/A][N/A][N/A][N/A]\nT RTT T TC DM D R EK SSIOS ET// /SS S TWW W #CD OLIO K R R R R R R8 9 9 1 1 16 3 9 0 1 01 2 4 2 2 2 2 2 22 2 2 2 2 2 P P P P PA A AB B1 1 13 43 4 5\nR140\n[N/A]\nTrace connector JTAG connector\nCN15\nCN12 +3V3 JTAG +3V3\n1 1\n2 2\n3 3\n4 4\n5 5\n6 6 +3V3\n7 KEY 7\n8 8\n9 9 R144\n10 10 [N/A]\n11 11\n12 12\n13 13 R145\n14 R111 [N/A] 14 10K\n15 15\n16 R113 [N/A] 16\n17 17 R148 10K\n18 18\n19 19 R149 10K\n20 20\nP127B-2*10MGF-079-1E7A\nFTSH-110-01-L-DV (Samtec)\nT T T T TRR R R R AA A A A CC C C C EE E E E __ _ _ _ CD D D D K3 2 1 0 P P P P PE E E E E6 5 4 3 2\n1 3 4 5 1 3 4 5 1 3 4 5\nU10 U12 U15\n2 ESDALC6V1W5 2 ESDALC6V1W5 2 ESDALC6V1W5\nTitle:JTAG & Trace\nProject:STM327x6G-EVAL\nSize:A4 Reference:MB1167 Revision:B.1\nDate:1/22/2015 Sheet:17of17', None, None, None, None, None, None]
Processing table 2
Text before table: P R 9 9 2 2 T K P A 1 4 R 9 3 2 2 P R 2 [N/A][N/A][N/A][N/A] R141R143R136R137 UM1903 +3V3 Figure 41. STM32756G-EVAL JTAG and Trace
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, 'KEY']
Header row 2: ['3\n4', 'KEY']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'KEY']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, 'YEK']
Reversed Header row 2: ['4\n3', 'YEK']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'YEK']
Connector mapping: {}
Processing row: ['5\n6\n7', 'KEY']
Processing row: ['8\n9\n10', 'KEY']
Processing row: ['11\n12', 'KEY']
Processing row: ['13\n14 R', '111 [N/A]']
Processing row: ['15\n16 R', '111 [N/A]']
Processing row: ['17\n18', '111 [N/A]']
Processing row: ['19\n20', '111 [N/A]']
Processing table 3
Text before table: 3 3 2 2 1 1 CN12 JTAG +3V3 +3V3 CN15 Trace connector JTAG connector [N/A] R140 RTT EK SSIOS ET// TWW #CD R8 16 01 4 22 2 R PA B1 43 R 1 1 2 2 2 T DM P AB 13 5 R 1 0 2 2 TC D /SS S W OLIO P R 9 9 2 2 T K P A 1 4 R 9 3 2 2 P R 2 [N/A][N/A][N/A][N/A] R141R143R136R137 UM1903 +3V3 Figure 41. STM32756G-EVAL JTAG and Trace
Found connector CN12 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['4\n5', None, None, None, None, None]
Header row 2: ['5', None, None, None, None, None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['4\n5', '4\n5', '4\n5', '4\n5', '4\n5', '4\n5']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['5\n4', '5\n4', '5\n4', '5\n4', '5\n4', '5\n4']
Reversed Header row 2: ['5', None, None, None, None, None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['5\n4', '5\n4', '5\n4', '5\n4', '5\n4', '5\n4']
Connector mapping: {}
Processing row: ['6\n7', '', '', '', None, None]
Processing row: ['8\n9', '', '', '', '', None]
Processing row: ['10', '', '', '', '', None]
Processing row: ['11', '', '', '', '', None]
Processing row: ['12', '', '', '', '', '']
Processing row: ['13', '', '', '', '', '']
Processing row: ['14', '', '', '', '', '']
Processing row: ['15', '', '', '', '', '']
Processing row: ['16', '', '', '', '', '']
Processing row: ['17', '', '', '', '', '']
Processing row: ['18', '', '', '', '', '']
Processing row: ['19', '', '', '', '', '']
Processing row: ['20', '', '', '', '3 4', '']
Processing row: ['20', '', '', '', '', '']
Processing table 4
Text before table: 1 3 4 5 1 3 4 5 1 3 4 5 TRR AA CC EE __ CD K3 PE E6 2 T R A C E _ D 0 P E 3 T R A C E _ D 1 P E 4 T R A C E _ D 2 P E 5 T P 2 FTSH-110-01-L-DV (Samtec) Rev P127B-2*10MGF-079-1E7A 20 20 DocID027919 19 19 R149 10K 18 18 17 17 R148 10K 16 R113 [N/A] 16 15 15 10K 14 R111 [N/A] 14 13 13 R145 12 12 11 11 10 10 [N/A] 9 9 R144 8 8 KEY 7 7 6 6 +3V3 5 5 4 4 3 3 2 2 1 1 CN12 JTAG +3V3 +3V3 CN15 Trace connector JTAG connector [N/A] R140 RTT EK SSIOS ET// TWW #CD R8 16 01 4 22 2 R PA B1 43 R 1 1 2 2 2 T DM P AB 13 5 R 1 0 2 2 TC D /SS S W OLIO P R 9 9 2 2 T K P A 1 4 R 9 3 2 2 P R 2 [N/A][N/A][N/A][N/A] R141R143R136R137 UM1903 +3V3 Figure 41. STM32756G-EVAL JTAG and Trace
Found connector CN12 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing table 5
Text before table: 1 3 4 5 1 3 4 5 1 3 4 5 TRR AA CC EE __ CD K3 PE E6 2 T R A C E _ D 0 P E 3 T R A C E _ D 1 P E 4 T R A C E _ D 2 P E 5 T P 2 FTSH-110-01-L-DV (Samtec) Rev P127B-2*10MGF-079-1E7A 20 20 DocID027919 19 19 R149 10K 18 18 17 17 R148 10K 16 R113 [N/A] 16 15 15 10K 14 R111 [N/A] 14 13 13 R145 12 12 11 11 10 10 [N/A] 9 9 R144 8 8 KEY 7 7 6 6 +3V3 5 5 4 4 3 3 2 2 1 1 CN12 JTAG +3V3 +3V3 CN15 Trace connector JTAG connector [N/A] R140 RTT EK SSIOS ET// TWW #CD R8 16 01 4 22 2 R PA B1 43 R 1 1 2 2 2 T DM P AB 13 5 R 1 0 2 2 TC D /SS S W OLIO P R 9 9 2 2 T K P A 1 4 R 9 3 2 2 P R 2 [N/A][N/A][N/A][N/A] R141R143R136R137 UM1903 +3V3 Figure 41. STM32756G-EVAL JTAG and Trace
Found connector CN12 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing page 66
Processing table 1
Text before table: Figure 42. STM32756G-EVAL Camera daughterboard
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['C5 +1V8 C6\nCN2\n100nF 100nF\n+2V8 1 3 2 4\n5 6\n7 8\nR9 9 10\n22K SCL 1 11 3 1 12 4 SDA\n+2VP [A N2R /A_ ]D[0 [. N. 37 /] C SPPP DTAAAa am ARRRe N___ P P P P Pr rHVP Da aA A A A AC_ _SS BR R R R RC RL YY Y_ _ _ _ _L SK NN D D D D TK CC _0 1 2 3 222 221 12 111 112 023 452 19 357 891 CN SRV PH DM DDP D DD DD SDD DWC1 E7654 83 9210S SC LL AY Y DL K EN NK NTC CDOA D VV V SDD D HDD D U F AD(( ( LT22 1 GGAT.. . 88 8 NNNE SVV V DDHR CCC)) ) 18 2 124 6 46 7S FLH AU ST HTER C 1+ 022 0V nF8 C 1+ 011 0V nF8 +2V8 C 103 0nF +2V R [8 N1 /0 A+ ]2V R [8 N1 /1 A] R [N8S /AT ]ANDBY R 05 R 012 +C 2a Vm P P 8A Ae 1r R Ra 08__ _ 0P P P P SR H P nHA A A A C FS S UR R R RT LY_ _ _ _ TKND D D D TC0 2 4 6 ER m-1 1 1 2 2 2 2 2 3 3 3 3 3 15 7 9 1 3 5 7 9 1 3 5 7 9 r1 1 2 2 2 2 2 3 3 3 3 3 4 a6 8 0 2 4 6 8 0 2 4 6 8 0 nP P P PE P F eLA A A A AX cA 1R R R R RT 0SC _ _ _ _ _ t0CHD D D D V oL F1 3 5 7 SK r+Y 2N VC 8\nP A R _ D 4 79 C F CTM aH 2 e0-0 3 -L - CDV o-E nS n7\nP A R _ D 5 322\n8 P A R _ D D 6 7 5 3 NNNN CC 11 60\n08\nC S m A e S5K S PAR_D[0..7]\nR R A] S C L C\nAXE530124 +2V8\nCamera Module :U866_3M_FF\nSENSOR: S5K5CAGA\nD1 EXTCLK R7 Camera_CLK\nBAT60JFILM [N/A]\nU1\n+2V8 cw b h0oh aKae nrn d ( enm M ddo B RCu 1n 190t e 44 d w75 0o 0 itnn ) h, b p 0,i l rg e a hm ms me oa n vsot ea l dd e Rr 1ed aR n6 14 EV NCC GO NU DT 23 R 04\n1 ga 3 F oe 4 d R1 10K\nSM7745HEW-24.0M default system clock using\nR6 C4 clock from mother board.\n10K[N/A] 100nF supply voltage: 2.5V+/-10%\nCamera_RST R13 Camera_RST_S5K BAT60 VF: 0.28@10mA\n2K 0.35@100mA\nR14 C9\n10K 470nF[N/A]\nSTMicroelectronics\nTitle:\nMB1183 Camera Module\nNumber:MB1183 Rev:C.1 Date:1/27/2015 Sheet 1 of 1', 'C5 +1V8 C6\nCN2\n100nF 100nF\n+2V8 1 3 2 4\n5 6\n7 8\nR9 9 10\n22K SCL 1 11 3 1 12 4 SDA\n+2VP [A N2R /A_ ]D[0 [. N. 37 /] C SPPP DTAAAa am ARRRe N___ P P P P Pr rHVP Da aA A A A AC_ _SS BR R R R RC RL YY Y_ _ _ _ _L SK NN D D D D TK CC _0 1 2 3 222 221 12 111 112 023 452 19 357 891 CN SRV PH DM DDP D DD DD SDD DWC1 E7654 83 9210S SC LL AY Y DL K EN NK NTC CDOA D VV V SDD D HDD D U F AD(( ( LT22 1 GGAT.. . 88 8 NNNE SVV V DDHR CCC)) ) 18 2 124 6 46 7S FLH AU ST HTER C 1+ 022 0V nF8 C 1+ 011 0V nF8 +2V8 C 103 0nF +2V R [8 N1 /0 A+ ]2V R [8 N1 /1 A] R [N8S /AT ]ANDBY R 05 R 012 +C 2a Vm P P 8A Ae 1r R Ra 08__ _ 0P P P P SR H P nHA A A A C FS S UR R R RT LY_ _ _ _ TKND D D D TC0 2 4 6 ER m-1 1 1 2 2 2 2 2 3 3 3 3 3 15 7 9 1 3 5 7 9 1 3 5 7 9 r1 1 2 2 2 2 2 3 3 3 3 3 4 a6 8 0 2 4 6 8 0 2 4 6 8 0 nP P P PE P F eLA A A A AX cA 1R R R R RT 0SC _ _ _ _ _ t0CHD D D D V oL F1 3 5 7 SK r+Y 2N VC 8\nP A R _ D 4 79 C F CTM aH 2 e0-0 3 -L - CDV o-E nS n7\nP A R _ D 5 322\n8 P A R _ D D 6 7 5 3 NNNN CC 11 60\n08\nC S m A e S5K S PAR_D[0..7]\nR R A] S C L C\nAXE530124 +2V8\nCamera Module :U866_3M_FF\nSENSOR: S5K5CAGA\nD1 EXTCLK R7 Camera_CLK\nBAT60JFILM [N/A]\nU1\n+2V8 cw b h0oh aKae nrn d ( enm M ddo B RCu 1n 190t e 44 d w75 0o 0 itnn ) h, b p 0,i l rg e a hm ms me oa n vsot ea l dd e Rr 1ed aR n6 14 EV NCC GO NU DT 23 R 04\n1 ga 3 F oe 4 d R1 10K\nSM7745HEW-24.0M default system clock using\nR6 C4 clock from mother board.\n10K[N/A] 100nF supply voltage: 2.5V+/-10%\nCamera_RST R13 Camera_RST_S5K BAT60 VF: 0.28@10mA\n2K 0.35@100mA\nR14 C9\n10K 470nF[N/A]\nSTMicroelectronics\nTitle:\nMB1183 Camera Module\nNumber:MB1183 Rev:C.1 Date:1/27/2015 Sheet 1 of 1', None, None, None, None, '', None]
Processing table 2
Text before table: +2V8 1 2 100nF 100nF CN2 C5 C6 +1V8 Electrical 66/79 Figure 42. STM32756G-EVAL Camera daughterboard
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '']
Header row 2: [None, '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '']
Reversed Header row 2: [None, '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
Connector mapping: {}
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: ['', '']
Processing table 3
Text before table: +2V8 1 2 100nF 100nF CN2 C5 C6 +1V8 Electrical 66/79 Figure 42. STM32756G-EVAL Camera daughterboard
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', None]
Header row 2: ['', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Reversed Header row 2: ['', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
Connector mapping: {}
Processing row: ['', None]
Processing row: ['', None]
Processing row: ['', None]
Processing row: ['', None]
Processing row: ['', None]
Processing row: ['', 'PAR_D3']
Processing row: ['', 'PAR_D5']
Processing row: ['', 'PAR_D7']
Processing row: ['', 'PAR_D7']
Processing row: ['', 'PAR_D7']
Processing row: ['', '']
Processing table 4
Text before table: C R _ 2 1 2 2 012 +2V8 +2V CN 1 9 2 0 R 1 7 1 8 11 3 12 4 schematics SDA SCL 22K 1 1 R9 9 10 7 8 5 6 3 4 +2V8 1 2 100nF 100nF CN2 C5 C6 +1V8 Electrical 66/79 Figure 42. STM32756G-EVAL Camera daughterboard
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['6']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6']
Connector mapping: {}
Processing row: ['8']
Processing row: ['']
Processing table 5
Text before table: Number:MB1183 1 1 Rev:C.1 Sheet of Date:1/27/2015 MB1183 Camera Module Title: STMicroelectronics 470nF[N/A] 10K C9 R14 2K 0.35@100mA BAT60 VF: 0.28@10mA Camera_RST Camera_RST_S5K R13 supply voltage: 2.5V+/-10% 10K[N/A] 100nF clock from mother board. R6 C4 SM7745HEW-24.0M default system clock using cw h0oh aKae nrn ga enm ddo RCu 190t 3 w75 itnn h, 0,i oe hm me R1 10K EV NCC GO NU DT 1 44 0o F rg ms oa vsot ea dd Rr 1ed 4 aR n6 d 04 14 23 b d ( M B 1n 0 ) p l e a l e +2V8 2 e d b n R U1 Rev [N/A] BAT60JFILM EXTCLK Camera_CLK D1 R7 SENSOR: S5K5CAGA DocID027919 Camera Module :U866_3M_FF AXE530124 +2V8 SRV DWC1 AY AD(( GGAT.. NNNN DDHR SPPP DTAAAa ARRRe 222 023 124 [A N2R /A_ ]D[0 [. N. /] A] SDD C LL S C L 112 891 R R 37 CTM aH m-1 e0-0 r1 a6 CDV o-E nS nP eLA cA t0CHD oL r+Y 7S PH DL NTC S A N___ Da BR Y_ PAR_D[0..7] 221 452 E7654 S EN NNNE CCC)) C am m e rHVP aA _SS RL SK TK _0 S5K 322 08 DD 9210S CC Pr AC_ RC _L D 7 3 11 60 DD 83 P A R _ D 6 +2VP 8 5 DM P A R _ D 5 1r 08__ 0P nHA FS 1R 0SC n7 F1 79 DDP P A R _ D 4 F 15 2 3 -L - C P A R _ D 3 12 19 D F LT22 SVV +C 2a Vm 8A 3 9 4 0 2N VC 8 P A R _ D 2 FLH AU ST HTER 111 357 18 46 SDD HDD U 3 7 3 8 P A R _ D 1 2 3 5 3 6 P D SR UR TKND TC0 ER F 3 3 3 4 1+ 022 0V nF8 1+ 011 0V nF8 103 0nF P Ae Ra _ P C LY_ 3 1 3 2 C C C P R H S P AX RT _ V SK [8 N1 /0 A+ ]2V [8 N1 /1 A] SC Y NK CDOA 2 9 3 0 P A RT _ D 6 PE A R _ D 7 YY NN CC 05 R R VV 88 2 7 2 8 P A R _ D 4 P A R _ D 5 R K D V D D ( 1 . 8 V ) 2 5 2 6 [N8S /AT ]ANDBY P A R _ D 2 P A R _ D 3 6 2 3 2 4 C R _ 2 1 2 2 012 +2V8 +2V CN 1 9 2 0 R 1 7 1 8 11 3 12 4 schematics SDA SCL 22K 1 1 R9 9 10 7 8 5 6 3 4 +2V8 1 2 100nF 100nF CN2 C5 C6 +1V8 Electrical 66/79 Figure 42. STM32756G-EVAL Camera daughterboard
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing row: ['', '']
Processing page 67
Processing table 1
Text before table: 
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['', '', '', None, '', None, None]
Processing row: ['VDD\nTP1 GND VDD\nR1 R2\nTP2 BLGND [N/A] 4K7 R3 R4 R5 R6 R9\n4K74K74K74K74K7\nCN1\nTP3 VDD BLR 4 VK7 D7 D C 102 0nR [N F8 /A C 1] 06 C 107 C 4.1 VDD 0nFH VC E BNL LS S 4K _Y Y B .3C 7N N uTC C FRL3 1 4 38 2 0 93 8 9 1 74 5 6 D H V D U VVA L VV V V/ L L LC / SS S E CD RD SY Y E E EL CJ D D DK N NC C NG G G G G GB B B B B B C0 1 2 3 4 50 1 2 3 4 5 1 1 1 1 1 1 22 2 2 2 2 2 29 8 7 5 4 3 97 6 5 3 2 1 RRG G G G G GB B B B B B 762 3 4 5 6 7 2 3 4 5 6 7\n0nF 0nF 7uF C 104 C 1 11 2 2 2 3 3 3 0 61 0 4 8 2 6 7 V V V V V V V V S SS S S S S S S S SS S S S S S S R R R R R R 0 1 2 3 4 5 3 3 3 3 3 5 4 3 1 0 R R R R 2 3 4 5\n089H40-000000-G2-C\nAM640480G5TNQW-T00H\nBacklight driver & PFC connector for LCD panel\nVDD\nVDD R11 R12 Default I2C Address:1000000\n[N/A] [N/A]\nCN3\nR [N1 /3 A] R [N1 /4 A] II 22C C_ _S SC DL A 25 SSC DL A/MOSI\n36 GG PP II OO 11 10 // MCS\nISO\nR15 R16 RST 8 RES\n4K7 4K7 INT 7 INT\nVDD 1 VCC\n100C n5 F 4 GND\nCSF-2481-081R\nTouch panel connector for LCD panel', '', '', 'CN2\n1 2\n3 4\nR R R R RR2 3 4 5 76 5 7 9 1 1 1 11 3 5 7 1 1 1 1 10 2 4 6 86 8 G G G G G G2 3 4 5 6 7\n1 29 1 2 20 2 ENB\nB B B B B B IN2 3 4 5 6 7 T 2 2 2 2 3 3 3 3 33 5 7 9 1 3 5 7 9 2 2 2 3 3 3 3 3 44 6 8 0 2 4 6 8 0 I IH V C R 2 2L SS S CCTKY Y __ SSN N CDC C LA\nBL_CTRL 4 41 3 4 42 4\nBLVDD 45 46\n47 48\nBLGND 49 50 VDD\nP127B-2*25MGF-079-1A\nFTSH-125-01-F-DV-K (Samtec)\nH1 Connector for motherboard\nH2', '', None, None]
Detected connector: CN1 at position 0
Detected connector: CN2 at position 3
Processing row: ['VDD\nTP1 GND VDD\nR1 R2\nTP2 BLGND [N/A] 4K7 R3 R4 R5 R6 R9\n4K74K74K74K74K7\nCN1\nTP3 VDD BLR 4 VK7 D7 D C 102 0nR [N F8 /A C 1] 06 C 107 C 4.1 VDD 0nFH VC E BNL LS S 4K _Y Y B .3C 7N N uTC C FRL3 1 4 38 2 0 93 8 9 1 74 5 6 D H V D U VVA L VV V V/ L L LC / SS S E CD RD SY Y E E EL CJ D D DK N NC C NG G G G G GB B B B B B C0 1 2 3 4 50 1 2 3 4 5 1 1 1 1 1 1 22 2 2 2 2 2 29 8 7 5 4 3 97 6 5 3 2 1 RRG G G G G GB B B B B B 762 3 4 5 6 7 2 3 4 5 6 7\n0nF 0nF 7uF C 104 C 1 11 2 2 2 3 3 3 0 61 0 4 8 2 6 7 V V V V V V V V S SS S S S S S S S SS S S S S S S R R R R R R 0 1 2 3 4 5 3 3 3 3 3 5 4 3 1 0 R R R R 2 3 4 5\n089H40-000000-G2-C\nAM640480G5TNQW-T00H\nBacklight driver & PFC connector for LCD panel\nVDD\nVDD R11 R12 Default I2C Address:1000000\n[N/A] [N/A]\nCN3\nR [N1 /3 A] R [N1 /4 A] II 22C C_ _S SC DL A 25 SSC DL A/MOSI\n36 GG PP II OO 11 10 // MCS\nISO\nR15 R16 RST 8 RES\n4K7 4K7 INT 7 INT\nVDD 1 VCC\n100C n5 F 4 GND\nCSF-2481-081R\nTouch panel connector for LCD panel', '', '', 'Note1: Text in italic placed on a wire doesn’t correspond to net name. It just helps to identify\nrapidly MCU IO related to this wire.\nNote2: Pull up resistor R9 was added from Version A.1 to B.1\nNote3: Backlight On/Off control circuit wass removed from Version A.1 to B.1', '', None, None]
Detected connector: CN1 at position 0
Processing row: ['VDD\nTP1 GND VDD\nR1 R2\nTP2 BLGND [N/A] 4K7 R3 R4 R5 R6 R9\n4K74K74K74K74K7\nCN1\nTP3 VDD BLR 4 VK7 D7 D C 102 0nR [N F8 /A C 1] 06 C 107 C 4.1 VDD 0nFH VC E BNL LS S 4K _Y Y B .3C 7N N uTC C FRL3 1 4 38 2 0 93 8 9 1 74 5 6 D H V D U VVA L VV V V/ L L LC / SS S E CD RD SY Y E E EL CJ D D DK N NC C NG G G G G GB B B B B B C0 1 2 3 4 50 1 2 3 4 5 1 1 1 1 1 1 22 2 2 2 2 2 29 8 7 5 4 3 97 6 5 3 2 1 RRG G G G G GB B B B B B 762 3 4 5 6 7 2 3 4 5 6 7\n0nF 0nF 7uF C 104 C 1 11 2 2 2 3 3 3 0 61 0 4 8 2 6 7 V V V V V V V V S SS S S S S S S S SS S S S S S S R R R R R R 0 1 2 3 4 5 3 3 3 3 3 5 4 3 1 0 R R R R 2 3 4 5\n089H40-000000-G2-C\nAM640480G5TNQW-T00H\nBacklight driver & PFC connector for LCD panel\nVDD\nVDD R11 R12 Default I2C Address:1000000\n[N/A] [N/A]\nCN3\nR [N1 /3 A] R [N1 /4 A] II 22C C_ _S SC DL A 25 SSC DL A/MOSI\n36 GG PP II OO 11 10 // MCS\nISO\nR15 R16 RST 8 RES\n4K7 4K7 INT 7 INT\nVDD 1 VCC\n100C n5 F 4 GND\nCSF-2481-081R\nTouch panel connector for LCD panel', '', '', 'STMicroelectronics', '', None, None]
Detected connector: CN1 at position 0
Processing row: ['VDD\nTP1 GND VDD\nR1 R2\nTP2 BLGND [N/A] 4K7 R3 R4 R5 R6 R9\n4K74K74K74K74K7\nCN1\nTP3 VDD BLR 4 VK7 D7 D C 102 0nR [N F8 /A C 1] 06 C 107 C 4.1 VDD 0nFH VC E BNL LS S 4K _Y Y B .3C 7N N uTC C FRL3 1 4 38 2 0 93 8 9 1 74 5 6 D H V D U VVA L VV V V/ L L LC / SS S E CD RD SY Y E E EL CJ D D DK N NC C NG G G G G GB B B B B B C0 1 2 3 4 50 1 2 3 4 5 1 1 1 1 1 1 22 2 2 2 2 2 29 8 7 5 4 3 97 6 5 3 2 1 RRG G G G G GB B B B B B 762 3 4 5 6 7 2 3 4 5 6 7\n0nF 0nF 7uF C 104 C 1 11 2 2 2 3 3 3 0 61 0 4 8 2 6 7 V V V V V V V V S SS S S S S S S S SS S S S S S S R R R R R R 0 1 2 3 4 5 3 3 3 3 3 5 4 3 1 0 R R R R 2 3 4 5\n089H40-000000-G2-C\nAM640480G5TNQW-T00H\nBacklight driver & PFC connector for LCD panel\nVDD\nVDD R11 R12 Default I2C Address:1000000\n[N/A] [N/A]\nCN3\nR [N1 /3 A] R [N1 /4 A] II 22C C_ _S SC DL A 25 SSC DL A/MOSI\n36 GG PP II OO 11 10 // MCS\nISO\nR15 R16 RST 8 RES\n4K7 4K7 INT 7 INT\nVDD 1 VCC\n100C n5 F 4 GND\nCSF-2481-081R\nTouch panel connector for LCD panel', '', '', 'Title:\n5.7 inch LCD board', '', None, None]
Detected connector: CN1 at position 0
Processing row: ['VDD\nTP1 GND VDD\nR1 R2\nTP2 BLGND [N/A] 4K7 R3 R4 R5 R6 R9\n4K74K74K74K74K7\nCN1\nTP3 VDD BLR 4 VK7 D7 D C 102 0nR [N F8 /A C 1] 06 C 107 C 4.1 VDD 0nFH VC E BNL LS S 4K _Y Y B .3C 7N N uTC C FRL3 1 4 38 2 0 93 8 9 1 74 5 6 D H V D U VVA L VV V V/ L L LC / SS S E CD RD SY Y E E EL CJ D D DK N NC C NG G G G G GB B B B B B C0 1 2 3 4 50 1 2 3 4 5 1 1 1 1 1 1 22 2 2 2 2 2 29 8 7 5 4 3 97 6 5 3 2 1 RRG G G G G GB B B B B B 762 3 4 5 6 7 2 3 4 5 6 7\n0nF 0nF 7uF C 104 C 1 11 2 2 2 3 3 3 0 61 0 4 8 2 6 7 V V V V V V V V S SS S S S S S S S SS S S S S S S R R R R R R 0 1 2 3 4 5 3 3 3 3 3 5 4 3 1 0 R R R R 2 3 4 5\n089H40-000000-G2-C\nAM640480G5TNQW-T00H\nBacklight driver & PFC connector for LCD panel\nVDD\nVDD R11 R12 Default I2C Address:1000000\n[N/A] [N/A]\nCN3\nR [N1 /3 A] R [N1 /4 A] II 22C C_ _S SC DL A 25 SSC DL A/MOSI\n36 GG PP II OO 11 10 // MCS\nISO\nR15 R16 RST 8 RES\n4K7 4K7 INT 7 INT\nVDD 1 VCC\n100C n5 F 4 GND\nCSF-2481-081R\nTouch panel connector for LCD panel', '', '', 'Number:MB1063', 'Rev:B.1(PCB.SCH)', 'Date:6/7/2013', 'Sheet 1 of 1']
Detected connector: CN1 at position 0
Processing row: ['', '', '', 'Number:MB1063', '', 'Date:6/7/2013', 'Sheet 1 of 1']
Processing row: ['', '', '', 'Number:MB1063', '', 'Date:6/7/2013', 'Sheet 1 of 1']
Processing table 2
Text before table: 1 VDD TP3 CN1 4K74K74K74K74K7 [N/A] 4K7 R3 R4 R5 R6 R9 BLGND TP2 R1 R2 VDD GND TP1 VDD UM1903 Figure 43. STM32756G-EVAL 5.7 TFT LCD daughterboard
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', '', 'HSYNC 3']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '', '3 CNYSH']
Connector mapping: {}
Processing row: ['', '', '', 'VSYNC 8']
Processing row: ['', '', '', 'ENB 9']
Processing row: ['', '', '', 'BL_CTRL12']
Processing table 3
Text before table: B 3 1 8 CN D 1 VDD TP3 CN1 4K74K74K74K74K7 [N/A] 4K7 R3 R4 R5 R6 R9 BLGND TP2 R1 R2 VDD GND TP1 VDD UM1903 Figure 43. STM32756G-EVAL 5.7 TFT LCD daughterboard
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', None]
Header row 2: [None, '', None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, None, '05 94\n84 74\n64 54\n44 34\n24 14\n04 93\n83 73\n63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '05 94\n84 74\n64 54\n44 34\n24 14\n04 93\n83 73\n63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1']
Reversed Header row 2: [None, '', None, '05 94\n84 74\n64 54\n44 34\n24 14\n04 93\n83 73\n63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, '05 94\n84 74\n64 54\n44 34\n24 14\n04 93\n83 73\n63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '05 94\n84 74\n64 54\n44 34\n24 14\n04 93\n83 73\n63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1']
Connector mapping: {}
Processing row: [None, '', None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Processing row: [None, '', None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Processing row: [None, '', None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Processing row: [None, '', None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Processing row: [None, '', None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Processing row: [None, '', None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Processing row: [None, '', None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Processing row: [None, '', None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Processing row: [None, '', None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Processing row: [None, '', None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Processing row: [None, '', None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Processing row: [None, '', None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Processing row: ['', '', None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Processing row: ['', '', None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Processing row: ['', '', '', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50', '']
Processing table 4
Text before table: B 7 G BNL LS _Y 1 2 1 3 B 4 5 6 B 6 1 4 4 [N /A D E B 3 3 4 B 5 9 1 5 E B V S Y NC C B 2 1 B 4 VC S Y N C 8 1 7 H N B 1 B 3 1 8 CN D 1 VDD TP3 CN1 4K74K74K74K74K7 [N/A] 4K7 R3 R4 R5 R6 R9 BLGND TP2 R1 R2 VDD GND TP1 VDD UM1903 Figure 43. STM32756G-EVAL 5.7 TFT LCD daughterboard
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 5
Text before table: B 7 G BNL LS _Y 1 2 1 3 B 4 5 6 B 6 1 4 4 [N /A D E B 3 3 4 B 5 9 1 5 E B V S Y NC C B 2 1 B 4 VC S Y N C 8 1 7 H N B 1 B 3 1 8 CN D 1 VDD TP3 CN1 4K74K74K74K74K7 [N/A] 4K7 R3 R4 R5 R6 R9 BLGND TP2 R1 R2 VDD GND TP1 VDD UM1903 Figure 43. STM32756G-EVAL 5.7 TFT LCD daughterboard
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 6
Text before table: G 4 2 5 G 6 G 1 1 3 1 4 G 5 G 3 R 5 2 6 L RD 1 1 2 G 4 2 R 4 4 0 U / 9 1 G 3 R 3 1 B 5 7 8 B 7 G BNL LS _Y 1 2 1 3 B 4 5 6 B 6 1 4 4 [N /A D E B 3 3 4 B 5 9 1 5 E B V S Y NC C B 2 1 B 4 VC S Y N C 8 1 7 H N B 1 B 3 1 8 CN D 1 VDD TP3 CN1 4K74K74K74K74K7 [N/A] 4K7 R3 R4 R5 R6 R9 BLGND TP2 R1 R2 VDD GND TP1 VDD UM1903 Figure 43. STM32756G-EVAL 5.7 TFT LCD daughterboard
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['5']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['5']
Connector mapping: {}
Processing row: ['6']
Processing table 7
Text before table: B 3 V S YB N C 1 0 3 4 R 3 C C R 0 2 5 2 6 B 2 H S 3 5 R 2 1] 06 0nF 107 0nF 102 0nR F8 VVA CD CJ 2 3 2 4 4.1 7uF 74 C C C C GB 50 2 1 2 2 GB 7 VDD 2 1 V LC EL DK G 4 1 9 2 0 G 6 6 2 2 L E D G 3 1 7 1 8 G 5 BLR VK7 D7 D G 7 5 2 3 L E D G 2 1 5 1 6 G 4 2 5 G 6 G 1 1 3 1 4 G 5 G 3 R 5 2 6 L RD 1 1 2 G 4 2 R 4 4 0 U / 9 1 G 3 R 3 1 B 5 7 8 B 7 G BNL LS _Y 1 2 1 3 B 4 5 6 B 6 1 4 4 [N /A D E B 3 3 4 B 5 9 1 5 E B V S Y NC C B 2 1 B 4 VC S Y N C 8 1 7 H N B 1 B 3 1 8 CN D 1 VDD TP3 CN1 4K74K74K74K74K7 [N/A] 4K7 R3 R4 R5 R6 R9 BLGND TP2 R1 R2 VDD GND TP1 VDD UM1903 Figure 43. STM32756G-EVAL 5.7 TFT LCD daughterboard
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['11\n16']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['61\n11']
Connector mapping: {}
Processing row: ['20\n24']
Processing row: ['28']
Processing row: ['32']
Processing row: ['36']
Processing row: ['37']
Processing row: ['39']
Processing page 68
Processing table 1
Text before table: Table 37. I/O assignment Appendix B STM32756G-EVAL I/O assignment STM32756G-EVAL I/O assignment UM1903
Defined connector GENERAL1 as no connectors in EVAL table name
Processing vertical table...
Header row 1: ['Pin\nNo.', 'Pin\nname', 'STM32756G-EVAL\nstandard', 'Motor control variant', 'Camera\nvariant']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN\nniP', 'eman\nniP', 'dradnats\nLAVE-G65723MTS', 'tnairav lortnoc rotoM', 'tnairav\naremaC']
Connector mapping: {}
Processing row: ['A1', 'PE4', 'A20/TRACED1', '-', '-']
Processing row: ['A2', 'PE3', 'A19/TRACED0', '-', '-']
Processing row: ['A3', 'PE2', 'A23/TRACECLK/MII_TXD3', '-', '-']
Processing row: ['A4', 'PG14', 'MII_TXD1', '-', '-']
Processing row: ['A5', 'PE1', 'NBL1', '-', '-']
Processing row: ['A6', 'PE0', 'NBL0', '-', '-']
Processing row: ['A7', 'PB8', 'Audio and EXPANDER and ACP and\nRF_I2C1_SCL', '-', '-']
Processing row: ['A8', 'PB5', 'ULPI_D7', '-', '-']
Processing row: ['A9', 'PB4', 'NJTRST', '-', '-']
Processing row: ['A10', 'PB3', 'JTDO/TRACESWO/\nMICROPHONE2_I2S3_CK', '-', '-']
Processing row: ['A11', 'PD7', 'NE1', '-', '-']
Processing row: ['A12', 'PC12', 'SDCARD_CK', '-', 'D9']
Processing row: ['A13', 'PA15', 'JTDI', '-', '-']
Processing row: ['A14', 'PA14', 'JTCK-SWCLK', '-', '-']
Processing row: ['A15', 'PA13', 'JTMS-SWDIO', '-', '-']
Processing row: ['B1', 'PE5', 'A21/TRACED2', '-', 'D6']
Processing row: ['B2', 'PE6', 'A22/SAI2_MCLK_B/TRACED3', '-', 'D7']
Processing row: ['B3', 'PG13', 'MII_TXD0', '-', '-']
Processing row: ['B4', 'PB9', 'Audio and EXPANDER and ACP and\nRF_I2C1_SDA', '-', '-']
Processing row: ['B5', 'PB7', 'LED3', '-', 'VSYNC']
Processing row: ['B6', 'PB6', 'QSPI_BK1_NCS', '-', '-']
Processing row: ['B7', 'PG15', 'SDNCAS', '-', '-']
Processing row: ['B8', 'PG11', 'MII_TX_EN', 'NTC_BYPASS_IO', '-']
Processing row: ['B9', 'PJ13', 'LCD_B1', '-', '-']
Processing row: ['B10', 'PJ12', 'LCD_B0', '-', '-']
Processing row: ['B11', 'PD6', 'NWAIT/MICROPHONE2_I2S3_SD', '-', 'D10']
Processing row: ['B12', 'PD0', 'D2', '-', '-']
Processing row: ['B13', 'PC11', 'SDCARD_D3', '-', 'D4']
Processing row: ['B14', 'PC10', 'SDCARD_D2/EXT_RESET', '-', 'D8']
Processing page 69
Processing table 1
Text before table: Table 37. I/O assignment (continued) UM1903 STM32756G-EVAL I/O assignment
Defined connector GENERAL1 as no connectors in EVAL table name
Processing vertical table...
Header row 1: ['Pin\nNo.', 'Pin\nname', 'STM32756G-EVAL\nstandard', 'Motor control variant', 'Camera\nvariant']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN\nniP', 'eman\nniP', 'dradnats\nLAVE-G65723MTS', 'tnairav lortnoc rotoM', 'tnairav\naremaC']
Connector mapping: {}
Processing row: ['B15', 'PA12', 'CAN1_TX/USB_FS1_DP', 'PFC_SYNC2_TIM1_ETR', '-']
Processing row: ['C1', 'V\nbat', 'V\nbat', '-', '-']
Processing row: ['C2', 'PI8-\nANTI\nTAMP2', 'EXPANDER_INT', '-', '-']
Processing row: ['C3', 'PI4', 'NBL2', '-', '-']
Processing row: ['C4', 'PK7', 'LCD_DE', '-', '-']
Processing row: ['C5', 'PK6', 'LCD_B7', '-', '-']
Processing row: ['C6', 'PK5', 'LCD_B6', '-', '-']
Processing row: ['C7', 'PG12', 'SPDIF_RX1', '-', '-']
Processing row: ['C8', 'PG10', 'NE3', '-', '-']
Processing row: ['C9', 'PJ14', 'LCD_B2', '-', '-']
Processing row: ['C10', 'PD5', 'NWE', '-', '-']
Processing row: ['C11', 'PD3', '-', '-', 'D5']
Processing row: ['C12', 'PD1', 'D3', '-', '-']
Processing row: ['C13', 'PI3', 'D27', '-', '-']
Processing row: ['C14', 'PI2', 'D26', '-', '-']
Processing row: ['C15', 'PA11', 'CAN1_RX/USB_FS1_DM', 'PFC_PWM_TIM1_1_CH4', '-']
Processing row: ['D1', 'PC13-\nANTI_TA\nMP', 'KEY_ TAMP1_WKUP2', '-', '-']
Processing row: ['D2', 'PF0', 'A0', '-', '-']
Processing row: ['D3', 'PI5', 'NBL3', '-', '-']
Processing row: ['D4', 'PI7', 'D29', '-', '-']
Processing row: ['D5', 'PI10', 'D31/MII_RX_ER', '-', '-']
Processing row: ['D6', 'PI6', 'D28', '-', '-']
Processing row: ['D7', 'PK4', 'LCD_B5', '-', '-']
Processing row: ['D8', 'PK3', 'LCD_B4', '-', '-']
Processing row: ['D9', 'PG9', 'SAI2_FS_B', '-', '-']
Processing row: ['D10', 'PJ15', 'LCD_B3', '-', '-']
Processing row: ['D11', 'PD4', 'NOE', '-', '-']
Processing row: ['D12', 'PD2', 'SDCARD_CMD', '-', 'D11']
Processing row: ['D13', 'PH15', 'D23', '-', '-']
Processing page 70
Processing table 1
Text before table: Table 37. I/O assignment (continued) STM32756G-EVAL I/O assignment UM1903
Defined connector GENERAL1 as no connectors in EVAL table name
Processing vertical table...
Header row 1: ['Pin\nNo.', 'Pin\nname', 'STM32756G-EVAL\nstandard', 'Motor control variant', 'Camera\nvariant']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN\nniP', 'eman\nniP', 'dradnats\nLAVE-G65723MTS', 'tnairav lortnoc rotoM', 'tnairav\naremaC']
Connector mapping: {}
Processing row: ['D14', 'PI1', 'D25', '-', '-']
Processing row: ['D15', 'PA10', 'RS232_IRDA_USART1_RX/USB_FS1_\nID', '-', '-']
Processing row: ['E1', 'PC14-\nOSC32_I\nN', 'OSC32_IN', '-', '-']
Processing row: ['E2', 'PF1', 'A1', '-', '-']
Processing row: ['E3', 'PI12', 'LCD_HSYNC', '-', '-']
Processing row: ['E4', 'PI9', 'D30', '-', '-']
Processing row: ['E5', 'PDR_ON', '-', '-', '-']
Processing row: ['E6', 'BOOT', 'BOOT', '-', '-']
Processing row: ['E7', 'VDD_3', '-', '-', '-']
Processing row: ['E8', 'VDD_11', '-', '-', '-']
Processing row: ['E9', 'VDD_10', '-', '-', '-']
Processing row: ['E10', 'VDD_15', '-', '-', '-']
Processing row: ['E11', 'VCAP2', '-', '-', '-']
Processing row: ['E12', 'PH13', 'D21', '-', '-']
Processing row: ['E13', 'PH14', 'D22', '-', '-']
Processing row: ['E14', 'PI0', 'D24', '-', '-']
Processing row: ['E15', 'PA9', 'RS232_IRDA_USART1_TX/\nUSB_FS1_VBUS', '-', '-']
Processing row: ['F1', 'PC15-\nOSC32_\nOUT', 'OSC32_OUT', '-', '-']
Processing row: ['F2', 'VSS_18', '-', '-', '-']
Processing row: ['F2', 'VSS_13', '-', '-', '-']
Processing row: ['F3', 'PI11', 'ULPI_DIR', '-', '-']
Processing row: ['F4', 'VDD_13', '-', '-', '-']
Processing row: ['F5', 'VDD_17', '-', '-', '-']
Processing row: ['F6', 'VSS_3', '-', '-', '-']
Processing row: ['F7', 'VSS_11', '-', '-', '-']
Processing row: ['F8', 'VSS_10', '-', '-', '-']
Processing row: ['F9', 'VSS_15', '-', '-', '-']
Processing row: ['F10', 'VSS 2', '-', '-', '-']
Processing row: ['F11', 'VDD_2', '-', '-', '-']
Processing page 71
Processing table 1
Text before table: Table 37. I/O assignment (continued) UM1903 STM32756G-EVAL I/O assignment
Defined connector GENERAL1 as no connectors in EVAL table name
Processing vertical table...
Header row 1: ['Pin\nNo.', 'Pin\nname', 'STM32756G-EVAL\nstandard', 'Motor control variant', 'Camera\nvariant']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN\nniP', 'eman\nniP', 'dradnats\nLAVE-G65723MTS', 'tnairav lortnoc rotoM', 'tnairav\naremaC']
Connector mapping: {}
Processing row: ['F12', 'PK1', 'LCD_G6', '-', '-']
Processing row: ['F13', 'PK2', 'LCD_G7', '-', '-']
Processing row: ['F14', 'PC9', 'SDCARD_D1', '-', 'D3']
Processing row: ['F15', 'PA8', 'Backlight_PWM_TIM1_CH1 /MII_MCO', 'PFC_SYNC1_TIM1_1_CH\n1', '-']
Processing row: ['G1', 'PH0 -\nOSC_IN', 'OSC_IN', '-', '-']
Processing row: ['G2', 'PF2', 'A2', '-', '-']
Processing row: ['G3', 'PI13', 'LCD_VSYNC', '-', '-']
Processing row: ['G4', 'PI15', 'LCD_R0', '-', '-']
Processing row: ['G5', 'VDD_18', '-', '-', '-']
Processing row: ['G6', 'VSS_17', '-', '-', '-']
Processing row: ['G10', 'VSS_9', '-', '-', '-']
Processing row: ['G11', 'VDDUSB', '-', '-', '-']
Processing row: ['G12', 'PJ11', 'LCD_G4', '-', '-']
Processing row: ['G13', 'PK0', 'LCD_G5', '-', '-']
Processing row: ['G14', 'PC8', 'SDCARD_D0', 'WH_TIM8_CH3', 'D2']
Processing row: ['G15', 'PC7', 'MIC_CK_OUT_TIM8_CH2', 'VH_TIM8_CH2', 'D1']
Processing row: ['H1', 'PH1 -\nOSC_OU\nT', 'OSC_OUT', '-', '-']
Processing row: ['H2', 'PF3', 'A3', '-', '-']
Processing row: ['H3', 'PI14', 'LCD_CLK', '-', '-']
Processing row: ['H4', 'PH4', 'ULPI_NXT', '-', '-']
Processing row: ['H5', 'VDD_5', '-', '-', '-']
Processing row: ['H6', 'VSS_5', '-', '-', '-']
Processing row: ['H10', 'VSS_20', '-', '-', '-']
Processing row: ['H11', 'VDD_20', '-', '-', '-']
Processing row: ['H12', 'PJ8', 'LCD_G1', '-', '-']
Processing row: ['H13', 'PJ10', 'LCD_G3', '-', '-']
Processing row: ['H14', 'PG8', 'SDCLK/MII_PPS_OUT', '-', '-']
Processing row: ['H15', 'PC6', 'MIC_CK_IN_TIM8_CH1', 'UH_TIM8_CH1', 'D0']
Processing row: ['J1', 'NRST', 'NRST', '-', '-']
Processing row: ['J2', 'PF4', 'A4', '-', '-']
Processing row: ['J3', 'PH5', 'SDNWE', '-', '-']
Processing page 72
Processing table 1
Text before table: Table 37. I/O assignment (continued) STM32756G-EVAL I/O assignment UM1903
Defined connector GENERAL1 as no connectors in EVAL table name
Processing vertical table...
Header row 1: ['Pin\nNo.', 'Pin\nname', 'STM32756G-EVAL\nstandard', 'Motor control variant', 'Camera\nvariant']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN\nniP', 'eman\nniP', 'dradnats\nLAVE-G65723MTS', 'tnairav lortnoc rotoM', 'tnairav\naremaC']
Connector mapping: {}
Processing row: ['J4', 'PH3', 'SDNE0/MII_COL', '-', '-']
Processing row: ['J5', 'VDD_12', '-', '-', '-']
Processing row: ['J6', 'VSS_12', '-', '-', '-']
Processing row: ['J10', 'VSS_8', '-', '-', '-']
Processing row: ['J11', 'VDD_8', '-', '-', '-']
Processing row: ['J12', 'PJ7', 'LCD_G0', '-', '-']
Processing row: ['J13', 'PJ9', 'LCD_G2', '-', '-']
Processing row: ['J14', 'PG7', 'MII_MDC(GPIO)', '-', '-']
Processing row: ['J15', 'PG6', 'MII_MDIO(GPIO)', '-', '-']
Processing row: ['K1', 'PF7', 'QSPI_BK1_IO2', '-', '-']
Processing row: ['K2', 'PF6', 'QSPI_BK1_IO3', '-', '-']
Processing row: ['K3', 'PF5', 'A5', '-', '-']
Processing row: ['K4', 'PH2', 'SDCKE0', '-', '-']
Processing row: ['K5', 'VDD_4', '-', '-', '-']
Processing row: ['K6', 'VSS_4', '-', '-', '-']
Processing row: ['K7', 'VSS_6', '-', '-', '-']
Processing row: ['K8', 'VSS_7', '-', '-', '-']
Processing row: ['K9', 'VSS_1', '-', '-', '-']
Processing row: ['K10', 'VSS_14', '-', '-', '-']
Processing row: ['K11', 'VDD_14', '-', '-', '-']
Processing row: ['K12', 'PJ6', 'LCD_R7', '-', '-']
Processing row: ['K13', 'PD15', 'D1', '-', '-']
Processing row: ['K14', 'PB13', 'ULPI_D6/USB_FS2_VBUS', '-', '-']
Processing row: ['K15', 'PD10', 'D15', '-', '-']
Processing row: ['L1', 'PF10', 'LED1/POT_ADC3_IN8', '-', '-']
Processing row: ['L2', 'PF9', 'QSPI_BK1_IO1', '-', '-']
Processing row: ['L3', 'PF8', 'QSPI_BK1_IO0', '-', '-']
Processing row: ['L4', 'PC3', 'MII_TX_CLK', 'CURRENT_C_ADC3_123_\nIN13', '-']
Processing row: ['L5', 'BYPASS\n_REG', '-', '-', '-']
Processing row: ['L6', 'VSS_19', '-', '-', '-']
Processing row: ['L7', 'VDD_19', '-', '-', '-']
Processing row: ['L8', 'VDD_6', '-', '-', '-']
Processing row: ['L9', 'VDD_7', '-', '-', '-']
Processing page 73
Processing table 1
Text before table: Table 37. I/O assignment (continued) UM1903 STM32756G-EVAL I/O assignment
Defined connector GENERAL1 as no connectors in EVAL table name
Processing vertical table...
Header row 1: ['Pin\nNo.', 'Pin\nname', 'STM32756G-EVAL\nstandard', 'Motor control variant', 'Camera\nvariant']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN\nniP', 'eman\nniP', 'dradnats\nLAVE-G65723MTS', 'tnairav lortnoc rotoM', 'tnairav\naremaC']
Connector mapping: {}
Processing row: ['L10', 'VDD_1', '-', '-', '-']
Processing row: ['L11', 'VCAP1', '-', '-', '-']
Processing row: ['L12', 'PD14', 'D0', '-', '-']
Processing row: ['L13', 'PB12', 'ULPI_D5/USB_FS2_ID', '-', '-']
Processing row: ['L14', 'PD9', 'D14', '-', '-']
Processing row: ['L15', 'PD8', 'D13', '-', '-']
Processing row: ['M1', 'VSSA', '-', '-', '-']
Processing row: ['M2', 'PC0', 'ULPI_STP', '-', '-']
Processing row: ['M3', 'PC1', 'SAI1_SD_A/MII_MDC', 'CURRENT_A_ADC1_123_\nIN11', '-']
Processing row: ['M4', 'PC2', 'MII_TXD2', 'CURRENT_B_ADC2_123_\nIN12', '-']
Processing row: ['M5', 'PB2', 'QSPI_CLK', '-', '-']
Processing row: ['M6', 'PF12', 'A6', '-', '-']
Processing row: ['M7', 'PG1', 'A11', '-', '-']
Processing row: ['M8', 'PF15', 'A9', '-', '-']
Processing row: ['M9', 'PJ4', 'LCD_R5', '-', '-']
Processing row: ['M10', 'PD12', 'A17', '-', '-']
Processing row: ['M11', 'PD13', 'A18', '-', '-']
Processing row: ['M12', 'PG3', 'A13', '-', '-']
Processing row: ['M13', 'PG2', 'A12', '-', '-']
Processing row: ['M14', 'PJ5', 'LCD_R6', '-', '-']
Processing row: ['M15', 'PH12', 'D20', '-', '-']
Processing row: ['N1', 'VREF-', '-', '-', '-']
Processing row: ['N2', 'PA1', 'MII_RX_CLK', 'ENCODER_B_TIM5_5_CH\n2', '-']
Processing row: ['N3', 'PA0-\nWKUP', 'SAI2_SD_B/MII_CRS', 'ENCODER_A_TIM5_5_CH\n1', '-']
Processing row: ['N4', 'PA4', '-', 'DAC_OUT1', 'HSYNC']
Processing row: ['N5', 'PC4', 'MII_RXD0', 'BUSVOLTAGE_ADC12_IN\n14', '-']
Processing row: ['N6', 'PF13', 'A7', '-', '-']
Processing row: ['N7', 'PG0', 'A10', '-', '-']
Processing row: ['N8', 'PJ3', 'LCD_R4', '-', '-']
Processing row: ['N9', 'PE8', 'D5', '-', '-']
Processing page 74
Processing table 1
Text before table: Table 37. I/O assignment (continued) STM32756G-EVAL I/O assignment UM1903
Defined connector GENERAL1 as no connectors in EVAL table name
Processing vertical table...
Header row 1: ['Pin\nNo.', 'Pin\nname', 'STM32756G-EVAL\nstandard', 'Motor control variant', 'Camera\nvariant']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN\nniP', 'eman\nniP', 'dradnats\nLAVE-G65723MTS', 'tnairav lortnoc rotoM', 'tnairav\naremaC']
Connector mapping: {}
Processing row: ['N10', 'PD11', 'A16', '-', '-']
Processing row: ['N11', 'PG5', 'A15(BA1)', '-', '-']
Processing row: ['N12', 'PG4', 'A14(BA0)', '-', '-']
Processing row: ['N13', 'PH7', 'MII_RXD3', '-', '-']
Processing row: ['N14', 'PH9', 'D17', '-', '-']
Processing row: ['N15', 'PH11', 'D19', '-', '-']
Processing row: ['P1', 'VREF+', '-', '-', '-']
Processing row: ['P2', 'PA2', 'SAI2_SCK_B/MII_MDIO', 'INDEX_TIM5_5_CH3', '-']
Processing row: ['P3', 'PA6', '-', 'STOP_TIM8_BKIN', 'PIXCLK']
Processing row: ['P4', 'PA5', 'ULPI_CK', 'DAC_OUT2', '-']
Processing row: ['P5', 'PC5', 'MII_RXD1', 'HEATSINK_ADC12_IN15', '-']
Processing row: ['P6', 'PF14', 'A8', '-', '-']
Processing row: ['P7', 'PJ2', 'LCD_R3', '-', '-']
Processing row: ['P8', 'PF11', 'SDNRAS', '-', '-']
Processing row: ['P9', 'PE9', 'D6', '-', '-']
Processing row: ['P10', 'PE11', 'D8', '-', '-']
Processing row: ['P11', 'PE14', 'D11', '-', '-']
Processing row: ['P12', 'PB10', 'ULPI_D3', '-', '-']
Processing row: ['P13', 'PH6', 'MII_RXD2', 'DISSIPATIVE_BRAKE_TI\nM2_12_CH1', '-']
Processing row: ['P14', 'PH8', 'D16', '-', '-']
Processing row: ['P15', 'PH10', 'D18', '-', '-']
Processing row: ['R1', 'VDDA', '-', '-', '-']
Processing row: ['R2', 'PA3', 'ULPI_D0', '-', '-']
Processing row: ['R3', 'PA7', 'MII_RX_DV', 'UL_TIM8_CH1N', '-']
Processing row: ['R4', 'PB1', 'ULPI_D2', 'WL_TIM8_CH3N', '-']
Processing row: ['R5', 'PB0', 'ULPI_D1', 'VL_TIM8_CH2N', '-']
Processing row: ['R6', 'PJ0', 'LCD_R1', '-', '-']
Processing row: ['R7', 'PJ1', 'LCD_R2', '-', '-']
Processing row: ['R8', 'PE7', 'D4', '-', '-']
Processing row: ['R9', 'PE10', 'D7', '-', '-']
Processing row: ['R10', 'PE12', 'D9', '-', '-']
Processing row: ['R11', 'PE15', 'D12', '-', '-']
Processing row: ['R12', 'PE13', 'D10', '-', '-']
Processing page 75
Processing table 1
Text before table: Table 37. I/O assignment (continued) UM1903 STM32756G-EVAL I/O assignment
Defined connector GENERAL1 as no connectors in EVAL table name
Processing vertical table...
Header row 1: ['Pin\nNo.', 'Pin\nname', 'STM32756G-EVAL\nstandard', 'Motor control variant', 'Camera\nvariant']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN\nniP', 'eman\nniP', 'dradnats\nLAVE-G65723MTS', 'tnairav lortnoc rotoM', 'tnairav\naremaC']
Connector mapping: {}
Processing row: ['R13', 'PB11', 'ULPI_D4', '-', '-']
Processing row: ['R14', 'PB14', 'USB_FS2_DM', '-', '-']
Processing row: ['R15', 'PB15', 'USB_FS2_DP', '-', '-']
Processing page 76
Processing table 1
Text before table: Table 38. Mechanical dimensions Figure 44. Mechanical dimensions Appendix C Mechanical dimensions Mechanical dimensions UM1903
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['A1', '68.58', 'E4', '114.18', 'My', '24.43']
Processing row: ['A2', '48.62', 'e', '116.5', 'P1', '16.94']
Detected connector: P1 at position 4
Processing row: ['a', '1.27', 'H', '25', 'P2', '55.37']
Detected connector: P2 at position 4
Assigned pin position 3 to connector at position 4
No pin name found for connector P2. Set pin 25 as '// Pin not routed'
Processing row: ['D', '4.5', 'Lx1', '21.36', 'Q1', '46.77']
Processing row: ['d', '3.5', 'Lx2', '32.64', 'Q2', '9.98']
Processing row: ['E1', '55', 'Ly1', '5', 'X', '157']
Processing row: ['E2', '68', 'Ly2', '6.4', 'Y', '172.72']
Processing row: ['E3', '107', 'Mx', '20.1', '-', '-']
Processing page 77
Processing page 78
Processing table 1
Text before table: Table 39. Document Revision History 7 Revision History Revision History UM1903
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Date', 'Version', 'Revision Details']
Processing page 79
Connector pin mappings before ensuring all pins: {'JP13': {}, '(CN21)': {}, 'CN6)': {}, '(CN14)': {}, '(CN13)': {}, '(CN8)': {}, 'jack(CN17)': {}, 'CN5': {1: '// Pin not routed', 3: 'PH0', 5: '// Pin not routed', 7: 'PF6', 9: 'PF10', 11: 'PC0', 13: 'PA2', 15: 'PA0', 17: 'PF8', 19: '// Pin not routed', 21: 'PA4', 23: 'PC2', 25: 'PC4', 27: 'PC3', 29: 'PB2', 31: 'PJ3', 33: 'PB10', 35: 'PB14', 37: 'PH6', 39: '// Pin not routed', 41: 'PB12', 43: 'PB13', 45: 'PJ9', 47: 'PG7', 49: '// Pin not routed', 51: 'PG6', 53: 'PJ7', 55: 'PJ10', 57: 'PJ8', 59: '// Pin not routed', 2: 'PI11', 4: 'PB5', 6: 'PH1', 8: 'PF7', 10: '// Pin not routed', 12: 'PF9', 14: 'PA1', 16: 'PC1', 18: 'PA3', 20: 'PA6', 22: 'PA7', 24: 'PA5', 26: 'PB1', 28: 'PH4', 30: '// Pin not routed', 32: 'PI14', 34: 'PJ4', 36: 'PB11', 38: 'PB15', 40: 'PH7', 42: 'PJ5', 44: 'PJ6', 46: 'PC5', 48: '// Pin not routed', 50: '// Pin not routed', 52: 'PB0', 54: 'PJ0', 56: 'PJ2', 58: 'PJ1', 60: '// Pin not routed'}, 'JP18': {}, 'JP17': {}, 'JP21': {}, 'JP22': {}, 'JP10': {}, 'JP23': {}, 'JP24': {}, 'CN1': {1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed', 21: '// Pin not routed', 22: '// Pin not routed', 23: '// Pin not routed', 24: '// Pin not routed', 25: '// Pin not routed', 26: '// Pin not routed', 27: '// Pin not routed', 28: '// Pin not routed', 29: '// Pin not routed', 30: '// Pin not routed', 31: '// Pin not routed', 32: '// Pin not routed', 33: '// Pin not routed', 34: '// Pin not routed'}, 'CN2': {1: 'PB9', 5: '// Pin not routed', 2: '// Pin not routed', 6: '// Pin not routed', 3: 'PB8', 7: '// Pin not routed', 4: 'PC10', 8: '// Pin not routed'}, 'CN3': {1: 'PF10', 2: '// Pin not routed'}, 'CN4': {1: '// Pin not routed', 21: '// Pin not routed', 2: '// Pin not routed', 22: '// Pin not routed', 3: '// Pin not routed', 23: 'PC6', 4: '// Pin not routed', 24: 'PC7', 5: 'PD6', 25: 'PC8', 6: 'PD2', 26: 'PC9', 7: '// Pin not routed', 27: 'PC11', 8: '// Pin not routed', 28: 'PD3', 9: 'PC10', 29: 'PE5', 10: 'PC12', 30: 'PE6', 11: '// Pin not routed', 31: 'PA4', 12: '// Pin not routed', 32: 'PB7', 13: 'PB8', 33: 'PA6', 14: 'PB9', 34: '// Pin not routed', 15: '// Pin not routed', 35: '// Pin not routed', 16: '// Pin not routed', 36: '// Pin not routed', 17: '// Pin not routed', 37: '// Pin not routed', 18: '// Pin not routed', 38: '// Pin not routed', 19: '// Pin not routed', 39: '// Pin not routed', 20: '// Pin not routed', 40: '// Pin not routed'}, 'CN6': {1: '// Pin not routed', 3: 'PC15', 5: 'PI15', 7: 'PI12', 9: 'PI8', 11: 'PK6', 13: 'PK4', 15: 'PG12', 17: 'PG9', 19: '// Pin not routed', 21: 'PB7', 23: 'PD3', 25: 'PG13', 27: 'PJ12', 29: 'PG14', 31: 'PB8', 33: 'PG11', 35: 'PJ11', 37: 'PK0', 39: '// Pin not routed', 41: 'PA11', 43: 'PA9', 45: 'PB3', 47: 'PD6', 49: '// Pin not routed', 51: 'PC8', 53: 'PC11', 55: 'PC10', 57: 'PD2', 59: '// Pin not routed', 2: 'PI13', 4: 'PC14', 6: 'PC13', 8: 'PK7', 10: '// Pin not routed', 12: 'PK5', 14: 'PB9', 16: 'PK3', 18: 'PB6', 20: 'PJ14', 22: 'PJ15', 24: 'PB4', 26: 'PJ13', 28: 'PC12', 30: '// Pin not routed', 32: 'PA15', 34: 'PK1', 36: 'PA14', 38: 'PK2', 40: 'PA13', 42: 'PA12', 44: 'PA10', 46: 'PC9', 48: '// Pin not routed', 50: '// Pin not routed', 52: 'PA8', 54: '// Pin not routed', 56: 'PC7', 58: 'PC6', 60: '// Pin not routed'}, 'CN7': {1: '// Pin not routed', 6: '// Pin not routed', 2: 'PA10', 7: '// Pin not routed', 3: 'PA9', 8: '// Pin not routed', 4: '// Pin not routed', 9: '// Pin not routed', 5: '// Pin not routed'}, 'GENERAL1': {1: '// Pin not routed', 4: '// Pin not routed', 2: '// Pin not routed', 5: '// Pin not routed', 3: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed'}, 'CN10': {1: 'PH3', 3: 'PF13', 5: 'PF12', 7: 'PG1', 9: '// Pin not routed', 11: 'PE7', 13: 'PE10', 15: 'PE12', 17: 'PE15', 19: 'PE13', 21: 'PD11', 23: 'PD12', 25: 'PG5', 27: 'PH11', 29: '// Pin not routed', 31: 'PD13', 33: 'PG2', 35: 'PD8', 37: 'PD9', 39: 'PD14', 2: 'PH5', 4: 'PF14', 6: 'PG0', 8: 'PF11', 10: '// Pin not routed', 12: 'PE9', 14: 'PE8', 16: 'PE11', 18: 'PF15', 20: 'PE14', 22: 'PH8', 24: 'PH10', 26: 'PH9', 28: 'PG4', 30: '// Pin not routed', 32: 'PH12', 34: 'PG3', 36: 'PD10', 38: 'PD15', 40: 'PG8'}, 'CN11': {1: 'PF5', 3: 'PF4', 5: 'PF3', 7: 'PE6', 9: '// Pin not routed', 11: 'PE4', 13: 'PE3', 15: 'PI5', 17: 'PI4', 19: 'PG15', 21: 'PI10', 23: 'PE1', 25: 'PE0', 27: 'PG10', 29: '// Pin not routed', 31: 'PD0', 33: 'PI2', 35: 'PI1', 37: 'PI0', 39: 'PH13', 2: 'PH2', 4: 'PE5', 6: 'PD6', 8: 'PF2', 10: '// Pin not routed', 12: 'PF1', 14: 'PF0', 16: 'PE2', 18: 'PI7', 20: 'PI9', 22: 'PI6', 24: 'PD7', 26: 'PD5', 28: 'PD4', 30: '// Pin not routed', 32: 'PD1', 34: 'PI3', 36: 'PH15', 38: 'PH14', 40: '// Pin not routed'}, 'CN12': {1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed'}, 'CN15': {1: '// Pin not routed', 2: '// Pin not routed', 3: 'PB4', 4: '// Pin not routed', 5: 'PA15', 6: '// Pin not routed', 7: 'PA13', 8: '// Pin not routed', 9: 'PA14', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: 'PB3', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed'}, 'CN16': {1: 'PC10', 6: '// Pin not routed', 2: 'PC11', 7: 'PC8', 3: 'PD2', 8: 'PC9', 4: '// Pin not routed', 9: '// Pin not routed', 5: 'PC12', 10: '// Pin not routed'}, 'CN24': {1: '// Pin not routed', 4: '// Pin not routed', 2: '// Pin not routed', 5: '// Pin not routed', 3: '// Pin not routed', 6: '// Pin not routed'}, 'CN28': {1: 'PG12', 3: '// Pin not routed', 2: '// Pin not routed'}, 'CN22': {}, 'P1': {}, 'P2': {25: '// Pin not routed'}}
Added missing pin 1 to connector P2 with '// Pin not routed'.
Added missing pin 2 to connector P2 with '// Pin not routed'.
Added missing pin 3 to connector P2 with '// Pin not routed'.
Added missing pin 4 to connector P2 with '// Pin not routed'.
Added missing pin 5 to connector P2 with '// Pin not routed'.
Added missing pin 6 to connector P2 with '// Pin not routed'.
Added missing pin 7 to connector P2 with '// Pin not routed'.
Added missing pin 8 to connector P2 with '// Pin not routed'.
Added missing pin 9 to connector P2 with '// Pin not routed'.
Added missing pin 10 to connector P2 with '// Pin not routed'.
Added missing pin 11 to connector P2 with '// Pin not routed'.
Added missing pin 12 to connector P2 with '// Pin not routed'.
Added missing pin 13 to connector P2 with '// Pin not routed'.
Added missing pin 14 to connector P2 with '// Pin not routed'.
Added missing pin 15 to connector P2 with '// Pin not routed'.
Added missing pin 16 to connector P2 with '// Pin not routed'.
Added missing pin 17 to connector P2 with '// Pin not routed'.
Added missing pin 18 to connector P2 with '// Pin not routed'.
Added missing pin 19 to connector P2 with '// Pin not routed'.
Added missing pin 20 to connector P2 with '// Pin not routed'.
Added missing pin 21 to connector P2 with '// Pin not routed'.
Added missing pin 22 to connector P2 with '// Pin not routed'.
Added missing pin 23 to connector P2 with '// Pin not routed'.
Added missing pin 24 to connector P2 with '// Pin not routed'.
Connector pin mappings after ensuring all pins: {'JP13': {}, '(CN21)': {}, 'CN6)': {}, '(CN14)': {}, '(CN13)': {}, '(CN8)': {}, 'jack(CN17)': {}, 'CN5': {1: '// Pin not routed', 3: 'PH0', 5: '// Pin not routed', 7: 'PF6', 9: 'PF10', 11: 'PC0', 13: 'PA2', 15: 'PA0', 17: 'PF8', 19: '// Pin not routed', 21: 'PA4', 23: 'PC2', 25: 'PC4', 27: 'PC3', 29: 'PB2', 31: 'PJ3', 33: 'PB10', 35: 'PB14', 37: 'PH6', 39: '// Pin not routed', 41: 'PB12', 43: 'PB13', 45: 'PJ9', 47: 'PG7', 49: '// Pin not routed', 51: 'PG6', 53: 'PJ7', 55: 'PJ10', 57: 'PJ8', 59: '// Pin not routed', 2: 'PI11', 4: 'PB5', 6: 'PH1', 8: 'PF7', 10: '// Pin not routed', 12: 'PF9', 14: 'PA1', 16: 'PC1', 18: 'PA3', 20: 'PA6', 22: 'PA7', 24: 'PA5', 26: 'PB1', 28: 'PH4', 30: '// Pin not routed', 32: 'PI14', 34: 'PJ4', 36: 'PB11', 38: 'PB15', 40: 'PH7', 42: 'PJ5', 44: 'PJ6', 46: 'PC5', 48: '// Pin not routed', 50: '// Pin not routed', 52: 'PB0', 54: 'PJ0', 56: 'PJ2', 58: 'PJ1', 60: '// Pin not routed'}, 'JP18': {}, 'JP17': {}, 'JP21': {}, 'JP22': {}, 'JP10': {}, 'JP23': {}, 'JP24': {}, 'CN1': {1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed', 21: '// Pin not routed', 22: '// Pin not routed', 23: '// Pin not routed', 24: '// Pin not routed', 25: '// Pin not routed', 26: '// Pin not routed', 27: '// Pin not routed', 28: '// Pin not routed', 29: '// Pin not routed', 30: '// Pin not routed', 31: '// Pin not routed', 32: '// Pin not routed', 33: '// Pin not routed', 34: '// Pin not routed'}, 'CN2': {1: 'PB9', 5: '// Pin not routed', 2: '// Pin not routed', 6: '// Pin not routed', 3: 'PB8', 7: '// Pin not routed', 4: 'PC10', 8: '// Pin not routed'}, 'CN3': {1: 'PF10', 2: '// Pin not routed'}, 'CN4': {1: '// Pin not routed', 21: '// Pin not routed', 2: '// Pin not routed', 22: '// Pin not routed', 3: '// Pin not routed', 23: 'PC6', 4: '// Pin not routed', 24: 'PC7', 5: 'PD6', 25: 'PC8', 6: 'PD2', 26: 'PC9', 7: '// Pin not routed', 27: 'PC11', 8: '// Pin not routed', 28: 'PD3', 9: 'PC10', 29: 'PE5', 10: 'PC12', 30: 'PE6', 11: '// Pin not routed', 31: 'PA4', 12: '// Pin not routed', 32: 'PB7', 13: 'PB8', 33: 'PA6', 14: 'PB9', 34: '// Pin not routed', 15: '// Pin not routed', 35: '// Pin not routed', 16: '// Pin not routed', 36: '// Pin not routed', 17: '// Pin not routed', 37: '// Pin not routed', 18: '// Pin not routed', 38: '// Pin not routed', 19: '// Pin not routed', 39: '// Pin not routed', 20: '// Pin not routed', 40: '// Pin not routed'}, 'CN6': {1: '// Pin not routed', 3: 'PC15', 5: 'PI15', 7: 'PI12', 9: 'PI8', 11: 'PK6', 13: 'PK4', 15: 'PG12', 17: 'PG9', 19: '// Pin not routed', 21: 'PB7', 23: 'PD3', 25: 'PG13', 27: 'PJ12', 29: 'PG14', 31: 'PB8', 33: 'PG11', 35: 'PJ11', 37: 'PK0', 39: '// Pin not routed', 41: 'PA11', 43: 'PA9', 45: 'PB3', 47: 'PD6', 49: '// Pin not routed', 51: 'PC8', 53: 'PC11', 55: 'PC10', 57: 'PD2', 59: '// Pin not routed', 2: 'PI13', 4: 'PC14', 6: 'PC13', 8: 'PK7', 10: '// Pin not routed', 12: 'PK5', 14: 'PB9', 16: 'PK3', 18: 'PB6', 20: 'PJ14', 22: 'PJ15', 24: 'PB4', 26: 'PJ13', 28: 'PC12', 30: '// Pin not routed', 32: 'PA15', 34: 'PK1', 36: 'PA14', 38: 'PK2', 40: 'PA13', 42: 'PA12', 44: 'PA10', 46: 'PC9', 48: '// Pin not routed', 50: '// Pin not routed', 52: 'PA8', 54: '// Pin not routed', 56: 'PC7', 58: 'PC6', 60: '// Pin not routed'}, 'CN7': {1: '// Pin not routed', 6: '// Pin not routed', 2: 'PA10', 7: '// Pin not routed', 3: 'PA9', 8: '// Pin not routed', 4: '// Pin not routed', 9: '// Pin not routed', 5: '// Pin not routed'}, 'GENERAL1': {1: '// Pin not routed', 4: '// Pin not routed', 2: '// Pin not routed', 5: '// Pin not routed', 3: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed'}, 'CN10': {1: 'PH3', 3: 'PF13', 5: 'PF12', 7: 'PG1', 9: '// Pin not routed', 11: 'PE7', 13: 'PE10', 15: 'PE12', 17: 'PE15', 19: 'PE13', 21: 'PD11', 23: 'PD12', 25: 'PG5', 27: 'PH11', 29: '// Pin not routed', 31: 'PD13', 33: 'PG2', 35: 'PD8', 37: 'PD9', 39: 'PD14', 2: 'PH5', 4: 'PF14', 6: 'PG0', 8: 'PF11', 10: '// Pin not routed', 12: 'PE9', 14: 'PE8', 16: 'PE11', 18: 'PF15', 20: 'PE14', 22: 'PH8', 24: 'PH10', 26: 'PH9', 28: 'PG4', 30: '// Pin not routed', 32: 'PH12', 34: 'PG3', 36: 'PD10', 38: 'PD15', 40: 'PG8'}, 'CN11': {1: 'PF5', 3: 'PF4', 5: 'PF3', 7: 'PE6', 9: '// Pin not routed', 11: 'PE4', 13: 'PE3', 15: 'PI5', 17: 'PI4', 19: 'PG15', 21: 'PI10', 23: 'PE1', 25: 'PE0', 27: 'PG10', 29: '// Pin not routed', 31: 'PD0', 33: 'PI2', 35: 'PI1', 37: 'PI0', 39: 'PH13', 2: 'PH2', 4: 'PE5', 6: 'PD6', 8: 'PF2', 10: '// Pin not routed', 12: 'PF1', 14: 'PF0', 16: 'PE2', 18: 'PI7', 20: 'PI9', 22: 'PI6', 24: 'PD7', 26: 'PD5', 28: 'PD4', 30: '// Pin not routed', 32: 'PD1', 34: 'PI3', 36: 'PH15', 38: 'PH14', 40: '// Pin not routed'}, 'CN12': {1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed'}, 'CN15': {1: '// Pin not routed', 2: '// Pin not routed', 3: 'PB4', 4: '// Pin not routed', 5: 'PA15', 6: '// Pin not routed', 7: 'PA13', 8: '// Pin not routed', 9: 'PA14', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: 'PB3', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed'}, 'CN16': {1: 'PC10', 6: '// Pin not routed', 2: 'PC11', 7: 'PC8', 3: 'PD2', 8: 'PC9', 4: '// Pin not routed', 9: '// Pin not routed', 5: 'PC12', 10: '// Pin not routed'}, 'CN24': {1: '// Pin not routed', 4: '// Pin not routed', 2: '// Pin not routed', 5: '// Pin not routed', 3: '// Pin not routed', 6: '// Pin not routed'}, 'CN28': {1: 'PG12', 3: '// Pin not routed', 2: '// Pin not routed'}, 'CN22': {}, 'P1': {}, 'P2': {25: '// Pin not routed', 1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed', 21: '// Pin not routed', 22: '// Pin not routed', 23: '// Pin not routed', 24: '// Pin not routed'}}
Excluding connector JP13 as all pins are '// Pin not routed'
Excluding connector (CN21) as all pins are '// Pin not routed'
Excluding connector CN6) as all pins are '// Pin not routed'
Excluding connector (CN14) as all pins are '// Pin not routed'
Excluding connector (CN13) as all pins are '// Pin not routed'
Excluding connector (CN8) as all pins are '// Pin not routed'
Excluding connector jack(CN17) as all pins are '// Pin not routed'
Excluding connector JP18 as all pins are '// Pin not routed'
Excluding connector JP17 as all pins are '// Pin not routed'
Excluding connector JP21 as all pins are '// Pin not routed'
Excluding connector JP22 as all pins are '// Pin not routed'
Excluding connector JP10 as all pins are '// Pin not routed'
Excluding connector JP23 as all pins are '// Pin not routed'
Excluding connector JP24 as all pins are '// Pin not routed'
Excluding connector CN1 as all pins are '// Pin not routed'
Excluding connector GENERAL1 as all pins are '// Pin not routed'
Excluding connector CN12 as all pins are '// Pin not routed'
Excluding connector CN24 as all pins are '// Pin not routed'
Excluding connector CN22 as all pins are '// Pin not routed'
Excluding connector P1 as all pins are '// Pin not routed'
Excluding connector P2 as all pins are '// Pin not routed'
Connector pin mappings after filtering: {'CN5': {1: '// Pin not routed', 3: 'PH0', 5: '// Pin not routed', 7: 'PF6', 9: 'PF10', 11: 'PC0', 13: 'PA2', 15: 'PA0', 17: 'PF8', 19: '// Pin not routed', 21: 'PA4', 23: 'PC2', 25: 'PC4', 27: 'PC3', 29: 'PB2', 31: 'PJ3', 33: 'PB10', 35: 'PB14', 37: 'PH6', 39: '// Pin not routed', 41: 'PB12', 43: 'PB13', 45: 'PJ9', 47: 'PG7', 49: '// Pin not routed', 51: 'PG6', 53: 'PJ7', 55: 'PJ10', 57: 'PJ8', 59: '// Pin not routed', 2: 'PI11', 4: 'PB5', 6: 'PH1', 8: 'PF7', 10: '// Pin not routed', 12: 'PF9', 14: 'PA1', 16: 'PC1', 18: 'PA3', 20: 'PA6', 22: 'PA7', 24: 'PA5', 26: 'PB1', 28: 'PH4', 30: '// Pin not routed', 32: 'PI14', 34: 'PJ4', 36: 'PB11', 38: 'PB15', 40: 'PH7', 42: 'PJ5', 44: 'PJ6', 46: 'PC5', 48: '// Pin not routed', 50: '// Pin not routed', 52: 'PB0', 54: 'PJ0', 56: 'PJ2', 58: 'PJ1', 60: '// Pin not routed'}, 'CN2': {1: 'PB9', 5: '// Pin not routed', 2: '// Pin not routed', 6: '// Pin not routed', 3: 'PB8', 7: '// Pin not routed', 4: 'PC10', 8: '// Pin not routed'}, 'CN3': {1: 'PF10', 2: '// Pin not routed'}, 'CN4': {1: '// Pin not routed', 21: '// Pin not routed', 2: '// Pin not routed', 22: '// Pin not routed', 3: '// Pin not routed', 23: 'PC6', 4: '// Pin not routed', 24: 'PC7', 5: 'PD6', 25: 'PC8', 6: 'PD2', 26: 'PC9', 7: '// Pin not routed', 27: 'PC11', 8: '// Pin not routed', 28: 'PD3', 9: 'PC10', 29: 'PE5', 10: 'PC12', 30: 'PE6', 11: '// Pin not routed', 31: 'PA4', 12: '// Pin not routed', 32: 'PB7', 13: 'PB8', 33: 'PA6', 14: 'PB9', 34: '// Pin not routed', 15: '// Pin not routed', 35: '// Pin not routed', 16: '// Pin not routed', 36: '// Pin not routed', 17: '// Pin not routed', 37: '// Pin not routed', 18: '// Pin not routed', 38: '// Pin not routed', 19: '// Pin not routed', 39: '// Pin not routed', 20: '// Pin not routed', 40: '// Pin not routed'}, 'CN6': {1: '// Pin not routed', 3: 'PC15', 5: 'PI15', 7: 'PI12', 9: 'PI8', 11: 'PK6', 13: 'PK4', 15: 'PG12', 17: 'PG9', 19: '// Pin not routed', 21: 'PB7', 23: 'PD3', 25: 'PG13', 27: 'PJ12', 29: 'PG14', 31: 'PB8', 33: 'PG11', 35: 'PJ11', 37: 'PK0', 39: '// Pin not routed', 41: 'PA11', 43: 'PA9', 45: 'PB3', 47: 'PD6', 49: '// Pin not routed', 51: 'PC8', 53: 'PC11', 55: 'PC10', 57: 'PD2', 59: '// Pin not routed', 2: 'PI13', 4: 'PC14', 6: 'PC13', 8: 'PK7', 10: '// Pin not routed', 12: 'PK5', 14: 'PB9', 16: 'PK3', 18: 'PB6', 20: 'PJ14', 22: 'PJ15', 24: 'PB4', 26: 'PJ13', 28: 'PC12', 30: '// Pin not routed', 32: 'PA15', 34: 'PK1', 36: 'PA14', 38: 'PK2', 40: 'PA13', 42: 'PA12', 44: 'PA10', 46: 'PC9', 48: '// Pin not routed', 50: '// Pin not routed', 52: 'PA8', 54: '// Pin not routed', 56: 'PC7', 58: 'PC6', 60: '// Pin not routed'}, 'CN7': {1: '// Pin not routed', 6: '// Pin not routed', 2: 'PA10', 7: '// Pin not routed', 3: 'PA9', 8: '// Pin not routed', 4: '// Pin not routed', 9: '// Pin not routed', 5: '// Pin not routed'}, 'CN10': {1: 'PH3', 3: 'PF13', 5: 'PF12', 7: 'PG1', 9: '// Pin not routed', 11: 'PE7', 13: 'PE10', 15: 'PE12', 17: 'PE15', 19: 'PE13', 21: 'PD11', 23: 'PD12', 25: 'PG5', 27: 'PH11', 29: '// Pin not routed', 31: 'PD13', 33: 'PG2', 35: 'PD8', 37: 'PD9', 39: 'PD14', 2: 'PH5', 4: 'PF14', 6: 'PG0', 8: 'PF11', 10: '// Pin not routed', 12: 'PE9', 14: 'PE8', 16: 'PE11', 18: 'PF15', 20: 'PE14', 22: 'PH8', 24: 'PH10', 26: 'PH9', 28: 'PG4', 30: '// Pin not routed', 32: 'PH12', 34: 'PG3', 36: 'PD10', 38: 'PD15', 40: 'PG8'}, 'CN11': {1: 'PF5', 3: 'PF4', 5: 'PF3', 7: 'PE6', 9: '// Pin not routed', 11: 'PE4', 13: 'PE3', 15: 'PI5', 17: 'PI4', 19: 'PG15', 21: 'PI10', 23: 'PE1', 25: 'PE0', 27: 'PG10', 29: '// Pin not routed', 31: 'PD0', 33: 'PI2', 35: 'PI1', 37: 'PI0', 39: 'PH13', 2: 'PH2', 4: 'PE5', 6: 'PD6', 8: 'PF2', 10: '// Pin not routed', 12: 'PF1', 14: 'PF0', 16: 'PE2', 18: 'PI7', 20: 'PI9', 22: 'PI6', 24: 'PD7', 26: 'PD5', 28: 'PD4', 30: '// Pin not routed', 32: 'PD1', 34: 'PI3', 36: 'PH15', 38: 'PH14', 40: '// Pin not routed'}, 'CN15': {1: '// Pin not routed', 2: '// Pin not routed', 3: 'PB4', 4: '// Pin not routed', 5: 'PA15', 6: '// Pin not routed', 7: 'PA13', 8: '// Pin not routed', 9: 'PA14', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: 'PB3', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed'}, 'CN16': {1: 'PC10', 6: '// Pin not routed', 2: 'PC11', 7: 'PC8', 3: 'PD2', 8: 'PC9', 4: '// Pin not routed', 9: '// Pin not routed', 5: 'PC12', 10: '// Pin not routed'}, 'CN28': {1: 'PG12', 3: '// Pin not routed', 2: '// Pin not routed'}}
