\hypertarget{class_right_shft}{}\section{Right\+Shft Entity Reference}
\label{class_right_shft}\index{Right\+Shft@{Right\+Shft}}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_right_shft_1_1simple}{simple} architecture
\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_right_shft_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+E\+E} 
\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_right_shft_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_right_shft_a98682ef7de2714e5bab788a2e2ff1b7f}{R\+S\+T}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_right_shft_ab5d0ea9e968d49d94da9db07a979d402}{C\+L\+K}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_right_shft_a391405efff6be710026e84afd96734c7}{C\+T\+R\+L}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_right_shft_a7671d0cfbe49b836aa8bfd98c0477dfa}{D\+A\+T\+A\+W\+R}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_right_shft_a447d59a050c4bcc20d40ab5c940b17dd}{Tx}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{class_right_shft_ab5d0ea9e968d49d94da9db07a979d402}{}\index{Right\+Shft@{Right\+Shft}!C\+L\+K@{C\+L\+K}}
\index{C\+L\+K@{C\+L\+K}!Right\+Shft@{Right\+Shft}}
\subsubsection[{C\+L\+K}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+L\+K} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_right_shft_ab5d0ea9e968d49d94da9db07a979d402}
\hypertarget{class_right_shft_a391405efff6be710026e84afd96734c7}{}\index{Right\+Shft@{Right\+Shft}!C\+T\+R\+L@{C\+T\+R\+L}}
\index{C\+T\+R\+L@{C\+T\+R\+L}!Right\+Shft@{Right\+Shft}}
\subsubsection[{C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+T\+R\+L} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_right_shft_a391405efff6be710026e84afd96734c7}
\hypertarget{class_right_shft_a7671d0cfbe49b836aa8bfd98c0477dfa}{}\index{Right\+Shft@{Right\+Shft}!D\+A\+T\+A\+W\+R@{D\+A\+T\+A\+W\+R}}
\index{D\+A\+T\+A\+W\+R@{D\+A\+T\+A\+W\+R}!Right\+Shft@{Right\+Shft}}
\subsubsection[{D\+A\+T\+A\+W\+R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+A\+T\+A\+W\+R} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_right_shft_a7671d0cfbe49b836aa8bfd98c0477dfa}
\hypertarget{class_right_shft_ae4f03c286607f3181e16b9aa12d0c6d4}{}\index{Right\+Shft@{Right\+Shft}!I\+E\+E\+E@{I\+E\+E\+E}}
\index{I\+E\+E\+E@{I\+E\+E\+E}!Right\+Shft@{Right\+Shft}}
\subsubsection[{I\+E\+E\+E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+E\+E\+E}\hspace{0.3cm}{\ttfamily [Library]}}\label{class_right_shft_ae4f03c286607f3181e16b9aa12d0c6d4}
\hypertarget{class_right_shft_a98682ef7de2714e5bab788a2e2ff1b7f}{}\index{Right\+Shft@{Right\+Shft}!R\+S\+T@{R\+S\+T}}
\index{R\+S\+T@{R\+S\+T}!Right\+Shft@{Right\+Shft}}
\subsubsection[{R\+S\+T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+S\+T} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_right_shft_a98682ef7de2714e5bab788a2e2ff1b7f}
\hypertarget{class_right_shft_acd03516902501cd1c7296a98e22c6fcb}{}\index{Right\+Shft@{Right\+Shft}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!Right\+Shft@{Right\+Shft}}
\subsubsection[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{class_right_shft_acd03516902501cd1c7296a98e22c6fcb}
\hypertarget{class_right_shft_a447d59a050c4bcc20d40ab5c940b17dd}{}\index{Right\+Shft@{Right\+Shft}!Tx@{Tx}}
\index{Tx@{Tx}!Right\+Shft@{Right\+Shft}}
\subsubsection[{Tx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Tx} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_right_shft_a447d59a050c4bcc20d40ab5c940b17dd}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
R\+S232\+Write/\hyperlink{_right_shift_8vhd}{Right\+Shift.\+vhd}\end{DoxyCompactItemize}
