 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : mac_col
Version: K-2015.06-SP2
Date   : Tue Mar 18 21:18:04 2025
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_0_/E (EDFQD1)                           0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_0_/CP (EDFQD1)                                    0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_63_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_63_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_62_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_62_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_61_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_61_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_60_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_60_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_59_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_59_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_58_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_58_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_57_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_57_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_56_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_56_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_55_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_55_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_54_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_54_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_53_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_53_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_52_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_52_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_51_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_51_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_50_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_50_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_49_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_49_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_48_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_48_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_47_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_47_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_46_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_46_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_45_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_45_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_44_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_44_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_43_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_43_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_42_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_42_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_41_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_41_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_40_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_40_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_39_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_39_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_38_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_38_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_37_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_37_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_36_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_36_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_35_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_35_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_34_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_34_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_33_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_33_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_32_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_32_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_31_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_31_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_30_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_30_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_29_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_29_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_28_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_28_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_27_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_27_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_26_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_26_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_25_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_25_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_24_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_24_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_23_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_23_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_22_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_22_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_21_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_21_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_20_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_20_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_19_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_19_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_18_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_18_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_17_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_17_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_16_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_16_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_15_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_15_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_14_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_14_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_13_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_13_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_12_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_12_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_11_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_11_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_10_/E (EDFQD1)                          0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_10_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_9_/E (EDFQD1)                           0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_9_/CP (EDFQD1)                                    0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_8_/E (EDFQD1)                           0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_8_/CP (EDFQD1)                                    0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_7_/E (EDFQD1)                           0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_7_/CP (EDFQD1)                                    0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_6_/E (EDFQD1)                           0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_6_/CP (EDFQD1)                                    0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_5_/E (EDFQD1)                           0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_5_/CP (EDFQD1)                                    0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_4_/E (EDFQD1)                           0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_4_/CP (EDFQD1)                                    0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_3_/E (EDFQD1)                           0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_3_/CP (EDFQD1)                                    0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_2_/E (EDFQD1)                           0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_2_/CP (EDFQD1)                                    0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: key_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_0_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_0_/Q (DFKCNQD1)                        0.472     0.346      0.346 r
  o_inst[0] (net)                5        0.054               0.000      0.346 r
  U44/Z (AN3D2)                                     0.491     0.404      0.750 r
  N26 (net)                     64        0.115               0.000      0.750 r
  key_q_reg_1_/E (EDFQD1)                           0.491     0.000      0.750 r
  data arrival time                                                      0.750

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  key_q_reg_1_/CP (EDFQD1)                                    0.000      1.000 r
  library setup time                                         -0.165      0.835
  data required time                                                     0.835
  -------------------------------------------------------------------------------
  data required time                                                     0.835
  data arrival time                                                     -0.750
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_35_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_35_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_34_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_34_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_33_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_33_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_32_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_32_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_31_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_31_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_30_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_30_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_29_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_29_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_28_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_28_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_27_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_27_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_26_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_26_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_25_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_25_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_24_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_24_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_23_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_23_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_22_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_22_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_21_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_21_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_20_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_20_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_19_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_19_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_18_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_18_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_17_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_17_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_16_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_16_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_15_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_15_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_14_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_14_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_13_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_13_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_12_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_12_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_11_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_11_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_10_/E (EDFQD1)                        0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_10_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_9_/E (EDFQD1)                         0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_9_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_8_/E (EDFQD1)                         0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_8_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_7_/E (EDFQD1)                         0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_7_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_6_/E (EDFQD1)                         0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_6_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_5_/E (EDFQD1)                         0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_5_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_4_/E (EDFQD1)                         0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_4_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_3_/E (EDFQD1)                         0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_3_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_2_/E (EDFQD1)                         0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_2_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_1_/E (EDFQD1)                         0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_1_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


  Startpoint: inst_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: query_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  inst_q_reg_1_/CP (DFKCNQD1)                       0.000     0.000      0.000 r
  inst_q_reg_1_/Q (DFKCNQD1)                        0.456     0.338      0.338 r
  o_inst[1] (net)                3        0.052               0.000      0.338 r
  U43/Z (OA21D2)                                    0.487     0.375      0.713 r
  N25 (net)                     64        0.115               0.000      0.713 r
  query_q_reg_0_/E (EDFQD1)                         0.487     0.000      0.713 r
  data arrival time                                                      0.713

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  query_q_reg_0_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.164      0.836
  data required time                                                     0.836
  -------------------------------------------------------------------------------
  data required time                                                     0.836
  data arrival time                                                     -0.713
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.123


1
