// Generated automatically via PyRTL
// As one initial test of synthesis, map to FPGA with:
//   yosys -p "synth_xilinx -top toplevel" thisfile.v

module toplevel(clk, rst, mant_smaller, shift_amount, out1426, out1428, out1429, out1430);
    input clk;
    input rst;
    input[3:0] mant_smaller;
    input[3:0] shift_amount;
    output[3:0] out1426;
    output out1428;
    output out1429;
    output out1430;

    wire[3:0] const_253_8;
    wire[3:0] const_254_8;
    wire[3:0] const_255_0;
    wire const_256_0;
    wire const_257_0;
    wire[3:0] tmp1392;
    wire tmp1393;
    wire[3:0] tmp1394;
    wire[7:0] tmp1395;
    wire[7:0] tmp1396;
    wire[6:0] tmp1397;
    wire[7:0] tmp1398;
    wire[6:0] tmp1399;
    wire[7:0] tmp1400;
    wire[7:0] tmp1401;
    wire tmp1402;
    wire[7:0] tmp1403;
    wire[1:0] tmp1404;
    wire[1:0] tmp1405;
    wire[5:0] tmp1406;
    wire[7:0] tmp1407;
    wire[5:0] tmp1408;
    wire[7:0] tmp1409;
    wire[7:0] tmp1410;
    wire tmp1411;
    wire[7:0] tmp1412;
    wire[3:0] tmp1413;
    wire[3:0] tmp1414;
    wire[3:0] tmp1415;
    wire[7:0] tmp1416;
    wire[3:0] tmp1417;
    wire[7:0] tmp1418;
    wire[7:0] tmp1419;
    wire tmp1420;
    wire[7:0] tmp1421;
    wire[7:0] tmp1422;
    wire[7:0] tmp1423;
    wire tmp1424;
    wire[7:0] tmp1425;
    wire[3:0] tmp1426;
    wire[3:0] tmp1427;
    wire tmp1428;
    wire tmp1429;
    wire tmp1430;
    wire tmp1431;
    wire tmp1432;
    wire[1:0] tmp1433;
    wire tmp1434;
    wire tmp1435;
    wire tmp1436;
    wire tmp1437;
    wire tmp1438;

    // Combinational
    assign const_253_8 = 8;
    assign const_254_8 = 8;
    assign const_255_0 = 0;
    assign const_256_0 = 0;
    assign const_257_0 = 0;
    assign out1426 = tmp1426;
    assign out1428 = tmp1428;
    assign out1429 = tmp1429;
    assign out1430 = tmp1430;
    assign tmp1392 = tmp1394;
    assign tmp1393 = shift_amount > const_253_8;
    assign tmp1394 = tmp1393 ? const_254_8 : shift_amount;
    assign tmp1395 = {mant_smaller, const_255_0};
    assign tmp1396 = tmp1425;
    assign tmp1397 = {tmp1395[6], tmp1395[5], tmp1395[4], tmp1395[3], tmp1395[2], tmp1395[1], tmp1395[0]};
    assign tmp1398 = {tmp1397, const_256_0};
    assign tmp1399 = {tmp1395[7], tmp1395[6], tmp1395[5], tmp1395[4], tmp1395[3], tmp1395[2], tmp1395[1]};
    assign tmp1400 = {const_256_0, tmp1399};
    assign tmp1401 = const_257_0 ? tmp1398 : tmp1400;
    assign tmp1402 = {tmp1392[0]};
    assign tmp1403 = tmp1402 ? tmp1401 : tmp1395;
    assign tmp1404 = {const_256_0, const_256_0};
    assign tmp1405 = {tmp1404[1], tmp1404[0]};
    assign tmp1406 = {tmp1403[5], tmp1403[4], tmp1403[3], tmp1403[2], tmp1403[1], tmp1403[0]};
    assign tmp1407 = {tmp1406, tmp1405};
    assign tmp1408 = {tmp1403[7], tmp1403[6], tmp1403[5], tmp1403[4], tmp1403[3], tmp1403[2]};
    assign tmp1409 = {tmp1405, tmp1408};
    assign tmp1410 = const_257_0 ? tmp1407 : tmp1409;
    assign tmp1411 = {tmp1392[1]};
    assign tmp1412 = tmp1411 ? tmp1410 : tmp1403;
    assign tmp1413 = {tmp1405, tmp1405};
    assign tmp1414 = {tmp1413[3], tmp1413[2], tmp1413[1], tmp1413[0]};
    assign tmp1415 = {tmp1412[3], tmp1412[2], tmp1412[1], tmp1412[0]};
    assign tmp1416 = {tmp1415, tmp1414};
    assign tmp1417 = {tmp1412[7], tmp1412[6], tmp1412[5], tmp1412[4]};
    assign tmp1418 = {tmp1414, tmp1417};
    assign tmp1419 = const_257_0 ? tmp1416 : tmp1418;
    assign tmp1420 = {tmp1392[2]};
    assign tmp1421 = tmp1420 ? tmp1419 : tmp1412;
    assign tmp1422 = {tmp1414, tmp1414};
    assign tmp1423 = {tmp1422[7], tmp1422[6], tmp1422[5], tmp1422[4], tmp1422[3], tmp1422[2], tmp1422[1], tmp1422[0]};
    assign tmp1424 = {tmp1392[3]};
    assign tmp1425 = tmp1424 ? tmp1423 : tmp1421;
    assign tmp1426 = {tmp1396[7], tmp1396[6], tmp1396[5], tmp1396[4]};
    assign tmp1427 = {tmp1396[3], tmp1396[2], tmp1396[1], tmp1396[0]};
    assign tmp1428 = tmp1431;
    assign tmp1429 = tmp1432;
    assign tmp1430 = tmp1438;
    assign tmp1431 = {tmp1427[3]};
    assign tmp1432 = {tmp1427[2]};
    assign tmp1433 = {tmp1427[1], tmp1427[0]};
    assign tmp1434 = {tmp1433[0]};
    assign tmp1435 = {tmp1434};
    assign tmp1436 = {tmp1433[1]};
    assign tmp1437 = {tmp1436};
    assign tmp1438 = tmp1435 | tmp1437;

endmodule

