#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e66140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e662d0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1e70760 .functor NOT 1, L_0x1e9ab50, C4<0>, C4<0>, C4<0>;
L_0x1e9a8e0 .functor XOR 1, L_0x1e9a780, L_0x1e9a840, C4<0>, C4<0>;
L_0x1e9aa40 .functor XOR 1, L_0x1e9a8e0, L_0x1e9a9a0, C4<0>, C4<0>;
v0x1e971e0_0 .net *"_ivl_10", 0 0, L_0x1e9a9a0;  1 drivers
v0x1e972e0_0 .net *"_ivl_12", 0 0, L_0x1e9aa40;  1 drivers
v0x1e973c0_0 .net *"_ivl_2", 0 0, L_0x1e99f80;  1 drivers
v0x1e97480_0 .net *"_ivl_4", 0 0, L_0x1e9a780;  1 drivers
v0x1e97560_0 .net *"_ivl_6", 0 0, L_0x1e9a840;  1 drivers
v0x1e97690_0 .net *"_ivl_8", 0 0, L_0x1e9a8e0;  1 drivers
v0x1e97770_0 .net "a", 0 0, v0x1e94cd0_0;  1 drivers
v0x1e97810_0 .net "b", 0 0, v0x1e94d70_0;  1 drivers
v0x1e978b0_0 .net "c", 0 0, v0x1e94e10_0;  1 drivers
v0x1e97950_0 .var "clk", 0 0;
v0x1e979f0_0 .net "d", 0 0, v0x1e94f80_0;  1 drivers
v0x1e97a90_0 .net "out_dut", 0 0, L_0x1e9a5a0;  1 drivers
v0x1e97b30_0 .net "out_ref", 0 0, L_0x1e98b00;  1 drivers
v0x1e97bd0_0 .var/2u "stats1", 159 0;
v0x1e97c70_0 .var/2u "strobe", 0 0;
v0x1e97d10_0 .net "tb_match", 0 0, L_0x1e9ab50;  1 drivers
v0x1e97dd0_0 .net "tb_mismatch", 0 0, L_0x1e70760;  1 drivers
v0x1e97fa0_0 .net "wavedrom_enable", 0 0, v0x1e95070_0;  1 drivers
v0x1e98040_0 .net "wavedrom_title", 511 0, v0x1e95110_0;  1 drivers
L_0x1e99f80 .concat [ 1 0 0 0], L_0x1e98b00;
L_0x1e9a780 .concat [ 1 0 0 0], L_0x1e98b00;
L_0x1e9a840 .concat [ 1 0 0 0], L_0x1e9a5a0;
L_0x1e9a9a0 .concat [ 1 0 0 0], L_0x1e98b00;
L_0x1e9ab50 .cmp/eeq 1, L_0x1e99f80, L_0x1e9aa40;
S_0x1e66460 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1e662d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1e66be0 .functor NOT 1, v0x1e94e10_0, C4<0>, C4<0>, C4<0>;
L_0x1e71020 .functor NOT 1, v0x1e94d70_0, C4<0>, C4<0>, C4<0>;
L_0x1e98250 .functor AND 1, L_0x1e66be0, L_0x1e71020, C4<1>, C4<1>;
L_0x1e982f0 .functor NOT 1, v0x1e94f80_0, C4<0>, C4<0>, C4<0>;
L_0x1e98420 .functor NOT 1, v0x1e94cd0_0, C4<0>, C4<0>, C4<0>;
L_0x1e98520 .functor AND 1, L_0x1e982f0, L_0x1e98420, C4<1>, C4<1>;
L_0x1e98600 .functor OR 1, L_0x1e98250, L_0x1e98520, C4<0>, C4<0>;
L_0x1e986c0 .functor AND 1, v0x1e94cd0_0, v0x1e94e10_0, C4<1>, C4<1>;
L_0x1e98780 .functor AND 1, L_0x1e986c0, v0x1e94f80_0, C4<1>, C4<1>;
L_0x1e98840 .functor OR 1, L_0x1e98600, L_0x1e98780, C4<0>, C4<0>;
L_0x1e989b0 .functor AND 1, v0x1e94d70_0, v0x1e94e10_0, C4<1>, C4<1>;
L_0x1e98a20 .functor AND 1, L_0x1e989b0, v0x1e94f80_0, C4<1>, C4<1>;
L_0x1e98b00 .functor OR 1, L_0x1e98840, L_0x1e98a20, C4<0>, C4<0>;
v0x1e709d0_0 .net *"_ivl_0", 0 0, L_0x1e66be0;  1 drivers
v0x1e70a70_0 .net *"_ivl_10", 0 0, L_0x1e98520;  1 drivers
v0x1e934c0_0 .net *"_ivl_12", 0 0, L_0x1e98600;  1 drivers
v0x1e93580_0 .net *"_ivl_14", 0 0, L_0x1e986c0;  1 drivers
v0x1e93660_0 .net *"_ivl_16", 0 0, L_0x1e98780;  1 drivers
v0x1e93790_0 .net *"_ivl_18", 0 0, L_0x1e98840;  1 drivers
v0x1e93870_0 .net *"_ivl_2", 0 0, L_0x1e71020;  1 drivers
v0x1e93950_0 .net *"_ivl_20", 0 0, L_0x1e989b0;  1 drivers
v0x1e93a30_0 .net *"_ivl_22", 0 0, L_0x1e98a20;  1 drivers
v0x1e93b10_0 .net *"_ivl_4", 0 0, L_0x1e98250;  1 drivers
v0x1e93bf0_0 .net *"_ivl_6", 0 0, L_0x1e982f0;  1 drivers
v0x1e93cd0_0 .net *"_ivl_8", 0 0, L_0x1e98420;  1 drivers
v0x1e93db0_0 .net "a", 0 0, v0x1e94cd0_0;  alias, 1 drivers
v0x1e93e70_0 .net "b", 0 0, v0x1e94d70_0;  alias, 1 drivers
v0x1e93f30_0 .net "c", 0 0, v0x1e94e10_0;  alias, 1 drivers
v0x1e93ff0_0 .net "d", 0 0, v0x1e94f80_0;  alias, 1 drivers
v0x1e940b0_0 .net "out", 0 0, L_0x1e98b00;  alias, 1 drivers
S_0x1e94210 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1e662d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1e94cd0_0 .var "a", 0 0;
v0x1e94d70_0 .var "b", 0 0;
v0x1e94e10_0 .var "c", 0 0;
v0x1e94ee0_0 .net "clk", 0 0, v0x1e97950_0;  1 drivers
v0x1e94f80_0 .var "d", 0 0;
v0x1e95070_0 .var "wavedrom_enable", 0 0;
v0x1e95110_0 .var "wavedrom_title", 511 0;
S_0x1e944b0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1e94210;
 .timescale -12 -12;
v0x1e94710_0 .var/2s "count", 31 0;
E_0x1e61090/0 .event negedge, v0x1e94ee0_0;
E_0x1e61090/1 .event posedge, v0x1e94ee0_0;
E_0x1e61090 .event/or E_0x1e61090/0, E_0x1e61090/1;
E_0x1e612e0 .event negedge, v0x1e94ee0_0;
E_0x1e4b9f0 .event posedge, v0x1e94ee0_0;
S_0x1e94810 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1e94210;
 .timescale -12 -12;
v0x1e94a10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e94af0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1e94210;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e95270 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1e662d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1e98c60 .functor AND 1, v0x1e94cd0_0, v0x1e94d70_0, C4<1>, C4<1>;
L_0x1e98cd0 .functor NOT 1, v0x1e94e10_0, C4<0>, C4<0>, C4<0>;
L_0x1e98d60 .functor AND 1, L_0x1e98cd0, v0x1e94f80_0, C4<1>, C4<1>;
L_0x1e98e20 .functor AND 1, L_0x1e98c60, L_0x1e98d60, C4<1>, C4<1>;
L_0x1e98f60 .functor NOT 1, L_0x1e98e20, C4<0>, C4<0>, C4<0>;
L_0x1e99020 .functor NOT 1, v0x1e94cd0_0, C4<0>, C4<0>, C4<0>;
L_0x1e990d0 .functor AND 1, L_0x1e99020, v0x1e94d70_0, C4<1>, C4<1>;
L_0x1e99190 .functor OR 1, v0x1e94e10_0, v0x1e94f80_0, C4<0>, C4<0>;
L_0x1e99470 .functor AND 1, L_0x1e990d0, L_0x1e99190, C4<1>, C4<1>;
L_0x1e99580 .functor NOT 1, L_0x1e99470, C4<0>, C4<0>, C4<0>;
L_0x1e996a0 .functor AND 1, L_0x1e98f60, L_0x1e99580, C4<1>, C4<1>;
L_0x1e99760 .functor NOT 1, v0x1e94d70_0, C4<0>, C4<0>, C4<0>;
L_0x1e99950 .functor AND 1, L_0x1e99760, v0x1e94f80_0, C4<1>, C4<1>;
L_0x1e99a10 .functor AND 1, v0x1e94cd0_0, L_0x1e99950, C4<1>, C4<1>;
L_0x1e998e0 .functor NOT 1, L_0x1e99a10, C4<0>, C4<0>, C4<0>;
L_0x1e99cb0 .functor AND 1, L_0x1e996a0, L_0x1e998e0, C4<1>, C4<1>;
L_0x1e99e50 .functor NOT 1, v0x1e94d70_0, C4<0>, C4<0>, C4<0>;
L_0x1e99ec0 .functor AND 1, v0x1e94cd0_0, L_0x1e99e50, C4<1>, C4<1>;
L_0x1e9a020 .functor NOT 1, v0x1e94e10_0, C4<0>, C4<0>, C4<0>;
L_0x1e9a090 .functor OR 1, L_0x1e9a020, v0x1e94f80_0, C4<0>, C4<0>;
L_0x1e9a200 .functor AND 1, L_0x1e99ec0, L_0x1e9a090, C4<1>, C4<1>;
L_0x1e9a310 .functor NOT 1, L_0x1e9a200, C4<0>, C4<0>, C4<0>;
L_0x1e9a490 .functor AND 1, L_0x1e99cb0, L_0x1e9a310, C4<1>, C4<1>;
L_0x1e9a5a0 .functor NOT 1, L_0x1e9a490, C4<0>, C4<0>, C4<0>;
v0x1e95560_0 .net *"_ivl_0", 0 0, L_0x1e98c60;  1 drivers
v0x1e95640_0 .net *"_ivl_10", 0 0, L_0x1e99020;  1 drivers
v0x1e95720_0 .net *"_ivl_12", 0 0, L_0x1e990d0;  1 drivers
v0x1e95810_0 .net *"_ivl_14", 0 0, L_0x1e99190;  1 drivers
v0x1e958f0_0 .net *"_ivl_16", 0 0, L_0x1e99470;  1 drivers
v0x1e95a20_0 .net *"_ivl_18", 0 0, L_0x1e99580;  1 drivers
v0x1e95b00_0 .net *"_ivl_2", 0 0, L_0x1e98cd0;  1 drivers
v0x1e95be0_0 .net *"_ivl_20", 0 0, L_0x1e996a0;  1 drivers
v0x1e95cc0_0 .net *"_ivl_22", 0 0, L_0x1e99760;  1 drivers
v0x1e95da0_0 .net *"_ivl_24", 0 0, L_0x1e99950;  1 drivers
v0x1e95e80_0 .net *"_ivl_26", 0 0, L_0x1e99a10;  1 drivers
v0x1e95f60_0 .net *"_ivl_28", 0 0, L_0x1e998e0;  1 drivers
v0x1e96040_0 .net *"_ivl_30", 0 0, L_0x1e99cb0;  1 drivers
v0x1e96120_0 .net *"_ivl_32", 0 0, L_0x1e99e50;  1 drivers
v0x1e96200_0 .net *"_ivl_34", 0 0, L_0x1e99ec0;  1 drivers
v0x1e962e0_0 .net *"_ivl_36", 0 0, L_0x1e9a020;  1 drivers
v0x1e963c0_0 .net *"_ivl_38", 0 0, L_0x1e9a090;  1 drivers
v0x1e965b0_0 .net *"_ivl_4", 0 0, L_0x1e98d60;  1 drivers
v0x1e96690_0 .net *"_ivl_40", 0 0, L_0x1e9a200;  1 drivers
v0x1e96770_0 .net *"_ivl_42", 0 0, L_0x1e9a310;  1 drivers
v0x1e96850_0 .net *"_ivl_44", 0 0, L_0x1e9a490;  1 drivers
v0x1e96930_0 .net *"_ivl_6", 0 0, L_0x1e98e20;  1 drivers
v0x1e96a10_0 .net *"_ivl_8", 0 0, L_0x1e98f60;  1 drivers
v0x1e96af0_0 .net "a", 0 0, v0x1e94cd0_0;  alias, 1 drivers
v0x1e96b90_0 .net "b", 0 0, v0x1e94d70_0;  alias, 1 drivers
v0x1e96c80_0 .net "c", 0 0, v0x1e94e10_0;  alias, 1 drivers
v0x1e96d70_0 .net "d", 0 0, v0x1e94f80_0;  alias, 1 drivers
v0x1e96e60_0 .net "out", 0 0, L_0x1e9a5a0;  alias, 1 drivers
S_0x1e96fc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1e662d0;
 .timescale -12 -12;
E_0x1e60e30 .event anyedge, v0x1e97c70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e97c70_0;
    %nor/r;
    %assign/vec4 v0x1e97c70_0, 0;
    %wait E_0x1e60e30;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e94210;
T_3 ;
    %fork t_1, S_0x1e944b0;
    %jmp t_0;
    .scope S_0x1e944b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e94710_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e94f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e94e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e94d70_0, 0;
    %assign/vec4 v0x1e94cd0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e4b9f0;
    %load/vec4 v0x1e94710_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1e94710_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e94f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e94e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e94d70_0, 0;
    %assign/vec4 v0x1e94cd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1e612e0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e94af0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e61090;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1e94cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e94d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e94e10_0, 0;
    %assign/vec4 v0x1e94f80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1e94210;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1e662d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e97950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e97c70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1e662d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e97950_0;
    %inv;
    %store/vec4 v0x1e97950_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1e662d0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e94ee0_0, v0x1e97dd0_0, v0x1e97770_0, v0x1e97810_0, v0x1e978b0_0, v0x1e979f0_0, v0x1e97b30_0, v0x1e97a90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1e662d0;
T_7 ;
    %load/vec4 v0x1e97bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e97bd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e97bd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1e97bd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e97bd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e97bd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e97bd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1e662d0;
T_8 ;
    %wait E_0x1e61090;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e97bd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e97bd0_0, 4, 32;
    %load/vec4 v0x1e97d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e97bd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e97bd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e97bd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e97bd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1e97b30_0;
    %load/vec4 v0x1e97b30_0;
    %load/vec4 v0x1e97a90_0;
    %xor;
    %load/vec4 v0x1e97b30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1e97bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e97bd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1e97bd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e97bd0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/kmap2/iter0/response1/top_module.sv";
