sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).


Processor Parameters:
Issue Width: 512
Window Size: 512
Number of Virtual Registers: 32
Number of Physical Registers: 512
Datapath Width: 64
Total Power Consumption: 428161
Branch Predictor Power Consumption: 3.11615  (0.000728%)
 branch target buffer power (W): 2.49493
 local predict power (W): 0.354432
 global predict power (W): 0.0996078
 chooser power (W): 0.0702439
 RAS power (W): 0.0969383
Rename Logic Power Consumption: 2146.62  (0.501%)
 Instruction Decode Power (W): 2.04692
 RAT decode_power (W): 14.5298
 RAT wordline_power (W): 143.664
 RAT bitline_power (W): 1748.57
 DCL Comparators (W): 237.813
Instruction Window Power Consumption: 219131  (51.2%)
 tagdrive (W): 20067.6
 tagmatch (W): 4162.93
 Selection Logic (W): 58.7548
 decode_power (W): 321.155
 wordline_power (W): 983.25
 bitline_power (W): 193537
Load/Store Queue Power Consumption: 162.523  (0.038%)
 tagdrive (W): 82.7366
 tagmatch (W): 30.9028
 decode_power (W): 3.34536
 wordline_power (W): 0.139808
 bitline_power (W): 45.3986
Arch. Register File Power Consumption: 13400.7  (3.13%)
 decode_power (W): 14.5298
 wordline_power (W): 983.25
 bitline_power (W): 12402.9
Result Bus Power Consumption: 191641  (44.8%)
Total Clock Power: 1604.92  (0.375%)
Int ALU Power: 9.32026  (0.00218%)
FP ALU Power: 28.5621  (0.00667%)
Instruction Cache Power Consumption: 2.76773  (0.000646%)
 decode_power (W): 0.151353
 wordline_power (W): 0.180479
 bitline_power (W): 1.42251
 senseamp_power (W): 0.768
 tagarray_power (W): 0.245382
Itlb_power (W): 0.264936 (6.19e-05%)
Data Cache Power Consumption: 22.1418  (0.00517%)
 decode_power (W): 1.21082
 wordline_power (W): 1.44383
 bitline_power (W): 11.3801
 senseamp_power (W): 6.144
 tagarray_power (W): 1.96306
Dtlb_power (W): 3.61376 (0.000844%)
Level 2 Cache Power Consumption: 3.10298 (0.000725%)
 decode_power (W): 0.19487
 wordline_power (W): 0.0430878
 bitline_power (W): 1.77274
 senseamp_power (W): 0.192
 tagarray_power (W): 0.900275
sim: loading EIO file: ../benchmarks/164.gzip.source-ref.eio.gz
sim: command line: ./sim-outorder -config ../configs/current.config ../benchmarks/164.gzip.source-ref.eio.gz 

sim: simulation started @ Tue Nov 24 14:07:33 2015, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../results/31_23_max/164.gzip.source-ref.eio.gz.out # redirect simulator output to file (non-interactive only)
# -redir:prog       /dev/null # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-freq            600000000.0000 # frequency             
-max:inst           100000000 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize            512 # instruction fetch queue size (in insts)
-fetch:mplat               15 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                perfect # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 8192 8 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width             512 # instruction decode B/W (insts/cycle)
-issue:width              512 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width             512 # instruction commit B/W (insts/cycle)
-ruu:size                 512 # register update unit (RUU) size
-lsq:size                 512 # load/store queue (LSQ) size
-cache:dl1       dl1:32:64:8:f # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       dl2:256:64:8:f # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               2 # l2 data cache hit latency (in cycles)
-cache:il1       il1:32:64:8:f # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               2 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         103 1 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   8 # total number of integer ALU's available
-res:imult                  8 # total number of integer multiplier/dividers available
-res:memport                8 # total number of memory system ports available (to CPU)
-res:fpalu                  8 # total number of floating point ALU's available
-res:fpmult                 8 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **
fatal: STD unknown array overflow, increase MAX_STD_UNKNOWNS

sim: ** simulation statistics **
sim_num_insn                9083319 # total number of instructions committed
sim_num_refs                2562002 # total number of loads and stores committed
sim_num_loads               2292319 # total number of loads committed
sim_num_stores          269683.0000 # total number of stores committed
sim_num_branches            1155680 # total number of branches committed
sim_elapsed_time                 39 # total simulation time in seconds
sim_inst_rate           232905.6154 # simulation speed (in insts/sec)
sim_total_insn              9083319 # total number of instructions executed
sim_total_refs              2562002 # total number of loads and stores executed
sim_total_loads             2292319 # total number of loads executed
sim_total_stores        269683.0000 # total number of stores executed
sim_total_branches          1155680 # total number of branches executed
sim_cycle                   3114458 # total simulation time in cycles
sim_IPC                      2.9165 # instructions per cycle
sim_CPI                      0.3429 # cycles per instruction
sim_exec_BW                  2.9165 # total instructions (mis-spec + committed) per cycle
sim_IPB                      7.8597 # instruction per branch
IFQ_count                1585261376 # cumulative IFQ occupancy
IFQ_fcount                  3095757 # cumulative IFQ full count
ifq_occupancy              509.0007 # avg IFQ occupancy (insn's)
ifq_rate                     2.9165 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                174.5245 # avg IFQ occupant latency (cycle's)
ifq_full                     0.9940 # fraction of time (cycle's) IFQ was full
RUU_count                1520537418 # cumulative RUU occupancy
RUU_fcount                  2439875 # cumulative RUU full count
ruu_occupancy              488.2190 # avg RUU occupancy (insn's)
ruu_rate                     2.9165 # avg RUU dispatch rate (insn/cycle)
ruu_latency                167.3989 # avg RUU occupant latency (cycle's)
ruu_full                     0.7834 # fraction of time (cycle's) RUU was full
LSQ_count                 420194364 # cumulative LSQ occupancy
LSQ_fcount                        0 # cumulative LSQ full count
lsq_occupancy              134.9173 # avg LSQ occupancy (insn's)
lsq_rate                     2.9165 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                 46.2600 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0000 # fraction of time (cycle's) LSQ was full
sim_slip                 1952339127 # total number of slip cycles
avg_sim_slip               214.9368 # the average slip between issue and retirement
il1.accesses              370193905 # total number of accesses
il1.hits                  370193735 # total number of hits
il1.misses                      170 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                2429610 # total number of accesses
dl1.hits                    1923859 # total number of hits
dl1.misses                   505751 # total number of misses
dl1.replacements             505495 # total number of replacements
dl1.writebacks                49987 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.2082 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.2081 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0206 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                 555908 # total number of accesses
dl2.hits                     534973 # total number of hits
dl2.misses                    20935 # total number of misses
dl2.replacements              18887 # total number of replacements
dl2.writebacks                 6950 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.0377 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0340 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0125 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             370193905 # total number of accesses
itlb.hits                 370193900 # total number of hits
itlb.misses                       5 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses               2561931 # total number of accesses
dtlb.hits                   2561870 # total number of hits
dtlb.misses                      61 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           6685554195.1964 # total power usage of rename unit
bpred_power            9705119.3320 # total power usage of bpred unit
window_power           682473425615.8733 # total power usage of instruction window
lsq_power              506171934.4475 # total power usage of load/store queue
regfile_power          41735960891.8865 # total power usage of arch. regfile
icache_power           9445105.2509 # total power usage of icache
dcache_power           80214710.2597 # total power usage of dcache
dcache2_power          9664090.8319 # total power usage of dcache2
alu_power              117982990.5161 # total power usage of alu
falu_power             88955429.3564 # total power usage of falu
resultbus_power        596857207294.7081 # total power usage of resultbus
clock_power            4998470229.0712 # total power usage of clock
avg_rename_power          2146.6188 # avg power usage of rename unit
avg_bpred_power              3.1162 # avg power usage of bpred unit
avg_window_power        219130.7205 # avg power usage of instruction window
avg_lsq_power              162.5233 # avg power usage of lsq
avg_regfile_power        13400.7140 # avg power usage of arch. regfile
avg_icache_power             3.0327 # avg power usage of icache
avg_dcache_power            25.7556 # avg power usage of dcache
avg_dcache2_power            3.1030 # avg power usage of dcache2
avg_alu_power               37.8824 # avg power usage of alu
avg_falu_power              28.5621 # avg power usage of falu
avg_resultbus_power     191640.7951 # avg power usage of resultbus
avg_clock_power           1604.9246 # avg power usage of clock
fetch_stage_power      19150224.5829 # total power usage of fetch stage
dispatch_stage_power   6685554195.1964 # total power usage of dispatch stage
issue_stage_power      1280044666636.6367 # total power usage of issue stage
avg_fetch_power              6.1488 # average power of fetch unit per cycle
avg_dispatch_power        2146.6188 # average power of dispatch unit per cycle
avg_issue_power         411000.7798 # average power of issue unit per cycle
total_power            1333483802177.3735 # total power per cycle
avg_total_power_cycle   428159.1860 # average total power per cycle
avg_total_power_cycle_nofp_nod2  428127.5210 # average total power per cycle
avg_total_power_insn    146805.7879 # average total power per insn
avg_total_power_insn_nofp_nod2  146794.9306 # average total power per insn
rename_power_cc1       3171425395.7009 # total power usage of rename unit_cc1
bpred_power_cc1              0.0000 # total power usage of bpred unit_cc1
window_power_cc1       459434248980.8143 # total power usage of instruction window_cc1
lsq_power_cc1          129941501.4150 # total power usage of lsq_cc1
regfile_power_cc1      17691547662.3686 # total power usage of arch. regfile_cc1
icache_power_cc1       4480445.9451 # total power usage of icache_cc1
dcache_power_cc1       28604859.3506 # total power usage of dcache_cc1
dcache2_power_cc1      1514029.2505 # total power usage of dcache2_cc1
alu_power_cc1          20760797.2995 # total power usage of alu_cc1
resultbus_power_cc1    411901346250.0880 # total power usage of resultbus_cc1
clock_power_cc1        3027381779.5946 # total power usage of clock_cc1
avg_rename_power_cc1      1018.2913 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.0000 # avg power usage of bpred unit_cc1
avg_window_power_cc1    147516.5981 # avg power usage of instruction window_cc1
avg_lsq_power_cc1           41.7220 # avg power usage of lsq_cc1
avg_regfile_power_cc1     5680.4579 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1         1.4386 # avg power usage of icache_cc1
avg_dcache_power_cc1         9.1845 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.4861 # avg power usage of dcache2_cc1
avg_alu_power_cc1            6.6659 # avg power usage of alu_cc1
avg_resultbus_power_cc1  132254.5837 # avg power usage of resultbus_cc1
avg_clock_power_cc1        972.0413 # avg power usage of clock_cc1
fetch_stage_power_cc1  4480445.9451 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 3171425395.7009 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  871516416418.2180 # total power usage of issue stage_cc1
avg_fetch_power_cc1          1.4386 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1    1018.2913 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1     279829.2404 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  895411251701.8273 # total power per cycle_cc1
avg_total_power_cycle_cc1  287501.4695 # average total power per cycle_cc1
avg_total_power_insn_cc1   98577.5411 # average total power per insn_cc1
rename_power_cc2       38082858.6405 # total power usage of rename unit_cc2
bpred_power_cc2              0.0000 # total power usage of bpred unit_cc2
window_power_cc2       5420435505.7684 # total power usage of instruction window_cc2
lsq_power_cc2          34631545.4094 # total power usage of lsq_cc2
regfile_power_cc2      95658000.6049 # total power usage of arch. regfile_cc2
icache_power_cc2       4480445.9451 # total power usage of icache_cc2
dcache_power_cc2       7822005.5544 # total power usage of dcache_cc2
dcache2_power_cc2       215621.2014 # total power usage of dcache2_cc2
alu_power_cc2          10581454.1531 # total power usage of alu_cc2
resultbus_power_cc2    3586110310.0675 # total power usage of resultbus_cc2
clock_power_cc2        30630268.5259 # total power usage of clock_cc2
avg_rename_power_cc2        12.2278 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.0000 # avg power usage of bpred unit_cc2
avg_window_power_cc2      1740.4105 # avg power usage of instruction window_cc2
avg_lsq_power_cc2           11.1196 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2       30.7142 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2         1.4386 # avg power usage of icache_cc2
avg_dcache_power_cc2         2.5115 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0692 # avg power usage of dcache2_cc2
avg_alu_power_cc2            3.3975 # avg power usage of alu_cc2
avg_resultbus_power_cc2    1151.4396 # avg power usage of resultbus_cc2
avg_clock_power_cc2          9.8349 # avg power usage of clock_cc2
fetch_stage_power_cc2  4480445.9451 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2 38082858.6405 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  9059796442.1544 # total power usage of issue stage_cc2
avg_fetch_power_cc2          1.4386 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2      12.2278 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2       2908.9480 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  9228648015.8708 # total power per cycle_cc2
avg_total_power_cycle_cc2    2963.1634 # average total power per cycle_cc2
avg_total_power_insn_cc2    1015.9995 # average total power per insn_cc2
rename_power_cc3       389495738.5532 # total power usage of rename unit_cc3
bpred_power_cc3         970511.9331 # total power usage of bpred unit_cc3
window_power_cc3       23183040382.5888 # total power usage of instruction window_cc3
lsq_power_cc3          72102977.2421 # total power usage of lsq_cc3
regfile_power_cc3      2306830751.9567 # total power usage of arch. regfile_cc3
icache_power_cc3       4976911.8757 # total power usage of icache_cc3
dcache_power_cc3       12988536.1468 # total power usage of dcache_cc3
dcache2_power_cc3      1030627.3595 # total power usage of dcache2_cc3
alu_power_cc3          20303673.4745 # total power usage of alu_cc3
resultbus_power_cc3    19335687443.8284 # total power usage of resultbus_cc3
clock_power_cc3        202472286.0339 # total power usage of clock_cc3
avg_rename_power_cc3       125.0605 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.3116 # avg power usage of bpred unit_cc3
avg_window_power_cc3      7443.6837 # avg power usage of instruction window_cc3
avg_lsq_power_cc3           23.1511 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3      740.6845 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3         1.5980 # avg power usage of icache_cc3
avg_dcache_power_cc3         4.1704 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.3309 # avg power usage of dcache2_cc3
avg_alu_power_cc3            6.5192 # avg power usage of alu_cc3
avg_resultbus_power_cc3    6208.3635 # avg power usage of resultbus_cc3
avg_clock_power_cc3         65.0104 # avg power usage of clock_cc3
fetch_stage_power_cc3  5947423.8088 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3 389495738.5532 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  42625153640.6401 # total power usage of issue stage_cc3
avg_fetch_power_cc3          1.9096 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3     125.0605 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3      13686.2188 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  45529899840.9927 # total power per cycle_cc3
avg_total_power_cycle_cc3   14618.8839 # average total power per cycle_cc3
avg_total_power_insn_cc3    5012.4739 # average total power per insn_cc3
total_rename_access         9083319 # total number accesses of rename unit
total_bpred_access                0 # total number accesses of bpred unit
total_window_access        32102636 # total number accesses of instruction window
total_lsq_access            2694252 # total number accesses of load/store queue
total_regfile_access       12031529 # total number accesses of arch. regfile
total_icache_access       370193905 # total number accesses of icache
total_dcache_access         2429610 # total number accesses of dcache
total_dcache2_access         555908 # total number accesses of dcache2
total_alu_access            9082539 # total number accesses of alu
total_resultbus_access     10219611 # total number accesses of resultbus
avg_rename_access            2.9165 # avg number accesses of rename unit
avg_bpred_access             0.0000 # avg number accesses of bpred unit
avg_window_access           10.3076 # avg number accesses of instruction window
avg_lsq_access               0.8651 # avg number accesses of lsq
avg_regfile_access           3.8631 # avg number accesses of arch. regfile
avg_icache_access          118.8630 # avg number accesses of icache
avg_dcache_access            0.7801 # avg number accesses of dcache
avg_dcache2_access           0.1785 # avg number accesses of dcache2
avg_alu_access               2.9163 # avg number accesses of alu
avg_resultbus_access         3.2813 # avg number accesses of resultbus
max_rename_access               229 # max number accesses of rename unit
max_bpred_access                  0 # max number accesses of bpred unit
max_window_access               224 # max number accesses of instruction window
max_lsq_access                   19 # max number accesses of load/store queue
max_regfile_access              470 # max number accesses of arch. regfile
max_icache_access               512 # max number accesses of icache
max_dcache_access                16 # max number accesses of dcache
max_dcache2_access                7 # max number accesses of dcache2
max_alu_access                   16 # max number accesses of alu
max_resultbus_access             77 # max number accesses of resultbus
max_cycle_power_cc1     412092.0634 # maximum cycle power usage of cc1
max_cycle_power_cc2      41784.3997 # maximum cycle power usage of cc2
max_cycle_power_cc3      43405.8457 # maximum cycle power usage of cc3
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000967c # program entry point (initial PC)
ld_environ_base        0x011ff96ef0 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23132 # total number of pages allocated
mem.page_mem                185056k # total size of memory pages allocated
mem.ptab_misses              328667 # total first level page table misses
mem.ptab_accesses        1143893616 # total page table accesses
mem.ptab_miss_rate           0.0003 # first level page table miss rate

