// Seed: 1498747335
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1 * id_5 + 1;
endmodule
module module_1 (
    output wor  id_0,
    input  wire id_1
    , id_4,
    output tri  id_2
);
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4
  );
  wire id_6 = id_4;
endmodule
module module_2 (
    input supply0 id_0,
    output supply0 id_1
    , id_13,
    output supply1 id_2,
    input uwire id_3,
    input wire id_4,
    input wire id_5,
    output uwire id_6,
    output tri0 id_7,
    input tri1 id_8,
    input wand id_9,
    input tri id_10,
    output supply0 id_11
);
  module_0(
      id_13, id_13, id_13, id_13, id_13
  );
  assign id_2 = id_0 != {1, 1} ? 1 : (id_10) & 1;
  assign id_6 = ~id_13 == id_9;
  always @(id_5 | id_10, posedge 1) begin
    $display;
  end
endmodule
