

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/lrr/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7c107ad7564464849abebcc6a8942f69  /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad "
Parsing file _cuobjdump_complete_output_07zBpZ
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8compresslPf : hostFun 0x0x401b90, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z7extractlPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7extractlPf'...
GPGPU-Sim PTX: reconvergence points for _Z7extractlPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:74) @%p1 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:105) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7extractlPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7extractlPf'.
GPGPU-Sim PTX: instruction assembly for function '_Z7preparelPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z7preparelPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x168 (_1.ptx:130) @%p1 bra $Lt_1_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0 (_1.ptx:147) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7preparelPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7preparelPfS_S_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37232_32_non_const_d_psum80" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37233_32_non_const_d_psum22128" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceliiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceliiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x208 (_1.ptx:172) @%p1 bra $Lt_2_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:194) mov.u64 %rd1, __cuda___cuda_local_var_37232_32_non_const_d_psum80;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2e0 (_1.ptx:204) @%p2 bra $Lt_2_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x310 (_1.ptx:212) @%p3 bra $Lt_2_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:239) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:244) @%p4 bra $Lt_2_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (_1.ptx:245) mov.u32 %r23, 511;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:247) @%p5 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x490 (_1.ptx:267) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a8 (_1.ptx:271) @%p6 bra $Lt_2_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4d8 (_1.ptx:279) @%p7 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:306) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5b0 (_1.ptx:311) @%p8 bra $Lt_2_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (_1.ptx:312) mov.u32 %r38, 511;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c8 (_1.ptx:314) @%p9 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x658 (_1.ptx:334) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6a0 (_1.ptx:348) @%p11 bra $Lt_2_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a8 (_1.ptx:349) mov.u32 %r45, 2;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6b8 (_1.ptx:351) @%p12 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x6e8 (_1.ptx:360) @%p13 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6f8 (_1.ptx:362) @%p14 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7c8 (_1.ptx:394) @%p15 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7e0 (_1.ptx:398) @%p16 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x820 (_1.ptx:407) @%p17 bra $Lt_2_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x8f0 (_1.ptx:437) @%p18 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceliiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceliiPfS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9f0 (_1.ptx:510) @%p1 bra $Lt_3_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa10 (_1.ptx:518) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa28 (_1.ptx:521) @%p2 bra $Lt_3_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd98 (_1.ptx:649) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xce8 (_1.ptx:617) @!%p3 bra $Lt_3_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcf8 (_1.ptx:619) bra.uni $Lt_3_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe00 (_1.ptx:691) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe20 (_1.ptx:699) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe38 (_1.ptx:702) @%p2 bra $Lt_4_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff8 (_1.ptx:764) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z8compresslPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8compresslPf'...
GPGPU-Sim PTX: reconvergence points for _Z8compresslPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1040 (_1.ptx:787) @%p1 bra $Lt_5_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1200 (_1.ptx:858) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10b0 (_1.ptx:803) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1100 (_1.ptx:815) @!%p3 bra $Lt_5_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:823) mov.f32 %f8, 0fbf800000;     // -1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11c8 (_1.ptx:845) bra.uni $Lt_5_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX: ... end of reconvergence points for _Z8compresslPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8compresslPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_AAqN5p"
Running: cat _ptx_AAqN5p | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_rbj7yS
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_rbj7yS --output-file  /dev/null 2> _ptx_AAqN5pinfo"
GPGPU-Sim PTX: Kernel '_Z8compresslPf' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=136
GPGPU-Sim PTX: Kernel '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_' : regs=20, lmem=0, smem=0, cmem=160
GPGPU-Sim PTX: Kernel '_Z6reduceliiPfS_' : regs=14, lmem=0, smem=4096, cmem=64
GPGPU-Sim PTX: Kernel '_Z7preparelPfS_S_' : regs=12, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7extractlPf' : regs=6, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_AAqN5p _ptx2_rbj7yS _ptx_AAqN5pinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_ : hostFun 0x0x4013d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_ : hostFun 0x0x4015d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceliiPfS_ : hostFun 0x0x401690, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7preparelPfS_S_ : hostFun 0x0x401c50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7extractlPf : hostFun 0x0x401bf0, fat_cubin_handle = 1
The file was not opened for reading

GPGPU-Sim PTX: cudaLaunch for 0x0x401bf0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7extractlPf' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel '_Z7extractlPf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(40,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 131488 (ipc=263.0) sim_rate=21914 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 07:38:44 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(9,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 271200 (ipc=271.2) sim_rate=38742 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 07:38:45 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(31,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(40,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(40,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 571392 (ipc=285.7) sim_rate=71424 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 07:38:46 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(41,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(34,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2545,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2546,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2569,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2570,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2593,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2594,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2599,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2600,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2605,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2606,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2611,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2611,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2612,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2612,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2641,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2642,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2642,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2643,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2644,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2645,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2647,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2648,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2653,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2654,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2659,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2659,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2660,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2660,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2665,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2665,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2665,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2666,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2666,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2666,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2679,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2680,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2680,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2681,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2686,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2687,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(48,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2695,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2696,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2699,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2700,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2712,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2713,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2713,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2714,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2719,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2719,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2720,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2720,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2723,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2724,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2725,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2726,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2733,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2733,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2734,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2734,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2734,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2735,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2740,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2741,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2749,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2750,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2750,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2751,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2756,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2757,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2758,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2759,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2762,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2763,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2765,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2766,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2768,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2769,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2769,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2770,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2779,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2780,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2780,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2781,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2786,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2787,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2788,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2789,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2790,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2791,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(87,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(63,0,0) tid=(319,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1086080 (ipc=362.0) sim_rate=120675 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 07:38:47 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(66,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(72,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(75,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3600,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3601,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3657,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3658,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3675,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3676,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3676,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3677,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3680,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3681,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(65,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3682,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3683,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3704,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3705,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(65,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3863,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3864,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3900,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3901,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3906,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3907,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3987,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3988,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1632736 (ipc=408.2) sim_rate=163273 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 07:38:48 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(100,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4026,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4027,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4077,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4078,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4112,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4113,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4115,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4116,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4160,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4161,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4172,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4173,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4173,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4174,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4185,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4186,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4196,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4197,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4202,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4203,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(107,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4208,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4209,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4222,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4223,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4235,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4236,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4254,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4255,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4262,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4263,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4280,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4284,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4285,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4286,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4287,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4303,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4304,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4305,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4306,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4309,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4310,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4330,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4330,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4331,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4331,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4347,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4348,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4357,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4358,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(125,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4395,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4396,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4423,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4424,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4431,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4432,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4450,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4451,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4476,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4477,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4494,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4494,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4495,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4495,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1918400 (ipc=426.3) sim_rate=174400 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 07:38:49 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(132,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4511,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4512,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4543,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4544,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(108,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(104,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4936,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4937,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(123,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5004,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5005,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5024,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5025,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5084,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5085,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5102,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5103,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5116,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5117,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(118,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5202,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5203,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5223,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5224,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5226,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5227,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5232,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5233,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5248,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5249,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5253,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5254,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5265,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5266,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5266,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5267,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5268,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5269,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5272,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5273,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5287,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5288,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(149,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5342,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5343,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5373,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5374,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5427,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5428,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5453,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5454,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(141,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2535904 (ipc=461.1) sim_rate=211325 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 07:38:50 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5607,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5608,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5612,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5613,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5640,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5641,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5642,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5643,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5655,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5656,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(159,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5659,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5660,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5660,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5661,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5693,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5694,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5701,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5702,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5702,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5703,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5712,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5713,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5764,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5765,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5767,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5768,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5811,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5812,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(131,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5877,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5878,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5948,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5949,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5962,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5963,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5964,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5965,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5970,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5971,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(149,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5998,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5999,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2801984 (ipc=467.0) sim_rate=215537 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 07:38:51 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6053,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6054,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6062,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6063,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6079,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6079,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6080,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6080,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(150,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(166,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6360,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6361,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6386,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6387,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6389,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6390,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6401,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6402,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(143,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6527,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6528,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6546,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6547,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6585,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6586,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6593,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6594,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6605,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6606,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6614,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6615,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6622,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6623,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(176,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6686,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6687,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6692,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6693,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6730,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6731,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6756,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6757,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(180,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6809,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6810,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6828,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6829,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6864,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6865,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6876,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6877,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6882,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6899,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6900,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6900,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6901,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6920,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6921,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6939,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6940,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(203,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6967,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6968,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6968,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6969,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6988,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6989,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6990,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6991,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 3410400 (ipc=487.2) sim_rate=243600 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 07:38:52 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7013,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7014,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7017,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7018,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7035,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7036,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7052,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(7053,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7056,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(7057,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7079,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7080,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(208,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7121,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(7122,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7263,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7264,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(212,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7285,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7286,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7289,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7289,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7290,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7290,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7336,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(7337,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7416,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7417,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(192,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7491,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7491,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7492,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7492,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3712224 (ipc=495.0) sim_rate=247481 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 07:38:53 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7581,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7582,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(211,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7604,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7605,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7668,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7669,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7678,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7679,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7703,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7704,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(227,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7755,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7756,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7813,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7814,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7830,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7831,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7905,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7906,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(224,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7984,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7985,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 4022560 (ipc=502.8) sim_rate=251410 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 07:38:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8001,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8002,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8036,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8037,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8049,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8050,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8078,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8079,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8079,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8080,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(215,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8102,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8103,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8112,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8113,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8142,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8143,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8161,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8162,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8191,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8192,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8202,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8203,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8204,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8205,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8233,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8234,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8238,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8239,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(243,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8250,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8251,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8273,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(8274,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8299,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8300,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8302,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8303,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8318,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8319,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8319,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8319,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8320,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8320,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(245,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8396,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8397,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8458,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8459,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8489,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8490,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 4332992 (ipc=509.8) sim_rate=254881 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 07:38:55 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8526,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8527,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(255,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8565,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8566,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8710,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(8711,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8716,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8717,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(260,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8736,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8737,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8755,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8756,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8776,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8777,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8794,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8795,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8806,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8807,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8858,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(8859,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(261,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8934,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8935,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8956,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(8957,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8964,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8965,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(267,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9109,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9110,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9121,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9122,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9122,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9123,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9123,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9124,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9131,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9132,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9162,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9163,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(252,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9244,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9245,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9310,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9311,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9373,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9374,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9379,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9380,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(261,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9399,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9400,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9451,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9452,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9465,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9466,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4907968 (ipc=516.6) sim_rate=272664 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 07:38:56 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9521,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9522,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9524,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9525,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9525,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9526,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9543,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9543,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9544,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9544,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9558,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9559,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(281,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9563,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9564,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9580,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9581,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9597,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9598,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9674,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9675,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9683,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9684,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9711,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9712,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(274,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9724,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9725,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9758,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9759,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9774,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9775,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9803,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9804,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9821,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9822,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9850,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9851,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9852,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9853,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(294,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9869,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9870,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9880,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9881,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 5223328 (ipc=522.3) sim_rate=274912 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 07:38:57 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(264,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10018,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10019,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10066,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(10067,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10138,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10139,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(289,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10198,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10199,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10215,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10216,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10225,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(10226,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10278,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10279,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10288,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10289,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10294,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10295,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10327,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10328,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(280,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10445,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10446,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10476,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10477,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10499,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10500,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 5512864 (ipc=525.0) sim_rate=275643 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 07:38:58 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10508,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10509,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(308,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10544,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10545,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10574,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10575,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10594,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10595,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10600,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10601,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10655,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10656,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10656,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10657,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10671,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10672,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(288,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10713,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10714,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10802,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10803,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10805,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10806,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10833,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10834,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(326,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10894,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10895,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10898,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10899,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10911,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10912,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10949,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10950,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10958,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10959,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10973,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10974,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10983,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10984,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11007,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11008,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(317,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11129,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11130,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11169,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11170,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(316,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11192,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11193,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11199,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11200,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11203,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11204,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11221,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11222,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11248,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11249,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11295,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11296,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11297,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11298,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11324,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11325,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11328,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11329,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11330,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11331,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(337,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11371,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11372,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11372,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11373,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11437,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11438,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 6106592 (ipc=531.0) sim_rate=290790 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 07:38:59 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11501,0), 2 CTAs running
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(344,0,0) tid=(287,0,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11502,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11553,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11554,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11561,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11562,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11591,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11592,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(324,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11671,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11672,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11689,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11690,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11781,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11782,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11788,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11789,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(338,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11893,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11894,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11928,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11929,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11929,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11930,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 6392544 (ipc=532.7) sim_rate=290570 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:39:00 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12010,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12011,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(333,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12032,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12033,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12059,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12060,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12085,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12086,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12089,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12090,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12114,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12115,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12145,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12146,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12149,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(12150,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12171,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(12172,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12182,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12183,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(352,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12192,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12193,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12214,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(12215,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12245,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12246,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12249,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12250,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12286,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12287,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(347,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12347,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12348,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12414,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12415,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12435,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12436,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 6690336 (ipc=535.2) sim_rate=290884 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 07:39:01 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12503,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12504,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(348,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12514,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12515,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12581,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12582,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12585,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12586,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12596,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12597,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12604,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12605,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12621,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12622,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12647,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12648,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12674,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12675,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(366,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12716,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12717,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12719,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(12720,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12722,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12723,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12790,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12791,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12806,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12807,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(370,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12842,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(12843,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12851,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(12852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12869,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12870,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12886,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12887,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12888,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12889,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12920,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12921,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12926,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(12927,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12953,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12954,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(376,0,0) tid=(511,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 6997120 (ipc=538.2) sim_rate=291546 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 07:39:02 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13034,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13035,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13133,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13134,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(382,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13167,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13168,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13187,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13188,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13248,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13249,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13285,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13286,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(406,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13405,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13406,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13411,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13412,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13419,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13420,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13420,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13421,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(412,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13509,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13510,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13525,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13526,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13534,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13535,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13618,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13619,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(414,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13673,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13674,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13693,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13694,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13711,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13712,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13735,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13736,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13784,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13785,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(382,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13825,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13826,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13837,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13838,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13842,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13843,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13843,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13844,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13907,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13908,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13909,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13910,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13921,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13922,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13932,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13933,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(428,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13992,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13993,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 7584576 (ipc=541.8) sim_rate=303383 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 07:39:03 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14009,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14010,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14015,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(14016,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14045,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14046,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14056,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(14057,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14115,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14116,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(427,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14239,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14240,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14242,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14243,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14267,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14268,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14268,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14269,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14286,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14287,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(434,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14305,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14306,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14333,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14334,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14338,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14339,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14342,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14343,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14354,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14363,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14364,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14368,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(14369,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14371,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14372,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14396,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14397,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14431,0), 2 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(425,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14499,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 7890424 (ipc=544.2) sim_rate=303477 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 07:39:04 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14521,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14534,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14615,0), 2 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(448,0,0) tid=(499,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14630,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14641,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14752,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14761,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14772,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14780,0), 1 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(422,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14923,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14939,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14948,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 8124356 (ipc=541.6) sim_rate=300902 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 07:39:05 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15038,0), 1 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(442,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15084,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15162,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15162,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15177,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15184,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15186,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15215,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15231,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15269,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15285,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15307,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15316,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (15335,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15365,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15381,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(438,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15396,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15468,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15512,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15520,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15529,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15561,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15565,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15570,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15601,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15607,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15617,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15654,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15689,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15736,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: GPU detected kernel '_Z7extractlPf' finished on shader 2.

GPGPU-Sim PTX: cudaLaunch for 0x0x401c50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7preparelPfS_S_' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel_name = _Z7extractlPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 15737
gpu_sim_insn = 8281816
gpu_ipc =     526.2640
gpu_tot_sim_cycle = 15737
gpu_tot_sim_insn = 8281816
gpu_tot_ipc =     526.2640
gpu_tot_issued_cta = 450
gpu_stall_dramfull = 1340
gpu_stall_icnt2sh    = 32360
gpu_total_sim_rate=306733

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 136605
	L1I_total_cache_misses = 1209
	L1I_total_cache_miss_rate = 0.0089
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5011
L1D_cache:
	L1D_cache_core[0]: Access = 992, Miss = 496, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 710
	L1D_cache_core[1]: Access = 928, Miss = 464, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1036
	L1D_cache_core[2]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1477
	L1D_cache_core[3]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1098
	L1D_cache_core[4]: Access = 928, Miss = 464, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1011
	L1D_cache_core[5]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1241
	L1D_cache_core[6]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 520
	L1D_cache_core[7]: Access = 928, Miss = 464, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1528
	L1D_cache_core[8]: Access = 992, Miss = 496, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 969
	L1D_cache_core[9]: Access = 992, Miss = 496, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 840
	L1D_cache_core[10]: Access = 928, Miss = 464, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[11]: Access = 930, Miss = 465, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 808
	L1D_cache_core[12]: Access = 992, Miss = 496, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 598
	L1D_cache_core[13]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 794
	L1D_cache_core[14]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 704
	L1D_total_cache_accesses = 14370
	L1D_total_cache_misses = 7185
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 14310
	L1D_cache_data_port_util = 0.031
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 14385
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0334
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3311
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11743
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13905
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2567
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 135396
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1209
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5011
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 
gpgpu_n_tot_thrd_icount = 8511840
gpgpu_n_tot_w_icount = 265995
gpgpu_n_stall_shd_mem = 17621
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7185
gpgpu_n_mem_write_global = 7185
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 229916
gpgpu_n_store_insn = 229916
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 460316
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3311
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3311
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14310
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:82032	W0_Idle:28494	W0_Scoreboard:87601	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:27	W29:0	W30:0	W31:0	W32:265968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57480 {8:7185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 977160 {136:7185,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 977160 {136:7185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57480 {8:7185,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 210 
maxdqlatency = 0 
maxmflatency = 665 
averagemflatency = 251 
max_icnt2mem_latency = 257 
max_icnt2sh_latency = 15736 
mrq_lat_table:4519 	575 	438 	426 	548 	688 	838 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6903 	7343 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8515 	4504 	832 	491 	87 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1165 	2994 	2563 	477 	1 	0 	0 	0 	1215 	2109 	3861 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      6006      6037      5968      5997      6031      6009      6246      6243      7018      7028      6025      5986      6278      6275      5765      5710 
dram[1]:      6015      6052      5949      5965      6038      5974      6267      6256      7055      7093      6028      5988      6352      6275      5761      5710 
dram[2]:      5977      6114      5944      5898      6009      5998      6263      6184      7062      6981      6007      6047      6349      6296      5758      5697 
dram[3]:      6016      6277      5952      5937      5978      6039      6240      6188      7059      7043      6010      6049      6347      6315      5735      5689 
dram[4]:      6035      6282      5998      5902      6025      6015      6238      6224      7046      7054      6010      6072      6282      6296      5717      5704 
dram[5]:      6041      6234      5996      5897      5999      5999      6253      6231      7049      7056      6013      6041      6275      6308      5722      5688 
average row accesses per activate:
dram[0]: 13.400000 32.000000 32.000000 32.000000  7.000000  9.333333  7.111111  6.400000  8.000000  7.111111 15.000000 12.571428 32.000000 32.000000 32.000000 32.000000 
dram[1]: 21.666666 32.000000 32.000000 32.000000  8.400000  8.400000  6.400000  7.111111  8.000000  8.000000 14.666667 14.666667 32.000000 32.000000 32.000000 32.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000  8.400000  6.285714  5.818182  7.529412  9.142858  9.142858 12.571428 14.666667 32.000000 32.000000 32.000000 32.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000  8.400000  7.333333  6.095238  7.111111  9.142858  9.142858 14.666667 17.600000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000  7.636364  6.285714  7.111111  8.533334  8.000000  9.142858 12.571428 14.666667 32.000000 32.000000 32.000000 32.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000  8.400000  6.285714  6.400000  7.111111  7.111111  8.000000 12.571428 14.666667 32.000000 32.000000 32.000000 32.000000 
average row locality = 8230/722 = 11.398892
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        74        96        96        96        96        77        76        64        64        64        64 
dram[1]:        65        64        64        64        74        74        96        96        96        96        76        76        64        64        64        64 
dram[2]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[3]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[4]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[5]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
total reads: 7189
bank skew: 96/64 = 1.50
chip skew: 1200/1197 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        13        12         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        12        12         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
total reads: 1041
min_bank_accesses = 0!
chip skew: 174/172 = 1.01
average mf latency per bank:
dram[0]:        495       483       454       479       428       425       411       423       385       400       429       447       512       528       483       496
dram[1]:        454       512       468       485       417       426       409       397       386       391       406       450       453       528       443       508
dram[2]:        483       456       464       442       428       404       413       419       381       380       438       429       486       489       492       472
dram[3]:        501       492       487       473       423       408       412       409       384       389       419       420       494       463       493       460
dram[4]:        468       490       434       470       404       431       390       421       361       382       397       431       528       490       512       482
dram[5]:        503       495       468       475       425       421       423       425       382       395       421       460       533       503       504       490
maximum mf latency per bank:
dram[0]:        400       377       371       389       526       440       541       641       509       464       442       523       458       515       394       433
dram[1]:        334       430       371       455       519       450       606       538       458       439       437       507       420       488       342       408
dram[2]:        398       362       378       414       532       405       592       635       414       441       439       452       424       508       415       371
dram[3]:        391       401       426       434       537       371       579       555       522       458       448       473       430       464       441       377
dram[4]:        472       399       365       450       459       442       507       579       467       446       450       462       469       529       481       382
dram[5]:        395       405       416       446       584       449       665       579       628       434       421       488       484       534       434       394

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20772 n_nop=17792 n_act=125 n_pre=109 n_req=1373 n_rd=2400 n_write=346 bw_util=0.2644
n_activity=12033 dram_eff=0.4564
bk0: 134a 20323i bk1: 128a 20325i bk2: 128a 20289i bk3: 128a 20255i bk4: 148a 19953i bk5: 148a 19663i bk6: 192a 19076i bk7: 192a 18636i bk8: 192a 19335i bk9: 192a 19144i bk10: 154a 19835i bk11: 152a 19660i bk12: 128a 20189i bk13: 128a 20075i bk14: 128a 20400i bk15: 128a 20290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.65434
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20772 n_nop=17812 n_act=119 n_pre=103 n_req=1369 n_rd=2394 n_write=344 bw_util=0.2636
n_activity=12080 dram_eff=0.4533
bk0: 130a 20389i bk1: 128a 20359i bk2: 128a 20309i bk3: 128a 20227i bk4: 148a 19872i bk5: 148a 19678i bk6: 192a 19008i bk7: 192a 18753i bk8: 192a 19308i bk9: 192a 19131i bk10: 152a 19858i bk11: 152a 19700i bk12: 128a 20207i bk13: 128a 20079i bk14: 128a 20386i bk15: 128a 20282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.49716
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20772 n_nop=17804 n_act=120 n_pre=104 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2642
n_activity=11769 dram_eff=0.4663
bk0: 128a 20420i bk1: 128a 20328i bk2: 128a 20302i bk3: 128a 20200i bk4: 148a 19957i bk5: 152a 19634i bk6: 192a 18934i bk7: 192a 18739i bk8: 192a 19361i bk9: 192a 19146i bk10: 152a 19850i bk11: 152a 19698i bk12: 128a 20231i bk13: 128a 20036i bk14: 128a 20383i bk15: 128a 20277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.62334
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20772 n_nop=17812 n_act=116 n_pre=100 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2642
n_activity=11836 dram_eff=0.4637
bk0: 128a 20418i bk1: 128a 20270i bk2: 128a 20295i bk3: 128a 20180i bk4: 148a 19871i bk5: 152a 19638i bk6: 192a 18970i bk7: 192a 18815i bk8: 192a 19319i bk9: 192a 19038i bk10: 152a 19819i bk11: 152a 19697i bk12: 128a 20230i bk13: 128a 20072i bk14: 128a 20383i bk15: 128a 20294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.66835
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20772 n_nop=17810 n_act=117 n_pre=101 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2642
n_activity=11977 dram_eff=0.4582
bk0: 128a 20421i bk1: 128a 20256i bk2: 128a 20344i bk3: 128a 20270i bk4: 148a 19758i bk5: 152a 19456i bk6: 192a 19157i bk7: 192a 18613i bk8: 192a 19186i bk9: 192a 19213i bk10: 152a 19817i bk11: 152a 19742i bk12: 128a 20120i bk13: 128a 20051i bk14: 128a 20369i bk15: 128a 20308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.78163
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20772 n_nop=17794 n_act=125 n_pre=109 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2642
n_activity=11847 dram_eff=0.4632
bk0: 128a 20421i bk1: 128a 20312i bk2: 128a 20324i bk3: 128a 20246i bk4: 148a 19775i bk5: 152a 19552i bk6: 192a 18994i bk7: 192a 18725i bk8: 192a 19110i bk9: 192a 19203i bk10: 152a 19818i bk11: 152a 19684i bk12: 128a 20136i bk13: 128a 20033i bk14: 128a 20370i bk15: 128a 20283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.70234

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1243, Miss = 602, Miss_rate = 0.484, Pending_hits = 9, Reservation_fails = 417
L2_cache_bank[1]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 68
L2_cache_bank[2]: Access = 1211, Miss = 599, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 76
L2_cache_bank[4]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 54
L2_cache_bank[5]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 91
L2_cache_bank[6]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 60
L2_cache_bank[7]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 59
L2_cache_bank[8]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 63
L2_cache_bank[9]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 28
L2_cache_bank[10]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 86
L2_cache_bank[11]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 28
L2_total_cache_accesses = 14430
L2_total_cache_misses = 7189
L2_total_cache_miss_rate = 0.4982
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 1138
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 754
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 280
L2_cache_data_port_util = 0.175
L2_cache_fill_port_util = 0.152

icnt_total_pkts_mem_to_simt=43380
icnt_total_pkts_simt_to_mem=43170
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.4119
	minimum = 6
	maximum = 134
Network latency average = 15.8883
	minimum = 6
	maximum = 108
Slowest packet = 3503
Flit latency average = 13.5071
	minimum = 6
	maximum = 104
Slowest flit = 60089
Fragmentation average = 0.00148995
	minimum = 0
	maximum = 27
Injected packet rate average = 0.067922
	minimum = 0.0592235 (at node 1)
	maximum = 0.0789858 (at node 15)
Accepted packet rate average = 0.067922
	minimum = 0.0592235 (at node 1)
	maximum = 0.0789858 (at node 15)
Injected flit rate average = 0.203695
	minimum = 0.177162 (at node 1)
	maximum = 0.24077 (at node 15)
Accepted flit rate average= 0.203695
	minimum = 0.178052 (at node 1)
	maximum = 0.231238 (at node 15)
Injected packet length average = 2.99896
Accepted packet length average = 2.99896
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.4119 (1 samples)
	minimum = 6 (1 samples)
	maximum = 134 (1 samples)
Network latency average = 15.8883 (1 samples)
	minimum = 6 (1 samples)
	maximum = 108 (1 samples)
Flit latency average = 13.5071 (1 samples)
	minimum = 6 (1 samples)
	maximum = 104 (1 samples)
Fragmentation average = 0.00148995 (1 samples)
	minimum = 0 (1 samples)
	maximum = 27 (1 samples)
Injected packet rate average = 0.067922 (1 samples)
	minimum = 0.0592235 (1 samples)
	maximum = 0.0789858 (1 samples)
Accepted packet rate average = 0.067922 (1 samples)
	minimum = 0.0592235 (1 samples)
	maximum = 0.0789858 (1 samples)
Injected flit rate average = 0.203695 (1 samples)
	minimum = 0.177162 (1 samples)
	maximum = 0.24077 (1 samples)
Accepted flit rate average = 0.203695 (1 samples)
	minimum = 0.178052 (1 samples)
	maximum = 0.231238 (1 samples)
Injected packet size average = 2.99896 (1 samples)
Accepted packet size average = 2.99896 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 306733 (inst/sec)
gpgpu_simulation_rate = 582 (cycle/sec)
kernel '_Z7preparelPfS_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,15737)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,15737)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,15737)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,15737)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,15737)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,15737)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,15737)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,15737)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,15737)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,15737)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,15737)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,15737)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,15737)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,15737)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,15737)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,15737)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,15737)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,15737)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,15737)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,15737)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,15737)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,15737)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,15737)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,15737)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,15737)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,15737)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,15737)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,15737)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,15737)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,15737)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,15737)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,15737)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,15737)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,15737)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,15737)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,15737)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,15737)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,15737)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,15737)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,15737)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,15737)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,15737)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,15737)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,15737)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,15737)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(9,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(2,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 16237  inst.: 8535256 (ipc=506.9) sim_rate=304830 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 07:39:06 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(20,0,0) tid=(331,0,0)
GPGPU-Sim uArch: cycles simulated: 16737  inst.: 8580088 (ipc=298.3) sim_rate=295865 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 07:39:07 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(7,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2753,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2754,15737)
GPGPU-Sim uArch: cycles simulated: 18737  inst.: 8736920 (ipc=151.7) sim_rate=291230 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 07:39:08 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3209,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3210,15737)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3335,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3336,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3713,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3714,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3780,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3781,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3875,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3876,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3898,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3899,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3943,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3944,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4063,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4064,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4072,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4073,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4079,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4080,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4125,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4126,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4157,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4158,15737)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(54,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4202,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4203,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4308,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4309,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4383,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4384,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4459,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4460,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4469,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4470,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4544,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4545,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4547,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4548,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4556,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4557,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4595,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4596,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4610,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4611,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4621,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4622,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4653,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4654,15737)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(58,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4732,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4733,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4781,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4782,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4782,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4783,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4849,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4850,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4877,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4878,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4918,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4919,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4923,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4924,15737)
GPGPU-Sim uArch: cycles simulated: 20737  inst.: 8982808 (ipc=140.2) sim_rate=289768 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 07:39:09 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5046,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5047,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5061,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5062,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5063,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5064,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5121,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5122,15737)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(78,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5175,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5176,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5178,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5179,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5199,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5200,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5267,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5268,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5275,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5276,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5292,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5293,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5324,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5325,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5402,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5403,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5456,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5457,15737)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(66,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5853,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5854,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5966,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5967,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5991,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5992,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6382,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6383,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6429,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6430,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6838,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6839,15737)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(67,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 22737  inst.: 9224088 (ipc=134.6) sim_rate=288252 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 07:39:10 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7203,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7204,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7306,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7307,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7356,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7357,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7448,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7449,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7754,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7755,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8121,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8122,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8135,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(8136,15737)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(87,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8187,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8188,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8189,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8190,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8300,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8301,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8349,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8350,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8404,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8405,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8607,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8608,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8728,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8729,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8809,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8810,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8833,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8834,15737)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(111,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 24737  inst.: 9412920 (ipc=125.7) sim_rate=285240 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 07:39:11 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9063,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9064,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9077,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9078,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9143,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9144,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9334,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9335,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9516,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9517,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9519,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9520,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9533,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9534,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9594,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9595,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9669,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9670,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9724,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9725,15737)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(121,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9811,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9812,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9828,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9829,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9897,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9898,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9924,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9925,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9970,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9971,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10032,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10033,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10049,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10050,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10170,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10171,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10259,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10260,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10440,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10441,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10446,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10447,15737)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(131,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10460,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10461,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10531,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10532,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10690,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10691,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10707,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10708,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10763,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10764,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10778,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(10779,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10805,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10806,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10925,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10926,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10972,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10973,15737)
GPGPU-Sim uArch: cycles simulated: 26737  inst.: 9679320 (ipc=127.0) sim_rate=284685 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 07:39:12 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11047,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11048,15737)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(142,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11077,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(11078,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11250,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11251,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11729,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11730,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11759,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11760,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11930,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11931,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11957,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11958,15737)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(145,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12257,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12258,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12353,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12354,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12460,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12461,15737)
GPGPU-Sim uArch: cycles simulated: 28237  inst.: 9831768 (ipc=124.0) sim_rate=280907 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 07:39:13 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12594,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12595,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12641,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12642,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12808,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12809,15737)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(143,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12944,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12945,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13131,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13132,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13217,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13218,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13342,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13343,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13406,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13407,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13409,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13410,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13505,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13506,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13534,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13535,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13681,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(13682,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13714,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13715,15737)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(164,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13798,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13799,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13822,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13823,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13834,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13835,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13859,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13860,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13883,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13884,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13964,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13965,15737)
GPGPU-Sim uArch: cycles simulated: 29737  inst.: 10035768 (ipc=125.3) sim_rate=278771 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 07:39:14 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14040,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14041,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14055,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14056,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14168,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14169,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14185,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14186,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14190,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14191,15737)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(174,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14222,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14223,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14258,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14259,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14290,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14291,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14338,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14339,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14370,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14371,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14404,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14405,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14435,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(14436,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14450,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14451,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14495,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14496,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14511,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(14512,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14560,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14561,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14563,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14564,15737)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(181,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14728,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14729,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14816,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14817,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14931,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14932,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15044,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15045,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15056,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15057,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15094,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(15095,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15111,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15112,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15160,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(15161,15737)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(194,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15209,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(15210,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15242,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15243,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15376,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15377,15737)
GPGPU-Sim uArch: cycles simulated: 31237  inst.: 10324952 (ipc=131.8) sim_rate=279052 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 07:39:15 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15536,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15537,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15552,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15553,15737)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(171,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15871,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(15872,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16088,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16089,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16106,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16107,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16271,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16272,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16320,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16321,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16385,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16386,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16439,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(16440,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16514,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(16515,15737)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(208,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16683,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16684,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16788,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16789,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16834,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16835,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16907,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(16908,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16947,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16948,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16971,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16972,15737)
GPGPU-Sim uArch: cycles simulated: 32737  inst.: 10509304 (ipc=131.0) sim_rate=276560 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 07:39:16 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17032,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(17033,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17051,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17052,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17188,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17189,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17234,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17235,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17249,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17250,15737)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(196,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17316,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17317,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17375,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17376,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17425,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17426,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17477,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17478,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17522,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17523,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17531,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17532,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17538,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17539,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17580,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(17581,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17589,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17590,15737)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(212,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17812,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17813,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17853,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17854,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17870,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17871,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17893,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17894,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17955,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17956,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18060,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18061,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18101,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18102,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18104,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18105,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18110,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18111,15737)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(233,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18212,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18213,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18221,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18222,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18261,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18262,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18298,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(18299,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18306,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18307,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18403,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18404,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18450,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18451,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (18459,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(18460,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18499,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18500,15737)
GPGPU-Sim uArch: cycles simulated: 34237  inst.: 10815608 (ipc=137.0) sim_rate=277323 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 07:39:17 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18536,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(18537,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18558,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18559,15737)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(245,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18751,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18752,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19081,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19082,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19168,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(19169,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19234,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19235,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19328,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(19329,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19361,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(19362,15737)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(252,0,0) tid=(267,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19431,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19432,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19565,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(19566,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19571,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19572,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19620,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(19621,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19676,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(19677,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19693,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(19694,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19709,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19710,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19841,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19842,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19935,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19936,15737)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(263,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 35737  inst.: 11029976 (ipc=137.4) sim_rate=275749 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 07:39:18 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20026,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20027,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20113,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(20114,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20287,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20288,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20290,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20291,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20304,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(20305,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20339,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(20340,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20340,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(20341,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20398,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20399,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20408,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(20409,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20414,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20415,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20431,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(20432,15737)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(266,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20483,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(20484,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20550,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20551,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20558,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(20559,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20722,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(20723,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20941,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(20942,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21052,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21053,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21063,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21064,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21068,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21069,15737)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(282,0,0) tid=(267,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21190,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21190,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(21191,15737)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21191,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21270,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(21271,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21278,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(21279,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21341,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(21342,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21394,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21395,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21406,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21407,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21447,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21448,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21496,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(21497,15737)
GPGPU-Sim uArch: cycles simulated: 37237  inst.: 11311224 (ipc=140.9) sim_rate=275883 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 07:39:19 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(289,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21526,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(21527,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21529,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21530,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21623,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21624,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21691,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(21692,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21994,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21995,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22060,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22061,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22103,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22104,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22169,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(22170,15737)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(275,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22278,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22279,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22455,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(22456,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22459,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(22460,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (22469,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(22470,15737)
GPGPU-Sim uArch: cycles simulated: 38237  inst.: 11456632 (ipc=141.1) sim_rate=272776 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 07:39:20 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22546,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22547,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22548,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22549,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22642,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22643,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22710,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(22711,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22719,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(22720,15737)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(307,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22887,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22888,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22938,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22939,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (22952,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(22953,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23038,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23039,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23193,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(23194,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23210,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23211,15737)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(305,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23569,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(23570,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23579,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23580,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23628,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23629,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23650,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23651,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23724,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23725,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23786,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23787,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23840,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23841,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23853,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(23854,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23857,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23858,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23904,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23905,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23964,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23965,15737)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(307,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 39737  inst.: 11698424 (ipc=142.4) sim_rate=272056 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 07:39:21 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24036,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24037,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24114,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24115,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24118,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24119,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24164,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(24165,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24256,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24257,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24279,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(24280,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24322,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24323,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24375,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24376,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24424,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(24425,15737)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(333,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24464,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24465,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24520,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24521,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24606,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24607,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24644,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24645,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24684,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24685,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24737,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24738,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24835,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24836,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (24921,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(24922,15737)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(322,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25062,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25063,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25095,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(25096,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25104,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25105,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25124,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(25125,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25167,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25168,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25177,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(25178,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25200,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25201,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25214,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25215,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25278,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(25279,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25348,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25349,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25375,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(25376,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25411,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(25412,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25417,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25418,15737)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(354,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 41237  inst.: 11997176 (ipc=145.7) sim_rate=272663 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 07:39:22 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25605,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25606,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25825,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25826,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25885,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25886,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25939,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(25940,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26110,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(26111,15737)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(360,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26117,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26118,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26207,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(26208,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (26250,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(26251,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26494,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26495,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (26498,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(26499,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26564,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26565,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26630,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26631,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26691,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(26692,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (26705,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(26706,15737)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(366,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (26772,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(26773,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26834,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26835,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26835,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26836,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26847,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(26848,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (26875,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(26876,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26917,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(26918,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (26923,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(26924,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26994,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26995,15737)
GPGPU-Sim uArch: cycles simulated: 42737  inst.: 12247352 (ipc=146.9) sim_rate=272163 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 07:39:23 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (27000,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(27001,15737)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(375,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27119,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(27120,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (27122,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(27123,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27125,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27126,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27244,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(27245,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (27399,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(27400,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27462,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(27463,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27584,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27585,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27793,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27794,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (27830,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(27831,15737)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(373,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27847,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27848,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27980,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27981,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27984,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(27985,15737)
GPGPU-Sim uArch: cycles simulated: 43737  inst.: 12393272 (ipc=146.8) sim_rate=269418 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 07:39:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28078,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28079,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (28142,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(28143,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28144,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28145,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (28158,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(28159,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28215,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(28216,15737)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(382,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28332,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28333,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28337,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28338,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28341,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28342,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28349,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(28350,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28406,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28407,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28479,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(28480,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (28501,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(28502,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28622,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(28623,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28717,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(28718,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28783,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(28784,15737)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(404,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29013,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29014,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29173,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29174,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (29233,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(29234,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29271,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (29271,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(29272,15737)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(29272,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (29278,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(29279,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29334,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(29335,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29389,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(29390,15737)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(413,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (29460,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(29461,15737)
GPGPU-Sim uArch: cycles simulated: 45237  inst.: 12658936 (ipc=148.4) sim_rate=269339 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 07:39:25 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29520,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29521,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29525,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(29526,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29565,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(29566,15737)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29574,15737), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29575,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29633,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29634,15737)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (29830,15737), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(29831,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29989,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(29990,15737)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30053,15737), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(30054,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30059,15737), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(30060,15737)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(408,0,0) tid=(267,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30118,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30119,15737)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30125,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30125,15737), 1 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30126,15737)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30127,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30134,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30135,15737)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30207,15737), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30208,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30277,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(30278,15737)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30294,15737), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(30295,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30371,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30372,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30423,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(30424,15737)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(430,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30606,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(30607,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (30737,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(30738,15737)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30761,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30762,15737)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30819,15737), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30820,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30850,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30851,15737)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30875,15737), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(30876,15737)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30911,15737), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30912,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30918,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30919,15737)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30994,15737), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30995,15737)
GPGPU-Sim uArch: cycles simulated: 46737  inst.: 12932376 (ipc=150.0) sim_rate=269424 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:39:26 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(427,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (31234,15737), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(31235,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31239,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(31240,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31435,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(31436,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31509,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(31510,15737)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31559,15737), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(31560,15737)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31730,15737), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(31731,15737)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31769,15737), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31770,15737)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31773,15737), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(31774,15737)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(449,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31877,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31878,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (31928,15737), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (31933,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32031,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32081,15737), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (32142,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (32192,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32227,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (32232,15737), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32325,15737), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32373,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32414,15737), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (32430,15737), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32555,15737), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32625,15737), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32678,15737), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32684,15737), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32790,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32792,15737), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (32855,15737), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32867,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32997,15737), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: cycles simulated: 48737  inst.: 13112076 (ipc=146.4) sim_rate=267593 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:39:27 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (33033,15737), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33034,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (33069,15737), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33129,15737), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33172,15737), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33205,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33209,15737), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (33247,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33283,15737), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33338,15737), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (33369,15737), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33503,15737), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33509,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (33538,15737), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33569,15737), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33573,15737), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33604,15737), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33706,15737), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33710,15737), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33759,15737), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (33781,15737), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33803,15737), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z7preparelPfS_S_' finished on shader 10.

GPGPU-Sim PTX: cudaLaunch for 0x0x401690 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceliiPfS_' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel_name = _Z7preparelPfS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 33804
gpu_sim_insn = 4833076
gpu_ipc =     142.9735
gpu_tot_sim_cycle = 49541
gpu_tot_sim_insn = 13114892
gpu_tot_ipc =     264.7281
gpu_tot_issued_cta = 900
gpu_stall_dramfull = 140946
gpu_stall_icnt2sh    = 35482
gpu_total_sim_rate=267650

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 215730
	L1I_total_cache_misses = 1689
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8806
L1D_cache:
	L1D_cache_core[0]: Access = 2912, Miss = 1936, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 16593
	L1D_cache_core[1]: Access = 2848, Miss = 1904, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 18906
	L1D_cache_core[2]: Access = 3072, Miss = 2064, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 14274
	L1D_cache_core[3]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 18214
	L1D_cache_core[4]: Access = 2784, Miss = 1856, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 18620
	L1D_cache_core[5]: Access = 3072, Miss = 2064, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 14614
	L1D_cache_core[6]: Access = 2688, Miss = 1776, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 18223
	L1D_cache_core[7]: Access = 2848, Miss = 1904, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 16056
	L1D_cache_core[8]: Access = 2724, Miss = 1795, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 18720
	L1D_cache_core[9]: Access = 2720, Miss = 1792, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 20818
	L1D_cache_core[10]: Access = 3040, Miss = 2048, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 16601
	L1D_cache_core[11]: Access = 2850, Miss = 1905, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 17910
	L1D_cache_core[12]: Access = 2912, Miss = 1936, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 17199
	L1D_cache_core[13]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 17759
	L1D_cache_core[14]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 18128
	L1D_total_cache_accesses = 43110
	L1D_total_cache_misses = 28740
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 262635
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 43140
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3311
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 82132
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 42660
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 180503
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 214041
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1689
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8806
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 
gpgpu_n_tot_thrd_icount = 13574880
gpgpu_n_tot_w_icount = 424215
gpgpu_n_stall_shd_mem = 265946
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14370
gpgpu_n_mem_write_global = 21555
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 689748
gpgpu_n_store_insn = 689748
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1380464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3311
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3311
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 262635
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:479815	W0_Idle:291166	W0_Scoreboard:265444	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:39	W29:0	W30:0	W31:0	W32:424176
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114960 {8:14370,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2931480 {136:21555,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1954320 {136:14370,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172440 {8:21555,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1685 
maxdqlatency = 0 
maxmflatency = 2169 
averagemflatency = 613 
max_icnt2mem_latency = 1213 
max_icnt2sh_latency = 49540 
mrq_lat_table:15767 	1197 	1714 	2229 	4762 	6642 	8527 	7735 	1484 	212 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6912 	9123 	14399 	5505 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10172 	5940 	2350 	5926 	5095 	5569 	936 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6391 	4643 	2860 	490 	1 	0 	0 	0 	1215 	2109 	3861 	5939 	8431 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	10 	45 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6006      6037      5968      5997      6031      6009      6246      6243      7018      7028      6025      5986      6278      6275      5765      5710 
dram[1]:      6015      6052      5949      5965      6038      5974      6267      6256      7055      7093      6028      5988      6352      6275      5761      5710 
dram[2]:      5977      6114      5944      5898      6009      5998      6263      6184      7062      6981      6007      6047      6349      6296      5758      5697 
dram[3]:      6016      6277      5952      5937      5978      6039      6240      6188      7059      7043      6010      6049      6347      6315      5735      5689 
dram[4]:      6035      6282      5998      5902      6025      6015      6238      6224      7046      7054      6010      6072      6282      6296      5717      5704 
dram[5]:      6041      6234      5996      5897      5999      5999      6253      6231      7049      7056      6013      6041      6275      6308      5722      5688 
average row accesses per activate:
dram[0]: 11.704545 10.666667 11.377778  9.481482 10.226415 13.170732 11.333333 11.333333 11.574468 10.461538 10.510204  8.677966 11.636364 11.130435 12.487804 10.893617 
dram[1]: 12.487804 12.800000 10.240000  9.846154 10.226415 13.794871 12.363636 12.952381 10.880000 10.880000  8.982456 10.893617 11.906977  9.481482 14.628572 10.039216 
dram[2]: 11.636364 11.906977 13.128205 12.487804 11.531915 12.651163 12.363636 12.952381 10.880000 11.333333  8.677966 12.487804 11.130435 11.130435 11.906977 10.893617 
dram[3]: 10.893617 14.222222 13.128205  9.846154 10.627451 11.574468 11.333333 11.333333 11.333333 11.333333 10.039216 10.530612 10.240000 12.190476 13.128205 12.487804 
dram[4]: 10.893617 12.190476 11.377778 10.448979 12.044444 11.102041 13.600000 16.000000 10.666667 11.333333 10.893617  9.381818  9.846154 10.666667 12.487804 15.515152 
dram[5]: 10.240000 11.130435 10.448979 13.128205 12.044444 11.574468 12.952381 13.600000  9.543859 10.461538 10.893617 10.978724 11.130435 10.666667 11.906977 15.515152 
average row locality = 50300/4430 = 11.354402
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       291       288       288       288       308       307       320       320       320       320       296       294       288       288       288       288 
dram[1]:       289       288       288       288       308       306       320       320       320       320       294       294       288       288       288       288 
dram[2]:       288       288       288       288       308       310       320       320       320       320       294       294       288       288       288       288 
dram[3]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[4]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[5]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
total reads: 28745
bank skew: 320/288 = 1.11
chip skew: 4792/4787 = 1.00
number of total write accesses:
dram[0]:       224       224       224       224       234       233       224       224       224       224       219       218       224       224       224       224 
dram[1]:       223       224       224       224       234       232       224       224       224       224       218       218       224       224       224       224 
dram[2]:       224       224       224       224       234       234       224       224       224       224       218       218       224       224       224       224 
dram[3]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[4]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[5]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
total reads: 21555
bank skew: 234/218 = 1.07
chip skew: 3594/3589 = 1.00
average mf latency per bank:
dram[0]:        411       458       414       454       404       419       407       444       414       436       408       432       416       464       423       442
dram[1]:        457       511       463       493       433       467       454       475       442       480       434       486       456       497       454       492
dram[2]:        405       388       415       400       384       371       399       401       400       383       407       385       418       401       416       385
dram[3]:        520       487       542       498       498       470       514       478       506       478       507       479       526       499       534       489
dram[4]:        405       433       399       426       376       420       396       424       396       422       387       413       435       437       396       436
dram[5]:        432       417       427       423       406       406       419       419       417       416       413       410       430       433       436       426
maximum mf latency per bank:
dram[0]:       1440      1941      1983      2169      1568      1925      1612      1765      1459      1642      1499      1672      1748      1891      1535      1608
dram[1]:       1638      1972      1887      1820      1544      1857      1641      1826      1541      1702      1607      1578      1814      1845      1812      1883
dram[2]:       1678      1779      1796      1689      1417      1569      1627      1745      1565      1462      1667      1366      1953      1653      1642      1534
dram[3]:       1601      1735      1847      1811      1647      1755      1774      1790      1553      1491      1605      1546      1894      1844      1881      1689
dram[4]:       1593      1819      1542      1959      1464      1831      1465      1842      1539      1536      1507      1546      1982      1838      1481      1660
dram[5]:       1930      1604      1834      1621      1717      1547      1683      1677      1580      1406      1582      1354      1802      1589      1559      1503

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65392 n_nop=47108 n_act=766 n_pre=750 n_req=8384 n_rd=9584 n_write=7184 bw_util=0.5128
n_activity=55107 dram_eff=0.6086
bk0: 582a 49638i bk1: 576a 49705i bk2: 576a 49019i bk3: 576a 48732i bk4: 616a 48651i bk5: 614a 47839i bk6: 640a 49166i bk7: 640a 47839i bk8: 640a 50362i bk9: 640a 49332i bk10: 592a 50251i bk11: 588a 49890i bk12: 576a 49109i bk13: 576a 48021i bk14: 576a 47964i bk15: 576a 47324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8878
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65392 n_nop=47160 n_act=748 n_pre=732 n_req=8376 n_rd=9574 n_write=7178 bw_util=0.5124
n_activity=55347 dram_eff=0.6053
bk0: 578a 50308i bk1: 576a 49646i bk2: 576a 49099i bk3: 576a 49117i bk4: 616a 48344i bk5: 612a 48155i bk6: 640a 48715i bk7: 640a 48071i bk8: 640a 49916i bk9: 640a 49481i bk10: 588a 50455i bk11: 588a 49422i bk12: 576a 48642i bk13: 576a 47769i bk14: 576a 48185i bk15: 576a 47389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8969
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65392 n_nop=47198 n_act=723 n_pre=707 n_req=8382 n_rd=9580 n_write=7184 bw_util=0.5127
n_activity=54735 dram_eff=0.6126
bk0: 576a 50237i bk1: 576a 49320i bk2: 576a 49435i bk3: 576a 48807i bk4: 616a 48317i bk5: 620a 47769i bk6: 640a 48538i bk7: 640a 48269i bk8: 640a 50023i bk9: 640a 48688i bk10: 588a 50453i bk11: 588a 50407i bk12: 576a 48846i bk13: 576a 47441i bk14: 576a 47702i bk15: 576a 47859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8087
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x802a3780, atomic=0 1 entries : 0x7f0a83a78890 :  mf: uid=598287, sid10:w43, part=3, addr=0x802a3780, load , size=128, unknown  status = IN_PARTITION_DRAM (49537), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65392 n_nop=47164 n_act=736 n_pre=720 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.513
n_activity=55430 dram_eff=0.6052
bk0: 576a 50148i bk1: 576a 49664i bk2: 576a 49590i bk3: 576a 48475i bk4: 616a 48494i bk5: 620a 47870i bk6: 640a 48932i bk7: 640a 48080i bk8: 640a 49718i bk9: 640a 48894i bk10: 588a 49397i bk11: 592a 49449i bk12: 576a 48169i bk13: 576a 47949i bk14: 576a 48192i bk15: 576a 47710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.0502
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65392 n_nop=47184 n_act=726 n_pre=710 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.513
n_activity=55135 dram_eff=0.6084
bk0: 576a 50098i bk1: 576a 49386i bk2: 576a 49121i bk3: 576a 49407i bk4: 616a 48594i bk5: 620a 47651i bk6: 640a 49788i bk7: 640a 48107i bk8: 640a 49790i bk9: 640a 49289i bk10: 588a 50461i bk11: 592a 50076i bk12: 576a 48217i bk13: 576a 47820i bk14: 576a 48115i bk15: 576a 47948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9483
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65392 n_nop=47174 n_act=731 n_pre=715 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.513
n_activity=54847 dram_eff=0.6116
bk0: 576a 50435i bk1: 576a 49505i bk2: 576a 49045i bk3: 576a 48668i bk4: 616a 48645i bk5: 620a 47715i bk6: 640a 49176i bk7: 640a 48190i bk8: 640a 49429i bk9: 640a 49207i bk10: 588a 49915i bk11: 592a 49695i bk12: 576a 48928i bk13: 576a 47640i bk14: 576a 47554i bk15: 576a 47305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3040, Miss = 2399, Miss_rate = 0.789, Pending_hits = 9, Reservation_fails = 954
L2_cache_bank[1]: Access = 2991, Miss = 2393, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 1591
L2_cache_bank[2]: Access = 3021, Miss = 2395, Miss_rate = 0.793, Pending_hits = 6, Reservation_fails = 4925
L2_cache_bank[3]: Access = 2990, Miss = 2392, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 5948
L2_cache_bank[4]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 214
L2_cache_bank[5]: Access = 2996, Miss = 2396, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 340
L2_cache_bank[6]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 2910
L2_cache_bank[7]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 6494
L2_cache_bank[8]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 349
L2_cache_bank[9]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 982
L2_cache_bank[10]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 941
L2_cache_bank[11]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 1004
L2_total_cache_accesses = 36000
L2_total_cache_misses = 28745
L2_total_cache_miss_rate = 0.7985
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 26652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9454
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16689
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 405
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.193

icnt_total_pkts_mem_to_simt=93750
icnt_total_pkts_simt_to_mem=122220
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 43.0968
	minimum = 6
	maximum = 913
Network latency average = 31.9932
	minimum = 6
	maximum = 625
Slowest packet = 31628
Flit latency average = 28.1699
	minimum = 6
	maximum = 625
Slowest flit = 108531
Fragmentation average = 0.856236
	minimum = 0
	maximum = 477
Injected packet rate average = 0.0472659
	minimum = 0.0383682 (at node 6)
	maximum = 0.053544 (at node 17)
Accepted packet rate average = 0.0472659
	minimum = 0.0383682 (at node 6)
	maximum = 0.053544 (at node 17)
Injected flit rate average = 0.141798
	minimum = 0.123831 (at node 18)
	maximum = 0.171844 (at node 2)
Accepted flit rate average= 0.141798
	minimum = 0.0896048 (at node 6)
	maximum = 0.195184 (at node 17)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.2544 (2 samples)
	minimum = 6 (2 samples)
	maximum = 523.5 (2 samples)
Network latency average = 23.9407 (2 samples)
	minimum = 6 (2 samples)
	maximum = 366.5 (2 samples)
Flit latency average = 20.8385 (2 samples)
	minimum = 6 (2 samples)
	maximum = 364.5 (2 samples)
Fragmentation average = 0.428863 (2 samples)
	minimum = 0 (2 samples)
	maximum = 252 (2 samples)
Injected packet rate average = 0.057594 (2 samples)
	minimum = 0.0487959 (2 samples)
	maximum = 0.0662649 (2 samples)
Accepted packet rate average = 0.057594 (2 samples)
	minimum = 0.0487959 (2 samples)
	maximum = 0.0662649 (2 samples)
Injected flit rate average = 0.172747 (2 samples)
	minimum = 0.150497 (2 samples)
	maximum = 0.206307 (2 samples)
Accepted flit rate average = 0.172747 (2 samples)
	minimum = 0.133828 (2 samples)
	maximum = 0.213211 (2 samples)
Injected packet size average = 2.99939 (2 samples)
Accepted packet size average = 2.99939 (2 samples)
Hops average = 1 (2 samples)
