Classic Timing Analyzer report for topmodule
Tue Apr 05 16:30:27 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                      ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.646 ns                                       ; PDin[6]                   ; serialtransmitter:X|SR[6] ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.371 ns                                       ; serialreceiver:Y|PDout[4] ; PDout[4]                  ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.281 ns                                      ; PDin[2]                   ; serialtransmitter:X|SR[2] ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[5] ; serialtransmitter:X|SR[6] ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                           ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[5]   ; serialtransmitter:X|SR[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.821 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.821 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.761 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.649 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.601 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.526 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDout[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 2.427 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.419 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.419 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.419 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDout[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.419 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.378 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.378 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.378 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDout[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.378 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[6]   ; Clk        ; Clk      ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[7]   ; Clk        ; Clk      ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 2.302 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.292 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.171 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[4]   ; Clk        ; Clk      ; None                        ; None                      ; 2.024 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.023 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.023 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDout[5]   ; Clk        ; Clk      ; None                        ; None                      ; 2.023 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[0]   ; serialreceiver:Y|PDout[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.646 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|PDready    ; Clk        ; Clk      ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[1]   ; serialreceiver:Y|PDout[2]   ; Clk        ; Clk      ; None                        ; None                      ; 1.494 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SDout   ; serialreceiver:Y|PDout[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SDout   ; serialreceiver:Y|PDout[5]   ; Clk        ; Clk      ; None                        ; None                      ; 1.457 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SDout   ; serialreceiver:Y|PDout[3]   ; Clk        ; Clk      ; None                        ; None                      ; 1.455 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SDout   ; serialreceiver:Y|PDout[0]   ; Clk        ; Clk      ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SDout   ; serialreceiver:Y|counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SDout   ; serialreceiver:Y|PDout[4]   ; Clk        ; Clk      ; None                        ; None                      ; 1.448 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|PDready    ; Clk        ; Clk      ; None                        ; None                      ; 1.391 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SDout   ; serialtransmitter:X|SDout   ; Clk        ; Clk      ; None                        ; None                      ; 1.301 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|PDready    ; Clk        ; Clk      ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[4]   ; serialreceiver:Y|PDout[5]   ; Clk        ; Clk      ; None                        ; None                      ; 1.263 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[3]   ; serialtransmitter:X|SR[4]   ; Clk        ; Clk      ; None                        ; None                      ; 1.260 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[2]   ; serialreceiver:Y|PDout[3]   ; Clk        ; Clk      ; None                        ; None                      ; 1.250 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SDout   ; serialreceiver:Y|PDout[2]   ; Clk        ; Clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.164 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[1] ; serialreceiver:Y|counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.160 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[8]   ; serialtransmitter:X|SDout   ; Clk        ; Clk      ; None                        ; None                      ; 1.121 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[6]   ; serialtransmitter:X|SR[7]   ; Clk        ; Clk      ; None                        ; None                      ; 1.121 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[0]   ; serialreceiver:Y|PDout[0]   ; Clk        ; Clk      ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[1]   ; serialtransmitter:X|SR[2]   ; Clk        ; Clk      ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[2]   ; serialtransmitter:X|SR[3]   ; Clk        ; Clk      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[3] ; serialreceiver:Y|PDready    ; Clk        ; Clk      ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.059 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SDout   ; serialreceiver:Y|PDout[6]   ; Clk        ; Clk      ; None                        ; None                      ; 1.058 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[5]   ; serialreceiver:Y|PDout[6]   ; Clk        ; Clk      ; None                        ; None                      ; 1.057 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[2] ; serialreceiver:Y|counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.055 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SDout   ; serialreceiver:Y|PDout[7]   ; Clk        ; Clk      ; None                        ; None                      ; 1.055 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[3]   ; serialreceiver:Y|PDout[4]   ; Clk        ; Clk      ; None                        ; None                      ; 1.016 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 0.931 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 0.930 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|counter[0] ; serialreceiver:Y|counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 0.914 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialreceiver:Y|PDout[6]   ; serialreceiver:Y|PDout[7]   ; Clk        ; Clk      ; None                        ; None                      ; 0.837 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[4]   ; serialtransmitter:X|SR[5]   ; Clk        ; Clk      ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[0]   ; serialtransmitter:X|SR[1]   ; Clk        ; Clk      ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; serialtransmitter:X|SR[7]   ; serialtransmitter:X|SR[8]   ; Clk        ; Clk      ; None                        ; None                      ; 0.823 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+---------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                        ; To Clock ;
+-------+--------------+------------+---------+---------------------------+----------+
; N/A   ; None         ; 6.646 ns   ; PDin[6] ; serialtransmitter:X|SR[6] ; Clk      ;
; N/A   ; None         ; 6.219 ns   ; PDin[7] ; serialtransmitter:X|SR[7] ; Clk      ;
; N/A   ; None         ; 6.032 ns   ; PDin[1] ; serialtransmitter:X|SR[1] ; Clk      ;
; N/A   ; None         ; 5.889 ns   ; PDin[0] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A   ; None         ; 5.537 ns   ; Send    ; serialtransmitter:X|SR[8] ; Clk      ;
; N/A   ; None         ; 5.536 ns   ; Send    ; serialtransmitter:X|SR[7] ; Clk      ;
; N/A   ; None         ; 5.530 ns   ; Send    ; serialtransmitter:X|SDout ; Clk      ;
; N/A   ; None         ; 5.528 ns   ; Send    ; serialtransmitter:X|SR[6] ; Clk      ;
; N/A   ; None         ; 4.771 ns   ; PDin[4] ; serialtransmitter:X|SR[4] ; Clk      ;
; N/A   ; None         ; 4.745 ns   ; Send    ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A   ; None         ; 4.744 ns   ; Send    ; serialtransmitter:X|SR[4] ; Clk      ;
; N/A   ; None         ; 4.741 ns   ; Send    ; serialtransmitter:X|SR[2] ; Clk      ;
; N/A   ; None         ; 4.740 ns   ; Send    ; serialtransmitter:X|SR[3] ; Clk      ;
; N/A   ; None         ; 4.740 ns   ; Send    ; serialtransmitter:X|SR[1] ; Clk      ;
; N/A   ; None         ; 4.736 ns   ; PDin[3] ; serialtransmitter:X|SR[3] ; Clk      ;
; N/A   ; None         ; 4.733 ns   ; Send    ; serialtransmitter:X|SR[5] ; Clk      ;
; N/A   ; None         ; 4.629 ns   ; PDin[5] ; serialtransmitter:X|SR[5] ; Clk      ;
; N/A   ; None         ; 4.333 ns   ; PDin[2] ; serialtransmitter:X|SR[2] ; Clk      ;
+-------+--------------+------------+---------+---------------------------+----------+


+---------------------------------------------------------------------------------------+
; tco                                                                                   ;
+-------+--------------+------------+---------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To       ; From Clock ;
+-------+--------------+------------+---------------------------+----------+------------+
; N/A   ; None         ; 8.371 ns   ; serialreceiver:Y|PDout[4] ; PDout[4] ; Clk        ;
; N/A   ; None         ; 8.213 ns   ; serialreceiver:Y|PDout[2] ; PDout[2] ; Clk        ;
; N/A   ; None         ; 7.878 ns   ; serialreceiver:Y|PDout[1] ; PDout[1] ; Clk        ;
; N/A   ; None         ; 7.732 ns   ; serialreceiver:Y|PDout[5] ; PDout[5] ; Clk        ;
; N/A   ; None         ; 7.170 ns   ; serialreceiver:Y|PDout[3] ; PDout[3] ; Clk        ;
; N/A   ; None         ; 6.953 ns   ; serialreceiver:Y|PDout[6] ; PDout[6] ; Clk        ;
; N/A   ; None         ; 6.783 ns   ; serialreceiver:Y|PDout[7] ; PDout[7] ; Clk        ;
; N/A   ; None         ; 6.774 ns   ; serialreceiver:Y|PDready  ; PDready  ; Clk        ;
; N/A   ; None         ; 6.488 ns   ; serialreceiver:Y|PDout[0] ; PDout[0] ; Clk        ;
+-------+--------------+------------+---------------------------+----------+------------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+---------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                        ; To Clock ;
+---------------+-------------+-----------+---------+---------------------------+----------+
; N/A           ; None        ; -4.281 ns ; PDin[2] ; serialtransmitter:X|SR[2] ; Clk      ;
; N/A           ; None        ; -4.577 ns ; PDin[5] ; serialtransmitter:X|SR[5] ; Clk      ;
; N/A           ; None        ; -4.681 ns ; Send    ; serialtransmitter:X|SR[5] ; Clk      ;
; N/A           ; None        ; -4.684 ns ; PDin[3] ; serialtransmitter:X|SR[3] ; Clk      ;
; N/A           ; None        ; -4.688 ns ; Send    ; serialtransmitter:X|SR[3] ; Clk      ;
; N/A           ; None        ; -4.688 ns ; Send    ; serialtransmitter:X|SR[1] ; Clk      ;
; N/A           ; None        ; -4.689 ns ; Send    ; serialtransmitter:X|SR[2] ; Clk      ;
; N/A           ; None        ; -4.692 ns ; Send    ; serialtransmitter:X|SR[4] ; Clk      ;
; N/A           ; None        ; -4.693 ns ; Send    ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A           ; None        ; -4.719 ns ; PDin[4] ; serialtransmitter:X|SR[4] ; Clk      ;
; N/A           ; None        ; -5.476 ns ; Send    ; serialtransmitter:X|SR[6] ; Clk      ;
; N/A           ; None        ; -5.478 ns ; Send    ; serialtransmitter:X|SDout ; Clk      ;
; N/A           ; None        ; -5.484 ns ; Send    ; serialtransmitter:X|SR[7] ; Clk      ;
; N/A           ; None        ; -5.485 ns ; Send    ; serialtransmitter:X|SR[8] ; Clk      ;
; N/A           ; None        ; -5.837 ns ; PDin[0] ; serialtransmitter:X|SR[0] ; Clk      ;
; N/A           ; None        ; -5.980 ns ; PDin[1] ; serialtransmitter:X|SR[1] ; Clk      ;
; N/A           ; None        ; -6.167 ns ; PDin[7] ; serialtransmitter:X|SR[7] ; Clk      ;
; N/A           ; None        ; -6.594 ns ; PDin[6] ; serialtransmitter:X|SR[6] ; Clk      ;
+---------------+-------------+-----------+---------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue Apr 05 16:30:26 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off topmodule -c topmodule --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 275.03 MHz between source register "serialtransmitter:X|SR[5]" and destination register "serialtransmitter:X|SR[6]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.932 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y2_N2; Fanout = 1; REG Node = 'serialtransmitter:X|SR[5]'
            Info: 2: + IC(2.623 ns) + CELL(0.309 ns) = 2.932 ns; Loc. = LC_X5_Y3_N0; Fanout = 1; REG Node = 'serialtransmitter:X|SR[6]'
            Info: Total cell delay = 0.309 ns ( 10.54 % )
            Info: Total interconnect delay = 2.623 ns ( 89.46 % )
        Info: - Smallest clock skew is -0.013 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.730 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 23; CLK Node = 'Clk'
                Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X5_Y3_N0; Fanout = 1; REG Node = 'serialtransmitter:X|SR[6]'
                Info: Total cell delay = 2.180 ns ( 79.85 % )
                Info: Total interconnect delay = 0.550 ns ( 20.15 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.743 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 23; CLK Node = 'Clk'
                Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X21_Y2_N2; Fanout = 1; REG Node = 'serialtransmitter:X|SR[5]'
                Info: Total cell delay = 2.180 ns ( 79.48 % )
                Info: Total interconnect delay = 0.563 ns ( 20.52 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "serialtransmitter:X|SR[6]" (data pin = "PDin[6]", clock pin = "Clk") is 6.646 ns
    Info: + Longest pin to register delay is 9.339 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_83; Fanout = 1; PIN Node = 'PDin[6]'
        Info: 2: + IC(7.132 ns) + CELL(0.738 ns) = 9.339 ns; Loc. = LC_X5_Y3_N0; Fanout = 1; REG Node = 'serialtransmitter:X|SR[6]'
        Info: Total cell delay = 2.207 ns ( 23.63 % )
        Info: Total interconnect delay = 7.132 ns ( 76.37 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.730 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 23; CLK Node = 'Clk'
        Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X5_Y3_N0; Fanout = 1; REG Node = 'serialtransmitter:X|SR[6]'
        Info: Total cell delay = 2.180 ns ( 79.85 % )
        Info: Total interconnect delay = 0.550 ns ( 20.15 % )
Info: tco from clock "Clk" to destination pin "PDout[4]" through register "serialreceiver:Y|PDout[4]" is 8.371 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.730 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 23; CLK Node = 'Clk'
        Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X6_Y3_N1; Fanout = 2; REG Node = 'serialreceiver:Y|PDout[4]'
        Info: Total cell delay = 2.180 ns ( 79.85 % )
        Info: Total interconnect delay = 0.550 ns ( 20.15 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.417 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y3_N1; Fanout = 2; REG Node = 'serialreceiver:Y|PDout[4]'
        Info: 2: + IC(3.293 ns) + CELL(2.124 ns) = 5.417 ns; Loc. = PIN_76; Fanout = 0; PIN Node = 'PDout[4]'
        Info: Total cell delay = 2.124 ns ( 39.21 % )
        Info: Total interconnect delay = 3.293 ns ( 60.79 % )
Info: th for register "serialtransmitter:X|SR[2]" (data pin = "PDin[2]", clock pin = "Clk") is -4.281 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 23; CLK Node = 'Clk'
        Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X21_Y2_N8; Fanout = 1; REG Node = 'serialtransmitter:X|SR[2]'
        Info: Total cell delay = 2.180 ns ( 79.48 % )
        Info: Total interconnect delay = 0.563 ns ( 20.52 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.039 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_75; Fanout = 1; PIN Node = 'PDin[2]'
        Info: 2: + IC(5.261 ns) + CELL(0.309 ns) = 7.039 ns; Loc. = LC_X21_Y2_N8; Fanout = 1; REG Node = 'serialtransmitter:X|SR[2]'
        Info: Total cell delay = 1.778 ns ( 25.26 % )
        Info: Total interconnect delay = 5.261 ns ( 74.74 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 183 megabytes
    Info: Processing ended: Tue Apr 05 16:30:27 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


