{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1574042204672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1574042204673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 20:56:44 2019 " "Processing started: Sun Nov 17 20:56:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1574042204673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1574042204673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist lab8 -c lab8 " "Command: quartus_map --generate_functional_sim_netlist lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1574042204673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1574042205214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.v 0 0 " "Found 0 design units, including 0 entities, in source file lab8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574042205301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff.v 0 0 " "Found 0 design units, including 0 entities, in source file ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574042205308 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "TFF " "Entity \"TFF\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "TFF.v" "" { Text "F:/GitHubCode/Quartos/lab8/TFF.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1 1574042205316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff.v 1 1 " "Found 1 design units, including 1 entities, in source file tff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574042205316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateddlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file gateddlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 GatedDlatch " "Found entity 1: GatedDlatch" {  } { { "GatedDlatch.v" "" { Text "F:/GitHubCode/Quartos/lab8/GatedDlatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574042205325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574042205325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterslavedff.v 1 1 " "Found 1 design units, including 1 entities, in source file masterslavedff.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterSlaveDFF " "Found entity 1: MasterSlaveDFF" {  } { { "MasterSlaveDFF.v" "" { Text "F:/GitHubCode/Quartos/lab8/MasterSlaveDFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574042205332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574042205332 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D_a GatedDlatch.v(8) " "Verilog HDL Implicit Net warning at GatedDlatch.v(8): created implicit net for \"D_a\"" {  } { { "GatedDlatch.v" "" { Text "F:/GitHubCode/Quartos/lab8/GatedDlatch.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1574042205333 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D_b GatedDlatch.v(11) " "Verilog HDL Implicit Net warning at GatedDlatch.v(11): created implicit net for \"D_b\"" {  } { { "GatedDlatch.v" "" { Text "F:/GitHubCode/Quartos/lab8/GatedDlatch.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1574042205333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MasterSlaveDFF " "Elaborating entity \"MasterSlaveDFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1574042205391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GatedDlatch GatedDlatch:master " "Elaborating entity \"GatedDlatch\" for hierarchy \"GatedDlatch:master\"" {  } { { "MasterSlaveDFF.v" "master" { Text "F:/GitHubCode/Quartos/lab8/MasterSlaveDFF.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1574042205399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1574042205471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 20:56:45 2019 " "Processing ended: Sun Nov 17 20:56:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1574042205471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1574042205471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1574042205471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1574042205471 ""}
