;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	ADD 0, @10
	SUB <0, @2
	SLT 121, 3
	SUB #72, @200
	SUB 300, -200
	ADD #270, <1
	SUB -207, <-120
	SUB #72, @200
	DAT #-125, #100
	ADD #270, <0
	ADD 210, 30
	SUB 20, @12
	SUB @121, 103
	ADD 210, 30
	SUB <0, @2
	SUB <0, @2
	SUB @127, 106
	SUB 100, -0
	CMP -207, <-120
	SLT 20, @12
	SUB #72, @200
	SUB @121, 103
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	SLT 20, @12
	SUB <0, @2
	SPL 0, #2
	SUB @121, 103
	ADD 210, 30
	CMP 210, 30
	CMP 210, 30
	ADD 210, 30
	SLT 20, @12
	MOV -1, <-20
	SLT 20, @12
	SUB 300, -0
	SPL 0, #2
	DJN -1, @-20
	SUB @121, <103
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	ADD 0, @10
	SUB <0, @2
	SLT 121, 3
	SUB #72, @200
	SLT 721, -0
