{"vcs1":{"timestamp_begin":1698964038.062263787, "rt":0.36, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1698964038.469367435, "rt":0.40, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1698964038.907253208, "rt":0.30, "ut":0.07, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698964037.702153171}
{"VCS_COMP_START_TIME": 1698964037.702153171}
{"VCS_COMP_END_TIME": 1698964039.269820718}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338400}}
{"stitch_vcselab": {"peak_mem": 222600}}
