

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5'
================================================================
* Date:           Mon Mar 25 12:40:07 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        falcon_hls_clean
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_199_5  |        ?|        ?|        22|         21|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     253|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     201|    -|
|Register         |        -|     -|     248|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     248|     474|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_31ns_16ns_32_1_1_U18  |mul_31ns_16ns_32_1_1  |        0|   2|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   2|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------------+----------------------------------+--------------+
    |               Instance               |              Module              |  Expression  |
    +--------------------------------------+----------------------------------+--------------+
    |mac_muladd_16ns_14ns_32ns_32_4_1_U20  |mac_muladd_16ns_14ns_32ns_32_4_1  |  i0 + i1 * i2|
    |mul_mul_16s_14ns_16_4_1_U19           |mul_mul_16s_14ns_16_4_1           |       i0 * i1|
    +--------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln201_fu_149_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln206_fu_229_p2                |         +|   0|  0|  23|          16|          16|
    |m_2_fu_137_p2                      |         +|   0|  0|  71|          64|           1|
    |tmp2_1_fu_207_p2                   |         +|   0|  0|  24|          17|          15|
    |ap_block_pp0_stage16_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln199_fu_132_p2               |      icmp|   0|  0|  29|          64|          64|
    |select_ln206_fu_221_p3             |    select|   0|  0|  15|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 253|         236|         172|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  111|         22|    1|         22|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |gmem0_blk_n_AR               |    9|          2|    1|          2|
    |gmem0_blk_n_AW               |    9|          2|    1|          2|
    |gmem0_blk_n_B                |    9|          2|    1|          2|
    |gmem0_blk_n_R                |    9|          2|    1|          2|
    |gmem0_blk_n_W                |    9|          2|    1|          2|
    |m_fu_76                      |    9|          2|   64|        128|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  201|         42|   74|        168|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln206_reg_303                |  16|   0|   16|          0|
    |ap_CS_fsm                        |  21|   0|   21|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |gmem0_addr_read_reg_283          |  16|   0|   16|          0|
    |gmem0_addr_reg_276               |  64|   0|   64|          0|
    |icmp_ln199_reg_272               |   1|   0|    1|          0|
    |m_fu_76                          |  64|   0|   64|          0|
    |ni_cast12_i_reload_cast_reg_267  |  31|   0|   32|          1|
    |tmp2_reg_288                     |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 248|   0|  249|          1|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   16|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    2|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   16|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|   10|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                                 gmem0|       pointer|
|p_read                |   in|   64|     ap_none|                                                p_read|        scalar|
|a_load                |   in|   64|     ap_none|                                                a_load|        scalar|
|ni_cast12_i_reload    |   in|   31|     ap_none|                                    ni_cast12_i_reload|        scalar|
+----------------------+-----+-----+------------+------------------------------------------------------+--------------+

