{"identification of critical errors in imaging applications": {"filter": "Header Section", "author": ["Ilia Polian", "Damian Nowroth", "Bernd Becker"]}, "robustness of circuits under delay induced faults  test of aes with the pafi tool": {"filter": "Header Section", "author": ["Olivier Faurax", "Assia Tria", "Laurent Freund", "Frederic Bancel"]}, "a systematic approach for failure modes and effects analysis of system on chips": {"filter": "Header Section", "author": ["Riccardo Mariani", "Gabriele Boschi"]}, "self checking circuit optimization by means of fault injection analysis a case study on reed solomon decoders": {"filter": "Header Section", "author": ["Salvatore Pontarelli", "Luca Sterpone", "Gian-Carlo Cardarilli", "Marco Re", "Matteo Sonza Reorda", "Adelio Salsano", "Massimo Violante"]}, "methodology and tools developed for validation of cots based fault tolerant spacecraft supercomputers": {"filter": "Manual Removal", "author": ["Michel Pignol"]}, "efficient testable bit parallel multipliers over gf2m with constant test set": {"filter": "Header Section", "author": ["Jimson Mathew", "Hafizur Rahaman", "Dhiraj K. Pradhan"]}, "soft error rates in 65nm srams  analysis of new phenomena": {"filter": "Header Section", "author": ["Franz X. Ruckerbauer", "Georg Georgakos"]}, "embedding test patterns into low power bist sequences": {"filter": "Header Section", "author": ["Ioannis Voyiatzis"]}, "analysis of system failure rate caused by soft errors using a uml based systematic methodology in an soc": {"filter": "Header Section", "author": ["Mohammad Hosseinabady", "Mohammad Hossein Neishaburi", "Zainalabedin Navabi", "Alfredo Benso", "Stefano Di Carlo", "Paolo Prinetto", "Giorgio Di Natale"]}, "highly reliable power aware memory design": {"filter": "Header Section", "author": ["Costas Argyrides", "Dhiraj K. Pradhan"]}, "design of embedded m out of n code checkers using complete parallel counters": {"filter": "Manual Removal", "author": ["Steffen Tarnick"]}, "soft errors technology trends system effects and protection techniques": {"filter": "Header Section", "author": ["Subhasish Mitra", "Pia Sanda", "Norbert Seifert"]}, "fault secure interface between fault tolerant ram and transmission channel using systematic cyclic codes": {"filter": "Header Section", "author": ["Fabrice Monteiro", "Stanislaw J. Piestrak", "Houssein Jaber", "Abbas Dandache"]}, "blurring the layers of abstractions time to take a step back": {"filter": "Header Section", "author": ["Krisztian Flautner"]}, "architectural trade offs for fault tolerant multi core systems": {"filter": "Manual Removal", "author": ["Krisztian Flautner"]}, "soft errors phenomenon impacts on design for reliability technologies": {"filter": "Header Section", "author": ["Mark Derbey"]}, "accelerating soft error rate testing through pattern selection": {"filter": "Header Section", "author": ["Alodeep Sanyal", "Kunal P. Ganeshpure", "Sandip Kundu"]}, "heavy ion test results in a cmos triple voting register for a high energy physics experiment": {"filter": "Header Section", "author": ["X. Cano", "Sebastian A. Bota", "R. Graciani", "David Gascon", "A. Herms", "A. Comerma", "Jaume Segura", "Lluis Garrido"]}, "accelerating yield ramp through real time testing": {"filter": "Header Section", "author": ["Sanjiv Taneja"]}}