#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Jul 30 09:39:28 2020
# Process ID: 14304
# Log file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.xpr
report_ip_status -name ip_status 
open_bd_design {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name axi_full_master_v1_0_project -directory E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0/axi_full_master_v1_0_project e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0/component.xml
update_compile_order -fileset sim_1
current_project vry_AXI_DMA
ipx::edit_ip_in_project -upgrade true -name axi_full_slave2_v1_0_project -directory E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0/axi_full_slave2_v1_0_project e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0/component.xml
update_compile_order -fileset sim_1
current_project axi_full_master_v1_0_project
current_project axi_full_slave2_v1_0_project
current_project vry_AXI_DMA
current_project axi_full_slave2_v1_0_project
current_project vry_AXI_DMA
set_property ip_repo_paths  {e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0 e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0 e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0 e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA} [current_project]
update_ip_catalog
set_property ip_repo_paths  {e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0 e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0 e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild -repo_path e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0
update_ip_catalog -rebuild -repo_path e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0
set_property ip_repo_paths  {e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0 e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA} [current_project]
update_ip_catalog
set_property ip_repo_paths  e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA [current_project]
update_ip_catalog
set_property ip_repo_paths  {} [current_project]
update_ip_catalog
set_property ip_repo_paths  E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo [current_project]
update_ip_catalog
set_property ip_repo_paths  {} [current_project]
update_ip_catalog
current_project axi_full_slave2_v1_0_project
current_project vry_AXI_DMA
set_property ip_repo_paths  E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo [current_project]
update_ip_catalog
current_project axi_full_master_v1_0_project
close_project
close_project
ipx::edit_ip_in_project -upgrade true -name axi_full_master_v1_0_v1_0_project -directory E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0/axi_full_master_v1_0_v1_0_project e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0/component.xml
update_compile_order -fileset sim_1
current_project vry_AXI_DMA
ipx::edit_ip_in_project -upgrade true -name axi_full_slave2_v1_0_v1_0_project -directory E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0/axi_full_slave2_v1_0_v1_0_project e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0/component.xml
update_compile_order -fileset sim_1
current_project vry_AXI_DMA
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_include_s2mm {0}] [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0
endgroup
delete_bd_objs [get_bd_cells axi_iic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:2.3 mig_7series_0
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
set_property location {1 260 317} [get_bd_cells axi_dma_0]
startgroup
set_property -dict [list CONFIG.C_INCLUDE_DRE {0} CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
endgroup
save_bd_design
launch_simulation
open_wave_config {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA\tb_design_1_behav.wcfg}
source tb_design_1.tcl
run 10 us
add_wave {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_in }} 
add_wave {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram }} 
restart
run 10 us
add_wave {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/\BRAM_GEN[0].mem_wren }} 
restart
run 10 us
add_wave {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_WVALID}} 
add_wave {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/axi_wready}} 
restart
run 10 us
add_wave {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_WREADY}} 
add_wave {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/axi_wvalid}} 
restart
run 10 us
add_wave {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/wnext}} 
restart
run 10 us
ipx::unload_core e:/uv/fpga/verify/vry_axi_dma/vry_axi_dma/ip_repo/axi_full_slave2_1.0/component.xml
ipx::unload_core e:/uv/fpga/verify/vry_axi_dma/vry_axi_dma/ip_repo/axi_full_master_1.0/component.xml
current_project axi_full_master_v1_0_v1_0_project
close_project
close_project
save_wave_config {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA\tb_design_1_behav.wcfg}
close_sim
