Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 16 17:27:58 2023
| Host         : IshanWindows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tld_timing_summary_routed.rpt -pb tld_timing_summary_routed.pb -rpx tld_timing_summary_routed.rpx -warn_on_violation
| Design       : tld
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D0_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.646ns  (logic 5.089ns (47.802%)  route 5.557ns (52.198%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 f  sw_IBUF[3]_inst/O
                         net (fo=6, routed)           3.063     4.509    sw_IBUF[3]
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  D0_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.494     7.127    D0_a_OBUF[0]
    B5                   OBUF (Prop_obuf_I_O)         3.520    10.646 r  D0_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.646    D0_seg[6]
    B5                                                                r  D0_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D0_a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.310ns  (logic 5.088ns (49.355%)  route 5.221ns (50.645%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 f  sw_IBUF[3]_inst/O
                         net (fo=6, routed)           3.063     4.509    sw_IBUF[3]
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  D0_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.158     6.791    D0_a_OBUF[0]
    D5                   OBUF (Prop_obuf_I_O)         3.519    10.310 r  D0_a_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.310    D0_a[0]
    D5                                                                r  D0_a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            D1_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.159ns  (logic 5.109ns (50.292%)  route 5.050ns (49.708%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           3.157     4.611    h1/sw_IBUF[1]
    SLICE_X65Y70         LUT3 (Prop_lut3_I0_O)        0.124     4.735 r  h1/D1_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.892     6.628    D1_seg_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.531    10.159 r  D1_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.159    D1_seg[3]
    C2                                                                r  D1_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            D1_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.064ns  (logic 5.345ns (53.112%)  route 4.719ns (46.888%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.975     4.435    h1/sw_IBUF[0]
    SLICE_X65Y70         LUT3 (Prop_lut3_I0_O)        0.152     4.587 r  h1/D1_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.744     6.332    D1_seg_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.733    10.064 r  D1_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.064    D1_seg[4]
    B1                                                                r  D1_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            D1_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.030ns  (logic 5.339ns (53.232%)  route 4.691ns (46.768%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.625     4.085    h1/sw_IBUF[0]
    SLICE_X65Y62         LUT4 (Prop_lut4_I3_O)        0.152     4.237 r  h1/D1_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.066     6.303    D1_seg_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.727    10.030 r  D1_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.030    D1_seg[0]
    F4                                                                r  D1_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            D1_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.752ns  (logic 5.105ns (52.349%)  route 4.647ns (47.651%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.975     4.435    h1/sw_IBUF[0]
    SLICE_X65Y70         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  h1/D1_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.672     6.231    D1_seg_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         3.520     9.752 r  D1_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.752    D1_seg[6]
    D1                                                                r  D1_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            D1_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.392ns  (logic 5.129ns (54.610%)  route 4.263ns (45.390%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.212     3.672    h1/sw_IBUF[0]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.124     3.796 r  h1/D1_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.051     5.848    D1_seg_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.544     9.392 r  D1_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.392    D1_seg[2]
    D2                                                                r  D1_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            D1_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.374ns  (logic 5.073ns (54.119%)  route 4.301ns (45.881%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.625     4.085    h1/sw_IBUF[0]
    SLICE_X65Y62         LUT4 (Prop_lut4_I3_O)        0.124     4.209 r  h1/D1_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.676     5.885    D1_seg_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.488     9.374 r  D1_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.374    D1_seg[1]
    J3                                                                r  D1_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D1_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.200ns  (logic 5.307ns (57.686%)  route 3.893ns (42.314%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sw_IBUF[3]_inst/O
                         net (fo=6, routed)           2.215     3.660    h1/sw_IBUF[3]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.152     3.812 r  h1/D1_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.678     5.490    D1_seg_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         3.710     9.200 r  D1_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.200    D1_seg[5]
    H4                                                                r  D1_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D1_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.528ns (56.062%)  route 1.198ns (43.938%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  sw_IBUF[3]_inst/O
                         net (fo=6, routed)           0.870     1.084    h1/sw_IBUF[3]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.044     1.128 r  h1/D1_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.455    D1_seg_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         1.271     2.726 r  D1_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.726    D1_seg[5]
    H4                                                                r  D1_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D1_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.732ns  (logic 1.448ns (53.005%)  route 1.284ns (46.995%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  sw_IBUF[3]_inst/O
                         net (fo=6, routed)           0.957     1.171    h1/sw_IBUF[3]
    SLICE_X65Y62         LUT4 (Prop_lut4_I0_O)        0.045     1.216 r  h1/D1_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.543    D1_seg_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.190     2.732 r  D1_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.732    D1_seg[1]
    J3                                                                r  D1_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D1_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.504ns (52.319%)  route 1.370ns (47.681%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  sw_IBUF[3]_inst/O
                         net (fo=6, routed)           0.870     1.084    h1/sw_IBUF[3]
    SLICE_X65Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.129 r  h1/D1_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.500     1.629    D1_seg_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         1.245     2.874 r  D1_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.874    D1_seg[2]
    D2                                                                r  D1_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            D1_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.915ns  (logic 1.498ns (51.382%)  route 1.417ns (48.617%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.965     1.185    h1/sw_IBUF[2]
    SLICE_X65Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.230 r  h1/D1_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.452     1.683    D1_seg_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         1.232     2.915 r  D1_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.915    D1_seg[3]
    C2                                                                r  D1_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D1_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.005ns  (logic 1.543ns (51.349%)  route 1.462ns (48.651%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  sw_IBUF[3]_inst/O
                         net (fo=6, routed)           0.957     1.171    h1/sw_IBUF[3]
    SLICE_X65Y62         LUT4 (Prop_lut4_I0_O)        0.042     1.213 r  h1/D1_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.505     1.718    D1_seg_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         1.288     3.005 r  D1_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.005    D1_seg[0]
    F4                                                                r  D1_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            D1_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.006ns  (logic 1.495ns (49.738%)  route 1.511ns (50.262%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.184     1.412    h1/sw_IBUF[0]
    SLICE_X65Y70         LUT4 (Prop_lut4_I3_O)        0.045     1.457 r  h1/D1_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.784    D1_seg_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         1.221     3.006 r  D1_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.006    D1_seg[6]
    D1                                                                r  D1_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            D1_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.139ns  (logic 1.566ns (49.892%)  route 1.573ns (50.108%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.184     1.412    h1/sw_IBUF[0]
    SLICE_X65Y70         LUT3 (Prop_lut3_I0_O)        0.044     1.456 r  h1/D1_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.389     1.846    D1_seg_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         1.293     3.139 r  D1_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.139    D1_seg[4]
    B1                                                                r  D1_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D0_a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.372ns  (logic 1.479ns (43.850%)  route 1.893ns (56.150%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  sw_IBUF[3]_inst/O
                         net (fo=6, routed)           1.317     1.531    sw_IBUF[3]
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.576 r  D0_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.576     2.152    D0_a_OBUF[0]
    D5                   OBUF (Prop_obuf_I_O)         1.220     3.372 r  D0_a_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.372    D0_a[0]
    D5                                                                r  D0_a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D0_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.513ns  (logic 1.479ns (42.103%)  route 2.034ns (57.897%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  sw_IBUF[3]_inst/O
                         net (fo=6, routed)           1.317     1.531    sw_IBUF[3]
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.576 r  D0_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.717     2.293    D0_a_OBUF[0]
    B5                   OBUF (Prop_obuf_I_O)         1.221     3.513 r  D0_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.513    D0_seg[6]
    B5                                                                r  D0_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





