# Reading pref.tcl
# do Singlecore-hasini_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/inesh/Documents/Singlecore-Hasini {C:/Users/inesh/Documents/Singlecore-Hasini/define.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:46 on Jul 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/inesh/Documents/Singlecore-Hasini" C:/Users/inesh/Documents/Singlecore-Hasini/define.v 
# End time: 14:24:46 on Jul 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/inesh/Documents/Singlecore-Hasini {C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:46 on Jul 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/inesh/Documents/Singlecore-Hasini" C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v 
# -- Compiling module Control_Unit
# ** Warning: C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v(128): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Control_Unit
# End time: 14:24:46 on Jul 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/inesh/Documents/Singlecore-Hasini {C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:47 on Jul 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/inesh/Documents/Singlecore-Hasini" C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit_tb.v 
# -- Compiling module Control_Unit_tb
# 
# Top level modules:
# 	Control_Unit_tb
# End time: 14:24:47 on Jul 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Control_Unit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Control_Unit_tb 
# Start time: 14:24:47 on Jul 05,2021
# Loading work.Control_Unit_tb
# Loading work.Control_Unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit_tb.v(43)
#    Time: 1500 ps  Iteration: 0  Instance: /Control_Unit_tb
# Break in Module Control_Unit_tb at C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit_tb.v line 43
add wave -position end  sim:/Control_Unit_tb/CU1/STATE
add wave -position end  sim:/Control_Unit_tb/CU1/NXTSTATE
restart
run -all
# ** Note: $stop    : C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit_tb.v(43)
#    Time: 1500 ps  Iteration: 0  Instance: /Control_Unit_tb
# Break in Module Control_Unit_tb at C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit_tb.v line 43
# End time: 14:28:45 on Jul 05,2021, Elapsed time: 0:03:58
# Errors: 0, Warnings: 0
