{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 20:34:46 2019 " "Info: Processing started: Mon Dec 02 20:34:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cx_adder -c cx_adder --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cx_adder -c cx_adder --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/dell/Desktop/cx_adder.vhd " "Warning: Can't analyze file -- file C:/Users/dell/Desktop/cx_adder.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cx_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cx_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cx_adder-rtl " "Info: Found design unit 1: cx_adder-rtl" {  } { { "cx_adder.vhd" "" { Text "C:/Users/pigpigpang/Desktop/cx_adder/cx_adder.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cx_adder " "Info: Found entity 1: cx_adder" {  } { { "cx_adder.vhd" "" { Text "C:/Users/pigpigpang/Desktop/cx_adder/cx_adder.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cx_adder " "Info: Elaborating entity \"cx_adder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ywjcq_4.vhd 2 1 " "Warning: Using design file ywjcq_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ywjcq_4-rtl " "Info: Found design unit 1: ywjcq_4-rtl" {  } { { "ywjcq_4.vhd" "" { Text "C:/Users/pigpigpang/Desktop/cx_adder/ywjcq_4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ywjcq_4 " "Info: Found entity 1: ywjcq_4" {  } { { "ywjcq_4.vhd" "" { Text "C:/Users/pigpigpang/Desktop/cx_adder/ywjcq_4.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ywjcq_4 ywjcq_4:g0 " "Info: Elaborating entity \"ywjcq_4\" for hierarchy \"ywjcq_4:g0\"" {  } { { "cx_adder.vhd" "g0" { Text "C:/Users/pigpigpang/Desktop/cx_adder/cx_adder.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dcqf.vhd 2 1 " "Warning: Using design file dcqf.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dcqf-rtl " "Info: Found design unit 1: dcqf-rtl" {  } { { "dcqf.vhd" "" { Text "C:/Users/pigpigpang/Desktop/cx_adder/dcqf.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dcqf " "Info: Found entity 1: dcqf" {  } { { "dcqf.vhd" "" { Text "C:/Users/pigpigpang/Desktop/cx_adder/dcqf.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcqf ywjcq_4:g0\|dcqf:\\g0:4:g1 " "Info: Elaborating entity \"dcqf\" for hierarchy \"ywjcq_4:g0\|dcqf:\\g0:4:g1\"" {  } { { "ywjcq_4.vhd" "\\g0:4:g1" { Text "C:/Users/pigpigpang/Desktop/cx_adder/ywjcq_4.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.vhd 2 1 " "Warning: Using design file full_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-struc_dataflow_3 " "Info: Found design unit 1: full_adder-struc_dataflow_3" {  } { { "full_adder.vhd" "" { Text "C:/Users/pigpigpang/Desktop/cx_adder/full_adder.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Info: Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/pigpigpang/Desktop/cx_adder/full_adder.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:g2 " "Info: Elaborating entity \"full_adder\" for hierarchy \"full_adder:g2\"" {  } { { "cx_adder.vhd" "g2" { Text "C:/Users/pigpigpang/Desktop/cx_adder/cx_adder.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "half_adder.vhd 2 1 " "Warning: Using design file half_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-dataflow_3 " "Info: Found design unit 1: half_adder-dataflow_3" {  } { { "half_adder.vhd" "" { Text "C:/Users/pigpigpang/Desktop/cx_adder/half_adder.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Info: Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Users/pigpigpang/Desktop/cx_adder/half_adder.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder full_adder:g2\|half_adder:HA1 " "Info: Elaborating entity \"half_adder\" for hierarchy \"full_adder:g2\|half_adder:HA1\"" {  } { { "full_adder.vhd" "HA1" { Text "C:/Users/pigpigpang/Desktop/cx_adder/full_adder.vhd" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 20:34:47 2019 " "Info: Processing ended: Mon Dec 02 20:34:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
