
Hist_Band.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00803f00  00803f00  00000b22  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a10  00000100  00000100  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007e  00008b10  00000b10  00000aa4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .bss          0000001d  00803f00  00803f00  00000b22  2**0
                  ALLOC
  4 .comment      0000005c  00000000  00000000  00000b22  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000b80  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000000e8  00000000  00000000  00000bbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00003062  00000000  00000000  00000ca4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001d97  00000000  00000000  00003d06  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000098a  00000000  00000000  00005a9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001bc  00000000  00000000  00006428  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000164d  00000000  00000000  000065e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000325  00000000  00000000  00007c31  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000098  00000000  00000000  00007f56  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000100 <__vectors>:
 100:	19 c0       	rjmp	.+50     	; 0x134 <__ctors_end>
 102:	28 c0       	rjmp	.+80     	; 0x154 <__bad_interrupt>
 104:	27 c0       	rjmp	.+78     	; 0x154 <__bad_interrupt>
 106:	26 c0       	rjmp	.+76     	; 0x154 <__bad_interrupt>
 108:	25 c0       	rjmp	.+74     	; 0x154 <__bad_interrupt>
 10a:	24 c0       	rjmp	.+72     	; 0x154 <__bad_interrupt>
 10c:	11 c1       	rjmp	.+546    	; 0x330 <__vector_6>
 10e:	22 c0       	rjmp	.+68     	; 0x154 <__bad_interrupt>
 110:	21 c0       	rjmp	.+66     	; 0x154 <__bad_interrupt>
 112:	20 c0       	rjmp	.+64     	; 0x154 <__bad_interrupt>
 114:	1f c0       	rjmp	.+62     	; 0x154 <__bad_interrupt>
 116:	1e c0       	rjmp	.+60     	; 0x154 <__bad_interrupt>
 118:	1d c0       	rjmp	.+58     	; 0x154 <__bad_interrupt>
 11a:	1c c0       	rjmp	.+56     	; 0x154 <__bad_interrupt>
 11c:	1b c0       	rjmp	.+54     	; 0x154 <__bad_interrupt>
 11e:	1a c0       	rjmp	.+52     	; 0x154 <__bad_interrupt>
 120:	19 c0       	rjmp	.+50     	; 0x154 <__bad_interrupt>
 122:	19 c0       	rjmp	.+50     	; 0x156 <__vector_17>
 124:	17 c0       	rjmp	.+46     	; 0x154 <__bad_interrupt>
 126:	16 c0       	rjmp	.+44     	; 0x154 <__bad_interrupt>
 128:	15 c0       	rjmp	.+42     	; 0x154 <__bad_interrupt>
 12a:	14 c0       	rjmp	.+40     	; 0x154 <__bad_interrupt>
 12c:	ab c0       	rjmp	.+342    	; 0x284 <__vector_22>
 12e:	12 c0       	rjmp	.+36     	; 0x154 <__bad_interrupt>
 130:	11 c0       	rjmp	.+34     	; 0x154 <__bad_interrupt>
 132:	10 c0       	rjmp	.+32     	; 0x154 <__bad_interrupt>

00000134 <__ctors_end>:
 134:	11 24       	eor	r1, r1
 136:	1f be       	out	0x3f, r1	; 63
 138:	cf ef       	ldi	r28, 0xFF	; 255
 13a:	cd bf       	out	0x3d, r28	; 61
 13c:	df e3       	ldi	r29, 0x3F	; 63
 13e:	de bf       	out	0x3e, r29	; 62

00000140 <__do_clear_bss>:
 140:	2f e3       	ldi	r18, 0x3F	; 63
 142:	a0 e0       	ldi	r26, 0x00	; 0
 144:	bf e3       	ldi	r27, 0x3F	; 63
 146:	01 c0       	rjmp	.+2      	; 0x14a <.do_clear_bss_start>

00000148 <.do_clear_bss_loop>:
 148:	1d 92       	st	X+, r1

0000014a <.do_clear_bss_start>:
 14a:	ad 31       	cpi	r26, 0x1D	; 29
 14c:	b2 07       	cpc	r27, r18
 14e:	e1 f7       	brne	.-8      	; 0x148 <.do_clear_bss_loop>
 150:	00 d1       	rcall	.+512    	; 0x352 <main>
 152:	dc c4       	rjmp	.+2488   	; 0xb0c <_exit>

00000154 <__bad_interrupt>:
 154:	d5 cf       	rjmp	.-86     	; 0x100 <__vectors>

00000156 <__vector_17>:
Clears the Interrupt Flag: The interruption can't be triggered repeatedly until a new condition occurs
Reads the ADC Result: The ADC0 conversion data is stored in the global variable "sample"
Starts a New Conversion: The ISR triggers a new ADC conversion, ensuring that the ADC is 
continuously sampling new data and the process is ongoing.*/
ISR(ADC0_RESRDY_vect)
{
 156:	1f 92       	push	r1
 158:	0f 92       	push	r0
 15a:	0f b6       	in	r0, 0x3f	; 63
 15c:	0f 92       	push	r0
 15e:	11 24       	eor	r1, r1
 160:	2f 93       	push	r18
 162:	3f 93       	push	r19
 164:	8f 93       	push	r24
 166:	ef 93       	push	r30
 168:	ff 93       	push	r31
	/* Clear the interrupt flag by writing 1: */
	ADC0.INTFLAGS = ADC_RESRDY_bm;
 16a:	e0 e0       	ldi	r30, 0x00	; 0
 16c:	f6 e0       	ldi	r31, 0x06	; 6
 16e:	81 e0       	ldi	r24, 0x01	; 1
 170:	83 87       	std	Z+11, r24	; 0x0b
	
	sample = ADC0.RES;
 172:	20 89       	ldd	r18, Z+16	; 0x10
 174:	31 89       	ldd	r19, Z+17	; 0x11
 176:	20 93 06 3f 	sts	0x3F06, r18	; 0x803f06 <sample>
 17a:	30 93 07 3f 	sts	0x3F07, r19	; 0x803f07 <sample+0x1>
	
	/* Start conversion */
	ADC0.COMMAND = ADC_STCONV_bm;
 17e:	80 87       	std	Z+8, r24	; 0x08
}
 180:	ff 91       	pop	r31
 182:	ef 91       	pop	r30
 184:	8f 91       	pop	r24
 186:	3f 91       	pop	r19
 188:	2f 91       	pop	r18
 18a:	0f 90       	pop	r0
 18c:	0f be       	out	0x3f, r0	; 63
 18e:	0f 90       	pop	r0
 190:	1f 90       	pop	r1
 192:	18 95       	reti

00000194 <ADC0_init>:
/*This initialization ensures that the ADC is ready to perform accurate 
conversions and trigger interrupts when new conversion results are available.*/
void ADC0_init(void)
{
	/* Disable digital input buffer */
	PORTA.PIN4CTRL &= ~PORT_ISC_gm;
 194:	e0 e0       	ldi	r30, 0x00	; 0
 196:	f4 e0       	ldi	r31, 0x04	; 4
 198:	84 89       	ldd	r24, Z+20	; 0x14
 19a:	88 7f       	andi	r24, 0xF8	; 248
 19c:	84 8b       	std	Z+20, r24	; 0x14
	PORTA.PIN4CTRL |= PORT_ISC_INPUT_DISABLE_gc;
 19e:	84 89       	ldd	r24, Z+20	; 0x14
 1a0:	84 60       	ori	r24, 0x04	; 4
 1a2:	84 8b       	std	Z+20, r24	; 0x14
	
	/* Disable pull-up resistor */
	PORTA.PIN4CTRL &= ~PORT_PULLUPEN_bm;
 1a4:	84 89       	ldd	r24, Z+20	; 0x14
 1a6:	87 7f       	andi	r24, 0xF7	; 247
 1a8:	84 8b       	std	Z+20, r24	; 0x14
	
	VREF.CTRLA |= VREF_ADC0REFSEL_2V5_gc;	/* Voltage reference  2.5V */
 1aa:	e0 ea       	ldi	r30, 0xA0	; 160
 1ac:	f0 e0       	ldi	r31, 0x00	; 0
 1ae:	80 81       	ld	r24, Z
 1b0:	80 62       	ori	r24, 0x20	; 32
 1b2:	80 83       	st	Z, r24
	VREF.CTRLB |= VREF_ADC0REFEN_bm;		/* Force Voltage reference */
 1b4:	81 81       	ldd	r24, Z+1	; 0x01
 1b6:	82 60       	ori	r24, 0x02	; 2
 1b8:	81 83       	std	Z+1, r24	; 0x01
	
	ADC0.CTRLC = ADC_PRESC_DIV8_gc |		/* CLK_PER divided by 8 */
 1ba:	e0 e0       	ldi	r30, 0x00	; 0
 1bc:	f6 e0       	ldi	r31, 0x06	; 6
 1be:	82 e0       	ldi	r24, 0x02	; 2
 1c0:	82 83       	std	Z+2, r24	; 0x02
	ADC_REFSEL_INTREF_gc;					/* Internal reference */
	
	ADC0.CTRLA |= ADC_ENABLE_bm |			/* ADC Enable: enabled */
 1c2:	80 81       	ld	r24, Z
 1c4:	81 60       	ori	r24, 0x01	; 1
 1c6:	80 83       	st	Z, r24
	ADC_RESSEL_10BIT_gc;					/* 10-bit mode */
	
	/* Enable ADC interrupt */
	ADC0.INTCTRL = ADC_RESRDY_bm;
 1c8:	81 e0       	ldi	r24, 0x01	; 1
 1ca:	82 87       	std	Z+10, r24	; 0x0a
	
	/* Select ADC channel */
	ADC0.MUXPOS = ADC_MUXPOS_AIN4_gc;
 1cc:	84 e0       	ldi	r24, 0x04	; 4
 1ce:	86 83       	std	Z+6, r24	; 0x06
 1d0:	08 95       	ret

000001d2 <ADC0_start>:
After starting the conversion, the ADC will sample the input signal, convert it to a digital value, and set an interrupt flag 
(if configured) when the conversion is complete, allowing the program to read the result.*/
void ADC0_start(void)
{
	/* Start conversion */
	ADC0.COMMAND = ADC_STCONV_bm;
 1d2:	81 e0       	ldi	r24, 0x01	; 1
 1d4:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <delim+0x7f7ad9>
 1d8:	08 95       	ret

000001da <CLKCTRL_init>:
It sets the clock prescaler to divide the system clock by 8 and enables the prescaler.
It configures the 20 MHz internal oscillator as the clock source and disables clock output to external pins.
It waits until the clock system has stabilized and the changes are applied. */
void CLKCTRL_init(void)
{
	_PROTECTED_WRITE(CLKCTRL.MCLKCTRLB, CLKCTRL_PDIV_16X_gc | CLKCTRL_PEN_bm);
 1da:	88 ed       	ldi	r24, 0xD8	; 216
 1dc:	27 e0       	ldi	r18, 0x07	; 7
 1de:	30 e0       	ldi	r19, 0x00	; 0
 1e0:	84 bf       	out	0x34, r24	; 52
 1e2:	20 93 61 00 	sts	0x0061, r18	; 0x800061 <delim+0x7f7532>
	_PROTECTED_WRITE(CLKCTRL.MCLKCTRLA, !CLKCTRL_CLKOUT_bm | CLKCTRL_CLKSEL_OSC20M_gc);
 1e6:	20 e0       	ldi	r18, 0x00	; 0
 1e8:	30 e0       	ldi	r19, 0x00	; 0
 1ea:	84 bf       	out	0x34, r24	; 52
 1ec:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <delim+0x7f7531>
	while (!(CLKCTRL.MCLKSTATUS));
 1f0:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <delim+0x7f7534>
 1f4:	88 23       	and	r24, r24
 1f6:	e1 f3       	breq	.-8      	; 0x1f0 <CLKCTRL_init+0x16>
}
 1f8:	08 95       	ret

000001fa <RTC_init>:
It sets the period value to 0x44 (68 decimal), meaning the RTC will generate an overflow event after counting to this value.
It enables the overflow interrupt, so that an interrupt is triggered when the RTC overflows,
while disabling the compare match interrupt. */
void RTC_init(void)
{
	RTC.CTRLA = RTC_PRESCALER_DIV512_gc /* 512 */
 1fa:	e0 e4       	ldi	r30, 0x40	; 64
 1fc:	f1 e0       	ldi	r31, 0x01	; 1
 1fe:	89 e4       	ldi	r24, 0x49	; 73
 200:	80 83       	st	Z, r24
	| 1 << RTC_RTCEN_bp     /* Enable: enabled */
	| 0 << RTC_RUNSTDBY_bp; /* Run In Standby: disabled */

	RTC.PER = 0x44; /* Period: 0xd */
 202:	84 e4       	ldi	r24, 0x44	; 68
 204:	90 e0       	ldi	r25, 0x00	; 0
 206:	82 87       	std	Z+10, r24	; 0x0a
 208:	93 87       	std	Z+11, r25	; 0x0b

	RTC.INTCTRL = 0 << RTC_CMP_bp    /* Compare Match Interrupt enable: disabled */
 20a:	81 e0       	ldi	r24, 0x01	; 1
 20c:	82 83       	std	Z+2, r24	; 0x02
 20e:	08 95       	ret

00000210 <GPIO_init>:
#include "gpio.h"

/*This function looks for the direction of PORTA and configures its pin 2 as an output pin*/
void GPIO_init(void)
{
	PORTA.DIR |= PIN2_bm;
 210:	e0 e0       	ldi	r30, 0x00	; 0
 212:	f4 e0       	ldi	r31, 0x04	; 4
 214:	80 81       	ld	r24, Z
 216:	84 60       	ori	r24, 0x04	; 4
 218:	80 83       	st	Z, r24
 21a:	08 95       	ret

0000021c <GPIO_relay>:
/*This function takes the active value (True or False) to work like:
If active = true, the relay is turned on by setting the output of pin 2 to HIGH.
If active = false, the relay is turned off by setting the output of pin 2 to LOW.*/
void GPIO_relay(bool active)
{
	if(active) {
 21c:	88 23       	and	r24, r24
 21e:	31 f0       	breq	.+12     	; 0x22c <GPIO_relay+0x10>
		PORTA.OUT |= PIN2_bm;
 220:	e0 e0       	ldi	r30, 0x00	; 0
 222:	f4 e0       	ldi	r31, 0x04	; 4
 224:	84 81       	ldd	r24, Z+4	; 0x04
 226:	84 60       	ori	r24, 0x04	; 4
 228:	84 83       	std	Z+4, r24	; 0x04
 22a:	08 95       	ret
		} else {
		PORTA.OUT &= ~PIN2_bm;
 22c:	e0 e0       	ldi	r30, 0x00	; 0
 22e:	f4 e0       	ldi	r31, 0x04	; 4
 230:	84 81       	ldd	r24, Z+4	; 0x04
 232:	8b 7f       	andi	r24, 0xFB	; 251
 234:	84 83       	std	Z+4, r24	; 0x04
 236:	08 95       	ret

00000238 <UART_init>:
/*This function initializes the UART with the necessary parameters like baud rate, and activating both
Receiver and Transmitter so it can get and send data though the same UART*/
void UART_init()
{

	USART0.BAUD = (uint16_t)USART0_BAUD_RATE(9600); /* set baud rate register */
 238:	e0 e0       	ldi	r30, 0x00	; 0
 23a:	f8 e0       	ldi	r31, 0x08	; 8
 23c:	81 ea       	ldi	r24, 0xA1	; 161
 23e:	91 e0       	ldi	r25, 0x01	; 1
 240:	80 87       	std	Z+8, r24	; 0x08
 242:	91 87       	std	Z+9, r25	; 0x09

	USART0.CTRLA = USART_RXCIE_bm;  /* Receive Complete Interrupt Enable: enabled */
 244:	80 e8       	ldi	r24, 0x80	; 128
 246:	85 83       	std	Z+5, r24	; 0x05
	
	USART0.CTRLB = USART_RXEN_bm |    /* Receiver Enable: enabled */
 248:	80 ec       	ldi	r24, 0xC0	; 192
 24a:	86 83       	std	Z+6, r24	; 0x06
	USART_TXEN_bm;    /* Transmitter Enable: enabled */
	
	/* Set TxD (PB2) as output */
	PORTB.DIR |= PIN2_bm;
 24c:	e0 e2       	ldi	r30, 0x20	; 32
 24e:	f4 e0       	ldi	r31, 0x04	; 4
 250:	80 81       	ld	r24, Z
 252:	84 60       	ori	r24, 0x04	; 4
 254:	80 83       	st	Z, r24
 256:	08 95       	ret

00000258 <UART_SendString>:

/*This function takes a string and sends each character over UART until it reaches the end of the string (null terminator).
It ensures that each byte is sent only when the transmit buffer is empty and 
waits for the entire transmission to complete before clearing the corresponding flag.*/
void UART_SendString(const char *str)
{
 258:	fc 01       	movw	r30, r24
	while (*str != '\0')
 25a:	07 c0       	rjmp	.+14     	; 0x26a <UART_SendString+0x12>
	{
		while (!(USART0.STATUS & USART_DREIF_bm)); //wait until Tx buffer is empty
 25c:	90 91 04 08 	lds	r25, 0x0804	; 0x800804 <delim+0x7f7cd5>
 260:	95 ff       	sbrs	r25, 5
 262:	fc cf       	rjmp	.-8      	; 0x25c <UART_SendString+0x4>
		
		USART0.TXDATAL = *str;
 264:	80 93 02 08 	sts	0x0802, r24	; 0x800802 <delim+0x7f7cd3>
		str++;
 268:	31 96       	adiw	r30, 0x01	; 1
/*This function takes a string and sends each character over UART until it reaches the end of the string (null terminator).
It ensures that each byte is sent only when the transmit buffer is empty and 
waits for the entire transmission to complete before clearing the corresponding flag.*/
void UART_SendString(const char *str)
{
	while (*str != '\0')
 26a:	80 81       	ld	r24, Z
 26c:	81 11       	cpse	r24, r1
 26e:	f6 cf       	rjmp	.-20     	; 0x25c <UART_SendString+0x4>
		while (!(USART0.STATUS & USART_DREIF_bm)); //wait until Tx buffer is empty
		
		USART0.TXDATAL = *str;
		str++;
	}
	while (!(USART0.STATUS & USART_TXCIF_bm)); //wait until Tx finished
 270:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <delim+0x7f7cd5>
 274:	86 ff       	sbrs	r24, 6
 276:	fc cf       	rjmp	.-8      	; 0x270 <UART_SendString+0x18>
	
	USART0.STATUS |= USART_TXCIF_bm;
 278:	e0 e0       	ldi	r30, 0x00	; 0
 27a:	f8 e0       	ldi	r31, 0x08	; 8
 27c:	84 81       	ldd	r24, Z+4	; 0x04
 27e:	80 64       	ori	r24, 0x40	; 64
 280:	84 83       	std	Z+4, r24	; 0x04
 282:	08 95       	ret

00000284 <__vector_22>:
It stores the received byte in RXBuffer at the current rx_index.
The code checks if the byte is a newline (0x0A) or if the buffer is full. If either is true, the rx_index is reset to 0 
to prepare for the next message. Otherwise, the rx_index is incremented to store the next byte in the buffer.
The commented DataRDY = true; line is used to indicate when a complete message has been received.*/
ISR(USART0_RXC_vect)
{
 284:	1f 92       	push	r1
 286:	0f 92       	push	r0
 288:	0f b6       	in	r0, 0x3f	; 63
 28a:	0f 92       	push	r0
 28c:	11 24       	eor	r1, r1
 28e:	8f 93       	push	r24
 290:	9f 93       	push	r25
 292:	ef 93       	push	r30
 294:	ff 93       	push	r31
	RXBuffer[rx_index] = USART0.RXDATAL;
 296:	80 91 03 3f 	lds	r24, 0x3F03	; 0x803f03 <rx_index>
 29a:	e8 2f       	mov	r30, r24
 29c:	f0 e0       	ldi	r31, 0x00	; 0
 29e:	90 91 00 08 	lds	r25, 0x0800	; 0x800800 <delim+0x7f7cd1>
 2a2:	e7 5f       	subi	r30, 0xF7	; 247
 2a4:	f0 4c       	sbci	r31, 0xC0	; 192
 2a6:	90 83       	st	Z, r25
	
	if((RXBuffer[rx_index] == 0x0A) || (rx_index == 19)) {
 2a8:	9a 30       	cpi	r25, 0x0A	; 10
 2aa:	11 f0       	breq	.+4      	; 0x2b0 <__vector_22+0x2c>
 2ac:	83 31       	cpi	r24, 0x13	; 19
 2ae:	31 f4       	brne	.+12     	; 0x2bc <__vector_22+0x38>
		UART_drdy = true;
 2b0:	81 e0       	ldi	r24, 0x01	; 1
 2b2:	80 93 02 3f 	sts	0x3F02, r24	; 0x803f02 <UART_drdy>
		rx_index = 0;
 2b6:	10 92 03 3f 	sts	0x3F03, r1	; 0x803f03 <rx_index>
 2ba:	03 c0       	rjmp	.+6      	; 0x2c2 <__vector_22+0x3e>
		} else {
		rx_index++;
 2bc:	8f 5f       	subi	r24, 0xFF	; 255
 2be:	80 93 03 3f 	sts	0x3F03, r24	; 0x803f03 <rx_index>
	}
}
 2c2:	ff 91       	pop	r31
 2c4:	ef 91       	pop	r30
 2c6:	9f 91       	pop	r25
 2c8:	8f 91       	pop	r24
 2ca:	0f 90       	pop	r0
 2cc:	0f be       	out	0x3f, r0	; 63
 2ce:	0f 90       	pop	r0
 2d0:	1f 90       	pop	r1
 2d2:	18 95       	reti

000002d4 <data_process>:

/*This function was made to receive the data sent via UART after taking the string from the Bluetooth module, it takes the
string and divides it to look for a number to convert thanks to the ATOI function, saving the numeric values into the pointers
of my low and upper threshold, returning both to the main.c and printing correct execution when checking the control flag*/
uint8_t data_process(int *lower_threshold, int *upper_threshold){
 2d4:	0f 93       	push	r16
 2d6:	1f 93       	push	r17
 2d8:	cf 93       	push	r28
 2da:	df 93       	push	r29
 2dc:	ec 01       	movw	r28, r24
 2de:	8b 01       	movw	r16, r22
	int control = 0;
	char *token = strtok((char *)RXBuffer, delim);
 2e0:	6f e2       	ldi	r22, 0x2F	; 47
 2e2:	7b e8       	ldi	r23, 0x8B	; 139
 2e4:	89 e0       	ldi	r24, 0x09	; 9
 2e6:	9f e3       	ldi	r25, 0x3F	; 63
 2e8:	0c d1       	rcall	.+536    	; 0x502 <strtok>
	if (token != NULL){
 2ea:	00 97       	sbiw	r24, 0x00	; 0
 2ec:	31 f0       	breq	.+12     	; 0x2fa <data_process+0x26>
		*lower_threshold = atoi(token);
 2ee:	eb d0       	rcall	.+470    	; 0x4c6 <atoi>
 2f0:	88 83       	st	Y, r24
 2f2:	99 83       	std	Y+1, r25	; 0x01
		control++;
 2f4:	c1 e0       	ldi	r28, 0x01	; 1
 2f6:	d0 e0       	ldi	r29, 0x00	; 0
 2f8:	02 c0       	rjmp	.+4      	; 0x2fe <data_process+0x2a>

/*This function was made to receive the data sent via UART after taking the string from the Bluetooth module, it takes the
string and divides it to look for a number to convert thanks to the ATOI function, saving the numeric values into the pointers
of my low and upper threshold, returning both to the main.c and printing correct execution when checking the control flag*/
uint8_t data_process(int *lower_threshold, int *upper_threshold){
	int control = 0;
 2fa:	c0 e0       	ldi	r28, 0x00	; 0
 2fc:	d0 e0       	ldi	r29, 0x00	; 0
	char *token = strtok((char *)RXBuffer, delim);
	if (token != NULL){
		*lower_threshold = atoi(token);
		control++;
	}
	token = strtok(NULL, delim);
 2fe:	6f e2       	ldi	r22, 0x2F	; 47
 300:	7b e8       	ldi	r23, 0x8B	; 139
 302:	80 e0       	ldi	r24, 0x00	; 0
 304:	90 e0       	ldi	r25, 0x00	; 0
 306:	fd d0       	rcall	.+506    	; 0x502 <strtok>
	if (token != NULL){
 308:	00 97       	sbiw	r24, 0x00	; 0
 30a:	29 f0       	breq	.+10     	; 0x316 <data_process+0x42>
		*upper_threshold = atoi(token);
 30c:	dc d0       	rcall	.+440    	; 0x4c6 <atoi>
 30e:	f8 01       	movw	r30, r16
 310:	80 83       	st	Z, r24
 312:	91 83       	std	Z+1, r25	; 0x01
		control++;
 314:	21 96       	adiw	r28, 0x01	; 1
	}
	if (control == 2){
 316:	22 97       	sbiw	r28, 0x02	; 2
 318:	29 f0       	breq	.+10     	; 0x324 <data_process+0x50>
		return 1;
	}else{
		UART_SendString("Error en la obtención de datos");
 31a:	80 e1       	ldi	r24, 0x10	; 16
 31c:	9b e8       	ldi	r25, 0x8B	; 139
 31e:	9c df       	rcall	.-200    	; 0x258 <UART_SendString>
		return 0;
 320:	80 e0       	ldi	r24, 0x00	; 0
 322:	01 c0       	rjmp	.+2      	; 0x326 <data_process+0x52>
	if (token != NULL){
		*upper_threshold = atoi(token);
		control++;
	}
	if (control == 2){
		return 1;
 324:	81 e0       	ldi	r24, 0x01	; 1
	}else{
		UART_SendString("Error en la obtención de datos");
		return 0;
	}
 326:	df 91       	pop	r29
 328:	cf 91       	pop	r28
 32a:	1f 91       	pop	r17
 32c:	0f 91       	pop	r16
 32e:	08 95       	ret

00000330 <__vector_6>:

extern bool UART_drdy; //Variable which determines whether the information sent via UART is ready or not to be processed
bool relay_state = false; //Variable to know if the rele is activated or not

ISR(RTC_CNT_vect)
{
 330:	1f 92       	push	r1
 332:	0f 92       	push	r0
 334:	0f b6       	in	r0, 0x3f	; 63
 336:	0f 92       	push	r0
 338:	11 24       	eor	r1, r1
 33a:	8f 93       	push	r24
	/* Insert your RTC Overflow interrupt handling code */
	state = true;
 33c:	81 e0       	ldi	r24, 0x01	; 1
 33e:	80 93 05 3f 	sts	0x3F05, r24	; 0x803f05 <state>
	/* Overflow interrupt flag has to be cleared manually */
	RTC.INTFLAGS = RTC_OVF_bm;
 342:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <delim+0x7f7614>
}
 346:	8f 91       	pop	r24
 348:	0f 90       	pop	r0
 34a:	0f be       	out	0x3f, r0	; 63
 34c:	0f 90       	pop	r0
 34e:	1f 90       	pop	r1
 350:	18 95       	reti

00000352 <main>:

int main(void)
{
 352:	cf 93       	push	r28
 354:	df 93       	push	r29
 356:	cd b7       	in	r28, 0x3d	; 61
 358:	de b7       	in	r29, 0x3e	; 62
 35a:	ac 97       	sbiw	r28, 0x2c	; 44
 35c:	cd bf       	out	0x3d, r28	; 61
 35e:	de bf       	out	0x3e, r29	; 62
	/* Configure modules, Initialize all needed functions */
	CLKCTRL_init();
 360:	3c df       	rcall	.-392    	; 0x1da <CLKCTRL_init>
	RTC_init();
 362:	4b df       	rcall	.-362    	; 0x1fa <RTC_init>
	ADC0_init();
 364:	17 df       	rcall	.-466    	; 0x194 <ADC0_init>
	GPIO_init();
 366:	54 df       	rcall	.-344    	; 0x210 <GPIO_init>
	UART_init();
 368:	67 df       	rcall	.-306    	; 0x238 <UART_init>
	
	int low_threshold = 20;
 36a:	84 e1       	ldi	r24, 0x14	; 20
 36c:	90 e0       	ldi	r25, 0x00	; 0
 36e:	89 83       	std	Y+1, r24	; 0x01
 370:	9a 83       	std	Y+2, r25	; 0x02
	int upper_threshold = 40;
 372:	88 e2       	ldi	r24, 0x28	; 40
 374:	90 e0       	ldi	r25, 0x00	; 0
 376:	8b 83       	std	Y+3, r24	; 0x03
 378:	9c 83       	std	Y+4, r25	; 0x04
	
	countTime = 0;	//Seconds counter
 37a:	10 92 08 3f 	sts	0x3F08, r1	; 0x803f08 <countTime>
	char CommCon[40];	//String buffer
	
	memset(CommCon,0,40);	//Cleans the buffer by adding zeros to each position
 37e:	ce 01       	movw	r24, r28
 380:	05 96       	adiw	r24, 0x05	; 5
 382:	28 e2       	ldi	r18, 0x28	; 40
 384:	fc 01       	movw	r30, r24
 386:	11 92       	st	Z+, r1
 388:	2a 95       	dec	r18
 38a:	e9 f7       	brne	.-6      	; 0x386 <main+0x34>
	sprintf(CommCon, "HisBand Pro 1.0\r\n");
 38c:	22 e1       	ldi	r18, 0x12	; 18
 38e:	e7 e3       	ldi	r30, 0x37	; 55
 390:	fb e8       	ldi	r31, 0x8B	; 139
 392:	dc 01       	movw	r26, r24
 394:	01 90       	ld	r0, Z+
 396:	0d 92       	st	X+, r0
 398:	2a 95       	dec	r18
 39a:	e1 f7       	brne	.-8      	; 0x394 <main+0x42>
	UART_SendString(CommCon);
 39c:	5d df       	rcall	.-326    	; 0x258 <UART_SendString>
	
	/* Enable global interrupt */
	sei();
 39e:	78 94       	sei
	
	/* Start a conversion */
	ADC0_start();
 3a0:	18 df       	rcall	.-464    	; 0x1d2 <ADC0_start>
	
	/* Replace with your application code */
	while (1)
	{
		if(state) {
 3a2:	80 91 05 3f 	lds	r24, 0x3F05	; 0x803f05 <state>
 3a6:	88 23       	and	r24, r24
 3a8:	e1 f3       	breq	.-8      	; 0x3a2 <main+0x50>
			if (countTime == 3) {
 3aa:	80 91 08 3f 	lds	r24, 0x3F08	; 0x803f08 <countTime>
 3ae:	83 30       	cpi	r24, 0x03	; 3
 3b0:	01 f5       	brne	.+64     	; 0x3f2 <main+0xa0>
				memset(CommCon, 0, 40);
 3b2:	8e 01       	movw	r16, r28
 3b4:	0b 5f       	subi	r16, 0xFB	; 251
 3b6:	1f 4f       	sbci	r17, 0xFF	; 255
 3b8:	88 e2       	ldi	r24, 0x28	; 40
 3ba:	f8 01       	movw	r30, r16
 3bc:	11 92       	st	Z+, r1
 3be:	8a 95       	dec	r24
 3c0:	e9 f7       	brne	.-6      	; 0x3bc <main+0x6a>
				sprintf(CommCon, "Temperature: %d\r\n", sample);
 3c2:	80 91 07 3f 	lds	r24, 0x3F07	; 0x803f07 <sample+0x1>
 3c6:	8f 93       	push	r24
 3c8:	80 91 06 3f 	lds	r24, 0x3F06	; 0x803f06 <sample>
 3cc:	8f 93       	push	r24
 3ce:	8c e7       	ldi	r24, 0x7C	; 124
 3d0:	9b e8       	ldi	r25, 0x8B	; 139
 3d2:	9f 93       	push	r25
 3d4:	8f 93       	push	r24
 3d6:	1f 93       	push	r17
 3d8:	0f 93       	push	r16
 3da:	c6 d0       	rcall	.+396    	; 0x568 <sprintf>
				UART_SendString(CommCon);
 3dc:	c8 01       	movw	r24, r16
 3de:	3c df       	rcall	.-392    	; 0x258 <UART_SendString>
				countTime = 0;
 3e0:	10 92 08 3f 	sts	0x3F08, r1	; 0x803f08 <countTime>
 3e4:	0f 90       	pop	r0
 3e6:	0f 90       	pop	r0
 3e8:	0f 90       	pop	r0
 3ea:	0f 90       	pop	r0
 3ec:	0f 90       	pop	r0
 3ee:	0f 90       	pop	r0
 3f0:	03 c0       	rjmp	.+6      	; 0x3f8 <main+0xa6>
			} else {
				countTime++;
 3f2:	8f 5f       	subi	r24, 0xFF	; 255
 3f4:	80 93 08 3f 	sts	0x3F08, r24	; 0x803f08 <countTime>
			}
			
			if (sample > upper_threshold && !relay_state) {
 3f8:	80 91 06 3f 	lds	r24, 0x3F06	; 0x803f06 <sample>
 3fc:	90 91 07 3f 	lds	r25, 0x3F07	; 0x803f07 <sample+0x1>
 400:	2b 81       	ldd	r18, Y+3	; 0x03
 402:	3c 81       	ldd	r19, Y+4	; 0x04
 404:	28 17       	cp	r18, r24
 406:	39 07       	cpc	r19, r25
 408:	38 f5       	brcc	.+78     	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
 40a:	20 91 04 3f 	lds	r18, 0x3F04	; 0x803f04 <relay_state>
 40e:	21 11       	cpse	r18, r1
 410:	23 c0       	rjmp	.+70     	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
				//Activate the relay
				GPIO_relay(true);
 412:	81 e0       	ldi	r24, 0x01	; 1
 414:	03 df       	rcall	.-506    	; 0x21c <GPIO_relay>
				relay_state = true;
 416:	81 e0       	ldi	r24, 0x01	; 1
 418:	80 93 04 3f 	sts	0x3F04, r24	; 0x803f04 <relay_state>
				
				//Send activation message
				memset(CommCon, 0, 40);
 41c:	8e 01       	movw	r16, r28
 41e:	0b 5f       	subi	r16, 0xFB	; 251
 420:	1f 4f       	sbci	r17, 0xFF	; 255
 422:	88 e2       	ldi	r24, 0x28	; 40
 424:	f8 01       	movw	r30, r16
 426:	11 92       	st	Z+, r1
 428:	8a 95       	dec	r24
 42a:	e9 f7       	brne	.-6      	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
				sprintf(CommCon, "Relay Turned ON-Temperature: %d\r\n",sample);
 42c:	80 91 07 3f 	lds	r24, 0x3F07	; 0x803f07 <sample+0x1>
 430:	8f 93       	push	r24
 432:	80 91 06 3f 	lds	r24, 0x3F06	; 0x803f06 <sample>
 436:	8f 93       	push	r24
 438:	89 e4       	ldi	r24, 0x49	; 73
 43a:	9b e8       	ldi	r25, 0x8B	; 139
 43c:	9f 93       	push	r25
 43e:	8f 93       	push	r24
 440:	1f 93       	push	r17
 442:	0f 93       	push	r16
 444:	91 d0       	rcall	.+290    	; 0x568 <sprintf>
				UART_SendString(CommCon);
 446:	c8 01       	movw	r24, r16
 448:	07 df       	rcall	.-498    	; 0x258 <UART_SendString>
 44a:	0f 90       	pop	r0
 44c:	0f 90       	pop	r0
 44e:	0f 90       	pop	r0
 450:	0f 90       	pop	r0
 452:	0f 90       	pop	r0
 454:	0f 90       	pop	r0
 456:	2a c0       	rjmp	.+84     	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
			} else if (sample < low_threshold && relay_state) {
 458:	29 81       	ldd	r18, Y+1	; 0x01
 45a:	3a 81       	ldd	r19, Y+2	; 0x02
 45c:	82 17       	cp	r24, r18
 45e:	93 07       	cpc	r25, r19
 460:	28 f5       	brcc	.+74     	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
 462:	80 91 04 3f 	lds	r24, 0x3F04	; 0x803f04 <relay_state>
 466:	88 23       	and	r24, r24
 468:	09 f1       	breq	.+66     	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
				//Deactivate the relay
				GPIO_relay(false);
 46a:	80 e0       	ldi	r24, 0x00	; 0
 46c:	d7 de       	rcall	.-594    	; 0x21c <GPIO_relay>
				relay_state = false;
 46e:	10 92 04 3f 	sts	0x3F04, r1	; 0x803f04 <relay_state>
			
				//Send deactivation message
				memset(CommCon, 0, 40);
 472:	8e 01       	movw	r16, r28
 474:	0b 5f       	subi	r16, 0xFB	; 251
 476:	1f 4f       	sbci	r17, 0xFF	; 255
 478:	88 e2       	ldi	r24, 0x28	; 40
 47a:	f8 01       	movw	r30, r16
 47c:	11 92       	st	Z+, r1
 47e:	8a 95       	dec	r24
 480:	e9 f7       	brne	.-6      	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
				sprintf(CommCon, "Relay Turned OFF-Temperature: %d\r\n",sample);
 482:	80 91 07 3f 	lds	r24, 0x3F07	; 0x803f07 <sample+0x1>
 486:	8f 93       	push	r24
 488:	80 91 06 3f 	lds	r24, 0x3F06	; 0x803f06 <sample>
 48c:	8f 93       	push	r24
 48e:	8b e6       	ldi	r24, 0x6B	; 107
 490:	9b e8       	ldi	r25, 0x8B	; 139
 492:	9f 93       	push	r25
 494:	8f 93       	push	r24
 496:	1f 93       	push	r17
 498:	0f 93       	push	r16
 49a:	66 d0       	rcall	.+204    	; 0x568 <sprintf>
				UART_SendString(CommCon);
 49c:	c8 01       	movw	r24, r16
 49e:	dc de       	rcall	.-584    	; 0x258 <UART_SendString>
 4a0:	0f 90       	pop	r0
 4a2:	0f 90       	pop	r0
 4a4:	0f 90       	pop	r0
 4a6:	0f 90       	pop	r0
 4a8:	0f 90       	pop	r0
 4aa:	0f 90       	pop	r0
			}
			
			if (UART_drdy)
 4ac:	80 91 02 3f 	lds	r24, 0x3F02	; 0x803f02 <UART_drdy>
 4b0:	88 23       	and	r24, r24
 4b2:	31 f0       	breq	.+12     	; 0x4c0 <__LOCK_REGION_LENGTH__+0xc0>
			{
				//Get the new values for low and upper threshold
				data_process(&low_threshold, &upper_threshold);
 4b4:	be 01       	movw	r22, r28
 4b6:	6d 5f       	subi	r22, 0xFD	; 253
 4b8:	7f 4f       	sbci	r23, 0xFF	; 255
 4ba:	ce 01       	movw	r24, r28
 4bc:	01 96       	adiw	r24, 0x01	; 1
 4be:	0a df       	rcall	.-492    	; 0x2d4 <data_process>
			}
			state = false;
 4c0:	10 92 05 3f 	sts	0x3F05, r1	; 0x803f05 <state>
 4c4:	6e cf       	rjmp	.-292    	; 0x3a2 <main+0x50>

000004c6 <atoi>:
 4c6:	fc 01       	movw	r30, r24
 4c8:	88 27       	eor	r24, r24
 4ca:	99 27       	eor	r25, r25
 4cc:	e8 94       	clt
 4ce:	21 91       	ld	r18, Z+
 4d0:	20 32       	cpi	r18, 0x20	; 32
 4d2:	e9 f3       	breq	.-6      	; 0x4ce <atoi+0x8>
 4d4:	29 30       	cpi	r18, 0x09	; 9
 4d6:	10 f0       	brcs	.+4      	; 0x4dc <atoi+0x16>
 4d8:	2e 30       	cpi	r18, 0x0E	; 14
 4da:	c8 f3       	brcs	.-14     	; 0x4ce <atoi+0x8>
 4dc:	2b 32       	cpi	r18, 0x2B	; 43
 4de:	41 f0       	breq	.+16     	; 0x4f0 <atoi+0x2a>
 4e0:	2d 32       	cpi	r18, 0x2D	; 45
 4e2:	39 f4       	brne	.+14     	; 0x4f2 <atoi+0x2c>
 4e4:	68 94       	set
 4e6:	04 c0       	rjmp	.+8      	; 0x4f0 <atoi+0x2a>
 4e8:	0e 94 ac 02 	call	0x558	; 0x558 <__mulhi_const_10>
 4ec:	82 0f       	add	r24, r18
 4ee:	91 1d       	adc	r25, r1
 4f0:	21 91       	ld	r18, Z+
 4f2:	20 53       	subi	r18, 0x30	; 48
 4f4:	2a 30       	cpi	r18, 0x0A	; 10
 4f6:	c0 f3       	brcs	.-16     	; 0x4e8 <atoi+0x22>
 4f8:	1e f4       	brtc	.+6      	; 0x500 <atoi+0x3a>
 4fa:	90 95       	com	r25
 4fc:	81 95       	neg	r24
 4fe:	9f 4f       	sbci	r25, 0xFF	; 255
 500:	08 95       	ret

00000502 <strtok>:
 502:	40 e0       	ldi	r20, 0x00	; 0
 504:	5f e3       	ldi	r21, 0x3F	; 63
 506:	01 d0       	rcall	.+2      	; 0x50a <strtok_r>
 508:	08 95       	ret

0000050a <strtok_r>:
 50a:	fa 01       	movw	r30, r20
 50c:	a1 91       	ld	r26, Z+
 50e:	b0 81       	ld	r27, Z
 510:	00 97       	sbiw	r24, 0x00	; 0
 512:	19 f4       	brne	.+6      	; 0x51a <strtok_r+0x10>
 514:	10 97       	sbiw	r26, 0x00	; 0
 516:	e1 f0       	breq	.+56     	; 0x550 <strtok_r+0x46>
 518:	cd 01       	movw	r24, r26
 51a:	dc 01       	movw	r26, r24
 51c:	cd 01       	movw	r24, r26
 51e:	0d 90       	ld	r0, X+
 520:	00 20       	and	r0, r0
 522:	11 f4       	brne	.+4      	; 0x528 <strtok_r+0x1e>
 524:	c0 01       	movw	r24, r0
 526:	13 c0       	rjmp	.+38     	; 0x54e <strtok_r+0x44>
 528:	fb 01       	movw	r30, r22
 52a:	21 91       	ld	r18, Z+
 52c:	22 23       	and	r18, r18
 52e:	19 f0       	breq	.+6      	; 0x536 <strtok_r+0x2c>
 530:	20 15       	cp	r18, r0
 532:	d9 f7       	brne	.-10     	; 0x52a <strtok_r+0x20>
 534:	f3 cf       	rjmp	.-26     	; 0x51c <strtok_r+0x12>
 536:	fb 01       	movw	r30, r22
 538:	21 91       	ld	r18, Z+
 53a:	20 15       	cp	r18, r0
 53c:	19 f4       	brne	.+6      	; 0x544 <strtok_r+0x3a>
 53e:	1e 92       	st	-X, r1
 540:	11 96       	adiw	r26, 0x01	; 1
 542:	06 c0       	rjmp	.+12     	; 0x550 <strtok_r+0x46>
 544:	22 23       	and	r18, r18
 546:	c1 f7       	brne	.-16     	; 0x538 <strtok_r+0x2e>
 548:	0d 90       	ld	r0, X+
 54a:	00 20       	and	r0, r0
 54c:	a1 f7       	brne	.-24     	; 0x536 <strtok_r+0x2c>
 54e:	d0 01       	movw	r26, r0
 550:	fa 01       	movw	r30, r20
 552:	a1 93       	st	Z+, r26
 554:	b0 83       	st	Z, r27
 556:	08 95       	ret

00000558 <__mulhi_const_10>:
 558:	7a e0       	ldi	r23, 0x0A	; 10
 55a:	97 9f       	mul	r25, r23
 55c:	90 2d       	mov	r25, r0
 55e:	87 9f       	mul	r24, r23
 560:	80 2d       	mov	r24, r0
 562:	91 0d       	add	r25, r1
 564:	11 24       	eor	r1, r1
 566:	08 95       	ret

00000568 <sprintf>:
 568:	ae e0       	ldi	r26, 0x0E	; 14
 56a:	b0 e0       	ldi	r27, 0x00	; 0
 56c:	e9 eb       	ldi	r30, 0xB9	; 185
 56e:	f2 e0       	ldi	r31, 0x02	; 2
 570:	aa c2       	rjmp	.+1364   	; 0xac6 <__prologue_saves__+0x1c>
 572:	0d 89       	ldd	r16, Y+21	; 0x15
 574:	1e 89       	ldd	r17, Y+22	; 0x16
 576:	86 e0       	ldi	r24, 0x06	; 6
 578:	8c 83       	std	Y+4, r24	; 0x04
 57a:	09 83       	std	Y+1, r16	; 0x01
 57c:	1a 83       	std	Y+2, r17	; 0x02
 57e:	8f ef       	ldi	r24, 0xFF	; 255
 580:	9f e7       	ldi	r25, 0x7F	; 127
 582:	8d 83       	std	Y+5, r24	; 0x05
 584:	9e 83       	std	Y+6, r25	; 0x06
 586:	ae 01       	movw	r20, r28
 588:	47 5e       	subi	r20, 0xE7	; 231
 58a:	5f 4f       	sbci	r21, 0xFF	; 255
 58c:	6f 89       	ldd	r22, Y+23	; 0x17
 58e:	78 8d       	ldd	r23, Y+24	; 0x18
 590:	ce 01       	movw	r24, r28
 592:	01 96       	adiw	r24, 0x01	; 1
 594:	08 d0       	rcall	.+16     	; 0x5a6 <vfprintf>
 596:	ef 81       	ldd	r30, Y+7	; 0x07
 598:	f8 85       	ldd	r31, Y+8	; 0x08
 59a:	e0 0f       	add	r30, r16
 59c:	f1 1f       	adc	r31, r17
 59e:	10 82       	st	Z, r1
 5a0:	2e 96       	adiw	r28, 0x0e	; 14
 5a2:	e4 e0       	ldi	r30, 0x04	; 4
 5a4:	a9 c2       	rjmp	.+1362   	; 0xaf8 <__epilogue_restores__+0x1c>

000005a6 <vfprintf>:
 5a6:	ab e0       	ldi	r26, 0x0B	; 11
 5a8:	b0 e0       	ldi	r27, 0x00	; 0
 5aa:	e8 ed       	ldi	r30, 0xD8	; 216
 5ac:	f2 e0       	ldi	r31, 0x02	; 2
 5ae:	7d c2       	rjmp	.+1274   	; 0xaaa <__prologue_saves__>
 5b0:	6c 01       	movw	r12, r24
 5b2:	7b 01       	movw	r14, r22
 5b4:	8a 01       	movw	r16, r20
 5b6:	fc 01       	movw	r30, r24
 5b8:	16 82       	std	Z+6, r1	; 0x06
 5ba:	17 82       	std	Z+7, r1	; 0x07
 5bc:	83 81       	ldd	r24, Z+3	; 0x03
 5be:	81 ff       	sbrs	r24, 1
 5c0:	bf c1       	rjmp	.+894    	; 0x940 <vfprintf+0x39a>
 5c2:	ce 01       	movw	r24, r28
 5c4:	01 96       	adiw	r24, 0x01	; 1
 5c6:	3c 01       	movw	r6, r24
 5c8:	f6 01       	movw	r30, r12
 5ca:	93 81       	ldd	r25, Z+3	; 0x03
 5cc:	f7 01       	movw	r30, r14
 5ce:	93 fd       	sbrc	r25, 3
 5d0:	85 91       	lpm	r24, Z+
 5d2:	93 ff       	sbrs	r25, 3
 5d4:	81 91       	ld	r24, Z+
 5d6:	7f 01       	movw	r14, r30
 5d8:	88 23       	and	r24, r24
 5da:	09 f4       	brne	.+2      	; 0x5de <vfprintf+0x38>
 5dc:	ad c1       	rjmp	.+858    	; 0x938 <vfprintf+0x392>
 5de:	85 32       	cpi	r24, 0x25	; 37
 5e0:	39 f4       	brne	.+14     	; 0x5f0 <vfprintf+0x4a>
 5e2:	93 fd       	sbrc	r25, 3
 5e4:	85 91       	lpm	r24, Z+
 5e6:	93 ff       	sbrs	r25, 3
 5e8:	81 91       	ld	r24, Z+
 5ea:	7f 01       	movw	r14, r30
 5ec:	85 32       	cpi	r24, 0x25	; 37
 5ee:	21 f4       	brne	.+8      	; 0x5f8 <vfprintf+0x52>
 5f0:	b6 01       	movw	r22, r12
 5f2:	90 e0       	ldi	r25, 0x00	; 0
 5f4:	c0 d1       	rcall	.+896    	; 0x976 <fputc>
 5f6:	e8 cf       	rjmp	.-48     	; 0x5c8 <vfprintf+0x22>
 5f8:	91 2c       	mov	r9, r1
 5fa:	21 2c       	mov	r2, r1
 5fc:	31 2c       	mov	r3, r1
 5fe:	ff e1       	ldi	r31, 0x1F	; 31
 600:	f3 15       	cp	r31, r3
 602:	d8 f0       	brcs	.+54     	; 0x63a <vfprintf+0x94>
 604:	8b 32       	cpi	r24, 0x2B	; 43
 606:	79 f0       	breq	.+30     	; 0x626 <vfprintf+0x80>
 608:	38 f4       	brcc	.+14     	; 0x618 <vfprintf+0x72>
 60a:	80 32       	cpi	r24, 0x20	; 32
 60c:	79 f0       	breq	.+30     	; 0x62c <vfprintf+0x86>
 60e:	83 32       	cpi	r24, 0x23	; 35
 610:	a1 f4       	brne	.+40     	; 0x63a <vfprintf+0x94>
 612:	23 2d       	mov	r18, r3
 614:	20 61       	ori	r18, 0x10	; 16
 616:	1d c0       	rjmp	.+58     	; 0x652 <vfprintf+0xac>
 618:	8d 32       	cpi	r24, 0x2D	; 45
 61a:	61 f0       	breq	.+24     	; 0x634 <vfprintf+0x8e>
 61c:	80 33       	cpi	r24, 0x30	; 48
 61e:	69 f4       	brne	.+26     	; 0x63a <vfprintf+0x94>
 620:	23 2d       	mov	r18, r3
 622:	21 60       	ori	r18, 0x01	; 1
 624:	16 c0       	rjmp	.+44     	; 0x652 <vfprintf+0xac>
 626:	83 2d       	mov	r24, r3
 628:	82 60       	ori	r24, 0x02	; 2
 62a:	38 2e       	mov	r3, r24
 62c:	e3 2d       	mov	r30, r3
 62e:	e4 60       	ori	r30, 0x04	; 4
 630:	3e 2e       	mov	r3, r30
 632:	2a c0       	rjmp	.+84     	; 0x688 <vfprintf+0xe2>
 634:	f3 2d       	mov	r31, r3
 636:	f8 60       	ori	r31, 0x08	; 8
 638:	1d c0       	rjmp	.+58     	; 0x674 <vfprintf+0xce>
 63a:	37 fc       	sbrc	r3, 7
 63c:	2d c0       	rjmp	.+90     	; 0x698 <vfprintf+0xf2>
 63e:	20 ed       	ldi	r18, 0xD0	; 208
 640:	28 0f       	add	r18, r24
 642:	2a 30       	cpi	r18, 0x0A	; 10
 644:	40 f0       	brcs	.+16     	; 0x656 <vfprintf+0xb0>
 646:	8e 32       	cpi	r24, 0x2E	; 46
 648:	b9 f4       	brne	.+46     	; 0x678 <vfprintf+0xd2>
 64a:	36 fc       	sbrc	r3, 6
 64c:	75 c1       	rjmp	.+746    	; 0x938 <vfprintf+0x392>
 64e:	23 2d       	mov	r18, r3
 650:	20 64       	ori	r18, 0x40	; 64
 652:	32 2e       	mov	r3, r18
 654:	19 c0       	rjmp	.+50     	; 0x688 <vfprintf+0xe2>
 656:	36 fe       	sbrs	r3, 6
 658:	06 c0       	rjmp	.+12     	; 0x666 <vfprintf+0xc0>
 65a:	8a e0       	ldi	r24, 0x0A	; 10
 65c:	98 9e       	mul	r9, r24
 65e:	20 0d       	add	r18, r0
 660:	11 24       	eor	r1, r1
 662:	92 2e       	mov	r9, r18
 664:	11 c0       	rjmp	.+34     	; 0x688 <vfprintf+0xe2>
 666:	ea e0       	ldi	r30, 0x0A	; 10
 668:	2e 9e       	mul	r2, r30
 66a:	20 0d       	add	r18, r0
 66c:	11 24       	eor	r1, r1
 66e:	22 2e       	mov	r2, r18
 670:	f3 2d       	mov	r31, r3
 672:	f0 62       	ori	r31, 0x20	; 32
 674:	3f 2e       	mov	r3, r31
 676:	08 c0       	rjmp	.+16     	; 0x688 <vfprintf+0xe2>
 678:	8c 36       	cpi	r24, 0x6C	; 108
 67a:	21 f4       	brne	.+8      	; 0x684 <vfprintf+0xde>
 67c:	83 2d       	mov	r24, r3
 67e:	80 68       	ori	r24, 0x80	; 128
 680:	38 2e       	mov	r3, r24
 682:	02 c0       	rjmp	.+4      	; 0x688 <vfprintf+0xe2>
 684:	88 36       	cpi	r24, 0x68	; 104
 686:	41 f4       	brne	.+16     	; 0x698 <vfprintf+0xf2>
 688:	f7 01       	movw	r30, r14
 68a:	93 fd       	sbrc	r25, 3
 68c:	85 91       	lpm	r24, Z+
 68e:	93 ff       	sbrs	r25, 3
 690:	81 91       	ld	r24, Z+
 692:	7f 01       	movw	r14, r30
 694:	81 11       	cpse	r24, r1
 696:	b3 cf       	rjmp	.-154    	; 0x5fe <vfprintf+0x58>
 698:	98 2f       	mov	r25, r24
 69a:	9f 7d       	andi	r25, 0xDF	; 223
 69c:	95 54       	subi	r25, 0x45	; 69
 69e:	93 30       	cpi	r25, 0x03	; 3
 6a0:	28 f4       	brcc	.+10     	; 0x6ac <vfprintf+0x106>
 6a2:	0c 5f       	subi	r16, 0xFC	; 252
 6a4:	1f 4f       	sbci	r17, 0xFF	; 255
 6a6:	9f e3       	ldi	r25, 0x3F	; 63
 6a8:	99 83       	std	Y+1, r25	; 0x01
 6aa:	0d c0       	rjmp	.+26     	; 0x6c6 <vfprintf+0x120>
 6ac:	83 36       	cpi	r24, 0x63	; 99
 6ae:	31 f0       	breq	.+12     	; 0x6bc <vfprintf+0x116>
 6b0:	83 37       	cpi	r24, 0x73	; 115
 6b2:	71 f0       	breq	.+28     	; 0x6d0 <vfprintf+0x12a>
 6b4:	83 35       	cpi	r24, 0x53	; 83
 6b6:	09 f0       	breq	.+2      	; 0x6ba <vfprintf+0x114>
 6b8:	55 c0       	rjmp	.+170    	; 0x764 <vfprintf+0x1be>
 6ba:	20 c0       	rjmp	.+64     	; 0x6fc <vfprintf+0x156>
 6bc:	f8 01       	movw	r30, r16
 6be:	80 81       	ld	r24, Z
 6c0:	89 83       	std	Y+1, r24	; 0x01
 6c2:	0e 5f       	subi	r16, 0xFE	; 254
 6c4:	1f 4f       	sbci	r17, 0xFF	; 255
 6c6:	88 24       	eor	r8, r8
 6c8:	83 94       	inc	r8
 6ca:	91 2c       	mov	r9, r1
 6cc:	53 01       	movw	r10, r6
 6ce:	12 c0       	rjmp	.+36     	; 0x6f4 <vfprintf+0x14e>
 6d0:	28 01       	movw	r4, r16
 6d2:	f2 e0       	ldi	r31, 0x02	; 2
 6d4:	4f 0e       	add	r4, r31
 6d6:	51 1c       	adc	r5, r1
 6d8:	f8 01       	movw	r30, r16
 6da:	a0 80       	ld	r10, Z
 6dc:	b1 80       	ldd	r11, Z+1	; 0x01
 6de:	36 fe       	sbrs	r3, 6
 6e0:	03 c0       	rjmp	.+6      	; 0x6e8 <vfprintf+0x142>
 6e2:	69 2d       	mov	r22, r9
 6e4:	70 e0       	ldi	r23, 0x00	; 0
 6e6:	02 c0       	rjmp	.+4      	; 0x6ec <vfprintf+0x146>
 6e8:	6f ef       	ldi	r22, 0xFF	; 255
 6ea:	7f ef       	ldi	r23, 0xFF	; 255
 6ec:	c5 01       	movw	r24, r10
 6ee:	38 d1       	rcall	.+624    	; 0x960 <strnlen>
 6f0:	4c 01       	movw	r8, r24
 6f2:	82 01       	movw	r16, r4
 6f4:	f3 2d       	mov	r31, r3
 6f6:	ff 77       	andi	r31, 0x7F	; 127
 6f8:	3f 2e       	mov	r3, r31
 6fa:	15 c0       	rjmp	.+42     	; 0x726 <vfprintf+0x180>
 6fc:	28 01       	movw	r4, r16
 6fe:	22 e0       	ldi	r18, 0x02	; 2
 700:	42 0e       	add	r4, r18
 702:	51 1c       	adc	r5, r1
 704:	f8 01       	movw	r30, r16
 706:	a0 80       	ld	r10, Z
 708:	b1 80       	ldd	r11, Z+1	; 0x01
 70a:	36 fe       	sbrs	r3, 6
 70c:	03 c0       	rjmp	.+6      	; 0x714 <vfprintf+0x16e>
 70e:	69 2d       	mov	r22, r9
 710:	70 e0       	ldi	r23, 0x00	; 0
 712:	02 c0       	rjmp	.+4      	; 0x718 <vfprintf+0x172>
 714:	6f ef       	ldi	r22, 0xFF	; 255
 716:	7f ef       	ldi	r23, 0xFF	; 255
 718:	c5 01       	movw	r24, r10
 71a:	17 d1       	rcall	.+558    	; 0x94a <strnlen_P>
 71c:	4c 01       	movw	r8, r24
 71e:	f3 2d       	mov	r31, r3
 720:	f0 68       	ori	r31, 0x80	; 128
 722:	3f 2e       	mov	r3, r31
 724:	82 01       	movw	r16, r4
 726:	33 fc       	sbrc	r3, 3
 728:	19 c0       	rjmp	.+50     	; 0x75c <vfprintf+0x1b6>
 72a:	82 2d       	mov	r24, r2
 72c:	90 e0       	ldi	r25, 0x00	; 0
 72e:	88 16       	cp	r8, r24
 730:	99 06       	cpc	r9, r25
 732:	a0 f4       	brcc	.+40     	; 0x75c <vfprintf+0x1b6>
 734:	b6 01       	movw	r22, r12
 736:	80 e2       	ldi	r24, 0x20	; 32
 738:	90 e0       	ldi	r25, 0x00	; 0
 73a:	1d d1       	rcall	.+570    	; 0x976 <fputc>
 73c:	2a 94       	dec	r2
 73e:	f5 cf       	rjmp	.-22     	; 0x72a <vfprintf+0x184>
 740:	f5 01       	movw	r30, r10
 742:	37 fc       	sbrc	r3, 7
 744:	85 91       	lpm	r24, Z+
 746:	37 fe       	sbrs	r3, 7
 748:	81 91       	ld	r24, Z+
 74a:	5f 01       	movw	r10, r30
 74c:	b6 01       	movw	r22, r12
 74e:	90 e0       	ldi	r25, 0x00	; 0
 750:	12 d1       	rcall	.+548    	; 0x976 <fputc>
 752:	21 10       	cpse	r2, r1
 754:	2a 94       	dec	r2
 756:	21 e0       	ldi	r18, 0x01	; 1
 758:	82 1a       	sub	r8, r18
 75a:	91 08       	sbc	r9, r1
 75c:	81 14       	cp	r8, r1
 75e:	91 04       	cpc	r9, r1
 760:	79 f7       	brne	.-34     	; 0x740 <vfprintf+0x19a>
 762:	e1 c0       	rjmp	.+450    	; 0x926 <vfprintf+0x380>
 764:	84 36       	cpi	r24, 0x64	; 100
 766:	11 f0       	breq	.+4      	; 0x76c <vfprintf+0x1c6>
 768:	89 36       	cpi	r24, 0x69	; 105
 76a:	39 f5       	brne	.+78     	; 0x7ba <vfprintf+0x214>
 76c:	f8 01       	movw	r30, r16
 76e:	37 fe       	sbrs	r3, 7
 770:	07 c0       	rjmp	.+14     	; 0x780 <vfprintf+0x1da>
 772:	60 81       	ld	r22, Z
 774:	71 81       	ldd	r23, Z+1	; 0x01
 776:	82 81       	ldd	r24, Z+2	; 0x02
 778:	93 81       	ldd	r25, Z+3	; 0x03
 77a:	0c 5f       	subi	r16, 0xFC	; 252
 77c:	1f 4f       	sbci	r17, 0xFF	; 255
 77e:	08 c0       	rjmp	.+16     	; 0x790 <vfprintf+0x1ea>
 780:	60 81       	ld	r22, Z
 782:	71 81       	ldd	r23, Z+1	; 0x01
 784:	07 2e       	mov	r0, r23
 786:	00 0c       	add	r0, r0
 788:	88 0b       	sbc	r24, r24
 78a:	99 0b       	sbc	r25, r25
 78c:	0e 5f       	subi	r16, 0xFE	; 254
 78e:	1f 4f       	sbci	r17, 0xFF	; 255
 790:	f3 2d       	mov	r31, r3
 792:	ff 76       	andi	r31, 0x6F	; 111
 794:	3f 2e       	mov	r3, r31
 796:	97 ff       	sbrs	r25, 7
 798:	09 c0       	rjmp	.+18     	; 0x7ac <vfprintf+0x206>
 79a:	90 95       	com	r25
 79c:	80 95       	com	r24
 79e:	70 95       	com	r23
 7a0:	61 95       	neg	r22
 7a2:	7f 4f       	sbci	r23, 0xFF	; 255
 7a4:	8f 4f       	sbci	r24, 0xFF	; 255
 7a6:	9f 4f       	sbci	r25, 0xFF	; 255
 7a8:	f0 68       	ori	r31, 0x80	; 128
 7aa:	3f 2e       	mov	r3, r31
 7ac:	2a e0       	ldi	r18, 0x0A	; 10
 7ae:	30 e0       	ldi	r19, 0x00	; 0
 7b0:	a3 01       	movw	r20, r6
 7b2:	1d d1       	rcall	.+570    	; 0x9ee <__ultoa_invert>
 7b4:	88 2e       	mov	r8, r24
 7b6:	86 18       	sub	r8, r6
 7b8:	44 c0       	rjmp	.+136    	; 0x842 <vfprintf+0x29c>
 7ba:	85 37       	cpi	r24, 0x75	; 117
 7bc:	31 f4       	brne	.+12     	; 0x7ca <vfprintf+0x224>
 7be:	23 2d       	mov	r18, r3
 7c0:	2f 7e       	andi	r18, 0xEF	; 239
 7c2:	b2 2e       	mov	r11, r18
 7c4:	2a e0       	ldi	r18, 0x0A	; 10
 7c6:	30 e0       	ldi	r19, 0x00	; 0
 7c8:	25 c0       	rjmp	.+74     	; 0x814 <vfprintf+0x26e>
 7ca:	93 2d       	mov	r25, r3
 7cc:	99 7f       	andi	r25, 0xF9	; 249
 7ce:	b9 2e       	mov	r11, r25
 7d0:	8f 36       	cpi	r24, 0x6F	; 111
 7d2:	c1 f0       	breq	.+48     	; 0x804 <vfprintf+0x25e>
 7d4:	18 f4       	brcc	.+6      	; 0x7dc <vfprintf+0x236>
 7d6:	88 35       	cpi	r24, 0x58	; 88
 7d8:	79 f0       	breq	.+30     	; 0x7f8 <vfprintf+0x252>
 7da:	ae c0       	rjmp	.+348    	; 0x938 <vfprintf+0x392>
 7dc:	80 37       	cpi	r24, 0x70	; 112
 7de:	19 f0       	breq	.+6      	; 0x7e6 <vfprintf+0x240>
 7e0:	88 37       	cpi	r24, 0x78	; 120
 7e2:	21 f0       	breq	.+8      	; 0x7ec <vfprintf+0x246>
 7e4:	a9 c0       	rjmp	.+338    	; 0x938 <vfprintf+0x392>
 7e6:	e9 2f       	mov	r30, r25
 7e8:	e0 61       	ori	r30, 0x10	; 16
 7ea:	be 2e       	mov	r11, r30
 7ec:	b4 fe       	sbrs	r11, 4
 7ee:	0d c0       	rjmp	.+26     	; 0x80a <vfprintf+0x264>
 7f0:	fb 2d       	mov	r31, r11
 7f2:	f4 60       	ori	r31, 0x04	; 4
 7f4:	bf 2e       	mov	r11, r31
 7f6:	09 c0       	rjmp	.+18     	; 0x80a <vfprintf+0x264>
 7f8:	34 fe       	sbrs	r3, 4
 7fa:	0a c0       	rjmp	.+20     	; 0x810 <vfprintf+0x26a>
 7fc:	29 2f       	mov	r18, r25
 7fe:	26 60       	ori	r18, 0x06	; 6
 800:	b2 2e       	mov	r11, r18
 802:	06 c0       	rjmp	.+12     	; 0x810 <vfprintf+0x26a>
 804:	28 e0       	ldi	r18, 0x08	; 8
 806:	30 e0       	ldi	r19, 0x00	; 0
 808:	05 c0       	rjmp	.+10     	; 0x814 <vfprintf+0x26e>
 80a:	20 e1       	ldi	r18, 0x10	; 16
 80c:	30 e0       	ldi	r19, 0x00	; 0
 80e:	02 c0       	rjmp	.+4      	; 0x814 <vfprintf+0x26e>
 810:	20 e1       	ldi	r18, 0x10	; 16
 812:	32 e0       	ldi	r19, 0x02	; 2
 814:	f8 01       	movw	r30, r16
 816:	b7 fe       	sbrs	r11, 7
 818:	07 c0       	rjmp	.+14     	; 0x828 <vfprintf+0x282>
 81a:	60 81       	ld	r22, Z
 81c:	71 81       	ldd	r23, Z+1	; 0x01
 81e:	82 81       	ldd	r24, Z+2	; 0x02
 820:	93 81       	ldd	r25, Z+3	; 0x03
 822:	0c 5f       	subi	r16, 0xFC	; 252
 824:	1f 4f       	sbci	r17, 0xFF	; 255
 826:	06 c0       	rjmp	.+12     	; 0x834 <vfprintf+0x28e>
 828:	60 81       	ld	r22, Z
 82a:	71 81       	ldd	r23, Z+1	; 0x01
 82c:	80 e0       	ldi	r24, 0x00	; 0
 82e:	90 e0       	ldi	r25, 0x00	; 0
 830:	0e 5f       	subi	r16, 0xFE	; 254
 832:	1f 4f       	sbci	r17, 0xFF	; 255
 834:	a3 01       	movw	r20, r6
 836:	db d0       	rcall	.+438    	; 0x9ee <__ultoa_invert>
 838:	88 2e       	mov	r8, r24
 83a:	86 18       	sub	r8, r6
 83c:	fb 2d       	mov	r31, r11
 83e:	ff 77       	andi	r31, 0x7F	; 127
 840:	3f 2e       	mov	r3, r31
 842:	36 fe       	sbrs	r3, 6
 844:	0d c0       	rjmp	.+26     	; 0x860 <vfprintf+0x2ba>
 846:	23 2d       	mov	r18, r3
 848:	2e 7f       	andi	r18, 0xFE	; 254
 84a:	a2 2e       	mov	r10, r18
 84c:	89 14       	cp	r8, r9
 84e:	58 f4       	brcc	.+22     	; 0x866 <vfprintf+0x2c0>
 850:	34 fe       	sbrs	r3, 4
 852:	0b c0       	rjmp	.+22     	; 0x86a <vfprintf+0x2c4>
 854:	32 fc       	sbrc	r3, 2
 856:	09 c0       	rjmp	.+18     	; 0x86a <vfprintf+0x2c4>
 858:	83 2d       	mov	r24, r3
 85a:	8e 7e       	andi	r24, 0xEE	; 238
 85c:	a8 2e       	mov	r10, r24
 85e:	05 c0       	rjmp	.+10     	; 0x86a <vfprintf+0x2c4>
 860:	b8 2c       	mov	r11, r8
 862:	a3 2c       	mov	r10, r3
 864:	03 c0       	rjmp	.+6      	; 0x86c <vfprintf+0x2c6>
 866:	b8 2c       	mov	r11, r8
 868:	01 c0       	rjmp	.+2      	; 0x86c <vfprintf+0x2c6>
 86a:	b9 2c       	mov	r11, r9
 86c:	a4 fe       	sbrs	r10, 4
 86e:	0f c0       	rjmp	.+30     	; 0x88e <vfprintf+0x2e8>
 870:	fe 01       	movw	r30, r28
 872:	e8 0d       	add	r30, r8
 874:	f1 1d       	adc	r31, r1
 876:	80 81       	ld	r24, Z
 878:	80 33       	cpi	r24, 0x30	; 48
 87a:	21 f4       	brne	.+8      	; 0x884 <vfprintf+0x2de>
 87c:	9a 2d       	mov	r25, r10
 87e:	99 7e       	andi	r25, 0xE9	; 233
 880:	a9 2e       	mov	r10, r25
 882:	09 c0       	rjmp	.+18     	; 0x896 <vfprintf+0x2f0>
 884:	a2 fe       	sbrs	r10, 2
 886:	06 c0       	rjmp	.+12     	; 0x894 <vfprintf+0x2ee>
 888:	b3 94       	inc	r11
 88a:	b3 94       	inc	r11
 88c:	04 c0       	rjmp	.+8      	; 0x896 <vfprintf+0x2f0>
 88e:	8a 2d       	mov	r24, r10
 890:	86 78       	andi	r24, 0x86	; 134
 892:	09 f0       	breq	.+2      	; 0x896 <vfprintf+0x2f0>
 894:	b3 94       	inc	r11
 896:	a3 fc       	sbrc	r10, 3
 898:	10 c0       	rjmp	.+32     	; 0x8ba <vfprintf+0x314>
 89a:	a0 fe       	sbrs	r10, 0
 89c:	06 c0       	rjmp	.+12     	; 0x8aa <vfprintf+0x304>
 89e:	b2 14       	cp	r11, r2
 8a0:	80 f4       	brcc	.+32     	; 0x8c2 <vfprintf+0x31c>
 8a2:	28 0c       	add	r2, r8
 8a4:	92 2c       	mov	r9, r2
 8a6:	9b 18       	sub	r9, r11
 8a8:	0d c0       	rjmp	.+26     	; 0x8c4 <vfprintf+0x31e>
 8aa:	b2 14       	cp	r11, r2
 8ac:	58 f4       	brcc	.+22     	; 0x8c4 <vfprintf+0x31e>
 8ae:	b6 01       	movw	r22, r12
 8b0:	80 e2       	ldi	r24, 0x20	; 32
 8b2:	90 e0       	ldi	r25, 0x00	; 0
 8b4:	60 d0       	rcall	.+192    	; 0x976 <fputc>
 8b6:	b3 94       	inc	r11
 8b8:	f8 cf       	rjmp	.-16     	; 0x8aa <vfprintf+0x304>
 8ba:	b2 14       	cp	r11, r2
 8bc:	18 f4       	brcc	.+6      	; 0x8c4 <vfprintf+0x31e>
 8be:	2b 18       	sub	r2, r11
 8c0:	02 c0       	rjmp	.+4      	; 0x8c6 <vfprintf+0x320>
 8c2:	98 2c       	mov	r9, r8
 8c4:	21 2c       	mov	r2, r1
 8c6:	a4 fe       	sbrs	r10, 4
 8c8:	0f c0       	rjmp	.+30     	; 0x8e8 <vfprintf+0x342>
 8ca:	b6 01       	movw	r22, r12
 8cc:	80 e3       	ldi	r24, 0x30	; 48
 8ce:	90 e0       	ldi	r25, 0x00	; 0
 8d0:	52 d0       	rcall	.+164    	; 0x976 <fputc>
 8d2:	a2 fe       	sbrs	r10, 2
 8d4:	16 c0       	rjmp	.+44     	; 0x902 <vfprintf+0x35c>
 8d6:	a1 fc       	sbrc	r10, 1
 8d8:	03 c0       	rjmp	.+6      	; 0x8e0 <vfprintf+0x33a>
 8da:	88 e7       	ldi	r24, 0x78	; 120
 8dc:	90 e0       	ldi	r25, 0x00	; 0
 8de:	02 c0       	rjmp	.+4      	; 0x8e4 <vfprintf+0x33e>
 8e0:	88 e5       	ldi	r24, 0x58	; 88
 8e2:	90 e0       	ldi	r25, 0x00	; 0
 8e4:	b6 01       	movw	r22, r12
 8e6:	0c c0       	rjmp	.+24     	; 0x900 <vfprintf+0x35a>
 8e8:	8a 2d       	mov	r24, r10
 8ea:	86 78       	andi	r24, 0x86	; 134
 8ec:	51 f0       	breq	.+20     	; 0x902 <vfprintf+0x35c>
 8ee:	a1 fe       	sbrs	r10, 1
 8f0:	02 c0       	rjmp	.+4      	; 0x8f6 <vfprintf+0x350>
 8f2:	8b e2       	ldi	r24, 0x2B	; 43
 8f4:	01 c0       	rjmp	.+2      	; 0x8f8 <vfprintf+0x352>
 8f6:	80 e2       	ldi	r24, 0x20	; 32
 8f8:	a7 fc       	sbrc	r10, 7
 8fa:	8d e2       	ldi	r24, 0x2D	; 45
 8fc:	b6 01       	movw	r22, r12
 8fe:	90 e0       	ldi	r25, 0x00	; 0
 900:	3a d0       	rcall	.+116    	; 0x976 <fputc>
 902:	89 14       	cp	r8, r9
 904:	30 f4       	brcc	.+12     	; 0x912 <vfprintf+0x36c>
 906:	b6 01       	movw	r22, r12
 908:	80 e3       	ldi	r24, 0x30	; 48
 90a:	90 e0       	ldi	r25, 0x00	; 0
 90c:	34 d0       	rcall	.+104    	; 0x976 <fputc>
 90e:	9a 94       	dec	r9
 910:	f8 cf       	rjmp	.-16     	; 0x902 <vfprintf+0x35c>
 912:	8a 94       	dec	r8
 914:	f3 01       	movw	r30, r6
 916:	e8 0d       	add	r30, r8
 918:	f1 1d       	adc	r31, r1
 91a:	80 81       	ld	r24, Z
 91c:	b6 01       	movw	r22, r12
 91e:	90 e0       	ldi	r25, 0x00	; 0
 920:	2a d0       	rcall	.+84     	; 0x976 <fputc>
 922:	81 10       	cpse	r8, r1
 924:	f6 cf       	rjmp	.-20     	; 0x912 <vfprintf+0x36c>
 926:	22 20       	and	r2, r2
 928:	09 f4       	brne	.+2      	; 0x92c <vfprintf+0x386>
 92a:	4e ce       	rjmp	.-868    	; 0x5c8 <vfprintf+0x22>
 92c:	b6 01       	movw	r22, r12
 92e:	80 e2       	ldi	r24, 0x20	; 32
 930:	90 e0       	ldi	r25, 0x00	; 0
 932:	21 d0       	rcall	.+66     	; 0x976 <fputc>
 934:	2a 94       	dec	r2
 936:	f7 cf       	rjmp	.-18     	; 0x926 <vfprintf+0x380>
 938:	f6 01       	movw	r30, r12
 93a:	86 81       	ldd	r24, Z+6	; 0x06
 93c:	97 81       	ldd	r25, Z+7	; 0x07
 93e:	02 c0       	rjmp	.+4      	; 0x944 <vfprintf+0x39e>
 940:	8f ef       	ldi	r24, 0xFF	; 255
 942:	9f ef       	ldi	r25, 0xFF	; 255
 944:	2b 96       	adiw	r28, 0x0b	; 11
 946:	e2 e1       	ldi	r30, 0x12	; 18
 948:	c9 c0       	rjmp	.+402    	; 0xadc <__epilogue_restores__>

0000094a <strnlen_P>:
 94a:	fc 01       	movw	r30, r24
 94c:	05 90       	lpm	r0, Z+
 94e:	61 50       	subi	r22, 0x01	; 1
 950:	70 40       	sbci	r23, 0x00	; 0
 952:	01 10       	cpse	r0, r1
 954:	d8 f7       	brcc	.-10     	; 0x94c <strnlen_P+0x2>
 956:	80 95       	com	r24
 958:	90 95       	com	r25
 95a:	8e 0f       	add	r24, r30
 95c:	9f 1f       	adc	r25, r31
 95e:	08 95       	ret

00000960 <strnlen>:
 960:	fc 01       	movw	r30, r24
 962:	61 50       	subi	r22, 0x01	; 1
 964:	70 40       	sbci	r23, 0x00	; 0
 966:	01 90       	ld	r0, Z+
 968:	01 10       	cpse	r0, r1
 96a:	d8 f7       	brcc	.-10     	; 0x962 <strnlen+0x2>
 96c:	80 95       	com	r24
 96e:	90 95       	com	r25
 970:	8e 0f       	add	r24, r30
 972:	9f 1f       	adc	r25, r31
 974:	08 95       	ret

00000976 <fputc>:
 976:	0f 93       	push	r16
 978:	1f 93       	push	r17
 97a:	cf 93       	push	r28
 97c:	df 93       	push	r29
 97e:	fb 01       	movw	r30, r22
 980:	23 81       	ldd	r18, Z+3	; 0x03
 982:	21 fd       	sbrc	r18, 1
 984:	03 c0       	rjmp	.+6      	; 0x98c <fputc+0x16>
 986:	8f ef       	ldi	r24, 0xFF	; 255
 988:	9f ef       	ldi	r25, 0xFF	; 255
 98a:	2c c0       	rjmp	.+88     	; 0x9e4 <fputc+0x6e>
 98c:	22 ff       	sbrs	r18, 2
 98e:	16 c0       	rjmp	.+44     	; 0x9bc <fputc+0x46>
 990:	46 81       	ldd	r20, Z+6	; 0x06
 992:	57 81       	ldd	r21, Z+7	; 0x07
 994:	24 81       	ldd	r18, Z+4	; 0x04
 996:	35 81       	ldd	r19, Z+5	; 0x05
 998:	42 17       	cp	r20, r18
 99a:	53 07       	cpc	r21, r19
 99c:	44 f4       	brge	.+16     	; 0x9ae <fputc+0x38>
 99e:	a0 81       	ld	r26, Z
 9a0:	b1 81       	ldd	r27, Z+1	; 0x01
 9a2:	9d 01       	movw	r18, r26
 9a4:	2f 5f       	subi	r18, 0xFF	; 255
 9a6:	3f 4f       	sbci	r19, 0xFF	; 255
 9a8:	20 83       	st	Z, r18
 9aa:	31 83       	std	Z+1, r19	; 0x01
 9ac:	8c 93       	st	X, r24
 9ae:	26 81       	ldd	r18, Z+6	; 0x06
 9b0:	37 81       	ldd	r19, Z+7	; 0x07
 9b2:	2f 5f       	subi	r18, 0xFF	; 255
 9b4:	3f 4f       	sbci	r19, 0xFF	; 255
 9b6:	26 83       	std	Z+6, r18	; 0x06
 9b8:	37 83       	std	Z+7, r19	; 0x07
 9ba:	14 c0       	rjmp	.+40     	; 0x9e4 <fputc+0x6e>
 9bc:	8b 01       	movw	r16, r22
 9be:	ec 01       	movw	r28, r24
 9c0:	fb 01       	movw	r30, r22
 9c2:	00 84       	ldd	r0, Z+8	; 0x08
 9c4:	f1 85       	ldd	r31, Z+9	; 0x09
 9c6:	e0 2d       	mov	r30, r0
 9c8:	09 95       	icall
 9ca:	89 2b       	or	r24, r25
 9cc:	e1 f6       	brne	.-72     	; 0x986 <fputc+0x10>
 9ce:	d8 01       	movw	r26, r16
 9d0:	16 96       	adiw	r26, 0x06	; 6
 9d2:	8d 91       	ld	r24, X+
 9d4:	9c 91       	ld	r25, X
 9d6:	17 97       	sbiw	r26, 0x07	; 7
 9d8:	01 96       	adiw	r24, 0x01	; 1
 9da:	16 96       	adiw	r26, 0x06	; 6
 9dc:	8d 93       	st	X+, r24
 9de:	9c 93       	st	X, r25
 9e0:	17 97       	sbiw	r26, 0x07	; 7
 9e2:	ce 01       	movw	r24, r28
 9e4:	df 91       	pop	r29
 9e6:	cf 91       	pop	r28
 9e8:	1f 91       	pop	r17
 9ea:	0f 91       	pop	r16
 9ec:	08 95       	ret

000009ee <__ultoa_invert>:
 9ee:	fa 01       	movw	r30, r20
 9f0:	aa 27       	eor	r26, r26
 9f2:	28 30       	cpi	r18, 0x08	; 8
 9f4:	51 f1       	breq	.+84     	; 0xa4a <__ultoa_invert+0x5c>
 9f6:	20 31       	cpi	r18, 0x10	; 16
 9f8:	81 f1       	breq	.+96     	; 0xa5a <__ultoa_invert+0x6c>
 9fa:	e8 94       	clt
 9fc:	6f 93       	push	r22
 9fe:	6e 7f       	andi	r22, 0xFE	; 254
 a00:	6e 5f       	subi	r22, 0xFE	; 254
 a02:	7f 4f       	sbci	r23, 0xFF	; 255
 a04:	8f 4f       	sbci	r24, 0xFF	; 255
 a06:	9f 4f       	sbci	r25, 0xFF	; 255
 a08:	af 4f       	sbci	r26, 0xFF	; 255
 a0a:	b1 e0       	ldi	r27, 0x01	; 1
 a0c:	3e d0       	rcall	.+124    	; 0xa8a <__ultoa_invert+0x9c>
 a0e:	b4 e0       	ldi	r27, 0x04	; 4
 a10:	3c d0       	rcall	.+120    	; 0xa8a <__ultoa_invert+0x9c>
 a12:	67 0f       	add	r22, r23
 a14:	78 1f       	adc	r23, r24
 a16:	89 1f       	adc	r24, r25
 a18:	9a 1f       	adc	r25, r26
 a1a:	a1 1d       	adc	r26, r1
 a1c:	68 0f       	add	r22, r24
 a1e:	79 1f       	adc	r23, r25
 a20:	8a 1f       	adc	r24, r26
 a22:	91 1d       	adc	r25, r1
 a24:	a1 1d       	adc	r26, r1
 a26:	6a 0f       	add	r22, r26
 a28:	71 1d       	adc	r23, r1
 a2a:	81 1d       	adc	r24, r1
 a2c:	91 1d       	adc	r25, r1
 a2e:	a1 1d       	adc	r26, r1
 a30:	20 d0       	rcall	.+64     	; 0xa72 <__ultoa_invert+0x84>
 a32:	09 f4       	brne	.+2      	; 0xa36 <__ultoa_invert+0x48>
 a34:	68 94       	set
 a36:	3f 91       	pop	r19
 a38:	2a e0       	ldi	r18, 0x0A	; 10
 a3a:	26 9f       	mul	r18, r22
 a3c:	11 24       	eor	r1, r1
 a3e:	30 19       	sub	r19, r0
 a40:	30 5d       	subi	r19, 0xD0	; 208
 a42:	31 93       	st	Z+, r19
 a44:	de f6       	brtc	.-74     	; 0x9fc <__ultoa_invert+0xe>
 a46:	cf 01       	movw	r24, r30
 a48:	08 95       	ret
 a4a:	46 2f       	mov	r20, r22
 a4c:	47 70       	andi	r20, 0x07	; 7
 a4e:	40 5d       	subi	r20, 0xD0	; 208
 a50:	41 93       	st	Z+, r20
 a52:	b3 e0       	ldi	r27, 0x03	; 3
 a54:	0f d0       	rcall	.+30     	; 0xa74 <__ultoa_invert+0x86>
 a56:	c9 f7       	brne	.-14     	; 0xa4a <__ultoa_invert+0x5c>
 a58:	f6 cf       	rjmp	.-20     	; 0xa46 <__ultoa_invert+0x58>
 a5a:	46 2f       	mov	r20, r22
 a5c:	4f 70       	andi	r20, 0x0F	; 15
 a5e:	40 5d       	subi	r20, 0xD0	; 208
 a60:	4a 33       	cpi	r20, 0x3A	; 58
 a62:	18 f0       	brcs	.+6      	; 0xa6a <__ultoa_invert+0x7c>
 a64:	49 5d       	subi	r20, 0xD9	; 217
 a66:	31 fd       	sbrc	r19, 1
 a68:	40 52       	subi	r20, 0x20	; 32
 a6a:	41 93       	st	Z+, r20
 a6c:	02 d0       	rcall	.+4      	; 0xa72 <__ultoa_invert+0x84>
 a6e:	a9 f7       	brne	.-22     	; 0xa5a <__ultoa_invert+0x6c>
 a70:	ea cf       	rjmp	.-44     	; 0xa46 <__ultoa_invert+0x58>
 a72:	b4 e0       	ldi	r27, 0x04	; 4
 a74:	a6 95       	lsr	r26
 a76:	97 95       	ror	r25
 a78:	87 95       	ror	r24
 a7a:	77 95       	ror	r23
 a7c:	67 95       	ror	r22
 a7e:	ba 95       	dec	r27
 a80:	c9 f7       	brne	.-14     	; 0xa74 <__ultoa_invert+0x86>
 a82:	00 97       	sbiw	r24, 0x00	; 0
 a84:	61 05       	cpc	r22, r1
 a86:	71 05       	cpc	r23, r1
 a88:	08 95       	ret
 a8a:	9b 01       	movw	r18, r22
 a8c:	ac 01       	movw	r20, r24
 a8e:	0a 2e       	mov	r0, r26
 a90:	06 94       	lsr	r0
 a92:	57 95       	ror	r21
 a94:	47 95       	ror	r20
 a96:	37 95       	ror	r19
 a98:	27 95       	ror	r18
 a9a:	ba 95       	dec	r27
 a9c:	c9 f7       	brne	.-14     	; 0xa90 <__ultoa_invert+0xa2>
 a9e:	62 0f       	add	r22, r18
 aa0:	73 1f       	adc	r23, r19
 aa2:	84 1f       	adc	r24, r20
 aa4:	95 1f       	adc	r25, r21
 aa6:	a0 1d       	adc	r26, r0
 aa8:	08 95       	ret

00000aaa <__prologue_saves__>:
 aaa:	2f 92       	push	r2
 aac:	3f 92       	push	r3
 aae:	4f 92       	push	r4
 ab0:	5f 92       	push	r5
 ab2:	6f 92       	push	r6
 ab4:	7f 92       	push	r7
 ab6:	8f 92       	push	r8
 ab8:	9f 92       	push	r9
 aba:	af 92       	push	r10
 abc:	bf 92       	push	r11
 abe:	cf 92       	push	r12
 ac0:	df 92       	push	r13
 ac2:	ef 92       	push	r14
 ac4:	ff 92       	push	r15
 ac6:	0f 93       	push	r16
 ac8:	1f 93       	push	r17
 aca:	cf 93       	push	r28
 acc:	df 93       	push	r29
 ace:	cd b7       	in	r28, 0x3d	; 61
 ad0:	de b7       	in	r29, 0x3e	; 62
 ad2:	ca 1b       	sub	r28, r26
 ad4:	db 0b       	sbc	r29, r27
 ad6:	cd bf       	out	0x3d, r28	; 61
 ad8:	de bf       	out	0x3e, r29	; 62
 ada:	09 94       	ijmp

00000adc <__epilogue_restores__>:
 adc:	2a 88       	ldd	r2, Y+18	; 0x12
 ade:	39 88       	ldd	r3, Y+17	; 0x11
 ae0:	48 88       	ldd	r4, Y+16	; 0x10
 ae2:	5f 84       	ldd	r5, Y+15	; 0x0f
 ae4:	6e 84       	ldd	r6, Y+14	; 0x0e
 ae6:	7d 84       	ldd	r7, Y+13	; 0x0d
 ae8:	8c 84       	ldd	r8, Y+12	; 0x0c
 aea:	9b 84       	ldd	r9, Y+11	; 0x0b
 aec:	aa 84       	ldd	r10, Y+10	; 0x0a
 aee:	b9 84       	ldd	r11, Y+9	; 0x09
 af0:	c8 84       	ldd	r12, Y+8	; 0x08
 af2:	df 80       	ldd	r13, Y+7	; 0x07
 af4:	ee 80       	ldd	r14, Y+6	; 0x06
 af6:	fd 80       	ldd	r15, Y+5	; 0x05
 af8:	0c 81       	ldd	r16, Y+4	; 0x04
 afa:	1b 81       	ldd	r17, Y+3	; 0x03
 afc:	aa 81       	ldd	r26, Y+2	; 0x02
 afe:	b9 81       	ldd	r27, Y+1	; 0x01
 b00:	ce 0f       	add	r28, r30
 b02:	d1 1d       	adc	r29, r1
 b04:	cd bf       	out	0x3d, r28	; 61
 b06:	de bf       	out	0x3e, r29	; 62
 b08:	ed 01       	movw	r28, r26
 b0a:	08 95       	ret

00000b0c <_exit>:
 b0c:	f8 94       	cli

00000b0e <__stop_program>:
 b0e:	ff cf       	rjmp	.-2      	; 0xb0e <__stop_program>
