Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: Key_schedule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Key_schedule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Key_schedule"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : Key_schedule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "S_Box.v" in library work
Compiling verilog file "Key_schedule.v" in library work
Module <S_Box> compiled
Module <Key_schedule> compiled
No errors in compilation
Analysis of file <"Key_schedule.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Key_schedule> in library <work>.

Analyzing hierarchy for module <S_Box> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Key_schedule>.
Module <Key_schedule> is correct for synthesis.
 
Analyzing module <S_Box> in library <work>.
Module <S_Box> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <S_Box>.
    Related source file is "S_Box.v".
    Found 256x8-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <S_Box> synthesized.


Synthesizing Unit <Key_schedule>.
    Related source file is "Key_schedule.v".
WARNING:Xst:646 - Signal <round> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <col<3:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 128-bit register for signal <key_out>.
    Found 32-bit register for signal <col<0>>.
    Found 32-bit xor2 for signal <key_out$xor0000> created at line 59.
    Found 32-bit xor2 for signal <round_0$xor0000> created at line 58.
    Found 32-bit xor2 for signal <round_1$xor0000> created at line 57.
    Found 32-bit xor3 for signal <round_2$xor0000> created at line 56.
    Found 32-bit register for signal <temp>.
    Summary:
	inferred 192 D-type flip-flop(s).
	inferred  32 Xor(s).
Unit <Key_schedule> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 256x8-bit ROM                                         : 4
# Registers                                            : 3
 128-bit register                                      : 1
 32-bit register                                       : 2
# Xors                                                 : 4
 32-bit xor2                                           : 3
 32-bit xor3                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Key_schedule>.
INFO:Xst:3044 - The ROM <s3/Mrom_data> will be implemented as a read-only BLOCK RAM, absorbing the register: <temp>.
INFO:Xst:3044 - The ROM <s2/Mrom_data> will be implemented as a read-only BLOCK RAM, absorbing the register: <temp>.
INFO:Xst:3044 - The ROM <s1/Mrom_data> will be implemented as a read-only BLOCK RAM, absorbing the register: <temp>.
INFO:Xst:3045 - The ROM description <s0/Mrom_data> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3225 - The RAM <s3/Mrom_data> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <col<0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <s_out>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <s2/Mrom_data> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <col<0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <s_out>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <s1/Mrom_data> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <col<0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <s_out>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Key_schedule> synthesized (advanced).
WARNING:Xst:2677 - Node <temp_8> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_9> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_10> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_11> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_12> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_13> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_14> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_15> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_16> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_17> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_18> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_19> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_20> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_21> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_22> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_23> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_24> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_25> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_26> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_27> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_28> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_29> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_30> of sequential type is unconnected in block <Key_schedule>.
WARNING:Xst:2677 - Node <temp_31> of sequential type is unconnected in block <Key_schedule>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x8-bit single-port block RAM                       : 3
# ROMs                                                 : 1
 256x8-bit ROM                                         : 1
# Registers                                            : 168
 Flip-Flops                                            : 168
# Xors                                                 : 4
 32-bit xor2                                           : 3
 32-bit xor3                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2697 - Unit <Key_schedule> : the RAMs <s3/Mrom_data>, <s2/Mrom_data> are packed into the single block RAM <s3/Mrom_data1>

Optimizing unit <Key_schedule> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Key_schedule, actual ratio is 24.
FlipFlop temp_0 has been replicated 7 time(s)
FlipFlop temp_1 has been replicated 7 time(s)
FlipFlop temp_2 has been replicated 7 time(s)
FlipFlop temp_3 has been replicated 7 time(s)
FlipFlop temp_4 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <Key_schedule> :
	Found 2-bit shift register for signal <temp_5>.
	Found 2-bit shift register for signal <temp_6>.
	Found 2-bit shift register for signal <temp_7>.
Unit <Key_schedule> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 193
 Flip-Flops                                            : 193
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Key_schedule.ngr
Top Level Output File Name         : Key_schedule
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 289

Cell Usage :
# BELS                             : 442
#      GND                         : 1
#      LUT2                        : 32
#      LUT3                        : 64
#      LUT4                        : 224
#      MUXF5                       : 64
#      MUXF6                       : 32
#      MUXF7                       : 16
#      MUXF8                       : 8
#      VCC                         : 1
# FlipFlops/Latches                : 196
#      FD                          : 196
# RAMS                             : 2
#      RAMB16BWE                   : 2
# Shift Registers                  : 3
#      SRL16                       : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 288
#      IBUF                        : 160
#      OBUF                        : 128
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                      177  out of    704    25%  
 Number of Slice Flip Flops:            196  out of   1408    13%  
 Number of 4 input LUTs:                323  out of   1408    22%  
    Number used as logic:               320
    Number used as Shift registers:       3
 Number of IOs:                         289
 Number of bonded IOBs:                 289  out of    108   267% (*) 
 Number of BRAMs:                         2  out of      3    66%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 201   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.118ns (Maximum Frequency: 195.389MHz)
   Minimum input arrival time before clock: 3.690ns
   Maximum output required time after clock: 5.531ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.118ns (frequency: 195.389MHz)
  Total number of paths / destination ports: 2687 / 191
-------------------------------------------------------------------------
Delay:               5.118ns (Levels of Logic = 6)
  Source:            temp_1_1 (FF)
  Destination:       key_out_96 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: temp_1_1 to key_out_96
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.591   1.211  temp_1_1 (temp_1_1)
     LUT4:I0->O            1   0.648   0.000  s0/Mrom_data84 (s0/Mrom_data84)
     MUXF5:I0->O           1   0.276   0.000  s0/Mrom_data8_f5_0 (s0/Mrom_data8_f51)
     MUXF6:I0->O           1   0.291   0.000  s0/Mrom_data8_f6 (s0/Mrom_data8_f6)
     MUXF7:I1->O           1   0.291   0.000  s0/Mrom_data8_f7 (s0/Mrom_data8_f7)
     MUXF8:I1->O           4   0.291   0.619  s0/Mrom_data8_f8 (s0/Mrom_data8_f8)
     LUT3:I2->O            1   0.648   0.000  round_2_xor0000<4>1 (round_2_xor0000<4>)
     FD:D                      0.252          key_out_100
    ----------------------------------------
    Total                      5.118ns (3.288ns logic, 1.830ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 480 / 160
-------------------------------------------------------------------------
Offset:              3.690ns (Levels of Logic = 3)
  Source:            key_in<100> (PAD)
  Destination:       key_out_36 (FF)
  Destination Clock: clk rising

  Data Path: key_in<100> to key_out_36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.730  key_in_100_IBUF (key_in_100_IBUF)
     LUT2:I0->O            1   0.648   0.563  key_out_xor0000<4>31_SW0 (N16)
     LUT4:I0->O            1   0.648   0.000  round_0_xor0000<4>1 (round_0_xor0000<4>)
     FD:D                      0.252          key_out_36
    ----------------------------------------
    Total                      3.690ns (2.397ns logic, 1.293ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            key_out_127 (FF)
  Destination:       key_out<127> (PAD)
  Source Clock:      clk rising

  Data Path: key_out_127 to key_out<127>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  key_out_127 (key_out_127)
     OBUF:I->O                 4.520          key_out_127_OBUF (key_out<127>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.70 secs
 
--> 

Total memory usage is 4533452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    8 (   0 filtered)

