net,wires
<<<<<<< HEAD
"(4,2)","[(6, 2, 0), (6, 3, 0), (6, 4, 0)]"
"(1,3)","[(1, 5, 0), (1, 5, -1), (1, 4, -1), (2, 4, -1), (3, 4, -1), (4, 4, -1)]"
"(3,5)","[(4, 4, 0), (4, 3, 0), (4, 3, -1), (4, 2, -1), (4, 1, -1), (3, 1, -1)]"
"(4,5)","[(6, 2, 0), (6, 1, 0), (5, 1, 0), (4, 1, 0)]"
"(1,2)","[(1, 5, 0), (2, 5, 0), (3, 5, 0), (4, 5, 0), (5, 5, 0)]"
chip_0_net_1,24
=======
"(1,2)","[(1, 5, 0), (2, 5, 0), (3, 5, 0), (4, 5, 0), (5, 5, 0)]"
"(1,3)","[(1, 5, 0), (1, 4, 0), (2, 4, 0), (3, 4, 0)]"
"(3,5)","[(4, 4, 0), (4, 3, 0), (3, 3, 0), (3, 2, 0)]"
"(4,2)","[(6, 2, 0), (6, 3, 0), (6, 4, 0)]"
"(4,5)","[(6, 2, 0), (5, 2, 0), (4, 2, 0), (4, 1, 0)]"
chip_0_net_1,20
>>>>>>> 3990f758bb27d5c6a104c8c3c33d9d6b13268a26
