Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 18 10:56:58 2024
| Host         : DESKTOP-84VTTD0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FinalTop_control_sets_placed.rpt
| Design       : FinalTop
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      7 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |              59 |           19 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               | display/ans[7]_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG |               | display/count_reg[2]   |                1 |              2 |
|  clk_IBUF_BUFG |               | display/count_reg[0]   |                1 |              2 |
|  divider/CLK   |               | rst_IBUF               |                1 |              7 |
|  clk_IBUF_BUFG |               |                        |                4 |              7 |
|  clk_IBUF_BUFG |               | rst_IBUF               |               18 |             52 |
+----------------+---------------+------------------------+------------------+----------------+


