

================================================================
== Vivado HLS Report for 'pyrconstuct_top_Loop_3_proc'
================================================================
* Date:           Fri Feb 12 16:58:23 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        PyramidCon_x
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      6.80|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1527|  1527|  1527|  1527|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1525|  1525|         7|          1|          1|  1520|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (exitcond_i1)
	3  / (!exitcond_i1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_10 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i24* %fftPyrOut_M_imag_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i24* %fftPyrOut_M_real_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 1.57ns
newFuncRoot:2  br label %"dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit"


 <State 2>: 3.48ns
ST_2: l_0_i [1/1] 0.00ns
dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit:0  %l_0_i = phi i11 [ %l, %_ifconv ], [ 0, %newFuncRoot ]

ST_2: idx [1/1] 0.00ns
dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit:1  %idx = phi i32 [ %i_1, %_ifconv ], [ 0, %newFuncRoot ]

ST_2: coefIdx_0_i [1/1] 0.00ns
dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit:2  %coefIdx_0_i = phi i11 [ %coefIdx, %_ifconv ], [ 0, %newFuncRoot ]

ST_2: exitcond_i1 [1/1] 2.11ns
dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit:3  %exitcond_i1 = icmp eq i11 %coefIdx_0_i, -528

ST_2: coefIdx [1/1] 1.84ns
dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit:4  %coefIdx = add i11 %coefIdx_0_i, 1

ST_2: stg_18 [1/1] 0.00ns
dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit:5  br i1 %exitcond_i1, label %"pyrbuild_top<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit.exitStub", label %_ifconv

ST_2: tmp_2 [1/1] 0.00ns
_ifconv:3  %tmp_2 = zext i11 %l_0_i to i64

ST_2: limits_addr [1/1] 0.00ns
_ifconv:4  %limits_addr = getelementptr [12 x i10]* @limits, i64 0, i64 %tmp_2

ST_2: nlimit [2/2] 2.39ns
_ifconv:5  %nlimit = load i10* %limits_addr, align 2

ST_2: tmp_6 [1/1] 0.00ns
_ifconv:20  %tmp_6 = zext i11 %coefIdx_0_i to i64

ST_2: consFilters_V_addr [1/1] 0.00ns
_ifconv:21  %consFilters_V_addr = getelementptr [1520 x i9]* @consFilters_V, i64 0, i64 %tmp_6

ST_2: consFilters_V_load [2/2] 2.39ns
_ifconv:22  %consFilters_V_load = load i9* %consFilters_V_addr, align 2


 <State 3>: 6.80ns
ST_3: nlimit [1/2] 2.39ns
_ifconv:5  %nlimit = load i10* %limits_addr, align 2

ST_3: nlimit_cast [1/1] 0.00ns
_ifconv:6  %nlimit_cast = zext i10 %nlimit to i32

ST_3: tmp_3 [1/1] 0.00ns
_ifconv:7  %tmp_3 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %nlimit, i32 1, i32 9)

ST_3: tmp_9 [1/1] 1.97ns
_ifconv:10  %tmp_9 = add i32 %idx, 512

ST_3: idx_1 [1/1] 1.97ns
_ifconv:11  %idx_1 = sub i32 %tmp_9, %nlimit_cast

ST_3: consFilters_V_load [1/2] 2.39ns
_ifconv:22  %consFilters_V_load = load i9* %consFilters_V_addr, align 2

ST_3: i [1/1] 2.44ns
_ifconv:30  %i = add nsw i32 %idx, 1

ST_3: tmp_s [1/1] 2.52ns
_ifconv:31  %tmp_s = icmp eq i32 %nlimit_cast, %i

ST_3: tmp_17_cast [1/1] 0.00ns
_ifconv:32  %tmp_17_cast = zext i1 %tmp_s to i11

ST_3: l [1/1] 1.84ns
_ifconv:33  %l = add i11 %l_0_i, %tmp_17_cast

ST_3: i_1 [1/1] 1.37ns
_ifconv:34  %i_1 = select i1 %tmp_s, i32 0, i32 %i


 <State 4>: 3.89ns
ST_4: half [1/1] 0.00ns
_ifconv:8  %half = zext i9 %tmp_3 to i32

ST_4: tmp_5 [1/1] 2.52ns
_ifconv:9  %tmp_5 = icmp slt i32 %idx, %half

ST_4: idx_2 [1/1] 1.37ns
_ifconv:12  %idx_2 = select i1 %tmp_5, i32 %idx, i32 %idx_1


 <State 5>: 2.71ns
ST_5: tmp_4 [1/1] 0.00ns
_ifconv:13  %tmp_4 = sext i32 %idx_2 to i64

ST_5: imgOutTmpBlockRam_M_real_V_ad [1/1] 0.00ns
_ifconv:14  %imgOutTmpBlockRam_M_real_V_ad = getelementptr [512 x i24]* %imgOutTmpBlockRam_M_real_V, i64 0, i64 %tmp_4

ST_5: imgOutTmpBlockRam_M_real_V_lo [2/2] 2.71ns
_ifconv:15  %imgOutTmpBlockRam_M_real_V_lo = load i24* %imgOutTmpBlockRam_M_real_V_ad, align 8

ST_5: imgOutTmpBlockRam_M_imag_V_ad [1/1] 0.00ns
_ifconv:17  %imgOutTmpBlockRam_M_imag_V_ad = getelementptr [512 x i24]* %imgOutTmpBlockRam_M_imag_V, i64 0, i64 %tmp_4

ST_5: imgOutTmpBlockRam_M_imag_V_lo [2/2] 2.71ns
_ifconv:18  %imgOutTmpBlockRam_M_imag_V_lo = load i24* %imgOutTmpBlockRam_M_imag_V_ad, align 4


 <State 6>: 3.76ns
ST_6: imgOutTmpBlockRam_M_real_V_lo [1/2] 2.71ns
_ifconv:15  %imgOutTmpBlockRam_M_real_V_lo = load i24* %imgOutTmpBlockRam_M_real_V_ad, align 8

ST_6: OP1_V_cast [1/1] 0.00ns
_ifconv:16  %OP1_V_cast = sext i24 %imgOutTmpBlockRam_M_real_V_lo to i32

ST_6: imgOutTmpBlockRam_M_imag_V_lo [1/2] 2.71ns
_ifconv:18  %imgOutTmpBlockRam_M_imag_V_lo = load i24* %imgOutTmpBlockRam_M_imag_V_ad, align 4

ST_6: OP1_V_1_cast [1/1] 0.00ns
_ifconv:19  %OP1_V_1_cast = sext i24 %imgOutTmpBlockRam_M_imag_V_lo to i32

ST_6: OP2_V_cast [1/1] 0.00ns
_ifconv:23  %OP2_V_cast = zext i9 %consFilters_V_load to i32

ST_6: p_Val2_1 [3/3] 1.05ns
_ifconv:24  %p_Val2_1 = mul i32 %OP2_V_cast, %OP1_V_1_cast

ST_6: p_Val2_s [3/3] 1.05ns
_ifconv:25  %p_Val2_s = mul i32 %OP2_V_cast, %OP1_V_cast


 <State 7>: 1.05ns
ST_7: p_Val2_1 [2/3] 1.05ns
_ifconv:24  %p_Val2_1 = mul i32 %OP2_V_cast, %OP1_V_1_cast

ST_7: p_Val2_s [2/3] 1.05ns
_ifconv:25  %p_Val2_s = mul i32 %OP2_V_cast, %OP1_V_cast


 <State 8>: 1.00ns
ST_8: empty [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1520, i64 1520, i64 1520)

ST_8: tmp [1/1] 0.00ns
_ifconv:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str311)

ST_8: stg_55 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str275) nounwind

ST_8: p_Val2_1 [1/3] 0.00ns
_ifconv:24  %p_Val2_1 = mul i32 %OP2_V_cast, %OP1_V_1_cast

ST_8: p_Val2_s [1/3] 0.00ns
_ifconv:25  %p_Val2_s = mul i32 %OP2_V_cast, %OP1_V_cast

ST_8: tmp_7 [1/1] 0.00ns
_ifconv:26  %tmp_7 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_s, i32 8, i32 31)

ST_8: tmp_8 [1/1] 0.00ns
_ifconv:27  %tmp_8 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_1, i32 8, i32 31)

ST_8: stg_60 [1/1] 1.00ns
_ifconv:28  call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %fftPyrOut_M_real_V, i24 %tmp_7)

ST_8: stg_61 [1/1] 1.00ns
_ifconv:29  call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %fftPyrOut_M_imag_V, i24 %tmp_8)

ST_8: empty_74 [1/1] 0.00ns
_ifconv:35  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str311, i32 %tmp)

ST_8: stg_63 [1/1] 0.00ns
_ifconv:36  br label %"dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit"


 <State 9>: 0.00ns
ST_9: stg_64 [1/1] 0.00ns
pyrbuild_top<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
