<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='159' type='const llvm::RegisterBankInfo::InstructionMapping &amp; llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR(const llvm::MachineInstr &amp; MI) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3227' ll='3244' type='const RegisterBankInfo::InstructionMapping &amp; llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR(const llvm::MachineInstr &amp; MI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4059' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4253' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
