

================================================================
== Vitis HLS Report for 'Cipher'
================================================================
* Date:           Sun Jan 26 18:28:18 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        AES_ECB_encrypt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.822 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      761|      761|  7.610 us|  7.610 us|  761|  761|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_203   |Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2   |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_211   |Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2   |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Cipher_Pipeline_VITIS_LOOP_304_1_fu_219                    |Cipher_Pipeline_VITIS_LOOP_304_1                    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_225  |Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22  |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23_fu_233  |Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23  |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24_fu_241  |Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24  |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_424_1  |      684|      684|        76|          -|          -|     9|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     213|   7532|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    649|    -|
|Register         |        -|    -|     137|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     350|   8207|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+----+------+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP| FF |  LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+----+------+-----+
    |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_203   |Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2   |        0|   0|  37|  2316|    0|
    |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_225  |Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22  |        0|   0|  37|  2316|    0|
    |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24_fu_241  |Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24  |        0|   0|  37|  2316|    0|
    |grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_211   |Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2   |        0|   0|  26|   137|    0|
    |grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23_fu_233  |Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23  |        0|   0|  26|   137|    0|
    |grp_Cipher_Pipeline_VITIS_LOOP_304_1_fu_219                    |Cipher_Pipeline_VITIS_LOOP_304_1                    |        0|   0|  50|   310|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+----+------+-----+
    |Total                                                          |                                                    |        0|   0| 213|  7532|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sbox_U  |Cipher_sbox_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                         |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln424_fu_327_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln428_fu_321_p2  |      icmp|   0|  0|  13|           4|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|           8|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  159|         36|    1|         36|
    |buf_r_address0        |   37|          7|    4|         28|
    |buf_r_address0_local  |   65|         13|    4|         52|
    |buf_r_address1        |   37|          7|    4|         28|
    |buf_r_address1_local  |   65|         13|    4|         52|
    |buf_r_ce0             |   37|          7|    1|          7|
    |buf_r_ce1             |   37|          7|    1|          7|
    |buf_r_d0              |   37|          7|    8|         56|
    |buf_r_d0_local        |   37|          7|    8|         56|
    |buf_r_d1              |    9|          2|    8|         16|
    |buf_r_d1_local        |   37|          7|    8|         56|
    |buf_r_we0             |   37|          7|    1|          7|
    |buf_r_we1             |    9|          2|    1|          2|
    |reg_253               |    9|          2|    8|         16|
    |round_fu_68           |    9|          2|    4|          8|
    |sbox_address0         |   14|          3|    8|         24|
    |sbox_ce0              |   14|          3|    1|          3|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  649|        132|   74|        454|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |  35|   0|   35|          0|
    |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_225_ap_start_reg  |   1|   0|    1|          0|
    |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24_fu_241_ap_start_reg  |   1|   0|    1|          0|
    |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_203_ap_start_reg   |   1|   0|    1|          0|
    |grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23_fu_233_ap_start_reg  |   1|   0|    1|          0|
    |grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_211_ap_start_reg   |   1|   0|    1|          0|
    |grp_Cipher_Pipeline_VITIS_LOOP_304_1_fu_219_ap_start_reg                    |   1|   0|    1|          0|
    |reg_248                                                                     |   8|   0|    8|          0|
    |reg_253                                                                     |   8|   0|    8|          0|
    |reg_260                                                                     |   8|   0|    8|          0|
    |reg_265                                                                     |   8|   0|    8|          0|
    |reg_270                                                                     |   8|   0|    8|          0|
    |reg_275                                                                     |   8|   0|    8|          0|
    |reg_280                                                                     |   8|   0|    8|          0|
    |reg_285                                                                     |   8|   0|    8|          0|
    |reg_290                                                                     |   8|   0|    8|          0|
    |round_1_reg_436                                                             |   4|   0|    4|          0|
    |round_fu_68                                                                 |   4|   0|    4|          0|
    |storemerge1_fu_76                                                           |   8|   0|    8|          0|
    |storemerge_fu_72                                                            |   8|   0|    8|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 137|   0|  137|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+------+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits |  Protocol  | Source Object|    C Type    |
+----------------+-----+------+------------+--------------+--------------+
|ap_clk          |   in|     1|  ap_ctrl_hs|        Cipher|  return value|
|ap_rst          |   in|     1|  ap_ctrl_hs|        Cipher|  return value|
|ap_start        |   in|     1|  ap_ctrl_hs|        Cipher|  return value|
|ap_done         |  out|     1|  ap_ctrl_hs|        Cipher|  return value|
|ap_idle         |  out|     1|  ap_ctrl_hs|        Cipher|  return value|
|ap_ready        |  out|     1|  ap_ctrl_hs|        Cipher|  return value|
|buf_r_address0  |  out|     4|   ap_memory|         buf_r|         array|
|buf_r_ce0       |  out|     1|   ap_memory|         buf_r|         array|
|buf_r_we0       |  out|     1|   ap_memory|         buf_r|         array|
|buf_r_d0        |  out|     8|   ap_memory|         buf_r|         array|
|buf_r_q0        |   in|     8|   ap_memory|         buf_r|         array|
|buf_r_address1  |  out|     4|   ap_memory|         buf_r|         array|
|buf_r_ce1       |  out|     1|   ap_memory|         buf_r|         array|
|buf_r_we1       |  out|     1|   ap_memory|         buf_r|         array|
|buf_r_d1        |  out|     8|   ap_memory|         buf_r|         array|
|buf_r_q1        |   in|     8|   ap_memory|         buf_r|         array|
|RoundKey_val    |   in|  1536|     ap_none|  RoundKey_val|        scalar|
+----------------+-----+------+------------+--------------+--------------+

